
hankyo2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000130ac  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002100  08013290  08013290  00023290  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015390  08015390  000301f4  2**0
                  CONTENTS
  4 .ARM          00000000  08015390  08015390  000301f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08015390  08015390  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015390  08015390  00025390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015394  08015394  00025394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08015398  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043a0  200001f4  0801558c  000301f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004594  0801558c  00034594  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000233fa  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004ed5  00000000  00000000  0005361e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001618  00000000  00000000  000584f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013f0  00000000  00000000  00059b10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029499  00000000  00000000  0005af00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000154cb  00000000  00000000  00084399  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2eb5  00000000  00000000  00099864  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016c719  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f04  00000000  00000000  0016c794  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f4 	.word	0x200001f4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08013274 	.word	0x08013274

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f8 	.word	0x200001f8
 800021c:	08013274 	.word	0x08013274

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000ce8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000cec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000cf0:	683a      	ldr	r2, [r7, #0]
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	691b      	ldr	r3, [r3, #16]
 8000cfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d02:	683a      	ldr	r2, [r7, #0]
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	d002      	beq.n	8000d0e <LL_ADC_SetGainCompensation+0x36>
 8000d08:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d0c:	e000      	b.n	8000d10 <LL_ADC_SetGainCompensation+0x38>
 8000d0e:	2200      	movs	r2, #0
 8000d10:	431a      	orrs	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	611a      	str	r2, [r3, #16]
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr

08000d22 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d22:	b480      	push	{r7}
 8000d24:	b087      	sub	sp, #28
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	60f8      	str	r0, [r7, #12]
 8000d2a:	60b9      	str	r1, [r7, #8]
 8000d2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	3330      	adds	r3, #48	; 0x30
 8000d32:	461a      	mov	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	0a1b      	lsrs	r3, r3, #8
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	f003 030c 	and.w	r3, r3, #12
 8000d3e:	4413      	add	r3, r2
 8000d40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	f003 031f 	and.w	r3, r3, #31
 8000d4c:	211f      	movs	r1, #31
 8000d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d52:	43db      	mvns	r3, r3
 8000d54:	401a      	ands	r2, r3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	0e9b      	lsrs	r3, r3, #26
 8000d5a:	f003 011f 	and.w	r1, r3, #31
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	f003 031f 	and.w	r3, r3, #31
 8000d64:	fa01 f303 	lsl.w	r3, r1, r3
 8000d68:	431a      	orrs	r2, r3
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000d6e:	bf00      	nop
 8000d70:	371c      	adds	r7, #28
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b087      	sub	sp, #28
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	60f8      	str	r0, [r7, #12]
 8000d82:	60b9      	str	r1, [r7, #8]
 8000d84:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	3314      	adds	r3, #20
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	0e5b      	lsrs	r3, r3, #25
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	f003 0304 	and.w	r3, r3, #4
 8000d96:	4413      	add	r3, r2
 8000d98:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	0d1b      	lsrs	r3, r3, #20
 8000da2:	f003 031f 	and.w	r3, r3, #31
 8000da6:	2107      	movs	r1, #7
 8000da8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dac:	43db      	mvns	r3, r3
 8000dae:	401a      	ands	r2, r3
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	0d1b      	lsrs	r3, r3, #20
 8000db4:	f003 031f 	and.w	r3, r3, #31
 8000db8:	6879      	ldr	r1, [r7, #4]
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	431a      	orrs	r2, r3
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000dc4:	bf00      	nop
 8000dc6:	371c      	adds	r7, #28
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000de8:	43db      	mvns	r3, r3
 8000dea:	401a      	ands	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f003 0318 	and.w	r3, r3, #24
 8000df2:	4908      	ldr	r1, [pc, #32]	; (8000e14 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000df4:	40d9      	lsrs	r1, r3
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	400b      	ands	r3, r1
 8000dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000dfe:	431a      	orrs	r2, r3
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000e06:	bf00      	nop
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	0007ffff 	.word	0x0007ffff

08000e18 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	691b      	ldr	r3, [r3, #16]
 8000e26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e2a:	f023 0303 	bic.w	r3, r3, #3
 8000e2e:	683a      	ldr	r2, [r7, #0]
 8000e30:	431a      	orrs	r2, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	611a      	str	r2, [r3, #16]
}
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000e42:	b480      	push	{r7}
 8000e44:	b083      	sub	sp, #12
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000e52:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	6093      	str	r3, [r2, #8]
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8000e66:	b480      	push	{r7}
 8000e68:	b083      	sub	sp, #12
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000e76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000e7a:	d101      	bne.n	8000e80 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	e000      	b.n	8000e82 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000e9e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ea2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000eaa:	bf00      	nop
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000eca:	d101      	bne.n	8000ed0 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e000      	b.n	8000ed2 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000eee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ef2:	f043 0201 	orr.w	r2, r3, #1
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b083      	sub	sp, #12
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f16:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f1a:	f043 0202 	orr.w	r2, r3, #2
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d101      	bne.n	8000f46 <LL_ADC_IsEnabled+0x18>
 8000f42:	2301      	movs	r3, #1
 8000f44:	e000      	b.n	8000f48 <LL_ADC_IsEnabled+0x1a>
 8000f46:	2300      	movs	r3, #0
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000f66:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f6a:	683a      	ldr	r2, [r7, #0]
 8000f6c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8000f70:	4313      	orrs	r3, r2
 8000f72:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000f96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f9a:	d101      	bne.n	8000fa0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e000      	b.n	8000fa2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000fbe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000fc2:	f043 0204 	orr.w	r2, r3, #4
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr

08000fd6 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b083      	sub	sp, #12
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe2:	b29b      	uxth	r3, r3
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	2b04      	cmp	r3, #4
 8001002:	d101      	bne.n	8001008 <LL_ADC_IsActiveFlag_EOC+0x18>
 8001004:	2301      	movs	r3, #1
 8001006:	e000      	b.n	800100a <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2204      	movs	r2, #4
 8001022:	601a      	str	r2, [r3, #0]
}
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2208      	movs	r2, #8
 800103c:	601a      	str	r2, [r3, #0]
}
 800103e:	bf00      	nop
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
	...

0800104c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001056:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001058:	4907      	ldr	r1, [pc, #28]	; (8001078 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4313      	orrs	r3, r2
 800105e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001062:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4013      	ands	r3, r2
 8001068:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800106a:	68fb      	ldr	r3, [r7, #12]
}
 800106c:	bf00      	nop
 800106e:	3714      	adds	r7, #20
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	40021000 	.word	0x40021000

0800107c <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	; 0x50
 8001080:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001082:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800108e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
 800109c:	611a      	str	r2, [r3, #16]
 800109e:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80010a0:	f107 0318 	add.w	r3, r7, #24
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ae:	463b      	mov	r3, r7
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
 80010bc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 80010be:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80010c2:	f7ff ffc3 	bl	800104c <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80010c6:	2001      	movs	r0, #1
 80010c8:	f7ff ffc0 	bl	800104c <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  PA1   ------> ADC1_IN2
  PA2   ------> ADC1_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 80010cc:	2301      	movs	r3, #1
 80010ce:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80010d0:	2303      	movs	r3, #3
 80010d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010d4:	2300      	movs	r3, #0
 80010d6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d8:	463b      	mov	r3, r7
 80010da:	4619      	mov	r1, r3
 80010dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e0:	f00b f9e7 	bl	800c4b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80010e4:	2302      	movs	r3, #2
 80010e6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80010e8:	2303      	movs	r3, #3
 80010ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f0:	463b      	mov	r3, r7
 80010f2:	4619      	mov	r1, r3
 80010f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f8:	f00b f9db 	bl	800c4b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80010fc:	2304      	movs	r3, #4
 80010fe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001100:	2303      	movs	r3, #3
 8001102:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001104:	2300      	movs	r3, #0
 8001106:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001108:	463b      	mov	r3, r7
 800110a:	4619      	mov	r1, r3
 800110c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001110:	f00b f9cf 	bl	800c4b2 <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001114:	2300      	movs	r3, #0
 8001116:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001118:	2300      	movs	r3, #0
 800111a:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800111c:	2300      	movs	r3, #0
 800111e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001120:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001124:	4619      	mov	r1, r3
 8001126:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800112a:	f00b f807 	bl	800c13c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800112e:	2300      	movs	r3, #0
 8001130:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS;
 8001132:	2305      	movs	r3, #5
 8001134:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001136:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800113a:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800113c:	2300      	movs	r3, #0
 800113e:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001140:	2300      	movs	r3, #0
 8001142:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001144:	2300      	movs	r3, #0
 8001146:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001148:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800114c:	4619      	mov	r1, r3
 800114e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001152:	f00b f819 	bl	800c188 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 8001156:	2100      	movs	r1, #0
 8001158:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800115c:	f7ff fdbc 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8001160:	2100      	movs	r1, #0
 8001162:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001166:	f7ff fe57 	bl	8000e18 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV8;
 800116a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800116e:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001170:	2300      	movs	r3, #0
 8001172:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001174:	f107 0318 	add.w	r3, r7, #24
 8001178:	4619      	mov	r1, r3
 800117a:	484a      	ldr	r0, [pc, #296]	; (80012a4 <MX_ADC1_Init+0x228>)
 800117c:	f00a ff7a 	bl	800c074 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 8001180:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001184:	f7ff fe5d 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8001188:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800118c:	f7ff fe7f 	bl	8000e8e <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001190:	4b45      	ldr	r3, [pc, #276]	; (80012a8 <MX_ADC1_Init+0x22c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	099b      	lsrs	r3, r3, #6
 8001196:	4a45      	ldr	r2, [pc, #276]	; (80012ac <MX_ADC1_Init+0x230>)
 8001198:	fba2 2303 	umull	r2, r3, r2, r3
 800119c:	099a      	lsrs	r2, r3, #6
 800119e:	4613      	mov	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	461a      	mov	r2, r3
 80011a8:	4b41      	ldr	r3, [pc, #260]	; (80012b0 <MX_ADC1_Init+0x234>)
 80011aa:	fba3 2302 	umull	r2, r3, r3, r2
 80011ae:	08db      	lsrs	r3, r3, #3
 80011b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80011b2:	e002      	b.n	80011ba <MX_ADC1_Init+0x13e>
  {
    wait_loop_index--;
 80011b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011b6:	3b01      	subs	r3, #1
 80011b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80011ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d1f9      	bne.n	80011b4 <MX_ADC1_Init+0x138>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 80011c0:	4a3c      	ldr	r2, [pc, #240]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011c2:	2106      	movs	r1, #6
 80011c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011c8:	f7ff fdab 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80011cc:	2202      	movs	r2, #2
 80011ce:	4939      	ldr	r1, [pc, #228]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011d0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011d4:	f7ff fdd1 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 80011d8:	227f      	movs	r2, #127	; 0x7f
 80011da:	4936      	ldr	r1, [pc, #216]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011dc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011e0:	f7ff fdf6 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_2);
 80011e4:	4a33      	ldr	r2, [pc, #204]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011e6:	210c      	movs	r1, #12
 80011e8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011ec:	f7ff fd99 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80011f0:	2202      	movs	r2, #2
 80011f2:	4930      	ldr	r1, [pc, #192]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011f8:	f7ff fdbf 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 80011fc:	227f      	movs	r2, #127	; 0x7f
 80011fe:	492d      	ldr	r1, [pc, #180]	; (80012b4 <MX_ADC1_Init+0x238>)
 8001200:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001204:	f7ff fde4 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_3);
 8001208:	4a2b      	ldr	r2, [pc, #172]	; (80012b8 <MX_ADC1_Init+0x23c>)
 800120a:	2112      	movs	r1, #18
 800120c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001210:	f7ff fd87 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001214:	2202      	movs	r2, #2
 8001216:	4928      	ldr	r1, [pc, #160]	; (80012b8 <MX_ADC1_Init+0x23c>)
 8001218:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800121c:	f7ff fdad 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 8001220:	227f      	movs	r2, #127	; 0x7f
 8001222:	4925      	ldr	r1, [pc, #148]	; (80012b8 <MX_ADC1_Init+0x23c>)
 8001224:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001228:	f7ff fdd2 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 800122c:	4a22      	ldr	r2, [pc, #136]	; (80012b8 <MX_ADC1_Init+0x23c>)
 800122e:	2118      	movs	r1, #24
 8001230:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001234:	f7ff fd75 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001238:	2202      	movs	r2, #2
 800123a:	491f      	ldr	r1, [pc, #124]	; (80012b8 <MX_ADC1_Init+0x23c>)
 800123c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001240:	f7ff fd9b 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 8001244:	227f      	movs	r2, #127	; 0x7f
 8001246:	491c      	ldr	r1, [pc, #112]	; (80012b8 <MX_ADC1_Init+0x23c>)
 8001248:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800124c:	f7ff fdc0 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_1);
 8001250:	4a1a      	ldr	r2, [pc, #104]	; (80012bc <MX_ADC1_Init+0x240>)
 8001252:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001256:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800125a:	f7ff fd62 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800125e:	2202      	movs	r2, #2
 8001260:	4916      	ldr	r1, [pc, #88]	; (80012bc <MX_ADC1_Init+0x240>)
 8001262:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001266:	f7ff fd88 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 800126a:	227f      	movs	r2, #127	; 0x7f
 800126c:	4913      	ldr	r1, [pc, #76]	; (80012bc <MX_ADC1_Init+0x240>)
 800126e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001272:	f7ff fdad 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_1);
 8001276:	4a11      	ldr	r2, [pc, #68]	; (80012bc <MX_ADC1_Init+0x240>)
 8001278:	f44f 7183 	mov.w	r1, #262	; 0x106
 800127c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001280:	f7ff fd4f 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001284:	2202      	movs	r2, #2
 8001286:	490d      	ldr	r1, [pc, #52]	; (80012bc <MX_ADC1_Init+0x240>)
 8001288:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800128c:	f7ff fd75 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001290:	227f      	movs	r2, #127	; 0x7f
 8001292:	490a      	ldr	r1, [pc, #40]	; (80012bc <MX_ADC1_Init+0x240>)
 8001294:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001298:	f7ff fd9a 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 800129c:	bf00      	nop
 800129e:	3750      	adds	r7, #80	; 0x50
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	50000300 	.word	0x50000300
 80012a8:	20000004 	.word	0x20000004
 80012ac:	053e2d63 	.word	0x053e2d63
 80012b0:	cccccccd 	.word	0xcccccccd
 80012b4:	08600004 	.word	0x08600004
 80012b8:	0c900008 	.word	0x0c900008
 80012bc:	04300002 	.word	0x04300002

080012c0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b094      	sub	sp, #80	; 0x50
 80012c4:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80012c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80012d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	609a      	str	r2, [r3, #8]
 80012de:	60da      	str	r2, [r3, #12]
 80012e0:	611a      	str	r2, [r3, #16]
 80012e2:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80012e4:	f107 0318 	add.w	r3, r7, #24
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f2:	463b      	mov	r3, r7
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
 8001300:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 8001302:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001306:	f7ff fea1 	bl	800104c <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800130a:	2002      	movs	r0, #2
 800130c:	f7ff fe9e 	bl	800104c <LL_AHB2_GRP1_EnableClock>
  /**ADC3 GPIO Configuration
  PB1   ------> ADC3_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001310:	2302      	movs	r3, #2
 8001312:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001314:	2303      	movs	r3, #3
 8001316:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001318:	2300      	movs	r3, #0
 800131a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131c:	463b      	mov	r3, r7
 800131e:	4619      	mov	r1, r3
 8001320:	483a      	ldr	r0, [pc, #232]	; (800140c <MX_ADC3_Init+0x14c>)
 8001322:	f00b f8c6 	bl	800c4b2 <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001326:	2300      	movs	r3, #0
 8001328:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 800132a:	2300      	movs	r3, #0
 800132c:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800132e:	2300      	movs	r3, #0
 8001330:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC3, &ADC_InitStruct);
 8001332:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001336:	4619      	mov	r1, r3
 8001338:	4835      	ldr	r0, [pc, #212]	; (8001410 <MX_ADC3_Init+0x150>)
 800133a:	f00a feff 	bl	800c13c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800133e:	2300      	movs	r3, #0
 8001340:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 8001342:	2301      	movs	r3, #1
 8001344:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001346:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800134a:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800134c:	2300      	movs	r3, #0
 800134e:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001350:	2300      	movs	r3, #0
 8001352:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001354:	2300      	movs	r3, #0
 8001356:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC3, &ADC_REG_InitStruct);
 8001358:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800135c:	4619      	mov	r1, r3
 800135e:	482c      	ldr	r0, [pc, #176]	; (8001410 <MX_ADC3_Init+0x150>)
 8001360:	f00a ff12 	bl	800c188 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC3, 0);
 8001364:	2100      	movs	r1, #0
 8001366:	482a      	ldr	r0, [pc, #168]	; (8001410 <MX_ADC3_Init+0x150>)
 8001368:	f7ff fcb6 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC3, LL_ADC_OVS_DISABLE);
 800136c:	2100      	movs	r1, #0
 800136e:	4828      	ldr	r0, [pc, #160]	; (8001410 <MX_ADC3_Init+0x150>)
 8001370:	f7ff fd52 	bl	8000e18 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV8;
 8001374:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001378:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800137a:	2300      	movs	r3, #0
 800137c:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 800137e:	f107 0318 	add.w	r3, r7, #24
 8001382:	4619      	mov	r1, r3
 8001384:	4823      	ldr	r0, [pc, #140]	; (8001414 <MX_ADC3_Init+0x154>)
 8001386:	f00a fe75 	bl	800c074 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC3);
 800138a:	4821      	ldr	r0, [pc, #132]	; (8001410 <MX_ADC3_Init+0x150>)
 800138c:	f7ff fd59 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC3);
 8001390:	481f      	ldr	r0, [pc, #124]	; (8001410 <MX_ADC3_Init+0x150>)
 8001392:	f7ff fd7c 	bl	8000e8e <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001396:	4b20      	ldr	r3, [pc, #128]	; (8001418 <MX_ADC3_Init+0x158>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	099b      	lsrs	r3, r3, #6
 800139c:	4a1f      	ldr	r2, [pc, #124]	; (800141c <MX_ADC3_Init+0x15c>)
 800139e:	fba2 2303 	umull	r2, r3, r2, r3
 80013a2:	099a      	lsrs	r2, r3, #6
 80013a4:	4613      	mov	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	4413      	add	r3, r2
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <MX_ADC3_Init+0x160>)
 80013b0:	fba3 2302 	umull	r2, r3, r3, r2
 80013b4:	08db      	lsrs	r3, r3, #3
 80013b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80013b8:	e002      	b.n	80013c0 <MX_ADC3_Init+0x100>
  {
    wait_loop_index--;
 80013ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013bc:	3b01      	subs	r3, #1
 80013be:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80013c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1f9      	bne.n	80013ba <MX_ADC3_Init+0xfa>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 80013c6:	4a17      	ldr	r2, [pc, #92]	; (8001424 <MX_ADC3_Init+0x164>)
 80013c8:	2106      	movs	r1, #6
 80013ca:	4811      	ldr	r0, [pc, #68]	; (8001410 <MX_ADC3_Init+0x150>)
 80013cc:	f7ff fca9 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80013d0:	2202      	movs	r2, #2
 80013d2:	4914      	ldr	r1, [pc, #80]	; (8001424 <MX_ADC3_Init+0x164>)
 80013d4:	480e      	ldr	r0, [pc, #56]	; (8001410 <MX_ADC3_Init+0x150>)
 80013d6:	f7ff fcd0 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80013da:	227f      	movs	r2, #127	; 0x7f
 80013dc:	4911      	ldr	r1, [pc, #68]	; (8001424 <MX_ADC3_Init+0x164>)
 80013de:	480c      	ldr	r0, [pc, #48]	; (8001410 <MX_ADC3_Init+0x150>)
 80013e0:	f7ff fcf6 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 80013e4:	4a0f      	ldr	r2, [pc, #60]	; (8001424 <MX_ADC3_Init+0x164>)
 80013e6:	210c      	movs	r1, #12
 80013e8:	4809      	ldr	r0, [pc, #36]	; (8001410 <MX_ADC3_Init+0x150>)
 80013ea:	f7ff fc9a 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80013ee:	2202      	movs	r2, #2
 80013f0:	490c      	ldr	r1, [pc, #48]	; (8001424 <MX_ADC3_Init+0x164>)
 80013f2:	4807      	ldr	r0, [pc, #28]	; (8001410 <MX_ADC3_Init+0x150>)
 80013f4:	f7ff fcc1 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80013f8:	227f      	movs	r2, #127	; 0x7f
 80013fa:	490a      	ldr	r1, [pc, #40]	; (8001424 <MX_ADC3_Init+0x164>)
 80013fc:	4804      	ldr	r0, [pc, #16]	; (8001410 <MX_ADC3_Init+0x150>)
 80013fe:	f7ff fce7 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 8001402:	bf00      	nop
 8001404:	3750      	adds	r7, #80	; 0x50
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	48000400 	.word	0x48000400
 8001410:	50000400 	.word	0x50000400
 8001414:	50000700 	.word	0x50000700
 8001418:	20000004 	.word	0x20000004
 800141c:	053e2d63 	.word	0x053e2d63
 8001420:	cccccccd 	.word	0xcccccccd
 8001424:	04300002 	.word	0x04300002

08001428 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b090      	sub	sp, #64	; 0x40
 800142c:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800142e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]
 8001438:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800143a:	f107 0318 	add.w	r3, r7, #24
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]
 800144a:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144c:	463b      	mov	r3, r7
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]
 800145a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 800145c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001460:	f7ff fdf4 	bl	800104c <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001464:	2002      	movs	r0, #2
 8001466:	f7ff fdf1 	bl	800104c <LL_AHB2_GRP1_EnableClock>
  /**ADC4 GPIO Configuration
  PB12   ------> ADC4_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 800146a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800146e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001470:	2303      	movs	r3, #3
 8001472:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001474:	2300      	movs	r3, #0
 8001476:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001478:	463b      	mov	r3, r7
 800147a:	4619      	mov	r1, r3
 800147c:	482c      	ldr	r0, [pc, #176]	; (8001530 <MX_ADC4_Init+0x108>)
 800147e:	f00b f818 	bl	800c4b2 <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001482:	2300      	movs	r3, #0
 8001484:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001486:	2300      	movs	r3, #0
 8001488:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800148a:	2300      	movs	r3, #0
 800148c:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_Init(ADC4, &ADC_InitStruct);
 800148e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001492:	4619      	mov	r1, r3
 8001494:	4827      	ldr	r0, [pc, #156]	; (8001534 <MX_ADC4_Init+0x10c>)
 8001496:	f00a fe51 	bl	800c13c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800149a:	2300      	movs	r3, #0
 800149c:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80014a2:	2300      	movs	r3, #0
 80014a4:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_Init(ADC4, &ADC_REG_InitStruct);
 80014b2:	f107 0318 	add.w	r3, r7, #24
 80014b6:	4619      	mov	r1, r3
 80014b8:	481e      	ldr	r0, [pc, #120]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014ba:	f00a fe65 	bl	800c188 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC4, 0);
 80014be:	2100      	movs	r1, #0
 80014c0:	481c      	ldr	r0, [pc, #112]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014c2:	f7ff fc09 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC4, LL_ADC_OVS_DISABLE);
 80014c6:	2100      	movs	r1, #0
 80014c8:	481a      	ldr	r0, [pc, #104]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014ca:	f7ff fca5 	bl	8000e18 <LL_ADC_SetOverSamplingScope>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC4);
 80014ce:	4819      	ldr	r0, [pc, #100]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014d0:	f7ff fcb7 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC4);
 80014d4:	4817      	ldr	r0, [pc, #92]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014d6:	f7ff fcda 	bl	8000e8e <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <MX_ADC4_Init+0x110>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	099b      	lsrs	r3, r3, #6
 80014e0:	4a16      	ldr	r2, [pc, #88]	; (800153c <MX_ADC4_Init+0x114>)
 80014e2:	fba2 2303 	umull	r2, r3, r2, r3
 80014e6:	099a      	lsrs	r2, r3, #6
 80014e8:	4613      	mov	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b13      	ldr	r3, [pc, #76]	; (8001540 <MX_ADC4_Init+0x118>)
 80014f4:	fba3 2302 	umull	r2, r3, r3, r2
 80014f8:	08db      	lsrs	r3, r3, #3
 80014fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 80014fc:	e002      	b.n	8001504 <MX_ADC4_Init+0xdc>
  {
    wait_loop_index--;
 80014fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001500:	3b01      	subs	r3, #1
 8001502:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8001504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f9      	bne.n	80014fe <MX_ADC4_Init+0xd6>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC4, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);
 800150a:	4a0e      	ldr	r2, [pc, #56]	; (8001544 <MX_ADC4_Init+0x11c>)
 800150c:	2106      	movs	r1, #6
 800150e:	4809      	ldr	r0, [pc, #36]	; (8001534 <MX_ADC4_Init+0x10c>)
 8001510:	f7ff fc07 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001514:	2203      	movs	r2, #3
 8001516:	490b      	ldr	r1, [pc, #44]	; (8001544 <MX_ADC4_Init+0x11c>)
 8001518:	4806      	ldr	r0, [pc, #24]	; (8001534 <MX_ADC4_Init+0x10c>)
 800151a:	f7ff fc2e 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800151e:	227f      	movs	r2, #127	; 0x7f
 8001520:	4908      	ldr	r1, [pc, #32]	; (8001544 <MX_ADC4_Init+0x11c>)
 8001522:	4804      	ldr	r0, [pc, #16]	; (8001534 <MX_ADC4_Init+0x10c>)
 8001524:	f7ff fc54 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 8001528:	bf00      	nop
 800152a:	3740      	adds	r7, #64	; 0x40
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	48000400 	.word	0x48000400
 8001534:	50000500 	.word	0x50000500
 8001538:	20000004 	.word	0x20000004
 800153c:	053e2d63 	.word	0x053e2d63
 8001540:	cccccccd 	.word	0xcccccccd
 8001544:	0c900008 	.word	0x0c900008

08001548 <ADC1_Calibration>:
#define ADC_CONVERT_DATA_BUFFR_SIZE	((uint32_t)3)

uint16_t adcConvertData[ADC_CONVERT_DATA_BUFFR_SIZE];

void ADC1_Calibration(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 800154c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001550:	f7ff fc89 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d11f      	bne.n	800159a <ADC1_Calibration+0x52>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 800155a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800155e:	f7ff fcaa 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 8001562:	4603      	mov	r3, r0
 8001564:	2b01      	cmp	r3, #1
 8001566:	d11a      	bne.n	800159e <ADC1_Calibration+0x56>
	if(LL_ADC_IsEnabled(ADC1) != 0){
 8001568:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800156c:	f7ff fcdf 	bl	8000f2e <LL_ADC_IsEnabled>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <ADC1_Calibration+0x36>
		LL_ADC_Disable(ADC1);
 8001576:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800157a:	f7ff fcc4 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 800157e:	217f      	movs	r1, #127	; 0x7f
 8001580:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001584:	f7ff fce6 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC1)==1);
 8001588:	bf00      	nop
 800158a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800158e:	f7ff fcfa 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 8001592:	4603      	mov	r3, r0
 8001594:	2b01      	cmp	r3, #1
 8001596:	d0f8      	beq.n	800158a <ADC1_Calibration+0x42>
 8001598:	e002      	b.n	80015a0 <ADC1_Calibration+0x58>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 800159a:	bf00      	nop
 800159c:	e000      	b.n	80015a0 <ADC1_Calibration+0x58>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 800159e:	bf00      	nop
}
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <ADC2_Calibration>:

void ADC2_Calibration(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 80015a8:	4812      	ldr	r0, [pc, #72]	; (80015f4 <ADC2_Calibration+0x50>)
 80015aa:	f7ff fc5c 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d11a      	bne.n	80015ea <ADC2_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 80015b4:	480f      	ldr	r0, [pc, #60]	; (80015f4 <ADC2_Calibration+0x50>)
 80015b6:	f7ff fc7e 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d116      	bne.n	80015ee <ADC2_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC2) != 0){
 80015c0:	480c      	ldr	r0, [pc, #48]	; (80015f4 <ADC2_Calibration+0x50>)
 80015c2:	f7ff fcb4 	bl	8000f2e <LL_ADC_IsEnabled>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d002      	beq.n	80015d2 <ADC2_Calibration+0x2e>
		LL_ADC_Disable(ADC2);
 80015cc:	4809      	ldr	r0, [pc, #36]	; (80015f4 <ADC2_Calibration+0x50>)
 80015ce:	f7ff fc9a 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC2,LL_ADC_SINGLE_ENDED);
 80015d2:	217f      	movs	r1, #127	; 0x7f
 80015d4:	4807      	ldr	r0, [pc, #28]	; (80015f4 <ADC2_Calibration+0x50>)
 80015d6:	f7ff fcbd 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC2)==1);
 80015da:	bf00      	nop
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <ADC2_Calibration+0x50>)
 80015de:	f7ff fcd2 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d0f9      	beq.n	80015dc <ADC2_Calibration+0x38>
 80015e8:	e002      	b.n	80015f0 <ADC2_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 80015ea:	bf00      	nop
 80015ec:	e000      	b.n	80015f0 <ADC2_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 80015ee:	bf00      	nop
}
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	50000100 	.word	0x50000100

080015f8 <ADC3_Calibration>:

void ADC3_Calibration(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 80015fc:	4812      	ldr	r0, [pc, #72]	; (8001648 <ADC3_Calibration+0x50>)
 80015fe:	f7ff fc32 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d11a      	bne.n	800163e <ADC3_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 8001608:	480f      	ldr	r0, [pc, #60]	; (8001648 <ADC3_Calibration+0x50>)
 800160a:	f7ff fc54 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 800160e:	4603      	mov	r3, r0
 8001610:	2b01      	cmp	r3, #1
 8001612:	d116      	bne.n	8001642 <ADC3_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC3) != 0){
 8001614:	480c      	ldr	r0, [pc, #48]	; (8001648 <ADC3_Calibration+0x50>)
 8001616:	f7ff fc8a 	bl	8000f2e <LL_ADC_IsEnabled>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d002      	beq.n	8001626 <ADC3_Calibration+0x2e>
		LL_ADC_Disable(ADC3);
 8001620:	4809      	ldr	r0, [pc, #36]	; (8001648 <ADC3_Calibration+0x50>)
 8001622:	f7ff fc70 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC3,LL_ADC_SINGLE_ENDED);
 8001626:	217f      	movs	r1, #127	; 0x7f
 8001628:	4807      	ldr	r0, [pc, #28]	; (8001648 <ADC3_Calibration+0x50>)
 800162a:	f7ff fc93 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC3)==1);
 800162e:	bf00      	nop
 8001630:	4805      	ldr	r0, [pc, #20]	; (8001648 <ADC3_Calibration+0x50>)
 8001632:	f7ff fca8 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 8001636:	4603      	mov	r3, r0
 8001638:	2b01      	cmp	r3, #1
 800163a:	d0f9      	beq.n	8001630 <ADC3_Calibration+0x38>
 800163c:	e002      	b.n	8001644 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 800163e:	bf00      	nop
 8001640:	e000      	b.n	8001644 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 8001642:	bf00      	nop
}
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	50000400 	.word	0x50000400

0800164c <ADC4_Calibration>:

void ADC4_Calibration(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 8001650:	4812      	ldr	r0, [pc, #72]	; (800169c <ADC4_Calibration+0x50>)
 8001652:	f7ff fc08 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d11a      	bne.n	8001692 <ADC4_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 800165c:	480f      	ldr	r0, [pc, #60]	; (800169c <ADC4_Calibration+0x50>)
 800165e:	f7ff fc2a 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 8001662:	4603      	mov	r3, r0
 8001664:	2b01      	cmp	r3, #1
 8001666:	d116      	bne.n	8001696 <ADC4_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC4) != 0){
 8001668:	480c      	ldr	r0, [pc, #48]	; (800169c <ADC4_Calibration+0x50>)
 800166a:	f7ff fc60 	bl	8000f2e <LL_ADC_IsEnabled>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d002      	beq.n	800167a <ADC4_Calibration+0x2e>
		LL_ADC_Disable(ADC4);
 8001674:	4809      	ldr	r0, [pc, #36]	; (800169c <ADC4_Calibration+0x50>)
 8001676:	f7ff fc46 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC4,LL_ADC_SINGLE_ENDED);
 800167a:	217f      	movs	r1, #127	; 0x7f
 800167c:	4807      	ldr	r0, [pc, #28]	; (800169c <ADC4_Calibration+0x50>)
 800167e:	f7ff fc69 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC4)==1);
 8001682:	bf00      	nop
 8001684:	4805      	ldr	r0, [pc, #20]	; (800169c <ADC4_Calibration+0x50>)
 8001686:	f7ff fc7e 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 800168a:	4603      	mov	r3, r0
 800168c:	2b01      	cmp	r3, #1
 800168e:	d0f9      	beq.n	8001684 <ADC4_Calibration+0x38>
 8001690:	e002      	b.n	8001698 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 8001692:	bf00      	nop
 8001694:	e000      	b.n	8001698 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 8001696:	bf00      	nop
}
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	50000500 	.word	0x50000500

080016a0 <ADC4_Start>:

void ADC4_Start(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  ADC4_Calibration();
 80016a4:	f7ff ffd2 	bl	800164c <ADC4_Calibration>
//	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_7);
	LL_ADC_Enable(ADC4);
 80016a8:	4802      	ldr	r0, [pc, #8]	; (80016b4 <ADC4_Start+0x14>)
 80016aa:	f7ff fc18 	bl	8000ede <LL_ADC_Enable>

//	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_7,ADC_CONVERT_DATA_BUFFR_SIZE);

//	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_7);

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	50000500 	.word	0x50000500

080016b8 <ADC3_Start>:

void ADC3_Start(void){
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  ADC3_Calibration();
 80016bc:	f7ff ff9c 	bl	80015f8 <ADC3_Calibration>
	LL_ADC_Enable(ADC3);
 80016c0:	4802      	ldr	r0, [pc, #8]	; (80016cc <ADC3_Start+0x14>)
 80016c2:	f7ff fc0c 	bl	8000ede <LL_ADC_Enable>
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	50000400 	.word	0x50000400

080016d0 <ADC2_Start>:

void ADC2_Start(void){
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  ADC2_Calibration();
 80016d4:	f7ff ff66 	bl	80015a4 <ADC2_Calibration>
	LL_ADC_Enable(ADC2);
 80016d8:	4802      	ldr	r0, [pc, #8]	; (80016e4 <ADC2_Start+0x14>)
 80016da:	f7ff fc00 	bl	8000ede <LL_ADC_Enable>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	50000100 	.word	0x50000100

080016e8 <ADC1_Start>:

void ADC1_Start(void){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  ADC1_Calibration();
 80016ec:	f7ff ff2c 	bl	8001548 <ADC1_Calibration>
	LL_ADC_Enable(ADC1);
 80016f0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80016f4:	f7ff fbf3 	bl	8000ede <LL_ADC_Enable>
}
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}

080016fc <GetSensor_FL>:

uint16_t GetSensor_FL(void){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC3);
 8001700:	4809      	ldr	r0, [pc, #36]	; (8001728 <GetSensor_FL+0x2c>)
 8001702:	f7ff fc54 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC3)==0);
 8001706:	bf00      	nop
 8001708:	4807      	ldr	r0, [pc, #28]	; (8001728 <GetSensor_FL+0x2c>)
 800170a:	f7ff fc71 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d0f9      	beq.n	8001708 <GetSensor_FL+0xc>
	LL_ADC_ClearFlag_EOC(ADC3);
 8001714:	4804      	ldr	r0, [pc, #16]	; (8001728 <GetSensor_FL+0x2c>)
 8001716:	f7ff fc7e 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC3);
 800171a:	4803      	ldr	r0, [pc, #12]	; (8001728 <GetSensor_FL+0x2c>)
 800171c:	f7ff fc5b 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 8001720:	4603      	mov	r3, r0
}
 8001722:	4618      	mov	r0, r3
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	50000400 	.word	0x50000400

0800172c <ADC3_clearEOS>:

void ADC3_clearEOS(void){
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC3);
 8001730:	4802      	ldr	r0, [pc, #8]	; (800173c <ADC3_clearEOS+0x10>)
 8001732:	f7ff fc7d 	bl	8001030 <LL_ADC_ClearFlag_EOS>
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	50000400 	.word	0x50000400

08001740 <ADC2_clearEOS>:

void ADC2_clearEOS(void){
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC2);
 8001744:	4802      	ldr	r0, [pc, #8]	; (8001750 <ADC2_clearEOS+0x10>)
 8001746:	f7ff fc73 	bl	8001030 <LL_ADC_ClearFlag_EOS>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	50000100 	.word	0x50000100

08001754 <ADC1_clearEOS>:

void ADC1_clearEOS(void){
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC1);
 8001758:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800175c:	f7ff fc68 	bl	8001030 <LL_ADC_ClearFlag_EOS>
}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}

08001764 <GetSensor_SL>:


uint16_t GetSensor_SL(void){
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8001768:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800176c:	f7ff fc1f 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 8001770:	bf00      	nop
 8001772:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001776:	f7ff fc3b 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0f8      	beq.n	8001772 <GetSensor_SL+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 8001780:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001784:	f7ff fc47 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001788:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800178c:	f7ff fc23 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 8001790:	4603      	mov	r3, r0
}
 8001792:	4618      	mov	r0, r3
 8001794:	bd80      	pop	{r7, pc}

08001796 <GetSensor_SR>:

uint16_t GetSensor_SR(void){
 8001796:	b580      	push	{r7, lr}
 8001798:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 800179a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800179e:	f7ff fc06 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 80017a2:	bf00      	nop
 80017a4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017a8:	f7ff fc22 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d0f8      	beq.n	80017a4 <GetSensor_SR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 80017b2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017b6:	f7ff fc2e 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 80017ba:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017be:	f7ff fc0a 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 80017c2:	4603      	mov	r3, r0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <GetSensor_FR>:

uint16_t GetSensor_FR(void){
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 80017cc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017d0:	f7ff fbed 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 80017d4:	bf00      	nop
 80017d6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017da:	f7ff fc09 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0f8      	beq.n	80017d6 <GetSensor_FR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 80017e4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017e8:	f7ff fc15 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 80017ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017f0:	f7ff fbf1 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 80017f4:	4603      	mov	r3, r0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <GetBatVal>:

uint16_t GetBatVal(void){
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC4);
 8001800:	4809      	ldr	r0, [pc, #36]	; (8001828 <GetBatVal+0x2c>)
 8001802:	f7ff fbd4 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC4)==0);
 8001806:	bf00      	nop
 8001808:	4807      	ldr	r0, [pc, #28]	; (8001828 <GetBatVal+0x2c>)
 800180a:	f7ff fbf1 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0f9      	beq.n	8001808 <GetBatVal+0xc>
	LL_ADC_ClearFlag_EOC(ADC4);
 8001814:	4804      	ldr	r0, [pc, #16]	; (8001828 <GetBatVal+0x2c>)
 8001816:	f7ff fbfe 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC4);
 800181a:	4803      	ldr	r0, [pc, #12]	; (8001828 <GetBatVal+0x2c>)
 800181c:	f7ff fbdb 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 8001820:	4603      	mov	r3, r0
}
 8001822:	4618      	mov	r0, r3
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	50000500 	.word	0x50000500

0800182c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001830:	4b04      	ldr	r3, [pc, #16]	; (8001844 <__NVIC_GetPriorityGrouping+0x18>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	0a1b      	lsrs	r3, r3, #8
 8001836:	f003 0307 	and.w	r3, r3, #7
}
 800183a:	4618      	mov	r0, r3
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	2b00      	cmp	r3, #0
 8001858:	db0b      	blt.n	8001872 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	f003 021f 	and.w	r2, r3, #31
 8001860:	4907      	ldr	r1, [pc, #28]	; (8001880 <__NVIC_EnableIRQ+0x38>)
 8001862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001866:	095b      	lsrs	r3, r3, #5
 8001868:	2001      	movs	r0, #1
 800186a:	fa00 f202 	lsl.w	r2, r0, r2
 800186e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000e100 	.word	0xe000e100

08001884 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	6039      	str	r1, [r7, #0]
 800188e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001894:	2b00      	cmp	r3, #0
 8001896:	db0a      	blt.n	80018ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	b2da      	uxtb	r2, r3
 800189c:	490c      	ldr	r1, [pc, #48]	; (80018d0 <__NVIC_SetPriority+0x4c>)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	0112      	lsls	r2, r2, #4
 80018a4:	b2d2      	uxtb	r2, r2
 80018a6:	440b      	add	r3, r1
 80018a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018ac:	e00a      	b.n	80018c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	4908      	ldr	r1, [pc, #32]	; (80018d4 <__NVIC_SetPriority+0x50>)
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	f003 030f 	and.w	r3, r3, #15
 80018ba:	3b04      	subs	r3, #4
 80018bc:	0112      	lsls	r2, r2, #4
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	440b      	add	r3, r1
 80018c2:	761a      	strb	r2, [r3, #24]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	e000e100 	.word	0xe000e100
 80018d4:	e000ed00 	.word	0xe000ed00

080018d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d8:	b480      	push	{r7}
 80018da:	b089      	sub	sp, #36	; 0x24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	f1c3 0307 	rsb	r3, r3, #7
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	bf28      	it	cs
 80018f6:	2304      	movcs	r3, #4
 80018f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	3304      	adds	r3, #4
 80018fe:	2b06      	cmp	r3, #6
 8001900:	d902      	bls.n	8001908 <NVIC_EncodePriority+0x30>
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	3b03      	subs	r3, #3
 8001906:	e000      	b.n	800190a <NVIC_EncodePriority+0x32>
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800190c:	f04f 32ff 	mov.w	r2, #4294967295
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43da      	mvns	r2, r3
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	401a      	ands	r2, r3
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001920:	f04f 31ff 	mov.w	r1, #4294967295
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	43d9      	mvns	r1, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001930:	4313      	orrs	r3, r2
         );
}
 8001932:	4618      	mov	r0, r3
 8001934:	3724      	adds	r7, #36	; 0x24
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
	...

08001940 <LL_AHB1_GRP1_EnableClock>:
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001948:	4b08      	ldr	r3, [pc, #32]	; (800196c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800194a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800194c:	4907      	ldr	r1, [pc, #28]	; (800196c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4313      	orrs	r3, r2
 8001952:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001954:	4b05      	ldr	r3, [pc, #20]	; (800196c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001956:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4013      	ands	r3, r2
 800195c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800195e:	68fb      	ldr	r3, [r7, #12]
}
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	40021000 	.word	0x40021000

08001970 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 8001974:	2004      	movs	r0, #4
 8001976:	f7ff ffe3 	bl	8001940 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800197a:	2001      	movs	r0, #1
 800197c:	f7ff ffe0 	bl	8001940 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001980:	f7ff ff54 	bl	800182c <__NVIC_GetPriorityGrouping>
 8001984:	4603      	mov	r3, r0
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff ffa4 	bl	80018d8 <NVIC_EncodePriority>
 8001990:	4603      	mov	r3, r0
 8001992:	4619      	mov	r1, r3
 8001994:	200b      	movs	r0, #11
 8001996:	f7ff ff75 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800199a:	200b      	movs	r0, #11
 800199c:	f7ff ff54 	bl	8001848 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019a0:	f7ff ff44 	bl	800182c <__NVIC_GetPriorityGrouping>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2200      	movs	r2, #0
 80019a8:	2100      	movs	r1, #0
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff ff94 	bl	80018d8 <NVIC_EncodePriority>
 80019b0:	4603      	mov	r3, r0
 80019b2:	4619      	mov	r1, r3
 80019b4:	200c      	movs	r0, #12
 80019b6:	f7ff ff65 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80019ba:	200c      	movs	r0, #12
 80019bc:	f7ff ff44 	bl	8001848 <__NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019c0:	f7ff ff34 	bl	800182c <__NVIC_GetPriorityGrouping>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2200      	movs	r2, #0
 80019c8:	2100      	movs	r1, #0
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff ff84 	bl	80018d8 <NVIC_EncodePriority>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4619      	mov	r1, r3
 80019d4:	200d      	movs	r0, #13
 80019d6:	f7ff ff55 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80019da:	200d      	movs	r0, #13
 80019dc:	f7ff ff34 	bl	8001848 <__NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019e0:	f7ff ff24 	bl	800182c <__NVIC_GetPriorityGrouping>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2200      	movs	r2, #0
 80019e8:	2100      	movs	r1, #0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff ff74 	bl	80018d8 <NVIC_EncodePriority>
 80019f0:	4603      	mov	r3, r0
 80019f2:	4619      	mov	r1, r3
 80019f4:	200e      	movs	r0, #14
 80019f6:	f7ff ff45 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80019fa:	200e      	movs	r0, #14
 80019fc:	f7ff ff24 	bl	8001848 <__NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a00:	f7ff ff14 	bl	800182c <__NVIC_GetPriorityGrouping>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2200      	movs	r2, #0
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff ff64 	bl	80018d8 <NVIC_EncodePriority>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4619      	mov	r1, r3
 8001a14:	200f      	movs	r0, #15
 8001a16:	f7ff ff35 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001a1a:	200f      	movs	r0, #15
 8001a1c:	f7ff ff14 	bl	8001848 <__NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a20:	f7ff ff04 	bl	800182c <__NVIC_GetPriorityGrouping>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2200      	movs	r2, #0
 8001a28:	2100      	movs	r1, #0
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff ff54 	bl	80018d8 <NVIC_EncodePriority>
 8001a30:	4603      	mov	r3, r0
 8001a32:	4619      	mov	r1, r3
 8001a34:	2010      	movs	r0, #16
 8001a36:	f7ff ff25 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001a3a:	2010      	movs	r0, #16
 8001a3c:	f7ff ff04 	bl	8001848 <__NVIC_EnableIRQ>

}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <FLASH_Lock>:

#define sta_add_127 0x0807F800
#define end_add_127 0x0807FFFF

__STATIC_INLINE void FLASH_Lock(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8001a48:	4b05      	ldr	r3, [pc, #20]	; (8001a60 <FLASH_Lock+0x1c>)
 8001a4a:	695b      	ldr	r3, [r3, #20]
 8001a4c:	4a04      	ldr	r2, [pc, #16]	; (8001a60 <FLASH_Lock+0x1c>)
 8001a4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a52:	6153      	str	r3, [r2, #20]
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	40022000 	.word	0x40022000

08001a64 <FLASH_Unlock>:

__STATIC_INLINE void FLASH_Unlock(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
	FLASH->KEYR = FLASH_KEY1;
 8001a68:	4b05      	ldr	r3, [pc, #20]	; (8001a80 <FLASH_Unlock+0x1c>)
 8001a6a:	4a06      	ldr	r2, [pc, #24]	; (8001a84 <FLASH_Unlock+0x20>)
 8001a6c:	609a      	str	r2, [r3, #8]
	FLASH->KEYR = FLASH_KEY2;
 8001a6e:	4b04      	ldr	r3, [pc, #16]	; (8001a80 <FLASH_Unlock+0x1c>)
 8001a70:	4a05      	ldr	r2, [pc, #20]	; (8001a88 <FLASH_Unlock+0x24>)
 8001a72:	609a      	str	r2, [r3, #8]
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40022000 	.word	0x40022000
 8001a84:	45670123 	.word	0x45670123
 8001a88:	cdef89ab 	.word	0xcdef89ab

08001a8c <FLASH_WaitBusy>:
#define FLASH_TYPEPROGRAM_BYTE	0x00000000U

//#define FLASH

void FLASH_WaitBusy(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
	while(((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY)==1);
 8001a90:	bf00      	nop
 8001a92:	4b06      	ldr	r3, [pc, #24]	; (8001aac <FLASH_WaitBusy+0x20>)
 8001a94:	691b      	ldr	r3, [r3, #16]
 8001a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a9e:	d0f8      	beq.n	8001a92 <FLASH_WaitBusy+0x6>
//	while((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY);
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	40022000 	.word	0x40022000

08001ab0 <FLASH_Erase>:

void FLASH_Erase(uint8_t page)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
	FLASH_WaitBusy();
 8001aba:	f7ff ffe7 	bl	8001a8c <FLASH_WaitBusy>

	FLASH->SR &= 0x00000000;	//error clear?
 8001abe:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <FLASH_Erase+0x64>)
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	4b14      	ldr	r3, [pc, #80]	; (8001b14 <FLASH_Erase+0x64>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001ac8:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <FLASH_Erase+0x64>)
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <FLASH_Erase+0x64>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	615a      	str	r2, [r3, #20]
	FLASH->CR |= (FLASH_CR_BKER);	//set bank2
 8001ad2:	4b10      	ldr	r3, [pc, #64]	; (8001b14 <FLASH_Erase+0x64>)
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	4a0f      	ldr	r2, [pc, #60]	; (8001b14 <FLASH_Erase+0x64>)
 8001ad8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001adc:	6153      	str	r3, [r2, #20]
	FLASH->CR |= FLASH_CR_PER;
 8001ade:	4b0d      	ldr	r3, [pc, #52]	; (8001b14 <FLASH_Erase+0x64>)
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	4a0c      	ldr	r2, [pc, #48]	; (8001b14 <FLASH_Erase+0x64>)
 8001ae4:	f043 0302 	orr.w	r3, r3, #2
 8001ae8:	6153      	str	r3, [r2, #20]
	FLASH->CR |= (FLASH_CR_PNB & (page<<3));
 8001aea:	4b0a      	ldr	r3, [pc, #40]	; (8001b14 <FLASH_Erase+0x64>)
 8001aec:	695a      	ldr	r2, [r3, #20]
 8001aee:	79fb      	ldrb	r3, [r7, #7]
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8001af6:	4907      	ldr	r1, [pc, #28]	; (8001b14 <FLASH_Erase+0x64>)
 8001af8:	4313      	orrs	r3, r2
 8001afa:	614b      	str	r3, [r1, #20]
	FLASH->CR |= FLASH_CR_STRT;
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <FLASH_Erase+0x64>)
 8001afe:	695b      	ldr	r3, [r3, #20]
 8001b00:	4a04      	ldr	r2, [pc, #16]	; (8001b14 <FLASH_Erase+0x64>)
 8001b02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b06:	6153      	str	r3, [r2, #20]
	FLASH_WaitBusy();
 8001b08:	f7ff ffc0 	bl	8001a8c <FLASH_WaitBusy>
}
 8001b0c:	bf00      	nop
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40022000 	.word	0x40022000

08001b18 <FLASH_WriteByte>:

void FLASH_WriteByte(uint32_t address, uint64_t data)
{
 8001b18:	b590      	push	{r4, r7, lr}
 8001b1a:	b087      	sub	sp, #28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	e9c7 2300 	strd	r2, r3, [r7]
	uint32_t data2 = (uint32_t)(data >> 32);
 8001b24:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001b28:	f04f 0300 	mov.w	r3, #0
 8001b2c:	f04f 0400 	mov.w	r4, #0
 8001b30:	0013      	movs	r3, r2
 8001b32:	2400      	movs	r4, #0
 8001b34:	617b      	str	r3, [r7, #20]
	FLASH_WaitBusy();
 8001b36:	f7ff ffa9 	bl	8001a8c <FLASH_WaitBusy>
	FLASH->SR &= 0x00000000;	//error clear
 8001b3a:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b3c:	691b      	ldr	r3, [r3, #16]
 8001b3e:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001b44:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b46:	695b      	ldr	r3, [r3, #20]
 8001b48:	4b0e      	ldr	r3, [pc, #56]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	615a      	str	r2, [r3, #20]
	FLASH->CR |= FLASH_CR_PG;
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	4a0c      	ldr	r2, [pc, #48]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6153      	str	r3, [r2, #20]

	*(__IO uint32_t*)address = (uint32_t)data;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	683a      	ldr	r2, [r7, #0]
 8001b5e:	601a      	str	r2, [r3, #0]
	*(__IO uint32_t*)(address+4) = data2;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	3304      	adds	r3, #4
 8001b64:	461a      	mov	r2, r3
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	6013      	str	r3, [r2, #0]
	FLASH_WaitBusy();
 8001b6a:	f7ff ff8f 	bl	8001a8c <FLASH_WaitBusy>

	FLASH->CR &= ~(FLASH_CR_PG);
 8001b6e:	4b05      	ldr	r3, [pc, #20]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	4a04      	ldr	r2, [pc, #16]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b74:	f023 0301 	bic.w	r3, r3, #1
 8001b78:	6153      	str	r3, [r2, #20]
}
 8001b7a:	bf00      	nop
 8001b7c:	371c      	adds	r7, #28
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd90      	pop	{r4, r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40022000 	.word	0x40022000

08001b88 <FLASH_WriteData>:

void FLASH_WriteData(uint8_t page,uint32_t address, uint64_t* data, uint32_t size)
{
 8001b88:	b590      	push	{r4, r7, lr}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	607a      	str	r2, [r7, #4]
 8001b92:	603b      	str	r3, [r7, #0]
 8001b94:	4603      	mov	r3, r0
 8001b96:	73fb      	strb	r3, [r7, #15]
	FLASH_Unlock();
 8001b98:	f7ff ff64 	bl	8001a64 <FLASH_Unlock>

	FLASH_Erase(page);
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff ff86 	bl	8001ab0 <FLASH_Erase>

	do {
		FLASH_WriteByte(address, *data);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001baa:	461a      	mov	r2, r3
 8001bac:	4623      	mov	r3, r4
 8001bae:	68b8      	ldr	r0, [r7, #8]
 8001bb0:	f7ff ffb2 	bl	8001b18 <FLASH_WriteByte>
		address+=8;
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	3308      	adds	r3, #8
 8001bb8:	60bb      	str	r3, [r7, #8]
		data++;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3308      	adds	r3, #8
 8001bbe:	607b      	str	r3, [r7, #4]
		size -=8;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	3b08      	subs	r3, #8
 8001bc4:	603b      	str	r3, [r7, #0]
	}while(size > 0);
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1eb      	bne.n	8001ba4 <FLASH_WriteData+0x1c>

	FLASH_Lock();
 8001bcc:	f7ff ff3a 	bl	8001a44 <FLASH_Lock>
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd90      	pop	{r4, r7, pc}

08001bd8 <LL_AHB2_GRP1_EnableClock>:
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001be0:	4b08      	ldr	r3, [pc, #32]	; (8001c04 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001be2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001be4:	4907      	ldr	r1, [pc, #28]	; (8001c04 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
}
 8001bf8:	bf00      	nop
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	40021000 	.word	0x40021000

08001c08 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	691a      	ldr	r2, [r3, #16]
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	683a      	ldr	r2, [r7, #0]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d101      	bne.n	8001c24 <LL_GPIO_IsInputPinSet+0x1c>
 8001c20:	2301      	movs	r3, #1
 8001c22:	e000      	b.n	8001c26 <LL_GPIO_IsInputPinSet+0x1e>
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b083      	sub	sp, #12
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
 8001c3a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	619a      	str	r2, [r3, #24]
}
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c72:	463b      	mov	r3, r7
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
 8001c7e:	611a      	str	r2, [r3, #16]
 8001c80:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001c82:	2004      	movs	r0, #4
 8001c84:	f7ff ffa8 	bl	8001bd8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001c88:	2020      	movs	r0, #32
 8001c8a:	f7ff ffa5 	bl	8001bd8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001c8e:	2001      	movs	r0, #1
 8001c90:	f7ff ffa2 	bl	8001bd8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001c94:	2002      	movs	r0, #2
 8001c96:	f7ff ff9f 	bl	8001bd8 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SEN3_GPIO_Port, SEN3_Pin);
 8001c9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c9e:	48a5      	ldr	r0, [pc, #660]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001ca0:	f7ff ffd5 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN2_GPIO_Port, SEN2_Pin);
 8001ca4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ca8:	48a2      	ldr	r0, [pc, #648]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001caa:	f7ff ffd0 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 8001cae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cb2:	48a0      	ldr	r0, [pc, #640]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001cb4:	f7ff ffcb 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8001cb8:	2101      	movs	r1, #1
 8001cba:	489f      	ldr	r0, [pc, #636]	; (8001f38 <MX_GPIO_Init+0x2cc>)
 8001cbc:	f7ff ffc7 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);
 8001cc0:	2102      	movs	r1, #2
 8001cc2:	489d      	ldr	r0, [pc, #628]	; (8001f38 <MX_GPIO_Init+0x2cc>)
 8001cc4:	f7ff ffc3 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN1_GPIO_Port, SEN1_Pin);
 8001cc8:	2108      	movs	r1, #8
 8001cca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cce:	f7ff ffbe 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN0_GPIO_Port, SEN0_Pin);
 8001cd2:	2110      	movs	r1, #16
 8001cd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cd8:	f7ff ffb9 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED0_GPIO_Port, LED0_Pin);
 8001cdc:	2104      	movs	r1, #4
 8001cde:	4897      	ldr	r0, [pc, #604]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001ce0:	f7ff ffb5 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port, BAT_LED_Pin);
 8001ce4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ce8:	4894      	ldr	r0, [pc, #592]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001cea:	f7ff ffb0 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT0_GPIO_Port, MOT0_Pin);
 8001cee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cf6:	f7ff ffaa 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT1_GPIO_Port, MOT1_Pin);
 8001cfa:	2110      	movs	r1, #16
 8001cfc:	488f      	ldr	r0, [pc, #572]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001cfe:	f7ff ffa6 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED4_GPIO_Port, LED4_Pin);
 8001d02:	2140      	movs	r1, #64	; 0x40
 8001d04:	488d      	ldr	r0, [pc, #564]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001d06:	f7ff ffa2 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	488b      	ldr	r0, [pc, #556]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001d0e:	f7ff ff90 	bl	8001c32 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8001d12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d16:	4889      	ldr	r0, [pc, #548]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001d18:	f7ff ff8b 	bl	8001c32 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8001d1c:	2180      	movs	r1, #128	; 0x80
 8001d1e:	4887      	ldr	r0, [pc, #540]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001d20:	f7ff ff87 	bl	8001c32 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SEN3_Pin;
 8001d24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d28:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d36:	2300      	movs	r3, #0
 8001d38:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN3_GPIO_Port, &GPIO_InitStruct);
 8001d3a:	463b      	mov	r3, r7
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	487d      	ldr	r0, [pc, #500]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001d40:	f00a fbb7 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN2_Pin;
 8001d44:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d48:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN2_GPIO_Port, &GPIO_InitStruct);
 8001d5a:	463b      	mov	r3, r7
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4875      	ldr	r0, [pc, #468]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001d60:	f00a fba7 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 8001d64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d68:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d76:	2300      	movs	r3, #0
 8001d78:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001d7a:	463b      	mov	r3, r7
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	486d      	ldr	r0, [pc, #436]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001d80:	f00a fb97 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 8001d84:	2301      	movs	r3, #1
 8001d86:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d94:	2300      	movs	r3, #0
 8001d96:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001d98:	463b      	mov	r3, r7
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4866      	ldr	r0, [pc, #408]	; (8001f38 <MX_GPIO_Init+0x2cc>)
 8001d9e:	f00a fb88 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 8001da2:	2302      	movs	r3, #2
 8001da4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001da6:	2301      	movs	r3, #1
 8001da8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001daa:	2300      	movs	r3, #0
 8001dac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dae:	2300      	movs	r3, #0
 8001db0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001db2:	2300      	movs	r3, #0
 8001db4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001db6:	463b      	mov	r3, r7
 8001db8:	4619      	mov	r1, r3
 8001dba:	485f      	ldr	r0, [pc, #380]	; (8001f38 <MX_GPIO_Init+0x2cc>)
 8001dbc:	f00a fb79 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN1_Pin;
 8001dc0:	2308      	movs	r3, #8
 8001dc2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN1_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	463b      	mov	r3, r7
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ddc:	f00a fb69 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN0_Pin;
 8001de0:	2310      	movs	r3, #16
 8001de2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001de4:	2301      	movs	r3, #1
 8001de6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN0_GPIO_Port, &GPIO_InitStruct);
 8001df4:	463b      	mov	r3, r7
 8001df6:	4619      	mov	r1, r3
 8001df8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dfc:	f00a fb59 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_gyro_Pin;
 8001e00:	2301      	movs	r3, #1
 8001e02:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e04:	2301      	movs	r3, #1
 8001e06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e10:	2300      	movs	r3, #0
 8001e12:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_gyro_GPIO_Port, &GPIO_InitStruct);
 8001e14:	463b      	mov	r3, r7
 8001e16:	4619      	mov	r1, r3
 8001e18:	4848      	ldr	r0, [pc, #288]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001e1a:	f00a fb4a 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 8001e1e:	2304      	movs	r3, #4
 8001e20:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e22:	2301      	movs	r3, #1
 8001e24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e26:	2300      	movs	r3, #0
 8001e28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001e32:	463b      	mov	r3, r7
 8001e34:	4619      	mov	r1, r3
 8001e36:	4841      	ldr	r0, [pc, #260]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001e38:	f00a fb3b 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enL_Pin;
 8001e3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e40:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e42:	2301      	movs	r3, #1
 8001e44:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e46:	2300      	movs	r3, #0
 8001e48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enL_GPIO_Port, &GPIO_InitStruct);
 8001e52:	463b      	mov	r3, r7
 8001e54:	4619      	mov	r1, r3
 8001e56:	4839      	ldr	r0, [pc, #228]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001e58:	f00a fb2b 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BAT_LED_Pin;
 8001e5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e60:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e62:	2301      	movs	r3, #1
 8001e64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e66:	2300      	movs	r3, #0
 8001e68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BAT_LED_GPIO_Port, &GPIO_InitStruct);
 8001e72:	463b      	mov	r3, r7
 8001e74:	4619      	mov	r1, r3
 8001e76:	4831      	ldr	r0, [pc, #196]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001e78:	f00a fb1b 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW0_Pin;
 8001e7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e80:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001e82:	2300      	movs	r3, #0
 8001e84:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001e86:	2302      	movs	r3, #2
 8001e88:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW0_GPIO_Port, &GPIO_InitStruct);
 8001e8a:	463b      	mov	r3, r7
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e92:	f00a fb0e 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW1_Pin;
 8001e96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e9a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001ea4:	463b      	mov	r3, r7
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eac:	f00a fb01 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT0_Pin;
 8001eb0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001eb4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT0_GPIO_Port, &GPIO_InitStruct);
 8001ec6:	463b      	mov	r3, r7
 8001ec8:	4619      	mov	r1, r3
 8001eca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ece:	f00a faf0 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT1_Pin;
 8001ed2:	2310      	movs	r3, #16
 8001ed4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eda:	2300      	movs	r3, #0
 8001edc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT1_GPIO_Port, &GPIO_InitStruct);
 8001ee6:	463b      	mov	r3, r7
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4814      	ldr	r0, [pc, #80]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001eec:	f00a fae1 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f00:	2300      	movs	r3, #0
 8001f02:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8001f04:	463b      	mov	r3, r7
 8001f06:	4619      	mov	r1, r3
 8001f08:	480c      	ldr	r0, [pc, #48]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001f0a:	f00a fad2 	bl	800c4b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enR_Pin;
 8001f0e:	2380      	movs	r3, #128	; 0x80
 8001f10:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f12:	2301      	movs	r3, #1
 8001f14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f16:	2300      	movs	r3, #0
 8001f18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enR_GPIO_Port, &GPIO_InitStruct);
 8001f22:	463b      	mov	r3, r7
 8001f24:	4619      	mov	r1, r3
 8001f26:	4805      	ldr	r0, [pc, #20]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001f28:	f00a fac3 	bl	800c4b2 <LL_GPIO_Init>

}
 8001f2c:	bf00      	nop
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	48000800 	.word	0x48000800
 8001f38:	48001400 	.word	0x48001400
 8001f3c:	48000400 	.word	0x48000400

08001f40 <SetLED>:

/* USER CODE BEGIN 2 */
void SetLED(uint8_t data){
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	71fb      	strb	r3, [r7, #7]
	if((data&0x01)==0x01){ 	LL_GPIO_SetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	f003 0301 	and.w	r3, r3, #1
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d004      	beq.n	8001f5e <SetLED+0x1e>
 8001f54:	2104      	movs	r1, #4
 8001f56:	4823      	ldr	r0, [pc, #140]	; (8001fe4 <SetLED+0xa4>)
 8001f58:	f7ff fe6b 	bl	8001c32 <LL_GPIO_SetOutputPin>
 8001f5c:	e003      	b.n	8001f66 <SetLED+0x26>
	}else{					LL_GPIO_ResetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001f5e:	2104      	movs	r1, #4
 8001f60:	4820      	ldr	r0, [pc, #128]	; (8001fe4 <SetLED+0xa4>)
 8001f62:	f7ff fe74 	bl	8001c4e <LL_GPIO_ResetOutputPin>
	}
	if((data&0x02)==0x02){ 	LL_GPIO_SetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d004      	beq.n	8001f7a <SetLED+0x3a>
 8001f70:	2102      	movs	r1, #2
 8001f72:	481d      	ldr	r0, [pc, #116]	; (8001fe8 <SetLED+0xa8>)
 8001f74:	f7ff fe5d 	bl	8001c32 <LL_GPIO_SetOutputPin>
 8001f78:	e003      	b.n	8001f82 <SetLED+0x42>
	}else{					LL_GPIO_ResetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001f7a:	2102      	movs	r1, #2
 8001f7c:	481a      	ldr	r0, [pc, #104]	; (8001fe8 <SetLED+0xa8>)
 8001f7e:	f7ff fe66 	bl	8001c4e <LL_GPIO_ResetOutputPin>
	}
	if((data&0x04)==0x04){ 	LL_GPIO_SetOutputPin(LED2_GPIO_Port,LED2_Pin);
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	f003 0304 	and.w	r3, r3, #4
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d004      	beq.n	8001f96 <SetLED+0x56>
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	4816      	ldr	r0, [pc, #88]	; (8001fe8 <SetLED+0xa8>)
 8001f90:	f7ff fe4f 	bl	8001c32 <LL_GPIO_SetOutputPin>
 8001f94:	e003      	b.n	8001f9e <SetLED+0x5e>
	}else{					LL_GPIO_ResetOutputPin(LED2_GPIO_Port,LED2_Pin);
 8001f96:	2101      	movs	r1, #1
 8001f98:	4813      	ldr	r0, [pc, #76]	; (8001fe8 <SetLED+0xa8>)
 8001f9a:	f7ff fe58 	bl	8001c4e <LL_GPIO_ResetOutputPin>
	}
	if((data&0x08)==0x08){ 	LL_GPIO_SetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d005      	beq.n	8001fb4 <SetLED+0x74>
 8001fa8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fac:	480f      	ldr	r0, [pc, #60]	; (8001fec <SetLED+0xac>)
 8001fae:	f7ff fe40 	bl	8001c32 <LL_GPIO_SetOutputPin>
 8001fb2:	e004      	b.n	8001fbe <SetLED+0x7e>
	}else{					LL_GPIO_ResetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8001fb4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fb8:	480c      	ldr	r0, [pc, #48]	; (8001fec <SetLED+0xac>)
 8001fba:	f7ff fe48 	bl	8001c4e <LL_GPIO_ResetOutputPin>
	}
	if((data&0x10)==0x10){ 	LL_GPIO_SetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	f003 0310 	and.w	r3, r3, #16
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d004      	beq.n	8001fd2 <SetLED+0x92>
 8001fc8:	2140      	movs	r1, #64	; 0x40
 8001fca:	4806      	ldr	r0, [pc, #24]	; (8001fe4 <SetLED+0xa4>)
 8001fcc:	f7ff fe31 	bl	8001c32 <LL_GPIO_SetOutputPin>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
	}
}
 8001fd0:	e003      	b.n	8001fda <SetLED+0x9a>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8001fd2:	2140      	movs	r1, #64	; 0x40
 8001fd4:	4803      	ldr	r0, [pc, #12]	; (8001fe4 <SetLED+0xa4>)
 8001fd6:	f7ff fe3a 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	48000400 	.word	0x48000400
 8001fe8:	48001400 	.word	0x48001400
 8001fec:	48000800 	.word	0x48000800

08001ff0 <SetBatLED>:

void SetBatLED(uint8_t data){
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d105      	bne.n	800200c <SetBatLED+0x1c>
 8002000:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002004:	4806      	ldr	r0, [pc, #24]	; (8002020 <SetBatLED+0x30>)
 8002006:	f7ff fe14 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
}
 800200a:	e004      	b.n	8002016 <SetBatLED+0x26>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 800200c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002010:	4803      	ldr	r0, [pc, #12]	; (8002020 <SetBatLED+0x30>)
 8002012:	f7ff fe1c 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	48000400 	.word	0x48000400

08002024 <SW_IsOn_0>:

int8_t SW_IsOn_0(void){//virtical
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW0_GPIO_Port,SW0_Pin);
 8002028:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800202c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002030:	f7ff fdea 	bl	8001c08 <LL_GPIO_IsInputPinSet>
 8002034:	4603      	mov	r3, r0
 8002036:	b25b      	sxtb	r3, r3
}
 8002038:	4618      	mov	r0, r3
 800203a:	bd80      	pop	{r7, pc}

0800203c <SW_IsOn_1>:

int8_t SW_IsOn_1(void){//horizontal
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW1_GPIO_Port,SW1_Pin);
 8002040:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002044:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002048:	f7ff fdde 	bl	8001c08 <LL_GPIO_IsInputPinSet>
 800204c:	4603      	mov	r3, r0
 800204e:	b25b      	sxtb	r3, r3
}
 8002050:	4618      	mov	r0, r3
 8002052:	bd80      	pop	{r7, pc}

08002054 <Set_SenFL>:

void Set_SenFL(uint8_t data){
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d105      	bne.n	8002070 <Set_SenFL+0x1c>
 8002064:	2110      	movs	r1, #16
 8002066:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800206a:	f7ff fde2 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
}
 800206e:	e004      	b.n	800207a <Set_SenFL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 8002070:	2110      	movs	r1, #16
 8002072:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002076:	f7ff fdea 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <Set_SenSL>:

void Set_SenSL(uint8_t data){
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	4603      	mov	r3, r0
 800208a:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d105      	bne.n	800209e <Set_SenSL+0x1c>
 8002092:	2108      	movs	r1, #8
 8002094:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002098:	f7ff fdcb 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
}
 800209c:	e004      	b.n	80020a8 <Set_SenSL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 800209e:	2108      	movs	r1, #8
 80020a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020a4:	f7ff fdd3 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 80020a8:	bf00      	nop
 80020aa:	3708      	adds	r7, #8
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <Set_SenSR>:

void Set_SenSR(uint8_t data){
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d105      	bne.n	80020cc <Set_SenSR+0x1c>
 80020c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020c4:	4806      	ldr	r0, [pc, #24]	; (80020e0 <Set_SenSR+0x30>)
 80020c6:	f7ff fdb4 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
}
 80020ca:	e004      	b.n	80020d6 <Set_SenSR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 80020cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020d0:	4803      	ldr	r0, [pc, #12]	; (80020e0 <Set_SenSR+0x30>)
 80020d2:	f7ff fdbc 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	48000800 	.word	0x48000800

080020e4 <Set_SenFR>:

void Set_SenFR(uint8_t data){
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d105      	bne.n	8002100 <Set_SenFR+0x1c>
 80020f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020f8:	4806      	ldr	r0, [pc, #24]	; (8002114 <Set_SenFR+0x30>)
 80020fa:	f7ff fd9a 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
}
 80020fe:	e004      	b.n	800210a <Set_SenFR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8002100:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002104:	4803      	ldr	r0, [pc, #12]	; (8002114 <Set_SenFR+0x30>)
 8002106:	f7ff fda2 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	48000800 	.word	0x48000800

08002118 <Set_MOT0>:

void Set_MOT0(uint8_t data){
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d106      	bne.n	8002136 <Set_MOT0+0x1e>
 8002128:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800212c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002130:	f7ff fd7f 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
}
 8002134:	e005      	b.n	8002142 <Set_MOT0+0x2a>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 8002136:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800213a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800213e:	f7ff fd86 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <Set_MOT1>:

void Set_MOT1(uint8_t data){
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d104      	bne.n	8002166 <Set_MOT1+0x1a>
 800215c:	2110      	movs	r1, #16
 800215e:	4806      	ldr	r0, [pc, #24]	; (8002178 <Set_MOT1+0x2c>)
 8002160:	f7ff fd67 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
}
 8002164:	e003      	b.n	800216e <Set_MOT1+0x22>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 8002166:	2110      	movs	r1, #16
 8002168:	4803      	ldr	r0, [pc, #12]	; (8002178 <Set_MOT1+0x2c>)
 800216a:	f7ff fd70 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	48000400 	.word	0x48000400

0800217c <__NVIC_SetPriorityGrouping>:
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f003 0307 	and.w	r3, r3, #7
 800218a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <__NVIC_SetPriorityGrouping+0x44>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002198:	4013      	ands	r3, r2
 800219a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ae:	4a04      	ldr	r2, [pc, #16]	; (80021c0 <__NVIC_SetPriorityGrouping+0x44>)
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	60d3      	str	r3, [r2, #12]
}
 80021b4:	bf00      	nop
 80021b6:	3714      	adds	r7, #20
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80021c8:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <LL_RCC_HSI_Enable+0x1c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a04      	ldr	r2, [pc, #16]	; (80021e0 <LL_RCC_HSI_Enable+0x1c>)
 80021ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d2:	6013      	str	r3, [r2, #0]
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	40021000 	.word	0x40021000

080021e4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80021e8:	4b07      	ldr	r3, [pc, #28]	; (8002208 <LL_RCC_HSI_IsReady+0x24>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021f4:	d101      	bne.n	80021fa <LL_RCC_HSI_IsReady+0x16>
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <LL_RCC_HSI_IsReady+0x18>
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000

0800220c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002214:	4b07      	ldr	r3, [pc, #28]	; (8002234 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	061b      	lsls	r3, r3, #24
 8002220:	4904      	ldr	r1, [pc, #16]	; (8002234 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002222:	4313      	orrs	r3, r2
 8002224:	604b      	str	r3, [r1, #4]
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	40021000 	.word	0x40021000

08002238 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002240:	4b06      	ldr	r3, [pc, #24]	; (800225c <LL_RCC_SetSysClkSource+0x24>)
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f023 0203 	bic.w	r2, r3, #3
 8002248:	4904      	ldr	r1, [pc, #16]	; (800225c <LL_RCC_SetSysClkSource+0x24>)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4313      	orrs	r3, r2
 800224e:	608b      	str	r3, [r1, #8]
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	40021000 	.word	0x40021000

08002260 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002264:	4b04      	ldr	r3, [pc, #16]	; (8002278 <LL_RCC_GetSysClkSource+0x18>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f003 030c 	and.w	r3, r3, #12
}
 800226c:	4618      	mov	r0, r3
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	40021000 	.word	0x40021000

0800227c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002284:	4b06      	ldr	r3, [pc, #24]	; (80022a0 <LL_RCC_SetAHBPrescaler+0x24>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800228c:	4904      	ldr	r1, [pc, #16]	; (80022a0 <LL_RCC_SetAHBPrescaler+0x24>)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4313      	orrs	r3, r2
 8002292:	608b      	str	r3, [r1, #8]
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	40021000 	.word	0x40021000

080022a4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80022ac:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022b4:	4904      	ldr	r1, [pc, #16]	; (80022c8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	608b      	str	r3, [r1, #8]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	40021000 	.word	0x40021000

080022cc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80022d4:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80022dc:	4904      	ldr	r1, [pc, #16]	; (80022f0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	608b      	str	r3, [r1, #8]
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	40021000 	.word	0x40021000

080022f4 <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 80022fc:	4b09      	ldr	r3, [pc, #36]	; (8002324 <LL_RCC_SetUSARTClockSource+0x30>)
 80022fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	0c1b      	lsrs	r3, r3, #16
 8002306:	43db      	mvns	r3, r3
 8002308:	401a      	ands	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	b29b      	uxth	r3, r3
 800230e:	4905      	ldr	r1, [pc, #20]	; (8002324 <LL_RCC_SetUSARTClockSource+0x30>)
 8002310:	4313      	orrs	r3, r2
 8002312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40021000 	.word	0x40021000

08002328 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 8002330:	4b0e      	ldr	r3, [pc, #56]	; (800236c <LL_RCC_SetADCClockSource+0x44>)
 8002332:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	0c1b      	lsrs	r3, r3, #16
 800233a:	f003 031f 	and.w	r3, r3, #31
 800233e:	2103      	movs	r1, #3
 8002340:	fa01 f303 	lsl.w	r3, r1, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	401a      	ands	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	b2d9      	uxtb	r1, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	0c1b      	lsrs	r3, r3, #16
 8002350:	f003 031f 	and.w	r3, r3, #31
 8002354:	fa01 f303 	lsl.w	r3, r1, r3
 8002358:	4904      	ldr	r1, [pc, #16]	; (800236c <LL_RCC_SetADCClockSource+0x44>)
 800235a:	4313      	orrs	r3, r2
 800235c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	40021000 	.word	0x40021000

08002370 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002374:	4b05      	ldr	r3, [pc, #20]	; (800238c <LL_RCC_PLL_Enable+0x1c>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a04      	ldr	r2, [pc, #16]	; (800238c <LL_RCC_PLL_Enable+0x1c>)
 800237a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800237e:	6013      	str	r3, [r2, #0]
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40021000 	.word	0x40021000

08002390 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002394:	4b07      	ldr	r3, [pc, #28]	; (80023b4 <LL_RCC_PLL_IsReady+0x24>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800239c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80023a0:	d101      	bne.n	80023a6 <LL_RCC_PLL_IsReady+0x16>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <LL_RCC_PLL_IsReady+0x18>
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40021000 	.word	0x40021000

080023b8 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
 80023c4:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80023c6:	4b0a      	ldr	r3, [pc, #40]	; (80023f0 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80023c8:	68da      	ldr	r2, [r3, #12]
 80023ca:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80023cc:	4013      	ands	r3, r2
 80023ce:	68f9      	ldr	r1, [r7, #12]
 80023d0:	68ba      	ldr	r2, [r7, #8]
 80023d2:	4311      	orrs	r1, r2
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	0212      	lsls	r2, r2, #8
 80023d8:	4311      	orrs	r1, r2
 80023da:	683a      	ldr	r2, [r7, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	4904      	ldr	r1, [pc, #16]	; (80023f0 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 80023e4:	bf00      	nop
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	40021000 	.word	0x40021000
 80023f4:	f9ff800c 	.word	0xf9ff800c

080023f8 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80023fc:	4b05      	ldr	r3, [pc, #20]	; (8002414 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	4a04      	ldr	r2, [pc, #16]	; (8002414 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8002402:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002406:	60d3      	str	r3, [r2, #12]
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	40021000 	.word	0x40021000

08002418 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002420:	4b08      	ldr	r3, [pc, #32]	; (8002444 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002422:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002424:	4907      	ldr	r1, [pc, #28]	; (8002444 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4313      	orrs	r3, r2
 800242a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <LL_APB1_GRP1_EnableClock+0x2c>)
 800242e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4013      	ands	r3, r2
 8002434:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002436:	68fb      	ldr	r3, [r7, #12]
}
 8002438:	bf00      	nop
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	40021000 	.word	0x40021000

08002448 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002450:	4b08      	ldr	r3, [pc, #32]	; (8002474 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002452:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002454:	4907      	ldr	r1, [pc, #28]	; (8002474 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4313      	orrs	r3, r2
 800245a:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <LL_APB2_GRP1_EnableClock+0x2c>)
 800245e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4013      	ands	r3, r2
 8002464:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002466:	68fb      	ldr	r3, [r7, #12]
}
 8002468:	bf00      	nop
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	40021000 	.word	0x40021000

08002478 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002480:	4b06      	ldr	r3, [pc, #24]	; (800249c <LL_FLASH_SetLatency+0x24>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f023 020f 	bic.w	r2, r3, #15
 8002488:	4904      	ldr	r1, [pc, #16]	; (800249c <LL_FLASH_SetLatency+0x24>)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4313      	orrs	r3, r2
 800248e:	600b      	str	r3, [r1, #0]
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	40022000 	.word	0x40022000

080024a0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80024a4:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <LL_FLASH_GetLatency+0x18>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 030f 	and.w	r3, r3, #15
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40022000 	.word	0x40022000

080024bc <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024c0:	4b06      	ldr	r3, [pc, #24]	; (80024dc <LL_PWR_EnableRange1BoostMode+0x20>)
 80024c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024c6:	4a05      	ldr	r2, [pc, #20]	; (80024dc <LL_PWR_EnableRange1BoostMode+0x20>)
 80024c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 80024d0:	bf00      	nop
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40007000 	.word	0x40007000

080024e0 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80024e4:	4b05      	ldr	r3, [pc, #20]	; (80024fc <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	4a04      	ldr	r2, [pc, #16]	; (80024fc <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80024ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024ee:	6093      	str	r3, [r2, #8]
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40007000 	.word	0x40007000

08002500 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(uint8_t ch){
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	71fb      	strb	r3, [r7, #7]
	USART_TransmitByte(ch);
 800250a:	79fb      	ldrb	r3, [r7, #7]
 800250c:	4618      	mov	r0, r3
 800250e:	f002 fff5 	bl	80054fc <USART_TransmitByte>
}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout,NULL);
 8002520:	4b36      	ldr	r3, [pc, #216]	; (80025fc <main+0xe0>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	2100      	movs	r1, #0
 8002528:	4618      	mov	r0, r3
 800252a:	f00c f8d7 	bl	800e6dc <setbuf>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800252e:	2001      	movs	r0, #1
 8002530:	f7ff ff8a 	bl	8002448 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8002534:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002538:	f7ff ff6e 	bl	8002418 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800253c:	2003      	movs	r0, #3
 800253e:	f7ff fe1d 	bl	800217c <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 8002542:	f7ff ffcd 	bl	80024e0 <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002546:	f000 f85d 	bl	8002604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800254a:	f7ff fb8f 	bl	8001c6c <MX_GPIO_Init>
  MX_DMA_Init();
 800254e:	f7ff fa0f 	bl	8001970 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002552:	f002 ff07 	bl	8005364 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002556:	f001 fa41 	bl	80039dc <MX_SPI2_Init>
  MX_ADC1_Init();
 800255a:	f7fe fd8f 	bl	800107c <MX_ADC1_Init>
  MX_ADC3_Init();
 800255e:	f7fe feaf 	bl	80012c0 <MX_ADC3_Init>
  MX_SPI1_Init();
 8002562:	f001 f96f 	bl	8003844 <MX_SPI1_Init>
  MX_ADC4_Init();
 8002566:	f7fe ff5f 	bl	8001428 <MX_ADC4_Init>
  MX_TIM2_Init();
 800256a:	f002 f9dd 	bl	8004928 <MX_TIM2_Init>
  MX_TIM3_Init();
 800256e:	f002 fa4b 	bl	8004a08 <MX_TIM3_Init>
  MX_TIM1_Init();
 8002572:	f002 f981 	bl	8004878 <MX_TIM1_Init>
  MX_TIM4_Init();
 8002576:	f002 fab3 	bl	8004ae0 <MX_TIM4_Init>
  MX_TIM5_Init();
 800257a:	f002 faef 	bl	8004b5c <MX_TIM5_Init>
  MX_TIM6_Init();
 800257e:	f002 fb2b 	bl	8004bd8 <MX_TIM6_Init>
  MX_TIM8_Init();
 8002582:	f002 fb63 	bl	8004c4c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_init();
 8002586:	f005 fa2f 	bl	80079e8 <HAL_init>
  
  SetLED(0x0E);
 800258a:	200e      	movs	r0, #14
 800258c:	f7ff fcd8 	bl	8001f40 <SetLED>
  LL_mDelay(200);
 8002590:	20c8      	movs	r0, #200	; 0xc8
 8002592:	f00b f961 	bl	800d858 <LL_mDelay>
  SetLED(0x00);
 8002596:	2000      	movs	r0, #0
 8002598:	f7ff fcd2 	bl	8001f40 <SetLED>
  LL_mDelay(200);
 800259c:	20c8      	movs	r0, #200	; 0xc8
 800259e:	f00b f95b 	bl	800d858 <LL_mDelay>
  SetLED(0x0E);
 80025a2:	200e      	movs	r0, #14
 80025a4:	f7ff fccc 	bl	8001f40 <SetLED>
  LL_mDelay(200);
 80025a8:	20c8      	movs	r0, #200	; 0xc8
 80025aa:	f00b f955 	bl	800d858 <LL_mDelay>
  SetLED(0x00);
 80025ae:	2000      	movs	r0, #0
 80025b0:	f7ff fcc6 	bl	8001f40 <SetLED>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (( SW_IsOn_1() == SW_ON)/*||(Get_NowSpeed()>100) */){
 80025b4:	f7ff fd42 	bl	800203c <SW_IsOn_1>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d108      	bne.n	80025d0 <main+0xb4>
		MODE_inc();								// 1
 80025be:	f005 fa99 	bl	8007af4 <MODE_inc>
		LL_mDelay(200);			// SW????????
 80025c2:	20c8      	movs	r0, #200	; 0xc8
 80025c4:	f00b f948 	bl	800d858 <LL_mDelay>
		printf("mode selecting\r\n");
 80025c8:	480d      	ldr	r0, [pc, #52]	; (8002600 <main+0xe4>)
 80025ca:	f00c f87f 	bl	800e6cc <puts>
 80025ce:	e00e      	b.n	80025ee <main+0xd2>
	}
	else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 80025d0:	f7ff fd28 	bl	8002024 <SW_IsOn_0>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d004      	beq.n	80025e4 <main+0xc8>
 80025da:	f005 fcdf 	bl	8007f9c <MODE_CheckExe>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d004      	beq.n	80025ee <main+0xd2>
//		else if ( SW_ON == SW_EXE_PIN ){
		MODE_exe();								// ?
 80025e4:	f005 fb3c 	bl	8007c60 <MODE_exe>
		LL_mDelay(200);			// SW????????
 80025e8:	20c8      	movs	r0, #200	; 0xc8
 80025ea:	f00b f935 	bl	800d858 <LL_mDelay>
	}
    LL_mDelay(100);
 80025ee:	2064      	movs	r0, #100	; 0x64
 80025f0:	f00b f932 	bl	800d858 <LL_mDelay>
  Get_Sen_Nowdata();
 80025f4:	f007 ff2e 	bl	800a454 <Get_Sen_Nowdata>
    if (( SW_IsOn_1() == SW_ON)/*||(Get_NowSpeed()>100) */){
 80025f8:	e7dc      	b.n	80025b4 <main+0x98>
 80025fa:	bf00      	nop
 80025fc:	20000020 	.word	0x20000020
 8002600:	08013290 	.word	0x08013290

08002604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8002608:	2004      	movs	r0, #4
 800260a:	f7ff ff35 	bl	8002478 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 800260e:	bf00      	nop
 8002610:	f7ff ff46 	bl	80024a0 <LL_FLASH_GetLatency>
 8002614:	4603      	mov	r3, r0
 8002616:	2b04      	cmp	r3, #4
 8002618:	d1fa      	bne.n	8002610 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 800261a:	f7ff ff4f 	bl	80024bc <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSI_Enable();
 800261e:	f7ff fdd1 	bl	80021c4 <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8002622:	bf00      	nop
 8002624:	f7ff fdde 	bl	80021e4 <LL_RCC_HSI_IsReady>
 8002628:	4603      	mov	r3, r0
 800262a:	2b01      	cmp	r3, #1
 800262c:	d1fa      	bne.n	8002624 <SystemClock_Config+0x20>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 800262e:	2040      	movs	r0, #64	; 0x40
 8002630:	f7ff fdec 	bl	800220c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
 8002634:	2300      	movs	r3, #0
 8002636:	2255      	movs	r2, #85	; 0x55
 8002638:	2130      	movs	r1, #48	; 0x30
 800263a:	2002      	movs	r0, #2
 800263c:	f7ff febc 	bl	80023b8 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8002640:	f7ff feda 	bl	80023f8 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8002644:	f7ff fe94 	bl	8002370 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8002648:	bf00      	nop
 800264a:	f7ff fea1 	bl	8002390 <LL_RCC_PLL_IsReady>
 800264e:	4603      	mov	r3, r0
 8002650:	2b01      	cmp	r3, #1
 8002652:	d1fa      	bne.n	800264a <SystemClock_Config+0x46>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002654:	2003      	movs	r0, #3
 8002656:	f7ff fdef 	bl	8002238 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 800265a:	2080      	movs	r0, #128	; 0x80
 800265c:	f7ff fe0e 	bl	800227c <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002660:	bf00      	nop
 8002662:	f7ff fdfd 	bl	8002260 <LL_RCC_GetSysClkSource>
 8002666:	4603      	mov	r3, r0
 8002668:	2b0c      	cmp	r3, #12
 800266a:	d1fa      	bne.n	8002662 <SystemClock_Config+0x5e>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800266c:	4b17      	ldr	r3, [pc, #92]	; (80026cc <SystemClock_Config+0xc8>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	4a16      	ldr	r2, [pc, #88]	; (80026cc <SystemClock_Config+0xc8>)
 8002672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002676:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002678:	4b15      	ldr	r3, [pc, #84]	; (80026d0 <SystemClock_Config+0xcc>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a14      	ldr	r2, [pc, #80]	; (80026d0 <SystemClock_Config+0xcc>)
 800267e:	f043 0301 	orr.w	r3, r3, #1
 8002682:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 8002684:	4b12      	ldr	r3, [pc, #72]	; (80026d0 <SystemClock_Config+0xcc>)
 8002686:	2200      	movs	r2, #0
 8002688:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 800268a:	bf00      	nop
 800268c:	4b10      	ldr	r3, [pc, #64]	; (80026d0 <SystemClock_Config+0xcc>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	2b63      	cmp	r3, #99	; 0x63
 8002692:	d9fb      	bls.n	800268c <SystemClock_Config+0x88>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002694:	2000      	movs	r0, #0
 8002696:	f7ff fdf1 	bl	800227c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800269a:	2000      	movs	r0, #0
 800269c:	f7ff fe02 	bl	80022a4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80026a0:	2000      	movs	r0, #0
 80026a2:	f7ff fe13 	bl	80022cc <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(170000000);
 80026a6:	480b      	ldr	r0, [pc, #44]	; (80026d4 <SystemClock_Config+0xd0>)
 80026a8:	f00b f8c8 	bl	800d83c <LL_Init1msTick>

  LL_SetSystemCoreClock(170000000);
 80026ac:	4809      	ldr	r0, [pc, #36]	; (80026d4 <SystemClock_Config+0xd0>)
 80026ae:	f00b f8f9 	bl	800d8a4 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 80026b2:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80026b6:	f7ff fe1d 	bl	80022f4 <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 80026ba:	4807      	ldr	r0, [pc, #28]	; (80026d8 <SystemClock_Config+0xd4>)
 80026bc:	f7ff fe34 	bl	8002328 <LL_RCC_SetADCClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 80026c0:	4806      	ldr	r0, [pc, #24]	; (80026dc <SystemClock_Config+0xd8>)
 80026c2:	f7ff fe31 	bl	8002328 <LL_RCC_SetADCClockSource>
}
 80026c6:	bf00      	nop
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	e000edf0 	.word	0xe000edf0
 80026d0:	e0001000 	.word	0xe0001000
 80026d4:	0a21fe80 	.word	0x0a21fe80
 80026d8:	001c0002 	.word	0x001c0002
 80026dc:	001e0002 	.word	0x001e0002

080026e0 <PARAM_setSpeedType>:
			{ 0.01,		0.2,	0,		0,		0.3,	0.03,	0,		0.1,	0,		1.3,		0.13,		0,			0.5,		0.5,		0.1,	0.03,	},	// PARAM_EXIT_SURA
		}
	};

void PARAM_setSpeedType( enPARAM_MODE en_mode, enPARAM_MOVE_SPEED en_speed )
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	460a      	mov	r2, r1
 80026ea:	71fb      	strb	r3, [r7, #7]
 80026ec:	4613      	mov	r3, r2
 80026ee:	71bb      	strb	r3, [r7, #6]
	switch( en_mode ){
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	2b16      	cmp	r3, #22
 80026f4:	d007      	beq.n	8002706 <PARAM_setSpeedType+0x26>
 80026f6:	2b17      	cmp	r3, #23
 80026f8:	d009      	beq.n	800270e <PARAM_setSpeedType+0x2e>
 80026fa:	2b15      	cmp	r3, #21
 80026fc:	d10b      	bne.n	8002716 <PARAM_setSpeedType+0x36>
		
		case PARAM_ST:
			en_Speed_st = en_speed;
 80026fe:	4a0a      	ldr	r2, [pc, #40]	; (8002728 <PARAM_setSpeedType+0x48>)
 8002700:	79bb      	ldrb	r3, [r7, #6]
 8002702:	7013      	strb	r3, [r2, #0]
			break;
 8002704:	e00b      	b.n	800271e <PARAM_setSpeedType+0x3e>
		
		case PARAM_TRUN:
			en_Speed_trun = en_speed;
 8002706:	4a09      	ldr	r2, [pc, #36]	; (800272c <PARAM_setSpeedType+0x4c>)
 8002708:	79bb      	ldrb	r3, [r7, #6]
 800270a:	7013      	strb	r3, [r2, #0]
			break;
 800270c:	e007      	b.n	800271e <PARAM_setSpeedType+0x3e>
		
		case PARAM_SLA:
			en_Speed_sla = en_speed;
 800270e:	4a08      	ldr	r2, [pc, #32]	; (8002730 <PARAM_setSpeedType+0x50>)
 8002710:	79bb      	ldrb	r3, [r7, #6]
 8002712:	7013      	strb	r3, [r2, #0]
			break;
 8002714:	e003      	b.n	800271e <PARAM_setSpeedType+0x3e>
			
		default:
			printf("xp[^^Cv \n\r");
 8002716:	4807      	ldr	r0, [pc, #28]	; (8002734 <PARAM_setSpeedType+0x54>)
 8002718:	f00b ff50 	bl	800e5bc <iprintf>
			break;
 800271c:	bf00      	nop
	}
}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000000 	.word	0x20000000
 800272c:	20000001 	.word	0x20000001
 8002730:	20000002 	.word	0x20000002
 8002734:	080132a0 	.word	0x080132a0

08002738 <PARAM_getSpeed>:

const stSPEED* PARAM_getSpeed( enPARAM_MODE en_mode )
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]
	const stSPEED* p_adr;
	
	switch( en_mode ){
 8002742:	79fb      	ldrb	r3, [r7, #7]
 8002744:	3b01      	subs	r3, #1
 8002746:	2b16      	cmp	r3, #22
 8002748:	d845      	bhi.n	80027d6 <PARAM_getSpeed+0x9e>
 800274a:	a201      	add	r2, pc, #4	; (adr r2, 8002750 <PARAM_getSpeed+0x18>)
 800274c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002750:	080027ad 	.word	0x080027ad
 8002754:	080027ad 	.word	0x080027ad
 8002758:	080027ad 	.word	0x080027ad
 800275c:	080027ad 	.word	0x080027ad
 8002760:	080027ad 	.word	0x080027ad
 8002764:	080027ad 	.word	0x080027ad
 8002768:	080027ad 	.word	0x080027ad
 800276c:	080027d7 	.word	0x080027d7
 8002770:	080027d7 	.word	0x080027d7
 8002774:	080027bb 	.word	0x080027bb
 8002778:	080027bb 	.word	0x080027bb
 800277c:	080027bb 	.word	0x080027bb
 8002780:	080027d7 	.word	0x080027d7
 8002784:	080027d7 	.word	0x080027d7
 8002788:	080027c9 	.word	0x080027c9
 800278c:	080027c9 	.word	0x080027c9
 8002790:	080027c9 	.word	0x080027c9
 8002794:	080027c9 	.word	0x080027c9
 8002798:	080027c9 	.word	0x080027c9
 800279c:	080027d7 	.word	0x080027d7
 80027a0:	080027ad 	.word	0x080027ad
 80027a4:	080027bb 	.word	0x080027bb
 80027a8:	080027c9 	.word	0x080027c9
//		case PARAM_BACK_DEC:											// (i)
		case PARAM_SKEW_ACC:											// ()
		case PARAM_SKEW_CONST:											// ()
		case PARAM_SKEW_DEC:											// ()
		case PARAM_HIT_WALL:											// 
			p_adr = &f_StSpeedData[en_Speed_st];
 80027ac:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <PARAM_getSpeed+0xbc>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	011b      	lsls	r3, r3, #4
 80027b2:	4a11      	ldr	r2, [pc, #68]	; (80027f8 <PARAM_getSpeed+0xc0>)
 80027b4:	4413      	add	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]
			break;
 80027b8:	e017      	b.n	80027ea <PARAM_getSpeed+0xb2>
			
		case PARAM_TRUN:												// 
		case PARAM_ACC_TRUN:											// (nM)
		case PARAM_CONST_TRUN:											// (nM)
		case PARAM_DEC_TRUN:											// (nM)
			p_adr = &f_TurnSpeedData[en_Speed_trun];
 80027ba:	4b10      	ldr	r3, [pc, #64]	; (80027fc <PARAM_getSpeed+0xc4>)
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	011b      	lsls	r3, r3, #4
 80027c0:	4a0f      	ldr	r2, [pc, #60]	; (8002800 <PARAM_getSpeed+0xc8>)
 80027c2:	4413      	add	r3, r2
 80027c4:	60fb      	str	r3, [r7, #12]
			break;
 80027c6:	e010      	b.n	80027ea <PARAM_getSpeed+0xb2>
		case PARAM_ENTRY_SURA:											// X[OOi(X[)
		case PARAM_ACC_SURA:											// (X[)
		case PARAM_CONST_SURA:											// (X[)
		case PARAM_DEC_SURA:											// (X[)
		case PARAM_EXIT_SURA:											// X[Oi(X[)
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 80027c8:	4b0e      	ldr	r3, [pc, #56]	; (8002804 <PARAM_getSpeed+0xcc>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	4a0e      	ldr	r2, [pc, #56]	; (8002808 <PARAM_getSpeed+0xd0>)
 80027d0:	4413      	add	r3, r2
 80027d2:	60fb      	str	r3, [r7, #12]
			break;
 80027d4:	e009      	b.n	80027ea <PARAM_getSpeed+0xb2>

		default:														// ErrAEEEijhj
			printf("x^Cv \n\r");
 80027d6:	480d      	ldr	r0, [pc, #52]	; (800280c <PARAM_getSpeed+0xd4>)
 80027d8:	f00b fef0 	bl	800e5bc <iprintf>
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 80027dc:	4b09      	ldr	r3, [pc, #36]	; (8002804 <PARAM_getSpeed+0xcc>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	011b      	lsls	r3, r3, #4
 80027e2:	4a09      	ldr	r2, [pc, #36]	; (8002808 <PARAM_getSpeed+0xd0>)
 80027e4:	4413      	add	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]
			break;
 80027e8:	bf00      	nop
	}
	
	return p_adr;
 80027ea:	68fb      	ldr	r3, [r7, #12]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	20000000 	.word	0x20000000
 80027f8:	080136b0 	.word	0x080136b0
 80027fc:	20000001 	.word	0x20000001
 8002800:	08013700 	.word	0x08013700
 8002804:	20000002 	.word	0x20000002
 8002808:	08013750 	.word	0x08013750
 800280c:	08013300 	.word	0x08013300

08002810 <PARAM_getGain>:

const stGAIN* PARAM_getGain( enPARAM_MODE en_mode )
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	71fb      	strb	r3, [r7, #7]
	const stGAIN* p_adr;
	
	switch( en_mode ){
 800281a:	79fb      	ldrb	r3, [r7, #7]
 800281c:	3b01      	subs	r3, #1
 800281e:	2b12      	cmp	r3, #18
 8002820:	d850      	bhi.n	80028c4 <PARAM_getGain+0xb4>
 8002822:	a201      	add	r2, pc, #4	; (adr r2, 8002828 <PARAM_getGain+0x18>)
 8002824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002828:	08002875 	.word	0x08002875
 800282c:	08002875 	.word	0x08002875
 8002830:	08002875 	.word	0x08002875
 8002834:	08002875 	.word	0x08002875
 8002838:	08002875 	.word	0x08002875
 800283c:	08002875 	.word	0x08002875
 8002840:	08002875 	.word	0x08002875
 8002844:	080028c5 	.word	0x080028c5
 8002848:	080028c5 	.word	0x080028c5
 800284c:	0800288d 	.word	0x0800288d
 8002850:	0800288d 	.word	0x0800288d
 8002854:	0800288d 	.word	0x0800288d
 8002858:	080028c5 	.word	0x080028c5
 800285c:	080028c5 	.word	0x080028c5
 8002860:	080028a5 	.word	0x080028a5
 8002864:	080028a5 	.word	0x080028a5
 8002868:	080028a5 	.word	0x080028a5
 800286c:	080028a5 	.word	0x080028a5
 8002870:	080028a5 	.word	0x080028a5
//		case PARAM_BACK_DEC:											// (i)
		case PARAM_SKEW_ACC:											// ()
		case PARAM_SKEW_CONST:											// ()
		case PARAM_SKEW_DEC:											// ()
		case PARAM_HIT_WALL:											// 
			p_adr = &f_StGainData[en_Speed_st][GET_INDEX_ST( en_mode )];
 8002874:	4b1f      	ldr	r3, [pc, #124]	; (80028f4 <PARAM_getGain+0xe4>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	461a      	mov	r2, r3
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	3b01      	subs	r3, #1
 800287e:	00d2      	lsls	r2, r2, #3
 8002880:	4413      	add	r3, r2
 8002882:	019b      	lsls	r3, r3, #6
 8002884:	4a1c      	ldr	r2, [pc, #112]	; (80028f8 <PARAM_getGain+0xe8>)
 8002886:	4413      	add	r3, r2
 8002888:	60fb      	str	r3, [r7, #12]
			break;
 800288a:	e02e      	b.n	80028ea <PARAM_getGain+0xda>
			
		case PARAM_ACC_TRUN:											// (nM)
		case PARAM_CONST_TRUN:											// (nM)
		case PARAM_DEC_TRUN:											// (nM)
			p_adr = &f_TurnGainData[en_Speed_trun][GET_INDEX_TRUN( en_mode )];
 800288c:	4b1b      	ldr	r3, [pc, #108]	; (80028fc <PARAM_getGain+0xec>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	461a      	mov	r2, r3
 8002892:	79fb      	ldrb	r3, [r7, #7]
 8002894:	3b0a      	subs	r3, #10
 8002896:	0092      	lsls	r2, r2, #2
 8002898:	4413      	add	r3, r2
 800289a:	019b      	lsls	r3, r3, #6
 800289c:	4a18      	ldr	r2, [pc, #96]	; (8002900 <PARAM_getGain+0xf0>)
 800289e:	4413      	add	r3, r2
 80028a0:	60fb      	str	r3, [r7, #12]
			break;
 80028a2:	e022      	b.n	80028ea <PARAM_getGain+0xda>
		case PARAM_ENTRY_SURA:											// X[OOi(X[)
		case PARAM_ACC_SURA:											// (X[)
		case PARAM_CONST_SURA:											// (X[)
		case PARAM_DEC_SURA:											// (X[)
		case PARAM_EXIT_SURA:											// X[Oi(X[)
			p_adr = &f_SlaGainData[en_Speed_sla][GET_INDEX_SLA( en_mode )];
 80028a4:	4b17      	ldr	r3, [pc, #92]	; (8002904 <PARAM_getGain+0xf4>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	4619      	mov	r1, r3
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	f1a3 020f 	sub.w	r2, r3, #15
 80028b0:	460b      	mov	r3, r1
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	440b      	add	r3, r1
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	4413      	add	r3, r2
 80028ba:	019b      	lsls	r3, r3, #6
 80028bc:	4a12      	ldr	r2, [pc, #72]	; (8002908 <PARAM_getGain+0xf8>)
 80028be:	4413      	add	r3, r2
 80028c0:	60fb      	str	r3, [r7, #12]
			break;
 80028c2:	e012      	b.n	80028ea <PARAM_getGain+0xda>
		
		default:														// ErrAEEEijhj
			printf("QC^Cv \n\r");
 80028c4:	4811      	ldr	r0, [pc, #68]	; (800290c <PARAM_getGain+0xfc>)
 80028c6:	f00b fe79 	bl	800e5bc <iprintf>
			p_adr = &f_SlaGainData[en_Speed_sla][GET_INDEX_SLA( en_mode )];
 80028ca:	4b0e      	ldr	r3, [pc, #56]	; (8002904 <PARAM_getGain+0xf4>)
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	4619      	mov	r1, r3
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	f1a3 020f 	sub.w	r2, r3, #15
 80028d6:	460b      	mov	r3, r1
 80028d8:	005b      	lsls	r3, r3, #1
 80028da:	440b      	add	r3, r1
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	4413      	add	r3, r2
 80028e0:	019b      	lsls	r3, r3, #6
 80028e2:	4a09      	ldr	r2, [pc, #36]	; (8002908 <PARAM_getGain+0xf8>)
 80028e4:	4413      	add	r3, r2
 80028e6:	60fb      	str	r3, [r7, #12]
			break;
 80028e8:	bf00      	nop
	}
	
	return p_adr;
 80028ea:	68fb      	ldr	r3, [r7, #12]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3710      	adds	r7, #16
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000000 	.word	0x20000000
 80028f8:	080137a0 	.word	0x080137a0
 80028fc:	20000001 	.word	0x20000001
 8002900:	080141a0 	.word	0x080141a0
 8002904:	20000002 	.word	0x20000002
 8002908:	080146a0 	.word	0x080146a0
 800290c:	08013348 	.word	0x08013348

08002910 <PARAM_makeSra>:

void PARAM_makeSra( float f_speed, float f_angAcc, float f_g , enSLA_TYPE en_mode)
{
 8002910:	b590      	push	{r4, r7, lr}
 8002912:	b095      	sub	sp, #84	; 0x54
 8002914:	af00      	add	r7, sp, #0
 8002916:	ed87 0a03 	vstr	s0, [r7, #12]
 800291a:	edc7 0a02 	vstr	s1, [r7, #8]
 800291e:	ed87 1a01 	vstr	s2, [r7, #4]
 8002922:	4603      	mov	r3, r0
 8002924:	70fb      	strb	r3, [r7, #3]
	float	f_start_x;					// Jnxu [mm]
	float	f_start_y;					// Jnyu [mm]
	float	f_final_x;					// Ixu [mm]
	float	f_final_y;					// Iyu [mm]
	float	f_final_ang;				// pIpx [rad]	
	float	f_maxAngleV		= 0;		// px[rad/s]
 8002926:	f04f 0300 	mov.w	r3, #0
 800292a:	62fb      	str	r3, [r7, #44]	; 0x2c
	float	f_timeAcc		= 0;		// [s]
 800292c:	f04f 0300 	mov.w	r3, #0
 8002930:	62bb      	str	r3, [r7, #40]	; 0x28
	float	f_accAngle		= 0;		// px[rad]
 8002932:	f04f 0300 	mov.w	r3, #0
 8002936:	627b      	str	r3, [r7, #36]	; 0x24
	float	f_timeConst		= 0;		// [s]
 8002938:	f04f 0300 	mov.w	r3, #0
 800293c:	623b      	str	r3, [r7, #32]
	float	f_constAngle	= 0;		// px[rad]
 800293e:	f04f 0300 	mov.w	r3, #0
 8002942:	61fb      	str	r3, [r7, #28]
	float	f_ang			= 0;		// ZpApx [rad]
 8002944:	f04f 0300 	mov.w	r3, #0
 8002948:	61bb      	str	r3, [r7, #24]
	float	f_time			= 0;		// ZpA [s]
 800294a:	f04f 0300 	mov.w	r3, #0
 800294e:	617b      	str	r3, [r7, #20]
	float	f_x;						// Zpxu [mm]
	float	f_y;						// Zpyu [mm]
	uint16_t	i = 0;						// [vp
 8002950:	2300      	movs	r3, #0
 8002952:	867b      	strh	r3, [r7, #50]	; 0x32
	stSLA* 	p_adr = &st_Sla[en_mode];		// L^sf[^
 8002954:	78fa      	ldrb	r2, [r7, #3]
 8002956:	4613      	mov	r3, r2
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	4413      	add	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4aa8      	ldr	r2, [pc, #672]	; (8002c00 <PARAM_makeSra+0x2f0>)
 8002960:	4413      	add	r3, r2
 8002962:	613b      	str	r3, [r7, #16]

	/* X[lX[Kvp[^Z */
	switch(en_mode){
 8002964:	78fb      	ldrb	r3, [r7, #3]
 8002966:	2b03      	cmp	r3, #3
 8002968:	d83a      	bhi.n	80029e0 <PARAM_makeSra+0xd0>
 800296a:	a201      	add	r2, pc, #4	; (adr r2, 8002970 <PARAM_makeSra+0x60>)
 800296c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002970:	08002981 	.word	0x08002981
 8002974:	08002999 	.word	0x08002999
 8002978:	080029c9 	.word	0x080029c9
 800297c:	080029b1 	.word	0x080029b1

		case SLA_90:
			f_start_x   = HALF_BLOCK;
 8002980:	4ba0      	ldr	r3, [pc, #640]	; (8002c04 <PARAM_makeSra+0x2f4>)
 8002982:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002984:	f04f 0300 	mov.w	r3, #0
 8002988:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK;
 800298a:	4b9f      	ldr	r3, [pc, #636]	; (8002c08 <PARAM_makeSra+0x2f8>)
 800298c:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK;
 800298e:	4b9d      	ldr	r3, [pc, #628]	; (8002c04 <PARAM_makeSra+0x2f4>)
 8002990:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 8002992:	4b9e      	ldr	r3, [pc, #632]	; (8002c0c <PARAM_makeSra+0x2fc>)
 8002994:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 8002996:	e024      	b.n	80029e2 <PARAM_makeSra+0xd2>

		case SLA_45:
			f_start_x   = HALF_BLOCK;
 8002998:	4b9a      	ldr	r3, [pc, #616]	; (8002c04 <PARAM_makeSra+0x2f4>)
 800299a:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 0.75f;
 80029a2:	4b9b      	ldr	r3, [pc, #620]	; (8002c10 <PARAM_makeSra+0x300>)
 80029a4:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.75f;
 80029a6:	4b9a      	ldr	r3, [pc, #616]	; (8002c10 <PARAM_makeSra+0x300>)
 80029a8:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 45.0f * DEG_TO_RAD;
 80029aa:	4b9a      	ldr	r3, [pc, #616]	; (8002c14 <PARAM_makeSra+0x304>)
 80029ac:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 80029ae:	e018      	b.n	80029e2 <PARAM_makeSra+0xd2>
			
		case SLA_N90:
			f_start_x   = HALF_BLOCK * 0.5f * 1.4142f;
 80029b0:	4b99      	ldr	r3, [pc, #612]	; (8002c18 <PARAM_makeSra+0x308>)
 80029b2:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 80029b4:	f04f 0300 	mov.w	r3, #0
 80029b8:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = HALF_BLOCK * 1.4142f;
 80029ba:	4b98      	ldr	r3, [pc, #608]	; (8002c1c <PARAM_makeSra+0x30c>)
 80029bc:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK * 0.5f * 1.4142f;
 80029be:	4b96      	ldr	r3, [pc, #600]	; (8002c18 <PARAM_makeSra+0x308>)
 80029c0:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 80029c2:	4b92      	ldr	r3, [pc, #584]	; (8002c0c <PARAM_makeSra+0x2fc>)
 80029c4:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 80029c6:	e00c      	b.n	80029e2 <PARAM_makeSra+0xd2>
			
		case SLA_135:
			f_start_x   = HALF_BLOCK;
 80029c8:	4b8e      	ldr	r3, [pc, #568]	; (8002c04 <PARAM_makeSra+0x2f4>)
 80029ca:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 80029cc:	f04f 0300 	mov.w	r3, #0
 80029d0:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 1.25f;
 80029d2:	4b93      	ldr	r3, [pc, #588]	; (8002c20 <PARAM_makeSra+0x310>)
 80029d4:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.25;
 80029d6:	4b93      	ldr	r3, [pc, #588]	; (8002c24 <PARAM_makeSra+0x314>)
 80029d8:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 135.0f * DEG_TO_RAD;
 80029da:	4b93      	ldr	r3, [pc, #588]	; (8002c28 <PARAM_makeSra+0x318>)
 80029dc:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 80029de:	e000      	b.n	80029e2 <PARAM_makeSra+0xd2>

		default:
			break;
 80029e0:	bf00      	nop
	}

	/* pxZo */
	f_maxAngleV		= f_g / f_speed;							// px[rad/s] i[rad/s] = g[mm/s^2] / v[mm/s] j
 80029e2:	edd7 6a01 	vldr	s13, [r7, #4]
 80029e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80029ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029ee:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	f_timeAcc		= f_maxAngleV / f_angAcc;					// px[s]
 80029f2:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80029f6:	ed97 7a02 	vldr	s14, [r7, #8]
 80029fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029fe:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_accAngle		= 0.5f * f_angAcc * f_timeAcc * f_timeAcc;	// px[rad] ([rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002a02:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a06:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a0a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a0e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a16:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a1e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	f_constAngle	= f_final_ang - f_accAngle * 2;				// pxpx[rad] ([rad] = Totalpx - px + px )
 8002a22:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a26:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002a2a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002a2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a32:	edc7 7a07 	vstr	s15, [r7, #28]
	f_timeConst		= f_constAngle / f_maxAngleV;				// px[s]i t[s] = [rad] / [rad/s] j
 8002a36:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a3a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002a3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a42:	edc7 7a08 	vstr	s15, [r7, #32]

	/* -------------------------------- */
	/*  X[u  */
	/* -------------------------------- */
	/* WJnu */
	f_x		= f_start_x;
 8002a46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a48:	63bb      	str	r3, [r7, #56]	; 0x38
	f_y		= f_start_y;
 8002a4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a4c:	637b      	str	r3, [r7, #52]	; 0x34

	/* WZ */
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002a4e:	2300      	movs	r3, #0
 8002a50:	867b      	strh	r3, [r7, #50]	; 0x32
 8002a52:	e05b      	b.n	8002b0c <PARAM_makeSra+0x1fc>
	
		f_time	=  0.001f * (float)i;								// [s]
 8002a54:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002a56:	ee07 3a90 	vmov	s15, r3
 8002a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a5e:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002c2c <PARAM_makeSra+0x31c>
 8002a62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a66:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	=  0.5f * f_angAcc * f_time * f_time;				// px[rad] ([rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002a6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a6e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a72:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a76:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a7e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a86:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;			// XW[mm] 
 8002a8a:	69b8      	ldr	r0, [r7, #24]
 8002a8c:	f7fd fd84 	bl	8000598 <__aeabi_f2d>
 8002a90:	4603      	mov	r3, r0
 8002a92:	460c      	mov	r4, r1
 8002a94:	ec44 3b10 	vmov	d0, r3, r4
 8002a98:	f00f faca 	bl	8012030 <sin>
 8002a9c:	ec54 3b10 	vmov	r3, r4, d0
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	4621      	mov	r1, r4
 8002aa4:	f7fe f8c8 	bl	8000c38 <__aeabi_d2f>
 8002aa8:	ee07 0a10 	vmov	s14, r0
 8002aac:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ab0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ab4:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8002c2c <PARAM_makeSra+0x31c>
 8002ab8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002abc:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002ac0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;			// YW[mm]
 8002ac8:	69b8      	ldr	r0, [r7, #24]
 8002aca:	f7fd fd65 	bl	8000598 <__aeabi_f2d>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	460c      	mov	r4, r1
 8002ad2:	ec44 3b10 	vmov	d0, r3, r4
 8002ad6:	f00f fa67 	bl	8011fa8 <cos>
 8002ada:	ec54 3b10 	vmov	r3, r4, d0
 8002ade:	4618      	mov	r0, r3
 8002ae0:	4621      	mov	r1, r4
 8002ae2:	f7fe f8a9 	bl	8000c38 <__aeabi_d2f>
 8002ae6:	ee07 0a10 	vmov	s14, r0
 8002aea:	edd7 7a03 	vldr	s15, [r7, #12]
 8002aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002af2:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002c2c <PARAM_makeSra+0x31c>
 8002af6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002afa:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002afe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b02:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002b06:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002b08:	3301      	adds	r3, #1
 8002b0a:	867b      	strh	r3, [r7, #50]	; 0x32
 8002b0c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002b10:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002c30 <PARAM_makeSra+0x320>
 8002b14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b1c:	ee17 3a90 	vmov	r3, s15
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d395      	bcc.n	8002a54 <PARAM_makeSra+0x144>
	}
	
	/* WZ */
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002b28:	2300      	movs	r3, #0
 8002b2a:	867b      	strh	r3, [r7, #50]	; 0x32
 8002b2c:	e057      	b.n	8002bde <PARAM_makeSra+0x2ce>
	
		f_time	 = 0.001f * (float)i;							// [s]
 8002b2e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002b30:	ee07 3a90 	vmov	s15, r3
 8002b34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b38:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002c2c <PARAM_makeSra+0x31c>
 8002b3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b40:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_maxAngleV * f_time;			// px[rad] ([rad] = [rad/s] * t[s] )
 8002b44:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002b48:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b50:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b58:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// XW[mm] 
 8002b5c:	69b8      	ldr	r0, [r7, #24]
 8002b5e:	f7fd fd1b 	bl	8000598 <__aeabi_f2d>
 8002b62:	4603      	mov	r3, r0
 8002b64:	460c      	mov	r4, r1
 8002b66:	ec44 3b10 	vmov	d0, r3, r4
 8002b6a:	f00f fa61 	bl	8012030 <sin>
 8002b6e:	ec54 3b10 	vmov	r3, r4, d0
 8002b72:	4618      	mov	r0, r3
 8002b74:	4621      	mov	r1, r4
 8002b76:	f7fe f85f 	bl	8000c38 <__aeabi_d2f>
 8002b7a:	ee07 0a10 	vmov	s14, r0
 8002b7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b86:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002c2c <PARAM_makeSra+0x31c>
 8002b8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b8e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002b92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b96:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// YW[mm]
 8002b9a:	69b8      	ldr	r0, [r7, #24]
 8002b9c:	f7fd fcfc 	bl	8000598 <__aeabi_f2d>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	460c      	mov	r4, r1
 8002ba4:	ec44 3b10 	vmov	d0, r3, r4
 8002ba8:	f00f f9fe 	bl	8011fa8 <cos>
 8002bac:	ec54 3b10 	vmov	r3, r4, d0
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	4621      	mov	r1, r4
 8002bb4:	f7fe f840 	bl	8000c38 <__aeabi_d2f>
 8002bb8:	ee07 0a10 	vmov	s14, r0
 8002bbc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002c2c <PARAM_makeSra+0x31c>
 8002bc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bcc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002bd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bd4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002bd8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002bda:	3301      	adds	r3, #1
 8002bdc:	867b      	strh	r3, [r7, #50]	; 0x32
 8002bde:	edd7 7a08 	vldr	s15, [r7, #32]
 8002be2:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002c30 <PARAM_makeSra+0x320>
 8002be6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bee:	ee17 3a90 	vmov	r3, s15
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d399      	bcc.n	8002b2e <PARAM_makeSra+0x21e>
	}

	/* WZ */
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	867b      	strh	r3, [r7, #50]	; 0x32
 8002bfe:	e07d      	b.n	8002cfc <PARAM_makeSra+0x3ec>
 8002c00:	20000ef8 	.word	0x20000ef8
 8002c04:	42340000 	.word	0x42340000
 8002c08:	42b40000 	.word	0x42b40000
 8002c0c:	3fc90ff9 	.word	0x3fc90ff9
 8002c10:	42870000 	.word	0x42870000
 8002c14:	3f490ff9 	.word	0x3f490ff9
 8002c18:	41fe8e55 	.word	0x41fe8e55
 8002c1c:	427e8e55 	.word	0x427e8e55
 8002c20:	42e10000 	.word	0x42e10000
 8002c24:	41b40000 	.word	0x41b40000
 8002c28:	4016cbfb 	.word	0x4016cbfb
 8002c2c:	3a83126f 	.word	0x3a83126f
 8002c30:	447a0000 	.word	0x447a0000
	
		f_time	 = 0.001f * (float)i;							// [s]
 8002c34:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002c36:	ee07 3a90 	vmov	s15, r3
 8002c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c3e:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8002c2c <PARAM_makeSra+0x31c>
 8002c42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c46:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_constAngle +0.5f * f_angAcc * f_time * f_time;	// px[rad] ([rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002c4a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002c4e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c56:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c5a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002c5e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c62:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c66:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c6a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c76:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// XW[mm] 
 8002c7a:	69b8      	ldr	r0, [r7, #24]
 8002c7c:	f7fd fc8c 	bl	8000598 <__aeabi_f2d>
 8002c80:	4603      	mov	r3, r0
 8002c82:	460c      	mov	r4, r1
 8002c84:	ec44 3b10 	vmov	d0, r3, r4
 8002c88:	f00f f9d2 	bl	8012030 <sin>
 8002c8c:	ec54 3b10 	vmov	r3, r4, d0
 8002c90:	4618      	mov	r0, r3
 8002c92:	4621      	mov	r1, r4
 8002c94:	f7fd ffd0 	bl	8000c38 <__aeabi_d2f>
 8002c98:	ee07 0a10 	vmov	s14, r0
 8002c9c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ca4:	ed1f 7a1f 	vldr	s14, [pc, #-124]	; 8002c2c <PARAM_makeSra+0x31c>
 8002ca8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cac:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cb4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// YW[mm]
 8002cb8:	69b8      	ldr	r0, [r7, #24]
 8002cba:	f7fd fc6d 	bl	8000598 <__aeabi_f2d>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	460c      	mov	r4, r1
 8002cc2:	ec44 3b10 	vmov	d0, r3, r4
 8002cc6:	f00f f96f 	bl	8011fa8 <cos>
 8002cca:	ec54 3b10 	vmov	r3, r4, d0
 8002cce:	4618      	mov	r0, r3
 8002cd0:	4621      	mov	r1, r4
 8002cd2:	f7fd ffb1 	bl	8000c38 <__aeabi_d2f>
 8002cd6:	ee07 0a10 	vmov	s14, r0
 8002cda:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ce2:	ed1f 7a2e 	vldr	s14, [pc, #-184]	; 8002c2c <PARAM_makeSra+0x31c>
 8002ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cea:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002cee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cf2:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002cf6:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	867b      	strh	r3, [r7, #50]	; 0x32
 8002cfc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002d00:	ed1f 7a35 	vldr	s14, [pc, #-212]	; 8002c30 <PARAM_makeSra+0x320>
 8002d04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d0c:	ee17 3a90 	vmov	r3, s15
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d38d      	bcc.n	8002c34 <PARAM_makeSra+0x324>
	}

	/* ---------------------------- */
	/*  X[pp[^  */
	/* ---------------------------- */
	p_adr->f_speed				= f_speed;										// ix[mm/s]
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	601a      	str	r2, [r3, #0]
	printf("ix %5.2f\n\r",f_speed);
 8002d1e:	68f8      	ldr	r0, [r7, #12]
 8002d20:	f7fd fc3a 	bl	8000598 <__aeabi_f2d>
 8002d24:	4603      	mov	r3, r0
 8002d26:	460c      	mov	r4, r1
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4623      	mov	r3, r4
 8002d2c:	48b1      	ldr	r0, [pc, #708]	; (8002ff4 <PARAM_makeSra+0x6e4>)
 8002d2e:	f00b fc45 	bl	800e5bc <iprintf>
	p_adr->f_angAcc				= f_angAcc * RAD_TO_DEG ;						// px[deg/s]
 8002d32:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d36:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8002ff8 <PARAM_makeSra+0x6e8>
 8002d3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	edc3 7a01 	vstr	s15, [r3, #4]
	printf("px %5.2f\n\r",f_angAcc * RAD_TO_DEG);
 8002d44:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d48:	ed9f 7aab 	vldr	s14, [pc, #684]	; 8002ff8 <PARAM_makeSra+0x6e8>
 8002d4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d50:	ee17 0a90 	vmov	r0, s15
 8002d54:	f7fd fc20 	bl	8000598 <__aeabi_f2d>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	460c      	mov	r4, r1
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4623      	mov	r3, r4
 8002d60:	48a6      	ldr	r0, [pc, #664]	; (8002ffc <PARAM_makeSra+0x6ec>)
 8002d62:	f00b fc2b 	bl	800e5bc <iprintf>
	p_adr->f_angvel				= f_maxAngleV * RAD_TO_DEG;						// pxZo px[deg/s]
 8002d66:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002d6a:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8002ff8 <PARAM_makeSra+0x6e8>
 8002d6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	edc3 7a02 	vstr	s15, [r3, #8]
	printf("px %5.2f\n\r",f_maxAngleV * RAD_TO_DEG);
 8002d78:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002d7c:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8002ff8 <PARAM_makeSra+0x6e8>
 8002d80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d84:	ee17 0a90 	vmov	r0, s15
 8002d88:	f7fd fc06 	bl	8000598 <__aeabi_f2d>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	460c      	mov	r4, r1
 8002d90:	461a      	mov	r2, r3
 8002d92:	4623      	mov	r3, r4
 8002d94:	489a      	ldr	r0, [pc, #616]	; (8003000 <PARAM_makeSra+0x6f0>)
 8002d96:	f00b fc11 	bl	800e5bc <iprintf>
	p_adr->us_accAngvelTime		= (uint16_t)( f_timeAcc * 1000.0f );				// p[msec]
 8002d9a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002d9e:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8003004 <PARAM_makeSra+0x6f4>
 8002da2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002da6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002daa:	ee17 3a90 	vmov	r3, s15
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	829a      	strh	r2, [r3, #20]
	printf("p %5.2f\n\r",f_timeAcc * 1000.0f);
 8002db4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002db8:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8003004 <PARAM_makeSra+0x6f4>
 8002dbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dc0:	ee17 0a90 	vmov	r0, s15
 8002dc4:	f7fd fbe8 	bl	8000598 <__aeabi_f2d>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	460c      	mov	r4, r1
 8002dcc:	461a      	mov	r2, r3
 8002dce:	4623      	mov	r3, r4
 8002dd0:	488d      	ldr	r0, [pc, #564]	; (8003008 <PARAM_makeSra+0x6f8>)
 8002dd2:	f00b fbf3 	bl	800e5bc <iprintf>
	p_adr->us_constAngvelTime	= (uint16_t)( f_timeConst * 1000.0f );			// p[msec]
 8002dd6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002dda:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8003004 <PARAM_makeSra+0x6f4>
 8002dde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002de2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002de6:	ee17 3a90 	vmov	r3, s15
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	82da      	strh	r2, [r3, #22]
	printf("p %5.2f\n\r",f_timeConst * 1000.0f);
 8002df0:	edd7 7a08 	vldr	s15, [r7, #32]
 8002df4:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8003004 <PARAM_makeSra+0x6f4>
 8002df8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dfc:	ee17 0a90 	vmov	r0, s15
 8002e00:	f7fd fbca 	bl	8000598 <__aeabi_f2d>
 8002e04:	4603      	mov	r3, r0
 8002e06:	460c      	mov	r4, r1
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4623      	mov	r3, r4
 8002e0c:	487f      	ldr	r0, [pc, #508]	; (800300c <PARAM_makeSra+0x6fc>)
 8002e0e:	f00b fbd5 	bl	800e5bc <iprintf>
	p_adr->f_ang_AccEnd			= f_accAngle * RAD_TO_DEG;						// ppx[deg]
 8002e12:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e16:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8002ff8 <PARAM_makeSra+0x6e8>
 8002e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	edc3 7a06 	vstr	s15, [r3, #24]
	printf("p %5.2f\n\r",f_accAngle * RAD_TO_DEG);
 8002e24:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e28:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002ff8 <PARAM_makeSra+0x6e8>
 8002e2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e30:	ee17 0a90 	vmov	r0, s15
 8002e34:	f7fd fbb0 	bl	8000598 <__aeabi_f2d>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	460c      	mov	r4, r1
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	4623      	mov	r3, r4
 8002e40:	4873      	ldr	r0, [pc, #460]	; (8003010 <PARAM_makeSra+0x700>)
 8002e42:	f00b fbbb 	bl	800e5bc <iprintf>
	p_adr->f_ang_ConstEnd		= ( f_accAngle + f_constAngle ) * RAD_TO_DEG;	// pxpx[deg]
 8002e46:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002e4a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e52:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8002ff8 <PARAM_makeSra+0x6e8>
 8002e56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	edc3 7a07 	vstr	s15, [r3, #28]
	printf("p %5.2f\n\r",( f_accAngle + f_constAngle ) * RAD_TO_DEG);
 8002e60:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002e64:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e6c:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8002ff8 <PARAM_makeSra+0x6e8>
 8002e70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e74:	ee17 0a90 	vmov	r0, s15
 8002e78:	f7fd fb8e 	bl	8000598 <__aeabi_f2d>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	460c      	mov	r4, r1
 8002e80:	461a      	mov	r2, r3
 8002e82:	4623      	mov	r3, r4
 8002e84:	4862      	ldr	r0, [pc, #392]	; (8003010 <PARAM_makeSra+0x700>)
 8002e86:	f00b fb99 	bl	800e5bc <iprintf>
	p_adr->f_ang_Total			= f_final_ang * RAD_TO_DEG;						// Spx[deg]
 8002e8a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002e8e:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8002ff8 <PARAM_makeSra+0x6e8>
 8002e92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	edc3 7a08 	vstr	s15, [r3, #32]
	printf("S %5.2f\n\r",f_final_ang * RAD_TO_DEG);
 8002e9c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002ea0:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8002ff8 <PARAM_makeSra+0x6e8>
 8002ea4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ea8:	ee17 0a90 	vmov	r0, s15
 8002eac:	f7fd fb74 	bl	8000598 <__aeabi_f2d>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	460c      	mov	r4, r1
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4623      	mov	r3, r4
 8002eb8:	4856      	ldr	r0, [pc, #344]	; (8003014 <PARAM_makeSra+0x704>)
 8002eba:	f00b fb7f 	bl	800e5bc <iprintf>
	
	/* KvioZo */
	switch(en_mode){
 8002ebe:	78fb      	ldrb	r3, [r7, #3]
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d86f      	bhi.n	8002fa4 <PARAM_makeSra+0x694>
 8002ec4:	a201      	add	r2, pc, #4	; (adr r2, 8002ecc <PARAM_makeSra+0x5bc>)
 8002ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eca:	bf00      	nop
 8002ecc:	08002edd 	.word	0x08002edd
 8002ed0:	08002f03 	.word	0x08002f03
 8002ed4:	08002f67 	.word	0x08002f67
 8002ed8:	08002f41 	.word	0x08002f41
		case SLA_90:
			p_adr->f_escapeLen = f_final_x - f_x ;//-4
 8002edc:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002ee0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ee4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y ;//+8
 8002eee:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002ef2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002ef6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002f00:	e051      	b.n	8002fa6 <PARAM_makeSra+0x696>

		case SLA_45:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x );
 8002f02:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f06:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f0e:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8003018 <PARAM_makeSra+0x708>
 8002f12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y - ( f_final_x - f_x );
 8002f1c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f20:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f24:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f28:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002f2c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f30:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002f3e:	e032      	b.n	8002fa6 <PARAM_makeSra+0x696>

		case SLA_N90:
			p_adr->f_escapeLen = f_final_x - f_x;
 8002f40:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f44:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y;
 8002f52:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f56:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002f64:	e01f      	b.n	8002fa6 <PARAM_makeSra+0x696>

		case SLA_135:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x );
 8002f66:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f6a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f72:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8003018 <PARAM_makeSra+0x708>
 8002f76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y + ( f_final_x - f_x );
 8002f80:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f84:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f8c:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002f90:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f94:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002fa2:	e000      	b.n	8002fa6 <PARAM_makeSra+0x696>

		default:
			break;
 8002fa4:	bf00      	nop
	}
	printf("entry %5.2f\n\r",f_final_x - f_x);
 8002fa6:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002faa:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002fae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fb2:	ee17 0a90 	vmov	r0, s15
 8002fb6:	f7fd faef 	bl	8000598 <__aeabi_f2d>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	460c      	mov	r4, r1
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	4623      	mov	r3, r4
 8002fc2:	4816      	ldr	r0, [pc, #88]	; (800301c <PARAM_makeSra+0x70c>)
 8002fc4:	f00b fafa 	bl	800e5bc <iprintf>
	printf("escape %5.2f\n\r",f_final_y - f_y);
 8002fc8:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002fcc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002fd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fd4:	ee17 0a90 	vmov	r0, s15
 8002fd8:	f7fd fade 	bl	8000598 <__aeabi_f2d>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	460c      	mov	r4, r1
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	4623      	mov	r3, r4
 8002fe4:	480e      	ldr	r0, [pc, #56]	; (8003020 <PARAM_makeSra+0x710>)
 8002fe6:	f00b fae9 	bl	800e5bc <iprintf>
}
 8002fea:	bf00      	nop
 8002fec:	3754      	adds	r7, #84	; 0x54
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd90      	pop	{r4, r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	08013394 	.word	0x08013394
 8002ff8:	42652ebe 	.word	0x42652ebe
 8002ffc:	080133b4 	.word	0x080133b4
 8003000:	080133d4 	.word	0x080133d4
 8003004:	447a0000 	.word	0x447a0000
 8003008:	080133f0 	.word	0x080133f0
 800300c:	08013418 	.word	0x08013418
 8003010:	08013440 	.word	0x08013440
 8003014:	0801345c 	.word	0x0801345c
 8003018:	3fb50481 	.word	0x3fb50481
 800301c:	08013474 	.word	0x08013474
 8003020:	08013484 	.word	0x08013484

08003024 <PARAM_getSra>:

stSLA* PARAM_getSra( enSLA_TYPE en_mode )
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	4603      	mov	r3, r0
 800302c:	71fb      	strb	r3, [r7, #7]
	return &st_Sla[en_mode];
 800302e:	79fa      	ldrb	r2, [r7, #7]
 8003030:	4613      	mov	r3, r2
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	4413      	add	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4a03      	ldr	r2, [pc, #12]	; (8003048 <PARAM_getSra+0x24>)
 800303a:	4413      	add	r3, r2
}
 800303c:	4618      	mov	r0, r3
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr
 8003048:	20000ef8 	.word	0x20000ef8

0800304c <initQueue>:
	}
	printf("\n");
}

//
void initQueue(queue_t* pQueue) {
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
	int i;
	//0
	for (i = 0; i <= SIZE - 1; i++) {
 8003054:	2300      	movs	r3, #0
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	e013      	b.n	8003082 <initQueue+0x36>
		pQueue->data[i].x =  0 ;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	2100      	movs	r1, #0
 8003060:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
		pQueue->data[i].y =  0 ;
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	4413      	add	r3, r2
 800306c:	2200      	movs	r2, #0
 800306e:	705a      	strb	r2, [r3, #1]
		pQueue->data[i].step =  0 ;
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	2200      	movs	r2, #0
 800307a:	805a      	strh	r2, [r3, #2]
	for (i = 0; i <= SIZE - 1; i++) {
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	3301      	adds	r3, #1
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2b3f      	cmp	r3, #63	; 0x3f
 8003086:	dde8      	ble.n	800305a <initQueue+0xe>
	}
	//
	pQueue->head = 0;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	pQueue->tail = 0;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	pQueue->flag = EMPTY;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
//	printQueue(pQueue);
}
 80030a0:	bf00      	nop
 80030a2:	3714      	adds	r7, #20
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <enqueue>:


//enqueue
void enqueue(queue_t* pQueue, stPOSITION value) {
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
//	printf("enQ(%d)\n", value);
	//Full
	if (pQueue->flag == FULL) {
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d103      	bne.n	80030c8 <enqueue+0x1c>
		printf("Full\n");
 80030c0:	4817      	ldr	r0, [pc, #92]	; (8003120 <enqueue+0x74>)
 80030c2:	f00b fb03 	bl	800e6cc <puts>
		return;
 80030c6:	e028      	b.n	800311a <enqueue+0x6e>
	}
	//Fullenqueue
	pQueue->data[pQueue->tail] = value;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6839      	ldr	r1, [r7, #0]
 80030d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	//tail0
	if (pQueue->tail == SIZE - 1) {
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80030dc:	2b3f      	cmp	r3, #63	; 0x3f
 80030de:	d104      	bne.n	80030ea <enqueue+0x3e>
		pQueue->tail = 0;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 80030e8:	e006      	b.n	80030f8 <enqueue+0x4c>
		//tail
	}
	else {
		pQueue->tail++;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80030f0:	1c5a      	adds	r2, r3, #1
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}
	//
	if (pQueue->tail == pQueue->head) {
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003104:	429a      	cmp	r2, r3
 8003106:	d104      	bne.n	8003112 <enqueue+0x66>
		pQueue->flag = FULL;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2202      	movs	r2, #2
 800310c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8003110:	e003      	b.n	800311a <enqueue+0x6e>
	}
	else {
		pQueue->flag = AVAILABLE;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);
}
 800311a:	3708      	adds	r7, #8
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	08013498 	.word	0x08013498

08003124 <dequeue>:

//dequeue
stPOSITION dequeue(queue_t* pQueue) {
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
//	printf("deQ\n");
	stPOSITION dequeue;
	//Empty
	if (pQueue->flag == EMPTY) {
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003132:	2b00      	cmp	r3, #0
 8003134:	d10b      	bne.n	800314e <dequeue+0x2a>
		printf("Empty\n");
 8003136:	482c      	ldr	r0, [pc, #176]	; (80031e8 <dequeue+0xc4>)
 8003138:	f00b fac8 	bl	800e6cc <puts>
		dequeue.x = 0;
 800313c:	2300      	movs	r3, #0
 800313e:	723b      	strb	r3, [r7, #8]
		dequeue.y = 0;
 8003140:	2300      	movs	r3, #0
 8003142:	727b      	strb	r3, [r7, #9]
		dequeue.step = 0;
 8003144:	2300      	movs	r3, #0
 8003146:	817b      	strh	r3, [r7, #10]
		return  dequeue ;
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	e041      	b.n	80031d2 <dequeue+0xae>
	}
	dequeue = pQueue->data[pQueue->head];
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800315a:	60bb      	str	r3, [r7, #8]
	//Emptydequeue
	pQueue->data[pQueue->head].x =  0 ;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2100      	movs	r1, #0
 8003166:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
	pQueue->data[pQueue->head].y =  0 ;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	4413      	add	r3, r2
 8003176:	2200      	movs	r2, #0
 8003178:	705a      	strb	r2, [r3, #1]
	pQueue->data[pQueue->head].step =  0 ;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	2200      	movs	r2, #0
 8003188:	805a      	strh	r2, [r3, #2]
	//head0
	if (pQueue->head == SIZE - 1) {
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003190:	2b3f      	cmp	r3, #63	; 0x3f
 8003192:	d104      	bne.n	800319e <dequeue+0x7a>
		pQueue->head = 0;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800319c:	e006      	b.n	80031ac <dequeue+0x88>
		//head
	}
	else {
		pQueue->head++;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	//
	if (pQueue->tail == pQueue->head) {
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d104      	bne.n	80031c6 <dequeue+0xa2>
		pQueue->flag = EMPTY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80031c4:	e003      	b.n	80031ce <dequeue+0xaa>
	}
	else {
		pQueue->flag = AVAILABLE;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);

	return dequeue;
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	60fb      	str	r3, [r7, #12]
 80031d2:	2300      	movs	r3, #0
 80031d4:	89ba      	ldrh	r2, [r7, #12]
 80031d6:	f362 030f 	bfi	r3, r2, #0, #16
 80031da:	89fa      	ldrh	r2, [r7, #14]
 80031dc:	f362 431f 	bfi	r3, r2, #16, #16
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	080134a0 	.word	0x080134a0

080031ec <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80031fa:	4a0c      	ldr	r2, [pc, #48]	; (800322c <LL_DMA_EnableChannel+0x40>)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	4413      	add	r3, r2
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	461a      	mov	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	4413      	add	r3, r2
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4908      	ldr	r1, [pc, #32]	; (800322c <LL_DMA_EnableChannel+0x40>)
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	440a      	add	r2, r1
 8003210:	7812      	ldrb	r2, [r2, #0]
 8003212:	4611      	mov	r1, r2
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	440a      	add	r2, r1
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	6013      	str	r3, [r2, #0]
}
 800321e:	bf00      	nop
 8003220:	3714      	adds	r7, #20
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	08014e20 	.word	0x08014e20

08003230 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800323e:	4a0c      	ldr	r2, [pc, #48]	; (8003270 <LL_DMA_DisableChannel+0x40>)
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	4413      	add	r3, r2
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	461a      	mov	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4413      	add	r3, r2
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4908      	ldr	r1, [pc, #32]	; (8003270 <LL_DMA_DisableChannel+0x40>)
 8003250:	683a      	ldr	r2, [r7, #0]
 8003252:	440a      	add	r2, r1
 8003254:	7812      	ldrb	r2, [r2, #0]
 8003256:	4611      	mov	r1, r2
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	440a      	add	r2, r1
 800325c:	f023 0301 	bic.w	r3, r3, #1
 8003260:	6013      	str	r3, [r2, #0]
}
 8003262:	bf00      	nop
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	08014e20 	.word	0x08014e20

08003274 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8003274:	b480      	push	{r7}
 8003276:	b087      	sub	sp, #28
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003284:	4a0e      	ldr	r2, [pc, #56]	; (80032c0 <LL_DMA_SetDataTransferDirection+0x4c>)
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	4413      	add	r3, r2
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	461a      	mov	r2, r3
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	4413      	add	r3, r2
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003298:	f023 0310 	bic.w	r3, r3, #16
 800329c:	4908      	ldr	r1, [pc, #32]	; (80032c0 <LL_DMA_SetDataTransferDirection+0x4c>)
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	440a      	add	r2, r1
 80032a2:	7812      	ldrb	r2, [r2, #0]
 80032a4:	4611      	mov	r1, r2
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	440a      	add	r2, r1
 80032aa:	4611      	mov	r1, r2
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 80032b2:	bf00      	nop
 80032b4:	371c      	adds	r7, #28
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	08014e20 	.word	0x08014e20

080032c4 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b087      	sub	sp, #28
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 80032d4:	4a0d      	ldr	r2, [pc, #52]	; (800330c <LL_DMA_SetMode+0x48>)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4413      	add	r3, r2
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	461a      	mov	r2, r3
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	4413      	add	r3, r2
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f023 0220 	bic.w	r2, r3, #32
 80032e8:	4908      	ldr	r1, [pc, #32]	; (800330c <LL_DMA_SetMode+0x48>)
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	440b      	add	r3, r1
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	4619      	mov	r1, r3
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	440b      	add	r3, r1
 80032f6:	4619      	mov	r1, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	600b      	str	r3, [r1, #0]
             Mode);
}
 80032fe:	bf00      	nop
 8003300:	371c      	adds	r7, #28
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	08014e20 	.word	0x08014e20

08003310 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8003310:	b480      	push	{r7}
 8003312:	b087      	sub	sp, #28
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8003320:	4a0d      	ldr	r2, [pc, #52]	; (8003358 <LL_DMA_SetPeriphIncMode+0x48>)
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	4413      	add	r3, r2
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	461a      	mov	r2, r3
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	4413      	add	r3, r2
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003334:	4908      	ldr	r1, [pc, #32]	; (8003358 <LL_DMA_SetPeriphIncMode+0x48>)
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	440b      	add	r3, r1
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	4619      	mov	r1, r3
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	440b      	add	r3, r1
 8003342:	4619      	mov	r1, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4313      	orrs	r3, r2
 8003348:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800334a:	bf00      	nop
 800334c:	371c      	adds	r7, #28
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	08014e20 	.word	0x08014e20

0800335c <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 800335c:	b480      	push	{r7}
 800335e:	b087      	sub	sp, #28
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 800336c:	4a0d      	ldr	r2, [pc, #52]	; (80033a4 <LL_DMA_SetMemoryIncMode+0x48>)
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	4413      	add	r3, r2
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	461a      	mov	r2, r3
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	4413      	add	r3, r2
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003380:	4908      	ldr	r1, [pc, #32]	; (80033a4 <LL_DMA_SetMemoryIncMode+0x48>)
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	440b      	add	r3, r1
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	4619      	mov	r1, r3
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	440b      	add	r3, r1
 800338e:	4619      	mov	r1, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4313      	orrs	r3, r2
 8003394:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8003396:	bf00      	nop
 8003398:	371c      	adds	r7, #28
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	08014e20 	.word	0x08014e20

080033a8 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b087      	sub	sp, #28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 80033b8:	4a0d      	ldr	r2, [pc, #52]	; (80033f0 <LL_DMA_SetPeriphSize+0x48>)
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	4413      	add	r3, r2
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	461a      	mov	r2, r3
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	4413      	add	r3, r2
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033cc:	4908      	ldr	r1, [pc, #32]	; (80033f0 <LL_DMA_SetPeriphSize+0x48>)
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	440b      	add	r3, r1
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	4619      	mov	r1, r3
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	440b      	add	r3, r1
 80033da:	4619      	mov	r1, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4313      	orrs	r3, r2
 80033e0:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80033e2:	bf00      	nop
 80033e4:	371c      	adds	r7, #28
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	08014e20 	.word	0x08014e20

080033f4 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b087      	sub	sp, #28
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8003404:	4a0d      	ldr	r2, [pc, #52]	; (800343c <LL_DMA_SetMemorySize+0x48>)
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	4413      	add	r3, r2
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	461a      	mov	r2, r3
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	4413      	add	r3, r2
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003418:	4908      	ldr	r1, [pc, #32]	; (800343c <LL_DMA_SetMemorySize+0x48>)
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	440b      	add	r3, r1
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	4619      	mov	r1, r3
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	440b      	add	r3, r1
 8003426:	4619      	mov	r1, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4313      	orrs	r3, r2
 800342c:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 800342e:	bf00      	nop
 8003430:	371c      	adds	r7, #28
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	08014e20 	.word	0x08014e20

08003440 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8003440:	b480      	push	{r7}
 8003442:	b087      	sub	sp, #28
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8003450:	4a0d      	ldr	r2, [pc, #52]	; (8003488 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	4413      	add	r3, r2
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	461a      	mov	r2, r3
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	4413      	add	r3, r2
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003464:	4908      	ldr	r1, [pc, #32]	; (8003488 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	440b      	add	r3, r1
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	4619      	mov	r1, r3
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	440b      	add	r3, r1
 8003472:	4619      	mov	r1, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4313      	orrs	r3, r2
 8003478:	600b      	str	r3, [r1, #0]
             Priority);
}
 800347a:	bf00      	nop
 800347c:	371c      	adds	r7, #28
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	08014e20 	.word	0x08014e20

0800348c <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 800348c:	b480      	push	{r7}
 800348e:	b087      	sub	sp, #28
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800349c:	4a0d      	ldr	r2, [pc, #52]	; (80034d4 <LL_DMA_SetDataLength+0x48>)
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	4413      	add	r3, r2
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	461a      	mov	r2, r3
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	4413      	add	r3, r2
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	0c1b      	lsrs	r3, r3, #16
 80034ae:	041b      	lsls	r3, r3, #16
 80034b0:	4908      	ldr	r1, [pc, #32]	; (80034d4 <LL_DMA_SetDataLength+0x48>)
 80034b2:	68ba      	ldr	r2, [r7, #8]
 80034b4:	440a      	add	r2, r1
 80034b6:	7812      	ldrb	r2, [r2, #0]
 80034b8:	4611      	mov	r1, r2
 80034ba:	697a      	ldr	r2, [r7, #20]
 80034bc:	440a      	add	r2, r1
 80034be:	4611      	mov	r1, r2
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 80034c6:	bf00      	nop
 80034c8:	371c      	adds	r7, #28
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	08014e20 	.word	0x08014e20

080034d8 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 80034d8:	b480      	push	{r7}
 80034da:	b087      	sub	sp, #28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	60b9      	str	r1, [r7, #8]
 80034e2:	607a      	str	r2, [r7, #4]
 80034e4:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80034ea:	6a3b      	ldr	r3, [r7, #32]
 80034ec:	2b10      	cmp	r3, #16
 80034ee:	d114      	bne.n	800351a <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, SrcAddress);
 80034f0:	4a17      	ldr	r2, [pc, #92]	; (8003550 <LL_DMA_ConfigAddresses+0x78>)
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	4413      	add	r3, r2
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	461a      	mov	r2, r3
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	4413      	add	r3, r2
 80034fe:	461a      	mov	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, DstAddress);
 8003504:	4a12      	ldr	r2, [pc, #72]	; (8003550 <LL_DMA_ConfigAddresses+0x78>)
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	4413      	add	r3, r2
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	461a      	mov	r2, r3
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	4413      	add	r3, r2
 8003512:	461a      	mov	r2, r3
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
  }
}
 8003518:	e013      	b.n	8003542 <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
 800351a:	4a0d      	ldr	r2, [pc, #52]	; (8003550 <LL_DMA_ConfigAddresses+0x78>)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	4413      	add	r3, r2
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	461a      	mov	r2, r3
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	4413      	add	r3, r2
 8003528:	461a      	mov	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
 800352e:	4a08      	ldr	r2, [pc, #32]	; (8003550 <LL_DMA_ConfigAddresses+0x78>)
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	4413      	add	r3, r2
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	461a      	mov	r2, r3
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	4413      	add	r3, r2
 800353c:	461a      	mov	r2, r3
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	60d3      	str	r3, [r2, #12]
}
 8003542:	bf00      	nop
 8003544:	371c      	adds	r7, #28
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	08014e20 	.word	0x08014e20

08003554 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8003554:	b480      	push	{r7}
 8003556:	b087      	sub	sp, #28
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	0a9b      	lsrs	r3, r3, #10
 8003564:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003568:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 800356c:	00db      	lsls	r3, r3, #3
 800356e:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8003570:	68ba      	ldr	r2, [r7, #8]
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	4413      	add	r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800357c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003586:	68ba      	ldr	r2, [r7, #8]
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	4413      	add	r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003592:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	430a      	orrs	r2, r1
 800359a:	601a      	str	r2, [r3, #0]
}
 800359c:	bf00      	nop
 800359e:	371c      	adds	r7, #28
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 80035b6:	4a0c      	ldr	r2, [pc, #48]	; (80035e8 <LL_DMA_EnableIT_TC+0x40>)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	4413      	add	r3, r2
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	461a      	mov	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	4413      	add	r3, r2
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4908      	ldr	r1, [pc, #32]	; (80035e8 <LL_DMA_EnableIT_TC+0x40>)
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	440a      	add	r2, r1
 80035cc:	7812      	ldrb	r2, [r2, #0]
 80035ce:	4611      	mov	r1, r2
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	440a      	add	r2, r1
 80035d4:	f043 0302 	orr.w	r3, r3, #2
 80035d8:	6013      	str	r3, [r2, #0]
}
 80035da:	bf00      	nop
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	08014e20 	.word	0x08014e20

080035ec <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 80035fa:	4a0c      	ldr	r2, [pc, #48]	; (800362c <LL_DMA_EnableIT_TE+0x40>)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	4413      	add	r3, r2
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	461a      	mov	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	4413      	add	r3, r2
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4908      	ldr	r1, [pc, #32]	; (800362c <LL_DMA_EnableIT_TE+0x40>)
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	440a      	add	r2, r1
 8003610:	7812      	ldrb	r2, [r2, #0]
 8003612:	4611      	mov	r1, r2
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	440a      	add	r2, r1
 8003618:	f043 0308 	orr.w	r3, r3, #8
 800361c:	6013      	str	r3, [r2, #0]
}
 800361e:	bf00      	nop
 8003620:	3714      	adds	r7, #20
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	08014e20 	.word	0x08014e20

08003630 <LL_AHB2_GRP1_EnableClock>:
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003638:	4b08      	ldr	r3, [pc, #32]	; (800365c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800363a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800363c:	4907      	ldr	r1, [pc, #28]	; (800365c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4313      	orrs	r3, r2
 8003642:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003644:	4b05      	ldr	r3, [pc, #20]	; (800365c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003646:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4013      	ands	r3, r2
 800364c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800364e:	68fb      	ldr	r3, [r7, #12]
}
 8003650:	bf00      	nop
 8003652:	3714      	adds	r7, #20
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr
 800365c:	40021000 	.word	0x40021000

08003660 <LL_APB1_GRP1_EnableClock>:
{
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003668:	4b08      	ldr	r3, [pc, #32]	; (800368c <LL_APB1_GRP1_EnableClock+0x2c>)
 800366a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800366c:	4907      	ldr	r1, [pc, #28]	; (800368c <LL_APB1_GRP1_EnableClock+0x2c>)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4313      	orrs	r3, r2
 8003672:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003674:	4b05      	ldr	r3, [pc, #20]	; (800368c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003676:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4013      	ands	r3, r2
 800367c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800367e:	68fb      	ldr	r3, [r7, #12]
}
 8003680:	bf00      	nop
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	40021000 	.word	0x40021000

08003690 <LL_APB2_GRP1_EnableClock>:
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003698:	4b08      	ldr	r3, [pc, #32]	; (80036bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800369a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800369c:	4907      	ldr	r1, [pc, #28]	; (80036bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80036a4:	4b05      	ldr	r3, [pc, #20]	; (80036bc <LL_APB2_GRP1_EnableClock+0x2c>)
 80036a6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4013      	ands	r3, r2
 80036ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80036ae:	68fb      	ldr	r3, [r7, #12]
}
 80036b0:	bf00      	nop
 80036b2:	3714      	adds	r7, #20
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr
 80036bc:	40021000 	.word	0x40021000

080036c0 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	601a      	str	r2, [r3, #0]
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f0:	2b40      	cmp	r3, #64	; 0x40
 80036f2:	d101      	bne.n	80036f8 <LL_SPI_IsEnabled+0x18>
 80036f4:	2301      	movs	r3, #1
 80036f6:	e000      	b.n	80036fa <LL_SPI_IsEnabled+0x1a>
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr

08003706 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8003706:	b480      	push	{r7}
 8003708:	b083      	sub	sp, #12
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
 800370e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f023 0210 	bic.w	r2, r3, #16
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	431a      	orrs	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	605a      	str	r2, [r3, #4]
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	431a      	orrs	r2, r3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	605a      	str	r2, [r3, #4]
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f023 0208 	bic.w	r2, r3, #8
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	605a      	str	r2, [r3, #4]
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr

08003772 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8003772:	b480      	push	{r7}
 8003774:	b083      	sub	sp, #12
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b01      	cmp	r3, #1
 8003784:	d101      	bne.n	800378a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8003786:	2301      	movs	r3, #1
 8003788:	e000      	b.n	800378c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <LL_SPI_EnableDMAReq_RX>:
  * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f043 0201 	orr.w	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	605a      	str	r2, [r3, #4]
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f043 0202 	orr.w	r2, r3, #2
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	605a      	str	r2, [r3, #4]
}
 80037cc:	bf00      	nop
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <LL_SPI_DMA_GetRegAddr>:
  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	330c      	adds	r3, #12
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	b2db      	uxtb	r3, r3
}
 80037fe:	4618      	mov	r0, r3
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr

0800380a <LL_GPIO_SetOutputPin>:
{
 800380a:	b480      	push	{r7}
 800380c:	b083      	sub	sp, #12
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
 8003812:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	619a      	str	r2, [r3, #24]
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <LL_GPIO_ResetOutputPin>:
{
 8003826:	b480      	push	{r7}
 8003828:	b083      	sub	sp, #12
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
 800382e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
	...

08003844 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b090      	sub	sp, #64	; 0x40
 8003848:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800384a:	f107 0318 	add.w	r3, r7, #24
 800384e:	2228      	movs	r2, #40	; 0x28
 8003850:	2100      	movs	r1, #0
 8003852:	4618      	mov	r0, r3
 8003854:	f00a f86b 	bl	800d92e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003858:	463b      	mov	r3, r7
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	605a      	str	r2, [r3, #4]
 8003860:	609a      	str	r2, [r3, #8]
 8003862:	60da      	str	r2, [r3, #12]
 8003864:	611a      	str	r2, [r3, #16]
 8003866:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003868:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800386c:	f7ff ff10 	bl	8003690 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8003870:	2001      	movs	r0, #1
 8003872:	f7ff fedd 	bl	8003630 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8003876:	2320      	movs	r3, #32
 8003878:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800387a:	2302      	movs	r3, #2
 800387c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800387e:	2300      	movs	r3, #0
 8003880:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003882:	2300      	movs	r3, #0
 8003884:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003886:	2300      	movs	r3, #0
 8003888:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800388a:	2305      	movs	r3, #5
 800388c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800388e:	463b      	mov	r3, r7
 8003890:	4619      	mov	r1, r3
 8003892:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003896:	f008 fe0c 	bl	800c4b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800389a:	2340      	movs	r3, #64	; 0x40
 800389c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800389e:	2302      	movs	r3, #2
 80038a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80038a2:	2300      	movs	r3, #0
 80038a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80038a6:	2300      	movs	r3, #0
 80038a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80038aa:	2300      	movs	r3, #0
 80038ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80038ae:	2305      	movs	r3, #5
 80038b0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038b2:	463b      	mov	r3, r7
 80038b4:	4619      	mov	r1, r3
 80038b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038ba:	f008 fdfa 	bl	800c4b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80038be:	2380      	movs	r3, #128	; 0x80
 80038c0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80038c2:	2302      	movs	r3, #2
 80038c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80038c6:	2300      	movs	r3, #0
 80038c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80038ca:	2300      	movs	r3, #0
 80038cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80038ce:	2300      	movs	r3, #0
 80038d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80038d2:	2305      	movs	r3, #5
 80038d4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038d6:	463b      	mov	r3, r7
 80038d8:	4619      	mov	r1, r3
 80038da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038de:	f008 fde8 	bl	800c4b2 <LL_GPIO_Init>

  /* SPI1 DMA Init */

  /* SPI1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_SPI1_RX);
 80038e2:	220a      	movs	r2, #10
 80038e4:	2100      	movs	r1, #0
 80038e6:	483b      	ldr	r0, [pc, #236]	; (80039d4 <MX_SPI1_Init+0x190>)
 80038e8:	f7ff fe34 	bl	8003554 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80038ec:	2200      	movs	r2, #0
 80038ee:	2100      	movs	r1, #0
 80038f0:	4838      	ldr	r0, [pc, #224]	; (80039d4 <MX_SPI1_Init+0x190>)
 80038f2:	f7ff fcbf 	bl	8003274 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 80038f6:	2200      	movs	r2, #0
 80038f8:	2100      	movs	r1, #0
 80038fa:	4836      	ldr	r0, [pc, #216]	; (80039d4 <MX_SPI1_Init+0x190>)
 80038fc:	f7ff fda0 	bl	8003440 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8003900:	2200      	movs	r2, #0
 8003902:	2100      	movs	r1, #0
 8003904:	4833      	ldr	r0, [pc, #204]	; (80039d4 <MX_SPI1_Init+0x190>)
 8003906:	f7ff fcdd 	bl	80032c4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 800390a:	2200      	movs	r2, #0
 800390c:	2100      	movs	r1, #0
 800390e:	4831      	ldr	r0, [pc, #196]	; (80039d4 <MX_SPI1_Init+0x190>)
 8003910:	f7ff fcfe 	bl	8003310 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8003914:	2280      	movs	r2, #128	; 0x80
 8003916:	2100      	movs	r1, #0
 8003918:	482e      	ldr	r0, [pc, #184]	; (80039d4 <MX_SPI1_Init+0x190>)
 800391a:	f7ff fd1f 	bl	800335c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 800391e:	2200      	movs	r2, #0
 8003920:	2100      	movs	r1, #0
 8003922:	482c      	ldr	r0, [pc, #176]	; (80039d4 <MX_SPI1_Init+0x190>)
 8003924:	f7ff fd40 	bl	80033a8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8003928:	2200      	movs	r2, #0
 800392a:	2100      	movs	r1, #0
 800392c:	4829      	ldr	r0, [pc, #164]	; (80039d4 <MX_SPI1_Init+0x190>)
 800392e:	f7ff fd61 	bl	80033f4 <LL_DMA_SetMemorySize>

  /* SPI1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_SPI1_TX);
 8003932:	220b      	movs	r2, #11
 8003934:	2101      	movs	r1, #1
 8003936:	4827      	ldr	r0, [pc, #156]	; (80039d4 <MX_SPI1_Init+0x190>)
 8003938:	f7ff fe0c 	bl	8003554 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800393c:	2210      	movs	r2, #16
 800393e:	2101      	movs	r1, #1
 8003940:	4824      	ldr	r0, [pc, #144]	; (80039d4 <MX_SPI1_Init+0x190>)
 8003942:	f7ff fc97 	bl	8003274 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8003946:	2200      	movs	r2, #0
 8003948:	2101      	movs	r1, #1
 800394a:	4822      	ldr	r0, [pc, #136]	; (80039d4 <MX_SPI1_Init+0x190>)
 800394c:	f7ff fd78 	bl	8003440 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8003950:	2200      	movs	r2, #0
 8003952:	2101      	movs	r1, #1
 8003954:	481f      	ldr	r0, [pc, #124]	; (80039d4 <MX_SPI1_Init+0x190>)
 8003956:	f7ff fcb5 	bl	80032c4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 800395a:	2200      	movs	r2, #0
 800395c:	2101      	movs	r1, #1
 800395e:	481d      	ldr	r0, [pc, #116]	; (80039d4 <MX_SPI1_Init+0x190>)
 8003960:	f7ff fcd6 	bl	8003310 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8003964:	2280      	movs	r2, #128	; 0x80
 8003966:	2101      	movs	r1, #1
 8003968:	481a      	ldr	r0, [pc, #104]	; (80039d4 <MX_SPI1_Init+0x190>)
 800396a:	f7ff fcf7 	bl	800335c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 800396e:	2200      	movs	r2, #0
 8003970:	2101      	movs	r1, #1
 8003972:	4818      	ldr	r0, [pc, #96]	; (80039d4 <MX_SPI1_Init+0x190>)
 8003974:	f7ff fd18 	bl	80033a8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8003978:	2200      	movs	r2, #0
 800397a:	2101      	movs	r1, #1
 800397c:	4815      	ldr	r0, [pc, #84]	; (80039d4 <MX_SPI1_Init+0x190>)
 800397e:	f7ff fd39 	bl	80033f4 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003982:	2300      	movs	r3, #0
 8003984:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003986:	f44f 7382 	mov.w	r3, #260	; 0x104
 800398a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800398c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003990:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003992:	2302      	movs	r3, #2
 8003994:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003996:	2301      	movs	r3, #1
 8003998:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800399a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800399e:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80039a0:	2318      	movs	r3, #24
 80039a2:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80039a4:	2300      	movs	r3, #0
 80039a6:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80039a8:	2300      	movs	r3, #0
 80039aa:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 80039ac:	2307      	movs	r3, #7
 80039ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80039b0:	f107 0318 	add.w	r3, r7, #24
 80039b4:	4619      	mov	r1, r3
 80039b6:	4808      	ldr	r0, [pc, #32]	; (80039d8 <MX_SPI1_Init+0x194>)
 80039b8:	f009 f8a3 	bl	800cb02 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 80039bc:	2100      	movs	r1, #0
 80039be:	4806      	ldr	r0, [pc, #24]	; (80039d8 <MX_SPI1_Init+0x194>)
 80039c0:	f7ff fea1 	bl	8003706 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 80039c4:	4804      	ldr	r0, [pc, #16]	; (80039d8 <MX_SPI1_Init+0x194>)
 80039c6:	f7ff fec4 	bl	8003752 <LL_SPI_DisableNSSPulseMgt>

}
 80039ca:	bf00      	nop
 80039cc:	3740      	adds	r7, #64	; 0x40
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	40020000 	.word	0x40020000
 80039d8:	40013000 	.word	0x40013000

080039dc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b090      	sub	sp, #64	; 0x40
 80039e0:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80039e2:	f107 0318 	add.w	r3, r7, #24
 80039e6:	2228      	movs	r2, #40	; 0x28
 80039e8:	2100      	movs	r1, #0
 80039ea:	4618      	mov	r0, r3
 80039ec:	f009 ff9f 	bl	800d92e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f0:	463b      	mov	r3, r7
 80039f2:	2200      	movs	r2, #0
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	605a      	str	r2, [r3, #4]
 80039f8:	609a      	str	r2, [r3, #8]
 80039fa:	60da      	str	r2, [r3, #12]
 80039fc:	611a      	str	r2, [r3, #16]
 80039fe:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8003a00:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003a04:	f7ff fe2c 	bl	8003660 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8003a08:	2002      	movs	r0, #2
 8003a0a:	f7ff fe11 	bl	8003630 <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8003a0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a12:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a14:	2302      	movs	r3, #2
 8003a16:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a20:	2300      	movs	r3, #0
 8003a22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a24:	2305      	movs	r3, #5
 8003a26:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a28:	463b      	mov	r3, r7
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	484f      	ldr	r0, [pc, #316]	; (8003b6c <MX_SPI2_Init+0x190>)
 8003a2e:	f008 fd40 	bl	800c4b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8003a32:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a36:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a38:	2302      	movs	r3, #2
 8003a3a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a40:	2300      	movs	r3, #0
 8003a42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a44:	2300      	movs	r3, #0
 8003a46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a48:	2305      	movs	r3, #5
 8003a4a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a4c:	463b      	mov	r3, r7
 8003a4e:	4619      	mov	r1, r3
 8003a50:	4846      	ldr	r0, [pc, #280]	; (8003b6c <MX_SPI2_Init+0x190>)
 8003a52:	f008 fd2e 	bl	800c4b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003a56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a5a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a60:	2300      	movs	r3, #0
 8003a62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a6c:	2305      	movs	r3, #5
 8003a6e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a70:	463b      	mov	r3, r7
 8003a72:	4619      	mov	r1, r3
 8003a74:	483d      	ldr	r0, [pc, #244]	; (8003b6c <MX_SPI2_Init+0x190>)
 8003a76:	f008 fd1c 	bl	800c4b2 <LL_GPIO_Init>

  /* SPI2 DMA Init */

  /* SPI2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_SPI2_RX);
 8003a7a:	220c      	movs	r2, #12
 8003a7c:	2102      	movs	r1, #2
 8003a7e:	483c      	ldr	r0, [pc, #240]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003a80:	f7ff fd68 	bl	8003554 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8003a84:	2200      	movs	r2, #0
 8003a86:	2102      	movs	r1, #2
 8003a88:	4839      	ldr	r0, [pc, #228]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003a8a:	f7ff fbf3 	bl	8003274 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2102      	movs	r1, #2
 8003a92:	4837      	ldr	r0, [pc, #220]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003a94:	f7ff fcd4 	bl	8003440 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 8003a98:	2200      	movs	r2, #0
 8003a9a:	2102      	movs	r1, #2
 8003a9c:	4834      	ldr	r0, [pc, #208]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003a9e:	f7ff fc11 	bl	80032c4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	2102      	movs	r1, #2
 8003aa6:	4832      	ldr	r0, [pc, #200]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003aa8:	f7ff fc32 	bl	8003310 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 8003aac:	2280      	movs	r2, #128	; 0x80
 8003aae:	2102      	movs	r1, #2
 8003ab0:	482f      	ldr	r0, [pc, #188]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003ab2:	f7ff fc53 	bl	800335c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	2102      	movs	r1, #2
 8003aba:	482d      	ldr	r0, [pc, #180]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003abc:	f7ff fc74 	bl	80033a8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	2102      	movs	r1, #2
 8003ac4:	482a      	ldr	r0, [pc, #168]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003ac6:	f7ff fc95 	bl	80033f4 <LL_DMA_SetMemorySize>

  /* SPI2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_SPI2_TX);
 8003aca:	220d      	movs	r2, #13
 8003acc:	2103      	movs	r1, #3
 8003ace:	4828      	ldr	r0, [pc, #160]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003ad0:	f7ff fd40 	bl	8003554 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8003ad4:	2210      	movs	r2, #16
 8003ad6:	2103      	movs	r1, #3
 8003ad8:	4825      	ldr	r0, [pc, #148]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003ada:	f7ff fbcb 	bl	8003274 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 8003ade:	2200      	movs	r2, #0
 8003ae0:	2103      	movs	r1, #3
 8003ae2:	4823      	ldr	r0, [pc, #140]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003ae4:	f7ff fcac 	bl	8003440 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 8003ae8:	2200      	movs	r2, #0
 8003aea:	2103      	movs	r1, #3
 8003aec:	4820      	ldr	r0, [pc, #128]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003aee:	f7ff fbe9 	bl	80032c4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 8003af2:	2200      	movs	r2, #0
 8003af4:	2103      	movs	r1, #3
 8003af6:	481e      	ldr	r0, [pc, #120]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003af8:	f7ff fc0a 	bl	8003310 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 8003afc:	2280      	movs	r2, #128	; 0x80
 8003afe:	2103      	movs	r1, #3
 8003b00:	481b      	ldr	r0, [pc, #108]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003b02:	f7ff fc2b 	bl	800335c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 8003b06:	2200      	movs	r2, #0
 8003b08:	2103      	movs	r1, #3
 8003b0a:	4819      	ldr	r0, [pc, #100]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003b0c:	f7ff fc4c 	bl	80033a8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 8003b10:	2200      	movs	r2, #0
 8003b12:	2103      	movs	r1, #3
 8003b14:	4816      	ldr	r0, [pc, #88]	; (8003b70 <MX_SPI2_Init+0x194>)
 8003b16:	f7ff fc6d 	bl	80033f4 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003b1e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003b22:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003b24:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003b28:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003b32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b36:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003b38:	2318      	movs	r3, #24
 8003b3a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003b40:	2300      	movs	r3, #0
 8003b42:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8003b44:	2307      	movs	r3, #7
 8003b46:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003b48:	f107 0318 	add.w	r3, r7, #24
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	4809      	ldr	r0, [pc, #36]	; (8003b74 <MX_SPI2_Init+0x198>)
 8003b50:	f008 ffd7 	bl	800cb02 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003b54:	2100      	movs	r1, #0
 8003b56:	4807      	ldr	r0, [pc, #28]	; (8003b74 <MX_SPI2_Init+0x198>)
 8003b58:	f7ff fdd5 	bl	8003706 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 8003b5c:	4805      	ldr	r0, [pc, #20]	; (8003b74 <MX_SPI2_Init+0x198>)
 8003b5e:	f7ff fdf8 	bl	8003752 <LL_SPI_DisableNSSPulseMgt>

}
 8003b62:	bf00      	nop
 8003b64:	3740      	adds	r7, #64	; 0x40
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	48000400 	.word	0x48000400
 8003b70:	40020000 	.word	0x40020000
 8003b74:	40003800 	.word	0x40003800

08003b78 <DMA1_Channel1_Init>:
//while??g?p
//uint8_t rx_flag = 0;
//uint8_t tx_flag = 0;

void DMA1_Channel1_Init(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_1);
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	4806      	ldr	r0, [pc, #24]	; (8003b98 <DMA1_Channel1_Init+0x20>)
 8003b80:	f7ff fd12 	bl	80035a8 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_1);
 8003b84:	2100      	movs	r1, #0
 8003b86:	4804      	ldr	r0, [pc, #16]	; (8003b98 <DMA1_Channel1_Init+0x20>)
 8003b88:	f7ff fd30 	bl	80035ec <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	4802      	ldr	r0, [pc, #8]	; (8003b98 <DMA1_Channel1_Init+0x20>)
 8003b90:	f7ff fb4e 	bl	8003230 <LL_DMA_DisableChannel>
}
 8003b94:	bf00      	nop
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	40020000 	.word	0x40020000

08003b9c <DMA1_Channel2_Init>:

void DMA1_Channel2_Init(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_2);
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	4806      	ldr	r0, [pc, #24]	; (8003bbc <DMA1_Channel2_Init+0x20>)
 8003ba4:	f7ff fd00 	bl	80035a8 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_2);
 8003ba8:	2101      	movs	r1, #1
 8003baa:	4804      	ldr	r0, [pc, #16]	; (8003bbc <DMA1_Channel2_Init+0x20>)
 8003bac:	f7ff fd1e 	bl	80035ec <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	4802      	ldr	r0, [pc, #8]	; (8003bbc <DMA1_Channel2_Init+0x20>)
 8003bb4:	f7ff fb3c 	bl	8003230 <LL_DMA_DisableChannel>
}
 8003bb8:	bf00      	nop
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	40020000 	.word	0x40020000

08003bc0 <DMA1_Channel3_Init>:

void DMA1_Channel3_Init(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_3);
 8003bc4:	2102      	movs	r1, #2
 8003bc6:	4806      	ldr	r0, [pc, #24]	; (8003be0 <DMA1_Channel3_Init+0x20>)
 8003bc8:	f7ff fcee 	bl	80035a8 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_3);
 8003bcc:	2102      	movs	r1, #2
 8003bce:	4804      	ldr	r0, [pc, #16]	; (8003be0 <DMA1_Channel3_Init+0x20>)
 8003bd0:	f7ff fd0c 	bl	80035ec <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003bd4:	2102      	movs	r1, #2
 8003bd6:	4802      	ldr	r0, [pc, #8]	; (8003be0 <DMA1_Channel3_Init+0x20>)
 8003bd8:	f7ff fb2a 	bl	8003230 <LL_DMA_DisableChannel>
}
 8003bdc:	bf00      	nop
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	40020000 	.word	0x40020000

08003be4 <DMA1_Channel4_Init>:

void DMA1_Channel4_Init(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_4);
 8003be8:	2103      	movs	r1, #3
 8003bea:	4806      	ldr	r0, [pc, #24]	; (8003c04 <DMA1_Channel4_Init+0x20>)
 8003bec:	f7ff fcdc 	bl	80035a8 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_4);
 8003bf0:	2103      	movs	r1, #3
 8003bf2:	4804      	ldr	r0, [pc, #16]	; (8003c04 <DMA1_Channel4_Init+0x20>)
 8003bf4:	f7ff fcfa 	bl	80035ec <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003bf8:	2103      	movs	r1, #3
 8003bfa:	4802      	ldr	r0, [pc, #8]	; (8003c04 <DMA1_Channel4_Init+0x20>)
 8003bfc:	f7ff fb18 	bl	8003230 <LL_DMA_DisableChannel>
}
 8003c00:	bf00      	nop
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40020000 	.word	0x40020000

08003c08 <SPI1_Start>:

void SPI1_Start(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI1, LL_SPI_RX_FIFO_TH_QUARTER);
 8003c0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c10:	4808      	ldr	r0, [pc, #32]	; (8003c34 <SPI1_Start+0x2c>)
 8003c12:	f7ff fd8b 	bl	800372c <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel1_Init();
 8003c16:	f7ff ffaf 	bl	8003b78 <DMA1_Channel1_Init>
	DMA1_Channel2_Init();
 8003c1a:	f7ff ffbf 	bl	8003b9c <DMA1_Channel2_Init>
	LL_SPI_EnableDMAReq_RX(SPI1);
 8003c1e:	4805      	ldr	r0, [pc, #20]	; (8003c34 <SPI1_Start+0x2c>)
 8003c20:	f7ff fdba 	bl	8003798 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI1);
 8003c24:	4803      	ldr	r0, [pc, #12]	; (8003c34 <SPI1_Start+0x2c>)
 8003c26:	f7ff fdc7 	bl	80037b8 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI1);
 8003c2a:	4802      	ldr	r0, [pc, #8]	; (8003c34 <SPI1_Start+0x2c>)
 8003c2c:	f7ff fd48 	bl	80036c0 <LL_SPI_Enable>
}
 8003c30:	bf00      	nop
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	40013000 	.word	0x40013000

08003c38 <SPI1_DMA_Communication>:

void SPI1_DMA_Communication(uint8_t length)
{
 8003c38:	b590      	push	{r4, r7, lr}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af02      	add	r7, sp, #8
 8003c3e:	4603      	mov	r3, r0
 8003c40:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003c42:	2101      	movs	r1, #1
 8003c44:	4823      	ldr	r0, [pc, #140]	; (8003cd4 <SPI1_DMA_Communication+0x9c>)
 8003c46:	f7ff fdee 	bl	8003826 <LL_GPIO_ResetOutputPin>

	if( LL_SPI_IsActiveFlag_RXNE(SPI1) == SET)LL_SPI_ReceiveData8(SPI1);
 8003c4a:	4823      	ldr	r0, [pc, #140]	; (8003cd8 <SPI1_DMA_Communication+0xa0>)
 8003c4c:	f7ff fd91 	bl	8003772 <LL_SPI_IsActiveFlag_RXNE>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d102      	bne.n	8003c5c <SPI1_DMA_Communication+0x24>
 8003c56:	4820      	ldr	r0, [pc, #128]	; (8003cd8 <SPI1_DMA_Communication+0xa0>)
 8003c58:	f7ff fdca 	bl	80037f0 <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI1) == RESET) LL_SPI_Enable(SPI1);
 8003c5c:	481e      	ldr	r0, [pc, #120]	; (8003cd8 <SPI1_DMA_Communication+0xa0>)
 8003c5e:	f7ff fd3f 	bl	80036e0 <LL_SPI_IsEnabled>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d102      	bne.n	8003c6e <SPI1_DMA_Communication+0x36>
 8003c68:	481b      	ldr	r0, [pc, #108]	; (8003cd8 <SPI1_DMA_Communication+0xa0>)
 8003c6a:	f7ff fd29 	bl	80036c0 <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_2,(uint32_t)SPI1TransmitData,
 8003c6e:	4c1b      	ldr	r4, [pc, #108]	; (8003cdc <SPI1_DMA_Communication+0xa4>)
 8003c70:	4819      	ldr	r0, [pc, #100]	; (8003cd8 <SPI1_DMA_Communication+0xa0>)
 8003c72:	f7ff fdb1 	bl	80037d8 <LL_SPI_DMA_GetRegAddr>
 8003c76:	4602      	mov	r2, r0
 8003c78:	2310      	movs	r3, #16
 8003c7a:	9300      	str	r3, [sp, #0]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	4622      	mov	r2, r4
 8003c80:	2101      	movs	r1, #1
 8003c82:	4817      	ldr	r0, [pc, #92]	; (8003ce0 <SPI1_DMA_Communication+0xa8>)
 8003c84:	f7ff fc28 	bl	80034d8 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI1),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_2,length);
 8003c88:	79fb      	ldrb	r3, [r7, #7]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	4814      	ldr	r0, [pc, #80]	; (8003ce0 <SPI1_DMA_Communication+0xa8>)
 8003c90:	f7ff fbfc 	bl	800348c <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_1,LL_SPI_DMA_GetRegAddr(SPI1),
 8003c94:	4810      	ldr	r0, [pc, #64]	; (8003cd8 <SPI1_DMA_Communication+0xa0>)
 8003c96:	f7ff fd9f 	bl	80037d8 <LL_SPI_DMA_GetRegAddr>
 8003c9a:	4601      	mov	r1, r0
 8003c9c:	4a11      	ldr	r2, [pc, #68]	; (8003ce4 <SPI1_DMA_Communication+0xac>)
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	9300      	str	r3, [sp, #0]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	460a      	mov	r2, r1
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	480d      	ldr	r0, [pc, #52]	; (8003ce0 <SPI1_DMA_Communication+0xa8>)
 8003caa:	f7ff fc15 	bl	80034d8 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI1ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_1,length);
 8003cae:	79fb      	ldrb	r3, [r7, #7]
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	480a      	ldr	r0, [pc, #40]	; (8003ce0 <SPI1_DMA_Communication+0xa8>)
 8003cb6:	f7ff fbe9 	bl	800348c <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003cba:	2101      	movs	r1, #1
 8003cbc:	4808      	ldr	r0, [pc, #32]	; (8003ce0 <SPI1_DMA_Communication+0xa8>)
 8003cbe:	f7ff fa95 	bl	80031ec <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	4806      	ldr	r0, [pc, #24]	; (8003ce0 <SPI1_DMA_Communication+0xa8>)
 8003cc6:	f7ff fa91 	bl	80031ec <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd90      	pop	{r4, r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	48000400 	.word	0x48000400
 8003cd8:	40013000 	.word	0x40013000
 8003cdc:	20000f88 	.word	0x20000f88
 8003ce0:	40020000 	.word	0x40020000
 8003ce4:	20000f90 	.word	0x20000f90

08003ce8 <SPI1_DMA1_ReceiveComplete_Callback>:

void SPI1_DMA1_ReceiveComplete_Callback(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003cec:	2100      	movs	r1, #0
 8003cee:	4804      	ldr	r0, [pc, #16]	; (8003d00 <SPI1_DMA1_ReceiveComplete_Callback+0x18>)
 8003cf0:	f7ff fa9e 	bl	8003230 <LL_DMA_DisableChannel>
	LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003cf4:	2101      	movs	r1, #1
 8003cf6:	4803      	ldr	r0, [pc, #12]	; (8003d04 <SPI1_DMA1_ReceiveComplete_Callback+0x1c>)
 8003cf8:	f7ff fd87 	bl	800380a <LL_GPIO_SetOutputPin>
//	rx_flag = 1;
}
 8003cfc:	bf00      	nop
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	40020000 	.word	0x40020000
 8003d04:	48000400 	.word	0x48000400

08003d08 <SPI1_DMA1_TransmitComplete_Callback>:

void SPI1_DMA1_TransmitComplete_Callback(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	4802      	ldr	r0, [pc, #8]	; (8003d18 <SPI1_DMA1_TransmitComplete_Callback+0x10>)
 8003d10:	f7ff fa8e 	bl	8003230 <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003d14:	bf00      	nop
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	40020000 	.word	0x40020000

08003d1c <Get_SPI1ReciveData>:

uint8_t Get_SPI1ReciveData(uint8_t num){
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	4603      	mov	r3, r0
 8003d24:	71fb      	strb	r3, [r7, #7]
	return SPI1ReciveData[num];
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	4a03      	ldr	r2, [pc, #12]	; (8003d38 <Get_SPI1ReciveData+0x1c>)
 8003d2a:	5cd3      	ldrb	r3, [r2, r3]
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	20000f90 	.word	0x20000f90

08003d3c <SetSPI1TransmitData>:

void SetSPI1TransmitData(uint8_t num, uint8_t data){
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	4603      	mov	r3, r0
 8003d44:	460a      	mov	r2, r1
 8003d46:	71fb      	strb	r3, [r7, #7]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	71bb      	strb	r3, [r7, #6]
	SPI1TransmitData[num] = data;
 8003d4c:	79fb      	ldrb	r3, [r7, #7]
 8003d4e:	4904      	ldr	r1, [pc, #16]	; (8003d60 <SetSPI1TransmitData+0x24>)
 8003d50:	79ba      	ldrb	r2, [r7, #6]
 8003d52:	54ca      	strb	r2, [r1, r3]
}
 8003d54:	bf00      	nop
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr
 8003d60:	20000f88 	.word	0x20000f88

08003d64 <SPI2_Start>:

uint8_t SPI2ReciveData[SPI2_DATA_BUFFR_SIZE];
uint8_t SPI2TransmitData[SPI2_DATA_BUFFR_SIZE];

void SPI2_Start(void)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI2, LL_SPI_RX_FIFO_TH_QUARTER);
 8003d68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d6c:	4808      	ldr	r0, [pc, #32]	; (8003d90 <SPI2_Start+0x2c>)
 8003d6e:	f7ff fcdd 	bl	800372c <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel3_Init();
 8003d72:	f7ff ff25 	bl	8003bc0 <DMA1_Channel3_Init>
	DMA1_Channel4_Init();
 8003d76:	f7ff ff35 	bl	8003be4 <DMA1_Channel4_Init>
	LL_SPI_EnableDMAReq_RX(SPI2);
 8003d7a:	4805      	ldr	r0, [pc, #20]	; (8003d90 <SPI2_Start+0x2c>)
 8003d7c:	f7ff fd0c 	bl	8003798 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI2);
 8003d80:	4803      	ldr	r0, [pc, #12]	; (8003d90 <SPI2_Start+0x2c>)
 8003d82:	f7ff fd19 	bl	80037b8 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI2);
 8003d86:	4802      	ldr	r0, [pc, #8]	; (8003d90 <SPI2_Start+0x2c>)
 8003d88:	f7ff fc9a 	bl	80036c0 <LL_SPI_Enable>
}
 8003d8c:	bf00      	nop
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40003800 	.word	0x40003800

08003d94 <SPI2_DMA_Communication>:

void SPI2_DMA_Communication(uint8_t length,uint8_t dir)
{
 8003d94:	b590      	push	{r4, r7, lr}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af02      	add	r7, sp, #8
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	460a      	mov	r2, r1
 8003d9e:	71fb      	strb	r3, [r7, #7]
 8003da0:	4613      	mov	r3, r2
 8003da2:	71bb      	strb	r3, [r7, #6]
  if(dir == enL){
 8003da4:	79bb      	ldrb	r3, [r7, #6]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d105      	bne.n	8003db6 <SPI2_DMA_Communication+0x22>
	  LL_GPIO_ResetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003daa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003dae:	4826      	ldr	r0, [pc, #152]	; (8003e48 <SPI2_DMA_Communication+0xb4>)
 8003db0:	f7ff fd39 	bl	8003826 <LL_GPIO_ResetOutputPin>
 8003db4:	e003      	b.n	8003dbe <SPI2_DMA_Communication+0x2a>
  }else{
    LL_GPIO_ResetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003db6:	2180      	movs	r1, #128	; 0x80
 8003db8:	4823      	ldr	r0, [pc, #140]	; (8003e48 <SPI2_DMA_Communication+0xb4>)
 8003dba:	f7ff fd34 	bl	8003826 <LL_GPIO_ResetOutputPin>
  }
	if( LL_SPI_IsActiveFlag_RXNE(SPI2) == SET)LL_SPI_ReceiveData8(SPI2);
 8003dbe:	4823      	ldr	r0, [pc, #140]	; (8003e4c <SPI2_DMA_Communication+0xb8>)
 8003dc0:	f7ff fcd7 	bl	8003772 <LL_SPI_IsActiveFlag_RXNE>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d102      	bne.n	8003dd0 <SPI2_DMA_Communication+0x3c>
 8003dca:	4820      	ldr	r0, [pc, #128]	; (8003e4c <SPI2_DMA_Communication+0xb8>)
 8003dcc:	f7ff fd10 	bl	80037f0 <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI2) == RESET) LL_SPI_Enable(SPI2);
 8003dd0:	481e      	ldr	r0, [pc, #120]	; (8003e4c <SPI2_DMA_Communication+0xb8>)
 8003dd2:	f7ff fc85 	bl	80036e0 <LL_SPI_IsEnabled>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d102      	bne.n	8003de2 <SPI2_DMA_Communication+0x4e>
 8003ddc:	481b      	ldr	r0, [pc, #108]	; (8003e4c <SPI2_DMA_Communication+0xb8>)
 8003dde:	f7ff fc6f 	bl	80036c0 <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_4,(uint32_t)SPI2TransmitData,
 8003de2:	4c1b      	ldr	r4, [pc, #108]	; (8003e50 <SPI2_DMA_Communication+0xbc>)
 8003de4:	4819      	ldr	r0, [pc, #100]	; (8003e4c <SPI2_DMA_Communication+0xb8>)
 8003de6:	f7ff fcf7 	bl	80037d8 <LL_SPI_DMA_GetRegAddr>
 8003dea:	4602      	mov	r2, r0
 8003dec:	2310      	movs	r3, #16
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	4613      	mov	r3, r2
 8003df2:	4622      	mov	r2, r4
 8003df4:	2103      	movs	r1, #3
 8003df6:	4817      	ldr	r0, [pc, #92]	; (8003e54 <SPI2_DMA_Communication+0xc0>)
 8003df8:	f7ff fb6e 	bl	80034d8 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI2),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_4,length);
 8003dfc:	79fb      	ldrb	r3, [r7, #7]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	2103      	movs	r1, #3
 8003e02:	4814      	ldr	r0, [pc, #80]	; (8003e54 <SPI2_DMA_Communication+0xc0>)
 8003e04:	f7ff fb42 	bl	800348c <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_3,LL_SPI_DMA_GetRegAddr(SPI2),
 8003e08:	4810      	ldr	r0, [pc, #64]	; (8003e4c <SPI2_DMA_Communication+0xb8>)
 8003e0a:	f7ff fce5 	bl	80037d8 <LL_SPI_DMA_GetRegAddr>
 8003e0e:	4601      	mov	r1, r0
 8003e10:	4a11      	ldr	r2, [pc, #68]	; (8003e58 <SPI2_DMA_Communication+0xc4>)
 8003e12:	2300      	movs	r3, #0
 8003e14:	9300      	str	r3, [sp, #0]
 8003e16:	4613      	mov	r3, r2
 8003e18:	460a      	mov	r2, r1
 8003e1a:	2102      	movs	r1, #2
 8003e1c:	480d      	ldr	r0, [pc, #52]	; (8003e54 <SPI2_DMA_Communication+0xc0>)
 8003e1e:	f7ff fb5b 	bl	80034d8 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI2ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_3,length);
 8003e22:	79fb      	ldrb	r3, [r7, #7]
 8003e24:	461a      	mov	r2, r3
 8003e26:	2102      	movs	r1, #2
 8003e28:	480a      	ldr	r0, [pc, #40]	; (8003e54 <SPI2_DMA_Communication+0xc0>)
 8003e2a:	f7ff fb2f 	bl	800348c <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003e2e:	2103      	movs	r1, #3
 8003e30:	4808      	ldr	r0, [pc, #32]	; (8003e54 <SPI2_DMA_Communication+0xc0>)
 8003e32:	f7ff f9db 	bl	80031ec <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003e36:	2102      	movs	r1, #2
 8003e38:	4806      	ldr	r0, [pc, #24]	; (8003e54 <SPI2_DMA_Communication+0xc0>)
 8003e3a:	f7ff f9d7 	bl	80031ec <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003e3e:	bf00      	nop
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd90      	pop	{r4, r7, pc}
 8003e46:	bf00      	nop
 8003e48:	48000400 	.word	0x48000400
 8003e4c:	40003800 	.word	0x40003800
 8003e50:	20000f8c 	.word	0x20000f8c
 8003e54:	40020000 	.word	0x40020000
 8003e58:	20000f94 	.word	0x20000f94

08003e5c <SPI2_DMA1_ReceiveComplete_Callback>:

void SPI2_DMA1_ReceiveComplete_Callback(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003e60:	2102      	movs	r1, #2
 8003e62:	4809      	ldr	r0, [pc, #36]	; (8003e88 <SPI2_DMA1_ReceiveComplete_Callback+0x2c>)
 8003e64:	f7ff f9e4 	bl	8003230 <LL_DMA_DisableChannel>
  if(encoderdir == enL){
 8003e68:	4b08      	ldr	r3, [pc, #32]	; (8003e8c <SPI2_DMA1_ReceiveComplete_Callback+0x30>)
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d105      	bne.n	8003e7c <SPI2_DMA1_ReceiveComplete_Callback+0x20>
	  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003e70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e74:	4806      	ldr	r0, [pc, #24]	; (8003e90 <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003e76:	f7ff fcc8 	bl	800380a <LL_GPIO_SetOutputPin>
  }else{
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
  }
//	rx_flag = 1;
}
 8003e7a:	e003      	b.n	8003e84 <SPI2_DMA1_ReceiveComplete_Callback+0x28>
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003e7c:	2180      	movs	r1, #128	; 0x80
 8003e7e:	4804      	ldr	r0, [pc, #16]	; (8003e90 <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003e80:	f7ff fcc3 	bl	800380a <LL_GPIO_SetOutputPin>
}
 8003e84:	bf00      	nop
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	40020000 	.word	0x40020000
 8003e8c:	200006e6 	.word	0x200006e6
 8003e90:	48000400 	.word	0x48000400

08003e94 <SPI2_DMA1_TransmitComplete_Callback>:

void SPI2_DMA1_TransmitComplete_Callback(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003e98:	2103      	movs	r1, #3
 8003e9a:	4802      	ldr	r0, [pc, #8]	; (8003ea4 <SPI2_DMA1_TransmitComplete_Callback+0x10>)
 8003e9c:	f7ff f9c8 	bl	8003230 <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003ea0:	bf00      	nop
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	40020000 	.word	0x40020000

08003ea8 <Get_SPI2ReciveData>:

uint8_t Get_SPI2ReciveData(uint8_t num){
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	4603      	mov	r3, r0
 8003eb0:	71fb      	strb	r3, [r7, #7]
	return SPI2ReciveData[num];
 8003eb2:	79fb      	ldrb	r3, [r7, #7]
 8003eb4:	4a03      	ldr	r2, [pc, #12]	; (8003ec4 <Get_SPI2ReciveData+0x1c>)
 8003eb6:	5cd3      	ldrb	r3, [r2, r3]
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	20000f94 	.word	0x20000f94

08003ec8 <SetSPI2TransmitData>:

void SetSPI2TransmitData(uint8_t num, uint8_t data){
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	4603      	mov	r3, r0
 8003ed0:	460a      	mov	r2, r1
 8003ed2:	71fb      	strb	r3, [r7, #7]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	71bb      	strb	r3, [r7, #6]
	SPI2TransmitData[num] = data;
 8003ed8:	79fb      	ldrb	r3, [r7, #7]
 8003eda:	4904      	ldr	r1, [pc, #16]	; (8003eec <SetSPI2TransmitData+0x24>)
 8003edc:	79ba      	ldrb	r2, [r7, #6]
 8003ede:	54ca      	strb	r2, [r1, r3]
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr
 8003eec:	20000f8c 	.word	0x20000f8c

08003ef0 <LL_DMA_IsActiveFlag_TC1>:
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d101      	bne.n	8003f08 <LL_DMA_IsActiveFlag_TC1+0x18>
 8003f04:	2301      	movs	r3, #1
 8003f06:	e000      	b.n	8003f0a <LL_DMA_IsActiveFlag_TC1+0x1a>
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <LL_DMA_IsActiveFlag_TC2>:
{
 8003f16:	b480      	push	{r7}
 8003f18:	b083      	sub	sp, #12
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0320 	and.w	r3, r3, #32
 8003f26:	2b20      	cmp	r3, #32
 8003f28:	d101      	bne.n	8003f2e <LL_DMA_IsActiveFlag_TC2+0x18>
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e000      	b.n	8003f30 <LL_DMA_IsActiveFlag_TC2+0x1a>
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <LL_DMA_IsActiveFlag_TC3>:
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f50:	d101      	bne.n	8003f56 <LL_DMA_IsActiveFlag_TC3+0x1a>
 8003f52:	2301      	movs	r3, #1
 8003f54:	e000      	b.n	8003f58 <LL_DMA_IsActiveFlag_TC3+0x1c>
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <LL_DMA_IsActiveFlag_TC4>:
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f78:	d101      	bne.n	8003f7e <LL_DMA_IsActiveFlag_TC4+0x1a>
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e000      	b.n	8003f80 <LL_DMA_IsActiveFlag_TC4+0x1c>
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <LL_DMA_ClearFlag_GI1>:
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	605a      	str	r2, [r3, #4]
}
 8003f9a:	bf00      	nop
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr

08003fa6 <LL_DMA_ClearFlag_GI2>:
{
 8003fa6:	b480      	push	{r7}
 8003fa8:	b083      	sub	sp, #12
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2210      	movs	r2, #16
 8003fb2:	605a      	str	r2, [r3, #4]
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <LL_DMA_ClearFlag_GI3>:
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fce:	605a      	str	r2, [r3, #4]
}
 8003fd0:	bf00      	nop
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr

08003fdc <LL_DMA_ClearFlag_GI4>:
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003fea:	605a      	str	r2, [r3, #4]
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f06f 0201 	mvn.w	r2, #1
 8004006:	611a      	str	r2, [r3, #16]
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8004028:	2301      	movs	r3, #1
 800402a:	e000      	b.n	800402e <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr

0800403a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800403a:	b480      	push	{r7}
 800403c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800403e:	bf00      	nop
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800404c:	e7fe      	b.n	800404c <HardFault_Handler+0x4>

0800404e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800404e:	b480      	push	{r7}
 8004050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004052:	e7fe      	b.n	8004052 <MemManage_Handler+0x4>

08004054 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004058:	e7fe      	b.n	8004058 <BusFault_Handler+0x4>

0800405a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800405a:	b480      	push	{r7}
 800405c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800405e:	e7fe      	b.n	800405e <UsageFault_Handler+0x4>

08004060 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004064:	bf00      	nop
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr

0800406e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800406e:	b480      	push	{r7}
 8004070:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004072:	bf00      	nop
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004080:	bf00      	nop
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr

0800408a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800408a:	b480      	push	{r7}
 800408c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800408e:	bf00      	nop
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC1(DMA1) == 1){
 800409c:	4806      	ldr	r0, [pc, #24]	; (80040b8 <DMA1_Channel1_IRQHandler+0x20>)
 800409e:	f7ff ff27 	bl	8003ef0 <LL_DMA_IsActiveFlag_TC1>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d104      	bne.n	80040b2 <DMA1_Channel1_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI1(DMA1);
 80040a8:	4803      	ldr	r0, [pc, #12]	; (80040b8 <DMA1_Channel1_IRQHandler+0x20>)
 80040aa:	f7ff ff6f 	bl	8003f8c <LL_DMA_ClearFlag_GI1>
		SPI1_DMA1_ReceiveComplete_Callback();
 80040ae:	f7ff fe1b 	bl	8003ce8 <SPI1_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80040b2:	bf00      	nop
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	40020000 	.word	0x40020000

080040bc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC2(DMA1) == 1){
 80040c0:	4806      	ldr	r0, [pc, #24]	; (80040dc <DMA1_Channel2_IRQHandler+0x20>)
 80040c2:	f7ff ff28 	bl	8003f16 <LL_DMA_IsActiveFlag_TC2>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d104      	bne.n	80040d6 <DMA1_Channel2_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI2(DMA1);
 80040cc:	4803      	ldr	r0, [pc, #12]	; (80040dc <DMA1_Channel2_IRQHandler+0x20>)
 80040ce:	f7ff ff6a 	bl	8003fa6 <LL_DMA_ClearFlag_GI2>
		SPI1_DMA1_TransmitComplete_Callback();
 80040d2:	f7ff fe19 	bl	8003d08 <SPI1_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80040d6:	bf00      	nop
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	40020000 	.word	0x40020000

080040e0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC3(DMA1) == 1){
 80040e4:	4806      	ldr	r0, [pc, #24]	; (8004100 <DMA1_Channel3_IRQHandler+0x20>)
 80040e6:	f7ff ff29 	bl	8003f3c <LL_DMA_IsActiveFlag_TC3>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d104      	bne.n	80040fa <DMA1_Channel3_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI3(DMA1);
 80040f0:	4803      	ldr	r0, [pc, #12]	; (8004100 <DMA1_Channel3_IRQHandler+0x20>)
 80040f2:	f7ff ff65 	bl	8003fc0 <LL_DMA_ClearFlag_GI3>
		SPI2_DMA1_ReceiveComplete_Callback();
 80040f6:	f7ff feb1 	bl	8003e5c <SPI2_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80040fa:	bf00      	nop
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	40020000 	.word	0x40020000

08004104 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC4(DMA1) == 1){
 8004108:	4806      	ldr	r0, [pc, #24]	; (8004124 <DMA1_Channel4_IRQHandler+0x20>)
 800410a:	f7ff ff2b 	bl	8003f64 <LL_DMA_IsActiveFlag_TC4>
 800410e:	4603      	mov	r3, r0
 8004110:	2b01      	cmp	r3, #1
 8004112:	d104      	bne.n	800411e <DMA1_Channel4_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI4(DMA1);
 8004114:	4803      	ldr	r0, [pc, #12]	; (8004124 <DMA1_Channel4_IRQHandler+0x20>)
 8004116:	f7ff ff61 	bl	8003fdc <LL_DMA_ClearFlag_GI4>
	  SPI2_DMA1_TransmitComplete_Callback();
 800411a:	f7ff febb 	bl	8003e94 <SPI2_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel4_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800411e:	bf00      	nop
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	40020000 	.word	0x40020000

08004128 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004128:	b480      	push	{r7}
 800412a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800412c:	bf00      	nop
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr

08004136 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8004136:	b480      	push	{r7}
 8004138:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800413a:	bf00      	nop
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM1)==1){
 8004148:	4806      	ldr	r0, [pc, #24]	; (8004164 <TIM1_UP_TIM16_IRQHandler+0x20>)
 800414a:	f7ff ff63 	bl	8004014 <LL_TIM_IsActiveFlag_UPDATE>
 800414e:	4603      	mov	r3, r0
 8004150:	2b01      	cmp	r3, #1
 8004152:	d102      	bne.n	800415a <TIM1_UP_TIM16_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM1);
 8004154:	4803      	ldr	r0, [pc, #12]	; (8004164 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8004156:	f7ff ff4f 	bl	8003ff8 <LL_TIM_ClearFlag_UPDATE>
	}
  INTC_sys();
 800415a:	f001 fa21 	bl	80055a0 <INTC_sys>
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800415e:	bf00      	nop
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	40012c00 	.word	0x40012c00

08004168 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM4)==1){
 800416c:	481e      	ldr	r0, [pc, #120]	; (80041e8 <TIM4_IRQHandler+0x80>)
 800416e:	f7ff ff51 	bl	8004014 <LL_TIM_IsActiveFlag_UPDATE>
 8004172:	4603      	mov	r3, r0
 8004174:	2b01      	cmp	r3, #1
 8004176:	d102      	bne.n	800417e <TIM4_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM4);
 8004178:	481b      	ldr	r0, [pc, #108]	; (80041e8 <TIM4_IRQHandler+0x80>)
 800417a:	f7ff ff3d 	bl	8003ff8 <LL_TIM_ClearFlag_UPDATE>
	}
  switch(i){
 800417e:	4b1b      	ldr	r3, [pc, #108]	; (80041ec <TIM4_IRQHandler+0x84>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	2b03      	cmp	r3, #3
 8004184:	d821      	bhi.n	80041ca <TIM4_IRQHandler+0x62>
 8004186:	a201      	add	r2, pc, #4	; (adr r2, 800418c <TIM4_IRQHandler+0x24>)
 8004188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800418c:	0800419d 	.word	0x0800419d
 8004190:	080041a5 	.word	0x080041a5
 8004194:	080041b3 	.word	0x080041b3
 8004198:	080041c3 	.word	0x080041c3
		case 0:
      recv_spi_encoder(enL);
 800419c:	2000      	movs	r0, #0
 800419e:	f003 f94d 	bl	800743c <recv_spi_encoder>
			break;
 80041a2:	e012      	b.n	80041ca <TIM4_IRQHandler+0x62>
		case 1:
      Set_encoder_data(enL);
 80041a4:	2000      	movs	r0, #0
 80041a6:	f003 f957 	bl	8007458 <Set_encoder_data>
			ICM_42688_GyroRead_DMA(0x29);
 80041aa:	2029      	movs	r0, #41	; 0x29
 80041ac:	f003 fae2 	bl	8007774 <ICM_42688_GyroRead_DMA>
			break;
 80041b0:	e00b      	b.n	80041ca <TIM4_IRQHandler+0x62>
		case 2:
      ICM_42688_GyroData();
 80041b2:	f003 faed 	bl	8007790 <ICM_42688_GyroData>
      GYRO_Pol();
 80041b6:	f003 fb8f 	bl	80078d8 <GYRO_Pol>
			recv_spi_encoder(enR);
 80041ba:	2001      	movs	r0, #1
 80041bc:	f003 f93e 	bl	800743c <recv_spi_encoder>
			break;
 80041c0:	e003      	b.n	80041ca <TIM4_IRQHandler+0x62>
		case 3:
			Set_encoder_data(enR);
 80041c2:	2001      	movs	r0, #1
 80041c4:	f003 f948 	bl	8007458 <Set_encoder_data>
			break;
 80041c8:	bf00      	nop
	}
	i = (i+1)%4;
 80041ca:	4b08      	ldr	r3, [pc, #32]	; (80041ec <TIM4_IRQHandler+0x84>)
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	3301      	adds	r3, #1
 80041d0:	425a      	negs	r2, r3
 80041d2:	f003 0303 	and.w	r3, r3, #3
 80041d6:	f002 0203 	and.w	r2, r2, #3
 80041da:	bf58      	it	pl
 80041dc:	4253      	negpl	r3, r2
 80041de:	b2da      	uxtb	r2, r3
 80041e0:	4b02      	ldr	r3, [pc, #8]	; (80041ec <TIM4_IRQHandler+0x84>)
 80041e2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80041e4:	bf00      	nop
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40000800 	.word	0x40000800
 80041ec:	20000210 	.word	0x20000210

080041f0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM5)==1){
 80041f4:	4819      	ldr	r0, [pc, #100]	; (800425c <TIM5_IRQHandler+0x6c>)
 80041f6:	f7ff ff0d 	bl	8004014 <LL_TIM_IsActiveFlag_UPDATE>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d102      	bne.n	8004206 <TIM5_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM5);
 8004200:	4816      	ldr	r0, [pc, #88]	; (800425c <TIM5_IRQHandler+0x6c>)
 8004202:	f7ff fef9 	bl	8003ff8 <LL_TIM_ClearFlag_UPDATE>
	}
	switch(i){
 8004206:	4b16      	ldr	r3, [pc, #88]	; (8004260 <TIM5_IRQHandler+0x70>)
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	2b03      	cmp	r3, #3
 800420c:	d816      	bhi.n	800423c <TIM5_IRQHandler+0x4c>
 800420e:	a201      	add	r2, pc, #4	; (adr r2, 8004214 <TIM5_IRQHandler+0x24>)
 8004210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004214:	08004225 	.word	0x08004225
 8004218:	0800422b 	.word	0x0800422b
 800421c:	08004231 	.word	0x08004231
 8004220:	08004237 	.word	0x08004237
		case 0:
			DIST_Pol_FL();
 8004224:	f006 f858 	bl	800a2d8 <DIST_Pol_FL>
			break;
 8004228:	e008      	b.n	800423c <TIM5_IRQHandler+0x4c>
		case 1:
			DIST_Pol_SR();
 800422a:	f006 f8e5 	bl	800a3f8 <DIST_Pol_SR>
			break;
 800422e:	e005      	b.n	800423c <TIM5_IRQHandler+0x4c>
		case 2:
			DIST_Pol_SL();
 8004230:	f006 f8b2 	bl	800a398 <DIST_Pol_SL>
			break;
 8004234:	e002      	b.n	800423c <TIM5_IRQHandler+0x4c>
		case 3:
			DIST_Pol_FR();
 8004236:	f006 f87f 	bl	800a338 <DIST_Pol_FR>
			break;
 800423a:	bf00      	nop
	}
	i = (i+1)%4;
 800423c:	4b08      	ldr	r3, [pc, #32]	; (8004260 <TIM5_IRQHandler+0x70>)
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	3301      	adds	r3, #1
 8004242:	425a      	negs	r2, r3
 8004244:	f003 0303 	and.w	r3, r3, #3
 8004248:	f002 0203 	and.w	r2, r2, #3
 800424c:	bf58      	it	pl
 800424e:	4253      	negpl	r3, r2
 8004250:	b2da      	uxtb	r2, r3
 8004252:	4b03      	ldr	r3, [pc, #12]	; (8004260 <TIM5_IRQHandler+0x70>)
 8004254:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004256:	bf00      	nop
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	40000c00 	.word	0x40000c00
 8004260:	20000211 	.word	0x20000211

08004264 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM6)==1){
 8004268:	4806      	ldr	r0, [pc, #24]	; (8004284 <TIM6_DAC_IRQHandler+0x20>)
 800426a:	f7ff fed3 	bl	8004014 <LL_TIM_IsActiveFlag_UPDATE>
 800426e:	4603      	mov	r3, r0
 8004270:	2b01      	cmp	r3, #1
 8004272:	d102      	bne.n	800427a <TIM6_DAC_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM6);
 8004274:	4803      	ldr	r0, [pc, #12]	; (8004284 <TIM6_DAC_IRQHandler+0x20>)
 8004276:	f7ff febf 	bl	8003ff8 <LL_TIM_ClearFlag_UPDATE>
	}
	BAT_Pol();
 800427a:	f005 fe0f 	bl	8009e9c <BAT_Pol>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800427e:	bf00      	nop
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	40001000 	.word	0x40001000

08004288 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004294:	2300      	movs	r3, #0
 8004296:	617b      	str	r3, [r7, #20]
 8004298:	e00a      	b.n	80042b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800429a:	f3af 8000 	nop.w
 800429e:	4601      	mov	r1, r0
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	60ba      	str	r2, [r7, #8]
 80042a6:	b2ca      	uxtb	r2, r1
 80042a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	3301      	adds	r3, #1
 80042ae:	617b      	str	r3, [r7, #20]
 80042b0:	697a      	ldr	r2, [r7, #20]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	dbf0      	blt.n	800429a <_read+0x12>
	}

return len;
 80042b8:	687b      	ldr	r3, [r7, #4]
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3718      	adds	r7, #24
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b086      	sub	sp, #24
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	60f8      	str	r0, [r7, #12]
 80042ca:	60b9      	str	r1, [r7, #8]
 80042cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042ce:	2300      	movs	r3, #0
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	e009      	b.n	80042e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	1c5a      	adds	r2, r3, #1
 80042d8:	60ba      	str	r2, [r7, #8]
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	4618      	mov	r0, r3
 80042de:	f7fe f90f 	bl	8002500 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	3301      	adds	r3, #1
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	697a      	ldr	r2, [r7, #20]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	dbf1      	blt.n	80042d4 <_write+0x12>
	}
	return len;
 80042f0:	687b      	ldr	r3, [r7, #4]
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3718      	adds	r7, #24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <_close>:

int _close(int file)
{
 80042fa:	b480      	push	{r7}
 80042fc:	b083      	sub	sp, #12
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
	return -1;
 8004302:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004306:	4618      	mov	r0, r3
 8004308:	370c      	adds	r7, #12
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr

08004312 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004312:	b480      	push	{r7}
 8004314:	b083      	sub	sp, #12
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
 800431a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004322:	605a      	str	r2, [r3, #4]
	return 0;
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <_isatty>:

int _isatty(int file)
{
 8004332:	b480      	push	{r7}
 8004334:	b083      	sub	sp, #12
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
	return 1;
 800433a:	2301      	movs	r3, #1
}
 800433c:	4618      	mov	r0, r3
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
	return 0;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
	...

08004364 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800436c:	4a14      	ldr	r2, [pc, #80]	; (80043c0 <_sbrk+0x5c>)
 800436e:	4b15      	ldr	r3, [pc, #84]	; (80043c4 <_sbrk+0x60>)
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004378:	4b13      	ldr	r3, [pc, #76]	; (80043c8 <_sbrk+0x64>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d102      	bne.n	8004386 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004380:	4b11      	ldr	r3, [pc, #68]	; (80043c8 <_sbrk+0x64>)
 8004382:	4a12      	ldr	r2, [pc, #72]	; (80043cc <_sbrk+0x68>)
 8004384:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004386:	4b10      	ldr	r3, [pc, #64]	; (80043c8 <_sbrk+0x64>)
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4413      	add	r3, r2
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	429a      	cmp	r2, r3
 8004392:	d207      	bcs.n	80043a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004394:	f009 fa96 	bl	800d8c4 <__errno>
 8004398:	4602      	mov	r2, r0
 800439a:	230c      	movs	r3, #12
 800439c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800439e:	f04f 33ff 	mov.w	r3, #4294967295
 80043a2:	e009      	b.n	80043b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80043a4:	4b08      	ldr	r3, [pc, #32]	; (80043c8 <_sbrk+0x64>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80043aa:	4b07      	ldr	r3, [pc, #28]	; (80043c8 <_sbrk+0x64>)
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4413      	add	r3, r2
 80043b2:	4a05      	ldr	r2, [pc, #20]	; (80043c8 <_sbrk+0x64>)
 80043b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80043b6:	68fb      	ldr	r3, [r7, #12]
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3718      	adds	r7, #24
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	20020000 	.word	0x20020000
 80043c4:	00000400 	.word	0x00000400
 80043c8:	20000214 	.word	0x20000214
 80043cc:	20004598 	.word	0x20004598

080043d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80043d4:	4b08      	ldr	r3, [pc, #32]	; (80043f8 <SystemInit+0x28>)
 80043d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043da:	4a07      	ldr	r2, [pc, #28]	; (80043f8 <SystemInit+0x28>)
 80043dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80043e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80043e4:	4b04      	ldr	r3, [pc, #16]	; (80043f8 <SystemInit+0x28>)
 80043e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80043ea:	609a      	str	r2, [r3, #8]
#endif
}
 80043ec:	bf00      	nop
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop
 80043f8:	e000ed00 	.word	0xe000ed00

080043fc <__NVIC_GetPriorityGrouping>:
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004400:	4b04      	ldr	r3, [pc, #16]	; (8004414 <__NVIC_GetPriorityGrouping+0x18>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	0a1b      	lsrs	r3, r3, #8
 8004406:	f003 0307 	and.w	r3, r3, #7
}
 800440a:	4618      	mov	r0, r3
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	e000ed00 	.word	0xe000ed00

08004418 <__NVIC_EnableIRQ>:
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	4603      	mov	r3, r0
 8004420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004426:	2b00      	cmp	r3, #0
 8004428:	db0b      	blt.n	8004442 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800442a:	79fb      	ldrb	r3, [r7, #7]
 800442c:	f003 021f 	and.w	r2, r3, #31
 8004430:	4907      	ldr	r1, [pc, #28]	; (8004450 <__NVIC_EnableIRQ+0x38>)
 8004432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	2001      	movs	r0, #1
 800443a:	fa00 f202 	lsl.w	r2, r0, r2
 800443e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004442:	bf00      	nop
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	e000e100 	.word	0xe000e100

08004454 <__NVIC_SetPriority>:
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	4603      	mov	r3, r0
 800445c:	6039      	str	r1, [r7, #0]
 800445e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004464:	2b00      	cmp	r3, #0
 8004466:	db0a      	blt.n	800447e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	b2da      	uxtb	r2, r3
 800446c:	490c      	ldr	r1, [pc, #48]	; (80044a0 <__NVIC_SetPriority+0x4c>)
 800446e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004472:	0112      	lsls	r2, r2, #4
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	440b      	add	r3, r1
 8004478:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800447c:	e00a      	b.n	8004494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	b2da      	uxtb	r2, r3
 8004482:	4908      	ldr	r1, [pc, #32]	; (80044a4 <__NVIC_SetPriority+0x50>)
 8004484:	79fb      	ldrb	r3, [r7, #7]
 8004486:	f003 030f 	and.w	r3, r3, #15
 800448a:	3b04      	subs	r3, #4
 800448c:	0112      	lsls	r2, r2, #4
 800448e:	b2d2      	uxtb	r2, r2
 8004490:	440b      	add	r3, r1
 8004492:	761a      	strb	r2, [r3, #24]
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	e000e100 	.word	0xe000e100
 80044a4:	e000ed00 	.word	0xe000ed00

080044a8 <NVIC_EncodePriority>:
{
 80044a8:	b480      	push	{r7}
 80044aa:	b089      	sub	sp, #36	; 0x24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f003 0307 	and.w	r3, r3, #7
 80044ba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f1c3 0307 	rsb	r3, r3, #7
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	bf28      	it	cs
 80044c6:	2304      	movcs	r3, #4
 80044c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	3304      	adds	r3, #4
 80044ce:	2b06      	cmp	r3, #6
 80044d0:	d902      	bls.n	80044d8 <NVIC_EncodePriority+0x30>
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	3b03      	subs	r3, #3
 80044d6:	e000      	b.n	80044da <NVIC_EncodePriority+0x32>
 80044d8:	2300      	movs	r3, #0
 80044da:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044dc:	f04f 32ff 	mov.w	r2, #4294967295
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	fa02 f303 	lsl.w	r3, r2, r3
 80044e6:	43da      	mvns	r2, r3
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	401a      	ands	r2, r3
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044f0:	f04f 31ff 	mov.w	r1, #4294967295
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	fa01 f303 	lsl.w	r3, r1, r3
 80044fa:	43d9      	mvns	r1, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004500:	4313      	orrs	r3, r2
}
 8004502:	4618      	mov	r0, r3
 8004504:	3724      	adds	r7, #36	; 0x24
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
	...

08004510 <LL_AHB2_GRP1_EnableClock>:
{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004518:	4b08      	ldr	r3, [pc, #32]	; (800453c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800451a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800451c:	4907      	ldr	r1, [pc, #28]	; (800453c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4313      	orrs	r3, r2
 8004522:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004524:	4b05      	ldr	r3, [pc, #20]	; (800453c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004526:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4013      	ands	r3, r2
 800452c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800452e:	68fb      	ldr	r3, [r7, #12]
}
 8004530:	bf00      	nop
 8004532:	3714      	adds	r7, #20
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr
 800453c:	40021000 	.word	0x40021000

08004540 <LL_APB1_GRP1_EnableClock>:
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004548:	4b08      	ldr	r3, [pc, #32]	; (800456c <LL_APB1_GRP1_EnableClock+0x2c>)
 800454a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800454c:	4907      	ldr	r1, [pc, #28]	; (800456c <LL_APB1_GRP1_EnableClock+0x2c>)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4313      	orrs	r3, r2
 8004552:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004554:	4b05      	ldr	r3, [pc, #20]	; (800456c <LL_APB1_GRP1_EnableClock+0x2c>)
 8004556:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4013      	ands	r3, r2
 800455c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800455e:	68fb      	ldr	r3, [r7, #12]
}
 8004560:	bf00      	nop
 8004562:	3714      	adds	r7, #20
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr
 800456c:	40021000 	.word	0x40021000

08004570 <LL_APB2_GRP1_EnableClock>:
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004578:	4b08      	ldr	r3, [pc, #32]	; (800459c <LL_APB2_GRP1_EnableClock+0x2c>)
 800457a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800457c:	4907      	ldr	r1, [pc, #28]	; (800459c <LL_APB2_GRP1_EnableClock+0x2c>)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4313      	orrs	r3, r2
 8004582:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004584:	4b05      	ldr	r3, [pc, #20]	; (800459c <LL_APB2_GRP1_EnableClock+0x2c>)
 8004586:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4013      	ands	r3, r2
 800458c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800458e:	68fb      	ldr	r3, [r7, #12]
}
 8004590:	bf00      	nop
 8004592:	3714      	adds	r7, #20
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr
 800459c:	40021000 	.word	0x40021000

080045a0 <LL_TIM_EnableCounter>:
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f043 0201 	orr.w	r2, r3, #1
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	601a      	str	r2, [r3, #0]
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <LL_TIM_EnableARRPreload>:
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	601a      	str	r2, [r3, #0]
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <LL_TIM_DisableARRPreload>:
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	601a      	str	r2, [r3, #0]
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <LL_TIM_CC_EnableChannel>:
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a1a      	ldr	r2, [r3, #32]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	431a      	orrs	r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	621a      	str	r2, [r3, #32]
}
 8004616:	bf00      	nop
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
	...

08004624 <LL_TIM_OC_DisableFast>:
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d02e      	beq.n	8004692 <LL_TIM_OC_DisableFast+0x6e>
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	2b04      	cmp	r3, #4
 8004638:	d029      	beq.n	800468e <LL_TIM_OC_DisableFast+0x6a>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b10      	cmp	r3, #16
 800463e:	d024      	beq.n	800468a <LL_TIM_OC_DisableFast+0x66>
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	2b40      	cmp	r3, #64	; 0x40
 8004644:	d01f      	beq.n	8004686 <LL_TIM_OC_DisableFast+0x62>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800464c:	d019      	beq.n	8004682 <LL_TIM_OC_DisableFast+0x5e>
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004654:	d013      	beq.n	800467e <LL_TIM_OC_DisableFast+0x5a>
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800465c:	d00d      	beq.n	800467a <LL_TIM_OC_DisableFast+0x56>
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004664:	d007      	beq.n	8004676 <LL_TIM_OC_DisableFast+0x52>
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800466c:	d101      	bne.n	8004672 <LL_TIM_OC_DisableFast+0x4e>
 800466e:	2308      	movs	r3, #8
 8004670:	e010      	b.n	8004694 <LL_TIM_OC_DisableFast+0x70>
 8004672:	2309      	movs	r3, #9
 8004674:	e00e      	b.n	8004694 <LL_TIM_OC_DisableFast+0x70>
 8004676:	2307      	movs	r3, #7
 8004678:	e00c      	b.n	8004694 <LL_TIM_OC_DisableFast+0x70>
 800467a:	2306      	movs	r3, #6
 800467c:	e00a      	b.n	8004694 <LL_TIM_OC_DisableFast+0x70>
 800467e:	2305      	movs	r3, #5
 8004680:	e008      	b.n	8004694 <LL_TIM_OC_DisableFast+0x70>
 8004682:	2304      	movs	r3, #4
 8004684:	e006      	b.n	8004694 <LL_TIM_OC_DisableFast+0x70>
 8004686:	2303      	movs	r3, #3
 8004688:	e004      	b.n	8004694 <LL_TIM_OC_DisableFast+0x70>
 800468a:	2302      	movs	r3, #2
 800468c:	e002      	b.n	8004694 <LL_TIM_OC_DisableFast+0x70>
 800468e:	2301      	movs	r3, #1
 8004690:	e000      	b.n	8004694 <LL_TIM_OC_DisableFast+0x70>
 8004692:	2300      	movs	r3, #0
 8004694:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	3318      	adds	r3, #24
 800469a:	4619      	mov	r1, r3
 800469c:	7bfb      	ldrb	r3, [r7, #15]
 800469e:	4a0b      	ldr	r2, [pc, #44]	; (80046cc <LL_TIM_OC_DisableFast+0xa8>)
 80046a0:	5cd3      	ldrb	r3, [r2, r3]
 80046a2:	440b      	add	r3, r1
 80046a4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	7bfb      	ldrb	r3, [r7, #15]
 80046ac:	4908      	ldr	r1, [pc, #32]	; (80046d0 <LL_TIM_OC_DisableFast+0xac>)
 80046ae:	5ccb      	ldrb	r3, [r1, r3]
 80046b0:	4619      	mov	r1, r3
 80046b2:	2304      	movs	r3, #4
 80046b4:	408b      	lsls	r3, r1
 80046b6:	43db      	mvns	r3, r3
 80046b8:	401a      	ands	r2, r3
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	601a      	str	r2, [r3, #0]
}
 80046be:	bf00      	nop
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	08014e40 	.word	0x08014e40
 80046d0:	08014e4c 	.word	0x08014e4c

080046d4 <LL_TIM_OC_EnablePreload>:
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d02e      	beq.n	8004742 <LL_TIM_OC_EnablePreload+0x6e>
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	d029      	beq.n	800473e <LL_TIM_OC_EnablePreload+0x6a>
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	2b10      	cmp	r3, #16
 80046ee:	d024      	beq.n	800473a <LL_TIM_OC_EnablePreload+0x66>
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	2b40      	cmp	r3, #64	; 0x40
 80046f4:	d01f      	beq.n	8004736 <LL_TIM_OC_EnablePreload+0x62>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046fc:	d019      	beq.n	8004732 <LL_TIM_OC_EnablePreload+0x5e>
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004704:	d013      	beq.n	800472e <LL_TIM_OC_EnablePreload+0x5a>
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800470c:	d00d      	beq.n	800472a <LL_TIM_OC_EnablePreload+0x56>
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004714:	d007      	beq.n	8004726 <LL_TIM_OC_EnablePreload+0x52>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800471c:	d101      	bne.n	8004722 <LL_TIM_OC_EnablePreload+0x4e>
 800471e:	2308      	movs	r3, #8
 8004720:	e010      	b.n	8004744 <LL_TIM_OC_EnablePreload+0x70>
 8004722:	2309      	movs	r3, #9
 8004724:	e00e      	b.n	8004744 <LL_TIM_OC_EnablePreload+0x70>
 8004726:	2307      	movs	r3, #7
 8004728:	e00c      	b.n	8004744 <LL_TIM_OC_EnablePreload+0x70>
 800472a:	2306      	movs	r3, #6
 800472c:	e00a      	b.n	8004744 <LL_TIM_OC_EnablePreload+0x70>
 800472e:	2305      	movs	r3, #5
 8004730:	e008      	b.n	8004744 <LL_TIM_OC_EnablePreload+0x70>
 8004732:	2304      	movs	r3, #4
 8004734:	e006      	b.n	8004744 <LL_TIM_OC_EnablePreload+0x70>
 8004736:	2303      	movs	r3, #3
 8004738:	e004      	b.n	8004744 <LL_TIM_OC_EnablePreload+0x70>
 800473a:	2302      	movs	r3, #2
 800473c:	e002      	b.n	8004744 <LL_TIM_OC_EnablePreload+0x70>
 800473e:	2301      	movs	r3, #1
 8004740:	e000      	b.n	8004744 <LL_TIM_OC_EnablePreload+0x70>
 8004742:	2300      	movs	r3, #0
 8004744:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	3318      	adds	r3, #24
 800474a:	4619      	mov	r1, r3
 800474c:	7bfb      	ldrb	r3, [r7, #15]
 800474e:	4a0a      	ldr	r2, [pc, #40]	; (8004778 <LL_TIM_OC_EnablePreload+0xa4>)
 8004750:	5cd3      	ldrb	r3, [r2, r3]
 8004752:	440b      	add	r3, r1
 8004754:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	7bfb      	ldrb	r3, [r7, #15]
 800475c:	4907      	ldr	r1, [pc, #28]	; (800477c <LL_TIM_OC_EnablePreload+0xa8>)
 800475e:	5ccb      	ldrb	r3, [r1, r3]
 8004760:	4619      	mov	r1, r3
 8004762:	2308      	movs	r3, #8
 8004764:	408b      	lsls	r3, r1
 8004766:	431a      	orrs	r2, r3
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	601a      	str	r2, [r3, #0]
}
 800476c:	bf00      	nop
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	08014e40 	.word	0x08014e40
 800477c:	08014e4c 	.word	0x08014e4c

08004780 <LL_TIM_OC_SetCompareCH2>:
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <LL_TIM_SetClockSource>:
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80047ae:	f023 0307 	bic.w	r3, r3, #7
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	431a      	orrs	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	609a      	str	r2, [r3, #8]
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <LL_TIM_SetTriggerOutput>:
{
 80047c6:	b480      	push	{r7}
 80047c8:	b083      	sub	sp, #12
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
 80047ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80047d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	605a      	str	r2, [r3, #4]
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <LL_TIM_SetTriggerOutput2>:
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	431a      	orrs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	605a      	str	r2, [r3, #4]
}
 800480a:	bf00      	nop
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <LL_TIM_DisableMasterSlaveMode>:
{
 8004816:	b480      	push	{r7}
 8004818:	b083      	sub	sp, #12
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	609a      	str	r2, [r3, #8]
}
 800482a:	bf00      	nop
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr

08004836 <LL_TIM_EnableAllOutputs>:
{
 8004836:	b480      	push	{r7}
 8004838:	b083      	sub	sp, #12
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004842:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	645a      	str	r2, [r3, #68]	; 0x44
}
 800484a:	bf00      	nop
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr

08004856 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8004856:	b480      	push	{r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	f043 0201 	orr.w	r2, r3, #1
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	60da      	str	r2, [r3, #12]
}
 800486a:	bf00      	nop
 800486c:	370c      	adds	r7, #12
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
	...

08004878 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b092      	sub	sp, #72	; 0x48
 800487c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800487e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004882:	2200      	movs	r2, #0
 8004884:	601a      	str	r2, [r3, #0]
 8004886:	605a      	str	r2, [r3, #4]
 8004888:	609a      	str	r2, [r3, #8]
 800488a:	60da      	str	r2, [r3, #12]
 800488c:	611a      	str	r2, [r3, #16]
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 800488e:	1d3b      	adds	r3, r7, #4
 8004890:	2230      	movs	r2, #48	; 0x30
 8004892:	2100      	movs	r1, #0
 8004894:	4618      	mov	r0, r3
 8004896:	f009 f84a 	bl	800d92e <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 800489a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800489e:	f7ff fe67 	bl	8004570 <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM16_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80048a2:	f7ff fdab 	bl	80043fc <__NVIC_GetPriorityGrouping>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2200      	movs	r2, #0
 80048aa:	2100      	movs	r1, #0
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff fdfb 	bl	80044a8 <NVIC_EncodePriority>
 80048b2:	4603      	mov	r3, r0
 80048b4:	4619      	mov	r1, r3
 80048b6:	2019      	movs	r0, #25
 80048b8:	f7ff fdcc 	bl	8004454 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80048bc:	2019      	movs	r0, #25
 80048be:	f7ff fdab 	bl	8004418 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 80048c2:	23a9      	movs	r3, #169	; 0xa9
 80048c4:	86bb      	strh	r3, [r7, #52]	; 0x34
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80048c6:	2300      	movs	r3, #0
 80048c8:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_InitStruct.Autoreload = 999;
 80048ca:	f240 33e7 	movw	r3, #999	; 0x3e7
 80048ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80048d0:	2300      	movs	r3, #0
 80048d2:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.RepetitionCounter = 0;
 80048d4:	2300      	movs	r3, #0
 80048d6:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80048d8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80048dc:	4619      	mov	r1, r3
 80048de:	4811      	ldr	r0, [pc, #68]	; (8004924 <MX_TIM1_Init+0xac>)
 80048e0:	f008 f9f4 	bl	800cccc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 80048e4:	480f      	ldr	r0, [pc, #60]	; (8004924 <MX_TIM1_Init+0xac>)
 80048e6:	f7ff fe7b 	bl	80045e0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 80048ea:	2100      	movs	r1, #0
 80048ec:	480d      	ldr	r0, [pc, #52]	; (8004924 <MX_TIM1_Init+0xac>)
 80048ee:	f7ff ff55 	bl	800479c <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 80048f2:	2100      	movs	r1, #0
 80048f4:	480b      	ldr	r0, [pc, #44]	; (8004924 <MX_TIM1_Init+0xac>)
 80048f6:	f7ff ff66 	bl	80047c6 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 80048fa:	2100      	movs	r1, #0
 80048fc:	4809      	ldr	r0, [pc, #36]	; (8004924 <MX_TIM1_Init+0xac>)
 80048fe:	f7ff ff77 	bl	80047f0 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8004902:	4808      	ldr	r0, [pc, #32]	; (8004924 <MX_TIM1_Init+0xac>)
 8004904:	f7ff ff87 	bl	8004816 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004908:	2300      	movs	r3, #0
 800490a:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 800490c:	2300      	movs	r3, #0
 800490e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8004910:	1d3b      	adds	r3, r7, #4
 8004912:	4619      	mov	r1, r3
 8004914:	4803      	ldr	r0, [pc, #12]	; (8004924 <MX_TIM1_Init+0xac>)
 8004916:	f008 fac9 	bl	800ceac <LL_TIM_BDTR_Init>

}
 800491a:	bf00      	nop
 800491c:	3748      	adds	r7, #72	; 0x48
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40012c00 	.word	0x40012c00

08004928 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b094      	sub	sp, #80	; 0x50
 800492c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800492e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004932:	2200      	movs	r2, #0
 8004934:	601a      	str	r2, [r3, #0]
 8004936:	605a      	str	r2, [r3, #4]
 8004938:	609a      	str	r2, [r3, #8]
 800493a:	60da      	str	r2, [r3, #12]
 800493c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800493e:	f107 031c 	add.w	r3, r7, #28
 8004942:	2220      	movs	r2, #32
 8004944:	2100      	movs	r1, #0
 8004946:	4618      	mov	r0, r3
 8004948:	f008 fff1 	bl	800d92e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800494c:	1d3b      	adds	r3, r7, #4
 800494e:	2200      	movs	r2, #0
 8004950:	601a      	str	r2, [r3, #0]
 8004952:	605a      	str	r2, [r3, #4]
 8004954:	609a      	str	r2, [r3, #8]
 8004956:	60da      	str	r2, [r3, #12]
 8004958:	611a      	str	r2, [r3, #16]
 800495a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 800495c:	2001      	movs	r0, #1
 800495e:	f7ff fdef 	bl	8004540 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004962:	2301      	movs	r3, #1
 8004964:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004966:	2300      	movs	r3, #0
 8004968:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 800496a:	f240 3351 	movw	r3, #849	; 0x351
 800496e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004970:	2300      	movs	r3, #0
 8004972:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8004974:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004978:	4619      	mov	r1, r3
 800497a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800497e:	f008 f9a5 	bl	800cccc <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 8004982:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004986:	f7ff fe1b 	bl	80045c0 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 800498a:	2110      	movs	r1, #16
 800498c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004990:	f7ff fea0 	bl	80046d4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004994:	2360      	movs	r3, #96	; 0x60
 8004996:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004998:	2300      	movs	r3, #0
 800499a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800499c:	2300      	movs	r3, #0
 800499e:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80049a0:	2300      	movs	r3, #0
 80049a2:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80049a4:	2300      	movs	r3, #0
 80049a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80049a8:	f107 031c 	add.w	r3, r7, #28
 80049ac:	461a      	mov	r2, r3
 80049ae:	2110      	movs	r1, #16
 80049b0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049b4:	f008 fa2c 	bl	800ce10 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 80049b8:	2110      	movs	r1, #16
 80049ba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049be:	f7ff fe31 	bl	8004624 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80049c2:	2100      	movs	r1, #0
 80049c4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049c8:	f7ff fefd 	bl	80047c6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80049cc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049d0:	f7ff ff21 	bl	8004816 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80049d4:	2002      	movs	r0, #2
 80049d6:	f7ff fd9b 	bl	8004510 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80049da:	2308      	movs	r3, #8
 80049dc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80049de:	2302      	movs	r3, #2
 80049e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80049e2:	2300      	movs	r3, #0
 80049e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80049e6:	2300      	movs	r3, #0
 80049e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80049ea:	2300      	movs	r3, #0
 80049ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80049ee:	2301      	movs	r3, #1
 80049f0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049f2:	1d3b      	adds	r3, r7, #4
 80049f4:	4619      	mov	r1, r3
 80049f6:	4803      	ldr	r0, [pc, #12]	; (8004a04 <MX_TIM2_Init+0xdc>)
 80049f8:	f007 fd5b 	bl	800c4b2 <LL_GPIO_Init>

}
 80049fc:	bf00      	nop
 80049fe:	3750      	adds	r7, #80	; 0x50
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	48000400 	.word	0x48000400

08004a08 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b094      	sub	sp, #80	; 0x50
 8004a0c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004a0e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004a12:	2200      	movs	r2, #0
 8004a14:	601a      	str	r2, [r3, #0]
 8004a16:	605a      	str	r2, [r3, #4]
 8004a18:	609a      	str	r2, [r3, #8]
 8004a1a:	60da      	str	r2, [r3, #12]
 8004a1c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004a1e:	f107 031c 	add.w	r3, r7, #28
 8004a22:	2220      	movs	r2, #32
 8004a24:	2100      	movs	r1, #0
 8004a26:	4618      	mov	r0, r3
 8004a28:	f008 ff81 	bl	800d92e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a2c:	1d3b      	adds	r3, r7, #4
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]
 8004a32:	605a      	str	r2, [r3, #4]
 8004a34:	609a      	str	r2, [r3, #8]
 8004a36:	60da      	str	r2, [r3, #12]
 8004a38:	611a      	str	r2, [r3, #16]
 8004a3a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8004a3c:	2002      	movs	r0, #2
 8004a3e:	f7ff fd7f 	bl	8004540 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004a42:	2301      	movs	r3, #1
 8004a44:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004a46:	2300      	movs	r3, #0
 8004a48:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 8004a4a:	f240 3351 	movw	r3, #849	; 0x351
 8004a4e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004a50:	2300      	movs	r3, #0
 8004a52:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8004a54:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004a58:	4619      	mov	r1, r3
 8004a5a:	481f      	ldr	r0, [pc, #124]	; (8004ad8 <MX_TIM3_Init+0xd0>)
 8004a5c:	f008 f936 	bl	800cccc <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8004a60:	481d      	ldr	r0, [pc, #116]	; (8004ad8 <MX_TIM3_Init+0xd0>)
 8004a62:	f7ff fdad 	bl	80045c0 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 8004a66:	2110      	movs	r1, #16
 8004a68:	481b      	ldr	r0, [pc, #108]	; (8004ad8 <MX_TIM3_Init+0xd0>)
 8004a6a:	f7ff fe33 	bl	80046d4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004a6e:	2360      	movs	r3, #96	; 0x60
 8004a70:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004a72:	2300      	movs	r3, #0
 8004a74:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004a76:	2300      	movs	r3, #0
 8004a78:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8004a82:	f107 031c 	add.w	r3, r7, #28
 8004a86:	461a      	mov	r2, r3
 8004a88:	2110      	movs	r1, #16
 8004a8a:	4813      	ldr	r0, [pc, #76]	; (8004ad8 <MX_TIM3_Init+0xd0>)
 8004a8c:	f008 f9c0 	bl	800ce10 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8004a90:	2110      	movs	r1, #16
 8004a92:	4811      	ldr	r0, [pc, #68]	; (8004ad8 <MX_TIM3_Init+0xd0>)
 8004a94:	f7ff fdc6 	bl	8004624 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8004a98:	2100      	movs	r1, #0
 8004a9a:	480f      	ldr	r0, [pc, #60]	; (8004ad8 <MX_TIM3_Init+0xd0>)
 8004a9c:	f7ff fe93 	bl	80047c6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8004aa0:	480d      	ldr	r0, [pc, #52]	; (8004ad8 <MX_TIM3_Init+0xd0>)
 8004aa2:	f7ff feb8 	bl	8004816 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004aa6:	2002      	movs	r0, #2
 8004aa8:	f7ff fd32 	bl	8004510 <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8004aac:	2320      	movs	r3, #32
 8004aae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004abc:	2300      	movs	r3, #0
 8004abe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ac4:	1d3b      	adds	r3, r7, #4
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	4804      	ldr	r0, [pc, #16]	; (8004adc <MX_TIM3_Init+0xd4>)
 8004aca:	f007 fcf2 	bl	800c4b2 <LL_GPIO_Init>

}
 8004ace:	bf00      	nop
 8004ad0:	3750      	adds	r7, #80	; 0x50
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	40000400 	.word	0x40000400
 8004adc:	48000400 	.word	0x48000400

08004ae0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b086      	sub	sp, #24
 8004ae4:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004ae6:	1d3b      	adds	r3, r7, #4
 8004ae8:	2200      	movs	r2, #0
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	605a      	str	r2, [r3, #4]
 8004aee:	609a      	str	r2, [r3, #8]
 8004af0:	60da      	str	r2, [r3, #12]
 8004af2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8004af4:	2004      	movs	r0, #4
 8004af6:	f7ff fd23 	bl	8004540 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004afa:	f7ff fc7f 	bl	80043fc <__NVIC_GetPriorityGrouping>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2200      	movs	r2, #0
 8004b02:	2100      	movs	r1, #0
 8004b04:	4618      	mov	r0, r3
 8004b06:	f7ff fccf 	bl	80044a8 <NVIC_EncodePriority>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	201e      	movs	r0, #30
 8004b10:	f7ff fca0 	bl	8004454 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8004b14:	201e      	movs	r0, #30
 8004b16:	f7ff fc7f 	bl	8004418 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004b1a:	23a9      	movs	r3, #169	; 0xa9
 8004b1c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004b22:	23f9      	movs	r3, #249	; 0xf9
 8004b24:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004b26:	2300      	movs	r3, #0
 8004b28:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8004b2a:	1d3b      	adds	r3, r7, #4
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	480a      	ldr	r0, [pc, #40]	; (8004b58 <MX_TIM4_Init+0x78>)
 8004b30:	f008 f8cc 	bl	800cccc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8004b34:	4808      	ldr	r0, [pc, #32]	; (8004b58 <MX_TIM4_Init+0x78>)
 8004b36:	f7ff fd53 	bl	80045e0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	4806      	ldr	r0, [pc, #24]	; (8004b58 <MX_TIM4_Init+0x78>)
 8004b3e:	f7ff fe2d 	bl	800479c <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8004b42:	2100      	movs	r1, #0
 8004b44:	4804      	ldr	r0, [pc, #16]	; (8004b58 <MX_TIM4_Init+0x78>)
 8004b46:	f7ff fe3e 	bl	80047c6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8004b4a:	4803      	ldr	r0, [pc, #12]	; (8004b58 <MX_TIM4_Init+0x78>)
 8004b4c:	f7ff fe63 	bl	8004816 <LL_TIM_DisableMasterSlaveMode>

}
 8004b50:	bf00      	nop
 8004b52:	3718      	adds	r7, #24
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	40000800 	.word	0x40000800

08004b5c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b086      	sub	sp, #24
 8004b60:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004b62:	1d3b      	adds	r3, r7, #4
 8004b64:	2200      	movs	r2, #0
 8004b66:	601a      	str	r2, [r3, #0]
 8004b68:	605a      	str	r2, [r3, #4]
 8004b6a:	609a      	str	r2, [r3, #8]
 8004b6c:	60da      	str	r2, [r3, #12]
 8004b6e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8004b70:	2008      	movs	r0, #8
 8004b72:	f7ff fce5 	bl	8004540 <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004b76:	f7ff fc41 	bl	80043fc <__NVIC_GetPriorityGrouping>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	2100      	movs	r1, #0
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7ff fc91 	bl	80044a8 <NVIC_EncodePriority>
 8004b86:	4603      	mov	r3, r0
 8004b88:	4619      	mov	r1, r3
 8004b8a:	2032      	movs	r0, #50	; 0x32
 8004b8c:	f7ff fc62 	bl	8004454 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8004b90:	2032      	movs	r0, #50	; 0x32
 8004b92:	f7ff fc41 	bl	8004418 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004b96:	23a9      	movs	r3, #169	; 0xa9
 8004b98:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004b9e:	23f9      	movs	r3, #249	; 0xf9
 8004ba0:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8004ba6:	1d3b      	adds	r3, r7, #4
 8004ba8:	4619      	mov	r1, r3
 8004baa:	480a      	ldr	r0, [pc, #40]	; (8004bd4 <MX_TIM5_Init+0x78>)
 8004bac:	f008 f88e 	bl	800cccc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8004bb0:	4808      	ldr	r0, [pc, #32]	; (8004bd4 <MX_TIM5_Init+0x78>)
 8004bb2:	f7ff fd15 	bl	80045e0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	4806      	ldr	r0, [pc, #24]	; (8004bd4 <MX_TIM5_Init+0x78>)
 8004bba:	f7ff fdef 	bl	800479c <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8004bbe:	2100      	movs	r1, #0
 8004bc0:	4804      	ldr	r0, [pc, #16]	; (8004bd4 <MX_TIM5_Init+0x78>)
 8004bc2:	f7ff fe00 	bl	80047c6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8004bc6:	4803      	ldr	r0, [pc, #12]	; (8004bd4 <MX_TIM5_Init+0x78>)
 8004bc8:	f7ff fe25 	bl	8004816 <LL_TIM_DisableMasterSlaveMode>

}
 8004bcc:	bf00      	nop
 8004bce:	3718      	adds	r7, #24
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	40000c00 	.word	0x40000c00

08004bd8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b086      	sub	sp, #24
 8004bdc:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004bde:	1d3b      	adds	r3, r7, #4
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	605a      	str	r2, [r3, #4]
 8004be6:	609a      	str	r2, [r3, #8]
 8004be8:	60da      	str	r2, [r3, #12]
 8004bea:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8004bec:	2010      	movs	r0, #16
 8004bee:	f7ff fca7 	bl	8004540 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004bf2:	f7ff fc03 	bl	80043fc <__NVIC_GetPriorityGrouping>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f7ff fc53 	bl	80044a8 <NVIC_EncodePriority>
 8004c02:	4603      	mov	r3, r0
 8004c04:	4619      	mov	r1, r3
 8004c06:	2036      	movs	r0, #54	; 0x36
 8004c08:	f7ff fc24 	bl	8004454 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004c0c:	2036      	movs	r0, #54	; 0x36
 8004c0e:	f7ff fc03 	bl	8004418 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004c12:	23a9      	movs	r3, #169	; 0xa9
 8004c14:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004c16:	2300      	movs	r3, #0
 8004c18:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9999;
 8004c1a:	f242 730f 	movw	r3, #9999	; 0x270f
 8004c1e:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8004c20:	1d3b      	adds	r3, r7, #4
 8004c22:	4619      	mov	r1, r3
 8004c24:	4808      	ldr	r0, [pc, #32]	; (8004c48 <MX_TIM6_Init+0x70>)
 8004c26:	f008 f851 	bl	800cccc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8004c2a:	4807      	ldr	r0, [pc, #28]	; (8004c48 <MX_TIM6_Init+0x70>)
 8004c2c:	f7ff fcd8 	bl	80045e0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8004c30:	2100      	movs	r1, #0
 8004c32:	4805      	ldr	r0, [pc, #20]	; (8004c48 <MX_TIM6_Init+0x70>)
 8004c34:	f7ff fdc7 	bl	80047c6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8004c38:	4803      	ldr	r0, [pc, #12]	; (8004c48 <MX_TIM6_Init+0x70>)
 8004c3a:	f7ff fdec 	bl	8004816 <LL_TIM_DisableMasterSlaveMode>

}
 8004c3e:	bf00      	nop
 8004c40:	3718      	adds	r7, #24
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	40001000 	.word	0x40001000

08004c4c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b0a0      	sub	sp, #128	; 0x80
 8004c50:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004c52:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004c56:	2200      	movs	r2, #0
 8004c58:	601a      	str	r2, [r3, #0]
 8004c5a:	605a      	str	r2, [r3, #4]
 8004c5c:	609a      	str	r2, [r3, #8]
 8004c5e:	60da      	str	r2, [r3, #12]
 8004c60:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004c62:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004c66:	2220      	movs	r2, #32
 8004c68:	2100      	movs	r1, #0
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f008 fe5f 	bl	800d92e <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8004c70:	f107 031c 	add.w	r3, r7, #28
 8004c74:	2230      	movs	r2, #48	; 0x30
 8004c76:	2100      	movs	r1, #0
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f008 fe58 	bl	800d92e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c7e:	1d3b      	adds	r3, r7, #4
 8004c80:	2200      	movs	r2, #0
 8004c82:	601a      	str	r2, [r3, #0]
 8004c84:	605a      	str	r2, [r3, #4]
 8004c86:	609a      	str	r2, [r3, #8]
 8004c88:	60da      	str	r2, [r3, #12]
 8004c8a:	611a      	str	r2, [r3, #16]
 8004c8c:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8004c8e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004c92:	f7ff fc6d 	bl	8004570 <LL_APB2_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004c96:	2301      	movs	r3, #1
 8004c98:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	673b      	str	r3, [r7, #112]	; 0x70
  TIM_InitStruct.Autoreload = 849;
 8004ca0:	f240 3351 	movw	r3, #849	; 0x351
 8004ca4:	677b      	str	r3, [r7, #116]	; 0x74
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	67bb      	str	r3, [r7, #120]	; 0x78
  TIM_InitStruct.RepetitionCounter = 0;
 8004caa:	2300      	movs	r3, #0
 8004cac:	67fb      	str	r3, [r7, #124]	; 0x7c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8004cae:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	4837      	ldr	r0, [pc, #220]	; (8004d94 <MX_TIM8_Init+0x148>)
 8004cb6:	f008 f809 	bl	800cccc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 8004cba:	4836      	ldr	r0, [pc, #216]	; (8004d94 <MX_TIM8_Init+0x148>)
 8004cbc:	f7ff fc90 	bl	80045e0 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
 8004cc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cc4:	4833      	ldr	r0, [pc, #204]	; (8004d94 <MX_TIM8_Init+0x148>)
 8004cc6:	f7ff fd05 	bl	80046d4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004cca:	2360      	movs	r3, #96	; 0x60
 8004ccc:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_OC_InitStruct.CompareValue = 0;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	667b      	str	r3, [r7, #100]	; 0x64
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	66bb      	str	r3, [r7, #104]	; 0x68
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8004cea:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004cee:	461a      	mov	r2, r3
 8004cf0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cf4:	4827      	ldr	r0, [pc, #156]	; (8004d94 <MX_TIM8_Init+0x148>)
 8004cf6:	f008 f88b 	bl	800ce10 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH3);
 8004cfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cfe:	4825      	ldr	r0, [pc, #148]	; (8004d94 <MX_TIM8_Init+0x148>)
 8004d00:	f7ff fc90 	bl	8004624 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8004d04:	2100      	movs	r1, #0
 8004d06:	4823      	ldr	r0, [pc, #140]	; (8004d94 <MX_TIM8_Init+0x148>)
 8004d08:	f7ff fd5d 	bl	80047c6 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM8, LL_TIM_TRGO2_RESET);
 8004d0c:	2100      	movs	r1, #0
 8004d0e:	4821      	ldr	r0, [pc, #132]	; (8004d94 <MX_TIM8_Init+0x148>)
 8004d10:	f7ff fd6e 	bl	80047f0 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8004d14:	481f      	ldr	r0, [pc, #124]	; (8004d94 <MX_TIM8_Init+0x148>)
 8004d16:	f7ff fd7e 	bl	8004816 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8004d22:	2300      	movs	r3, #0
 8004d24:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8004d26:	2300      	movs	r3, #0
 8004d28:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8004d30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d34:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 8004d36:	2300      	movs	r3, #0
 8004d38:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8004d42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d46:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8004d50:	2300      	movs	r3, #0
 8004d52:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8004d54:	f107 031c 	add.w	r3, r7, #28
 8004d58:	4619      	mov	r1, r3
 8004d5a:	480e      	ldr	r0, [pc, #56]	; (8004d94 <MX_TIM8_Init+0x148>)
 8004d5c:	f008 f8a6 	bl	800ceac <LL_TIM_BDTR_Init>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004d60:	2002      	movs	r0, #2
 8004d62:	f7ff fbd5 	bl	8004510 <LL_AHB2_GRP1_EnableClock>
    /**TIM8 GPIO Configuration
    PB9     ------> TIM8_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8004d66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004d6c:	2302      	movs	r3, #2
 8004d6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004d70:	2300      	movs	r3, #0
 8004d72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004d74:	2300      	movs	r3, #0
 8004d76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8004d7c:	230a      	movs	r3, #10
 8004d7e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d80:	1d3b      	adds	r3, r7, #4
 8004d82:	4619      	mov	r1, r3
 8004d84:	4804      	ldr	r0, [pc, #16]	; (8004d98 <MX_TIM8_Init+0x14c>)
 8004d86:	f007 fb94 	bl	800c4b2 <LL_GPIO_Init>

}
 8004d8a:	bf00      	nop
 8004d8c:	3780      	adds	r7, #128	; 0x80
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	40013400 	.word	0x40013400
 8004d98:	48000400 	.word	0x48000400

08004d9c <TIMER_init>:

/* USER CODE BEGIN 1 */
void TIMER_init(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  //sensor encode gyro
  LL_TIM_EnableIT_UPDATE(TIM4);
 8004da0:	481a      	ldr	r0, [pc, #104]	; (8004e0c <TIMER_init+0x70>)
 8004da2:	f7ff fd58 	bl	8004856 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM4);
 8004da6:	4819      	ldr	r0, [pc, #100]	; (8004e0c <TIMER_init+0x70>)
 8004da8:	f7ff fbfa 	bl	80045a0 <LL_TIM_EnableCounter>
  //wall sensor
  LL_TIM_EnableIT_UPDATE(TIM5);
 8004dac:	4818      	ldr	r0, [pc, #96]	; (8004e10 <TIMER_init+0x74>)
 8004dae:	f7ff fd52 	bl	8004856 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM5);
 8004db2:	4817      	ldr	r0, [pc, #92]	; (8004e10 <TIMER_init+0x74>)
 8004db4:	f7ff fbf4 	bl	80045a0 <LL_TIM_EnableCounter>
  //batt_LV
  LL_TIM_EnableIT_UPDATE(TIM6);
 8004db8:	4816      	ldr	r0, [pc, #88]	; (8004e14 <TIMER_init+0x78>)
 8004dba:	f7ff fd4c 	bl	8004856 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM6);
 8004dbe:	4815      	ldr	r0, [pc, #84]	; (8004e14 <TIMER_init+0x78>)
 8004dc0:	f7ff fbee 	bl	80045a0 <LL_TIM_EnableCounter>
  //motor
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8004dc4:	2110      	movs	r1, #16
 8004dc6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004dca:	f7ff fc19 	bl	8004600 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM2);
 8004dce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004dd2:	f7ff fbe5 	bl	80045a0 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH2);
 8004dd6:	2110      	movs	r1, #16
 8004dd8:	480f      	ldr	r0, [pc, #60]	; (8004e18 <TIMER_init+0x7c>)
 8004dda:	f7ff fc11 	bl	8004600 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM3);
 8004dde:	480e      	ldr	r0, [pc, #56]	; (8004e18 <TIMER_init+0x7c>)
 8004de0:	f7ff fbde 	bl	80045a0 <LL_TIM_EnableCounter>
  //fan
  LL_TIM_EnableAllOutputs(TIM8);
 8004de4:	480d      	ldr	r0, [pc, #52]	; (8004e1c <TIMER_init+0x80>)
 8004de6:	f7ff fd26 	bl	8004836 <LL_TIM_EnableAllOutputs>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3);
 8004dea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004dee:	480b      	ldr	r0, [pc, #44]	; (8004e1c <TIMER_init+0x80>)
 8004df0:	f7ff fc06 	bl	8004600 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM8);
 8004df4:	4809      	ldr	r0, [pc, #36]	; (8004e1c <TIMER_init+0x80>)
 8004df6:	f7ff fbd3 	bl	80045a0 <LL_TIM_EnableCounter>
  //ctrl
  LL_TIM_EnableIT_UPDATE(TIM1);
 8004dfa:	4809      	ldr	r0, [pc, #36]	; (8004e20 <TIMER_init+0x84>)
 8004dfc:	f7ff fd2b 	bl	8004856 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM1);
 8004e00:	4807      	ldr	r0, [pc, #28]	; (8004e20 <TIMER_init+0x84>)
 8004e02:	f7ff fbcd 	bl	80045a0 <LL_TIM_EnableCounter>
}
 8004e06:	bf00      	nop
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	40000800 	.word	0x40000800
 8004e10:	40000c00 	.word	0x40000c00
 8004e14:	40001000 	.word	0x40001000
 8004e18:	40000400 	.word	0x40000400
 8004e1c:	40013400 	.word	0x40013400
 8004e20:	40012c00 	.word	0x40012c00

08004e24 <Enable_TIM2>:

void Enable_TIM2(void){
 8004e24:	b580      	push	{r7, lr}
 8004e26:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM2);
 8004e28:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004e2c:	f7ff fbb8 	bl	80045a0 <LL_TIM_EnableCounter>
}
 8004e30:	bf00      	nop
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <Enable_TIM3>:

void Disable_TIM2(void){
  LL_TIM_DisableCounter(TIM2);
}

void Enable_TIM3(void){
 8004e34:	b580      	push	{r7, lr}
 8004e36:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM3);
 8004e38:	4802      	ldr	r0, [pc, #8]	; (8004e44 <Enable_TIM3+0x10>)
 8004e3a:	f7ff fbb1 	bl	80045a0 <LL_TIM_EnableCounter>
}
 8004e3e:	bf00      	nop
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	40000400 	.word	0x40000400

08004e48 <Set_DutyTIM2>:

void Disable_TIM3(void){
  LL_TIM_DisableCounter(TIM3);
}

void Set_DutyTIM2(uint16_t duty){
 8004e48:	b590      	push	{r4, r7, lr}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	4603      	mov	r3, r0
 8004e50:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004e52:	88fb      	ldrh	r3, [r7, #6]
 8004e54:	ee07 3a90 	vmov	s15, r3
 8004e58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e5c:	ee17 0a90 	vmov	r0, s15
 8004e60:	f7fb fb9a 	bl	8000598 <__aeabi_f2d>
 8004e64:	f04f 0200 	mov.w	r2, #0
 8004e68:	4b15      	ldr	r3, [pc, #84]	; (8004ec0 <Set_DutyTIM2+0x78>)
 8004e6a:	f7fb fd17 	bl	800089c <__aeabi_ddiv>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	460c      	mov	r4, r1
 8004e72:	4618      	mov	r0, r3
 8004e74:	4621      	mov	r1, r4
 8004e76:	a310      	add	r3, pc, #64	; (adr r3, 8004eb8 <Set_DutyTIM2+0x70>)
 8004e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7c:	f7fb fbe4 	bl	8000648 <__aeabi_dmul>
 8004e80:	4603      	mov	r3, r0
 8004e82:	460c      	mov	r4, r1
 8004e84:	4618      	mov	r0, r3
 8004e86:	4621      	mov	r1, r4
 8004e88:	f7fb feb6 	bl	8000bf8 <__aeabi_d2uiz>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004e90:	89fb      	ldrh	r3, [r7, #14]
 8004e92:	f240 3251 	movw	r2, #849	; 0x351
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d902      	bls.n	8004ea0 <Set_DutyTIM2+0x58>
    compare = 849;
 8004e9a:	f240 3351 	movw	r3, #849	; 0x351
 8004e9e:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM2,compare);
 8004ea0:	89fb      	ldrh	r3, [r7, #14]
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004ea8:	f7ff fc6a 	bl	8004780 <LL_TIM_OC_SetCompareCH2>
}
 8004eac:	bf00      	nop
 8004eae:	3714      	adds	r7, #20
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd90      	pop	{r4, r7, pc}
 8004eb4:	f3af 8000 	nop.w
 8004eb8:	00000000 	.word	0x00000000
 8004ebc:	408a8800 	.word	0x408a8800
 8004ec0:	408f4000 	.word	0x408f4000
 8004ec4:	00000000 	.word	0x00000000

08004ec8 <Set_DutyTIM3>:

void Set_DutyTIM3(uint16_t duty){
 8004ec8:	b590      	push	{r4, r7, lr}
 8004eca:	b085      	sub	sp, #20
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	4603      	mov	r3, r0
 8004ed0:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004ed2:	88fb      	ldrh	r3, [r7, #6]
 8004ed4:	ee07 3a90 	vmov	s15, r3
 8004ed8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004edc:	ee17 0a90 	vmov	r0, s15
 8004ee0:	f7fb fb5a 	bl	8000598 <__aeabi_f2d>
 8004ee4:	f04f 0200 	mov.w	r2, #0
 8004ee8:	4b15      	ldr	r3, [pc, #84]	; (8004f40 <Set_DutyTIM3+0x78>)
 8004eea:	f7fb fcd7 	bl	800089c <__aeabi_ddiv>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	460c      	mov	r4, r1
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	4621      	mov	r1, r4
 8004ef6:	a310      	add	r3, pc, #64	; (adr r3, 8004f38 <Set_DutyTIM3+0x70>)
 8004ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efc:	f7fb fba4 	bl	8000648 <__aeabi_dmul>
 8004f00:	4603      	mov	r3, r0
 8004f02:	460c      	mov	r4, r1
 8004f04:	4618      	mov	r0, r3
 8004f06:	4621      	mov	r1, r4
 8004f08:	f7fb fe76 	bl	8000bf8 <__aeabi_d2uiz>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004f10:	89fb      	ldrh	r3, [r7, #14]
 8004f12:	f240 3251 	movw	r2, #849	; 0x351
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d902      	bls.n	8004f20 <Set_DutyTIM3+0x58>
    compare = 849;
 8004f1a:	f240 3351 	movw	r3, #849	; 0x351
 8004f1e:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM3,compare);
 8004f20:	89fb      	ldrh	r3, [r7, #14]
 8004f22:	4619      	mov	r1, r3
 8004f24:	4807      	ldr	r0, [pc, #28]	; (8004f44 <Set_DutyTIM3+0x7c>)
 8004f26:	f7ff fc2b 	bl	8004780 <LL_TIM_OC_SetCompareCH2>
}
 8004f2a:	bf00      	nop
 8004f2c:	3714      	adds	r7, #20
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd90      	pop	{r4, r7, pc}
 8004f32:	bf00      	nop
 8004f34:	f3af 8000 	nop.w
 8004f38:	00000000 	.word	0x00000000
 8004f3c:	408a8800 	.word	0x408a8800
 8004f40:	408f4000 	.word	0x408f4000
 8004f44:	40000400 	.word	0x40000400

08004f48 <LL_DMA_SetDataTransferDirection>:
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b087      	sub	sp, #28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004f58:	4a0e      	ldr	r2, [pc, #56]	; (8004f94 <LL_DMA_SetDataTransferDirection+0x4c>)
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	461a      	mov	r2, r3
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	4413      	add	r3, r2
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f6c:	f023 0310 	bic.w	r3, r3, #16
 8004f70:	4908      	ldr	r1, [pc, #32]	; (8004f94 <LL_DMA_SetDataTransferDirection+0x4c>)
 8004f72:	68ba      	ldr	r2, [r7, #8]
 8004f74:	440a      	add	r2, r1
 8004f76:	7812      	ldrb	r2, [r2, #0]
 8004f78:	4611      	mov	r1, r2
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	440a      	add	r2, r1
 8004f7e:	4611      	mov	r1, r2
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	600b      	str	r3, [r1, #0]
}
 8004f86:	bf00      	nop
 8004f88:	371c      	adds	r7, #28
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop
 8004f94:	08014e58 	.word	0x08014e58

08004f98 <LL_DMA_SetMode>:
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b087      	sub	sp, #28
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8004fa8:	4a0d      	ldr	r2, [pc, #52]	; (8004fe0 <LL_DMA_SetMode+0x48>)
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	4413      	add	r3, r2
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f023 0220 	bic.w	r2, r3, #32
 8004fbc:	4908      	ldr	r1, [pc, #32]	; (8004fe0 <LL_DMA_SetMode+0x48>)
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	440b      	add	r3, r1
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	440b      	add	r3, r1
 8004fca:	4619      	mov	r1, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	600b      	str	r3, [r1, #0]
}
 8004fd2:	bf00      	nop
 8004fd4:	371c      	adds	r7, #28
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	08014e58 	.word	0x08014e58

08004fe4 <LL_DMA_SetPeriphIncMode>:
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b087      	sub	sp, #28
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8004ff4:	4a0d      	ldr	r2, [pc, #52]	; (800502c <LL_DMA_SetPeriphIncMode+0x48>)
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	4413      	add	r3, r2
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005008:	4908      	ldr	r1, [pc, #32]	; (800502c <LL_DMA_SetPeriphIncMode+0x48>)
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	440b      	add	r3, r1
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	4619      	mov	r1, r3
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	440b      	add	r3, r1
 8005016:	4619      	mov	r1, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4313      	orrs	r3, r2
 800501c:	600b      	str	r3, [r1, #0]
}
 800501e:	bf00      	nop
 8005020:	371c      	adds	r7, #28
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	08014e58 	.word	0x08014e58

08005030 <LL_DMA_SetMemoryIncMode>:
{
 8005030:	b480      	push	{r7}
 8005032:	b087      	sub	sp, #28
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8005040:	4a0d      	ldr	r2, [pc, #52]	; (8005078 <LL_DMA_SetMemoryIncMode+0x48>)
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	4413      	add	r3, r2
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	461a      	mov	r2, r3
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	4413      	add	r3, r2
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005054:	4908      	ldr	r1, [pc, #32]	; (8005078 <LL_DMA_SetMemoryIncMode+0x48>)
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	440b      	add	r3, r1
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	4619      	mov	r1, r3
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	440b      	add	r3, r1
 8005062:	4619      	mov	r1, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4313      	orrs	r3, r2
 8005068:	600b      	str	r3, [r1, #0]
}
 800506a:	bf00      	nop
 800506c:	371c      	adds	r7, #28
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
 8005076:	bf00      	nop
 8005078:	08014e58 	.word	0x08014e58

0800507c <LL_DMA_SetPeriphSize>:
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 800508c:	4a0d      	ldr	r2, [pc, #52]	; (80050c4 <LL_DMA_SetPeriphSize+0x48>)
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	4413      	add	r3, r2
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	461a      	mov	r2, r3
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	4413      	add	r3, r2
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050a0:	4908      	ldr	r1, [pc, #32]	; (80050c4 <LL_DMA_SetPeriphSize+0x48>)
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	440b      	add	r3, r1
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	4619      	mov	r1, r3
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	440b      	add	r3, r1
 80050ae:	4619      	mov	r1, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	600b      	str	r3, [r1, #0]
}
 80050b6:	bf00      	nop
 80050b8:	371c      	adds	r7, #28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	08014e58 	.word	0x08014e58

080050c8 <LL_DMA_SetMemorySize>:
{
 80050c8:	b480      	push	{r7}
 80050ca:	b087      	sub	sp, #28
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 80050d8:	4a0d      	ldr	r2, [pc, #52]	; (8005110 <LL_DMA_SetMemorySize+0x48>)
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	4413      	add	r3, r2
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	461a      	mov	r2, r3
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	4413      	add	r3, r2
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80050ec:	4908      	ldr	r1, [pc, #32]	; (8005110 <LL_DMA_SetMemorySize+0x48>)
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	440b      	add	r3, r1
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	4619      	mov	r1, r3
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	440b      	add	r3, r1
 80050fa:	4619      	mov	r1, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4313      	orrs	r3, r2
 8005100:	600b      	str	r3, [r1, #0]
}
 8005102:	bf00      	nop
 8005104:	371c      	adds	r7, #28
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	08014e58 	.word	0x08014e58

08005114 <LL_DMA_SetChannelPriorityLevel>:
{
 8005114:	b480      	push	{r7}
 8005116:	b087      	sub	sp, #28
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8005124:	4a0d      	ldr	r2, [pc, #52]	; (800515c <LL_DMA_SetChannelPriorityLevel+0x48>)
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	4413      	add	r3, r2
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	461a      	mov	r2, r3
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	4413      	add	r3, r2
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005138:	4908      	ldr	r1, [pc, #32]	; (800515c <LL_DMA_SetChannelPriorityLevel+0x48>)
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	440b      	add	r3, r1
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	4619      	mov	r1, r3
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	440b      	add	r3, r1
 8005146:	4619      	mov	r1, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4313      	orrs	r3, r2
 800514c:	600b      	str	r3, [r1, #0]
}
 800514e:	bf00      	nop
 8005150:	371c      	adds	r7, #28
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	08014e58 	.word	0x08014e58

08005160 <LL_DMA_SetPeriphRequest>:
{
 8005160:	b480      	push	{r7}
 8005162:	b087      	sub	sp, #28
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	0a9b      	lsrs	r3, r3, #10
 8005170:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005174:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8005178:	00db      	lsls	r3, r3, #3
 800517a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	4413      	add	r3, r2
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005188:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005192:	68ba      	ldr	r2, [r7, #8]
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	4413      	add	r3, r2
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800519e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	430a      	orrs	r2, r1
 80051a6:	601a      	str	r2, [r3, #0]
}
 80051a8:	bf00      	nop
 80051aa:	371c      	adds	r7, #28
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <LL_AHB2_GRP1_EnableClock>:
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80051bc:	4b08      	ldr	r3, [pc, #32]	; (80051e0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80051be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80051c0:	4907      	ldr	r1, [pc, #28]	; (80051e0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80051c8:	4b05      	ldr	r3, [pc, #20]	; (80051e0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80051ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4013      	ands	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80051d2:	68fb      	ldr	r3, [r7, #12]
}
 80051d4:	bf00      	nop
 80051d6:	3714      	adds	r7, #20
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	40021000 	.word	0x40021000

080051e4 <LL_APB2_GRP1_EnableClock>:
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80051ec:	4b08      	ldr	r3, [pc, #32]	; (8005210 <LL_APB2_GRP1_EnableClock+0x2c>)
 80051ee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80051f0:	4907      	ldr	r1, [pc, #28]	; (8005210 <LL_APB2_GRP1_EnableClock+0x2c>)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80051f8:	4b05      	ldr	r3, [pc, #20]	; (8005210 <LL_APB2_GRP1_EnableClock+0x2c>)
 80051fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4013      	ands	r3, r2
 8005200:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005202:	68fb      	ldr	r3, [r7, #12]
}
 8005204:	bf00      	nop
 8005206:	3714      	adds	r7, #20
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr
 8005210:	40021000 	.word	0x40021000

08005214 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f043 0201 	orr.w	r2, r3, #1
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	601a      	str	r2, [r3, #0]
}
 8005228:	bf00      	nop
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	601a      	str	r2, [r3, #0]
}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	075b      	lsls	r3, r3, #29
 800526a:	431a      	orrs	r2, r3
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	609a      	str	r2, [r3, #8]
}
 8005270:	bf00      	nop
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	065b      	lsls	r3, r3, #25
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	609a      	str	r2, [r3, #8]
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	609a      	str	r2, [r3, #8]
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	69db      	ldr	r3, [r3, #28]
 80052dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052e0:	2b80      	cmp	r3, #128	; 0x80
 80052e2:	d101      	bne.n	80052e8 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 80052e4:	2301      	movs	r3, #1
 80052e6:	e000      	b.n	80052ea <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	370c      	adds	r7, #12
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr

080052f6 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80052f6:	b480      	push	{r7}
 80052f8:	b083      	sub	sp, #12
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	69db      	ldr	r3, [r3, #28]
 8005302:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005306:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800530a:	d101      	bne.n	8005310 <LL_USART_IsActiveFlag_TEACK+0x1a>
 800530c:	2301      	movs	r3, #1
 800530e:	e000      	b.n	8005312 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8005310:	2300      	movs	r3, #0
}
 8005312:	4618      	mov	r0, r3
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr

0800531e <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 800531e:	b480      	push	{r7}
 8005320:	b083      	sub	sp, #12
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800532e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005332:	d101      	bne.n	8005338 <LL_USART_IsActiveFlag_REACK+0x1a>
 8005334:	2301      	movs	r3, #1
 8005336:	e000      	b.n	800533a <LL_USART_IsActiveFlag_REACK+0x1c>
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	370c      	adds	r7, #12
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8005346:	b480      	push	{r7}
 8005348:	b083      	sub	sp, #12
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
 800534e:	460b      	mov	r3, r1
 8005350:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8005352:	78fa      	ldrb	r2, [r7, #3]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b08e      	sub	sp, #56	; 0x38
 8005368:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800536a:	f107 0318 	add.w	r3, r7, #24
 800536e:	2220      	movs	r2, #32
 8005370:	2100      	movs	r1, #0
 8005372:	4618      	mov	r0, r3
 8005374:	f008 fadb 	bl	800d92e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005378:	463b      	mov	r3, r7
 800537a:	2200      	movs	r2, #0
 800537c:	601a      	str	r2, [r3, #0]
 800537e:	605a      	str	r2, [r3, #4]
 8005380:	609a      	str	r2, [r3, #8]
 8005382:	60da      	str	r2, [r3, #12]
 8005384:	611a      	str	r2, [r3, #16]
 8005386:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8005388:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800538c:	f7ff ff2a 	bl	80051e4 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005390:	2001      	movs	r0, #1
 8005392:	f7ff ff0f 	bl	80051b4 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8005396:	f44f 7300 	mov.w	r3, #512	; 0x200
 800539a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800539c:	2302      	movs	r3, #2
 800539e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80053a0:	2300      	movs	r3, #0
 80053a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80053a4:	2300      	movs	r3, #0
 80053a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80053a8:	2300      	movs	r3, #0
 80053aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80053ac:	2307      	movs	r3, #7
 80053ae:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053b0:	463b      	mov	r3, r7
 80053b2:	4619      	mov	r1, r3
 80053b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053b8:	f007 f87b 	bl	800c4b2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80053bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053c0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80053c2:	2302      	movs	r3, #2
 80053c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80053c6:	2300      	movs	r3, #0
 80053c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80053ca:	2300      	movs	r3, #0
 80053cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80053ce:	2300      	movs	r3, #0
 80053d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80053d2:	2307      	movs	r3, #7
 80053d4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053d6:	463b      	mov	r3, r7
 80053d8:	4619      	mov	r1, r3
 80053da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053de:	f007 f868 	bl	800c4b2 <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_5, LL_DMAMUX_REQ_USART1_RX);
 80053e2:	2218      	movs	r2, #24
 80053e4:	2104      	movs	r1, #4
 80053e6:	4843      	ldr	r0, [pc, #268]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 80053e8:	f7ff feba 	bl	8005160 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80053ec:	2200      	movs	r2, #0
 80053ee:	2104      	movs	r1, #4
 80053f0:	4840      	ldr	r0, [pc, #256]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 80053f2:	f7ff fda9 	bl	8004f48 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PRIORITY_LOW);
 80053f6:	2200      	movs	r2, #0
 80053f8:	2104      	movs	r1, #4
 80053fa:	483e      	ldr	r0, [pc, #248]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 80053fc:	f7ff fe8a 	bl	8005114 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MODE_NORMAL);
 8005400:	2200      	movs	r2, #0
 8005402:	2104      	movs	r1, #4
 8005404:	483b      	ldr	r0, [pc, #236]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 8005406:	f7ff fdc7 	bl	8004f98 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PERIPH_NOINCREMENT);
 800540a:	2200      	movs	r2, #0
 800540c:	2104      	movs	r1, #4
 800540e:	4839      	ldr	r0, [pc, #228]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 8005410:	f7ff fde8 	bl	8004fe4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MEMORY_INCREMENT);
 8005414:	2280      	movs	r2, #128	; 0x80
 8005416:	2104      	movs	r1, #4
 8005418:	4836      	ldr	r0, [pc, #216]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 800541a:	f7ff fe09 	bl	8005030 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PDATAALIGN_BYTE);
 800541e:	2200      	movs	r2, #0
 8005420:	2104      	movs	r1, #4
 8005422:	4834      	ldr	r0, [pc, #208]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 8005424:	f7ff fe2a 	bl	800507c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MDATAALIGN_BYTE);
 8005428:	2200      	movs	r2, #0
 800542a:	2104      	movs	r1, #4
 800542c:	4831      	ldr	r0, [pc, #196]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 800542e:	f7ff fe4b 	bl	80050c8 <LL_DMA_SetMemorySize>

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_6, LL_DMAMUX_REQ_USART1_TX);
 8005432:	2219      	movs	r2, #25
 8005434:	2105      	movs	r1, #5
 8005436:	482f      	ldr	r0, [pc, #188]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 8005438:	f7ff fe92 	bl	8005160 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800543c:	2210      	movs	r2, #16
 800543e:	2105      	movs	r1, #5
 8005440:	482c      	ldr	r0, [pc, #176]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 8005442:	f7ff fd81 	bl	8004f48 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 8005446:	2200      	movs	r2, #0
 8005448:	2105      	movs	r1, #5
 800544a:	482a      	ldr	r0, [pc, #168]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 800544c:	f7ff fe62 	bl	8005114 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8005450:	2200      	movs	r2, #0
 8005452:	2105      	movs	r1, #5
 8005454:	4827      	ldr	r0, [pc, #156]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 8005456:	f7ff fd9f 	bl	8004f98 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 800545a:	2200      	movs	r2, #0
 800545c:	2105      	movs	r1, #5
 800545e:	4825      	ldr	r0, [pc, #148]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 8005460:	f7ff fdc0 	bl	8004fe4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8005464:	2280      	movs	r2, #128	; 0x80
 8005466:	2105      	movs	r1, #5
 8005468:	4822      	ldr	r0, [pc, #136]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 800546a:	f7ff fde1 	bl	8005030 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800546e:	2200      	movs	r2, #0
 8005470:	2105      	movs	r1, #5
 8005472:	4820      	ldr	r0, [pc, #128]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 8005474:	f7ff fe02 	bl	800507c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8005478:	2200      	movs	r2, #0
 800547a:	2105      	movs	r1, #5
 800547c:	481d      	ldr	r0, [pc, #116]	; (80054f4 <MX_USART1_UART_Init+0x190>)
 800547e:	f7ff fe23 	bl	80050c8 <LL_DMA_SetMemorySize>

  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8005482:	2300      	movs	r3, #0
 8005484:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 8005486:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800548a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800548c:	2300      	movs	r3, #0
 800548e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8005490:	2300      	movs	r3, #0
 8005492:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8005494:	2300      	movs	r3, #0
 8005496:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8005498:	230c      	movs	r3, #12
 800549a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800549c:	2300      	movs	r3, #0
 800549e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80054a0:	2300      	movs	r3, #0
 80054a2:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 80054a4:	f107 0318 	add.w	r3, r7, #24
 80054a8:	4619      	mov	r1, r3
 80054aa:	4813      	ldr	r0, [pc, #76]	; (80054f8 <MX_USART1_UART_Init+0x194>)
 80054ac:	f008 f926 	bl	800d6fc <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 80054b0:	2100      	movs	r1, #0
 80054b2:	4811      	ldr	r0, [pc, #68]	; (80054f8 <MX_USART1_UART_Init+0x194>)
 80054b4:	f7ff fece 	bl	8005254 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 80054b8:	2100      	movs	r1, #0
 80054ba:	480f      	ldr	r0, [pc, #60]	; (80054f8 <MX_USART1_UART_Init+0x194>)
 80054bc:	f7ff fede 	bl	800527c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 80054c0:	480d      	ldr	r0, [pc, #52]	; (80054f8 <MX_USART1_UART_Init+0x194>)
 80054c2:	f7ff feb7 	bl	8005234 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 80054c6:	480c      	ldr	r0, [pc, #48]	; (80054f8 <MX_USART1_UART_Init+0x194>)
 80054c8:	f7ff feec 	bl	80052a4 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 80054cc:	480a      	ldr	r0, [pc, #40]	; (80054f8 <MX_USART1_UART_Init+0x194>)
 80054ce:	f7ff fea1 	bl	8005214 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 80054d2:	bf00      	nop
 80054d4:	4808      	ldr	r0, [pc, #32]	; (80054f8 <MX_USART1_UART_Init+0x194>)
 80054d6:	f7ff ff0e 	bl	80052f6 <LL_USART_IsActiveFlag_TEACK>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d0f9      	beq.n	80054d4 <MX_USART1_UART_Init+0x170>
 80054e0:	4805      	ldr	r0, [pc, #20]	; (80054f8 <MX_USART1_UART_Init+0x194>)
 80054e2:	f7ff ff1c 	bl	800531e <LL_USART_IsActiveFlag_REACK>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d0f3      	beq.n	80054d4 <MX_USART1_UART_Init+0x170>
  {
  }

}
 80054ec:	bf00      	nop
 80054ee:	3738      	adds	r7, #56	; 0x38
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	40020000 	.word	0x40020000
 80054f8:	40013800 	.word	0x40013800

080054fc <USART_TransmitByte>:

/* USER CODE BEGIN 1 */
void USART_TransmitByte(uint8_t ch){
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	4603      	mov	r3, r0
 8005504:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART1,ch);
 8005506:	79fb      	ldrb	r3, [r7, #7]
 8005508:	4619      	mov	r1, r3
 800550a:	4807      	ldr	r0, [pc, #28]	; (8005528 <USART_TransmitByte+0x2c>)
 800550c:	f7ff ff1b 	bl	8005346 <LL_USART_TransmitData8>
	while(LL_USART_IsActiveFlag_TXE(USART1)==0);
 8005510:	bf00      	nop
 8005512:	4805      	ldr	r0, [pc, #20]	; (8005528 <USART_TransmitByte+0x2c>)
 8005514:	f7ff fedc 	bl	80052d0 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d0f9      	beq.n	8005512 <USART_TransmitByte+0x16>
}
 800551e:	bf00      	nop
 8005520:	3708      	adds	r7, #8
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	40013800 	.word	0x40013800

0800552c <Get_NowDist>:

float Get_NowSpeed(void){
	return f_NowSpeed;
}

float Get_NowDist(void){
 800552c:	b480      	push	{r7}
 800552e:	af00      	add	r7, sp, #0
	return f_NowDist;
 8005530:	4b04      	ldr	r3, [pc, #16]	; (8005544 <Get_NowDist+0x18>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	ee07 3a90 	vmov	s15, r3
}
 8005538:	eeb0 0a67 	vmov.f32	s0, s15
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr
 8005544:	20000248 	.word	0x20000248

08005548 <Set_TrgtSpeed>:

float Get_TrgtSpeed(void){
	return f_TrgtSpeed;
}

void Set_TrgtSpeed(float speed){
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	ed87 0a01 	vstr	s0, [r7, #4]
	f_TrgtSpeed = speed;
 8005552:	4a04      	ldr	r2, [pc, #16]	; (8005564 <Set_TrgtSpeed+0x1c>)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6013      	str	r3, [r2, #0]
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr
 8005564:	20000230 	.word	0x20000230

08005568 <Get_NowAngle>:

float Get_NowAngle(void){
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
	return f_NowAngle;
 800556c:	4b04      	ldr	r3, [pc, #16]	; (8005580 <Get_NowAngle+0x18>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	ee07 3a90 	vmov	s15, r3
}
 8005574:	eeb0 0a67 	vmov.f32	s0, s15
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr
 8005580:	20000278 	.word	0x20000278

08005584 <Get_TrgtAngleS>:
float Get_TrgtAngleS(void){
 8005584:	b480      	push	{r7}
 8005586:	af00      	add	r7, sp, #0
	return f_TrgtAngleS;
 8005588:	4b04      	ldr	r3, [pc, #16]	; (800559c <Get_TrgtAngleS+0x18>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	ee07 3a90 	vmov	s15, r3
}
 8005590:	eeb0 0a67 	vmov.f32	s0, s15
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr
 800559c:	20000264 	.word	0x20000264

080055a0 <INTC_sys>:

void INTC_sys(void)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
	Msec_in++;					// msec
 80055a4:	4b14      	ldr	r3, [pc, #80]	; (80055f8 <INTC_sys+0x58>)
 80055a6:	881b      	ldrh	r3, [r3, #0]
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	3301      	adds	r3, #1
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	4b12      	ldr	r3, [pc, #72]	; (80055f8 <INTC_sys+0x58>)
 80055b0:	801a      	strh	r2, [r3, #0]
	if( Msec_in > 999 ){		// msec  sec
 80055b2:	4b11      	ldr	r3, [pc, #68]	; (80055f8 <INTC_sys+0x58>)
 80055b4:	881b      	ldrh	r3, [r3, #0]
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055bc:	d309      	bcc.n	80055d2 <INTC_sys+0x32>
		Msec_in  = 0;
 80055be:	4b0e      	ldr	r3, [pc, #56]	; (80055f8 <INTC_sys+0x58>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	801a      	strh	r2, [r3, #0]
		Sec_in++;
 80055c4:	4b0d      	ldr	r3, [pc, #52]	; (80055fc <INTC_sys+0x5c>)
 80055c6:	781b      	ldrb	r3, [r3, #0]
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	3301      	adds	r3, #1
 80055cc:	b2da      	uxtb	r2, r3
 80055ce:	4b0b      	ldr	r3, [pc, #44]	; (80055fc <INTC_sys+0x5c>)
 80055d0:	701a      	strb	r2, [r3, #0]
	}
	if( Sec_in > 59 ){			// sec  min
 80055d2:	4b0a      	ldr	r3, [pc, #40]	; (80055fc <INTC_sys+0x5c>)
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	2b3b      	cmp	r3, #59	; 0x3b
 80055da:	d909      	bls.n	80055f0 <INTC_sys+0x50>
		Sec_in = 0;
 80055dc:	4b07      	ldr	r3, [pc, #28]	; (80055fc <INTC_sys+0x5c>)
 80055de:	2200      	movs	r2, #0
 80055e0:	701a      	strb	r2, [r3, #0]
		Min_in++;
 80055e2:	4b07      	ldr	r3, [pc, #28]	; (8005600 <INTC_sys+0x60>)
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	3301      	adds	r3, #1
 80055ea:	b2da      	uxtb	r2, r3
 80055ec:	4b04      	ldr	r3, [pc, #16]	; (8005600 <INTC_sys+0x60>)
 80055ee:	701a      	strb	r2, [r3, #0]
	}

	CTRL_pol();
 80055f0:	f001 fc26 	bl	8006e40 <CTRL_pol>
}
 80055f4:	bf00      	nop
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	200006e4 	.word	0x200006e4
 80055fc:	200002b8 	.word	0x200002b8
 8005600:	200002b4 	.word	0x200002b4

08005604 <CTRL_sta>:

void CTRL_sta( void )
{
 8005604:	b480      	push	{r7}
 8005606:	af00      	add	r7, sp, #0
	uc_CtrlFlag = TRUE;
 8005608:	4b03      	ldr	r3, [pc, #12]	; (8005618 <CTRL_sta+0x14>)
 800560a:	2201      	movs	r2, #1
 800560c:	701a      	strb	r2, [r3, #0]
}
 800560e:	bf00      	nop
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr
 8005618:	20000218 	.word	0x20000218

0800561c <CTRL_stop>:

void CTRL_stop( void )
{
 800561c:	b580      	push	{r7, lr}
 800561e:	af00      	add	r7, sp, #0
	uc_CtrlFlag = FALSE;
 8005620:	4b05      	ldr	r3, [pc, #20]	; (8005638 <CTRL_stop+0x1c>)
 8005622:	2200      	movs	r2, #0
 8005624:	701a      	strb	r2, [r3, #0]
	DCM_brakeMot( DCM_R );		// 
 8005626:	2000      	movs	r0, #0
 8005628:	f001 fe8e 	bl	8007348 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 800562c:	2001      	movs	r0, #1
 800562e:	f001 fe8b 	bl	8007348 <DCM_brakeMot>
}
 8005632:	bf00      	nop
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	20000218 	.word	0x20000218

0800563c <CTRL_clrData>:

void CTRL_clrData( void )
{
 800563c:	b480      	push	{r7}
 800563e:	af00      	add	r7, sp, #0
//	recv_spi_encoder();								// 
//	ENC_R_CNT_old	= ENC_R_CNT;
//	ENC_L_CNT_old	= ENC_L_CNT;
//	ENC_setref();
	l_CntR			= 0;						// 
 8005640:	4b28      	ldr	r3, [pc, #160]	; (80056e4 <CTRL_clrData+0xa8>)
 8005642:	2200      	movs	r2, #0
 8005644:	601a      	str	r2, [r3, #0]
	l_CntL			= 0;						// 
 8005646:	4b28      	ldr	r3, [pc, #160]	; (80056e8 <CTRL_clrData+0xac>)
 8005648:	2200      	movs	r2, #0
 800564a:	601a      	str	r2, [r3, #0]

	/*  */
	f_NowDist 		= 0;						// 
 800564c:	4b27      	ldr	r3, [pc, #156]	; (80056ec <CTRL_clrData+0xb0>)
 800564e:	f04f 0200 	mov.w	r2, #0
 8005652:	601a      	str	r2, [r3, #0]
	f_NowDistR 		= 0;
 8005654:	4b26      	ldr	r3, [pc, #152]	; (80056f0 <CTRL_clrData+0xb4>)
 8005656:	f04f 0200 	mov.w	r2, #0
 800565a:	601a      	str	r2, [r3, #0]
	f_NowDistL 		= 0;
 800565c:	4b25      	ldr	r3, [pc, #148]	; (80056f4 <CTRL_clrData+0xb8>)
 800565e:	f04f 0200 	mov.w	r2, #0
 8005662:	601a      	str	r2, [r3, #0]
	f_NowSpeed		= 0;						// []    [mm/s]			1[msec]
 8005664:	4b24      	ldr	r3, [pc, #144]	; (80056f8 <CTRL_clrData+0xbc>)
 8005666:	f04f 0200 	mov.w	r2, #0
 800566a:	601a      	str	r2, [r3, #0]
	f_NowAngle		= 0;						// []   					1[msec]
 800566c:	4b23      	ldr	r3, [pc, #140]	; (80056fc <CTRL_clrData+0xc0>)
 800566e:	f04f 0200 	mov.w	r2, #0
 8005672:	601a      	str	r2, [r3, #0]
	s_GyroVal		= 0;						// 
 8005674:	4b22      	ldr	r3, [pc, #136]	; (8005700 <CTRL_clrData+0xc4>)
 8005676:	2200      	movs	r2, #0
 8005678:	801a      	strh	r2, [r3, #0]
	f_GyroNowAngle	= 0;							// 
 800567a:	4b22      	ldr	r3, [pc, #136]	; (8005704 <CTRL_clrData+0xc8>)
 800567c:	f04f 0200 	mov.w	r2, #0
 8005680:	601a      	str	r2, [r3, #0]

	/*  */
	f_TrgtSpeed		= 0;						// []    [mm/s]			1[msec]
 8005682:	4b21      	ldr	r3, [pc, #132]	; (8005708 <CTRL_clrData+0xcc>)
 8005684:	f04f 0200 	mov.w	r2, #0
 8005688:	601a      	str	r2, [r3, #0]
	f_TrgtDist 		= 0;						// []   				1[msec]
 800568a:	4b20      	ldr	r3, [pc, #128]	; (800570c <CTRL_clrData+0xd0>)
 800568c:	f04f 0200 	mov.w	r2, #0
 8005690:	601a      	str	r2, [r3, #0]
	f_TrgtAngleS	= 0;							// []  [rad/s]			1[msec]
 8005692:	4b1f      	ldr	r3, [pc, #124]	; (8005710 <CTRL_clrData+0xd4>)
 8005694:	f04f 0200 	mov.w	r2, #0
 8005698:	601a      	str	r2, [r3, #0]
	f_TrgtAngle		= 0;						// []   					1[msec]
 800569a:	4b1e      	ldr	r3, [pc, #120]	; (8005714 <CTRL_clrData+0xd8>)
 800569c:	f04f 0200 	mov.w	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]

	/*  */
	f_SpeedErrSum	= 0;
 80056a2:	4b1d      	ldr	r3, [pc, #116]	; (8005718 <CTRL_clrData+0xdc>)
 80056a4:	f04f 0200 	mov.w	r2, #0
 80056a8:	601a      	str	r2, [r3, #0]
	f_DistErrSum 	= 0;						// []   			1[msec]
 80056aa:	4b1c      	ldr	r3, [pc, #112]	; (800571c <CTRL_clrData+0xe0>)
 80056ac:	f04f 0200 	mov.w	r2, #0
 80056b0:	601a      	str	r2, [r3, #0]
	f_AngleSErrSum	= 0;
 80056b2:	4b1b      	ldr	r3, [pc, #108]	; (8005720 <CTRL_clrData+0xe4>)
 80056b4:	f04f 0200 	mov.w	r2, #0
 80056b8:	601a      	str	r2, [r3, #0]
	f_AngleErrSum 	= 0;						// []   			1[msec]
 80056ba:	4b1a      	ldr	r3, [pc, #104]	; (8005724 <CTRL_clrData+0xe8>)
 80056bc:	f04f 0200 	mov.w	r2, #0
 80056c0:	601a      	str	r2, [r3, #0]
	f_ErrSpeedBuf	= 0;
 80056c2:	4b19      	ldr	r3, [pc, #100]	; (8005728 <CTRL_clrData+0xec>)
 80056c4:	f04f 0200 	mov.w	r2, #0
 80056c8:	601a      	str	r2, [r3, #0]
	f_ErrDistBuf	= 0;						// []     		1[msec]
 80056ca:	4b18      	ldr	r3, [pc, #96]	; (800572c <CTRL_clrData+0xf0>)
 80056cc:	f04f 0200 	mov.w	r2, #0
 80056d0:	601a      	str	r2, [r3, #0]
	f_ErrAngleSBuf  = 0;
 80056d2:	4b17      	ldr	r3, [pc, #92]	; (8005730 <CTRL_clrData+0xf4>)
 80056d4:	f04f 0200 	mov.w	r2, #0
 80056d8:	601a      	str	r2, [r3, #0]
}
 80056da:	bf00      	nop
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr
 80056e4:	20000f9c 	.word	0x20000f9c
 80056e8:	20000f98 	.word	0x20000f98
 80056ec:	20000248 	.word	0x20000248
 80056f0:	2000024c 	.word	0x2000024c
 80056f4:	20000250 	.word	0x20000250
 80056f8:	2000022c 	.word	0x2000022c
 80056fc:	20000278 	.word	0x20000278
 8005700:	200002d4 	.word	0x200002d4
 8005704:	200002b0 	.word	0x200002b0
 8005708:	20000230 	.word	0x20000230
 800570c:	20000244 	.word	0x20000244
 8005710:	20000264 	.word	0x20000264
 8005714:	2000027c 	.word	0x2000027c
 8005718:	20000238 	.word	0x20000238
 800571c:	20000254 	.word	0x20000254
 8005720:	2000026c 	.word	0x2000026c
 8005724:	20000280 	.word	0x20000280
 8005728:	20000234 	.word	0x20000234
 800572c:	20000288 	.word	0x20000288
 8005730:	20000268 	.word	0x20000268

08005734 <CTRL_setData>:

void CTRL_setData( stCTRL_DATA* p_data )
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
	/*  */
	en_Type					= p_data->en_type;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	781a      	ldrb	r2, [r3, #0]
 8005740:	4b1d      	ldr	r3, [pc, #116]	; (80057b8 <CTRL_setData+0x84>)
 8005742:	701a      	strb	r2, [r3, #0]

	/*  */
	f_Acc 					= p_data->f_acc;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	4a1c      	ldr	r2, [pc, #112]	; (80057bc <CTRL_setData+0x88>)
 800574a:	6013      	str	r3, [r2, #0]
	f_BaseSpeed				= p_data->f_now;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	4a1b      	ldr	r2, [pc, #108]	; (80057c0 <CTRL_setData+0x8c>)
 8005752:	6013      	str	r3, [r2, #0]
	f_LastSpeed				= p_data->f_trgt;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	4a1a      	ldr	r2, [pc, #104]	; (80057c4 <CTRL_setData+0x90>)
 800575a:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseDist 				= p_data->f_nowDist;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	695b      	ldr	r3, [r3, #20]
 8005760:	4a19      	ldr	r2, [pc, #100]	; (80057c8 <CTRL_setData+0x94>)
 8005762:	6013      	str	r3, [r2, #0]
	f_LastDist 				= p_data->f_dist;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	4a18      	ldr	r2, [pc, #96]	; (80057cc <CTRL_setData+0x98>)
 800576a:	6013      	str	r3, [r2, #0]

	/*  */
	f_AccAngleS 			= p_data->f_accAngleS;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	69db      	ldr	r3, [r3, #28]
 8005770:	4a17      	ldr	r2, [pc, #92]	; (80057d0 <CTRL_setData+0x9c>)
 8005772:	6013      	str	r3, [r2, #0]
	f_BaseAngleS			= p_data->f_nowAngleS;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	4a16      	ldr	r2, [pc, #88]	; (80057d4 <CTRL_setData+0xa0>)
 800577a:	6013      	str	r3, [r2, #0]
	f_LastAngleS			= p_data->f_trgtAngleS;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	4a15      	ldr	r2, [pc, #84]	; (80057d8 <CTRL_setData+0xa4>)
 8005782:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseAngle 			= p_data->f_nowAngle;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005788:	4a14      	ldr	r2, [pc, #80]	; (80057dc <CTRL_setData+0xa8>)
 800578a:	6013      	str	r3, [r2, #0]
	f_LastAngle 			= p_data->f_angle;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005790:	4a13      	ldr	r2, [pc, #76]	; (80057e0 <CTRL_setData+0xac>)
 8005792:	6013      	str	r3, [r2, #0]

	f_Time 					= 0;
 8005794:	4b13      	ldr	r3, [pc, #76]	; (80057e4 <CTRL_setData+0xb0>)
 8005796:	f04f 0200 	mov.w	r2, #0
 800579a:	601a      	str	r2, [r3, #0]
	f_TrgtTime				= p_data->f_time;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	4a11      	ldr	r2, [pc, #68]	; (80057e8 <CTRL_setData+0xb4>)
 80057a2:	6013      	str	r3, [r2, #0]

	straight_wait			= 0;
 80057a4:	4b11      	ldr	r3, [pc, #68]	; (80057ec <CTRL_setData+0xb8>)
 80057a6:	f04f 0200 	mov.w	r2, #0
 80057aa:	601a      	str	r2, [r3, #0]

	CTRL_sta();				// 
 80057ac:	f7ff ff2a 	bl	8005604 <CTRL_sta>

}
 80057b0:	bf00      	nop
 80057b2:	3708      	adds	r7, #8
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	200002ba 	.word	0x200002ba
 80057bc:	20000220 	.word	0x20000220
 80057c0:	20000224 	.word	0x20000224
 80057c4:	20000228 	.word	0x20000228
 80057c8:	2000023c 	.word	0x2000023c
 80057cc:	20000240 	.word	0x20000240
 80057d0:	20000258 	.word	0x20000258
 80057d4:	2000025c 	.word	0x2000025c
 80057d8:	20000260 	.word	0x20000260
 80057dc:	20000270 	.word	0x20000270
 80057e0:	20000274 	.word	0x20000274
 80057e4:	2000021c 	.word	0x2000021c
 80057e8:	20000008 	.word	0x20000008
 80057ec:	200002d0 	.word	0x200002d0

080057f0 <CTRL_refNow>:

void CTRL_refNow( void )
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
	float f_speedR		= 0;							//  [mm/s]
 80057f6:	f04f 0300 	mov.w	r3, #0
 80057fa:	60fb      	str	r3, [r7, #12]
	float f_speedL		= 0;							//  [mm/s]
 80057fc:	f04f 0300 	mov.w	r3, #0
 8005800:	60bb      	str	r3, [r7, #8]
	float f_r 			= F_CNT2MM(l_CntR);				//  [mm]
 8005802:	4b2f      	ldr	r3, [pc, #188]	; (80058c0 <CTRL_refNow+0xd0>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	ee07 3a90 	vmov	s15, r3
 800580a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800580e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80058c4 <CTRL_refNow+0xd4>
 8005812:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005816:	edc7 7a01 	vstr	s15, [r7, #4]
	float f_l 			= F_CNT2MM(l_CntL);				//  [mm]
 800581a:	4b2b      	ldr	r3, [pc, #172]	; (80058c8 <CTRL_refNow+0xd8>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	ee07 3a90 	vmov	s15, r3
 8005822:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005826:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80058c4 <CTRL_refNow+0xd4>
 800582a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800582e:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	f_speedR = f_r * 1000;								//  [mm/s] ( [] * 1(0.0509[mm]) * 1000(msecsec)
 8005832:	edd7 7a01 	vldr	s15, [r7, #4]
 8005836:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80058cc <CTRL_refNow+0xdc>
 800583a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800583e:	edc7 7a03 	vstr	s15, [r7, #12]
	f_speedL = f_l * 1000;								//  [mm/s] ( [] * 1(0.0509[mm]) * 1000(msecsec)
 8005842:	edd7 7a00 	vldr	s15, [r7]
 8005846:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80058cc <CTRL_refNow+0xdc>
 800584a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800584e:	edc7 7a02 	vstr	s15, [r7, #8]
	f_NowSpeed  = ( f_speedR + f_speedL ) / 2;			//  [1mm/s]
 8005852:	ed97 7a03 	vldr	s14, [r7, #12]
 8005856:	edd7 7a02 	vldr	s15, [r7, #8]
 800585a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800585e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005862:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005866:	4b1a      	ldr	r3, [pc, #104]	; (80058d0 <CTRL_refNow+0xe0>)
 8005868:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	f_NowDistR += f_r;									// 
 800586c:	4b19      	ldr	r3, [pc, #100]	; (80058d4 <CTRL_refNow+0xe4>)
 800586e:	ed93 7a00 	vldr	s14, [r3]
 8005872:	edd7 7a01 	vldr	s15, [r7, #4]
 8005876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800587a:	4b16      	ldr	r3, [pc, #88]	; (80058d4 <CTRL_refNow+0xe4>)
 800587c:	edc3 7a00 	vstr	s15, [r3]
	f_NowDistL += f_l;									// 
 8005880:	4b15      	ldr	r3, [pc, #84]	; (80058d8 <CTRL_refNow+0xe8>)
 8005882:	ed93 7a00 	vldr	s14, [r3]
 8005886:	edd7 7a00 	vldr	s15, [r7]
 800588a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800588e:	4b12      	ldr	r3, [pc, #72]	; (80058d8 <CTRL_refNow+0xe8>)
 8005890:	edc3 7a00 	vstr	s15, [r3]
	f_NowDist  = ( f_NowDistR + f_NowDistL ) / 2;		// 
 8005894:	4b0f      	ldr	r3, [pc, #60]	; (80058d4 <CTRL_refNow+0xe4>)
 8005896:	ed93 7a00 	vldr	s14, [r3]
 800589a:	4b0f      	ldr	r3, [pc, #60]	; (80058d8 <CTRL_refNow+0xe8>)
 800589c:	edd3 7a00 	vldr	s15, [r3]
 80058a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058a4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80058a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058ac:	4b0b      	ldr	r3, [pc, #44]	; (80058dc <CTRL_refNow+0xec>)
 80058ae:	edc3 7a00 	vstr	s15, [r3]
}
 80058b2:	bf00      	nop
 80058b4:	3714      	adds	r7, #20
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	20000f9c 	.word	0x20000f9c
 80058c4:	3a20d973 	.word	0x3a20d973
 80058c8:	20000f98 	.word	0x20000f98
 80058cc:	447a0000 	.word	0x447a0000
 80058d0:	2000022c 	.word	0x2000022c
 80058d4:	2000024c 	.word	0x2000024c
 80058d8:	20000250 	.word	0x20000250
 80058dc:	20000248 	.word	0x20000248

080058e0 <CTRL_refTarget>:

void CTRL_refTarget( void )
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
	/*  */
	switch( en_Type ){
 80058e4:	4bb3      	ldr	r3, [pc, #716]	; (8005bb4 <CTRL_refTarget+0x2d4>)
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	2b0e      	cmp	r3, #14
 80058ea:	f200 837a 	bhi.w	8005fe2 <CTRL_refTarget+0x702>
 80058ee:	a201      	add	r2, pc, #4	; (adr r2, 80058f4 <CTRL_refTarget+0x14>)
 80058f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f4:	08005931 	.word	0x08005931
 80058f8:	0800596b 	.word	0x0800596b
 80058fc:	08005975 	.word	0x08005975
 8005900:	08005931 	.word	0x08005931
 8005904:	0800596b 	.word	0x0800596b
 8005908:	08005975 	.word	0x08005975
 800590c:	08005fe3 	.word	0x08005fe3
 8005910:	080059e9 	.word	0x080059e9
 8005914:	08005fe3 	.word	0x08005fe3
 8005918:	08005a79 	.word	0x08005a79
 800591c:	08005b71 	.word	0x08005b71
 8005920:	08005bf9 	.word	0x08005bf9
 8005924:	08005d39 	.word	0x08005d39
 8005928:	08005e1d 	.word	0x08005e1d
 800592c:	08005f91 	.word	0x08005f91

		/* () */
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
			if( f_TrgtSpeed < f_LastSpeed ){												// 
 8005930:	4ba1      	ldr	r3, [pc, #644]	; (8005bb8 <CTRL_refTarget+0x2d8>)
 8005932:	ed93 7a00 	vldr	s14, [r3]
 8005936:	4ba1      	ldr	r3, [pc, #644]	; (8005bbc <CTRL_refTarget+0x2dc>)
 8005938:	edd3 7a00 	vldr	s15, [r3]
 800593c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005944:	d400      	bmi.n	8005948 <CTRL_refTarget+0x68>
				f_TrgtSpeed = f_BaseSpeed + f_Acc * f_Time;									// 
			}
			break;
 8005946:	e34d      	b.n	8005fe4 <CTRL_refTarget+0x704>
				f_TrgtSpeed = f_BaseSpeed + f_Acc * f_Time;									// 
 8005948:	4b9d      	ldr	r3, [pc, #628]	; (8005bc0 <CTRL_refTarget+0x2e0>)
 800594a:	ed93 7a00 	vldr	s14, [r3]
 800594e:	4b9d      	ldr	r3, [pc, #628]	; (8005bc4 <CTRL_refTarget+0x2e4>)
 8005950:	edd3 7a00 	vldr	s15, [r3]
 8005954:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005958:	4b9b      	ldr	r3, [pc, #620]	; (8005bc8 <CTRL_refTarget+0x2e8>)
 800595a:	edd3 7a00 	vldr	s15, [r3]
 800595e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005962:	4b95      	ldr	r3, [pc, #596]	; (8005bb8 <CTRL_refTarget+0x2d8>)
 8005964:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005968:	e33c      	b.n	8005fe4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_CONST:
		case CTRL_SKEW_CONST:
			f_TrgtSpeed = f_BaseSpeed;														// 
 800596a:	4b97      	ldr	r3, [pc, #604]	; (8005bc8 <CTRL_refTarget+0x2e8>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a92      	ldr	r2, [pc, #584]	; (8005bb8 <CTRL_refTarget+0x2d8>)
 8005970:	6013      	str	r3, [r2, #0]
			break;
 8005972:	e337      	b.n	8005fe4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
			/*    */
			if( f_TrgtSpeed > f_LastSpeed ){												// 
 8005974:	4b90      	ldr	r3, [pc, #576]	; (8005bb8 <CTRL_refTarget+0x2d8>)
 8005976:	ed93 7a00 	vldr	s14, [r3]
 800597a:	4b90      	ldr	r3, [pc, #576]	; (8005bbc <CTRL_refTarget+0x2dc>)
 800597c:	edd3 7a00 	vldr	s15, [r3]
 8005980:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005988:	dd29      	ble.n	80059de <CTRL_refTarget+0xfe>
				f_TrgtSpeed = f_BaseSpeed - f_Acc * f_Time;									// 
 800598a:	4b8f      	ldr	r3, [pc, #572]	; (8005bc8 <CTRL_refTarget+0x2e8>)
 800598c:	ed93 7a00 	vldr	s14, [r3]
 8005990:	4b8b      	ldr	r3, [pc, #556]	; (8005bc0 <CTRL_refTarget+0x2e0>)
 8005992:	edd3 6a00 	vldr	s13, [r3]
 8005996:	4b8b      	ldr	r3, [pc, #556]	; (8005bc4 <CTRL_refTarget+0x2e4>)
 8005998:	edd3 7a00 	vldr	s15, [r3]
 800599c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059a4:	4b84      	ldr	r3, [pc, #528]	; (8005bb8 <CTRL_refTarget+0x2d8>)
 80059a6:	edc3 7a00 	vstr	s15, [r3]
				f_TrgtDist  = f_BaseDist + ( f_BaseSpeed + f_TrgtSpeed ) * f_Time / 2;		// 
 80059aa:	4b87      	ldr	r3, [pc, #540]	; (8005bc8 <CTRL_refTarget+0x2e8>)
 80059ac:	ed93 7a00 	vldr	s14, [r3]
 80059b0:	4b81      	ldr	r3, [pc, #516]	; (8005bb8 <CTRL_refTarget+0x2d8>)
 80059b2:	edd3 7a00 	vldr	s15, [r3]
 80059b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059ba:	4b82      	ldr	r3, [pc, #520]	; (8005bc4 <CTRL_refTarget+0x2e4>)
 80059bc:	edd3 7a00 	vldr	s15, [r3]
 80059c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059c4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80059c8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80059cc:	4b7f      	ldr	r3, [pc, #508]	; (8005bcc <CTRL_refTarget+0x2ec>)
 80059ce:	edd3 7a00 	vldr	s15, [r3]
 80059d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059d6:	4b7e      	ldr	r3, [pc, #504]	; (8005bd0 <CTRL_refTarget+0x2f0>)
 80059d8:	edc3 7a00 	vstr	s15, [r3]
			}
			/*  */
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 80059dc:	e302      	b.n	8005fe4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_LastDist;													// 
 80059de:	4b7d      	ldr	r3, [pc, #500]	; (8005bd4 <CTRL_refTarget+0x2f4>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a7b      	ldr	r2, [pc, #492]	; (8005bd0 <CTRL_refTarget+0x2f0>)
 80059e4:	6013      	str	r3, [r2, #0]
			break;
 80059e6:	e2fd      	b.n	8005fe4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_ACC_TRUN:

			/*  */
			if( ( f_LastAngle > 0 ) && ( f_TrgtAngleS < f_LastAngleS ) ){
 80059e8:	4b7b      	ldr	r3, [pc, #492]	; (8005bd8 <CTRL_refTarget+0x2f8>)
 80059ea:	edd3 7a00 	vldr	s15, [r3]
 80059ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059f6:	dd1a      	ble.n	8005a2e <CTRL_refTarget+0x14e>
 80059f8:	4b78      	ldr	r3, [pc, #480]	; (8005bdc <CTRL_refTarget+0x2fc>)
 80059fa:	ed93 7a00 	vldr	s14, [r3]
 80059fe:	4b78      	ldr	r3, [pc, #480]	; (8005be0 <CTRL_refTarget+0x300>)
 8005a00:	edd3 7a00 	vldr	s15, [r3]
 8005a04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a0c:	d50f      	bpl.n	8005a2e <CTRL_refTarget+0x14e>
				f_TrgtAngleS = 0 + f_AccAngleS * f_Time;									// 
 8005a0e:	4b75      	ldr	r3, [pc, #468]	; (8005be4 <CTRL_refTarget+0x304>)
 8005a10:	ed93 7a00 	vldr	s14, [r3]
 8005a14:	4b6b      	ldr	r3, [pc, #428]	; (8005bc4 <CTRL_refTarget+0x2e4>)
 8005a16:	edd3 7a00 	vldr	s15, [r3]
 8005a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a1e:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8005be8 <CTRL_refTarget+0x308>
 8005a22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a26:	4b6d      	ldr	r3, [pc, #436]	; (8005bdc <CTRL_refTarget+0x2fc>)
 8005a28:	edc3 7a00 	vstr	s15, [r3]
			}
			/*  */
			else if( ( f_LastAngle < 0 ) && ( f_TrgtAngleS > f_LastAngleS ) ){
				f_TrgtAngleS = 0 - f_AccAngleS * f_Time;									// 
			}
			break;
 8005a2c:	e2da      	b.n	8005fe4 <CTRL_refTarget+0x704>
			else if( ( f_LastAngle < 0 ) && ( f_TrgtAngleS > f_LastAngleS ) ){
 8005a2e:	4b6a      	ldr	r3, [pc, #424]	; (8005bd8 <CTRL_refTarget+0x2f8>)
 8005a30:	edd3 7a00 	vldr	s15, [r3]
 8005a34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a3c:	d400      	bmi.n	8005a40 <CTRL_refTarget+0x160>
			break;
 8005a3e:	e2d1      	b.n	8005fe4 <CTRL_refTarget+0x704>
			else if( ( f_LastAngle < 0 ) && ( f_TrgtAngleS > f_LastAngleS ) ){
 8005a40:	4b66      	ldr	r3, [pc, #408]	; (8005bdc <CTRL_refTarget+0x2fc>)
 8005a42:	ed93 7a00 	vldr	s14, [r3]
 8005a46:	4b66      	ldr	r3, [pc, #408]	; (8005be0 <CTRL_refTarget+0x300>)
 8005a48:	edd3 7a00 	vldr	s15, [r3]
 8005a4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a54:	dc00      	bgt.n	8005a58 <CTRL_refTarget+0x178>
			break;
 8005a56:	e2c5      	b.n	8005fe4 <CTRL_refTarget+0x704>
				f_TrgtAngleS = 0 - f_AccAngleS * f_Time;									// 
 8005a58:	4b62      	ldr	r3, [pc, #392]	; (8005be4 <CTRL_refTarget+0x304>)
 8005a5a:	ed93 7a00 	vldr	s14, [r3]
 8005a5e:	4b59      	ldr	r3, [pc, #356]	; (8005bc4 <CTRL_refTarget+0x2e4>)
 8005a60:	edd3 7a00 	vldr	s15, [r3]
 8005a64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a68:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8005be8 <CTRL_refTarget+0x308>
 8005a6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a70:	4b5a      	ldr	r3, [pc, #360]	; (8005bdc <CTRL_refTarget+0x2fc>)
 8005a72:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005a76:	e2b5      	b.n	8005fe4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_DEC_TRUN:

			/*  */
			if( f_LastAngle > 0 ){
 8005a78:	4b57      	ldr	r3, [pc, #348]	; (8005bd8 <CTRL_refTarget+0x2f8>)
 8005a7a:	edd3 7a00 	vldr	s15, [r3]
 8005a7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a86:	dd39      	ble.n	8005afc <CTRL_refTarget+0x21c>

				/*    */
				if( f_TrgtAngleS > f_LastAngleS ){												// 
 8005a88:	4b54      	ldr	r3, [pc, #336]	; (8005bdc <CTRL_refTarget+0x2fc>)
 8005a8a:	ed93 7a00 	vldr	s14, [r3]
 8005a8e:	4b54      	ldr	r3, [pc, #336]	; (8005be0 <CTRL_refTarget+0x300>)
 8005a90:	edd3 7a00 	vldr	s15, [r3]
 8005a94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a9c:	dd29      	ble.n	8005af2 <CTRL_refTarget+0x212>
					f_TrgtAngleS = f_BaseAngleS - f_AccAngleS * f_Time;							// 
 8005a9e:	4b53      	ldr	r3, [pc, #332]	; (8005bec <CTRL_refTarget+0x30c>)
 8005aa0:	ed93 7a00 	vldr	s14, [r3]
 8005aa4:	4b4f      	ldr	r3, [pc, #316]	; (8005be4 <CTRL_refTarget+0x304>)
 8005aa6:	edd3 6a00 	vldr	s13, [r3]
 8005aaa:	4b46      	ldr	r3, [pc, #280]	; (8005bc4 <CTRL_refTarget+0x2e4>)
 8005aac:	edd3 7a00 	vldr	s15, [r3]
 8005ab0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ab4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ab8:	4b48      	ldr	r3, [pc, #288]	; (8005bdc <CTRL_refTarget+0x2fc>)
 8005aba:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005abe:	4b4b      	ldr	r3, [pc, #300]	; (8005bec <CTRL_refTarget+0x30c>)
 8005ac0:	ed93 7a00 	vldr	s14, [r3]
 8005ac4:	4b45      	ldr	r3, [pc, #276]	; (8005bdc <CTRL_refTarget+0x2fc>)
 8005ac6:	edd3 7a00 	vldr	s15, [r3]
 8005aca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ace:	4b3d      	ldr	r3, [pc, #244]	; (8005bc4 <CTRL_refTarget+0x2e4>)
 8005ad0:	edd3 7a00 	vldr	s15, [r3]
 8005ad4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ad8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005adc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005ae0:	4b43      	ldr	r3, [pc, #268]	; (8005bf0 <CTRL_refTarget+0x310>)
 8005ae2:	edd3 7a00 	vldr	s15, [r3]
 8005ae6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005aea:	4b42      	ldr	r3, [pc, #264]	; (8005bf4 <CTRL_refTarget+0x314>)
 8005aec:	edc3 7a00 	vstr	s15, [r3]
				/*  */
				else{
					f_TrgtAngle  = f_LastAngle;													// 
				}
			}
			break;
 8005af0:	e278      	b.n	8005fe4 <CTRL_refTarget+0x704>
					f_TrgtAngle  = f_LastAngle;													// 
 8005af2:	4b39      	ldr	r3, [pc, #228]	; (8005bd8 <CTRL_refTarget+0x2f8>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a3f      	ldr	r2, [pc, #252]	; (8005bf4 <CTRL_refTarget+0x314>)
 8005af8:	6013      	str	r3, [r2, #0]
			break;
 8005afa:	e273      	b.n	8005fe4 <CTRL_refTarget+0x704>
				if( f_TrgtAngleS < f_LastAngleS ){												// 
 8005afc:	4b37      	ldr	r3, [pc, #220]	; (8005bdc <CTRL_refTarget+0x2fc>)
 8005afe:	ed93 7a00 	vldr	s14, [r3]
 8005b02:	4b37      	ldr	r3, [pc, #220]	; (8005be0 <CTRL_refTarget+0x300>)
 8005b04:	edd3 7a00 	vldr	s15, [r3]
 8005b08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b10:	d529      	bpl.n	8005b66 <CTRL_refTarget+0x286>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005b12:	4b34      	ldr	r3, [pc, #208]	; (8005be4 <CTRL_refTarget+0x304>)
 8005b14:	ed93 7a00 	vldr	s14, [r3]
 8005b18:	4b2a      	ldr	r3, [pc, #168]	; (8005bc4 <CTRL_refTarget+0x2e4>)
 8005b1a:	edd3 7a00 	vldr	s15, [r3]
 8005b1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b22:	4b32      	ldr	r3, [pc, #200]	; (8005bec <CTRL_refTarget+0x30c>)
 8005b24:	edd3 7a00 	vldr	s15, [r3]
 8005b28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b2c:	4b2b      	ldr	r3, [pc, #172]	; (8005bdc <CTRL_refTarget+0x2fc>)
 8005b2e:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005b32:	4b2e      	ldr	r3, [pc, #184]	; (8005bec <CTRL_refTarget+0x30c>)
 8005b34:	ed93 7a00 	vldr	s14, [r3]
 8005b38:	4b28      	ldr	r3, [pc, #160]	; (8005bdc <CTRL_refTarget+0x2fc>)
 8005b3a:	edd3 7a00 	vldr	s15, [r3]
 8005b3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b42:	4b20      	ldr	r3, [pc, #128]	; (8005bc4 <CTRL_refTarget+0x2e4>)
 8005b44:	edd3 7a00 	vldr	s15, [r3]
 8005b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b4c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005b50:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005b54:	4b26      	ldr	r3, [pc, #152]	; (8005bf0 <CTRL_refTarget+0x310>)
 8005b56:	edd3 7a00 	vldr	s15, [r3]
 8005b5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b5e:	4b25      	ldr	r3, [pc, #148]	; (8005bf4 <CTRL_refTarget+0x314>)
 8005b60:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005b64:	e23e      	b.n	8005fe4 <CTRL_refTarget+0x704>
					f_TrgtAngle  = f_LastAngle;													// 
 8005b66:	4b1c      	ldr	r3, [pc, #112]	; (8005bd8 <CTRL_refTarget+0x2f8>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a22      	ldr	r2, [pc, #136]	; (8005bf4 <CTRL_refTarget+0x314>)
 8005b6c:	6013      	str	r3, [r2, #0]
			break;
 8005b6e:	e239      	b.n	8005fe4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_ENTRY_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005b70:	4b15      	ldr	r3, [pc, #84]	; (8005bc8 <CTRL_refTarget+0x2e8>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a10      	ldr	r2, [pc, #64]	; (8005bb8 <CTRL_refTarget+0x2d8>)
 8005b76:	6013      	str	r3, [r2, #0]
			if( f_TrgtDist <= f_LastDist ){
 8005b78:	4b15      	ldr	r3, [pc, #84]	; (8005bd0 <CTRL_refTarget+0x2f0>)
 8005b7a:	ed93 7a00 	vldr	s14, [r3]
 8005b7e:	4b15      	ldr	r3, [pc, #84]	; (8005bd4 <CTRL_refTarget+0x2f4>)
 8005b80:	edd3 7a00 	vldr	s15, [r3]
 8005b84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b8c:	d900      	bls.n	8005b90 <CTRL_refTarget+0x2b0>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
			}
			break;
 8005b8e:	e229      	b.n	8005fe4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 8005b90:	4b09      	ldr	r3, [pc, #36]	; (8005bb8 <CTRL_refTarget+0x2d8>)
 8005b92:	ed93 7a00 	vldr	s14, [r3]
 8005b96:	4b0b      	ldr	r3, [pc, #44]	; (8005bc4 <CTRL_refTarget+0x2e4>)
 8005b98:	edd3 7a00 	vldr	s15, [r3]
 8005b9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ba0:	4b0a      	ldr	r3, [pc, #40]	; (8005bcc <CTRL_refTarget+0x2ec>)
 8005ba2:	edd3 7a00 	vldr	s15, [r3]
 8005ba6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005baa:	4b09      	ldr	r3, [pc, #36]	; (8005bd0 <CTRL_refTarget+0x2f0>)
 8005bac:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005bb0:	e218      	b.n	8005fe4 <CTRL_refTarget+0x704>
 8005bb2:	bf00      	nop
 8005bb4:	200002ba 	.word	0x200002ba
 8005bb8:	20000230 	.word	0x20000230
 8005bbc:	20000228 	.word	0x20000228
 8005bc0:	20000220 	.word	0x20000220
 8005bc4:	2000021c 	.word	0x2000021c
 8005bc8:	20000224 	.word	0x20000224
 8005bcc:	2000023c 	.word	0x2000023c
 8005bd0:	20000244 	.word	0x20000244
 8005bd4:	20000240 	.word	0x20000240
 8005bd8:	20000274 	.word	0x20000274
 8005bdc:	20000264 	.word	0x20000264
 8005be0:	20000260 	.word	0x20000260
 8005be4:	20000258 	.word	0x20000258
 8005be8:	00000000 	.word	0x00000000
 8005bec:	2000025c 	.word	0x2000025c
 8005bf0:	20000270 	.word	0x20000270
 8005bf4:	2000027c 	.word	0x2000027c

		/* () */
		case CTRL_ACC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005bf8:	4bab      	ldr	r3, [pc, #684]	; (8005ea8 <CTRL_refTarget+0x5c8>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4aab      	ldr	r2, [pc, #684]	; (8005eac <CTRL_refTarget+0x5cc>)
 8005bfe:	6013      	str	r3, [r2, #0]

			/*  */
			if( f_LastAngle > 0 ){
 8005c00:	4bab      	ldr	r3, [pc, #684]	; (8005eb0 <CTRL_refTarget+0x5d0>)
 8005c02:	edd3 7a00 	vldr	s15, [r3]
 8005c06:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c0e:	dd39      	ble.n	8005c84 <CTRL_refTarget+0x3a4>
				/*  */
				if( f_TrgtAngleS < f_LastAngleS ){
 8005c10:	4ba8      	ldr	r3, [pc, #672]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005c12:	ed93 7a00 	vldr	s14, [r3]
 8005c16:	4ba8      	ldr	r3, [pc, #672]	; (8005eb8 <CTRL_refTarget+0x5d8>)
 8005c18:	edd3 7a00 	vldr	s15, [r3]
 8005c1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c24:	d529      	bpl.n	8005c7a <CTRL_refTarget+0x39a>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005c26:	4ba5      	ldr	r3, [pc, #660]	; (8005ebc <CTRL_refTarget+0x5dc>)
 8005c28:	ed93 7a00 	vldr	s14, [r3]
 8005c2c:	4ba4      	ldr	r3, [pc, #656]	; (8005ec0 <CTRL_refTarget+0x5e0>)
 8005c2e:	edd3 7a00 	vldr	s15, [r3]
 8005c32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c36:	4ba3      	ldr	r3, [pc, #652]	; (8005ec4 <CTRL_refTarget+0x5e4>)
 8005c38:	edd3 7a00 	vldr	s15, [r3]
 8005c3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c40:	4b9c      	ldr	r3, [pc, #624]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005c42:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005c46:	4b9f      	ldr	r3, [pc, #636]	; (8005ec4 <CTRL_refTarget+0x5e4>)
 8005c48:	ed93 7a00 	vldr	s14, [r3]
 8005c4c:	4b99      	ldr	r3, [pc, #612]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005c4e:	edd3 7a00 	vldr	s15, [r3]
 8005c52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c56:	4b9a      	ldr	r3, [pc, #616]	; (8005ec0 <CTRL_refTarget+0x5e0>)
 8005c58:	edd3 7a00 	vldr	s15, [r3]
 8005c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c60:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005c64:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005c68:	4b97      	ldr	r3, [pc, #604]	; (8005ec8 <CTRL_refTarget+0x5e8>)
 8005c6a:	edd3 7a00 	vldr	s15, [r3]
 8005c6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c72:	4b96      	ldr	r3, [pc, #600]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005c74:	edc3 7a00 	vstr	s15, [r3]
 8005c78:	e03d      	b.n	8005cf6 <CTRL_refTarget+0x416>
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005c7a:	4b8d      	ldr	r3, [pc, #564]	; (8005eb0 <CTRL_refTarget+0x5d0>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a93      	ldr	r2, [pc, #588]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005c80:	6013      	str	r3, [r2, #0]
 8005c82:	e038      	b.n	8005cf6 <CTRL_refTarget+0x416>
				}
			}
			else{
				/*  */
				if( f_TrgtAngleS > f_LastAngleS ){
 8005c84:	4b8b      	ldr	r3, [pc, #556]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005c86:	ed93 7a00 	vldr	s14, [r3]
 8005c8a:	4b8b      	ldr	r3, [pc, #556]	; (8005eb8 <CTRL_refTarget+0x5d8>)
 8005c8c:	edd3 7a00 	vldr	s15, [r3]
 8005c90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c98:	dd29      	ble.n	8005cee <CTRL_refTarget+0x40e>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005c9a:	4b88      	ldr	r3, [pc, #544]	; (8005ebc <CTRL_refTarget+0x5dc>)
 8005c9c:	ed93 7a00 	vldr	s14, [r3]
 8005ca0:	4b87      	ldr	r3, [pc, #540]	; (8005ec0 <CTRL_refTarget+0x5e0>)
 8005ca2:	edd3 7a00 	vldr	s15, [r3]
 8005ca6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005caa:	4b86      	ldr	r3, [pc, #536]	; (8005ec4 <CTRL_refTarget+0x5e4>)
 8005cac:	edd3 7a00 	vldr	s15, [r3]
 8005cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cb4:	4b7f      	ldr	r3, [pc, #508]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005cb6:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005cba:	4b82      	ldr	r3, [pc, #520]	; (8005ec4 <CTRL_refTarget+0x5e4>)
 8005cbc:	ed93 7a00 	vldr	s14, [r3]
 8005cc0:	4b7c      	ldr	r3, [pc, #496]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005cc2:	edd3 7a00 	vldr	s15, [r3]
 8005cc6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005cca:	4b7d      	ldr	r3, [pc, #500]	; (8005ec0 <CTRL_refTarget+0x5e0>)
 8005ccc:	edd3 7a00 	vldr	s15, [r3]
 8005cd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cd4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005cd8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005cdc:	4b7a      	ldr	r3, [pc, #488]	; (8005ec8 <CTRL_refTarget+0x5e8>)
 8005cde:	edd3 7a00 	vldr	s15, [r3]
 8005ce2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ce6:	4b79      	ldr	r3, [pc, #484]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005ce8:	edc3 7a00 	vstr	s15, [r3]
 8005cec:	e003      	b.n	8005cf6 <CTRL_refTarget+0x416>
//					printf("%5.2f %5.2f %5.4f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005cee:	4b70      	ldr	r3, [pc, #448]	; (8005eb0 <CTRL_refTarget+0x5d0>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a76      	ldr	r2, [pc, #472]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005cf4:	6013      	str	r3, [r2, #0]
				}
			}

			/*  */
			if( f_LastDist > f_TrgtDist ){													// 
 8005cf6:	4b76      	ldr	r3, [pc, #472]	; (8005ed0 <CTRL_refTarget+0x5f0>)
 8005cf8:	ed93 7a00 	vldr	s14, [r3]
 8005cfc:	4b75      	ldr	r3, [pc, #468]	; (8005ed4 <CTRL_refTarget+0x5f4>)
 8005cfe:	edd3 7a00 	vldr	s15, [r3]
 8005d02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d0a:	dd10      	ble.n	8005d2e <CTRL_refTarget+0x44e>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8005d0c:	4b67      	ldr	r3, [pc, #412]	; (8005eac <CTRL_refTarget+0x5cc>)
 8005d0e:	ed93 7a00 	vldr	s14, [r3]
 8005d12:	4b6b      	ldr	r3, [pc, #428]	; (8005ec0 <CTRL_refTarget+0x5e0>)
 8005d14:	edd3 7a00 	vldr	s15, [r3]
 8005d18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d1c:	4b6e      	ldr	r3, [pc, #440]	; (8005ed8 <CTRL_refTarget+0x5f8>)
 8005d1e:	edd3 7a00 	vldr	s15, [r3]
 8005d22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d26:	4b6b      	ldr	r3, [pc, #428]	; (8005ed4 <CTRL_refTarget+0x5f4>)
 8005d28:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8005d2c:	e15a      	b.n	8005fe4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_LastDist;													// 
 8005d2e:	4b68      	ldr	r3, [pc, #416]	; (8005ed0 <CTRL_refTarget+0x5f0>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a68      	ldr	r2, [pc, #416]	; (8005ed4 <CTRL_refTarget+0x5f4>)
 8005d34:	6013      	str	r3, [r2, #0]
			break;
 8005d36:	e155      	b.n	8005fe4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_CONST_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005d38:	4b5b      	ldr	r3, [pc, #364]	; (8005ea8 <CTRL_refTarget+0x5c8>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a5b      	ldr	r2, [pc, #364]	; (8005eac <CTRL_refTarget+0x5cc>)
 8005d3e:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = f_BaseAngleS;							// 
 8005d40:	4b60      	ldr	r3, [pc, #384]	; (8005ec4 <CTRL_refTarget+0x5e4>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a5b      	ldr	r2, [pc, #364]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005d46:	6013      	str	r3, [r2, #0]

			/*  */
			if( f_LastAngle > 0 ){
 8005d48:	4b59      	ldr	r3, [pc, #356]	; (8005eb0 <CTRL_refTarget+0x5d0>)
 8005d4a:	edd3 7a00 	vldr	s15, [r3]
 8005d4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d56:	dd20      	ble.n	8005d9a <CTRL_refTarget+0x4ba>
				/*  */
				if( f_TrgtAngle < f_LastAngle ){
 8005d58:	4b5c      	ldr	r3, [pc, #368]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005d5a:	ed93 7a00 	vldr	s14, [r3]
 8005d5e:	4b54      	ldr	r3, [pc, #336]	; (8005eb0 <CTRL_refTarget+0x5d0>)
 8005d60:	edd3 7a00 	vldr	s15, [r3]
 8005d64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d6c:	d510      	bpl.n	8005d90 <CTRL_refTarget+0x4b0>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 8005d6e:	4b51      	ldr	r3, [pc, #324]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005d70:	ed93 7a00 	vldr	s14, [r3]
 8005d74:	4b52      	ldr	r3, [pc, #328]	; (8005ec0 <CTRL_refTarget+0x5e0>)
 8005d76:	edd3 7a00 	vldr	s15, [r3]
 8005d7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d7e:	4b52      	ldr	r3, [pc, #328]	; (8005ec8 <CTRL_refTarget+0x5e8>)
 8005d80:	edd3 7a00 	vldr	s15, [r3]
 8005d84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d88:	4b50      	ldr	r3, [pc, #320]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005d8a:	edc3 7a00 	vstr	s15, [r3]
 8005d8e:	e024      	b.n	8005dda <CTRL_refTarget+0x4fa>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 8005d90:	4b47      	ldr	r3, [pc, #284]	; (8005eb0 <CTRL_refTarget+0x5d0>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a4d      	ldr	r2, [pc, #308]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005d96:	6013      	str	r3, [r2, #0]
 8005d98:	e01f      	b.n	8005dda <CTRL_refTarget+0x4fa>
				}
			}
			else{
				/*  */
				if( f_TrgtAngle > f_LastAngle ){
 8005d9a:	4b4c      	ldr	r3, [pc, #304]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005d9c:	ed93 7a00 	vldr	s14, [r3]
 8005da0:	4b43      	ldr	r3, [pc, #268]	; (8005eb0 <CTRL_refTarget+0x5d0>)
 8005da2:	edd3 7a00 	vldr	s15, [r3]
 8005da6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dae:	dd10      	ble.n	8005dd2 <CTRL_refTarget+0x4f2>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 8005db0:	4b40      	ldr	r3, [pc, #256]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005db2:	ed93 7a00 	vldr	s14, [r3]
 8005db6:	4b42      	ldr	r3, [pc, #264]	; (8005ec0 <CTRL_refTarget+0x5e0>)
 8005db8:	edd3 7a00 	vldr	s15, [r3]
 8005dbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005dc0:	4b41      	ldr	r3, [pc, #260]	; (8005ec8 <CTRL_refTarget+0x5e8>)
 8005dc2:	edd3 7a00 	vldr	s15, [r3]
 8005dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dca:	4b40      	ldr	r3, [pc, #256]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005dcc:	edc3 7a00 	vstr	s15, [r3]
 8005dd0:	e003      	b.n	8005dda <CTRL_refTarget+0x4fa>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 8005dd2:	4b37      	ldr	r3, [pc, #220]	; (8005eb0 <CTRL_refTarget+0x5d0>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a3d      	ldr	r2, [pc, #244]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005dd8:	6013      	str	r3, [r2, #0]
				}
			}

			/*  */
			if( f_LastDist > f_TrgtDist ){													// 
 8005dda:	4b3d      	ldr	r3, [pc, #244]	; (8005ed0 <CTRL_refTarget+0x5f0>)
 8005ddc:	ed93 7a00 	vldr	s14, [r3]
 8005de0:	4b3c      	ldr	r3, [pc, #240]	; (8005ed4 <CTRL_refTarget+0x5f4>)
 8005de2:	edd3 7a00 	vldr	s15, [r3]
 8005de6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dee:	dd10      	ble.n	8005e12 <CTRL_refTarget+0x532>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8005df0:	4b2e      	ldr	r3, [pc, #184]	; (8005eac <CTRL_refTarget+0x5cc>)
 8005df2:	ed93 7a00 	vldr	s14, [r3]
 8005df6:	4b32      	ldr	r3, [pc, #200]	; (8005ec0 <CTRL_refTarget+0x5e0>)
 8005df8:	edd3 7a00 	vldr	s15, [r3]
 8005dfc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e00:	4b35      	ldr	r3, [pc, #212]	; (8005ed8 <CTRL_refTarget+0x5f8>)
 8005e02:	edd3 7a00 	vldr	s15, [r3]
 8005e06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e0a:	4b32      	ldr	r3, [pc, #200]	; (8005ed4 <CTRL_refTarget+0x5f4>)
 8005e0c:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8005e10:	e0e8      	b.n	8005fe4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_LastDist;													// 
 8005e12:	4b2f      	ldr	r3, [pc, #188]	; (8005ed0 <CTRL_refTarget+0x5f0>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a2f      	ldr	r2, [pc, #188]	; (8005ed4 <CTRL_refTarget+0x5f4>)
 8005e18:	6013      	str	r3, [r2, #0]
			break;
 8005e1a:	e0e3      	b.n	8005fe4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_DEC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005e1c:	4b22      	ldr	r3, [pc, #136]	; (8005ea8 <CTRL_refTarget+0x5c8>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a22      	ldr	r2, [pc, #136]	; (8005eac <CTRL_refTarget+0x5cc>)
 8005e22:	6013      	str	r3, [r2, #0]

			/*  */
			if( f_LastAngle > 0 ){
 8005e24:	4b22      	ldr	r3, [pc, #136]	; (8005eb0 <CTRL_refTarget+0x5d0>)
 8005e26:	edd3 7a00 	vldr	s15, [r3]
 8005e2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e32:	dd53      	ble.n	8005edc <CTRL_refTarget+0x5fc>
				/*  */
				if( f_TrgtAngleS > f_LastAngleS ){
 8005e34:	4b1f      	ldr	r3, [pc, #124]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005e36:	ed93 7a00 	vldr	s14, [r3]
 8005e3a:	4b1f      	ldr	r3, [pc, #124]	; (8005eb8 <CTRL_refTarget+0x5d8>)
 8005e3c:	edd3 7a00 	vldr	s15, [r3]
 8005e40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e48:	dd29      	ble.n	8005e9e <CTRL_refTarget+0x5be>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005e4a:	4b1c      	ldr	r3, [pc, #112]	; (8005ebc <CTRL_refTarget+0x5dc>)
 8005e4c:	ed93 7a00 	vldr	s14, [r3]
 8005e50:	4b1b      	ldr	r3, [pc, #108]	; (8005ec0 <CTRL_refTarget+0x5e0>)
 8005e52:	edd3 7a00 	vldr	s15, [r3]
 8005e56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e5a:	4b1a      	ldr	r3, [pc, #104]	; (8005ec4 <CTRL_refTarget+0x5e4>)
 8005e5c:	edd3 7a00 	vldr	s15, [r3]
 8005e60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e64:	4b13      	ldr	r3, [pc, #76]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005e66:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005e6a:	4b16      	ldr	r3, [pc, #88]	; (8005ec4 <CTRL_refTarget+0x5e4>)
 8005e6c:	ed93 7a00 	vldr	s14, [r3]
 8005e70:	4b10      	ldr	r3, [pc, #64]	; (8005eb4 <CTRL_refTarget+0x5d4>)
 8005e72:	edd3 7a00 	vldr	s15, [r3]
 8005e76:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e7a:	4b11      	ldr	r3, [pc, #68]	; (8005ec0 <CTRL_refTarget+0x5e0>)
 8005e7c:	edd3 7a00 	vldr	s15, [r3]
 8005e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e84:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005e88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005e8c:	4b0e      	ldr	r3, [pc, #56]	; (8005ec8 <CTRL_refTarget+0x5e8>)
 8005e8e:	edd3 7a00 	vldr	s15, [r3]
 8005e92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e96:	4b0d      	ldr	r3, [pc, #52]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005e98:	edc3 7a00 	vstr	s15, [r3]
 8005e9c:	e057      	b.n	8005f4e <CTRL_refTarget+0x66e>
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005e9e:	4b04      	ldr	r3, [pc, #16]	; (8005eb0 <CTRL_refTarget+0x5d0>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a0a      	ldr	r2, [pc, #40]	; (8005ecc <CTRL_refTarget+0x5ec>)
 8005ea4:	6013      	str	r3, [r2, #0]
 8005ea6:	e052      	b.n	8005f4e <CTRL_refTarget+0x66e>
 8005ea8:	20000224 	.word	0x20000224
 8005eac:	20000230 	.word	0x20000230
 8005eb0:	20000274 	.word	0x20000274
 8005eb4:	20000264 	.word	0x20000264
 8005eb8:	20000260 	.word	0x20000260
 8005ebc:	20000258 	.word	0x20000258
 8005ec0:	2000021c 	.word	0x2000021c
 8005ec4:	2000025c 	.word	0x2000025c
 8005ec8:	20000270 	.word	0x20000270
 8005ecc:	2000027c 	.word	0x2000027c
 8005ed0:	20000240 	.word	0x20000240
 8005ed4:	20000244 	.word	0x20000244
 8005ed8:	2000023c 	.word	0x2000023c
				}
			}
			else{
				/*  */
				if( f_TrgtAngleS < f_LastAngleS ){
 8005edc:	4b44      	ldr	r3, [pc, #272]	; (8005ff0 <CTRL_refTarget+0x710>)
 8005ede:	ed93 7a00 	vldr	s14, [r3]
 8005ee2:	4b44      	ldr	r3, [pc, #272]	; (8005ff4 <CTRL_refTarget+0x714>)
 8005ee4:	edd3 7a00 	vldr	s15, [r3]
 8005ee8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ef0:	d529      	bpl.n	8005f46 <CTRL_refTarget+0x666>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005ef2:	4b41      	ldr	r3, [pc, #260]	; (8005ff8 <CTRL_refTarget+0x718>)
 8005ef4:	ed93 7a00 	vldr	s14, [r3]
 8005ef8:	4b40      	ldr	r3, [pc, #256]	; (8005ffc <CTRL_refTarget+0x71c>)
 8005efa:	edd3 7a00 	vldr	s15, [r3]
 8005efe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f02:	4b3f      	ldr	r3, [pc, #252]	; (8006000 <CTRL_refTarget+0x720>)
 8005f04:	edd3 7a00 	vldr	s15, [r3]
 8005f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f0c:	4b38      	ldr	r3, [pc, #224]	; (8005ff0 <CTRL_refTarget+0x710>)
 8005f0e:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005f12:	4b3b      	ldr	r3, [pc, #236]	; (8006000 <CTRL_refTarget+0x720>)
 8005f14:	ed93 7a00 	vldr	s14, [r3]
 8005f18:	4b35      	ldr	r3, [pc, #212]	; (8005ff0 <CTRL_refTarget+0x710>)
 8005f1a:	edd3 7a00 	vldr	s15, [r3]
 8005f1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005f22:	4b36      	ldr	r3, [pc, #216]	; (8005ffc <CTRL_refTarget+0x71c>)
 8005f24:	edd3 7a00 	vldr	s15, [r3]
 8005f28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f2c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005f30:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005f34:	4b33      	ldr	r3, [pc, #204]	; (8006004 <CTRL_refTarget+0x724>)
 8005f36:	edd3 7a00 	vldr	s15, [r3]
 8005f3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f3e:	4b32      	ldr	r3, [pc, #200]	; (8006008 <CTRL_refTarget+0x728>)
 8005f40:	edc3 7a00 	vstr	s15, [r3]
 8005f44:	e003      	b.n	8005f4e <CTRL_refTarget+0x66e>
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005f46:	4b31      	ldr	r3, [pc, #196]	; (800600c <CTRL_refTarget+0x72c>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a2f      	ldr	r2, [pc, #188]	; (8006008 <CTRL_refTarget+0x728>)
 8005f4c:	6013      	str	r3, [r2, #0]
				}
			}

			/*    */
			if( f_LastDist > f_TrgtDist ){													// 
 8005f4e:	4b30      	ldr	r3, [pc, #192]	; (8006010 <CTRL_refTarget+0x730>)
 8005f50:	ed93 7a00 	vldr	s14, [r3]
 8005f54:	4b2f      	ldr	r3, [pc, #188]	; (8006014 <CTRL_refTarget+0x734>)
 8005f56:	edd3 7a00 	vldr	s15, [r3]
 8005f5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f62:	dd10      	ble.n	8005f86 <CTRL_refTarget+0x6a6>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8005f64:	4b2c      	ldr	r3, [pc, #176]	; (8006018 <CTRL_refTarget+0x738>)
 8005f66:	ed93 7a00 	vldr	s14, [r3]
 8005f6a:	4b24      	ldr	r3, [pc, #144]	; (8005ffc <CTRL_refTarget+0x71c>)
 8005f6c:	edd3 7a00 	vldr	s15, [r3]
 8005f70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f74:	4b29      	ldr	r3, [pc, #164]	; (800601c <CTRL_refTarget+0x73c>)
 8005f76:	edd3 7a00 	vldr	s15, [r3]
 8005f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f7e:	4b25      	ldr	r3, [pc, #148]	; (8006014 <CTRL_refTarget+0x734>)
 8005f80:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8005f84:	e02e      	b.n	8005fe4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_LastDist;													// 
 8005f86:	4b22      	ldr	r3, [pc, #136]	; (8006010 <CTRL_refTarget+0x730>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a22      	ldr	r2, [pc, #136]	; (8006014 <CTRL_refTarget+0x734>)
 8005f8c:	6013      	str	r3, [r2, #0]
			break;
 8005f8e:	e029      	b.n	8005fe4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_EXIT_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005f90:	4b23      	ldr	r3, [pc, #140]	; (8006020 <CTRL_refTarget+0x740>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a20      	ldr	r2, [pc, #128]	; (8006018 <CTRL_refTarget+0x738>)
 8005f96:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = 0;
 8005f98:	4b15      	ldr	r3, [pc, #84]	; (8005ff0 <CTRL_refTarget+0x710>)
 8005f9a:	f04f 0200 	mov.w	r2, #0
 8005f9e:	601a      	str	r2, [r3, #0]
			if( f_TrgtDist <= f_LastDist ){
 8005fa0:	4b1c      	ldr	r3, [pc, #112]	; (8006014 <CTRL_refTarget+0x734>)
 8005fa2:	ed93 7a00 	vldr	s14, [r3]
 8005fa6:	4b1a      	ldr	r3, [pc, #104]	; (8006010 <CTRL_refTarget+0x730>)
 8005fa8:	edd3 7a00 	vldr	s15, [r3]
 8005fac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fb4:	d810      	bhi.n	8005fd8 <CTRL_refTarget+0x6f8>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 8005fb6:	4b18      	ldr	r3, [pc, #96]	; (8006018 <CTRL_refTarget+0x738>)
 8005fb8:	ed93 7a00 	vldr	s14, [r3]
 8005fbc:	4b0f      	ldr	r3, [pc, #60]	; (8005ffc <CTRL_refTarget+0x71c>)
 8005fbe:	edd3 7a00 	vldr	s15, [r3]
 8005fc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005fc6:	4b15      	ldr	r3, [pc, #84]	; (800601c <CTRL_refTarget+0x73c>)
 8005fc8:	edd3 7a00 	vldr	s15, [r3]
 8005fcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fd0:	4b10      	ldr	r3, [pc, #64]	; (8006014 <CTRL_refTarget+0x734>)
 8005fd2:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;														// 
			}
			break;
 8005fd6:	e005      	b.n	8005fe4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_LastDist;														// 
 8005fd8:	4b0d      	ldr	r3, [pc, #52]	; (8006010 <CTRL_refTarget+0x730>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a0d      	ldr	r2, [pc, #52]	; (8006014 <CTRL_refTarget+0x734>)
 8005fde:	6013      	str	r3, [r2, #0]
			break;
 8005fe0:	e000      	b.n	8005fe4 <CTRL_refTarget+0x704>

		/*  */
		default:
			break;
 8005fe2:	bf00      	nop
	}
}
 8005fe4:	bf00      	nop
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	20000264 	.word	0x20000264
 8005ff4:	20000260 	.word	0x20000260
 8005ff8:	20000258 	.word	0x20000258
 8005ffc:	2000021c 	.word	0x2000021c
 8006000:	2000025c 	.word	0x2000025c
 8006004:	20000270 	.word	0x20000270
 8006008:	2000027c 	.word	0x2000027c
 800600c:	20000274 	.word	0x20000274
 8006010:	20000240 	.word	0x20000240
 8006014:	20000244 	.word	0x20000244
 8006018:	20000230 	.word	0x20000230
 800601c:	2000023c 	.word	0x2000023c
 8006020:	20000224 	.word	0x20000224

08006024 <Chg_ParamID>:

enPARAM_MODE Chg_ParamID( enCTRL_TYPE en_type )
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	4603      	mov	r3, r0
 800602c:	71fb      	strb	r3, [r7, #7]
	switch( en_type ){
 800602e:	79fb      	ldrb	r3, [r7, #7]
 8006030:	2b0e      	cmp	r3, #14
 8006032:	d83f      	bhi.n	80060b4 <Chg_ParamID+0x90>
 8006034:	a201      	add	r2, pc, #4	; (adr r2, 800603c <Chg_ParamID+0x18>)
 8006036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800603a:	bf00      	nop
 800603c:	08006079 	.word	0x08006079
 8006040:	0800607d 	.word	0x0800607d
 8006044:	08006081 	.word	0x08006081
 8006048:	08006089 	.word	0x08006089
 800604c:	0800608d 	.word	0x0800608d
 8006050:	08006091 	.word	0x08006091
 8006054:	08006085 	.word	0x08006085
 8006058:	08006095 	.word	0x08006095
 800605c:	08006099 	.word	0x08006099
 8006060:	0800609d 	.word	0x0800609d
 8006064:	080060a1 	.word	0x080060a1
 8006068:	080060a5 	.word	0x080060a5
 800606c:	080060a9 	.word	0x080060a9
 8006070:	080060ad 	.word	0x080060ad
 8006074:	080060b1 	.word	0x080060b1
		case CTRL_ACC:			return PARAM_ACC;				// ()
 8006078:	2301      	movs	r3, #1
 800607a:	e01c      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_CONST:		return PARAM_CONST;				// ()
 800607c:	2302      	movs	r3, #2
 800607e:	e01a      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_DEC:			return PARAM_DEC;				// ()
 8006080:	2303      	movs	r3, #3
 8006082:	e018      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_HIT_WALL:		return PARAM_HIT_WALL;			// 
 8006084:	2307      	movs	r3, #7
 8006086:	e016      	b.n	80060b6 <Chg_ParamID+0x92>
//		case DCMC_BACK_ACC:		return PARAM_BACK_ACC;			// ()
//		case DCMC_BACK_CONST:		return PARAM_BACK_CONST;		// ()
//		case DCMC_BACK_DEC:		return PARAM_BACK_DEC;			// ()
		case CTRL_SKEW_ACC:		return PARAM_SKEW_ACC;			// ()
 8006088:	2304      	movs	r3, #4
 800608a:	e014      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_SKEW_CONST:		return PARAM_SKEW_CONST;		// ()
 800608c:	2305      	movs	r3, #5
 800608e:	e012      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_SKEW_DEC:		return PARAM_SKEW_DEC;			// ()
 8006090:	2306      	movs	r3, #6
 8006092:	e010      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_ACC_TRUN:		return PARAM_ACC_TRUN;			// ()
 8006094:	230a      	movs	r3, #10
 8006096:	e00e      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_CONST_TRUN:		return PARAM_CONST_TRUN;		// ()
 8006098:	230b      	movs	r3, #11
 800609a:	e00c      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_DEC_TRUN:		return PARAM_DEC_TRUN;			// ()
 800609c:	230c      	movs	r3, #12
 800609e:	e00a      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_ENTRY_SURA:		return PARAM_ENTRY_SURA;		// ()
 80060a0:	230f      	movs	r3, #15
 80060a2:	e008      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_ACC_SURA:		return PARAM_ACC_SURA;			// ()
 80060a4:	2310      	movs	r3, #16
 80060a6:	e006      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_CONST_SURA:		return PARAM_CONST_SURA;		// ()
 80060a8:	2311      	movs	r3, #17
 80060aa:	e004      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_DEC_SURA:		return PARAM_DEC_SURA;			// ()
 80060ac:	2312      	movs	r3, #18
 80060ae:	e002      	b.n	80060b6 <Chg_ParamID+0x92>
		case CTRL_EXIT_SURA:		return PARAM_EXIT_SURA;			// ()
 80060b0:	2313      	movs	r3, #19
 80060b2:	e000      	b.n	80060b6 <Chg_ParamID+0x92>
		default:			return PARAM_NC;
 80060b4:	23ff      	movs	r3, #255	; 0xff
	}
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	370c      	adds	r7, #12
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop

080060c4 <CTRL_getFF_speed>:

void CTRL_getFF_speed( float* p_err )
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
	float f_ff_speed_acc = 0.0f;
 80060cc:	f04f 0300 	mov.w	r3, #0
 80060d0:	60fb      	str	r3, [r7, #12]
	float f_ff_speed = 0.0f;
 80060d2:	f04f 0300 	mov.w	r3, #0
 80060d6:	60bb      	str	r3, [r7, #8]

	f_ff_speed_acc	= PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_speed_acc;
 80060d8:	4b3c      	ldr	r3, [pc, #240]	; (80061cc <CTRL_getFF_speed+0x108>)
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	4618      	mov	r0, r3
 80060de:	f7ff ffa1 	bl	8006024 <Chg_ParamID>
 80060e2:	4603      	mov	r3, r0
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7fc fb93 	bl	8002810 <PARAM_getGain>
 80060ea:	4603      	mov	r3, r0
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	60fb      	str	r3, [r7, #12]
	f_ff_speed		= PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_speed;
 80060f0:	4b36      	ldr	r3, [pc, #216]	; (80061cc <CTRL_getFF_speed+0x108>)
 80060f2:	781b      	ldrb	r3, [r3, #0]
 80060f4:	4618      	mov	r0, r3
 80060f6:	f7ff ff95 	bl	8006024 <Chg_ParamID>
 80060fa:	4603      	mov	r3, r0
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7fc fb87 	bl	8002810 <PARAM_getGain>
 8006102:	4603      	mov	r3, r0
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	60bb      	str	r3, [r7, #8]

	/*  */
	switch( en_Type ){
 8006108:	4b30      	ldr	r3, [pc, #192]	; (80061cc <CTRL_getFF_speed+0x108>)
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	2b0e      	cmp	r3, #14
 800610e:	d854      	bhi.n	80061ba <CTRL_getFF_speed+0xf6>
 8006110:	a201      	add	r2, pc, #4	; (adr r2, 8006118 <CTRL_getFF_speed+0x54>)
 8006112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006116:	bf00      	nop
 8006118:	08006155 	.word	0x08006155
 800611c:	0800617d 	.word	0x0800617d
 8006120:	08006193 	.word	0x08006193
 8006124:	08006155 	.word	0x08006155
 8006128:	0800617d 	.word	0x0800617d
 800612c:	08006193 	.word	0x08006193
 8006130:	08006155 	.word	0x08006155
 8006134:	08006155 	.word	0x08006155
 8006138:	0800617d 	.word	0x0800617d
 800613c:	08006193 	.word	0x08006193
 8006140:	0800617d 	.word	0x0800617d
 8006144:	08006155 	.word	0x08006155
 8006148:	0800617d 	.word	0x0800617d
 800614c:	08006193 	.word	0x08006193
 8006150:	0800617d 	.word	0x0800617d
		case CTRL_ACC:
		case CTRL_HIT_WALL:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err = f_Acc * f_ff_speed_acc + f_TrgtSpeed * f_ff_speed ;
 8006154:	4b1e      	ldr	r3, [pc, #120]	; (80061d0 <CTRL_getFF_speed+0x10c>)
 8006156:	ed93 7a00 	vldr	s14, [r3]
 800615a:	edd7 7a03 	vldr	s15, [r7, #12]
 800615e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006162:	4b1c      	ldr	r3, [pc, #112]	; (80061d4 <CTRL_getFF_speed+0x110>)
 8006164:	edd3 6a00 	vldr	s13, [r3]
 8006168:	edd7 7a02 	vldr	s15, [r7, #8]
 800616c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006170:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	edc3 7a00 	vstr	s15, [r3]
			break;
 800617a:	e023      	b.n	80061c4 <CTRL_getFF_speed+0x100>
		case CTRL_SKEW_CONST:
		case CTRL_CONST_TRUN:
		case CTRL_ENTRY_SURA:
		case CTRL_EXIT_SURA:
		case CTRL_CONST_SURA:
			*p_err = f_TrgtSpeed * f_ff_speed ;
 800617c:	4b15      	ldr	r3, [pc, #84]	; (80061d4 <CTRL_getFF_speed+0x110>)
 800617e:	ed93 7a00 	vldr	s14, [r3]
 8006182:	edd7 7a02 	vldr	s15, [r7, #8]
 8006186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006190:	e018      	b.n	80061c4 <CTRL_getFF_speed+0x100>

		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
			*p_err = f_Acc * f_ff_speed_acc * (-1) + f_TrgtSpeed * f_ff_speed;
 8006192:	4b10      	ldr	r3, [pc, #64]	; (80061d4 <CTRL_getFF_speed+0x110>)
 8006194:	ed93 7a00 	vldr	s14, [r3]
 8006198:	edd7 7a02 	vldr	s15, [r7, #8]
 800619c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061a0:	4b0b      	ldr	r3, [pc, #44]	; (80061d0 <CTRL_getFF_speed+0x10c>)
 80061a2:	edd3 6a00 	vldr	s13, [r3]
 80061a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80061aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	edc3 7a00 	vstr	s15, [r3]
			break;
 80061b8:	e004      	b.n	80061c4 <CTRL_getFF_speed+0x100>

		// 
		default:
			*p_err = 0;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f04f 0200 	mov.w	r2, #0
 80061c0:	601a      	str	r2, [r3, #0]
			break;										// 
 80061c2:	bf00      	nop
	}

}
 80061c4:	bf00      	nop
 80061c6:	3710      	adds	r7, #16
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	200002ba 	.word	0x200002ba
 80061d0:	20000220 	.word	0x20000220
 80061d4:	20000230 	.word	0x20000230

080061d8 <CTRL_getFF_angle>:

void CTRL_getFF_angle( float* p_err )
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
	float f_ff_angleS_acc = 0.0f;
 80061e0:	f04f 0300 	mov.w	r3, #0
 80061e4:	60fb      	str	r3, [r7, #12]
	float f_ff_angleS = 0.0f;
 80061e6:	f04f 0300 	mov.w	r3, #0
 80061ea:	60bb      	str	r3, [r7, #8]

	f_ff_angleS_acc = PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_angleS_acc;
 80061ec:	4b5f      	ldr	r3, [pc, #380]	; (800636c <CTRL_getFF_angle+0x194>)
 80061ee:	781b      	ldrb	r3, [r3, #0]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7ff ff17 	bl	8006024 <Chg_ParamID>
 80061f6:	4603      	mov	r3, r0
 80061f8:	4618      	mov	r0, r3
 80061fa:	f7fc fb09 	bl	8002810 <PARAM_getGain>
 80061fe:	4603      	mov	r3, r0
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	60fb      	str	r3, [r7, #12]
	f_ff_angleS 	= PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_angleS;
 8006204:	4b59      	ldr	r3, [pc, #356]	; (800636c <CTRL_getFF_angle+0x194>)
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	4618      	mov	r0, r3
 800620a:	f7ff ff0b 	bl	8006024 <Chg_ParamID>
 800620e:	4603      	mov	r3, r0
 8006210:	4618      	mov	r0, r3
 8006212:	f7fc fafd 	bl	8002810 <PARAM_getGain>
 8006216:	4603      	mov	r3, r0
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	60bb      	str	r3, [r7, #8]

	/*  */
	switch( en_Type ){
 800621c:	4b53      	ldr	r3, [pc, #332]	; (800636c <CTRL_getFF_angle+0x194>)
 800621e:	781b      	ldrb	r3, [r3, #0]
 8006220:	2b0e      	cmp	r3, #14
 8006222:	f200 809a 	bhi.w	800635a <CTRL_getFF_angle+0x182>
 8006226:	a201      	add	r2, pc, #4	; (adr r2, 800622c <CTRL_getFF_angle+0x54>)
 8006228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800622c:	08006269 	.word	0x08006269
 8006230:	080062c9 	.word	0x080062c9
 8006234:	080062fb 	.word	0x080062fb
 8006238:	08006269 	.word	0x08006269
 800623c:	080062c9 	.word	0x080062c9
 8006240:	080062fb 	.word	0x080062fb
 8006244:	08006269 	.word	0x08006269
 8006248:	08006269 	.word	0x08006269
 800624c:	080062c9 	.word	0x080062c9
 8006250:	080062fb 	.word	0x080062fb
 8006254:	080062c9 	.word	0x080062c9
 8006258:	08006269 	.word	0x08006269
 800625c:	080062c9 	.word	0x080062c9
 8006260:	080062fb 	.word	0x080062fb
 8006264:	080062c9 	.word	0x080062c9
		case CTRL_ACC:
		case CTRL_HIT_WALL:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err =FABS(f_AccAngleS) * f_ff_angleS_acc + FABS(f_TrgtAngleS) * f_ff_angleS;
 8006268:	4b41      	ldr	r3, [pc, #260]	; (8006370 <CTRL_getFF_angle+0x198>)
 800626a:	edd3 7a00 	vldr	s15, [r3]
 800626e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006276:	db03      	blt.n	8006280 <CTRL_getFF_angle+0xa8>
 8006278:	4b3d      	ldr	r3, [pc, #244]	; (8006370 <CTRL_getFF_angle+0x198>)
 800627a:	edd3 7a00 	vldr	s15, [r3]
 800627e:	e004      	b.n	800628a <CTRL_getFF_angle+0xb2>
 8006280:	4b3b      	ldr	r3, [pc, #236]	; (8006370 <CTRL_getFF_angle+0x198>)
 8006282:	edd3 7a00 	vldr	s15, [r3]
 8006286:	eef1 7a67 	vneg.f32	s15, s15
 800628a:	ed97 7a03 	vldr	s14, [r7, #12]
 800628e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006292:	4b38      	ldr	r3, [pc, #224]	; (8006374 <CTRL_getFF_angle+0x19c>)
 8006294:	edd3 7a00 	vldr	s15, [r3]
 8006298:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800629c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062a0:	db03      	blt.n	80062aa <CTRL_getFF_angle+0xd2>
 80062a2:	4b34      	ldr	r3, [pc, #208]	; (8006374 <CTRL_getFF_angle+0x19c>)
 80062a4:	edd3 7a00 	vldr	s15, [r3]
 80062a8:	e004      	b.n	80062b4 <CTRL_getFF_angle+0xdc>
 80062aa:	4b32      	ldr	r3, [pc, #200]	; (8006374 <CTRL_getFF_angle+0x19c>)
 80062ac:	edd3 7a00 	vldr	s15, [r3]
 80062b0:	eef1 7a67 	vneg.f32	s15, s15
 80062b4:	edd7 6a02 	vldr	s13, [r7, #8]
 80062b8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80062bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	edc3 7a00 	vstr	s15, [r3]
			break;
 80062c6:	e04d      	b.n	8006364 <CTRL_getFF_angle+0x18c>
		case CTRL_SKEW_CONST:
		case CTRL_CONST_TRUN:
		case CTRL_ENTRY_SURA:
		case CTRL_EXIT_SURA:
		case CTRL_CONST_SURA:
			*p_err = FABS(f_TrgtAngleS) * f_ff_angleS;
 80062c8:	4b2a      	ldr	r3, [pc, #168]	; (8006374 <CTRL_getFF_angle+0x19c>)
 80062ca:	edd3 7a00 	vldr	s15, [r3]
 80062ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80062d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062d6:	db03      	blt.n	80062e0 <CTRL_getFF_angle+0x108>
 80062d8:	4b26      	ldr	r3, [pc, #152]	; (8006374 <CTRL_getFF_angle+0x19c>)
 80062da:	edd3 7a00 	vldr	s15, [r3]
 80062de:	e004      	b.n	80062ea <CTRL_getFF_angle+0x112>
 80062e0:	4b24      	ldr	r3, [pc, #144]	; (8006374 <CTRL_getFF_angle+0x19c>)
 80062e2:	edd3 7a00 	vldr	s15, [r3]
 80062e6:	eef1 7a67 	vneg.f32	s15, s15
 80062ea:	ed97 7a02 	vldr	s14, [r7, #8]
 80062ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	edc3 7a00 	vstr	s15, [r3]
			break;
 80062f8:	e034      	b.n	8006364 <CTRL_getFF_angle+0x18c>

		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
			*p_err = FABS(f_AccAngleS) * f_ff_angleS_acc *(-1) + FABS(f_TrgtAngleS) * f_ff_angleS;
 80062fa:	4b1e      	ldr	r3, [pc, #120]	; (8006374 <CTRL_getFF_angle+0x19c>)
 80062fc:	edd3 7a00 	vldr	s15, [r3]
 8006300:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006308:	db03      	blt.n	8006312 <CTRL_getFF_angle+0x13a>
 800630a:	4b1a      	ldr	r3, [pc, #104]	; (8006374 <CTRL_getFF_angle+0x19c>)
 800630c:	edd3 7a00 	vldr	s15, [r3]
 8006310:	e004      	b.n	800631c <CTRL_getFF_angle+0x144>
 8006312:	4b18      	ldr	r3, [pc, #96]	; (8006374 <CTRL_getFF_angle+0x19c>)
 8006314:	edd3 7a00 	vldr	s15, [r3]
 8006318:	eef1 7a67 	vneg.f32	s15, s15
 800631c:	ed97 7a02 	vldr	s14, [r7, #8]
 8006320:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006324:	4b12      	ldr	r3, [pc, #72]	; (8006370 <CTRL_getFF_angle+0x198>)
 8006326:	edd3 7a00 	vldr	s15, [r3]
 800632a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800632e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006332:	db03      	blt.n	800633c <CTRL_getFF_angle+0x164>
 8006334:	4b0e      	ldr	r3, [pc, #56]	; (8006370 <CTRL_getFF_angle+0x198>)
 8006336:	edd3 7a00 	vldr	s15, [r3]
 800633a:	e004      	b.n	8006346 <CTRL_getFF_angle+0x16e>
 800633c:	4b0c      	ldr	r3, [pc, #48]	; (8006370 <CTRL_getFF_angle+0x198>)
 800633e:	edd3 7a00 	vldr	s15, [r3]
 8006342:	eef1 7a67 	vneg.f32	s15, s15
 8006346:	edd7 6a03 	vldr	s13, [r7, #12]
 800634a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800634e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006358:	e004      	b.n	8006364 <CTRL_getFF_angle+0x18c>

		// 
		default:
			*p_err = 0;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f04f 0200 	mov.w	r2, #0
 8006360:	601a      	str	r2, [r3, #0]
			break;										// 
 8006362:	bf00      	nop
	}

}
 8006364:	bf00      	nop
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	200002ba 	.word	0x200002ba
 8006370:	20000258 	.word	0x20000258
 8006374:	20000264 	.word	0x20000264

08006378 <CTRL_getSpeedFB>:

void CTRL_getSpeedFB( float* p_err )
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
	float		f_speedErr;					// [] 
	float		f_kp = 0.0f;
 8006380:	f04f 0300 	mov.w	r3, #0
 8006384:	617b      	str	r3, [r7, #20]
	float		f_ki = 0.0f;
 8006386:	f04f 0300 	mov.w	r3, #0
 800638a:	613b      	str	r3, [r7, #16]
	float		f_kd = 0.0f;
 800638c:	f04f 0300 	mov.w	r3, #0
 8006390:	60fb      	str	r3, [r7, #12]
	/*  */
	f_speedErr  = f_TrgtSpeed - f_NowSpeed;					// [mm/s]
 8006392:	4b48      	ldr	r3, [pc, #288]	; (80064b4 <CTRL_getSpeedFB+0x13c>)
 8006394:	ed93 7a00 	vldr	s14, [r3]
 8006398:	4b47      	ldr	r3, [pc, #284]	; (80064b8 <CTRL_getSpeedFB+0x140>)
 800639a:	edd3 7a00 	vldr	s15, [r3]
 800639e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063a2:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = PARAM_getGain( Chg_ParamID(en_Type))->f_FB_speed_kp;
 80063a6:	4b45      	ldr	r3, [pc, #276]	; (80064bc <CTRL_getSpeedFB+0x144>)
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	4618      	mov	r0, r3
 80063ac:	f7ff fe3a 	bl	8006024 <Chg_ParamID>
 80063b0:	4603      	mov	r3, r0
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7fc fa2c 	bl	8002810 <PARAM_getGain>
 80063b8:	4603      	mov	r3, r0
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	617b      	str	r3, [r7, #20]
	f_ki = PARAM_getGain( Chg_ParamID(en_Type))->f_FB_speed_ki;
 80063be:	4b3f      	ldr	r3, [pc, #252]	; (80064bc <CTRL_getSpeedFB+0x144>)
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7ff fe2e 	bl	8006024 <Chg_ParamID>
 80063c8:	4603      	mov	r3, r0
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7fc fa20 	bl	8002810 <PARAM_getGain>
 80063d0:	4603      	mov	r3, r0
 80063d2:	695b      	ldr	r3, [r3, #20]
 80063d4:	613b      	str	r3, [r7, #16]
	f_kd = PARAM_getGain( Chg_ParamID(en_Type))->f_FB_speed_kd;
 80063d6:	4b39      	ldr	r3, [pc, #228]	; (80064bc <CTRL_getSpeedFB+0x144>)
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	4618      	mov	r0, r3
 80063dc:	f7ff fe22 	bl	8006024 <Chg_ParamID>
 80063e0:	4603      	mov	r3, r0
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7fc fa14 	bl	8002810 <PARAM_getGain>
 80063e8:	4603      	mov	r3, r0
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	60fb      	str	r3, [r7, #12]

	/* I */
	f_SpeedErrSum += f_speedErr * f_ki;			// I
 80063ee:	ed97 7a02 	vldr	s14, [r7, #8]
 80063f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80063f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063fa:	4b31      	ldr	r3, [pc, #196]	; (80064c0 <CTRL_getSpeedFB+0x148>)
 80063fc:	edd3 7a00 	vldr	s15, [r3]
 8006400:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006404:	4b2e      	ldr	r3, [pc, #184]	; (80064c0 <CTRL_getSpeedFB+0x148>)
 8006406:	edc3 7a00 	vstr	s15, [r3]
	if( f_SpeedErrSum > 120 ){
 800640a:	4b2d      	ldr	r3, [pc, #180]	; (80064c0 <CTRL_getSpeedFB+0x148>)
 800640c:	edd3 7a00 	vldr	s15, [r3]
 8006410:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80064c4 <CTRL_getSpeedFB+0x14c>
 8006414:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800641c:	dd02      	ble.n	8006424 <CTRL_getSpeedFB+0xac>
		f_SpeedErrSum = 120;			// 
 800641e:	4b28      	ldr	r3, [pc, #160]	; (80064c0 <CTRL_getSpeedFB+0x148>)
 8006420:	4a29      	ldr	r2, [pc, #164]	; (80064c8 <CTRL_getSpeedFB+0x150>)
 8006422:	601a      	str	r2, [r3, #0]
	}

	/* PID */
	*p_err = f_speedErr * f_kp + f_SpeedErrSum + ( f_speedErr - f_ErrSpeedBuf ) * f_kd;				// PI
 8006424:	ed97 7a02 	vldr	s14, [r7, #8]
 8006428:	edd7 7a05 	vldr	s15, [r7, #20]
 800642c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006430:	4b23      	ldr	r3, [pc, #140]	; (80064c0 <CTRL_getSpeedFB+0x148>)
 8006432:	edd3 7a00 	vldr	s15, [r3]
 8006436:	ee37 7a27 	vadd.f32	s14, s14, s15
 800643a:	4b24      	ldr	r3, [pc, #144]	; (80064cc <CTRL_getSpeedFB+0x154>)
 800643c:	edd3 7a00 	vldr	s15, [r3]
 8006440:	edd7 6a02 	vldr	s13, [r7, #8]
 8006444:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006448:	edd7 7a03 	vldr	s15, [r7, #12]
 800644c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	edc3 7a00 	vstr	s15, [r3]

	f_ErrSpeedBuf = f_speedErr;		// 
 800645a:	4a1c      	ldr	r2, [pc, #112]	; (80064cc <CTRL_getSpeedFB+0x154>)
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	6013      	str	r3, [r2, #0]

	/*  */
	if( FABS( f_speedErr ) < 0.5 ){
 8006460:	edd7 7a02 	vldr	s15, [r7, #8]
 8006464:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800646c:	db0c      	blt.n	8006488 <CTRL_getSpeedFB+0x110>
 800646e:	edd7 7a02 	vldr	s15, [r7, #8]
 8006472:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8006476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800647a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800647e:	bf4c      	ite	mi
 8006480:	2301      	movmi	r3, #1
 8006482:	2300      	movpl	r3, #0
 8006484:	b2db      	uxtb	r3, r3
 8006486:	e00b      	b.n	80064a0 <CTRL_getSpeedFB+0x128>
 8006488:	edd7 7a02 	vldr	s15, [r7, #8]
 800648c:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8006490:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006498:	bfcc      	ite	gt
 800649a:	2301      	movgt	r3, #1
 800649c:	2300      	movle	r3, #0
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d003      	beq.n	80064ac <CTRL_getSpeedFB+0x134>
		f_SpeedErrSum = 0;
 80064a4:	4b06      	ldr	r3, [pc, #24]	; (80064c0 <CTRL_getSpeedFB+0x148>)
 80064a6:	f04f 0200 	mov.w	r2, #0
 80064aa:	601a      	str	r2, [r3, #0]
	}

}
 80064ac:	bf00      	nop
 80064ae:	3718      	adds	r7, #24
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	20000230 	.word	0x20000230
 80064b8:	2000022c 	.word	0x2000022c
 80064bc:	200002ba 	.word	0x200002ba
 80064c0:	20000238 	.word	0x20000238
 80064c4:	42f00000 	.word	0x42f00000
 80064c8:	42f00000 	.word	0x42f00000
 80064cc:	20000234 	.word	0x20000234

080064d0 <CTRL_getDistFB>:

void CTRL_getDistFB( float* p_err )
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
	float				f_distErr;					// [] 
//	PRIVATE float		f_limTime = 0;				// [sec]
	float 				f_kp = 0.0f;				// 
 80064d8:	f04f 0300 	mov.w	r3, #0
 80064dc:	617b      	str	r3, [r7, #20]
	float 				f_ki = 0.0f;				// 
 80064de:	f04f 0300 	mov.w	r3, #0
 80064e2:	613b      	str	r3, [r7, #16]

	*p_err = 0;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f04f 0200 	mov.w	r2, #0
 80064ea:	601a      	str	r2, [r3, #0]

	/* / */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST )||
 80064ec:	4b9e      	ldr	r3, [pc, #632]	; (8006768 <CTRL_getDistFB+0x298>)
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	f000 8131 	beq.w	8006758 <CTRL_getDistFB+0x288>
 80064f6:	4b9c      	ldr	r3, [pc, #624]	; (8006768 <CTRL_getDistFB+0x298>)
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	f000 812c 	beq.w	8006758 <CTRL_getDistFB+0x288>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ))
 8006500:	4b99      	ldr	r3, [pc, #612]	; (8006768 <CTRL_getDistFB+0x298>)
 8006502:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST )||
 8006504:	2b03      	cmp	r3, #3
 8006506:	f000 8127 	beq.w	8006758 <CTRL_getDistFB+0x288>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ))
 800650a:	4b97      	ldr	r3, [pc, #604]	; (8006768 <CTRL_getDistFB+0x298>)
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	2b04      	cmp	r3, #4
 8006510:	f000 8122 	beq.w	8006758 <CTRL_getDistFB+0x288>
	{
		// 
	}
	/*  */
	else if(( en_Type == CTRL_DEC )|| ( en_Type == CTRL_SKEW_DEC ) ||
 8006514:	4b94      	ldr	r3, [pc, #592]	; (8006768 <CTRL_getDistFB+0x298>)
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	2b02      	cmp	r3, #2
 800651a:	d017      	beq.n	800654c <CTRL_getDistFB+0x7c>
 800651c:	4b92      	ldr	r3, [pc, #584]	; (8006768 <CTRL_getDistFB+0x298>)
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	2b05      	cmp	r3, #5
 8006522:	d013      	beq.n	800654c <CTRL_getDistFB+0x7c>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006524:	4b90      	ldr	r3, [pc, #576]	; (8006768 <CTRL_getDistFB+0x298>)
 8006526:	781b      	ldrb	r3, [r3, #0]
	else if(( en_Type == CTRL_DEC )|| ( en_Type == CTRL_SKEW_DEC ) ||
 8006528:	2b0a      	cmp	r3, #10
 800652a:	d00f      	beq.n	800654c <CTRL_getDistFB+0x7c>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 800652c:	4b8e      	ldr	r3, [pc, #568]	; (8006768 <CTRL_getDistFB+0x298>)
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	2b0e      	cmp	r3, #14
 8006532:	d00b      	beq.n	800654c <CTRL_getDistFB+0x7c>
			 ( en_Type == CTRL_ACC_SURA ) || ( en_Type == CTRL_CONST_SURA ) || ( en_Type == CTRL_DEC_SURA ) ){
 8006534:	4b8c      	ldr	r3, [pc, #560]	; (8006768 <CTRL_getDistFB+0x298>)
 8006536:	781b      	ldrb	r3, [r3, #0]
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006538:	2b0b      	cmp	r3, #11
 800653a:	d007      	beq.n	800654c <CTRL_getDistFB+0x7c>
			 ( en_Type == CTRL_ACC_SURA ) || ( en_Type == CTRL_CONST_SURA ) || ( en_Type == CTRL_DEC_SURA ) ){
 800653c:	4b8a      	ldr	r3, [pc, #552]	; (8006768 <CTRL_getDistFB+0x298>)
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	2b0c      	cmp	r3, #12
 8006542:	d003      	beq.n	800654c <CTRL_getDistFB+0x7c>
 8006544:	4b88      	ldr	r3, [pc, #544]	; (8006768 <CTRL_getDistFB+0x298>)
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	2b0d      	cmp	r3, #13
 800654a:	d17c      	bne.n	8006646 <CTRL_getDistFB+0x176>

		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_dist_kp;
 800654c:	4b86      	ldr	r3, [pc, #536]	; (8006768 <CTRL_getDistFB+0x298>)
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	4618      	mov	r0, r3
 8006552:	f7ff fd67 	bl	8006024 <Chg_ParamID>
 8006556:	4603      	mov	r3, r0
 8006558:	4618      	mov	r0, r3
 800655a:	f7fc f959 	bl	8002810 <PARAM_getGain>
 800655e:	4603      	mov	r3, r0
 8006560:	69db      	ldr	r3, [r3, #28]
 8006562:	617b      	str	r3, [r7, #20]
		f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_dist_ki;
 8006564:	4b80      	ldr	r3, [pc, #512]	; (8006768 <CTRL_getDistFB+0x298>)
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	4618      	mov	r0, r3
 800656a:	f7ff fd5b 	bl	8006024 <Chg_ParamID>
 800656e:	4603      	mov	r3, r0
 8006570:	4618      	mov	r0, r3
 8006572:	f7fc f94d 	bl	8002810 <PARAM_getGain>
 8006576:	4603      	mov	r3, r0
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	613b      	str	r3, [r7, #16]

		/*  */
		f_distErr  = f_TrgtDist - f_NowDist;					// [mm]
 800657c:	4b7b      	ldr	r3, [pc, #492]	; (800676c <CTRL_getDistFB+0x29c>)
 800657e:	ed93 7a00 	vldr	s14, [r3]
 8006582:	4b7b      	ldr	r3, [pc, #492]	; (8006770 <CTRL_getDistFB+0x2a0>)
 8006584:	edd3 7a00 	vldr	s15, [r3]
 8006588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800658c:	edc7 7a03 	vstr	s15, [r7, #12]

		/* I */
		f_DistErrSum += f_distErr * f_ki;			// I
 8006590:	ed97 7a03 	vldr	s14, [r7, #12]
 8006594:	edd7 7a04 	vldr	s15, [r7, #16]
 8006598:	ee27 7a27 	vmul.f32	s14, s14, s15
 800659c:	4b75      	ldr	r3, [pc, #468]	; (8006774 <CTRL_getDistFB+0x2a4>)
 800659e:	edd3 7a00 	vldr	s15, [r3]
 80065a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065a6:	4b73      	ldr	r3, [pc, #460]	; (8006774 <CTRL_getDistFB+0x2a4>)
 80065a8:	edc3 7a00 	vstr	s15, [r3]
		if( f_DistErrSum > 100 ){
 80065ac:	4b71      	ldr	r3, [pc, #452]	; (8006774 <CTRL_getDistFB+0x2a4>)
 80065ae:	edd3 7a00 	vldr	s15, [r3]
 80065b2:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8006778 <CTRL_getDistFB+0x2a8>
 80065b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065be:	dd02      	ble.n	80065c6 <CTRL_getDistFB+0xf6>
			f_DistErrSum = 100;			// 
 80065c0:	4b6c      	ldr	r3, [pc, #432]	; (8006774 <CTRL_getDistFB+0x2a4>)
 80065c2:	4a6e      	ldr	r2, [pc, #440]	; (800677c <CTRL_getDistFB+0x2ac>)
 80065c4:	601a      	str	r2, [r3, #0]
		}

		/* PI */
		*p_err = f_distErr * f_kp + f_DistErrSum;				// PI
 80065c6:	ed97 7a03 	vldr	s14, [r7, #12]
 80065ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80065ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065d2:	4b68      	ldr	r3, [pc, #416]	; (8006774 <CTRL_getDistFB+0x2a4>)
 80065d4:	edd3 7a00 	vldr	s15, [r3]
 80065d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	edc3 7a00 	vstr	s15, [r3]

		/*  */
		if( FABS( f_TrgtDist - f_NowDist ) < 0.05 ){
 80065e2:	4b62      	ldr	r3, [pc, #392]	; (800676c <CTRL_getDistFB+0x29c>)
 80065e4:	ed93 7a00 	vldr	s14, [r3]
 80065e8:	4b61      	ldr	r3, [pc, #388]	; (8006770 <CTRL_getDistFB+0x2a0>)
 80065ea:	edd3 7a00 	vldr	s15, [r3]
 80065ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80065f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065fa:	db08      	blt.n	800660e <CTRL_getDistFB+0x13e>
 80065fc:	4b5b      	ldr	r3, [pc, #364]	; (800676c <CTRL_getDistFB+0x29c>)
 80065fe:	ed93 7a00 	vldr	s14, [r3]
 8006602:	4b5b      	ldr	r3, [pc, #364]	; (8006770 <CTRL_getDistFB+0x2a0>)
 8006604:	edd3 7a00 	vldr	s15, [r3]
 8006608:	ee77 7a67 	vsub.f32	s15, s14, s15
 800660c:	e009      	b.n	8006622 <CTRL_getDistFB+0x152>
 800660e:	4b57      	ldr	r3, [pc, #348]	; (800676c <CTRL_getDistFB+0x29c>)
 8006610:	ed93 7a00 	vldr	s14, [r3]
 8006614:	4b56      	ldr	r3, [pc, #344]	; (8006770 <CTRL_getDistFB+0x2a0>)
 8006616:	edd3 7a00 	vldr	s15, [r3]
 800661a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800661e:	eef1 7a67 	vneg.f32	s15, s15
 8006622:	ee17 0a90 	vmov	r0, s15
 8006626:	f7f9 ffb7 	bl	8000598 <__aeabi_f2d>
 800662a:	a34d      	add	r3, pc, #308	; (adr r3, 8006760 <CTRL_getDistFB+0x290>)
 800662c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006630:	f7fa fa7c 	bl	8000b2c <__aeabi_dcmplt>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	f000 808e 	beq.w	8006758 <CTRL_getDistFB+0x288>
			f_DistErrSum = 0;
 800663c:	4b4d      	ldr	r3, [pc, #308]	; (8006774 <CTRL_getDistFB+0x2a4>)
 800663e:	f04f 0200 	mov.w	r2, #0
 8006642:	601a      	str	r2, [r3, #0]
		if( FABS( f_TrgtDist - f_NowDist ) < 0.05 ){
 8006644:	e088      	b.n	8006758 <CTRL_getDistFB+0x288>
		}
	}

/*  */
	else if( ( en_Type == CTRL_ACC_TRUN ) || ( en_Type == CTRL_CONST_TRUN ) || ( en_Type == CTRL_DEC_TRUN ) ){
 8006646:	4b48      	ldr	r3, [pc, #288]	; (8006768 <CTRL_getDistFB+0x298>)
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	2b07      	cmp	r3, #7
 800664c:	d007      	beq.n	800665e <CTRL_getDistFB+0x18e>
 800664e:	4b46      	ldr	r3, [pc, #280]	; (8006768 <CTRL_getDistFB+0x298>)
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	2b08      	cmp	r3, #8
 8006654:	d003      	beq.n	800665e <CTRL_getDistFB+0x18e>
 8006656:	4b44      	ldr	r3, [pc, #272]	; (8006768 <CTRL_getDistFB+0x298>)
 8006658:	781b      	ldrb	r3, [r3, #0]
 800665a:	2b09      	cmp	r3, #9
 800665c:	d17c      	bne.n	8006758 <CTRL_getDistFB+0x288>
		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_dist_kp;
 800665e:	4b42      	ldr	r3, [pc, #264]	; (8006768 <CTRL_getDistFB+0x298>)
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	4618      	mov	r0, r3
 8006664:	f7ff fcde 	bl	8006024 <Chg_ParamID>
 8006668:	4603      	mov	r3, r0
 800666a:	4618      	mov	r0, r3
 800666c:	f7fc f8d0 	bl	8002810 <PARAM_getGain>
 8006670:	4603      	mov	r3, r0
 8006672:	69db      	ldr	r3, [r3, #28]
 8006674:	617b      	str	r3, [r7, #20]
		f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_dist_ki;
 8006676:	4b3c      	ldr	r3, [pc, #240]	; (8006768 <CTRL_getDistFB+0x298>)
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	4618      	mov	r0, r3
 800667c:	f7ff fcd2 	bl	8006024 <Chg_ParamID>
 8006680:	4603      	mov	r3, r0
 8006682:	4618      	mov	r0, r3
 8006684:	f7fc f8c4 	bl	8002810 <PARAM_getGain>
 8006688:	4603      	mov	r3, r0
 800668a:	6a1b      	ldr	r3, [r3, #32]
 800668c:	613b      	str	r3, [r7, #16]

		/*  */
		f_distErr  = f_TrgtDist - f_NowDist;					// [mm]
 800668e:	4b37      	ldr	r3, [pc, #220]	; (800676c <CTRL_getDistFB+0x29c>)
 8006690:	ed93 7a00 	vldr	s14, [r3]
 8006694:	4b36      	ldr	r3, [pc, #216]	; (8006770 <CTRL_getDistFB+0x2a0>)
 8006696:	edd3 7a00 	vldr	s15, [r3]
 800669a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800669e:	edc7 7a03 	vstr	s15, [r7, #12]

		/* I */
		f_DistErrSum += f_distErr * f_ki;			// I
 80066a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80066a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80066aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066ae:	4b31      	ldr	r3, [pc, #196]	; (8006774 <CTRL_getDistFB+0x2a4>)
 80066b0:	edd3 7a00 	vldr	s15, [r3]
 80066b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066b8:	4b2e      	ldr	r3, [pc, #184]	; (8006774 <CTRL_getDistFB+0x2a4>)
 80066ba:	edc3 7a00 	vstr	s15, [r3]
		if( f_DistErrSum > 100 ){
 80066be:	4b2d      	ldr	r3, [pc, #180]	; (8006774 <CTRL_getDistFB+0x2a4>)
 80066c0:	edd3 7a00 	vldr	s15, [r3]
 80066c4:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8006778 <CTRL_getDistFB+0x2a8>
 80066c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80066cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066d0:	dd02      	ble.n	80066d8 <CTRL_getDistFB+0x208>
			f_DistErrSum = 100;			// 
 80066d2:	4b28      	ldr	r3, [pc, #160]	; (8006774 <CTRL_getDistFB+0x2a4>)
 80066d4:	4a29      	ldr	r2, [pc, #164]	; (800677c <CTRL_getDistFB+0x2ac>)
 80066d6:	601a      	str	r2, [r3, #0]
		}

		/* PI */
		*p_err = f_distErr * f_kp + f_DistErrSum;				// PI
 80066d8:	ed97 7a03 	vldr	s14, [r7, #12]
 80066dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80066e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066e4:	4b23      	ldr	r3, [pc, #140]	; (8006774 <CTRL_getDistFB+0x2a4>)
 80066e6:	edd3 7a00 	vldr	s15, [r3]
 80066ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	edc3 7a00 	vstr	s15, [r3]

		/*  */
		if( FABS( f_TrgtDist - f_NowDist ) < 0.05 ){
 80066f4:	4b1d      	ldr	r3, [pc, #116]	; (800676c <CTRL_getDistFB+0x29c>)
 80066f6:	ed93 7a00 	vldr	s14, [r3]
 80066fa:	4b1d      	ldr	r3, [pc, #116]	; (8006770 <CTRL_getDistFB+0x2a0>)
 80066fc:	edd3 7a00 	vldr	s15, [r3]
 8006700:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006704:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800670c:	db08      	blt.n	8006720 <CTRL_getDistFB+0x250>
 800670e:	4b17      	ldr	r3, [pc, #92]	; (800676c <CTRL_getDistFB+0x29c>)
 8006710:	ed93 7a00 	vldr	s14, [r3]
 8006714:	4b16      	ldr	r3, [pc, #88]	; (8006770 <CTRL_getDistFB+0x2a0>)
 8006716:	edd3 7a00 	vldr	s15, [r3]
 800671a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800671e:	e009      	b.n	8006734 <CTRL_getDistFB+0x264>
 8006720:	4b12      	ldr	r3, [pc, #72]	; (800676c <CTRL_getDistFB+0x29c>)
 8006722:	ed93 7a00 	vldr	s14, [r3]
 8006726:	4b12      	ldr	r3, [pc, #72]	; (8006770 <CTRL_getDistFB+0x2a0>)
 8006728:	edd3 7a00 	vldr	s15, [r3]
 800672c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006730:	eef1 7a67 	vneg.f32	s15, s15
 8006734:	ee17 0a90 	vmov	r0, s15
 8006738:	f7f9 ff2e 	bl	8000598 <__aeabi_f2d>
 800673c:	a308      	add	r3, pc, #32	; (adr r3, 8006760 <CTRL_getDistFB+0x290>)
 800673e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006742:	f7fa f9f3 	bl	8000b2c <__aeabi_dcmplt>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d100      	bne.n	800674e <CTRL_getDistFB+0x27e>
			f_DistErrSum = 0;
		}

	}

}
 800674c:	e004      	b.n	8006758 <CTRL_getDistFB+0x288>
			f_DistErrSum = 0;
 800674e:	4b09      	ldr	r3, [pc, #36]	; (8006774 <CTRL_getDistFB+0x2a4>)
 8006750:	f04f 0200 	mov.w	r2, #0
 8006754:	601a      	str	r2, [r3, #0]
}
 8006756:	e7ff      	b.n	8006758 <CTRL_getDistFB+0x288>
 8006758:	bf00      	nop
 800675a:	3718      	adds	r7, #24
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	9999999a 	.word	0x9999999a
 8006764:	3fa99999 	.word	0x3fa99999
 8006768:	200002ba 	.word	0x200002ba
 800676c:	20000244 	.word	0x20000244
 8006770:	20000248 	.word	0x20000248
 8006774:	20000254 	.word	0x20000254
 8006778:	42c80000 	.word	0x42c80000
 800677c:	42c80000 	.word	0x42c80000

08006780 <CTRL_getAngleSpeedFB>:

void CTRL_getAngleSpeedFB( float* p_err )
{
 8006780:	b580      	push	{r7, lr}
 8006782:	ed2d 8b02 	vpush	{d8}
 8006786:	b086      	sub	sp, #24
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
	float f_err;					// [] 
	float f_kp = 0.0f;				// 
 800678c:	f04f 0300 	mov.w	r3, #0
 8006790:	617b      	str	r3, [r7, #20]
	float f_ki = 0.0f;
 8006792:	f04f 0300 	mov.w	r3, #0
 8006796:	613b      	str	r3, [r7, #16]
	float f_kd = 0.0f;
 8006798:	f04f 0300 	mov.w	r3, #0
 800679c:	60fb      	str	r3, [r7, #12]


	f_err = f_TrgtAngleS - GYRO_getSpeedErr();			//  - [deg/s]
 800679e:	4b50      	ldr	r3, [pc, #320]	; (80068e0 <CTRL_getAngleSpeedFB+0x160>)
 80067a0:	ed93 8a00 	vldr	s16, [r3]
 80067a4:	f001 f838 	bl	8007818 <GYRO_getSpeedErr>
 80067a8:	eef0 7a40 	vmov.f32	s15, s0
 80067ac:	ee78 7a67 	vsub.f32	s15, s16, s15
 80067b0:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angleS_kp;
 80067b4:	4b4b      	ldr	r3, [pc, #300]	; (80068e4 <CTRL_getAngleSpeedFB+0x164>)
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7ff fc33 	bl	8006024 <Chg_ParamID>
 80067be:	4603      	mov	r3, r0
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7fc f825 	bl	8002810 <PARAM_getGain>
 80067c6:	4603      	mov	r3, r0
 80067c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ca:	617b      	str	r3, [r7, #20]
	f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angleS_ki;
 80067cc:	4b45      	ldr	r3, [pc, #276]	; (80068e4 <CTRL_getAngleSpeedFB+0x164>)
 80067ce:	781b      	ldrb	r3, [r3, #0]
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7ff fc27 	bl	8006024 <Chg_ParamID>
 80067d6:	4603      	mov	r3, r0
 80067d8:	4618      	mov	r0, r3
 80067da:	f7fc f819 	bl	8002810 <PARAM_getGain>
 80067de:	4603      	mov	r3, r0
 80067e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067e2:	613b      	str	r3, [r7, #16]
	f_kd = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angleS_kd;
 80067e4:	4b3f      	ldr	r3, [pc, #252]	; (80068e4 <CTRL_getAngleSpeedFB+0x164>)
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	4618      	mov	r0, r3
 80067ea:	f7ff fc1b 	bl	8006024 <Chg_ParamID>
 80067ee:	4603      	mov	r3, r0
 80067f0:	4618      	mov	r0, r3
 80067f2:	f7fc f80d 	bl	8002810 <PARAM_getGain>
 80067f6:	4603      	mov	r3, r0
 80067f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067fa:	60fb      	str	r3, [r7, #12]

	f_AngleSErrSum += f_err*f_ki;
 80067fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8006800:	edd7 7a04 	vldr	s15, [r7, #16]
 8006804:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006808:	4b37      	ldr	r3, [pc, #220]	; (80068e8 <CTRL_getAngleSpeedFB+0x168>)
 800680a:	edd3 7a00 	vldr	s15, [r3]
 800680e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006812:	4b35      	ldr	r3, [pc, #212]	; (80068e8 <CTRL_getAngleSpeedFB+0x168>)
 8006814:	edc3 7a00 	vstr	s15, [r3]

	if(f_AngleSErrSum > 100){
 8006818:	4b33      	ldr	r3, [pc, #204]	; (80068e8 <CTRL_getAngleSpeedFB+0x168>)
 800681a:	edd3 7a00 	vldr	s15, [r3]
 800681e:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80068ec <CTRL_getAngleSpeedFB+0x16c>
 8006822:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800682a:	dd03      	ble.n	8006834 <CTRL_getAngleSpeedFB+0xb4>
		f_AngleSErrSum = 100;			//
 800682c:	4b2e      	ldr	r3, [pc, #184]	; (80068e8 <CTRL_getAngleSpeedFB+0x168>)
 800682e:	4a30      	ldr	r2, [pc, #192]	; (80068f0 <CTRL_getAngleSpeedFB+0x170>)
 8006830:	601a      	str	r2, [r3, #0]
 8006832:	e00c      	b.n	800684e <CTRL_getAngleSpeedFB+0xce>
	}
	else if(f_AngleSErrSum <-100){
 8006834:	4b2c      	ldr	r3, [pc, #176]	; (80068e8 <CTRL_getAngleSpeedFB+0x168>)
 8006836:	edd3 7a00 	vldr	s15, [r3]
 800683a:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80068f4 <CTRL_getAngleSpeedFB+0x174>
 800683e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006846:	d502      	bpl.n	800684e <CTRL_getAngleSpeedFB+0xce>
		f_AngleSErrSum = -100;
 8006848:	4b27      	ldr	r3, [pc, #156]	; (80068e8 <CTRL_getAngleSpeedFB+0x168>)
 800684a:	4a2b      	ldr	r2, [pc, #172]	; (80068f8 <CTRL_getAngleSpeedFB+0x178>)
 800684c:	601a      	str	r2, [r3, #0]
	}

//	templog2 = f_AngleSErrSum;
	*p_err = f_err * f_kp + f_AngleSErrSum + ( f_err - f_ErrAngleSBuf ) * f_kd;		// PID
 800684e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006852:	edd7 7a05 	vldr	s15, [r7, #20]
 8006856:	ee27 7a27 	vmul.f32	s14, s14, s15
 800685a:	4b23      	ldr	r3, [pc, #140]	; (80068e8 <CTRL_getAngleSpeedFB+0x168>)
 800685c:	edd3 7a00 	vldr	s15, [r3]
 8006860:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006864:	4b25      	ldr	r3, [pc, #148]	; (80068fc <CTRL_getAngleSpeedFB+0x17c>)
 8006866:	edd3 7a00 	vldr	s15, [r3]
 800686a:	edd7 6a02 	vldr	s13, [r7, #8]
 800686e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006872:	edd7 7a03 	vldr	s15, [r7, #12]
 8006876:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800687a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	edc3 7a00 	vstr	s15, [r3]

	f_ErrAngleSBuf = f_err;		// 
 8006884:	4a1d      	ldr	r2, [pc, #116]	; (80068fc <CTRL_getAngleSpeedFB+0x17c>)
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	6013      	str	r3, [r2, #0]

	// 
	if( FABS( f_err ) < 0.3 ){
 800688a:	edd7 7a02 	vldr	s15, [r7, #8]
 800688e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006896:	db01      	blt.n	800689c <CTRL_getAngleSpeedFB+0x11c>
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	e005      	b.n	80068a8 <CTRL_getAngleSpeedFB+0x128>
 800689c:	edd7 7a02 	vldr	s15, [r7, #8]
 80068a0:	eef1 7a67 	vneg.f32	s15, s15
 80068a4:	ee17 3a90 	vmov	r3, s15
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7f9 fe75 	bl	8000598 <__aeabi_f2d>
 80068ae:	a30a      	add	r3, pc, #40	; (adr r3, 80068d8 <CTRL_getAngleSpeedFB+0x158>)
 80068b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b4:	f7fa f93a 	bl	8000b2c <__aeabi_dcmplt>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d100      	bne.n	80068c0 <CTRL_getAngleSpeedFB+0x140>
		f_AngleSErrSum = 0;
	}

}
 80068be:	e003      	b.n	80068c8 <CTRL_getAngleSpeedFB+0x148>
		f_AngleSErrSum = 0;
 80068c0:	4b09      	ldr	r3, [pc, #36]	; (80068e8 <CTRL_getAngleSpeedFB+0x168>)
 80068c2:	f04f 0200 	mov.w	r2, #0
 80068c6:	601a      	str	r2, [r3, #0]
}
 80068c8:	bf00      	nop
 80068ca:	3718      	adds	r7, #24
 80068cc:	46bd      	mov	sp, r7
 80068ce:	ecbd 8b02 	vpop	{d8}
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	f3af 8000 	nop.w
 80068d8:	33333333 	.word	0x33333333
 80068dc:	3fd33333 	.word	0x3fd33333
 80068e0:	20000264 	.word	0x20000264
 80068e4:	200002ba 	.word	0x200002ba
 80068e8:	2000026c 	.word	0x2000026c
 80068ec:	42c80000 	.word	0x42c80000
 80068f0:	42c80000 	.word	0x42c80000
 80068f4:	c2c80000 	.word	0xc2c80000
 80068f8:	c2c80000 	.word	0xc2c80000
 80068fc:	20000268 	.word	0x20000268

08006900 <CTRL_getAngleFB>:

void CTRL_getAngleFB( float* p_err )
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b086      	sub	sp, #24
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
	float f_err;					// [] [deg]
	float f_kp = 0.0f;				// 
 8006908:	f04f 0300 	mov.w	r3, #0
 800690c:	617b      	str	r3, [r7, #20]
	float f_ki = 0.0f;				// 
 800690e:	f04f 0300 	mov.w	r3, #0
 8006912:	613b      	str	r3, [r7, #16]

	*p_err = 0;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f04f 0200 	mov.w	r2, #0
 800691a:	601a      	str	r2, [r3, #0]

	f_NowAngle = GYRO_getNowAngle();					// [deg]
 800691c:	f000 ffbe 	bl	800789c <GYRO_getNowAngle>
 8006920:	eef0 7a40 	vmov.f32	s15, s0
 8006924:	4ba6      	ldr	r3, [pc, #664]	; (8006bc0 <CTRL_getAngleFB+0x2c0>)
 8006926:	edc3 7a00 	vstr	s15, [r3]

	f_err = f_TrgtAngle - f_NowAngle;
 800692a:	4ba6      	ldr	r3, [pc, #664]	; (8006bc4 <CTRL_getAngleFB+0x2c4>)
 800692c:	ed93 7a00 	vldr	s14, [r3]
 8006930:	4ba3      	ldr	r3, [pc, #652]	; (8006bc0 <CTRL_getAngleFB+0x2c0>)
 8006932:	edd3 7a00 	vldr	s15, [r3]
 8006936:	ee77 7a67 	vsub.f32	s15, s14, s15
 800693a:	edc7 7a03 	vstr	s15, [r7, #12]
	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 800693e:	4ba2      	ldr	r3, [pc, #648]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d01c      	beq.n	8006980 <CTRL_getAngleFB+0x80>
 8006946:	4ba0      	ldr	r3, [pc, #640]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	2b01      	cmp	r3, #1
 800694c:	d018      	beq.n	8006980 <CTRL_getAngleFB+0x80>
 800694e:	4b9e      	ldr	r3, [pc, #632]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	2b02      	cmp	r3, #2
 8006954:	d014      	beq.n	8006980 <CTRL_getAngleFB+0x80>
		( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA )||
 8006956:	4b9c      	ldr	r3, [pc, #624]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006958:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 800695a:	2b0a      	cmp	r3, #10
 800695c:	d010      	beq.n	8006980 <CTRL_getAngleFB+0x80>
		( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA )||
 800695e:	4b9a      	ldr	r3, [pc, #616]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	2b0e      	cmp	r3, #14
 8006964:	d00c      	beq.n	8006980 <CTRL_getAngleFB+0x80>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006966:	4b98      	ldr	r3, [pc, #608]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006968:	781b      	ldrb	r3, [r3, #0]
		( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA )||
 800696a:	2b03      	cmp	r3, #3
 800696c:	d008      	beq.n	8006980 <CTRL_getAngleFB+0x80>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 800696e:	4b96      	ldr	r3, [pc, #600]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006970:	781b      	ldrb	r3, [r3, #0]
 8006972:	2b04      	cmp	r3, #4
 8006974:	d004      	beq.n	8006980 <CTRL_getAngleFB+0x80>
 8006976:	4b94      	ldr	r3, [pc, #592]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	2b05      	cmp	r3, #5
 800697c:	f040 8081 	bne.w	8006a82 <CTRL_getAngleFB+0x182>
	){
		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angle_kp;
 8006980:	4b91      	ldr	r3, [pc, #580]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	4618      	mov	r0, r3
 8006986:	f7ff fb4d 	bl	8006024 <Chg_ParamID>
 800698a:	4603      	mov	r3, r0
 800698c:	4618      	mov	r0, r3
 800698e:	f7fb ff3f 	bl	8002810 <PARAM_getGain>
 8006992:	4603      	mov	r3, r0
 8006994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006996:	617b      	str	r3, [r7, #20]
		f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angle_ki;
 8006998:	4b8b      	ldr	r3, [pc, #556]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	4618      	mov	r0, r3
 800699e:	f7ff fb41 	bl	8006024 <Chg_ParamID>
 80069a2:	4603      	mov	r3, r0
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7fb ff33 	bl	8002810 <PARAM_getGain>
 80069aa:	4603      	mov	r3, r0
 80069ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ae:	613b      	str	r3, [r7, #16]

		f_AngleErrSum += f_err*f_ki;	//I
 80069b0:	ed97 7a03 	vldr	s14, [r7, #12]
 80069b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80069b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069bc:	4b83      	ldr	r3, [pc, #524]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 80069be:	edd3 7a00 	vldr	s15, [r3]
 80069c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069c6:	4b81      	ldr	r3, [pc, #516]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 80069c8:	edc3 7a00 	vstr	s15, [r3]
		if(f_AngleErrSum > 200){
 80069cc:	4b7f      	ldr	r3, [pc, #508]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 80069ce:	edd3 7a00 	vldr	s15, [r3]
 80069d2:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8006bd0 <CTRL_getAngleFB+0x2d0>
 80069d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069de:	dd03      	ble.n	80069e8 <CTRL_getAngleFB+0xe8>
			f_AngleErrSum = 200;			//
 80069e0:	4b7a      	ldr	r3, [pc, #488]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 80069e2:	4a7c      	ldr	r2, [pc, #496]	; (8006bd4 <CTRL_getAngleFB+0x2d4>)
 80069e4:	601a      	str	r2, [r3, #0]
 80069e6:	e00c      	b.n	8006a02 <CTRL_getAngleFB+0x102>
		}
		else if(f_AngleErrSum <-200){
 80069e8:	4b78      	ldr	r3, [pc, #480]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 80069ea:	edd3 7a00 	vldr	s15, [r3]
 80069ee:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8006bd8 <CTRL_getAngleFB+0x2d8>
 80069f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069fa:	d502      	bpl.n	8006a02 <CTRL_getAngleFB+0x102>
			f_AngleErrSum = -200;
 80069fc:	4b73      	ldr	r3, [pc, #460]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 80069fe:	4a77      	ldr	r2, [pc, #476]	; (8006bdc <CTRL_getAngleFB+0x2dc>)
 8006a00:	601a      	str	r2, [r3, #0]
		}

		//*p_err = f_err * FB_ANG_KP_GAIN;					// P
		*p_err = f_err * f_kp + f_AngleErrSum;					// PI
 8006a02:	ed97 7a03 	vldr	s14, [r7, #12]
 8006a06:	edd7 7a05 	vldr	s15, [r7, #20]
 8006a0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a0e:	4b6f      	ldr	r3, [pc, #444]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 8006a10:	edd3 7a00 	vldr	s15, [r3]
 8006a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	edc3 7a00 	vstr	s15, [r3]
//		templog2 = f_AngleErrSum;

		/*  */
		if( FABS( f_TrgtAngle - f_NowAngle ) < 0.3 ){
 8006a1e:	4b69      	ldr	r3, [pc, #420]	; (8006bc4 <CTRL_getAngleFB+0x2c4>)
 8006a20:	ed93 7a00 	vldr	s14, [r3]
 8006a24:	4b66      	ldr	r3, [pc, #408]	; (8006bc0 <CTRL_getAngleFB+0x2c0>)
 8006a26:	edd3 7a00 	vldr	s15, [r3]
 8006a2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a36:	db08      	blt.n	8006a4a <CTRL_getAngleFB+0x14a>
 8006a38:	4b62      	ldr	r3, [pc, #392]	; (8006bc4 <CTRL_getAngleFB+0x2c4>)
 8006a3a:	ed93 7a00 	vldr	s14, [r3]
 8006a3e:	4b60      	ldr	r3, [pc, #384]	; (8006bc0 <CTRL_getAngleFB+0x2c0>)
 8006a40:	edd3 7a00 	vldr	s15, [r3]
 8006a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a48:	e009      	b.n	8006a5e <CTRL_getAngleFB+0x15e>
 8006a4a:	4b5e      	ldr	r3, [pc, #376]	; (8006bc4 <CTRL_getAngleFB+0x2c4>)
 8006a4c:	ed93 7a00 	vldr	s14, [r3]
 8006a50:	4b5b      	ldr	r3, [pc, #364]	; (8006bc0 <CTRL_getAngleFB+0x2c0>)
 8006a52:	edd3 7a00 	vldr	s15, [r3]
 8006a56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a5a:	eef1 7a67 	vneg.f32	s15, s15
 8006a5e:	ee17 0a90 	vmov	r0, s15
 8006a62:	f7f9 fd99 	bl	8000598 <__aeabi_f2d>
 8006a66:	a352      	add	r3, pc, #328	; (adr r3, 8006bb0 <CTRL_getAngleFB+0x2b0>)
 8006a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a6c:	f7fa f85e 	bl	8000b2c <__aeabi_dcmplt>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	f000 8097 	beq.w	8006ba6 <CTRL_getAngleFB+0x2a6>
			f_AngleErrSum = 0;
 8006a78:	4b54      	ldr	r3, [pc, #336]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 8006a7a:	f04f 0200 	mov.w	r2, #0
 8006a7e:	601a      	str	r2, [r3, #0]
		if( FABS( f_TrgtAngle - f_NowAngle ) < 0.3 ){
 8006a80:	e091      	b.n	8006ba6 <CTRL_getAngleFB+0x2a6>
		}

	}

	/*  */
	else if(( en_Type == CTRL_DEC_TRUN )||
 8006a82:	4b51      	ldr	r3, [pc, #324]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	2b09      	cmp	r3, #9
 8006a88:	d00c      	beq.n	8006aa4 <CTRL_getAngleFB+0x1a4>
			 ( en_Type == CTRL_ACC_SURA ) || ( en_Type == CTRL_CONST_SURA ) || ( en_Type == CTRL_DEC_SURA ))
 8006a8a:	4b4f      	ldr	r3, [pc, #316]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006a8c:	781b      	ldrb	r3, [r3, #0]
	else if(( en_Type == CTRL_DEC_TRUN )||
 8006a8e:	2b0b      	cmp	r3, #11
 8006a90:	d008      	beq.n	8006aa4 <CTRL_getAngleFB+0x1a4>
			 ( en_Type == CTRL_ACC_SURA ) || ( en_Type == CTRL_CONST_SURA ) || ( en_Type == CTRL_DEC_SURA ))
 8006a92:	4b4d      	ldr	r3, [pc, #308]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	2b0c      	cmp	r3, #12
 8006a98:	d004      	beq.n	8006aa4 <CTRL_getAngleFB+0x1a4>
 8006a9a:	4b4b      	ldr	r3, [pc, #300]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006a9c:	781b      	ldrb	r3, [r3, #0]
 8006a9e:	2b0d      	cmp	r3, #13
 8006aa0:	f040 8081 	bne.w	8006ba6 <CTRL_getAngleFB+0x2a6>
	{
		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angle_kp;
 8006aa4:	4b48      	ldr	r3, [pc, #288]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7ff fabb 	bl	8006024 <Chg_ParamID>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f7fb fead 	bl	8002810 <PARAM_getGain>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aba:	617b      	str	r3, [r7, #20]
		f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angle_ki;
 8006abc:	4b42      	ldr	r3, [pc, #264]	; (8006bc8 <CTRL_getAngleFB+0x2c8>)
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7ff faaf 	bl	8006024 <Chg_ParamID>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7fb fea1 	bl	8002810 <PARAM_getGain>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ad2:	613b      	str	r3, [r7, #16]

		f_AngleErrSum += f_err*f_ki;	//I
 8006ad4:	ed97 7a03 	vldr	s14, [r7, #12]
 8006ad8:	edd7 7a04 	vldr	s15, [r7, #16]
 8006adc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ae0:	4b3a      	ldr	r3, [pc, #232]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 8006ae2:	edd3 7a00 	vldr	s15, [r3]
 8006ae6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006aea:	4b38      	ldr	r3, [pc, #224]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 8006aec:	edc3 7a00 	vstr	s15, [r3]
		if(f_AngleErrSum > 500){
 8006af0:	4b36      	ldr	r3, [pc, #216]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 8006af2:	edd3 7a00 	vldr	s15, [r3]
 8006af6:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8006be0 <CTRL_getAngleFB+0x2e0>
 8006afa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b02:	dd03      	ble.n	8006b0c <CTRL_getAngleFB+0x20c>
			f_AngleErrSum = 500;			//
 8006b04:	4b31      	ldr	r3, [pc, #196]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 8006b06:	4a37      	ldr	r2, [pc, #220]	; (8006be4 <CTRL_getAngleFB+0x2e4>)
 8006b08:	601a      	str	r2, [r3, #0]
 8006b0a:	e00c      	b.n	8006b26 <CTRL_getAngleFB+0x226>
		}
		else if(f_AngleErrSum <-500){
 8006b0c:	4b2f      	ldr	r3, [pc, #188]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 8006b0e:	edd3 7a00 	vldr	s15, [r3]
 8006b12:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8006be8 <CTRL_getAngleFB+0x2e8>
 8006b16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b1e:	d502      	bpl.n	8006b26 <CTRL_getAngleFB+0x226>
			f_AngleErrSum = -500;
 8006b20:	4b2a      	ldr	r3, [pc, #168]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 8006b22:	4a32      	ldr	r2, [pc, #200]	; (8006bec <CTRL_getAngleFB+0x2ec>)
 8006b24:	601a      	str	r2, [r3, #0]
		}

		//*p_err = f_err * FB_ANG_KP_GAIN;					// P
		*p_err = f_err * f_kp + f_AngleErrSum;					// PI
 8006b26:	ed97 7a03 	vldr	s14, [r7, #12]
 8006b2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8006b2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b32:	4b26      	ldr	r3, [pc, #152]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 8006b34:	edd3 7a00 	vldr	s15, [r3]
 8006b38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	edc3 7a00 	vstr	s15, [r3]
//		templog2 = f_AngleErrSum;

		/*  */
		if( FABS( f_TrgtAngle - f_NowAngle ) < 0.1 ){
 8006b42:	4b20      	ldr	r3, [pc, #128]	; (8006bc4 <CTRL_getAngleFB+0x2c4>)
 8006b44:	ed93 7a00 	vldr	s14, [r3]
 8006b48:	4b1d      	ldr	r3, [pc, #116]	; (8006bc0 <CTRL_getAngleFB+0x2c0>)
 8006b4a:	edd3 7a00 	vldr	s15, [r3]
 8006b4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b5a:	db08      	blt.n	8006b6e <CTRL_getAngleFB+0x26e>
 8006b5c:	4b19      	ldr	r3, [pc, #100]	; (8006bc4 <CTRL_getAngleFB+0x2c4>)
 8006b5e:	ed93 7a00 	vldr	s14, [r3]
 8006b62:	4b17      	ldr	r3, [pc, #92]	; (8006bc0 <CTRL_getAngleFB+0x2c0>)
 8006b64:	edd3 7a00 	vldr	s15, [r3]
 8006b68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b6c:	e009      	b.n	8006b82 <CTRL_getAngleFB+0x282>
 8006b6e:	4b15      	ldr	r3, [pc, #84]	; (8006bc4 <CTRL_getAngleFB+0x2c4>)
 8006b70:	ed93 7a00 	vldr	s14, [r3]
 8006b74:	4b12      	ldr	r3, [pc, #72]	; (8006bc0 <CTRL_getAngleFB+0x2c0>)
 8006b76:	edd3 7a00 	vldr	s15, [r3]
 8006b7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b7e:	eef1 7a67 	vneg.f32	s15, s15
 8006b82:	ee17 0a90 	vmov	r0, s15
 8006b86:	f7f9 fd07 	bl	8000598 <__aeabi_f2d>
 8006b8a:	a30b      	add	r3, pc, #44	; (adr r3, 8006bb8 <CTRL_getAngleFB+0x2b8>)
 8006b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b90:	f7f9 ffcc 	bl	8000b2c <__aeabi_dcmplt>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d100      	bne.n	8006b9c <CTRL_getAngleFB+0x29c>
			f_AngleErrSum = 0;
		}
	}

}
 8006b9a:	e004      	b.n	8006ba6 <CTRL_getAngleFB+0x2a6>
			f_AngleErrSum = 0;
 8006b9c:	4b0b      	ldr	r3, [pc, #44]	; (8006bcc <CTRL_getAngleFB+0x2cc>)
 8006b9e:	f04f 0200 	mov.w	r2, #0
 8006ba2:	601a      	str	r2, [r3, #0]
}
 8006ba4:	e7ff      	b.n	8006ba6 <CTRL_getAngleFB+0x2a6>
 8006ba6:	bf00      	nop
 8006ba8:	3718      	adds	r7, #24
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	33333333 	.word	0x33333333
 8006bb4:	3fd33333 	.word	0x3fd33333
 8006bb8:	9999999a 	.word	0x9999999a
 8006bbc:	3fb99999 	.word	0x3fb99999
 8006bc0:	20000278 	.word	0x20000278
 8006bc4:	2000027c 	.word	0x2000027c
 8006bc8:	200002ba 	.word	0x200002ba
 8006bcc:	20000280 	.word	0x20000280
 8006bd0:	43480000 	.word	0x43480000
 8006bd4:	43480000 	.word	0x43480000
 8006bd8:	c3480000 	.word	0xc3480000
 8006bdc:	c3480000 	.word	0xc3480000
 8006be0:	43fa0000 	.word	0x43fa0000
 8006be4:	43fa0000 	.word	0x43fa0000
 8006be8:	c3fa0000 	.word	0xc3fa0000
 8006bec:	c3fa0000 	.word	0xc3fa0000

08006bf0 <CTRL_getSenFB>:

void CTRL_getSenFB( float* p_err )
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b086      	sub	sp, #24
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
	float f_err 	= 0;
 8006bf8:	f04f 0300 	mov.w	r3, #0
 8006bfc:	617b      	str	r3, [r7, #20]
	float f_kp 		= 0.0f;				// 
 8006bfe:	f04f 0300 	mov.w	r3, #0
 8006c02:	613b      	str	r3, [r7, #16]
	float f_kd 		= 0.0f;				// 
 8006c04:	f04f 0300 	mov.w	r3, #0
 8006c08:	60fb      	str	r3, [r7, #12]
	float gyro		= 0.0f;
 8006c0a:	f04f 0300 	mov.w	r3, #0
 8006c0e:	60bb      	str	r3, [r7, #8]

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006c10:	4b37      	ldr	r3, [pc, #220]	; (8006cf0 <CTRL_getSenFB+0x100>)
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d00f      	beq.n	8006c38 <CTRL_getSenFB+0x48>
 8006c18:	4b35      	ldr	r3, [pc, #212]	; (8006cf0 <CTRL_getSenFB+0x100>)
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d00b      	beq.n	8006c38 <CTRL_getSenFB+0x48>
 8006c20:	4b33      	ldr	r3, [pc, #204]	; (8006cf0 <CTRL_getSenFB+0x100>)
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	2b02      	cmp	r3, #2
 8006c26:	d007      	beq.n	8006c38 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 8006c28:	4b31      	ldr	r3, [pc, #196]	; (8006cf0 <CTRL_getSenFB+0x100>)
 8006c2a:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006c2c:	2b0a      	cmp	r3, #10
 8006c2e:	d003      	beq.n	8006c38 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 8006c30:	4b2f      	ldr	r3, [pc, #188]	; (8006cf0 <CTRL_getSenFB+0x100>)
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	2b0e      	cmp	r3, #14
 8006c36:	d13c      	bne.n	8006cb2 <CTRL_getSenFB+0xc2>

		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_wall_kp;
 8006c38:	4b2d      	ldr	r3, [pc, #180]	; (8006cf0 <CTRL_getSenFB+0x100>)
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7ff f9f1 	bl	8006024 <Chg_ParamID>
 8006c42:	4603      	mov	r3, r0
 8006c44:	4618      	mov	r0, r3
 8006c46:	f7fb fde3 	bl	8002810 <PARAM_getGain>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c4e:	613b      	str	r3, [r7, #16]
		f_kd = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_wall_kd;
 8006c50:	4b27      	ldr	r3, [pc, #156]	; (8006cf0 <CTRL_getSenFB+0x100>)
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	4618      	mov	r0, r3
 8006c56:	f7ff f9e5 	bl	8006024 <Chg_ParamID>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f7fb fdd7 	bl	8002810 <PARAM_getGain>
 8006c62:	4603      	mov	r3, r0
 8006c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c66:	60fb      	str	r3, [r7, #12]

		/*  */
		DIST_getErr( &l_WallErr );
 8006c68:	4822      	ldr	r0, [pc, #136]	; (8006cf4 <CTRL_getSenFB+0x104>)
 8006c6a:	f003 fa2d 	bl	800a0c8 <DIST_getErr>
		f_err = (float)l_WallErr;
 8006c6e:	4b21      	ldr	r3, [pc, #132]	; (8006cf4 <CTRL_getSenFB+0x104>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	ee07 3a90 	vmov	s15, r3
 8006c76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c7a:	edc7 7a05 	vstr	s15, [r7, #20]
//		templog2 = f_err;
		/* PD */
		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
 8006c7e:	ed97 7a05 	vldr	s14, [r7, #20]
 8006c82:	edd7 7a04 	vldr	s15, [r7, #16]
 8006c86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c8a:	4b1b      	ldr	r3, [pc, #108]	; (8006cf8 <CTRL_getSenFB+0x108>)
 8006c8c:	edd3 7a00 	vldr	s15, [r3]
 8006c90:	edd7 6a05 	vldr	s13, [r7, #20]
 8006c94:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006c98:	edd7 7a03 	vldr	s15, [r7, #12]
 8006c9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006ca0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	edc3 7a00 	vstr	s15, [r3]

		f_ErrDistBuf = f_err;		// 
 8006caa:	4a13      	ldr	r2, [pc, #76]	; (8006cf8 <CTRL_getSenFB+0x108>)
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	6013      	str	r3, [r2, #0]

//		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
		*p_err = f_err;
	}

}
 8006cb0:	e019      	b.n	8006ce6 <CTRL_getSenFB+0xf6>
	else if( ( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC ) ){
 8006cb2:	4b0f      	ldr	r3, [pc, #60]	; (8006cf0 <CTRL_getSenFB+0x100>)
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	2b03      	cmp	r3, #3
 8006cb8:	d007      	beq.n	8006cca <CTRL_getSenFB+0xda>
 8006cba:	4b0d      	ldr	r3, [pc, #52]	; (8006cf0 <CTRL_getSenFB+0x100>)
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	d003      	beq.n	8006cca <CTRL_getSenFB+0xda>
 8006cc2:	4b0b      	ldr	r3, [pc, #44]	; (8006cf0 <CTRL_getSenFB+0x100>)
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	2b05      	cmp	r3, #5
 8006cc8:	d10d      	bne.n	8006ce6 <CTRL_getSenFB+0xf6>
		DIST_getErrSkew( &l_WallErr );
 8006cca:	480a      	ldr	r0, [pc, #40]	; (8006cf4 <CTRL_getSenFB+0x104>)
 8006ccc:	f003 fab2 	bl	800a234 <DIST_getErrSkew>
		f_err = (float)l_WallErr;
 8006cd0:	4b08      	ldr	r3, [pc, #32]	; (8006cf4 <CTRL_getSenFB+0x104>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	ee07 3a90 	vmov	s15, r3
 8006cd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006cdc:	edc7 7a05 	vstr	s15, [r7, #20]
		*p_err = f_err;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	697a      	ldr	r2, [r7, #20]
 8006ce4:	601a      	str	r2, [r3, #0]
}
 8006ce6:	bf00      	nop
 8006ce8:	3718      	adds	r7, #24
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop
 8006cf0:	200002ba 	.word	0x200002ba
 8006cf4:	20000284 	.word	0x20000284
 8006cf8:	20000288 	.word	0x20000288

08006cfc <CTRL_outMot>:

void CTRL_outMot( float f_duty10_R, float f_duty10_L )
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	ed2d 8b02 	vpush	{d8}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	ed87 0a01 	vstr	s0, [r7, #4]
 8006d0a:	edc7 0a00 	vstr	s1, [r7]

//	f_Duty_R = f_duty10_R;
//	f_Duty_L = f_duty10_L;

	/* PWM */
	f_duty10_R = f_duty10_R * VCC_MAX / (get_battLv());
 8006d0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d12:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8006e38 <CTRL_outMot+0x13c>
 8006d16:	ee27 8a87 	vmul.f32	s16, s15, s14
 8006d1a:	f003 f925 	bl	8009f68 <get_battLv>
 8006d1e:	eeb0 7a40 	vmov.f32	s14, s0
 8006d22:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8006d26:	edc7 7a01 	vstr	s15, [r7, #4]
	f_duty10_L = f_duty10_L * VCC_MAX / (get_battLv());
 8006d2a:	edd7 7a00 	vldr	s15, [r7]
 8006d2e:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8006e38 <CTRL_outMot+0x13c>
 8006d32:	ee27 8a87 	vmul.f32	s16, s15, s14
 8006d36:	f003 f917 	bl	8009f68 <get_battLv>
 8006d3a:	eeb0 7a40 	vmov.f32	s14, s0
 8006d3e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8006d42:	edc7 7a00 	vstr	s15, [r7]

//	log_in(f_duty10_R);
	/*  */
	if( 20 < f_duty10_R ){									// 
 8006d46:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d4a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006d4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d56:	dd0e      	ble.n	8006d76 <CTRL_outMot+0x7a>
		DCM_setDirCw( DCM_R );
 8006d58:	2000      	movs	r0, #0
 8006d5a:	f000 facf 	bl	80072fc <DCM_setDirCw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_duty10_R );
 8006d5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d66:	ee17 3a90 	vmov	r3, s15
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	2000      	movs	r0, #0
 8006d70:	f000 fb18 	bl	80073a4 <DCM_setPwmDuty>
 8006d74:	e020      	b.n	8006db8 <CTRL_outMot+0xbc>
	}
	else if( f_duty10_R < -20 ){							// 
 8006d76:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d7a:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006d7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d86:	d514      	bpl.n	8006db2 <CTRL_outMot+0xb6>
		f_temp = f_duty10_R * -1;
 8006d88:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d8c:	eef1 7a67 	vneg.f32	s15, s15
 8006d90:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_R );
 8006d94:	2000      	movs	r0, #0
 8006d96:	f000 fac4 	bl	8007322 <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_temp );
 8006d9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8006d9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006da2:	ee17 3a90 	vmov	r3, s15
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	4619      	mov	r1, r3
 8006daa:	2000      	movs	r0, #0
 8006dac:	f000 fafa 	bl	80073a4 <DCM_setPwmDuty>
 8006db0:	e002      	b.n	8006db8 <CTRL_outMot+0xbc>
	}
	else{
		DCM_brakeMot( DCM_R );								// 
 8006db2:	2000      	movs	r0, #0
 8006db4:	f000 fac8 	bl	8007348 <DCM_brakeMot>
	}

	/*  */
	if( 20 < f_duty10_L ){									// 
 8006db8:	edd7 7a00 	vldr	s15, [r7]
 8006dbc:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006dc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dc8:	dd0e      	ble.n	8006de8 <CTRL_outMot+0xec>
		DCM_setDirCw( DCM_L );
 8006dca:	2001      	movs	r0, #1
 8006dcc:	f000 fa96 	bl	80072fc <DCM_setDirCw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_duty10_L );
 8006dd0:	edd7 7a00 	vldr	s15, [r7]
 8006dd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dd8:	ee17 3a90 	vmov	r3, s15
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	4619      	mov	r1, r3
 8006de0:	2001      	movs	r0, #1
 8006de2:	f000 fadf 	bl	80073a4 <DCM_setPwmDuty>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
	}
	else{
		DCM_brakeMot( DCM_L );								// 
	}
}
 8006de6:	e020      	b.n	8006e2a <CTRL_outMot+0x12e>
	else if( f_duty10_L < -20 ){							// 
 8006de8:	edd7 7a00 	vldr	s15, [r7]
 8006dec:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006df0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006df8:	d514      	bpl.n	8006e24 <CTRL_outMot+0x128>
		f_temp = f_duty10_L * -1;
 8006dfa:	edd7 7a00 	vldr	s15, [r7]
 8006dfe:	eef1 7a67 	vneg.f32	s15, s15
 8006e02:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_L );
 8006e06:	2001      	movs	r0, #1
 8006e08:	f000 fa8b 	bl	8007322 <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
 8006e0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e14:	ee17 3a90 	vmov	r3, s15
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	4619      	mov	r1, r3
 8006e1c:	2001      	movs	r0, #1
 8006e1e:	f000 fac1 	bl	80073a4 <DCM_setPwmDuty>
}
 8006e22:	e002      	b.n	8006e2a <CTRL_outMot+0x12e>
		DCM_brakeMot( DCM_L );								// 
 8006e24:	2001      	movs	r0, #1
 8006e26:	f000 fa8f 	bl	8007348 <DCM_brakeMot>
}
 8006e2a:	bf00      	nop
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	ecbd 8b02 	vpop	{d8}
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	40866666 	.word	0x40866666
 8006e3c:	00000000 	.word	0x00000000

08006e40 <CTRL_pol>:

void CTRL_pol( void )
{
 8006e40:	b590      	push	{r4, r7, lr}
 8006e42:	b08b      	sub	sp, #44	; 0x2c
 8006e44:	af00      	add	r7, sp, #0
	float f_feedFoard_speed		= 0;		// [] 
 8006e46:	f04f 0300 	mov.w	r3, #0
 8006e4a:	61fb      	str	r3, [r7, #28]
	float f_feedFoard_angle		= 0;
 8006e4c:	f04f 0300 	mov.w	r3, #0
 8006e50:	61bb      	str	r3, [r7, #24]
	float f_speedCtrl			= 0;		// [] 
 8006e52:	f04f 0300 	mov.w	r3, #0
 8006e56:	617b      	str	r3, [r7, #20]
	float f_distCtrl			= 0;		// [] 
 8006e58:	f04f 0300 	mov.w	r3, #0
 8006e5c:	613b      	str	r3, [r7, #16]
	float f_angleSpeedCtrl			= 0;		// [] 
 8006e5e:	f04f 0300 	mov.w	r3, #0
 8006e62:	60fb      	str	r3, [r7, #12]
	float f_angleCtrl			= 0;		// [] 
 8006e64:	f04f 0300 	mov.w	r3, #0
 8006e68:	60bb      	str	r3, [r7, #8]
	float f_distSenCtrl			= 0;		// [] 
 8006e6a:	f04f 0300 	mov.w	r3, #0
 8006e6e:	607b      	str	r3, [r7, #4]
	float f_duty10_R;						// [] PWM-DUTY[0.1%]
	float f_duty10_L;						// [] PWM-DUTY[0.1%]

	/*  */
	if( uc_CtrlFlag != TRUE ){
 8006e70:	4bc9      	ldr	r3, [pc, #804]	; (8007198 <CTRL_pol+0x358>)
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	f040 820e 	bne.w	8007296 <CTRL_pol+0x456>
		 return;		// 
	}
	if(SW_ON == SW_IsOn_0()){
 8006e7a:	f7fb f8d3 	bl	8002024 <SW_IsOn_0>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d101      	bne.n	8006e88 <CTRL_pol+0x48>
		Failsafe_flag();
 8006e84:	f000 fa12 	bl	80072ac <Failsafe_flag>
	}

	/*  */
	if( SYS_isOutOfCtrl() == TRUE ){
 8006e88:	f000 fa28 	bl	80072dc <SYS_isOutOfCtrl>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d019      	beq.n	8006ec6 <CTRL_pol+0x86>

		f_DistErrSum = 0;				// 
 8006e92:	4bc2      	ldr	r3, [pc, #776]	; (800719c <CTRL_pol+0x35c>)
 8006e94:	f04f 0200 	mov.w	r2, #0
 8006e98:	601a      	str	r2, [r3, #0]
		f_NowDist = f_LastDist;			// 
 8006e9a:	4bc1      	ldr	r3, [pc, #772]	; (80071a0 <CTRL_pol+0x360>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4ac1      	ldr	r2, [pc, #772]	; (80071a4 <CTRL_pol+0x364>)
 8006ea0:	6013      	str	r3, [r2, #0]
		f_NowAngle = f_LastAngle;		// 
 8006ea2:	4bc1      	ldr	r3, [pc, #772]	; (80071a8 <CTRL_pol+0x368>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4ac1      	ldr	r2, [pc, #772]	; (80071ac <CTRL_pol+0x36c>)
 8006ea8:	6013      	str	r3, [r2, #0]
		f_Time = f_TrgtTime;			// 
 8006eaa:	4bc1      	ldr	r3, [pc, #772]	; (80071b0 <CTRL_pol+0x370>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4ac1      	ldr	r2, [pc, #772]	; (80071b4 <CTRL_pol+0x374>)
 8006eb0:	6013      	str	r3, [r2, #0]

	 	CTRL_stop();				// 
 8006eb2:	f7fe fbb3 	bl	800561c <CTRL_stop>
		CTRL_clrData();					// 
 8006eb6:	f7fe fbc1 	bl	800563c <CTRL_clrData>
		DCM_brakeMot( DCM_R );			// 
 8006eba:	2000      	movs	r0, #0
 8006ebc:	f000 fa44 	bl	8007348 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );			// 
 8006ec0:	2001      	movs	r0, #1
 8006ec2:	f000 fa41 	bl	8007348 <DCM_brakeMot>
	}

	/*  */
	ENC_GetDiv( &l_CntR, &l_CntL );					// []
 8006ec6:	49bc      	ldr	r1, [pc, #752]	; (80071b8 <CTRL_pol+0x378>)
 8006ec8:	48bc      	ldr	r0, [pc, #752]	; (80071bc <CTRL_pol+0x37c>)
 8006eca:	f000 fb39 	bl	8007540 <ENC_GetDiv>
	CTRL_refNow();									// 
 8006ece:	f7fe fc8f 	bl	80057f0 <CTRL_refNow>
	CTRL_refTarget();								// 
 8006ed2:	f7fe fd05 	bl	80058e0 <CTRL_refTarget>

//	templog1 = l_CntR;
//	templog2 = l_CntL;

	/*  */
	CTRL_getFF_speed( &f_feedFoard_speed );					// [] 
 8006ed6:	f107 031c 	add.w	r3, r7, #28
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7ff f8f2 	bl	80060c4 <CTRL_getFF_speed>
	CTRL_getFF_angle( &f_feedFoard_angle );					// [] 
 8006ee0:	f107 0318 	add.w	r3, r7, #24
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7ff f977 	bl	80061d8 <CTRL_getFF_angle>
	CTRL_getSpeedFB( &f_speedCtrl );				// [] 
 8006eea:	f107 0314 	add.w	r3, r7, #20
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7ff fa42 	bl	8006378 <CTRL_getSpeedFB>
	CTRL_getDistFB( &f_distCtrl );					// [] 
 8006ef4:	f107 0310 	add.w	r3, r7, #16
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f7ff fae9 	bl	80064d0 <CTRL_getDistFB>
	CTRL_getAngleSpeedFB( &f_angleSpeedCtrl );			// [] 
 8006efe:	f107 030c 	add.w	r3, r7, #12
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7ff fc3c 	bl	8006780 <CTRL_getAngleSpeedFB>
	CTRL_getAngleFB( &f_angleCtrl );				// [] 
 8006f08:	f107 0308 	add.w	r3, r7, #8
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f7ff fcf7 	bl	8006900 <CTRL_getAngleFB>
	CTRL_getSenFB( &f_distSenCtrl );				// [] 
 8006f12:	1d3b      	adds	r3, r7, #4
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7ff fe6b 	bl	8006bf0 <CTRL_getSenFB>

//	templog1 = f_angleSpeedCtrl;
//	templog1 = f_distSenCtrl;

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006f1a:	4ba9      	ldr	r3, [pc, #676]	; (80071c0 <CTRL_pol+0x380>)
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d01b      	beq.n	8006f5a <CTRL_pol+0x11a>
 8006f22:	4ba7      	ldr	r3, [pc, #668]	; (80071c0 <CTRL_pol+0x380>)
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d017      	beq.n	8006f5a <CTRL_pol+0x11a>
 8006f2a:	4ba5      	ldr	r3, [pc, #660]	; (80071c0 <CTRL_pol+0x380>)
 8006f2c:	781b      	ldrb	r3, [r3, #0]
 8006f2e:	2b02      	cmp	r3, #2
 8006f30:	d013      	beq.n	8006f5a <CTRL_pol+0x11a>
 8006f32:	4ba3      	ldr	r3, [pc, #652]	; (80071c0 <CTRL_pol+0x380>)
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	2b0a      	cmp	r3, #10
 8006f38:	d00f      	beq.n	8006f5a <CTRL_pol+0x11a>
 8006f3a:	4ba1      	ldr	r3, [pc, #644]	; (80071c0 <CTRL_pol+0x380>)
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	2b0e      	cmp	r3, #14
 8006f40:	d00b      	beq.n	8006f5a <CTRL_pol+0x11a>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006f42:	4b9f      	ldr	r3, [pc, #636]	; (80071c0 <CTRL_pol+0x380>)
 8006f44:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006f46:	2b03      	cmp	r3, #3
 8006f48:	d007      	beq.n	8006f5a <CTRL_pol+0x11a>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006f4a:	4b9d      	ldr	r3, [pc, #628]	; (80071c0 <CTRL_pol+0x380>)
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	2b04      	cmp	r3, #4
 8006f50:	d003      	beq.n	8006f5a <CTRL_pol+0x11a>
 8006f52:	4b9b      	ldr	r3, [pc, #620]	; (80071c0 <CTRL_pol+0x380>)
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	2b05      	cmp	r3, #5
 8006f58:	d147      	bne.n	8006fea <CTRL_pol+0x1aa>
	){
		straight_wait = straight_wait+0.001;
 8006f5a:	4b9a      	ldr	r3, [pc, #616]	; (80071c4 <CTRL_pol+0x384>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f7f9 fb1a 	bl	8000598 <__aeabi_f2d>
 8006f64:	a38a      	add	r3, pc, #552	; (adr r3, 8007190 <CTRL_pol+0x350>)
 8006f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6a:	f7f9 f9b7 	bl	80002dc <__adddf3>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	460c      	mov	r4, r1
 8006f72:	4618      	mov	r0, r3
 8006f74:	4621      	mov	r1, r4
 8006f76:	f7f9 fe5f 	bl	8000c38 <__aeabi_d2f>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	4b91      	ldr	r3, [pc, #580]	; (80071c4 <CTRL_pol+0x384>)
 8006f7e:	601a      	str	r2, [r3, #0]
		f_duty10_R = f_feedFoard_speed * FF_BALANCE_R +  f_distCtrl + f_speedCtrl + f_angleCtrl + f_angleSpeedCtrl + f_distSenCtrl;	// PWM-DUTY[0.1%]
 8006f80:	ed97 7a07 	vldr	s14, [r7, #28]
 8006f84:	edd7 7a04 	vldr	s15, [r7, #16]
 8006f88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f8c:	edd7 7a05 	vldr	s15, [r7, #20]
 8006f90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f94:	edd7 7a02 	vldr	s15, [r7, #8]
 8006f98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f9c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006fa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006fa4:	edd7 7a01 	vldr	s15, [r7, #4]
 8006fa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006fac:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		f_duty10_L = f_feedFoard_speed * FF_BALANCE_L +  f_distCtrl + f_speedCtrl - f_angleCtrl - f_angleSpeedCtrl - f_distSenCtrl;	// PWM-DUTY[0.1%]
 8006fb0:	edd7 7a07 	vldr	s15, [r7, #28]
 8006fb4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8006fb8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006fbc:	edd7 7a04 	vldr	s15, [r7, #16]
 8006fc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006fc4:	edd7 7a05 	vldr	s15, [r7, #20]
 8006fc8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006fcc:	edd7 7a02 	vldr	s15, [r7, #8]
 8006fd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006fd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8006fd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006fdc:	edd7 7a01 	vldr	s15, [r7, #4]
 8006fe0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006fe4:	edc7 7a08 	vstr	s15, [r7, #32]
 8006fe8:	e11a      	b.n	8007220 <CTRL_pol+0x3e0>
	}

	/*  */
	else if( en_Type == CTRL_HIT_WALL ){
 8006fea:	4b75      	ldr	r3, [pc, #468]	; (80071c0 <CTRL_pol+0x380>)
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	2b06      	cmp	r3, #6
 8006ff0:	d110      	bne.n	8007014 <CTRL_pol+0x1d4>
		f_duty10_R = f_feedFoard_speed * FF_HIT_BALANCE_R * (-1);																		// PWM-DUTY[0.1%]
 8006ff2:	edd7 7a07 	vldr	s15, [r7, #28]
 8006ff6:	eef1 7a67 	vneg.f32	s15, s15
 8006ffa:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		f_duty10_L = f_feedFoard_speed * FF_HIT_BALANCE_L * (-1);
 8006ffe:	edd7 7a07 	vldr	s15, [r7, #28]
 8007002:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8007006:	ee67 7a87 	vmul.f32	s15, s15, s14
 800700a:	eef1 7a67 	vneg.f32	s15, s15
 800700e:	edc7 7a08 	vstr	s15, [r7, #32]
 8007012:	e105      	b.n	8007220 <CTRL_pol+0x3e0>
	}

	/*  */
	else if( ( en_Type == CTRL_ACC_SURA ) || (en_Type == CTRL_CONST_SURA)||( en_Type == CTRL_DEC_SURA ) ){
 8007014:	4b6a      	ldr	r3, [pc, #424]	; (80071c0 <CTRL_pol+0x380>)
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	2b0b      	cmp	r3, #11
 800701a:	d007      	beq.n	800702c <CTRL_pol+0x1ec>
 800701c:	4b68      	ldr	r3, [pc, #416]	; (80071c0 <CTRL_pol+0x380>)
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	2b0c      	cmp	r3, #12
 8007022:	d003      	beq.n	800702c <CTRL_pol+0x1ec>
 8007024:	4b66      	ldr	r3, [pc, #408]	; (80071c0 <CTRL_pol+0x380>)
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	2b0d      	cmp	r3, #13
 800702a:	d179      	bne.n	8007120 <CTRL_pol+0x2e0>
		/*  */
		if( f_LastAngle > 0 ){
 800702c:	4b5e      	ldr	r3, [pc, #376]	; (80071a8 <CTRL_pol+0x368>)
 800702e:	edd3 7a00 	vldr	s15, [r3]
 8007032:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800703a:	dd38      	ble.n	80070ae <CTRL_pol+0x26e>
			f_duty10_R = f_feedFoard_speed * FF_BALANCE_R + f_feedFoard_angle * FF_BALANCE_R + f_angleCtrl + f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 800703c:	ed97 7a07 	vldr	s14, [r7, #28]
 8007040:	edd7 7a06 	vldr	s15, [r7, #24]
 8007044:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007048:	edd7 7a02 	vldr	s15, [r7, #8]
 800704c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007050:	edd7 7a03 	vldr	s15, [r7, #12]
 8007054:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007058:	edd7 7a04 	vldr	s15, [r7, #16]
 800705c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007060:	edd7 7a05 	vldr	s15, [r7, #20]
 8007064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007068:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_speed * FF_BALANCE_L + f_feedFoard_angle * FF_BALANCE_L * (-1) - f_angleCtrl - f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 800706c:	edd7 7a07 	vldr	s15, [r7, #28]
 8007070:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8007074:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007078:	edd7 7a06 	vldr	s15, [r7, #24]
 800707c:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8007080:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007084:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007088:	edd7 7a02 	vldr	s15, [r7, #8]
 800708c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007090:	edd7 7a03 	vldr	s15, [r7, #12]
 8007094:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007098:	edd7 7a04 	vldr	s15, [r7, #16]
 800709c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80070a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070a8:	edc7 7a08 	vstr	s15, [r7, #32]
		if( f_LastAngle > 0 ){
 80070ac:	e0b8      	b.n	8007220 <CTRL_pol+0x3e0>
		}
		/* */
		else{
			f_duty10_R = f_feedFoard_speed * FF_BALANCE_R + f_feedFoard_angle * FF_BALANCE_R * (-1) + f_angleCtrl + f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 80070ae:	ed97 7a07 	vldr	s14, [r7, #28]
 80070b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80070b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80070ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80070be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80070c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80070ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80070d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070da:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_speed * FF_BALANCE_L + f_feedFoard_angle * FF_BALANCE_L - f_angleCtrl - f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 80070de:	edd7 7a07 	vldr	s15, [r7, #28]
 80070e2:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80070e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80070ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80070ee:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 80070f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80070f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80070fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007102:	edd7 7a03 	vldr	s15, [r7, #12]
 8007106:	ee37 7a67 	vsub.f32	s14, s14, s15
 800710a:	edd7 7a04 	vldr	s15, [r7, #16]
 800710e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007112:	edd7 7a05 	vldr	s15, [r7, #20]
 8007116:	ee77 7a27 	vadd.f32	s15, s14, s15
 800711a:	edc7 7a08 	vstr	s15, [r7, #32]
		if( f_LastAngle > 0 ){
 800711e:	e07f      	b.n	8007220 <CTRL_pol+0x3e0>


	/*  */
	else{
		/*  */
		if( f_LastAngle > 0 ){
 8007120:	4b21      	ldr	r3, [pc, #132]	; (80071a8 <CTRL_pol+0x368>)
 8007122:	edd3 7a00 	vldr	s15, [r3]
 8007126:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800712a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800712e:	dd4b      	ble.n	80071c8 <CTRL_pol+0x388>
//			f_duty10_R = f_feedFoard * FF_BALANCE_R        + f_angleCtrl + f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
//			f_duty10_L = f_feedFoard * FF_BALANCE_L * (-1) - f_angleCtrl - f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
			f_duty10_R = f_feedFoard_angle * FF_BALANCE_R        + f_angleCtrl + f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 8007130:	ed97 7a06 	vldr	s14, [r7, #24]
 8007134:	edd7 7a02 	vldr	s15, [r7, #8]
 8007138:	ee37 7a27 	vadd.f32	s14, s14, s15
 800713c:	edd7 7a03 	vldr	s15, [r7, #12]
 8007140:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007144:	edd7 7a04 	vldr	s15, [r7, #16]
 8007148:	ee37 7a27 	vadd.f32	s14, s14, s15
 800714c:	edd7 7a05 	vldr	s15, [r7, #20]
 8007150:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007154:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_angle * FF_BALANCE_L * (-1) - f_angleCtrl - f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 8007158:	edd7 7a06 	vldr	s15, [r7, #24]
 800715c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8007160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007164:	eeb1 7a67 	vneg.f32	s14, s15
 8007168:	edd7 7a02 	vldr	s15, [r7, #8]
 800716c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007170:	edd7 7a03 	vldr	s15, [r7, #12]
 8007174:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007178:	edd7 7a04 	vldr	s15, [r7, #16]
 800717c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007180:	edd7 7a05 	vldr	s15, [r7, #20]
 8007184:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007188:	edc7 7a08 	vstr	s15, [r7, #32]
 800718c:	e048      	b.n	8007220 <CTRL_pol+0x3e0>
 800718e:	bf00      	nop
 8007190:	d2f1a9fc 	.word	0xd2f1a9fc
 8007194:	3f50624d 	.word	0x3f50624d
 8007198:	20000218 	.word	0x20000218
 800719c:	20000254 	.word	0x20000254
 80071a0:	20000240 	.word	0x20000240
 80071a4:	20000248 	.word	0x20000248
 80071a8:	20000274 	.word	0x20000274
 80071ac:	20000278 	.word	0x20000278
 80071b0:	20000008 	.word	0x20000008
 80071b4:	2000021c 	.word	0x2000021c
 80071b8:	20000f98 	.word	0x20000f98
 80071bc:	20000f9c 	.word	0x20000f9c
 80071c0:	200002ba 	.word	0x200002ba
 80071c4:	200002d0 	.word	0x200002d0
		}
		/*  */
		else{
//			f_duty10_R = f_feedFoard * FF_BALANCE_R * (-1) + f_angleCtrl + f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
//			f_duty10_L = f_feedFoard * FF_BALANCE_L        - f_angleCtrl - f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
			f_duty10_R = f_feedFoard_angle * FF_BALANCE_R * (-1) + f_angleCtrl + f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 80071c8:	ed97 7a02 	vldr	s14, [r7, #8]
 80071cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80071d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80071d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80071d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80071dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80071e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80071e4:	edd7 7a05 	vldr	s15, [r7, #20]
 80071e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071ec:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_angle * FF_BALANCE_L        - f_angleCtrl - f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 80071f0:	edd7 7a06 	vldr	s15, [r7, #24]
 80071f4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80071f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80071fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8007200:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007204:	edd7 7a03 	vldr	s15, [r7, #12]
 8007208:	ee37 7a67 	vsub.f32	s14, s14, s15
 800720c:	edd7 7a04 	vldr	s15, [r7, #16]
 8007210:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007214:	edd7 7a05 	vldr	s15, [r7, #20]
 8007218:	ee77 7a27 	vadd.f32	s15, s14, s15
 800721c:	edc7 7a08 	vstr	s15, [r7, #32]
		}
	}

	CTRL_outMot( f_duty10_R, f_duty10_L );				// 
 8007220:	edd7 0a08 	vldr	s1, [r7, #32]
 8007224:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8007228:	f7ff fd68 	bl	8006cfc <CTRL_outMot>

	f_Time += 0.001;
 800722c:	4b1e      	ldr	r3, [pc, #120]	; (80072a8 <CTRL_pol+0x468>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4618      	mov	r0, r3
 8007232:	f7f9 f9b1 	bl	8000598 <__aeabi_f2d>
 8007236:	a31a      	add	r3, pc, #104	; (adr r3, 80072a0 <CTRL_pol+0x460>)
 8007238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723c:	f7f9 f84e 	bl	80002dc <__adddf3>
 8007240:	4603      	mov	r3, r0
 8007242:	460c      	mov	r4, r1
 8007244:	4618      	mov	r0, r3
 8007246:	4621      	mov	r1, r4
 8007248:	f7f9 fcf6 	bl	8000c38 <__aeabi_d2f>
 800724c:	4602      	mov	r2, r0
 800724e:	4b16      	ldr	r3, [pc, #88]	; (80072a8 <CTRL_pol+0x468>)
 8007250:	601a      	str	r2, [r3, #0]

	/*  */
	if( MOT_getWallEdgeType() == MOT_WALL_EDGE_RIGHT ){
 8007252:	f002 fdab 	bl	8009dac <MOT_getWallEdgeType>
 8007256:	4603      	mov	r3, r0
 8007258:	2b01      	cmp	r3, #1
 800725a:	d10b      	bne.n	8007274 <CTRL_pol+0x434>

		/*  */
		if( DIST_isWall_R_SIDE() == FALSE ){
 800725c:	f003 f930 	bl	800a4c0 <DIST_isWall_R_SIDE>
 8007260:	4603      	mov	r3, r0
 8007262:	f083 0301 	eor.w	r3, r3, #1
 8007266:	b2db      	uxtb	r3, r3
 8007268:	2b00      	cmp	r3, #0
 800726a:	d015      	beq.n	8007298 <CTRL_pol+0x458>

			MOT_setWallEdge( TRUE );		// 
 800726c:	2001      	movs	r0, #1
 800726e:	f002 fda9 	bl	8009dc4 <MOT_setWallEdge>
 8007272:	e011      	b.n	8007298 <CTRL_pol+0x458>
		}
	}
	else if( MOT_getWallEdgeType() == MOT_WALL_EDGE_LEFT ){
 8007274:	f002 fd9a 	bl	8009dac <MOT_getWallEdgeType>
 8007278:	4603      	mov	r3, r0
 800727a:	2b02      	cmp	r3, #2
 800727c:	d10c      	bne.n	8007298 <CTRL_pol+0x458>

		/*  */
		if( DIST_isWall_L_SIDE() == FALSE ){
 800727e:	f003 f935 	bl	800a4ec <DIST_isWall_L_SIDE>
 8007282:	4603      	mov	r3, r0
 8007284:	f083 0301 	eor.w	r3, r3, #1
 8007288:	b2db      	uxtb	r3, r3
 800728a:	2b00      	cmp	r3, #0
 800728c:	d004      	beq.n	8007298 <CTRL_pol+0x458>

			MOT_setWallEdge( TRUE );		// 
 800728e:	2001      	movs	r0, #1
 8007290:	f002 fd98 	bl	8009dc4 <MOT_setWallEdge>
 8007294:	e000      	b.n	8007298 <CTRL_pol+0x458>
		 return;		// 
 8007296:	bf00      	nop
		}
	}
}
 8007298:	372c      	adds	r7, #44	; 0x2c
 800729a:	46bd      	mov	sp, r7
 800729c:	bd90      	pop	{r4, r7, pc}
 800729e:	bf00      	nop
 80072a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80072a4:	3f50624d 	.word	0x3f50624d
 80072a8:	2000021c 	.word	0x2000021c

080072ac <Failsafe_flag>:

void Failsafe_flag(void)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	af00      	add	r7, sp, #0
	bl_failsafe = TRUE;
 80072b0:	4b03      	ldr	r3, [pc, #12]	; (80072c0 <Failsafe_flag+0x14>)
 80072b2:	2201      	movs	r2, #1
 80072b4:	701a      	strb	r2, [r3, #0]
	SetLED(0x1F);
 80072b6:	201f      	movs	r0, #31
 80072b8:	f7fa fe42 	bl	8001f40 <SetLED>
}
 80072bc:	bf00      	nop
 80072be:	bd80      	pop	{r7, pc}
 80072c0:	2000028c 	.word	0x2000028c

080072c4 <Failsafe_flag_off>:

void Failsafe_flag_off(void)
{
 80072c4:	b480      	push	{r7}
 80072c6:	af00      	add	r7, sp, #0
	bl_failsafe = FALSE;
 80072c8:	4b03      	ldr	r3, [pc, #12]	; (80072d8 <Failsafe_flag_off+0x14>)
 80072ca:	2200      	movs	r2, #0
 80072cc:	701a      	strb	r2, [r3, #0]
}
 80072ce:	bf00      	nop
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr
 80072d8:	2000028c 	.word	0x2000028c

080072dc <SYS_isOutOfCtrl>:

bool SYS_isOutOfCtrl( void )
{
 80072dc:	b480      	push	{r7}
 80072de:	af00      	add	r7, sp, #0
	if( bl_failsafe == TRUE ){
 80072e0:	4b05      	ldr	r3, [pc, #20]	; (80072f8 <SYS_isOutOfCtrl+0x1c>)
 80072e2:	781b      	ldrb	r3, [r3, #0]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d001      	beq.n	80072ec <SYS_isOutOfCtrl+0x10>
		return TRUE;
 80072e8:	2301      	movs	r3, #1
 80072ea:	e000      	b.n	80072ee <SYS_isOutOfCtrl+0x12>
	}
	else{
		return FALSE;
 80072ec:	2300      	movs	r3, #0
	}
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr
 80072f8:	2000028c 	.word	0x2000028c

080072fc <DCM_setDirCw>:
 */

#include "hal/DCM.h"

void DCM_setDirCw( enDCM_ID en_id )
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	4603      	mov	r3, r0
 8007304:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007306:	79fb      	ldrb	r3, [r7, #7]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d103      	bne.n	8007314 <DCM_setDirCw+0x18>
		Set_MOT0(1);	//tmp
 800730c:	2001      	movs	r0, #1
 800730e:	f7fa ff03 	bl	8002118 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(0);	//tmp

	}
}
 8007312:	e002      	b.n	800731a <DCM_setDirCw+0x1e>
		Set_MOT1(0);	//tmp
 8007314:	2000      	movs	r0, #0
 8007316:	f7fa ff19 	bl	800214c <Set_MOT1>
}
 800731a:	bf00      	nop
 800731c:	3708      	adds	r7, #8
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <DCM_setDirCcw>:

void DCM_setDirCcw( enDCM_ID en_id )
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b082      	sub	sp, #8
 8007326:	af00      	add	r7, sp, #0
 8007328:	4603      	mov	r3, r0
 800732a:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 800732c:	79fb      	ldrb	r3, [r7, #7]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d103      	bne.n	800733a <DCM_setDirCcw+0x18>
		Set_MOT0(0);	//tmp
 8007332:	2000      	movs	r0, #0
 8007334:	f7fa fef0 	bl	8002118 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(1);	//tmp
	}
}
 8007338:	e002      	b.n	8007340 <DCM_setDirCcw+0x1e>
		Set_MOT1(1);	//tmp
 800733a:	2001      	movs	r0, #1
 800733c:	f7fa ff06 	bl	800214c <Set_MOT1>
}
 8007340:	bf00      	nop
 8007342:	3708      	adds	r7, #8
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}

08007348 <DCM_brakeMot>:

void DCM_brakeMot( enDCM_ID en_id )
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b082      	sub	sp, #8
 800734c:	af00      	add	r7, sp, #0
 800734e:	4603      	mov	r3, r0
 8007350:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007352:	79fb      	ldrb	r3, [r7, #7]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d103      	bne.n	8007360 <DCM_brakeMot+0x18>
		Set_DutyTIM2(0);
 8007358:	2000      	movs	r0, #0
 800735a:	f7fd fd75 	bl	8004e48 <Set_DutyTIM2>
	}
	else{							// 
		Set_DutyTIM3(0);
	}
}
 800735e:	e002      	b.n	8007366 <DCM_brakeMot+0x1e>
		Set_DutyTIM3(0);
 8007360:	2000      	movs	r0, #0
 8007362:	f7fd fdb1 	bl	8004ec8 <Set_DutyTIM3>
}
 8007366:	bf00      	nop
 8007368:	3708      	adds	r7, #8
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}

0800736e <DCM_staMot>:

void DCM_staMot( enDCM_ID en_id )
{	
 800736e:	b580      	push	{r7, lr}
 8007370:	b082      	sub	sp, #8
 8007372:	af00      	add	r7, sp, #0
 8007374:	4603      	mov	r3, r0
 8007376:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007378:	79fb      	ldrb	r3, [r7, #7]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d102      	bne.n	8007384 <DCM_staMot+0x16>
		Enable_TIM2();
 800737e:	f7fd fd51 	bl	8004e24 <Enable_TIM2>
	}
	else{							// 
	   Enable_TIM3();
	}
}
 8007382:	e001      	b.n	8007388 <DCM_staMot+0x1a>
	   Enable_TIM3();
 8007384:	f7fd fd56 	bl	8004e34 <Enable_TIM3>
}
 8007388:	bf00      	nop
 800738a:	3708      	adds	r7, #8
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <DCM_staMotAll>:

void DCM_staMotAll( void )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	af00      	add	r7, sp, #0
	DCM_staMot(DCM_R);									// ON
 8007394:	2000      	movs	r0, #0
 8007396:	f7ff ffea 	bl	800736e <DCM_staMot>
	DCM_staMot(DCM_L);									// ON
 800739a:	2001      	movs	r0, #1
 800739c:	f7ff ffe7 	bl	800736e <DCM_staMot>
}
 80073a0:	bf00      	nop
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <DCM_setPwmDuty>:

void DCM_setPwmDuty( enDCM_ID en_id, uint16_t us_duty10 )
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b082      	sub	sp, #8
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	4603      	mov	r3, r0
 80073ac:	460a      	mov	r2, r1
 80073ae:	71fb      	strb	r3, [r7, #7]
 80073b0:	4613      	mov	r3, r2
 80073b2:	80bb      	strh	r3, [r7, #4]
	/* PWM */
	if( en_id == DCM_R ){				// 
 80073b4:	79fb      	ldrb	r3, [r7, #7]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d110      	bne.n	80073dc <DCM_setPwmDuty+0x38>

		if( 0 == us_duty10 ){			// Duty0%
 80073ba:	88bb      	ldrh	r3, [r7, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d104      	bne.n	80073ca <DCM_setPwmDuty+0x26>
			DCM_brakeMot( en_id );
 80073c0:	79fb      	ldrb	r3, [r7, #7]
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7ff ffc0 	bl	8007348 <DCM_brakeMot>
		else{
			Set_DutyTIM3(us_duty10);
			DCM_staMot( en_id );		// 
		}
	}
}
 80073c8:	e018      	b.n	80073fc <DCM_setPwmDuty+0x58>
			Set_DutyTIM2(us_duty10);
 80073ca:	88bb      	ldrh	r3, [r7, #4]
 80073cc:	4618      	mov	r0, r3
 80073ce:	f7fd fd3b 	bl	8004e48 <Set_DutyTIM2>
			DCM_staMot( en_id );		// 
 80073d2:	79fb      	ldrb	r3, [r7, #7]
 80073d4:	4618      	mov	r0, r3
 80073d6:	f7ff ffca 	bl	800736e <DCM_staMot>
}
 80073da:	e00f      	b.n	80073fc <DCM_setPwmDuty+0x58>
		if( 0 == us_duty10 ){			// Duty0%
 80073dc:	88bb      	ldrh	r3, [r7, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d104      	bne.n	80073ec <DCM_setPwmDuty+0x48>
			DCM_brakeMot( en_id );
 80073e2:	79fb      	ldrb	r3, [r7, #7]
 80073e4:	4618      	mov	r0, r3
 80073e6:	f7ff ffaf 	bl	8007348 <DCM_brakeMot>
}
 80073ea:	e007      	b.n	80073fc <DCM_setPwmDuty+0x58>
			Set_DutyTIM3(us_duty10);
 80073ec:	88bb      	ldrh	r3, [r7, #4]
 80073ee:	4618      	mov	r0, r3
 80073f0:	f7fd fd6a 	bl	8004ec8 <Set_DutyTIM3>
			DCM_staMot( en_id );		// 
 80073f4:	79fb      	ldrb	r3, [r7, #7]
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7ff ffb9 	bl	800736e <DCM_staMot>
}
 80073fc:	bf00      	nop
 80073fe:	3708      	adds	r7, #8
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <MA702_ReadByte>:
	if(dir == enL) return ENC_L_CNT;
	else return ENC_R_CNT;
}

void MA702_ReadByte(en_endir dir)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b082      	sub	sp, #8
 8007408:	af00      	add	r7, sp, #0
 800740a:	4603      	mov	r3, r0
 800740c:	71fb      	strb	r3, [r7, #7]
	encoderdir = dir;
 800740e:	4a0a      	ldr	r2, [pc, #40]	; (8007438 <MA702_ReadByte+0x34>)
 8007410:	79fb      	ldrb	r3, [r7, #7]
 8007412:	7013      	strb	r3, [r2, #0]
	SetSPI2TransmitData(0,0x00);
 8007414:	2100      	movs	r1, #0
 8007416:	2000      	movs	r0, #0
 8007418:	f7fc fd56 	bl	8003ec8 <SetSPI2TransmitData>
	SetSPI2TransmitData(1,0x00);
 800741c:	2100      	movs	r1, #0
 800741e:	2001      	movs	r0, #1
 8007420:	f7fc fd52 	bl	8003ec8 <SetSPI2TransmitData>

	SPI2_DMA_Communication(2,encoderdir);
 8007424:	4b04      	ldr	r3, [pc, #16]	; (8007438 <MA702_ReadByte+0x34>)
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	4619      	mov	r1, r3
 800742a:	2002      	movs	r0, #2
 800742c:	f7fc fcb2 	bl	8003d94 <SPI2_DMA_Communication>
}
 8007430:	bf00      	nop
 8007432:	3708      	adds	r7, #8
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}
 8007438:	200006e6 	.word	0x200006e6

0800743c <recv_spi_encoder>:

void recv_spi_encoder(en_endir dir)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b082      	sub	sp, #8
 8007440:	af00      	add	r7, sp, #0
 8007442:	4603      	mov	r3, r0
 8007444:	71fb      	strb	r3, [r7, #7]
	MA702_ReadByte(dir);
 8007446:	79fb      	ldrb	r3, [r7, #7]
 8007448:	4618      	mov	r0, r3
 800744a:	f7ff ffdb 	bl	8007404 <MA702_ReadByte>
}
 800744e:	bf00      	nop
 8007450:	3708      	adds	r7, #8
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
	...

08007458 <Set_encoder_data>:

void Set_encoder_data(en_endir dir)
{
 8007458:	b590      	push	{r4, r7, lr}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	4603      	mov	r3, r0
 8007460:	71fb      	strb	r3, [r7, #7]
	if(dir == enL) ENC_L_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
 8007462:	79fb      	ldrb	r3, [r7, #7]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d110      	bne.n	800748a <Set_encoder_data+0x32>
 8007468:	2000      	movs	r0, #0
 800746a:	f7fc fd1d 	bl	8003ea8 <Get_SPI2ReciveData>
 800746e:	4603      	mov	r3, r0
 8007470:	021b      	lsls	r3, r3, #8
 8007472:	b21c      	sxth	r4, r3
 8007474:	2001      	movs	r0, #1
 8007476:	f7fc fd17 	bl	8003ea8 <Get_SPI2ReciveData>
 800747a:	4603      	mov	r3, r0
 800747c:	b21b      	sxth	r3, r3
 800747e:	4323      	orrs	r3, r4
 8007480:	b21b      	sxth	r3, r3
 8007482:	b29a      	uxth	r2, r3
 8007484:	4b0b      	ldr	r3, [pc, #44]	; (80074b4 <Set_encoder_data+0x5c>)
 8007486:	801a      	strh	r2, [r3, #0]
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
}
 8007488:	e00f      	b.n	80074aa <Set_encoder_data+0x52>
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
 800748a:	2000      	movs	r0, #0
 800748c:	f7fc fd0c 	bl	8003ea8 <Get_SPI2ReciveData>
 8007490:	4603      	mov	r3, r0
 8007492:	021b      	lsls	r3, r3, #8
 8007494:	b21c      	sxth	r4, r3
 8007496:	2001      	movs	r0, #1
 8007498:	f7fc fd06 	bl	8003ea8 <Get_SPI2ReciveData>
 800749c:	4603      	mov	r3, r0
 800749e:	b21b      	sxth	r3, r3
 80074a0:	4323      	orrs	r3, r4
 80074a2:	b21b      	sxth	r3, r3
 80074a4:	b29a      	uxth	r2, r3
 80074a6:	4b04      	ldr	r3, [pc, #16]	; (80074b8 <Set_encoder_data+0x60>)
 80074a8:	801a      	strh	r2, [r3, #0]
}
 80074aa:	bf00      	nop
 80074ac:	370c      	adds	r7, #12
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd90      	pop	{r4, r7, pc}
 80074b2:	bf00      	nop
 80074b4:	20000fa0 	.word	0x20000fa0
 80074b8:	20000fa4 	.word	0x20000fa4

080074bc <Runmode_check>:


uint8_t Runmode_check( enDCM_ID en_id )
{
 80074bc:	b480      	push	{r7}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	4603      	mov	r3, r0
 80074c4:	71fb      	strb	r3, [r7, #7]
	if(en_id == DCM_R){
 80074c6:	79fb      	ldrb	r3, [r7, #7]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d117      	bne.n	80074fc <Runmode_check+0x40>
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Right)) ){
 80074cc:	4b1a      	ldr	r3, [pc, #104]	; (8007538 <Runmode_check+0x7c>)
 80074ce:	781b      	ldrb	r3, [r3, #0]
 80074d0:	2b06      	cmp	r3, #6
 80074d2:	d00f      	beq.n	80074f4 <Runmode_check+0x38>
 80074d4:	4b18      	ldr	r3, [pc, #96]	; (8007538 <Runmode_check+0x7c>)
 80074d6:	781b      	ldrb	r3, [r3, #0]
 80074d8:	2b07      	cmp	r3, #7
 80074da:	d007      	beq.n	80074ec <Runmode_check+0x30>
 80074dc:	4b16      	ldr	r3, [pc, #88]	; (8007538 <Runmode_check+0x7c>)
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	2b08      	cmp	r3, #8
 80074e2:	d003      	beq.n	80074ec <Runmode_check+0x30>
 80074e4:	4b14      	ldr	r3, [pc, #80]	; (8007538 <Runmode_check+0x7c>)
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	2b09      	cmp	r3, #9
 80074ea:	d105      	bne.n	80074f8 <Runmode_check+0x3c>
 80074ec:	4b13      	ldr	r3, [pc, #76]	; (800753c <Runmode_check+0x80>)
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d101      	bne.n	80074f8 <Runmode_check+0x3c>
			return(0);
 80074f4:	2300      	movs	r3, #0
 80074f6:	e018      	b.n	800752a <Runmode_check+0x6e>
		}
		else{
			return(1);
 80074f8:	2301      	movs	r3, #1
 80074fa:	e016      	b.n	800752a <Runmode_check+0x6e>
		}
	}
	else{
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Left)) ){
 80074fc:	4b0e      	ldr	r3, [pc, #56]	; (8007538 <Runmode_check+0x7c>)
 80074fe:	781b      	ldrb	r3, [r3, #0]
 8007500:	2b06      	cmp	r3, #6
 8007502:	d00f      	beq.n	8007524 <Runmode_check+0x68>
 8007504:	4b0c      	ldr	r3, [pc, #48]	; (8007538 <Runmode_check+0x7c>)
 8007506:	781b      	ldrb	r3, [r3, #0]
 8007508:	2b07      	cmp	r3, #7
 800750a:	d007      	beq.n	800751c <Runmode_check+0x60>
 800750c:	4b0a      	ldr	r3, [pc, #40]	; (8007538 <Runmode_check+0x7c>)
 800750e:	781b      	ldrb	r3, [r3, #0]
 8007510:	2b08      	cmp	r3, #8
 8007512:	d003      	beq.n	800751c <Runmode_check+0x60>
 8007514:	4b08      	ldr	r3, [pc, #32]	; (8007538 <Runmode_check+0x7c>)
 8007516:	781b      	ldrb	r3, [r3, #0]
 8007518:	2b09      	cmp	r3, #9
 800751a:	d105      	bne.n	8007528 <Runmode_check+0x6c>
 800751c:	4b07      	ldr	r3, [pc, #28]	; (800753c <Runmode_check+0x80>)
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	2b01      	cmp	r3, #1
 8007522:	d101      	bne.n	8007528 <Runmode_check+0x6c>
			return(0);
 8007524:	2300      	movs	r3, #0
 8007526:	e000      	b.n	800752a <Runmode_check+0x6e>
		}
		else{
			return(1);
 8007528:	2301      	movs	r3, #1
		}
	}
}
 800752a:	4618      	mov	r0, r3
 800752c:	370c      	adds	r7, #12
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	200002ba 	.word	0x200002ba
 800753c:	200002cc 	.word	0x200002cc

08007540 <ENC_GetDiv>:

void ENC_GetDiv( int32_t* p_r, int32_t* p_l )
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b086      	sub	sp, #24
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
	int32_t cntR;
	int32_t cntL;
	int32_t cntR_dif;
	int32_t cntL_dif;
//	recv_spi_encoder();
	cntR_dif = ENC_R_CNT - ENC_R_CNT_old;
 800754a:	4b3f      	ldr	r3, [pc, #252]	; (8007648 <ENC_GetDiv+0x108>)
 800754c:	881b      	ldrh	r3, [r3, #0]
 800754e:	461a      	mov	r2, r3
 8007550:	4b3e      	ldr	r3, [pc, #248]	; (800764c <ENC_GetDiv+0x10c>)
 8007552:	881b      	ldrh	r3, [r3, #0]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	60fb      	str	r3, [r7, #12]
	cntL_dif = ENC_L_CNT_old - ENC_L_CNT;
 8007558:	4b3d      	ldr	r3, [pc, #244]	; (8007650 <ENC_GetDiv+0x110>)
 800755a:	881b      	ldrh	r3, [r3, #0]
 800755c:	461a      	mov	r2, r3
 800755e:	4b3d      	ldr	r3, [pc, #244]	; (8007654 <ENC_GetDiv+0x114>)
 8007560:	881b      	ldrh	r3, [r3, #0]
 8007562:	1ad3      	subs	r3, r2, r3
 8007564:	60bb      	str	r3, [r7, #8]

	//
	if(Runmode_check(DCM_R) == 1){	//
 8007566:	2000      	movs	r0, #0
 8007568:	f7ff ffa8 	bl	80074bc <Runmode_check>
 800756c:	4603      	mov	r3, r0
 800756e:	2b01      	cmp	r3, #1
 8007570:	d114      	bne.n	800759c <ENC_GetDiv+0x5c>
		//
		if(cntR_dif<-32768){
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8007578:	da04      	bge.n	8007584 <ENC_GetDiv+0x44>
			cntR = cntR_dif + 65536;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007580:	617b      	str	r3, [r7, #20]
 8007582:	e01f      	b.n	80075c4 <ENC_GetDiv+0x84>
		}
		else if (cntR_dif>32768){
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800758a:	dd04      	ble.n	8007596 <ENC_GetDiv+0x56>
			cntR = cntR_dif - 65536;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8007592:	617b      	str	r3, [r7, #20]
 8007594:	e016      	b.n	80075c4 <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	617b      	str	r3, [r7, #20]
 800759a:	e013      	b.n	80075c4 <ENC_GetDiv+0x84>
		}
	}
	else{
		if(cntR_dif>32768){
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075a2:	dd04      	ble.n	80075ae <ENC_GetDiv+0x6e>
			cntR = cntR_dif - 65536;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80075aa:	617b      	str	r3, [r7, #20]
 80075ac:	e00a      	b.n	80075c4 <ENC_GetDiv+0x84>
		}
		else if(cntR_dif<-32768){
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80075b4:	da04      	bge.n	80075c0 <ENC_GetDiv+0x80>
			cntR = cntR_dif + 65536;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80075bc:	617b      	str	r3, [r7, #20]
 80075be:	e001      	b.n	80075c4 <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	617b      	str	r3, [r7, #20]
		}
	}

	if(Runmode_check(DCM_L) == 1){
 80075c4:	2001      	movs	r0, #1
 80075c6:	f7ff ff79 	bl	80074bc <Runmode_check>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d114      	bne.n	80075fa <ENC_GetDiv+0xba>
		//
		if(cntL_dif<-32768){
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80075d6:	da04      	bge.n	80075e2 <ENC_GetDiv+0xa2>
			cntL = cntL_dif + 65536;
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80075de:	613b      	str	r3, [r7, #16]
 80075e0:	e01f      	b.n	8007622 <ENC_GetDiv+0xe2>
		}
		else if (cntL_dif >32768){
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075e8:	dd04      	ble.n	80075f4 <ENC_GetDiv+0xb4>
			cntL = cntL_dif -65536;
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80075f0:	613b      	str	r3, [r7, #16]
 80075f2:	e016      	b.n	8007622 <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	613b      	str	r3, [r7, #16]
 80075f8:	e013      	b.n	8007622 <ENC_GetDiv+0xe2>
		}
	}
	else{
		if(cntL_dif>32768){
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007600:	dd04      	ble.n	800760c <ENC_GetDiv+0xcc>
			cntL = cntL_dif - 65536;
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8007608:	613b      	str	r3, [r7, #16]
 800760a:	e00a      	b.n	8007622 <ENC_GetDiv+0xe2>
		}
		else if(cntL_dif<-32768){
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8007612:	da04      	bge.n	800761e <ENC_GetDiv+0xde>
			cntL = cntL_dif + 65536;
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800761a:	613b      	str	r3, [r7, #16]
 800761c:	e001      	b.n	8007622 <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	613b      	str	r3, [r7, #16]
		}
	}

	*p_r = cntR;		//2^16(65536) LSB/1
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	697a      	ldr	r2, [r7, #20]
 8007626:	601a      	str	r2, [r3, #0]
	*p_l = cntL;
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	693a      	ldr	r2, [r7, #16]
 800762c:	601a      	str	r2, [r3, #0]

	ENC_R_CNT_old = ENC_R_CNT;
 800762e:	4b06      	ldr	r3, [pc, #24]	; (8007648 <ENC_GetDiv+0x108>)
 8007630:	881a      	ldrh	r2, [r3, #0]
 8007632:	4b06      	ldr	r3, [pc, #24]	; (800764c <ENC_GetDiv+0x10c>)
 8007634:	801a      	strh	r2, [r3, #0]
	ENC_L_CNT_old = ENC_L_CNT;
 8007636:	4b07      	ldr	r3, [pc, #28]	; (8007654 <ENC_GetDiv+0x114>)
 8007638:	881a      	ldrh	r2, [r3, #0]
 800763a:	4b05      	ldr	r3, [pc, #20]	; (8007650 <ENC_GetDiv+0x110>)
 800763c:	801a      	strh	r2, [r3, #0]
}
 800763e:	bf00      	nop
 8007640:	3718      	adds	r7, #24
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
 8007646:	bf00      	nop
 8007648:	20000fa4 	.word	0x20000fa4
 800764c:	20000fa6 	.word	0x20000fa6
 8007650:	20000fa2 	.word	0x20000fa2
 8007654:	20000fa0 	.word	0x20000fa0

08007658 <ENC_setref>:

void ENC_setref(void)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	af00      	add	r7, sp, #0
	recv_spi_encoder(enR);
 800765c:	2001      	movs	r0, #1
 800765e:	f7ff feed 	bl	800743c <recv_spi_encoder>
	LL_mDelay(1);
 8007662:	2001      	movs	r0, #1
 8007664:	f006 f8f8 	bl	800d858 <LL_mDelay>
	Set_encoder_data(enR);
 8007668:	2001      	movs	r0, #1
 800766a:	f7ff fef5 	bl	8007458 <Set_encoder_data>
	ENC_R_CNT_old = ENC_R_CNT;
 800766e:	4b0b      	ldr	r3, [pc, #44]	; (800769c <ENC_setref+0x44>)
 8007670:	881a      	ldrh	r2, [r3, #0]
 8007672:	4b0b      	ldr	r3, [pc, #44]	; (80076a0 <ENC_setref+0x48>)
 8007674:	801a      	strh	r2, [r3, #0]
	LL_mDelay(1);
 8007676:	2001      	movs	r0, #1
 8007678:	f006 f8ee 	bl	800d858 <LL_mDelay>
	recv_spi_encoder(enL);
 800767c:	2000      	movs	r0, #0
 800767e:	f7ff fedd 	bl	800743c <recv_spi_encoder>
	LL_mDelay(1);
 8007682:	2001      	movs	r0, #1
 8007684:	f006 f8e8 	bl	800d858 <LL_mDelay>
	Set_encoder_data(enL);
 8007688:	2000      	movs	r0, #0
 800768a:	f7ff fee5 	bl	8007458 <Set_encoder_data>
	ENC_L_CNT_old = ENC_L_CNT;
 800768e:	4b05      	ldr	r3, [pc, #20]	; (80076a4 <ENC_setref+0x4c>)
 8007690:	881a      	ldrh	r2, [r3, #0]
 8007692:	4b05      	ldr	r3, [pc, #20]	; (80076a8 <ENC_setref+0x50>)
 8007694:	801a      	strh	r2, [r3, #0]
}
 8007696:	bf00      	nop
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	20000fa4 	.word	0x20000fa4
 80076a0:	20000fa6 	.word	0x20000fa6
 80076a4:	20000fa0 	.word	0x20000fa0
 80076a8:	20000fa2 	.word	0x20000fa2

080076ac <ICM_42688_whoami>:
uint16_t Get_s_gyro(void)
{
	return s_GyroVal;
}
void ICM_42688_whoami(void)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	af00      	add	r7, sp, #0
	SetSPI1TransmitData(0,(0x75 | 0x80));
 80076b0:	21f5      	movs	r1, #245	; 0xf5
 80076b2:	2000      	movs	r0, #0
 80076b4:	f7fc fb42 	bl	8003d3c <SetSPI1TransmitData>
	SetSPI1TransmitData(1, 0x00);
 80076b8:	2100      	movs	r1, #0
 80076ba:	2001      	movs	r0, #1
 80076bc:	f7fc fb3e 	bl	8003d3c <SetSPI1TransmitData>
	SPI1_DMA_Communication(2);
 80076c0:	2002      	movs	r0, #2
 80076c2:	f7fc fab9 	bl	8003c38 <SPI1_DMA_Communication>
	printf("who am i = %x\r\n",Get_SPI1ReciveData(1));
 80076c6:	2001      	movs	r0, #1
 80076c8:	f7fc fb28 	bl	8003d1c <Get_SPI1ReciveData>
 80076cc:	4603      	mov	r3, r0
 80076ce:	4619      	mov	r1, r3
 80076d0:	4802      	ldr	r0, [pc, #8]	; (80076dc <ICM_42688_whoami+0x30>)
 80076d2:	f006 ff73 	bl	800e5bc <iprintf>

}
 80076d6:	bf00      	nop
 80076d8:	bd80      	pop	{r7, pc}
 80076da:	bf00      	nop
 80076dc:	080134a8 	.word	0x080134a8

080076e0 <ICM_42688_WriteByte>:


void ICM_42688_WriteByte(uint8_t reg,uint8_t data)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	4603      	mov	r3, r0
 80076e8:	460a      	mov	r2, r1
 80076ea:	71fb      	strb	r3, [r7, #7]
 80076ec:	4613      	mov	r3, r2
 80076ee:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0, reg);
 80076f0:	79fb      	ldrb	r3, [r7, #7]
 80076f2:	4619      	mov	r1, r3
 80076f4:	2000      	movs	r0, #0
 80076f6:	f7fc fb21 	bl	8003d3c <SetSPI1TransmitData>
	SetSPI1TransmitData(1, data);
 80076fa:	79bb      	ldrb	r3, [r7, #6]
 80076fc:	4619      	mov	r1, r3
 80076fe:	2001      	movs	r0, #1
 8007700:	f7fc fb1c 	bl	8003d3c <SetSPI1TransmitData>

	SPI1_DMA_Communication(2);
 8007704:	2002      	movs	r0, #2
 8007706:	f7fc fa97 	bl	8003c38 <SPI1_DMA_Communication>
}
 800770a:	bf00      	nop
 800770c:	3708      	adds	r7, #8
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <ICM_42688_ReadByte>:

void ICM_42688_ReadByte(uint8_t reg,uint8_t length)
{
 8007712:	b580      	push	{r7, lr}
 8007714:	b082      	sub	sp, #8
 8007716:	af00      	add	r7, sp, #0
 8007718:	4603      	mov	r3, r0
 800771a:	460a      	mov	r2, r1
 800771c:	71fb      	strb	r3, [r7, #7]
 800771e:	4613      	mov	r3, r2
 8007720:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0,(reg | 0x80));
 8007722:	79fb      	ldrb	r3, [r7, #7]
 8007724:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007728:	b2db      	uxtb	r3, r3
 800772a:	4619      	mov	r1, r3
 800772c:	2000      	movs	r0, #0
 800772e:	f7fc fb05 	bl	8003d3c <SetSPI1TransmitData>
	SetSPI1TransmitData(1,0x00);
 8007732:	2100      	movs	r1, #0
 8007734:	2001      	movs	r0, #1
 8007736:	f7fc fb01 	bl	8003d3c <SetSPI1TransmitData>
	SetSPI1TransmitData(2,0x00);
 800773a:	2100      	movs	r1, #0
 800773c:	2002      	movs	r0, #2
 800773e:	f7fc fafd 	bl	8003d3c <SetSPI1TransmitData>

	SPI1_DMA_Communication(3);
 8007742:	2003      	movs	r0, #3
 8007744:	f7fc fa78 	bl	8003c38 <SPI1_DMA_Communication>
}
 8007748:	bf00      	nop
 800774a:	3708      	adds	r7, #8
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}

08007750 <ICM_42688_init>:


void ICM_42688_init(void)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b082      	sub	sp, #8
 8007754:	af00      	add	r7, sp, #0
	uint16_t reg78 = 0x4E;	//pwr_mgmt0
 8007756:	234e      	movs	r3, #78	; 0x4e
 8007758:	80fb      	strh	r3, [r7, #6]
	uint16_t reg107 = 0x6B;
	uint16_t reg106 = 0x6A;
	uint16_t reg27 = 0x1B;
	uint16_t reg28 = 0x1C;
*/
	ICM_42688_WriteByte(reg78,0x0F);
 800775a:	88fb      	ldrh	r3, [r7, #6]
 800775c:	b2db      	uxtb	r3, r3
 800775e:	210f      	movs	r1, #15
 8007760:	4618      	mov	r0, r3
 8007762:	f7ff ffbd 	bl	80076e0 <ICM_42688_WriteByte>
	LL_mDelay(1);
 8007766:	2001      	movs	r0, #1
 8007768:	f006 f876 	bl	800d858 <LL_mDelay>
	ICM_42688_WriteByte(reg27,0x18);
	LL_mDelay(1);
	ICM_42688_WriteByte(reg28,0x18);
	LL_mDelay(1);
*/
}
 800776c:	bf00      	nop
 800776e:	3708      	adds	r7, #8
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}

08007774 <ICM_42688_GyroRead_DMA>:

void ICM_42688_GyroRead_DMA(uint8_t reg) //reg 29 2A
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b082      	sub	sp, #8
 8007778:	af00      	add	r7, sp, #0
 800777a:	4603      	mov	r3, r0
 800777c:	71fb      	strb	r3, [r7, #7]
	ICM_42688_ReadByte(reg,3);
 800777e:	79fb      	ldrb	r3, [r7, #7]
 8007780:	2103      	movs	r1, #3
 8007782:	4618      	mov	r0, r3
 8007784:	f7ff ffc5 	bl	8007712 <ICM_42688_ReadByte>
}
 8007788:	bf00      	nop
 800778a:	3708      	adds	r7, #8
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <ICM_42688_GyroData>:

void ICM_42688_GyroData(void)
{
 8007790:	b598      	push	{r3, r4, r7, lr}
 8007792:	af00      	add	r7, sp, #0
	s_GyroVal=((uint16_t)Get_SPI1ReciveData(1)<<8|Get_SPI1ReciveData(2));
 8007794:	2001      	movs	r0, #1
 8007796:	f7fc fac1 	bl	8003d1c <Get_SPI1ReciveData>
 800779a:	4603      	mov	r3, r0
 800779c:	021b      	lsls	r3, r3, #8
 800779e:	b21c      	sxth	r4, r3
 80077a0:	2002      	movs	r0, #2
 80077a2:	f7fc fabb 	bl	8003d1c <Get_SPI1ReciveData>
 80077a6:	4603      	mov	r3, r0
 80077a8:	b21b      	sxth	r3, r3
 80077aa:	4323      	orrs	r3, r4
 80077ac:	b21a      	sxth	r2, r3
 80077ae:	4b02      	ldr	r3, [pc, #8]	; (80077b8 <ICM_42688_GyroData+0x28>)
 80077b0:	801a      	strh	r2, [r3, #0]
}
 80077b2:	bf00      	nop
 80077b4:	bd98      	pop	{r3, r4, r7, pc}
 80077b6:	bf00      	nop
 80077b8:	200002d4 	.word	0x200002d4

080077bc <GYRO_SetRef>:

void GYRO_SetRef( void )
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b082      	sub	sp, #8
 80077c0:	af00      	add	r7, sp, #0
	uint16_t i;
	uint32_t ul_ref = 0;
 80077c2:	2300      	movs	r3, #0
 80077c4:	603b      	str	r3, [r7, #0]

	/*  */
	for( i=0; i<GYRO_REF_NUM; i++){			// 100
 80077c6:	2300      	movs	r3, #0
 80077c8:	80fb      	strh	r3, [r7, #6]
 80077ca:	e00c      	b.n	80077e6 <GYRO_SetRef+0x2a>
		ul_ref += (uint32_t)s_GyroVal;
 80077cc:	4b0f      	ldr	r3, [pc, #60]	; (800780c <GYRO_SetRef+0x50>)
 80077ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077d2:	461a      	mov	r2, r3
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	4413      	add	r3, r2
 80077d8:	603b      	str	r3, [r7, #0]
		LL_mDelay(1);
 80077da:	2001      	movs	r0, #1
 80077dc:	f006 f83c 	bl	800d858 <LL_mDelay>
	for( i=0; i<GYRO_REF_NUM; i++){			// 100
 80077e0:	88fb      	ldrh	r3, [r7, #6]
 80077e2:	3301      	adds	r3, #1
 80077e4:	80fb      	strh	r3, [r7, #6]
 80077e6:	88fb      	ldrh	r3, [r7, #6]
 80077e8:	2bc7      	cmp	r3, #199	; 0xc7
 80077ea:	d9ef      	bls.n	80077cc <GYRO_SetRef+0x10>
	}

	/*  */
	l_GyroRef = (ul_ref * 100) / GYRO_REF_NUM ;		// 100
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	2264      	movs	r2, #100	; 0x64
 80077f0:	fb02 f303 	mul.w	r3, r2, r3
 80077f4:	4a06      	ldr	r2, [pc, #24]	; (8007810 <GYRO_SetRef+0x54>)
 80077f6:	fba2 2303 	umull	r2, r3, r2, r3
 80077fa:	099b      	lsrs	r3, r3, #6
 80077fc:	461a      	mov	r2, r3
 80077fe:	4b05      	ldr	r3, [pc, #20]	; (8007814 <GYRO_SetRef+0x58>)
 8007800:	601a      	str	r2, [r3, #0]
}
 8007802:	bf00      	nop
 8007804:	3708      	adds	r7, #8
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}
 800780a:	bf00      	nop
 800780c:	200002d4 	.word	0x200002d4
 8007810:	51eb851f 	.word	0x51eb851f
 8007814:	200006e8 	.word	0x200006e8

08007818 <GYRO_getSpeedErr>:

float GYRO_getSpeedErr( void )
{
 8007818:	b590      	push	{r4, r7, lr}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
	int32_t  l_val = (int32_t)s_GyroVal * 100 ;				// 100
 800781e:	4b1c      	ldr	r3, [pc, #112]	; (8007890 <GYRO_getSpeedErr+0x78>)
 8007820:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007824:	461a      	mov	r2, r3
 8007826:	2364      	movs	r3, #100	; 0x64
 8007828:	fb03 f302 	mul.w	r3, r3, r2
 800782c:	60fb      	str	r3, [r7, #12]
	int32_t  l_err = l_val - l_GyroRef ;
 800782e:	4b19      	ldr	r3, [pc, #100]	; (8007894 <GYRO_getSpeedErr+0x7c>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68fa      	ldr	r2, [r7, #12]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	60bb      	str	r3, [r7, #8]
	float f_res;

	/*  */
//	if( ( l_err < -0.01 * 100 ) || ( 0.01 * 100 < l_err ) ){
		f_res = (float)l_err /16.4 / 100;		
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	ee07 3a90 	vmov	s15, r3
 800783e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007842:	ee17 0a90 	vmov	r0, s15
 8007846:	f7f8 fea7 	bl	8000598 <__aeabi_f2d>
 800784a:	a30f      	add	r3, pc, #60	; (adr r3, 8007888 <GYRO_getSpeedErr+0x70>)
 800784c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007850:	f7f9 f824 	bl	800089c <__aeabi_ddiv>
 8007854:	4603      	mov	r3, r0
 8007856:	460c      	mov	r4, r1
 8007858:	4618      	mov	r0, r3
 800785a:	4621      	mov	r1, r4
 800785c:	f04f 0200 	mov.w	r2, #0
 8007860:	4b0d      	ldr	r3, [pc, #52]	; (8007898 <GYRO_getSpeedErr+0x80>)
 8007862:	f7f9 f81b 	bl	800089c <__aeabi_ddiv>
 8007866:	4603      	mov	r3, r0
 8007868:	460c      	mov	r4, r1
 800786a:	4618      	mov	r0, r3
 800786c:	4621      	mov	r1, r4
 800786e:	f7f9 f9e3 	bl	8000c38 <__aeabi_d2f>
 8007872:	4603      	mov	r3, r0
 8007874:	607b      	str	r3, [r7, #4]
//	}
/*	else{
		f_res = 0;									// [deg/s]
	}
*/
	return f_res;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	ee07 3a90 	vmov	s15, r3
}
 800787c:	eeb0 0a67 	vmov.f32	s0, s15
 8007880:	3714      	adds	r7, #20
 8007882:	46bd      	mov	sp, r7
 8007884:	bd90      	pop	{r4, r7, pc}
 8007886:	bf00      	nop
 8007888:	66666666 	.word	0x66666666
 800788c:	40306666 	.word	0x40306666
 8007890:	200002d4 	.word	0x200002d4
 8007894:	200006e8 	.word	0x200006e8
 8007898:	40590000 	.word	0x40590000

0800789c <GYRO_getNowAngle>:

float GYRO_getNowAngle( void )
{
 800789c:	b480      	push	{r7}
 800789e:	af00      	add	r7, sp, #0
	return f_GyroNowAngle;
 80078a0:	4b04      	ldr	r3, [pc, #16]	; (80078b4 <GYRO_getNowAngle+0x18>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	ee07 3a90 	vmov	s15, r3
}
 80078a8:	eeb0 0a67 	vmov.f32	s0, s15
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr
 80078b4:	200002b0 	.word	0x200002b0

080078b8 <GYRO_getRef>:

float GYRO_getRef( void )
{
 80078b8:	b480      	push	{r7}
 80078ba:	af00      	add	r7, sp, #0
	return l_GyroRef;
 80078bc:	4b05      	ldr	r3, [pc, #20]	; (80078d4 <GYRO_getRef+0x1c>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	ee07 3a90 	vmov	s15, r3
 80078c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80078c8:	eeb0 0a67 	vmov.f32	s0, s15
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr
 80078d4:	200006e8 	.word	0x200006e8

080078d8 <GYRO_Pol>:

void GYRO_Pol( void )
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b082      	sub	sp, #8
 80078dc:	af00      	add	r7, sp, #0
	float f_speed;

	/*  */
	f_speed = GYRO_getSpeedErr();			//  (0.001sec)
 80078de:	f7ff ff9b 	bl	8007818 <GYRO_getSpeedErr>
 80078e2:	ed87 0a01 	vstr	s0, [r7, #4]
	f_GyroNowAngle += f_speed / 1000;		//    (0.001sec)
 80078e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80078ea:	eddf 6a25 	vldr	s13, [pc, #148]	; 8007980 <GYRO_Pol+0xa8>
 80078ee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80078f2:	4b24      	ldr	r3, [pc, #144]	; (8007984 <GYRO_Pol+0xac>)
 80078f4:	edd3 7a00 	vldr	s15, [r3]
 80078f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078fc:	4b21      	ldr	r3, [pc, #132]	; (8007984 <GYRO_Pol+0xac>)
 80078fe:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	if( bl_ErrChk == TRUE ){
 8007902:	4b21      	ldr	r3, [pc, #132]	; (8007988 <GYRO_Pol+0xb0>)
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d036      	beq.n	8007978 <GYRO_Pol+0xa0>

		f_ErrChkAngle += f_speed/1000;		//    (0.001sec)
 800790a:	edd7 7a01 	vldr	s15, [r7, #4]
 800790e:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8007980 <GYRO_Pol+0xa8>
 8007912:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007916:	4b1d      	ldr	r3, [pc, #116]	; (800798c <GYRO_Pol+0xb4>)
 8007918:	edd3 7a00 	vldr	s15, [r3]
 800791c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007920:	4b1a      	ldr	r3, [pc, #104]	; (800798c <GYRO_Pol+0xb4>)
 8007922:	edc3 7a00 	vstr	s15, [r3]

		if( ( f_ErrChkAngle < -500 ) || ( 500 < f_ErrChkAngle )||(f_speed <-1500)||(1500<f_speed) ){
 8007926:	4b19      	ldr	r3, [pc, #100]	; (800798c <GYRO_Pol+0xb4>)
 8007928:	edd3 7a00 	vldr	s15, [r3]
 800792c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8007990 <GYRO_Pol+0xb8>
 8007930:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007938:	d41c      	bmi.n	8007974 <GYRO_Pol+0x9c>
 800793a:	4b14      	ldr	r3, [pc, #80]	; (800798c <GYRO_Pol+0xb4>)
 800793c:	edd3 7a00 	vldr	s15, [r3]
 8007940:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8007994 <GYRO_Pol+0xbc>
 8007944:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800794c:	dc12      	bgt.n	8007974 <GYRO_Pol+0x9c>
 800794e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007952:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8007998 <GYRO_Pol+0xc0>
 8007956:	eef4 7ac7 	vcmpe.f32	s15, s14
 800795a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800795e:	d409      	bmi.n	8007974 <GYRO_Pol+0x9c>
 8007960:	edd7 7a01 	vldr	s15, [r7, #4]
 8007964:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800799c <GYRO_Pol+0xc4>
 8007968:	eef4 7ac7 	vcmpe.f32	s15, s14
 800796c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007970:	dc00      	bgt.n	8007974 <GYRO_Pol+0x9c>

			Failsafe_flag();
		}
	}
}
 8007972:	e001      	b.n	8007978 <GYRO_Pol+0xa0>
			Failsafe_flag();
 8007974:	f7ff fc9a 	bl	80072ac <Failsafe_flag>
}
 8007978:	bf00      	nop
 800797a:	3708      	adds	r7, #8
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}
 8007980:	447a0000 	.word	0x447a0000
 8007984:	200002b0 	.word	0x200002b0
 8007988:	200002bb 	.word	0x200002bb
 800798c:	200006d8 	.word	0x200006d8
 8007990:	c3fa0000 	.word	0xc3fa0000
 8007994:	43fa0000 	.word	0x43fa0000
 8007998:	c4bb8000 	.word	0xc4bb8000
 800799c:	44bb8000 	.word	0x44bb8000

080079a0 <GYRO_staErrChkAngle>:
//	f_NowAccel = Accel_getSpeedErr();			//  (0.001sec)

}

void GYRO_staErrChkAngle( void )
{
 80079a0:	b480      	push	{r7}
 80079a2:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 80079a4:	4b05      	ldr	r3, [pc, #20]	; (80079bc <GYRO_staErrChkAngle+0x1c>)
 80079a6:	f04f 0200 	mov.w	r2, #0
 80079aa:	601a      	str	r2, [r3, #0]
	bl_ErrChk = TRUE;
 80079ac:	4b04      	ldr	r3, [pc, #16]	; (80079c0 <GYRO_staErrChkAngle+0x20>)
 80079ae:	2201      	movs	r2, #1
 80079b0:	701a      	strb	r2, [r3, #0]

}
 80079b2:	bf00      	nop
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr
 80079bc:	200006d8 	.word	0x200006d8
 80079c0:	200002bb 	.word	0x200002bb

080079c4 <GYRO_endErrChkAngle>:

void GYRO_endErrChkAngle( void )
{
 80079c4:	b480      	push	{r7}
 80079c6:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 80079c8:	4b05      	ldr	r3, [pc, #20]	; (80079e0 <GYRO_endErrChkAngle+0x1c>)
 80079ca:	f04f 0200 	mov.w	r2, #0
 80079ce:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 80079d0:	4b04      	ldr	r3, [pc, #16]	; (80079e4 <GYRO_endErrChkAngle+0x20>)
 80079d2:	2200      	movs	r2, #0
 80079d4:	701a      	strb	r2, [r3, #0]

}
 80079d6:	bf00      	nop
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr
 80079e0:	200006d8 	.word	0x200006d8
 80079e4:	200002bb 	.word	0x200002bb

080079e8 <HAL_init>:

#include "hal/init.h"


void HAL_init( void )
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	af00      	add	r7, sp, #0
	TIME_init();
 80079ec:	f000 f834 	bl	8007a58 <TIME_init>
	/*  */
	f_GyroNowAngle = 0;			// (0testrun)
 80079f0:	4b15      	ldr	r3, [pc, #84]	; (8007a48 <HAL_init+0x60>)
 80079f2:	f04f 0200 	mov.w	r2, #0
 80079f6:	601a      	str	r2, [r3, #0]
	l_GyroRef  = 0;				// 
 80079f8:	4b14      	ldr	r3, [pc, #80]	; (8007a4c <HAL_init+0x64>)
 80079fa:	2200      	movs	r2, #0
 80079fc:	601a      	str	r2, [r3, #0]

	f_ErrChkAngle = 0;
 80079fe:	4b14      	ldr	r3, [pc, #80]	; (8007a50 <HAL_init+0x68>)
 8007a00:	f04f 0200 	mov.w	r2, #0
 8007a04:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 8007a06:	4b13      	ldr	r3, [pc, #76]	; (8007a54 <HAL_init+0x6c>)
 8007a08:	2200      	movs	r2, #0
 8007a0a:	701a      	strb	r2, [r3, #0]
	DIST_init();
 8007a0c:	f002 faf6 	bl	8009ffc <DIST_init>
	MAP_Goal_init();
 8007a10:	f003 f800 	bl	800aa14 <MAP_Goal_init>
	ADC4_Start();
 8007a14:	f7f9 fe44 	bl	80016a0 <ADC4_Start>
  	ADC3_Start();
 8007a18:	f7f9 fe4e 	bl	80016b8 <ADC3_Start>
  	ADC2_Start();
 8007a1c:	f7f9 fe58 	bl	80016d0 <ADC2_Start>
  	ADC1_Start();
 8007a20:	f7f9 fe62 	bl	80016e8 <ADC1_Start>

  	SPI1_Start();
 8007a24:	f7fc f8f0 	bl	8003c08 <SPI1_Start>
  	SPI2_Start();
 8007a28:	f7fc f99c 	bl	8003d64 <SPI2_Start>
  	ICM_42688_init();
 8007a2c:	f7ff fe90 	bl	8007750 <ICM_42688_init>
  	ICM_42688_whoami();
 8007a30:	f7ff fe3c 	bl	80076ac <ICM_42688_whoami>
	TIMER_init();
 8007a34:	f7fd f9b2 	bl	8004d9c <TIMER_init>
	SYS_start();
 8007a38:	f000 f83c 	bl	8007ab4 <SYS_start>
	MAP_init();
 8007a3c:	f002 ffca 	bl	800a9d4 <MAP_init>
	GYRO_SetRef();
 8007a40:	f7ff febc 	bl	80077bc <GYRO_SetRef>
}
 8007a44:	bf00      	nop
 8007a46:	bd80      	pop	{r7, pc}
 8007a48:	200002b0 	.word	0x200002b0
 8007a4c:	200006e8 	.word	0x200006e8
 8007a50:	200006d8 	.word	0x200006d8
 8007a54:	200002bb 	.word	0x200002bb

08007a58 <TIME_init>:

void TIME_init( void )
{
 8007a58:	b480      	push	{r7}
 8007a5a:	af00      	add	r7, sp, #0
	/*  */
	Msec_in = 0;		// [msec]
 8007a5c:	4b06      	ldr	r3, [pc, #24]	; (8007a78 <TIME_init+0x20>)
 8007a5e:	2200      	movs	r2, #0
 8007a60:	801a      	strh	r2, [r3, #0]
	Sec_in  = 0;		// [sec]
 8007a62:	4b06      	ldr	r3, [pc, #24]	; (8007a7c <TIME_init+0x24>)
 8007a64:	2200      	movs	r2, #0
 8007a66:	701a      	strb	r2, [r3, #0]
	Min_in  = 0;		// [min]
 8007a68:	4b05      	ldr	r3, [pc, #20]	; (8007a80 <TIME_init+0x28>)
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	701a      	strb	r2, [r3, #0]
}
 8007a6e:	bf00      	nop
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr
 8007a78:	200006e4 	.word	0x200006e4
 8007a7c:	200002b8 	.word	0x200002b8
 8007a80:	200002b4 	.word	0x200002b4

08007a84 <log_flag_on>:
		f_Duty_L,f_Duty_R);
*/
}

void log_flag_on(void)
{
 8007a84:	b480      	push	{r7}
 8007a86:	af00      	add	r7, sp, #0
	b_logflag = TRUE;
 8007a88:	4b03      	ldr	r3, [pc, #12]	; (8007a98 <log_flag_on+0x14>)
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	701a      	strb	r2, [r3, #0]
}
 8007a8e:	bf00      	nop
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr
 8007a98:	2000028d 	.word	0x2000028d

08007a9c <log_flag_off>:

void log_flag_off(void)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	af00      	add	r7, sp, #0
	b_logflag = FALSE;
 8007aa0:	4b03      	ldr	r3, [pc, #12]	; (8007ab0 <log_flag_off+0x14>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	701a      	strb	r2, [r3, #0]
}
 8007aa6:	bf00      	nop
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr
 8007ab0:	2000028d 	.word	0x2000028d

08007ab4 <SYS_start>:
uint8_t now_mode = mode_1;

enMODE		en_Mode;		//

void SYS_start( void )
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	af00      	add	r7, sp, #0
	/*  */
	printf(" ------------------------------\r\n");
 8007ab8:	4809      	ldr	r0, [pc, #36]	; (8007ae0 <SYS_start+0x2c>)
 8007aba:	f006 fe07 	bl	800e6cc <puts>
	printf(" | Robo Name  : hankyo2       |\r\n");
 8007abe:	4809      	ldr	r0, [pc, #36]	; (8007ae4 <SYS_start+0x30>)
 8007ac0:	f006 fe04 	bl	800e6cc <puts>
	printf(" | Developer  : sho sato      |\r\n");
 8007ac4:	4808      	ldr	r0, [pc, #32]	; (8007ae8 <SYS_start+0x34>)
 8007ac6:	f006 fe01 	bl	800e6cc <puts>
	printf(" | Version    : ver1          |\r\n");
 8007aca:	4808      	ldr	r0, [pc, #32]	; (8007aec <SYS_start+0x38>)
 8007acc:	f006 fdfe 	bl	800e6cc <puts>
	printf(" | Project By : RT Corporation|\r\n");
 8007ad0:	4807      	ldr	r0, [pc, #28]	; (8007af0 <SYS_start+0x3c>)
 8007ad2:	f006 fdfb 	bl	800e6cc <puts>
	printf(" ------------------------------\r\n");
 8007ad6:	4802      	ldr	r0, [pc, #8]	; (8007ae0 <SYS_start+0x2c>)
 8007ad8:	f006 fdf8 	bl	800e6cc <puts>
	PARAM_makeSra( (float)SEARCH_SPEED, 250.0f, 2500.0f, SLA_90 );		// [mm/s][rad/s^2]G[mm/s^2]
	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 6000.0f, SLA_135 );		// [mm/s][rad/s^2]G[mm/s^2]
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 7000.0f, SLA_N90 );		// [mm/s][rad/s^2]G[mm/s^2]
*/

}
 8007adc:	bf00      	nop
 8007ade:	bd80      	pop	{r7, pc}
 8007ae0:	080134b8 	.word	0x080134b8
 8007ae4:	080134dc 	.word	0x080134dc
 8007ae8:	08013500 	.word	0x08013500
 8007aec:	08013524 	.word	0x08013524
 8007af0:	08013548 	.word	0x08013548

08007af4 <MODE_inc>:

void MODE_inc( void )
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	af00      	add	r7, sp, #0
	en_Mode++;		// 
 8007af8:	4b35      	ldr	r3, [pc, #212]	; (8007bd0 <MODE_inc+0xdc>)
 8007afa:	781b      	ldrb	r3, [r3, #0]
 8007afc:	3301      	adds	r3, #1
 8007afe:	b2da      	uxtb	r2, r3
 8007b00:	4b33      	ldr	r3, [pc, #204]	; (8007bd0 <MODE_inc+0xdc>)
 8007b02:	701a      	strb	r2, [r3, #0]

	/*  */
	if( MODE_MAX == en_Mode ){
 8007b04:	4b32      	ldr	r3, [pc, #200]	; (8007bd0 <MODE_inc+0xdc>)
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	2b08      	cmp	r3, #8
 8007b0a:	d102      	bne.n	8007b12 <MODE_inc+0x1e>
		en_Mode = MODE_0;
 8007b0c:	4b30      	ldr	r3, [pc, #192]	; (8007bd0 <MODE_inc+0xdc>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	701a      	strb	r2, [r3, #0]
	}

	/*  */
	switch( en_Mode ){
 8007b12:	4b2f      	ldr	r3, [pc, #188]	; (8007bd0 <MODE_inc+0xdc>)
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	2b07      	cmp	r3, #7
 8007b18:	d857      	bhi.n	8007bca <MODE_inc+0xd6>
 8007b1a:	a201      	add	r2, pc, #4	; (adr r2, 8007b20 <MODE_inc+0x2c>)
 8007b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b20:	08007b41 	.word	0x08007b41
 8007b24:	08007b4d 	.word	0x08007b4d
 8007b28:	08007b5f 	.word	0x08007b5f
 8007b2c:	08007b71 	.word	0x08007b71
 8007b30:	08007b83 	.word	0x08007b83
 8007b34:	08007b95 	.word	0x08007b95
 8007b38:	08007ba7 	.word	0x08007ba7
 8007b3c:	08007bb9 	.word	0x08007bb9

		case MODE_0:
			SetLED(0x00 | now_mode);
 8007b40:	4b24      	ldr	r3, [pc, #144]	; (8007bd4 <MODE_inc+0xe0>)
 8007b42:	781b      	ldrb	r3, [r3, #0]
 8007b44:	4618      	mov	r0, r3
 8007b46:	f7fa f9fb 	bl	8001f40 <SetLED>
			break;
 8007b4a:	e03f      	b.n	8007bcc <MODE_inc+0xd8>

		case MODE_1:
			SetLED((0x01<<1) | now_mode);
 8007b4c:	4b21      	ldr	r3, [pc, #132]	; (8007bd4 <MODE_inc+0xe0>)
 8007b4e:	781b      	ldrb	r3, [r3, #0]
 8007b50:	f043 0302 	orr.w	r3, r3, #2
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7fa f9f2 	bl	8001f40 <SetLED>
			break;
 8007b5c:	e036      	b.n	8007bcc <MODE_inc+0xd8>

		case MODE_2:
			SetLED((0x02<<1) | now_mode);
 8007b5e:	4b1d      	ldr	r3, [pc, #116]	; (8007bd4 <MODE_inc+0xe0>)
 8007b60:	781b      	ldrb	r3, [r3, #0]
 8007b62:	f043 0304 	orr.w	r3, r3, #4
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fa f9e9 	bl	8001f40 <SetLED>
			break;
 8007b6e:	e02d      	b.n	8007bcc <MODE_inc+0xd8>

		case MODE_3:
			SetLED((0x03<<1) | now_mode);
 8007b70:	4b18      	ldr	r3, [pc, #96]	; (8007bd4 <MODE_inc+0xe0>)
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	f043 0306 	orr.w	r3, r3, #6
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7fa f9e0 	bl	8001f40 <SetLED>
			break;
 8007b80:	e024      	b.n	8007bcc <MODE_inc+0xd8>

		case MODE_4:
			SetLED((0x04<<1) | now_mode);
 8007b82:	4b14      	ldr	r3, [pc, #80]	; (8007bd4 <MODE_inc+0xe0>)
 8007b84:	781b      	ldrb	r3, [r3, #0]
 8007b86:	f043 0308 	orr.w	r3, r3, #8
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7fa f9d7 	bl	8001f40 <SetLED>
			break;
 8007b92:	e01b      	b.n	8007bcc <MODE_inc+0xd8>

		case MODE_5:
			SetLED((0x05<<1) | now_mode);
 8007b94:	4b0f      	ldr	r3, [pc, #60]	; (8007bd4 <MODE_inc+0xe0>)
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	f043 030a 	orr.w	r3, r3, #10
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7fa f9ce 	bl	8001f40 <SetLED>
			break;
 8007ba4:	e012      	b.n	8007bcc <MODE_inc+0xd8>

		case MODE_6:
			SetLED((0x06<<1) | now_mode);
 8007ba6:	4b0b      	ldr	r3, [pc, #44]	; (8007bd4 <MODE_inc+0xe0>)
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	f043 030c 	orr.w	r3, r3, #12
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f7fa f9c5 	bl	8001f40 <SetLED>
			break;
 8007bb6:	e009      	b.n	8007bcc <MODE_inc+0xd8>

		case MODE_7:
			SetLED((0x07<<1) & now_mode);
 8007bb8:	4b06      	ldr	r3, [pc, #24]	; (8007bd4 <MODE_inc+0xe0>)
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	f003 030e 	and.w	r3, r3, #14
 8007bc0:	b2db      	uxtb	r3, r3
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f7fa f9bc 	bl	8001f40 <SetLED>
			break;
 8007bc8:	e000      	b.n	8007bcc <MODE_inc+0xd8>

		default:
			break;
 8007bca:	bf00      	nop
	}
}
 8007bcc:	bf00      	nop
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	20000fa8 	.word	0x20000fa8
 8007bd4:	2000000c 	.word	0x2000000c

08007bd8 <MODE_exe_m0>:

void MODE_exe_m0( void )
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	af00      	add	r7, sp, #0
	enMAP_HEAD_DIR		en_endDir2;
	now_mode = mode_2;
 8007bdc:	4b1e      	ldr	r3, [pc, #120]	; (8007c58 <MODE_exe_m0+0x80>)
 8007bde:	2210      	movs	r2, #16
 8007be0:	701a      	strb	r2, [r3, #0]
	/*  */
	switch( en_Mode ){
 8007be2:	4b1e      	ldr	r3, [pc, #120]	; (8007c5c <MODE_exe_m0+0x84>)
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	2b07      	cmp	r3, #7
 8007be8:	d832      	bhi.n	8007c50 <MODE_exe_m0+0x78>
 8007bea:	a201      	add	r2, pc, #4	; (adr r2, 8007bf0 <MODE_exe_m0+0x18>)
 8007bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf0:	08007c11 	.word	0x08007c11
 8007bf4:	08007c19 	.word	0x08007c19
 8007bf8:	08007c21 	.word	0x08007c21
 8007bfc:	08007c29 	.word	0x08007c29
 8007c00:	08007c31 	.word	0x08007c31
 8007c04:	08007c39 	.word	0x08007c39
 8007c08:	08007c41 	.word	0x08007c41
 8007c0c:	08007c49 	.word	0x08007c49

		case MODE_0:
			SetLED(0x0e);
 8007c10:	200e      	movs	r0, #14
 8007c12:	f7fa f995 	bl	8001f40 <SetLED>
			break;
 8007c16:	e01c      	b.n	8007c52 <MODE_exe_m0+0x7a>

		case MODE_1:
			SetLED(0x0e);
 8007c18:	200e      	movs	r0, #14
 8007c1a:	f7fa f991 	bl	8001f40 <SetLED>
			break;
 8007c1e:	e018      	b.n	8007c52 <MODE_exe_m0+0x7a>

		case MODE_2:
			SetLED(0x0e);
 8007c20:	200e      	movs	r0, #14
 8007c22:	f7fa f98d 	bl	8001f40 <SetLED>
			break;
 8007c26:	e014      	b.n	8007c52 <MODE_exe_m0+0x7a>

		case MODE_3:
			SetLED(0x0e);
 8007c28:	200e      	movs	r0, #14
 8007c2a:	f7fa f989 	bl	8001f40 <SetLED>
			break;
 8007c2e:	e010      	b.n	8007c52 <MODE_exe_m0+0x7a>

		case MODE_4:
			SetLED(0x0e);
 8007c30:	200e      	movs	r0, #14
 8007c32:	f7fa f985 	bl	8001f40 <SetLED>
			break;
 8007c36:	e00c      	b.n	8007c52 <MODE_exe_m0+0x7a>

		case MODE_5:
			SetLED(0x0e);
 8007c38:	200e      	movs	r0, #14
 8007c3a:	f7fa f981 	bl	8001f40 <SetLED>
			break;
 8007c3e:	e008      	b.n	8007c52 <MODE_exe_m0+0x7a>

		case MODE_6:
			SetLED(0x0e);
 8007c40:	200e      	movs	r0, #14
 8007c42:	f7fa f97d 	bl	8001f40 <SetLED>
			break;
 8007c46:	e004      	b.n	8007c52 <MODE_exe_m0+0x7a>

		case MODE_7:
			SetLED(0x0e);
 8007c48:	200e      	movs	r0, #14
 8007c4a:	f7fa f979 	bl	8001f40 <SetLED>
			break;
 8007c4e:	e000      	b.n	8007c52 <MODE_exe_m0+0x7a>

		default:
			break;
 8007c50:	bf00      	nop
	}
}
 8007c52:	bf00      	nop
 8007c54:	bd80      	pop	{r7, pc}
 8007c56:	bf00      	nop
 8007c58:	2000000c 	.word	0x2000000c
 8007c5c:	20000fa8 	.word	0x20000fa8

08007c60 <MODE_exe>:

void MODE_exe( void )
{
 8007c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af02      	add	r7, sp, #8
//	uint16_t *read;
	enMAP_HEAD_DIR		en_endDir;

	now_mode = mode_1;
 8007c66:	4b98      	ldr	r3, [pc, #608]	; (8007ec8 <MODE_exe+0x268>)
 8007c68:	2201      	movs	r2, #1
 8007c6a:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	LL_mDelay(300);
 8007c6c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007c70:	f005 fdf2 	bl	800d858 <LL_mDelay>
	GYRO_SetRef();
 8007c74:	f7ff fda2 	bl	80077bc <GYRO_SetRef>
	ENC_setref();
 8007c78:	f7ff fcee 	bl	8007658 <ENC_setref>
	Failsafe_flag_off();
 8007c7c:	f7ff fb22 	bl	80072c4 <Failsafe_flag_off>
//	log_flag_on();	//
	/*  */
	switch( en_Mode ){
 8007c80:	4b92      	ldr	r3, [pc, #584]	; (8007ecc <MODE_exe+0x26c>)
 8007c82:	781b      	ldrb	r3, [r3, #0]
 8007c84:	2b07      	cmp	r3, #7
 8007c86:	f200 8119 	bhi.w	8007ebc <MODE_exe+0x25c>
 8007c8a:	a201      	add	r2, pc, #4	; (adr r2, 8007c90 <MODE_exe+0x30>)
 8007c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c90:	08007cb1 	.word	0x08007cb1
 8007c94:	08007d17 	.word	0x08007d17
 8007c98:	08007d5b 	.word	0x08007d5b
 8007c9c:	08007d87 	.word	0x08007d87
 8007ca0:	08007e11 	.word	0x08007e11
 8007ca4:	08007e69 	.word	0x08007e69
 8007ca8:	08007ead 	.word	0x08007ead
 8007cac:	08007eb5 	.word	0x08007eb5

		case MODE_0:	//
			SetLED(0x0e);
 8007cb0:	200e      	movs	r0, #14
 8007cb2:	f7fa f945 	bl	8001f40 <SetLED>
			en_Mode = MODE_0;	//MODE_incen_Modeen_Mode
 8007cb6:	4b85      	ldr	r3, [pc, #532]	; (8007ecc <MODE_exe+0x26c>)
 8007cb8:	2200      	movs	r2, #0
 8007cba:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 8007cbc:	2064      	movs	r0, #100	; 0x64
 8007cbe:	f005 fdcb 	bl	800d858 <LL_mDelay>
			SetLED(0x00);
 8007cc2:	2000      	movs	r0, #0
 8007cc4:	f7fa f93c 	bl	8001f40 <SetLED>
			while(1){
				if ( SW_IsOn_1() == SW_ON ){
 8007cc8:	f7fa f9b8 	bl	800203c <SW_IsOn_1>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d108      	bne.n	8007ce4 <MODE_exe+0x84>
					MODE_inc();								// 1
 8007cd2:	f7ff ff0f 	bl	8007af4 <MODE_inc>
					LL_mDelay(200);			// SW
 8007cd6:	20c8      	movs	r0, #200	; 0xc8
 8007cd8:	f005 fdbe 	bl	800d858 <LL_mDelay>
					printf("mode selecting_0\r\n");
 8007cdc:	487c      	ldr	r0, [pc, #496]	; (8007ed0 <MODE_exe+0x270>)
 8007cde:	f006 fcf5 	bl	800e6cc <puts>
 8007ce2:	e7f1      	b.n	8007cc8 <MODE_exe+0x68>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 8007ce4:	f7fa f99e 	bl	8002024 <SW_IsOn_0>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d004      	beq.n	8007cf8 <MODE_exe+0x98>
 8007cee:	f000 f955 	bl	8007f9c <MODE_CheckExe>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d0e7      	beq.n	8007cc8 <MODE_exe+0x68>
					MODE_exe_m0();								// 
 8007cf8:	f7ff ff6e 	bl	8007bd8 <MODE_exe_m0>
					LL_mDelay(200);				// SW
 8007cfc:	20c8      	movs	r0, #200	; 0xc8
 8007cfe:	f005 fdab 	bl	800d858 <LL_mDelay>
					if (en_Mode == MODE_7)break;
 8007d02:	4b72      	ldr	r3, [pc, #456]	; (8007ecc <MODE_exe+0x26c>)
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	2b07      	cmp	r3, #7
 8007d08:	d000      	beq.n	8007d0c <MODE_exe+0xac>
				if ( SW_IsOn_1() == SW_ON ){
 8007d0a:	e7dd      	b.n	8007cc8 <MODE_exe+0x68>
					if (en_Mode == MODE_7)break;
 8007d0c:	bf00      	nop
				}

			}
			en_Mode = MODE_0;
 8007d0e:	4b6f      	ldr	r3, [pc, #444]	; (8007ecc <MODE_exe+0x26c>)
 8007d10:	2200      	movs	r2, #0
 8007d12:	701a      	strb	r2, [r3, #0]
			break;
 8007d14:	e0d3      	b.n	8007ebe <MODE_exe+0x25e>

		case MODE_1:
			SetLED(0x0e);
 8007d16:	200e      	movs	r0, #14
 8007d18:	f7fa f912 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 8007d1c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007d20:	f005 fd9a 	bl	800d858 <LL_mDelay>
			MOT_setTrgtSpeed(300.0);
 8007d24:	ed9f 0a6b 	vldr	s0, [pc, #428]	; 8007ed4 <MODE_exe+0x274>
 8007d28:	f001 fb70 	bl	800940c <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 300.0 );							// 
 8007d2c:	ed9f 0a69 	vldr	s0, [pc, #420]	; 8007ed4 <MODE_exe+0x274>
 8007d30:	f001 fb5c 	bl	80093ec <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8007d34:	2101      	movs	r1, #1
 8007d36:	2015      	movs	r0, #21
 8007d38:	f7fa fcd2 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8007d3c:	2101      	movs	r1, #1
 8007d3e:	2016      	movs	r0, #22
 8007d40:	f7fa fcce 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8007d44:	2101      	movs	r1, #1
 8007d46:	2017      	movs	r0, #23
 8007d48:	f7fa fcca 	bl	80026e0 <PARAM_setSpeedType>
			MOT_goBlock_FinSpeed( 3.0, 0.0);
 8007d4c:	eddf 0a62 	vldr	s1, [pc, #392]	; 8007ed8 <MODE_exe+0x278>
 8007d50:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8007d54:	f001 f816 	bl	8008d84 <MOT_goBlock_FinSpeed>
			
			break;
 8007d58:	e0b1      	b.n	8007ebe <MODE_exe+0x25e>

		case MODE_2:
			SetLED(0x0e);
 8007d5a:	200e      	movs	r0, #14
 8007d5c:	f7fa f8f0 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 8007d60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007d64:	f005 fd78 	bl	800d858 <LL_mDelay>
//			MOT_setTrgtSpeed(300.0);
//			MOT_setSuraStaSpeed( 300.0 );							// 
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8007d68:	2101      	movs	r1, #1
 8007d6a:	2015      	movs	r0, #21
 8007d6c:	f7fa fcb8 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8007d70:	2101      	movs	r1, #1
 8007d72:	2016      	movs	r0, #22
 8007d74:	f7fa fcb4 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8007d78:	2101      	movs	r1, #1
 8007d7a:	2017      	movs	r0, #23
 8007d7c:	f7fa fcb0 	bl	80026e0 <PARAM_setSpeedType>
			turntable();
 8007d80:	f001 ffd4 	bl	8009d2c <turntable>
			break;
 8007d84:	e09b      	b.n	8007ebe <MODE_exe+0x25e>

		case MODE_3:
			SetLED(0x0e);
 8007d86:	200e      	movs	r0, #14
 8007d88:	f7fa f8da 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8007d8c:	ed9f 0a51 	vldr	s0, [pc, #324]	; 8007ed4 <MODE_exe+0x274>
 8007d90:	f001 fb3c 	bl	800940c <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 8007d94:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 8007ed4 <MODE_exe+0x274>
 8007d98:	f001 fb28 	bl	80093ec <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8007d9c:	2101      	movs	r1, #1
 8007d9e:	2015      	movs	r0, #21
 8007da0:	f7fa fc9e 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8007da4:	2101      	movs	r1, #1
 8007da6:	2016      	movs	r0, #22
 8007da8:	f7fa fc9a 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8007dac:	2101      	movs	r1, #1
 8007dae:	2017      	movs	r0, #23
 8007db0:	f7fa fc96 	bl	80026e0 <PARAM_setSpeedType>
			SetLED(0x00);
 8007db4:	2000      	movs	r0, #0
 8007db6:	f7fa f8c3 	bl	8001f40 <SetLED>
			LL_mDelay(100);
 8007dba:	2064      	movs	r0, #100	; 0x64
 8007dbc:	f005 fd4c 	bl	800d858 <LL_mDelay>
			PARAM_makeSra( SEARCH_SPEED, 200.0f, 2500.0f, SLA_90 );		// [mm/s][rad/s^2]G[mm/s^2]
 8007dc0:	2000      	movs	r0, #0
 8007dc2:	ed9f 1a46 	vldr	s2, [pc, #280]	; 8007edc <MODE_exe+0x27c>
 8007dc6:	eddf 0a46 	vldr	s1, [pc, #280]	; 8007ee0 <MODE_exe+0x280>
 8007dca:	ed9f 0a42 	vldr	s0, [pc, #264]	; 8007ed4 <MODE_exe+0x274>
 8007dce:	f7fa fd9f 	bl	8002910 <PARAM_makeSra>
			MAP_Goalsize(1);
 8007dd2:	2001      	movs	r0, #1
 8007dd4:	f003 fe76 	bl	800bac4 <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							// 
 8007dd8:	2200      	movs	r2, #0
 8007dda:	2100      	movs	r1, #0
 8007ddc:	2000      	movs	r0, #0
 8007dde:	f002 fe2b 	bl	800aa38 <MAP_setPos>

			MAP_searchGoal(3, 3, SEARCH, SEARCH_SURA );			// 
 8007de2:	2301      	movs	r3, #1
 8007de4:	2200      	movs	r2, #0
 8007de6:	2103      	movs	r1, #3
 8007de8:	2003      	movs	r0, #3
 8007dea:	f003 ff9b 	bl	800bd24 <MAP_searchGoal>


			/*  */
			SetLED(0x0e);
 8007dee:	200e      	movs	r0, #14
 8007df0:	f7fa f8a6 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(250);
 8007df4:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 8007ee4 <MODE_exe+0x284>
 8007df8:	f001 fb08 	bl	800940c <MOT_setTrgtSpeed>
			MAP_Goalsize(1);
 8007dfc:	2001      	movs	r0, #1
 8007dfe:	f003 fe61 	bl	800bac4 <MAP_Goalsize>

			MAP_searchGoal( 0, 0, SEARCH, SEARCH_SURA );
 8007e02:	2301      	movs	r3, #1
 8007e04:	2200      	movs	r2, #0
 8007e06:	2100      	movs	r1, #0
 8007e08:	2000      	movs	r0, #0
 8007e0a:	f003 ff8b 	bl	800bd24 <MAP_searchGoal>
			break;
 8007e0e:	e056      	b.n	8007ebe <MODE_exe+0x25e>

		case MODE_4:
			SetLED(0x0e);
 8007e10:	200e      	movs	r0, #14
 8007e12:	f7fa f895 	bl	8001f40 <SetLED>
			CTRL_clrData();
 8007e16:	f7fd fc11 	bl	800563c <CTRL_clrData>
//			LL_TIM_EnableIT_UPDATE(TIM4);
//			LL_TIM_EnableCounter(TIM4);
			printf("\n");
 8007e1a:	200a      	movs	r0, #10
 8007e1c:	f006 fbe6 	bl	800e5ec <putchar>
			LL_mDelay(1000);
 8007e20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007e24:	f005 fd18 	bl	800d858 <LL_mDelay>
			GYRO_SetRef();
 8007e28:	f7ff fcc8 	bl	80077bc <GYRO_SetRef>
			while(1){
				printf("  gyro%5.2f ref%5.2f \r", 
					GYRO_getNowAngle(),GYRO_getRef()
 8007e2c:	f7ff fd36 	bl	800789c <GYRO_getNowAngle>
 8007e30:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 8007e34:	4618      	mov	r0, r3
 8007e36:	f7f8 fbaf 	bl	8000598 <__aeabi_f2d>
 8007e3a:	4605      	mov	r5, r0
 8007e3c:	460e      	mov	r6, r1
					GYRO_getNowAngle(),GYRO_getRef()
 8007e3e:	f7ff fd3b 	bl	80078b8 <GYRO_getRef>
 8007e42:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 8007e46:	4618      	mov	r0, r3
 8007e48:	f7f8 fba6 	bl	8000598 <__aeabi_f2d>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	460c      	mov	r4, r1
 8007e50:	e9cd 3400 	strd	r3, r4, [sp]
 8007e54:	462a      	mov	r2, r5
 8007e56:	4633      	mov	r3, r6
 8007e58:	4823      	ldr	r0, [pc, #140]	; (8007ee8 <MODE_exe+0x288>)
 8007e5a:	f006 fbaf 	bl	800e5bc <iprintf>
				);
				LL_mDelay( 500 );
 8007e5e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007e62:	f005 fcf9 	bl	800d858 <LL_mDelay>
				printf("  gyro%5.2f ref%5.2f \r", 
 8007e66:	e7e1      	b.n	8007e2c <MODE_exe+0x1cc>
			}
			break;

		case MODE_5:
			SetLED(0x0e);
 8007e68:	200e      	movs	r0, #14
 8007e6a:	f7fa f869 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8007e6e:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8007ed4 <MODE_exe+0x274>
 8007e72:	f001 facb 	bl	800940c <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 8007e76:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8007ed4 <MODE_exe+0x274>
 8007e7a:	f001 fab7 	bl	80093ec <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8007e7e:	2101      	movs	r1, #1
 8007e80:	2015      	movs	r0, #21
 8007e82:	f7fa fc2d 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8007e86:	2101      	movs	r1, #1
 8007e88:	2016      	movs	r0, #22
 8007e8a:	f7fa fc29 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8007e8e:	2101      	movs	r1, #1
 8007e90:	2017      	movs	r0, #23
 8007e92:	f7fa fc25 	bl	80026e0 <PARAM_setSpeedType>
			SetLED(0x00);
 8007e96:	2000      	movs	r0, #0
 8007e98:	f7fa f852 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 8007e9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007ea0:	f005 fcda 	bl	800d858 <LL_mDelay>
			MOT_turn(MOT_R90);
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	f000 fffb 	bl	8008ea0 <MOT_turn>
			LL_mDelay(500);
			MOT_turn(MOT_R180);
			LL_mDelay(500);
			MOT_turn(MOT_L180);
*/
			break;
 8007eaa:	e008      	b.n	8007ebe <MODE_exe+0x25e>

		case MODE_6:
			SetLED(0x0e);
 8007eac:	200e      	movs	r0, #14
 8007eae:	f7fa f847 	bl	8001f40 <SetLED>
			break;
 8007eb2:	e004      	b.n	8007ebe <MODE_exe+0x25e>

		case MODE_7:
			SetLED(0x0e);
 8007eb4:	200e      	movs	r0, #14
 8007eb6:	f7fa f843 	bl	8001f40 <SetLED>
			break;
 8007eba:	e000      	b.n	8007ebe <MODE_exe+0x25e>

		default:
			break;
 8007ebc:	bf00      	nop
	}
}
 8007ebe:	bf00      	nop
 8007ec0:	3704      	adds	r7, #4
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	2000000c 	.word	0x2000000c
 8007ecc:	20000fa8 	.word	0x20000fa8
 8007ed0:	0801356c 	.word	0x0801356c
 8007ed4:	43960000 	.word	0x43960000
 8007ed8:	00000000 	.word	0x00000000
 8007edc:	451c4000 	.word	0x451c4000
 8007ee0:	43480000 	.word	0x43480000
 8007ee4:	437a0000 	.word	0x437a0000
 8007ee8:	08013580 	.word	0x08013580

08007eec <MODE_DistRightCheck>:

bool MODE_DistRightCheck(void)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
	int16_t s_rightval;
	bool bl_check;

	s_rightval = DIST_getNowVal(DIST_SEN_R_FRONT);
 8007ef2:	2000      	movs	r0, #0
 8007ef4:	f002 f8d2 	bl	800a09c <DIST_getNowVal>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	80bb      	strh	r3, [r7, #4]

	if( s_rightval >= 300 ){
 8007efc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007f00:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8007f04:	db02      	blt.n	8007f0c <MODE_DistRightCheck+0x20>
		bl_check=TRUE;
 8007f06:	2301      	movs	r3, #1
 8007f08:	71fb      	strb	r3, [r7, #7]
 8007f0a:	e001      	b.n	8007f10 <MODE_DistRightCheck+0x24>
	}
	else{
		bl_check=FALSE;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 8007f10:	79fb      	ldrb	r3, [r7, #7]
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3708      	adds	r7, #8
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}

08007f1a <MODE_DistLeftCheck>:

bool MODE_DistLeftCheck(void){
 8007f1a:	b580      	push	{r7, lr}
 8007f1c:	b082      	sub	sp, #8
 8007f1e:	af00      	add	r7, sp, #0

	int16_t 	s_leftval;
	bool	bl_check;

	s_leftval 	= DIST_getNowVal(DIST_SEN_L_FRONT);
 8007f20:	2001      	movs	r0, #1
 8007f22:	f002 f8bb 	bl	800a09c <DIST_getNowVal>
 8007f26:	4603      	mov	r3, r0
 8007f28:	80bb      	strh	r3, [r7, #4]

	if( s_leftval >= 300 ){
 8007f2a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007f2e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8007f32:	db02      	blt.n	8007f3a <MODE_DistLeftCheck+0x20>
		bl_check = TRUE;
 8007f34:	2301      	movs	r3, #1
 8007f36:	71fb      	strb	r3, [r7, #7]
 8007f38:	e001      	b.n	8007f3e <MODE_DistLeftCheck+0x24>

	}else{
		bl_check = FALSE;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	71fb      	strb	r3, [r7, #7]

	}

	return bl_check;
 8007f3e:	79fb      	ldrb	r3, [r7, #7]
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3708      	adds	r7, #8
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <MODE_setWaitCheck>:

bool MODE_setWaitCheck(void){
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b082      	sub	sp, #8
 8007f4c:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_DistRightCheck() ){	// 
 8007f4e:	f7ff ffcd 	bl	8007eec <MODE_DistRightCheck>
 8007f52:	4603      	mov	r3, r0
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d002      	beq.n	8007f5e <MODE_setWaitCheck+0x16>
		SetLED(0x08);
 8007f58:	2008      	movs	r0, #8
 8007f5a:	f7f9 fff1 	bl	8001f40 <SetLED>
	}
	if( TRUE == MODE_DistLeftCheck() ){		// 
 8007f5e:	f7ff ffdc 	bl	8007f1a <MODE_DistLeftCheck>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d002      	beq.n	8007f6e <MODE_setWaitCheck+0x26>
		SetLED(0x02);
 8007f68:	2002      	movs	r0, #2
 8007f6a:	f7f9 ffe9 	bl	8001f40 <SetLED>
	}

	if( ( TRUE == MODE_DistRightCheck() ) && ( TRUE == MODE_DistLeftCheck() ) ){
 8007f6e:	f7ff ffbd 	bl	8007eec <MODE_DistRightCheck>
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d00a      	beq.n	8007f8e <MODE_setWaitCheck+0x46>
 8007f78:	f7ff ffcf 	bl	8007f1a <MODE_DistLeftCheck>
 8007f7c:	4603      	mov	r3, r0
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d005      	beq.n	8007f8e <MODE_setWaitCheck+0x46>
		SetLED(0x0e);
 8007f82:	200e      	movs	r0, #14
 8007f84:	f7f9 ffdc 	bl	8001f40 <SetLED>
		bl_check = TRUE;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	71fb      	strb	r3, [r7, #7]
 8007f8c:	e001      	b.n	8007f92 <MODE_setWaitCheck+0x4a>

	}else{
		bl_check = FALSE;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	71fb      	strb	r3, [r7, #7]
	}
	return bl_check;
 8007f92:	79fb      	ldrb	r3, [r7, #7]
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3708      	adds	r7, #8
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <MODE_CheckExe>:

bool MODE_CheckExe(void){
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b082      	sub	sp, #8
 8007fa0:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_setWaitCheck() ){
 8007fa2:	f7ff ffd1 	bl	8007f48 <MODE_setWaitCheck>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d017      	beq.n	8007fdc <MODE_CheckExe+0x40>
		LL_mDelay(200);
 8007fac:	20c8      	movs	r0, #200	; 0xc8
 8007fae:	f005 fc53 	bl	800d858 <LL_mDelay>

		if( FALSE == MODE_setWaitCheck() ){
 8007fb2:	f7ff ffc9 	bl	8007f48 <MODE_setWaitCheck>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	f083 0301 	eor.w	r3, r3, #1
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d009      	beq.n	8007fd6 <MODE_CheckExe+0x3a>
			SetLED(0x00);
 8007fc2:	2000      	movs	r0, #0
 8007fc4:	f7f9 ffbc 	bl	8001f40 <SetLED>
			LL_mDelay(1000);
 8007fc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007fcc:	f005 fc44 	bl	800d858 <LL_mDelay>
			bl_check = TRUE;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	71fb      	strb	r3, [r7, #7]
 8007fd4:	e004      	b.n	8007fe0 <MODE_CheckExe+0x44>

		}else{
			bl_check = FALSE;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	71fb      	strb	r3, [r7, #7]
 8007fda:	e001      	b.n	8007fe0 <MODE_CheckExe+0x44>

		}

	}else{

		bl_check = FALSE;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 8007fe0:	79fb      	ldrb	r3, [r7, #7]
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3708      	adds	r7, #8
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}

08007fea <MOT_getAcc1>:
float			f_WallEdgeAddDist = 0;				// 



float MOT_getAcc1( void )
{
 8007fea:	b580      	push	{r7, lr}
 8007fec:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_acc;
 8007fee:	2015      	movs	r0, #21
 8007ff0:	f7fa fba2 	bl	8002738 <PARAM_getSpeed>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	ee07 3a90 	vmov	s15, r3
}
 8007ffc:	eeb0 0a67 	vmov.f32	s0, s15
 8008000:	bd80      	pop	{r7, pc}

08008002 <MOT_getAcc3>:

float MOT_getAcc3( void )
{
 8008002:	b580      	push	{r7, lr}
 8008004:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_dec;
 8008006:	2015      	movs	r0, #21
 8008008:	f7fa fb96 	bl	8002738 <PARAM_getSpeed>
 800800c:	4603      	mov	r3, r0
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	ee07 3a90 	vmov	s15, r3
}
 8008014:	eeb0 0a67 	vmov.f32	s0, s15
 8008018:	bd80      	pop	{r7, pc}
 800801a:	0000      	movs	r0, r0
 800801c:	0000      	movs	r0, r0
	...

08008020 <MOT_goBlock_AccConstDec>:

void MOT_goBlock_AccConstDec( float f_fin, enMOT_ST_TYPE en_type, enMOT_GO_ST_TYPE en_goType )
{
 8008020:	b5b0      	push	{r4, r5, r7, lr}
 8008022:	b08e      	sub	sp, #56	; 0x38
 8008024:	af00      	add	r7, sp, #0
 8008026:	ed87 0a01 	vstr	s0, [r7, #4]
 800802a:	4603      	mov	r3, r0
 800802c:	460a      	mov	r2, r1
 800802e:	70fb      	strb	r3, [r7, #3]
 8008030:	4613      	mov	r3, r2
 8008032:	70bb      	strb	r3, [r7, #2]

	stCTRL_DATA		st_data;					// 
//	printf(" %f  %f\r\n",st_Info.f_trgt,st_Info.f_dist);
	GYRO_staErrChkAngle();
 8008034:	f7ff fcb4 	bl	80079a0 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	if( ( en_type != MOT_CONST_DEC ) && ( en_type != MOT_CONST_DEC_CUSTOM ) ){
 8008038:	78fb      	ldrb	r3, [r7, #3]
 800803a:	2b05      	cmp	r3, #5
 800803c:	d051      	beq.n	80080e2 <MOT_goBlock_AccConstDec+0xc2>
 800803e:	78fb      	ldrb	r3, [r7, #3]
 8008040:	2b06      	cmp	r3, #6
 8008042:	d04e      	beq.n	80080e2 <MOT_goBlock_AccConstDec+0xc2>

		if( MOT_GO_ST_NORMAL == en_goType ){
 8008044:	78bb      	ldrb	r3, [r7, #2]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d102      	bne.n	8008050 <MOT_goBlock_AccConstDec+0x30>
			st_data.en_type		= CTRL_ACC;
 800804a:	2300      	movs	r3, #0
 800804c:	723b      	strb	r3, [r7, #8]
 800804e:	e001      	b.n	8008054 <MOT_goBlock_AccConstDec+0x34>
		}
		else{
			st_data.en_type		= CTRL_SKEW_ACC;
 8008050:	2303      	movs	r3, #3
 8008052:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc1;		// 
 8008054:	4bb8      	ldr	r3, [pc, #736]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_now;		// 
 800805a:	4bb7      	ldr	r3, [pc, #732]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 800805c:	68db      	ldr	r3, [r3, #12]
 800805e:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_trgt;		// 
 8008060:	4bb5      	ldr	r3, [pc, #724]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 8008062:	691b      	ldr	r3, [r3, #16]
 8008064:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;				// 
 8008066:	f04f 0300 	mov.w	r3, #0
 800806a:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_l1;			// 
 800806c:	4bb2      	ldr	r3, [pc, #712]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 800806e:	69db      	ldr	r3, [r3, #28]
 8008070:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;				// 
 8008072:	f04f 0300 	mov.w	r3, #0
 8008076:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;				// 
 8008078:	f04f 0300 	mov.w	r3, #0
 800807c:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;				// 
 800807e:	f04f 0300 	mov.w	r3, #0
 8008082:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;				// 
 8008084:	f04f 0300 	mov.w	r3, #0
 8008088:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;				// 
 800808a:	f04f 0300 	mov.w	r3, #0
 800808e:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;				//  [sec]  
 8008090:	f04f 0300 	mov.w	r3, #0
 8008094:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();								// 
 8008096:	f7fd fad1 	bl	800563c <CTRL_clrData>
		CTRL_setData( &st_data );						// 
 800809a:	f107 0308 	add.w	r3, r7, #8
 800809e:	4618      	mov	r0, r3
 80080a0:	f7fd fb48 	bl	8005734 <CTRL_setData>
//		printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
		DCM_staMotAll();							// ON
 80080a4:	f7ff f974 	bl	8007390 <DCM_staMotAll>
		while( Get_NowDist() < st_Info.f_l1 ){					// 
 80080a8:	e00f      	b.n	80080ca <MOT_goBlock_AccConstDec+0xaa>
			if( SYS_isOutOfCtrl() == TRUE ){
 80080aa:	f7ff f917 	bl	80072dc <SYS_isOutOfCtrl>
 80080ae:	4603      	mov	r3, r0
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d008      	beq.n	80080c6 <MOT_goBlock_AccConstDec+0xa6>
				CTRL_stop();
 80080b4:	f7fd fab2 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80080b8:	2000      	movs	r0, #0
 80080ba:	f7ff f945 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80080be:	2001      	movs	r0, #1
 80080c0:	f7ff f942 	bl	8007348 <DCM_brakeMot>
				break;
 80080c4:	e00d      	b.n	80080e2 <MOT_goBlock_AccConstDec+0xc2>
			}				// 
			MOT_setWallEdgeDist();
 80080c6:	f001 fe8d 	bl	8009de4 <MOT_setWallEdgeDist>
		while( Get_NowDist() < st_Info.f_l1 ){					// 
 80080ca:	f7fd fa2f 	bl	800552c <Get_NowDist>
 80080ce:	eeb0 7a40 	vmov.f32	s14, s0
 80080d2:	4b99      	ldr	r3, [pc, #612]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 80080d4:	edd3 7a07 	vldr	s15, [r3, #28]
 80080d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80080dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080e0:	d4e3      	bmi.n	80080aa <MOT_goBlock_AccConstDec+0x8a>
	}

	/* ------ */
	/*    */
	/* ------ */
	if( MOT_GO_ST_NORMAL == en_goType ){
 80080e2:	78bb      	ldrb	r3, [r7, #2]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d102      	bne.n	80080ee <MOT_goBlock_AccConstDec+0xce>
		st_data.en_type		= CTRL_CONST;
 80080e8:	2301      	movs	r3, #1
 80080ea:	723b      	strb	r3, [r7, #8]
 80080ec:	e001      	b.n	80080f2 <MOT_goBlock_AccConstDec+0xd2>
	}
	else{
		st_data.en_type		= CTRL_SKEW_CONST;
 80080ee:	2304      	movs	r3, #4
 80080f0:	723b      	strb	r3, [r7, #8]
	}
	st_data.f_acc			= 0;					// 
 80080f2:	f04f 0300 	mov.w	r3, #0
 80080f6:	613b      	str	r3, [r7, #16]
	st_data.f_now			= st_Info.f_trgt;			// 
 80080f8:	4b8f      	ldr	r3, [pc, #572]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= st_Info.f_trgt;			// 
 80080fe:	4b8e      	ldr	r3, [pc, #568]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 8008100:	691b      	ldr	r3, [r3, #16]
 8008102:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= st_Info.f_l1;				// 
 8008104:	4b8c      	ldr	r3, [pc, #560]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 8008106:	69db      	ldr	r3, [r3, #28]
 8008108:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= st_Info.f_l1_2;			// 
 800810a:	4b8b      	ldr	r3, [pc, #556]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 800810c:	6a1b      	ldr	r3, [r3, #32]
 800810e:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;					// 
 8008110:	f04f 0300 	mov.w	r3, #0
 8008114:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;					// 
 8008116:	f04f 0300 	mov.w	r3, #0
 800811a:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;					// 
 800811c:	f04f 0300 	mov.w	r3, #0
 8008120:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;					// 
 8008122:	f04f 0300 	mov.w	r3, #0
 8008126:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= 0;					// 
 8008128:	f04f 0300 	mov.w	r3, #0
 800812c:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;					//  [sec]  
 800812e:	f04f 0300 	mov.w	r3, #0
 8008132:	60fb      	str	r3, [r7, #12]
	if( ( en_type == MOT_CONST_DEC ) || ( en_type == MOT_CONST_DEC_CUSTOM ) ){
 8008134:	78fb      	ldrb	r3, [r7, #3]
 8008136:	2b05      	cmp	r3, #5
 8008138:	d002      	beq.n	8008140 <MOT_goBlock_AccConstDec+0x120>
 800813a:	78fb      	ldrb	r3, [r7, #3]
 800813c:	2b06      	cmp	r3, #6
 800813e:	d101      	bne.n	8008144 <MOT_goBlock_AccConstDec+0x124>
		CTRL_clrData();										// 
 8008140:	f7fd fa7c 	bl	800563c <CTRL_clrData>
	}
	CTRL_setData( &st_data );						// 
 8008144:	f107 0308 	add.w	r3, r7, #8
 8008148:	4618      	mov	r0, r3
 800814a:	f7fd faf3 	bl	8005734 <CTRL_setData>
//	printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
	while( Get_NowDist() < st_Info.f_l1_2 ){				// 
 800814e:	e00f      	b.n	8008170 <MOT_goBlock_AccConstDec+0x150>
		if( SYS_isOutOfCtrl() == TRUE ){
 8008150:	f7ff f8c4 	bl	80072dc <SYS_isOutOfCtrl>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d008      	beq.n	800816c <MOT_goBlock_AccConstDec+0x14c>
			CTRL_stop();
 800815a:	f7fd fa5f 	bl	800561c <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800815e:	2000      	movs	r0, #0
 8008160:	f7ff f8f2 	bl	8007348 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8008164:	2001      	movs	r0, #1
 8008166:	f7ff f8ef 	bl	8007348 <DCM_brakeMot>
			break;
 800816a:	e00d      	b.n	8008188 <MOT_goBlock_AccConstDec+0x168>
		}				// 
		MOT_setWallEdgeDist();
 800816c:	f001 fe3a 	bl	8009de4 <MOT_setWallEdgeDist>
	while( Get_NowDist() < st_Info.f_l1_2 ){				// 
 8008170:	f7fd f9dc 	bl	800552c <Get_NowDist>
 8008174:	eeb0 7a40 	vmov.f32	s14, s0
 8008178:	4b6f      	ldr	r3, [pc, #444]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 800817a:	edd3 7a08 	vldr	s15, [r3, #32]
 800817e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008186:	d4e3      	bmi.n	8008150 <MOT_goBlock_AccConstDec+0x130>
//	printf(" %f \r\n",f_NowDist);

	/* ------ */
	/*    */
	/* ------ */
	if( ( en_type != MOT_ACC_CONST ) && ( en_type != MOT_ACC_CONST_CUSTOM ) ){
 8008188:	78fb      	ldrb	r3, [r7, #3]
 800818a:	2b03      	cmp	r3, #3
 800818c:	d06e      	beq.n	800826c <MOT_goBlock_AccConstDec+0x24c>
 800818e:	78fb      	ldrb	r3, [r7, #3]
 8008190:	2b04      	cmp	r3, #4
 8008192:	d06b      	beq.n	800826c <MOT_goBlock_AccConstDec+0x24c>

		if( MOT_GO_ST_NORMAL == en_goType ){
 8008194:	78bb      	ldrb	r3, [r7, #2]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d102      	bne.n	80081a0 <MOT_goBlock_AccConstDec+0x180>
			st_data.en_type		= CTRL_DEC;
 800819a:	2302      	movs	r3, #2
 800819c:	723b      	strb	r3, [r7, #8]
 800819e:	e001      	b.n	80081a4 <MOT_goBlock_AccConstDec+0x184>
		}
		else{
			st_data.en_type		= CTRL_SKEW_DEC;
 80081a0:	2305      	movs	r3, #5
 80081a2:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc3;			// 
 80081a4:	4b64      	ldr	r3, [pc, #400]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_trgt;			// 
 80081aa:	4b63      	ldr	r3, [pc, #396]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 80081b0:	4b61      	ldr	r3, [pc, #388]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 80081b2:	695b      	ldr	r3, [r3, #20]
 80081b4:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= st_Info.f_l1_2;			// 
 80081b6:	4b60      	ldr	r3, [pc, #384]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 80081b8:	6a1b      	ldr	r3, [r3, #32]
 80081ba:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_dist;			// 
 80081bc:	4b5e      	ldr	r3, [pc, #376]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 80081be:	699b      	ldr	r3, [r3, #24]
 80081c0:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 80081c2:	f04f 0300 	mov.w	r3, #0
 80081c6:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 80081c8:	f04f 0300 	mov.w	r3, #0
 80081cc:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;						// 
 80081ce:	f04f 0300 	mov.w	r3, #0
 80081d2:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 80081d4:	f04f 0300 	mov.w	r3, #0
 80081d8:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 80081da:	f04f 0300 	mov.w	r3, #0
 80081de:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 80081e0:	f04f 0300 	mov.w	r3, #0
 80081e4:	60fb      	str	r3, [r7, #12]
		CTRL_setData( &st_data );							// 
 80081e6:	f107 0308 	add.w	r3, r7, #8
 80081ea:	4618      	mov	r0, r3
 80081ec:	f7fd faa2 	bl	8005734 <CTRL_setData>
//		printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
		while( Get_NowDist() < ( st_Info.f_dist - 0.2 ) ){		// 
 80081f0:	e01e      	b.n	8008230 <MOT_goBlock_AccConstDec+0x210>
			if( SYS_isOutOfCtrl() == TRUE ){
 80081f2:	f7ff f873 	bl	80072dc <SYS_isOutOfCtrl>
 80081f6:	4603      	mov	r3, r0
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d008      	beq.n	800820e <MOT_goBlock_AccConstDec+0x1ee>
				CTRL_stop();
 80081fc:	f7fd fa0e 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8008200:	2000      	movs	r0, #0
 8008202:	f7ff f8a1 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8008206:	2001      	movs	r0, #1
 8008208:	f7ff f89e 	bl	8007348 <DCM_brakeMot>
				break;
 800820c:	e02e      	b.n	800826c <MOT_goBlock_AccConstDec+0x24c>
			}				// 
			MOT_setWallEdgeDist();
 800820e:	f001 fde9 	bl	8009de4 <MOT_setWallEdgeDist>
			if((straight_wait>2.0)&&(search_flag == TRUE))break;
 8008212:	4b4a      	ldr	r3, [pc, #296]	; (800833c <MOT_goBlock_AccConstDec+0x31c>)
 8008214:	edd3 7a00 	vldr	s15, [r3]
 8008218:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800821c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008224:	dc00      	bgt.n	8008228 <MOT_goBlock_AccConstDec+0x208>
 8008226:	e003      	b.n	8008230 <MOT_goBlock_AccConstDec+0x210>
 8008228:	4b45      	ldr	r3, [pc, #276]	; (8008340 <MOT_goBlock_AccConstDec+0x320>)
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d11c      	bne.n	800826a <MOT_goBlock_AccConstDec+0x24a>
		while( Get_NowDist() < ( st_Info.f_dist - 0.2 ) ){		// 
 8008230:	f7fd f97c 	bl	800552c <Get_NowDist>
 8008234:	ee10 3a10 	vmov	r3, s0
 8008238:	4618      	mov	r0, r3
 800823a:	f7f8 f9ad 	bl	8000598 <__aeabi_f2d>
 800823e:	4604      	mov	r4, r0
 8008240:	460d      	mov	r5, r1
 8008242:	4b3d      	ldr	r3, [pc, #244]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 8008244:	699b      	ldr	r3, [r3, #24]
 8008246:	4618      	mov	r0, r3
 8008248:	f7f8 f9a6 	bl	8000598 <__aeabi_f2d>
 800824c:	a338      	add	r3, pc, #224	; (adr r3, 8008330 <MOT_goBlock_AccConstDec+0x310>)
 800824e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008252:	f7f8 f841 	bl	80002d8 <__aeabi_dsub>
 8008256:	4602      	mov	r2, r0
 8008258:	460b      	mov	r3, r1
 800825a:	4620      	mov	r0, r4
 800825c:	4629      	mov	r1, r5
 800825e:	f7f8 fc65 	bl	8000b2c <__aeabi_dcmplt>
 8008262:	4603      	mov	r3, r0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1c4      	bne.n	80081f2 <MOT_goBlock_AccConstDec+0x1d2>
 8008268:	e000      	b.n	800826c <MOT_goBlock_AccConstDec+0x24c>
			if((straight_wait>2.0)&&(search_flag == TRUE))break;
 800826a:	bf00      	nop

	/* -------------------- */
	/*    */
	/* -------------------- */
	/*  */
	if( ( en_WallEdge != MOT_WALL_EDGE_NONE ) && ( bl_IsWallEdge == FALSE )  ){
 800826c:	4b35      	ldr	r3, [pc, #212]	; (8008344 <MOT_goBlock_AccConstDec+0x324>)
 800826e:	781b      	ldrb	r3, [r3, #0]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d06e      	beq.n	8008352 <MOT_goBlock_AccConstDec+0x332>
 8008274:	4b34      	ldr	r3, [pc, #208]	; (8008348 <MOT_goBlock_AccConstDec+0x328>)
 8008276:	781b      	ldrb	r3, [r3, #0]
 8008278:	f083 0301 	eor.w	r3, r3, #1
 800827c:	b2db      	uxtb	r3, r3
 800827e:	2b00      	cmp	r3, #0
 8008280:	d067      	beq.n	8008352 <MOT_goBlock_AccConstDec+0x332>

		st_data.en_type			= CTRL_CONST;
 8008282:	2301      	movs	r3, #1
 8008284:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// 
 8008286:	f04f 0300 	mov.w	r3, #0
 800828a:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 800828c:	4b2a      	ldr	r3, [pc, #168]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 800828e:	695b      	ldr	r3, [r3, #20]
 8008290:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008292:	4b29      	ldr	r3, [pc, #164]	; (8008338 <MOT_goBlock_AccConstDec+0x318>)
 8008294:	695b      	ldr	r3, [r3, #20]
 8008296:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= Get_NowDist();				// 
 8008298:	f7fd f948 	bl	800552c <Get_NowDist>
 800829c:	eef0 7a40 	vmov.f32	s15, s0
 80082a0:	edc7 7a07 	vstr	s15, [r7, #28]
		st_data.f_dist			= Get_NowDist() + 45.0f;		// 45.0ff_NowDist
 80082a4:	f7fd f942 	bl	800552c <Get_NowDist>
 80082a8:	eeb0 7a40 	vmov.f32	s14, s0
 80082ac:	eddf 7a27 	vldr	s15, [pc, #156]	; 800834c <MOT_goBlock_AccConstDec+0x32c>
 80082b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80082b4:	edc7 7a08 	vstr	s15, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 80082b8:	f04f 0300 	mov.w	r3, #0
 80082bc:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 80082be:	f04f 0300 	mov.w	r3, #0
 80082c2:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 80082c4:	f04f 0300 	mov.w	r3, #0
 80082c8:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 80082ca:	f04f 0300 	mov.w	r3, #0
 80082ce:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 80082d0:	f04f 0300 	mov.w	r3, #0
 80082d4:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 80082d6:	f04f 0300 	mov.w	r3, #0
 80082da:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 80082dc:	f7fd f9ae 	bl	800563c <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 80082e0:	f107 0308 	add.w	r3, r7, #8
 80082e4:	4618      	mov	r0, r3
 80082e6:	f7fd fa25 	bl	8005734 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// 
 80082ea:	e012      	b.n	8008312 <MOT_goBlock_AccConstDec+0x2f2>
			if( SYS_isOutOfCtrl() == TRUE ){
 80082ec:	f7fe fff6 	bl	80072dc <SYS_isOutOfCtrl>
 80082f0:	4603      	mov	r3, r0
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d008      	beq.n	8008308 <MOT_goBlock_AccConstDec+0x2e8>
				CTRL_stop();
 80082f6:	f7fd f991 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80082fa:	2000      	movs	r0, #0
 80082fc:	f7ff f824 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8008300:	2001      	movs	r0, #1
 8008302:	f7ff f821 	bl	8007348 <DCM_brakeMot>
				break;
 8008306:	e024      	b.n	8008352 <MOT_goBlock_AccConstDec+0x332>
			}				// 
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 8008308:	f001 fdae 	bl	8009e68 <MOT_setWallEdgeDist_LoopWait>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d11e      	bne.n	8008350 <MOT_goBlock_AccConstDec+0x330>
		while( Get_NowDist() < st_data.f_dist ){				// 
 8008312:	f7fd f90b 	bl	800552c <Get_NowDist>
 8008316:	eeb0 7a40 	vmov.f32	s14, s0
 800831a:	edd7 7a08 	vldr	s15, [r7, #32]
 800831e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008326:	d4e1      	bmi.n	80082ec <MOT_goBlock_AccConstDec+0x2cc>
 8008328:	e013      	b.n	8008352 <MOT_goBlock_AccConstDec+0x332>
 800832a:	bf00      	nop
 800832c:	f3af 8000 	nop.w
 8008330:	9999999a 	.word	0x9999999a
 8008334:	3fc99999 	.word	0x3fc99999
 8008338:	20000fac 	.word	0x20000fac
 800833c:	200002d0 	.word	0x200002d0
 8008340:	200002d6 	.word	0x200002d6
 8008344:	2000029c 	.word	0x2000029c
 8008348:	2000029d 	.word	0x2000029d
 800834c:	42340000 	.word	0x42340000
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 8008350:	bf00      	nop
		}
	}
	/*  */
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// 
 8008352:	78bb      	ldrb	r3, [r7, #2]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d152      	bne.n	80083fe <MOT_goBlock_AccConstDec+0x3de>
		( f_WallEdgeAddDist != 0.0f ) &&
 8008358:	4b36      	ldr	r3, [pc, #216]	; (8008434 <MOT_goBlock_AccConstDec+0x414>)
 800835a:	edd3 7a00 	vldr	s15, [r3]
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// 
 800835e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008366:	d04a      	beq.n	80083fe <MOT_goBlock_AccConstDec+0x3de>
		( f_WallEdgeAddDist != 0.0f ) &&
 8008368:	edd7 7a01 	vldr	s15, [r7, #4]
 800836c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008374:	d043      	beq.n	80083fe <MOT_goBlock_AccConstDec+0x3de>
		( f_fin != 0.0f )
	){
		st_data.en_type			= CTRL_CONST;
 8008376:	2301      	movs	r3, #1
 8008378:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// 
 800837a:	f04f 0300 	mov.w	r3, #0
 800837e:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 8008380:	4b2d      	ldr	r3, [pc, #180]	; (8008438 <MOT_goBlock_AccConstDec+0x418>)
 8008382:	695b      	ldr	r3, [r3, #20]
 8008384:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008386:	4b2c      	ldr	r3, [pc, #176]	; (8008438 <MOT_goBlock_AccConstDec+0x418>)
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;						// 
 800838c:	f04f 0300 	mov.w	r3, #0
 8008390:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= f_WallEdgeAddDist;		// 
 8008392:	4b28      	ldr	r3, [pc, #160]	; (8008434 <MOT_goBlock_AccConstDec+0x414>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8008398:	f04f 0300 	mov.w	r3, #0
 800839c:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 800839e:	f04f 0300 	mov.w	r3, #0
 80083a2:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 80083a4:	f04f 0300 	mov.w	r3, #0
 80083a8:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 80083aa:	f04f 0300 	mov.w	r3, #0
 80083ae:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 80083b0:	f04f 0300 	mov.w	r3, #0
 80083b4:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 80083b6:	f04f 0300 	mov.w	r3, #0
 80083ba:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 80083bc:	f7fd f93e 	bl	800563c <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 80083c0:	f107 0308 	add.w	r3, r7, #8
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7fd f9b5 	bl	8005734 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// 
 80083ca:	e00d      	b.n	80083e8 <MOT_goBlock_AccConstDec+0x3c8>
			if( SYS_isOutOfCtrl() == TRUE ){
 80083cc:	f7fe ff86 	bl	80072dc <SYS_isOutOfCtrl>
 80083d0:	4603      	mov	r3, r0
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d008      	beq.n	80083e8 <MOT_goBlock_AccConstDec+0x3c8>
				CTRL_stop();
 80083d6:	f7fd f921 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80083da:	2000      	movs	r0, #0
 80083dc:	f7fe ffb4 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80083e0:	2001      	movs	r0, #1
 80083e2:	f7fe ffb1 	bl	8007348 <DCM_brakeMot>
				break;
 80083e6:	e00a      	b.n	80083fe <MOT_goBlock_AccConstDec+0x3de>
		while( Get_NowDist() < st_data.f_dist ){				// 
 80083e8:	f7fd f8a0 	bl	800552c <Get_NowDist>
 80083ec:	eeb0 7a40 	vmov.f32	s14, s0
 80083f0:	edd7 7a08 	vldr	s15, [r7, #32]
 80083f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80083f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083fc:	d4e6      	bmi.n	80083cc <MOT_goBlock_AccConstDec+0x3ac>
			}				// 
		}
	}

	/*  */
	if( 0.0f == f_fin ){
 80083fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8008402:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800840a:	d10a      	bne.n	8008422 <MOT_goBlock_AccConstDec+0x402>
		LL_mDelay(100);			// 
 800840c:	2064      	movs	r0, #100	; 0x64
 800840e:	f005 fa23 	bl	800d858 <LL_mDelay>
	 	CTRL_stop();				// 
 8008412:	f7fd f903 	bl	800561c <CTRL_stop>
		DCM_brakeMot( DCM_R );		// 
 8008416:	2000      	movs	r0, #0
 8008418:	f7fe ff96 	bl	8007348 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );		// 
 800841c:	2001      	movs	r0, #1
 800841e:	f7fe ff93 	bl	8007348 <DCM_brakeMot>
	}

	f_MotNowSpeed = f_fin;			// 
 8008422:	4a06      	ldr	r2, [pc, #24]	; (800843c <MOT_goBlock_AccConstDec+0x41c>)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6013      	str	r3, [r2, #0]
	GYRO_endErrChkAngle();
 8008428:	f7ff facc 	bl	80079c4 <GYRO_endErrChkAngle>
}
 800842c:	bf00      	nop
 800842e:	3738      	adds	r7, #56	; 0x38
 8008430:	46bd      	mov	sp, r7
 8008432:	bdb0      	pop	{r4, r5, r7, pc}
 8008434:	200002a0 	.word	0x200002a0
 8008438:	20000fac 	.word	0x20000fac
 800843c:	20000290 	.word	0x20000290

08008440 <MOT_setData_ACC_CONST_DEC>:

void MOT_setData_ACC_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b086      	sub	sp, #24
 8008444:	af00      	add	r7, sp, #0
 8008446:	ed87 0a03 	vstr	s0, [r7, #12]
 800844a:	edc7 0a02 	vstr	s1, [r7, #8]
 800844e:	4603      	mov	r3, r0
 8008450:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[mm]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008452:	79fb      	ldrb	r3, [r7, #7]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d102      	bne.n	800845e <MOT_setData_ACC_CONST_DEC+0x1e>
		f_1blockDist = BLOCK;
 8008458:	4b35      	ldr	r3, [pc, #212]	; (8008530 <MOT_setData_ACC_CONST_DEC+0xf0>)
 800845a:	617b      	str	r3, [r7, #20]
 800845c:	e001      	b.n	8008462 <MOT_setData_ACC_CONST_DEC+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800845e:	4b35      	ldr	r3, [pc, #212]	; (8008534 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8008460:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();								// 1[mm/s^2]
 8008462:	f7ff fdc2 	bl	8007fea <MOT_getAcc1>
 8008466:	eef0 7a40 	vmov.f32	s15, s0
 800846a:	4b33      	ldr	r3, [pc, #204]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800846c:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// 3[mm/s^2]
 8008470:	f7ff fdc7 	bl	8008002 <MOT_getAcc3>
 8008474:	eef0 7a40 	vmov.f32	s15, s0
 8008478:	4b2f      	ldr	r3, [pc, #188]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800847a:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;								// 
 800847e:	4b2f      	ldr	r3, [pc, #188]	; (800853c <MOT_setData_ACC_CONST_DEC+0xfc>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a2d      	ldr	r2, [pc, #180]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008484:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotTrgtSpeed;								// 
 8008486:	4b2e      	ldr	r3, [pc, #184]	; (8008540 <MOT_setData_ACC_CONST_DEC+0x100>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a2b      	ldr	r2, [pc, #172]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800848c:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;									// 
 800848e:	4a2a      	ldr	r2, [pc, #168]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008494:	ed97 7a03 	vldr	s14, [r7, #12]
 8008498:	edd7 7a05 	vldr	s15, [r7, #20]
 800849c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084a0:	4b25      	ldr	r3, [pc, #148]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80084a2:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_MotTrgtSpeed * f_MotTrgtSpeed - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 80084a6:	4b26      	ldr	r3, [pc, #152]	; (8008540 <MOT_setData_ACC_CONST_DEC+0x100>)
 80084a8:	ed93 7a00 	vldr	s14, [r3]
 80084ac:	4b24      	ldr	r3, [pc, #144]	; (8008540 <MOT_setData_ACC_CONST_DEC+0x100>)
 80084ae:	edd3 7a00 	vldr	s15, [r3]
 80084b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80084b6:	4b21      	ldr	r3, [pc, #132]	; (800853c <MOT_setData_ACC_CONST_DEC+0xfc>)
 80084b8:	edd3 6a00 	vldr	s13, [r3]
 80084bc:	4b1f      	ldr	r3, [pc, #124]	; (800853c <MOT_setData_ACC_CONST_DEC+0xfc>)
 80084be:	edd3 7a00 	vldr	s15, [r3]
 80084c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80084c6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80084ca:	4b1b      	ldr	r3, [pc, #108]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80084cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80084d0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80084d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084d8:	4b17      	ldr	r3, [pc, #92]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80084da:	edc3 7a07 	vstr	s15, [r3, #28]
	f_l3			= ( f_fin * f_fin - f_MotTrgtSpeed * f_MotTrgtSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 3[mm]
 80084de:	ed97 7a02 	vldr	s14, [r7, #8]
 80084e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80084e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80084ea:	4b15      	ldr	r3, [pc, #84]	; (8008540 <MOT_setData_ACC_CONST_DEC+0x100>)
 80084ec:	edd3 6a00 	vldr	s13, [r3]
 80084f0:	4b13      	ldr	r3, [pc, #76]	; (8008540 <MOT_setData_ACC_CONST_DEC+0x100>)
 80084f2:	edd3 7a00 	vldr	s15, [r3]
 80084f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80084fa:	ee77 6a67 	vsub.f32	s13, s14, s15
 80084fe:	4b0e      	ldr	r3, [pc, #56]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008500:	edd3 7a02 	vldr	s15, [r3, #8]
 8008504:	eef1 7a67 	vneg.f32	s15, s15
 8008508:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800850c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008510:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[mm]
 8008514:	4b08      	ldr	r3, [pc, #32]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008516:	ed93 7a06 	vldr	s14, [r3, #24]
 800851a:	edd7 7a04 	vldr	s15, [r7, #16]
 800851e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008522:	4b05      	ldr	r3, [pc, #20]	; (8008538 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008524:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("1 %f,%f\r",st_Info.f_trgt,st_Info.f_l1);
}
 8008528:	bf00      	nop
 800852a:	3718      	adds	r7, #24
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}
 8008530:	42b40000 	.word	0x42b40000
 8008534:	42fe8f5c 	.word	0x42fe8f5c
 8008538:	20000fac 	.word	0x20000fac
 800853c:	20000290 	.word	0x20000290
 8008540:	20000294 	.word	0x20000294

08008544 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008544:	b590      	push	{r4, r7, lr}
 8008546:	b087      	sub	sp, #28
 8008548:	af00      	add	r7, sp, #0
 800854a:	ed87 0a03 	vstr	s0, [r7, #12]
 800854e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008552:	4603      	mov	r3, r0
 8008554:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[mm]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008556:	79fb      	ldrb	r3, [r7, #7]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d102      	bne.n	8008562 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 800855c:	4b5e      	ldr	r3, [pc, #376]	; (80086d8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x194>)
 800855e:	617b      	str	r3, [r7, #20]
 8008560:	e001      	b.n	8008566 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008562:	4b5e      	ldr	r3, [pc, #376]	; (80086dc <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x198>)
 8008564:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();								// 1[mm/s^2]
 8008566:	f7ff fd40 	bl	8007fea <MOT_getAcc1>
 800856a:	eef0 7a40 	vmov.f32	s15, s0
 800856e:	4b5c      	ldr	r3, [pc, #368]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008570:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// 3[mm/s^2]
 8008574:	f7ff fd45 	bl	8008002 <MOT_getAcc3>
 8008578:	eef0 7a40 	vmov.f32	s15, s0
 800857c:	4b58      	ldr	r3, [pc, #352]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800857e:	edc3 7a02 	vstr	s15, [r3, #8]


	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008582:	ed97 7a03 	vldr	s14, [r7, #12]
 8008586:	edd7 7a05 	vldr	s15, [r7, #20]
 800858a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800858e:	4b54      	ldr	r3, [pc, #336]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008590:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;												// 
 8008594:	4b53      	ldr	r3, [pc, #332]	; (80086e4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a51      	ldr	r2, [pc, #324]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800859a:	60d3      	str	r3, [r2, #12]
	st_Info.f_last		= f_fin;													// 
 800859c:	4a50      	ldr	r2, [pc, #320]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	6153      	str	r3, [r2, #20]
	st_Info.f_trgt		= sqrt( 1 / ( ( st_Info.f_acc3 * -1 ) - st_Info.f_acc1 ) *
 80085a2:	4b4f      	ldr	r3, [pc, #316]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80085a4:	edd3 7a02 	vldr	s15, [r3, #8]
 80085a8:	eeb1 7a67 	vneg.f32	s14, s15
 80085ac:	4b4c      	ldr	r3, [pc, #304]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80085ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80085b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80085b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80085ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
					( 2 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 80085be:	4b48      	ldr	r3, [pc, #288]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80085c0:	edd3 7a01 	vldr	s15, [r3, #4]
 80085c4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80085c8:	4b45      	ldr	r3, [pc, #276]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80085ca:	edd3 7a02 	vldr	s15, [r3, #8]
 80085ce:	eef1 7a67 	vneg.f32	s15, s15
 80085d2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80085d6:	4b42      	ldr	r3, [pc, #264]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80085d8:	edd3 7a06 	vldr	s15, [r3, #24]
 80085dc:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 80085e0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80085e4:	ee66 6aa7 	vmul.f32	s13, s13, s15
					( st_Info.f_acc3 * -1 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 80085e8:	4b3d      	ldr	r3, [pc, #244]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80085ea:	edd3 7a02 	vldr	s15, [r3, #8]
 80085ee:	eeb1 6a67 	vneg.f32	s12, s15
 80085f2:	4b3c      	ldr	r3, [pc, #240]	; (80086e4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 80085f4:	edd3 7a00 	vldr	s15, [r3]
 80085f8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80085fc:	4b39      	ldr	r3, [pc, #228]	; (80086e4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 80085fe:	edd3 7a00 	vldr	s15, [r3]
 8008602:	ee66 7a27 	vmul.f32	s15, s12, s15
					( 2 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 8008606:	ee76 6aa7 	vadd.f32	s13, s13, s15
					( st_Info.f_acc3 * -1 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 800860a:	4b35      	ldr	r3, [pc, #212]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800860c:	ed93 6a01 	vldr	s12, [r3, #4]
 8008610:	edd7 7a02 	vldr	s15, [r7, #8]
 8008614:	ee26 6a27 	vmul.f32	s12, s12, s15
 8008618:	edd7 7a02 	vldr	s15, [r7, #8]
 800861c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008620:	ee76 7ae7 	vsub.f32	s15, s13, s15
	st_Info.f_trgt		= sqrt( 1 / ( ( st_Info.f_acc3 * -1 ) - st_Info.f_acc1 ) *
 8008624:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008628:	ee17 0a90 	vmov	r0, s15
 800862c:	f7f7 ffb4 	bl	8000598 <__aeabi_f2d>
 8008630:	4603      	mov	r3, r0
 8008632:	460c      	mov	r4, r1
 8008634:	ec44 3b10 	vmov	d0, r3, r4
 8008638:	f009 fd42 	bl	80120c0 <sqrt>
 800863c:	ec54 3b10 	vmov	r3, r4, d0
 8008640:	4618      	mov	r0, r3
 8008642:	4621      	mov	r1, r4
 8008644:	f7f8 faf8 	bl	8000c38 <__aeabi_d2f>
 8008648:	4602      	mov	r2, r0
 800864a:	4b25      	ldr	r3, [pc, #148]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800864c:	611a      	str	r2, [r3, #16]

	st_Info.f_l1		= ( st_Info.f_trgt * st_Info.f_trgt - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 800864e:	4b24      	ldr	r3, [pc, #144]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008650:	ed93 7a04 	vldr	s14, [r3, #16]
 8008654:	4b22      	ldr	r3, [pc, #136]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008656:	edd3 7a04 	vldr	s15, [r3, #16]
 800865a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800865e:	4b21      	ldr	r3, [pc, #132]	; (80086e4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 8008660:	edd3 6a00 	vldr	s13, [r3]
 8008664:	4b1f      	ldr	r3, [pc, #124]	; (80086e4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 8008666:	edd3 7a00 	vldr	s15, [r3]
 800866a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800866e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008672:	4b1b      	ldr	r3, [pc, #108]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008674:	edd3 7a01 	vldr	s15, [r3, #4]
 8008678:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800867c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008680:	4b17      	ldr	r3, [pc, #92]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008682:	edc3 7a07 	vstr	s15, [r3, #28]
	f_l3			= ( f_fin * f_fin - st_Info.f_trgt * st_Info.f_trgt ) / ( ( st_Info.f_acc3  * -1 ) * 2 );			// 3[mm]
 8008686:	ed97 7a02 	vldr	s14, [r7, #8]
 800868a:	edd7 7a02 	vldr	s15, [r7, #8]
 800868e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008692:	4b13      	ldr	r3, [pc, #76]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008694:	edd3 6a04 	vldr	s13, [r3, #16]
 8008698:	4b11      	ldr	r3, [pc, #68]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800869a:	edd3 7a04 	vldr	s15, [r3, #16]
 800869e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80086a2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80086a6:	4b0e      	ldr	r3, [pc, #56]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80086a8:	edd3 7a02 	vldr	s15, [r3, #8]
 80086ac:	eef1 7a67 	vneg.f32	s15, s15
 80086b0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80086b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086b8:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[mm]
 80086bc:	4b08      	ldr	r3, [pc, #32]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80086be:	ed93 7a06 	vldr	s14, [r3, #24]
 80086c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80086c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80086ca:	4b05      	ldr	r3, [pc, #20]	; (80086e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80086cc:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("2 %f,%f,%f,%f\r",st_Info.f_trgt,st_Info.f_l1,f_fin,f_MotNowSpeed);
}
 80086d0:	bf00      	nop
 80086d2:	371c      	adds	r7, #28
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd90      	pop	{r4, r7, pc}
 80086d8:	42b40000 	.word	0x42b40000
 80086dc:	42fe8f5c 	.word	0x42fe8f5c
 80086e0:	20000fac 	.word	0x20000fac
 80086e4:	20000290 	.word	0x20000290

080086e8 <MOT_setData_MOT_ACC_CONST>:

void MOT_setData_MOT_ACC_CONST( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b086      	sub	sp, #24
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	ed87 0a03 	vstr	s0, [r7, #12]
 80086f2:	edc7 0a02 	vstr	s1, [r7, #8]
 80086f6:	4603      	mov	r3, r0
 80086f8:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 80086fa:	79fb      	ldrb	r3, [r7, #7]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d102      	bne.n	8008706 <MOT_setData_MOT_ACC_CONST+0x1e>
		f_1blockDist = BLOCK;
 8008700:	4b22      	ldr	r3, [pc, #136]	; (800878c <MOT_setData_MOT_ACC_CONST+0xa4>)
 8008702:	617b      	str	r3, [r7, #20]
 8008704:	e001      	b.n	800870a <MOT_setData_MOT_ACC_CONST+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008706:	4b22      	ldr	r3, [pc, #136]	; (8008790 <MOT_setData_MOT_ACC_CONST+0xa8>)
 8008708:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();													// 1[mm/s^2]
 800870a:	f7ff fc6e 	bl	8007fea <MOT_getAcc1>
 800870e:	eef0 7a40 	vmov.f32	s15, s0
 8008712:	4b20      	ldr	r3, [pc, #128]	; (8008794 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008714:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= 0;																// 3[mm/s^2]()
 8008718:	4b1e      	ldr	r3, [pc, #120]	; (8008794 <MOT_setData_MOT_ACC_CONST+0xac>)
 800871a:	f04f 0200 	mov.w	r2, #0
 800871e:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 8008720:	4b1d      	ldr	r3, [pc, #116]	; (8008798 <MOT_setData_MOT_ACC_CONST+0xb0>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a1b      	ldr	r2, [pc, #108]	; (8008794 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008726:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 8008728:	4a1a      	ldr	r2, [pc, #104]	; (8008794 <MOT_setData_MOT_ACC_CONST+0xac>)
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 800872e:	4b19      	ldr	r3, [pc, #100]	; (8008794 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008730:	f04f 0200 	mov.w	r2, #0
 8008734:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008736:	ed97 7a03 	vldr	s14, [r7, #12]
 800873a:	edd7 7a05 	vldr	s15, [r7, #20]
 800873e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008742:	4b14      	ldr	r3, [pc, #80]	; (8008794 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008744:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 8008748:	ed97 7a02 	vldr	s14, [r7, #8]
 800874c:	edd7 7a02 	vldr	s15, [r7, #8]
 8008750:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008754:	4b10      	ldr	r3, [pc, #64]	; (8008798 <MOT_setData_MOT_ACC_CONST+0xb0>)
 8008756:	edd3 6a00 	vldr	s13, [r3]
 800875a:	4b0f      	ldr	r3, [pc, #60]	; (8008798 <MOT_setData_MOT_ACC_CONST+0xb0>)
 800875c:	edd3 7a00 	vldr	s15, [r3]
 8008760:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008764:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008768:	4b0a      	ldr	r3, [pc, #40]	; (8008794 <MOT_setData_MOT_ACC_CONST+0xac>)
 800876a:	edd3 7a01 	vldr	s15, [r3, #4]
 800876e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008772:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008776:	4b07      	ldr	r3, [pc, #28]	; (8008794 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008778:	edc3 7a07 	vstr	s15, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[mm]
 800877c:	4b05      	ldr	r3, [pc, #20]	; (8008794 <MOT_setData_MOT_ACC_CONST+0xac>)
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	4a04      	ldr	r2, [pc, #16]	; (8008794 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008782:	6213      	str	r3, [r2, #32]
}
 8008784:	bf00      	nop
 8008786:	3718      	adds	r7, #24
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}
 800878c:	42b40000 	.word	0x42b40000
 8008790:	42fe8f5c 	.word	0x42fe8f5c
 8008794:	20000fac 	.word	0x20000fac
 8008798:	20000290 	.word	0x20000290

0800879c <MOT_setData_MOT_ACC_CONST_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800879c:	b480      	push	{r7}
 800879e:	b087      	sub	sp, #28
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	ed87 0a03 	vstr	s0, [r7, #12]
 80087a6:	edc7 0a02 	vstr	s1, [r7, #8]
 80087aa:	4603      	mov	r3, r0
 80087ac:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 80087ae:	79fb      	ldrb	r3, [r7, #7]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d102      	bne.n	80087ba <MOT_setData_MOT_ACC_CONST_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 80087b4:	4b2f      	ldr	r3, [pc, #188]	; (8008874 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xd8>)
 80087b6:	617b      	str	r3, [r7, #20]
 80087b8:	e001      	b.n	80087be <MOT_setData_MOT_ACC_CONST_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 80087ba:	4b2f      	ldr	r3, [pc, #188]	; (8008878 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xdc>)
 80087bc:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 80087be:	4b2f      	ldr	r3, [pc, #188]	; (800887c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a2f      	ldr	r2, [pc, #188]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 80087c4:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 80087c6:	4a2e      	ldr	r2, [pc, #184]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 80087cc:	4b2c      	ldr	r3, [pc, #176]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 80087ce:	f04f 0200 	mov.w	r2, #0
 80087d2:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 80087d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80087d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80087dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087e0:	4b27      	ldr	r3, [pc, #156]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 80087e2:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_acc1 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0f );	// 1[mm/s^2]
 80087e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80087ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80087ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80087f2:	4b22      	ldr	r3, [pc, #136]	; (800887c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 80087f4:	edd3 6a00 	vldr	s13, [r3]
 80087f8:	4b20      	ldr	r3, [pc, #128]	; (800887c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 80087fa:	edd3 7a00 	vldr	s15, [r3]
 80087fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008802:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008806:	4b1e      	ldr	r3, [pc, #120]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008808:	edd3 7a06 	vldr	s15, [r3, #24]
 800880c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008810:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008814:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008818:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800881c:	4b18      	ldr	r3, [pc, #96]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 800881e:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= 0;																// 3[mm/s^2]()
 8008822:	4b17      	ldr	r3, [pc, #92]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008824:	f04f 0200 	mov.w	r2, #0
 8008828:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 800882a:	ed97 7a02 	vldr	s14, [r7, #8]
 800882e:	edd7 7a02 	vldr	s15, [r7, #8]
 8008832:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008836:	4b11      	ldr	r3, [pc, #68]	; (800887c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 8008838:	edd3 6a00 	vldr	s13, [r3]
 800883c:	4b0f      	ldr	r3, [pc, #60]	; (800887c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 800883e:	edd3 7a00 	vldr	s15, [r3]
 8008842:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008846:	ee77 6a67 	vsub.f32	s13, s14, s15
 800884a:	4b0d      	ldr	r3, [pc, #52]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 800884c:	edd3 7a01 	vldr	s15, [r3, #4]
 8008850:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008854:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008858:	4b09      	ldr	r3, [pc, #36]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 800885a:	edc3 7a07 	vstr	s15, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[mm]
 800885e:	4b08      	ldr	r3, [pc, #32]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008860:	699b      	ldr	r3, [r3, #24]
 8008862:	4a07      	ldr	r2, [pc, #28]	; (8008880 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008864:	6213      	str	r3, [r2, #32]
}
 8008866:	bf00      	nop
 8008868:	371c      	adds	r7, #28
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop
 8008874:	42b40000 	.word	0x42b40000
 8008878:	42fe8f5c 	.word	0x42fe8f5c
 800887c:	20000290 	.word	0x20000290
 8008880:	20000fac 	.word	0x20000fac

08008884 <MOT_setData_MOT_CONST_DEC>:

void MOT_setData_MOT_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b086      	sub	sp, #24
 8008888:	af00      	add	r7, sp, #0
 800888a:	ed87 0a03 	vstr	s0, [r7, #12]
 800888e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008892:	4603      	mov	r3, r0
 8008894:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008896:	79fb      	ldrb	r3, [r7, #7]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d102      	bne.n	80088a2 <MOT_setData_MOT_CONST_DEC+0x1e>
		f_1blockDist = BLOCK;
 800889c:	4b25      	ldr	r3, [pc, #148]	; (8008934 <MOT_setData_MOT_CONST_DEC+0xb0>)
 800889e:	617b      	str	r3, [r7, #20]
 80088a0:	e001      	b.n	80088a6 <MOT_setData_MOT_CONST_DEC+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 80088a2:	4b25      	ldr	r3, [pc, #148]	; (8008938 <MOT_setData_MOT_CONST_DEC+0xb4>)
 80088a4:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= 0;																// 1[mm/s^2]()
 80088a6:	4b25      	ldr	r3, [pc, #148]	; (800893c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088a8:	f04f 0200 	mov.w	r2, #0
 80088ac:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();													// 3[mm/s^2]
 80088ae:	f7ff fba8 	bl	8008002 <MOT_getAcc3>
 80088b2:	eef0 7a40 	vmov.f32	s15, s0
 80088b6:	4b21      	ldr	r3, [pc, #132]	; (800893c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088b8:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 80088bc:	4b20      	ldr	r3, [pc, #128]	; (8008940 <MOT_setData_MOT_CONST_DEC+0xbc>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a1e      	ldr	r2, [pc, #120]	; (800893c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088c2:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;													// 
 80088c4:	4b1e      	ldr	r3, [pc, #120]	; (8008940 <MOT_setData_MOT_CONST_DEC+0xbc>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a1c      	ldr	r2, [pc, #112]	; (800893c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088ca:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// ()
 80088cc:	4a1b      	ldr	r2, [pc, #108]	; (800893c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 80088d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80088d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80088da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088de:	4b17      	ldr	r3, [pc, #92]	; (800893c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088e0:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= 0;																// 1[mm]
 80088e4:	4b15      	ldr	r3, [pc, #84]	; (800893c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088e6:	f04f 0200 	mov.w	r2, #0
 80088ea:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 1-2[mm]
 80088ec:	4b13      	ldr	r3, [pc, #76]	; (800893c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088ee:	ed93 7a06 	vldr	s14, [r3, #24]
 80088f2:	edd7 6a02 	vldr	s13, [r7, #8]
 80088f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80088fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80088fe:	4b10      	ldr	r3, [pc, #64]	; (8008940 <MOT_setData_MOT_CONST_DEC+0xbc>)
 8008900:	ed93 6a00 	vldr	s12, [r3]
 8008904:	4b0e      	ldr	r3, [pc, #56]	; (8008940 <MOT_setData_MOT_CONST_DEC+0xbc>)
 8008906:	edd3 7a00 	vldr	s15, [r3]
 800890a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800890e:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8008912:	4b0a      	ldr	r3, [pc, #40]	; (800893c <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008914:	edd3 7a02 	vldr	s15, [r3, #8]
 8008918:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800891c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8008920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008924:	4b05      	ldr	r3, [pc, #20]	; (800893c <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008926:	edc3 7a08 	vstr	s15, [r3, #32]
}
 800892a:	bf00      	nop
 800892c:	3718      	adds	r7, #24
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	42b40000 	.word	0x42b40000
 8008938:	42fe8f5c 	.word	0x42fe8f5c
 800893c:	20000fac 	.word	0x20000fac
 8008940:	20000290 	.word	0x20000290

08008944 <MOT_setData_MOT_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008944:	b480      	push	{r7}
 8008946:	b087      	sub	sp, #28
 8008948:	af00      	add	r7, sp, #0
 800894a:	ed87 0a03 	vstr	s0, [r7, #12]
 800894e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008952:	4603      	mov	r3, r0
 8008954:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008956:	79fb      	ldrb	r3, [r7, #7]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d102      	bne.n	8008962 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 800895c:	4b32      	ldr	r3, [pc, #200]	; (8008a28 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xe4>)
 800895e:	617b      	str	r3, [r7, #20]
 8008960:	e001      	b.n	8008966 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008962:	4b32      	ldr	r3, [pc, #200]	; (8008a2c <MOT_setData_MOT_CONST_DEC_CUSTOM+0xe8>)
 8008964:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;									// 
 8008966:	4b32      	ldr	r3, [pc, #200]	; (8008a30 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a32      	ldr	r2, [pc, #200]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 800896c:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;									// 
 800896e:	4b30      	ldr	r3, [pc, #192]	; (8008a30 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a30      	ldr	r2, [pc, #192]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008974:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// 
 8008976:	4a2f      	ldr	r2, [pc, #188]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;									// [mm]
 800897c:	ed97 7a03 	vldr	s14, [r7, #12]
 8008980:	edd7 7a05 	vldr	s15, [r7, #20]
 8008984:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008988:	4b2a      	ldr	r3, [pc, #168]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 800898a:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_acc1 		= 0;																// 1[mm/s^2]()
 800898e:	4b29      	ldr	r3, [pc, #164]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008990:	f04f 0200 	mov.w	r2, #0
 8008994:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0f ) * -1;	// 3[mm/s^2]
 8008996:	ed97 7a02 	vldr	s14, [r7, #8]
 800899a:	edd7 7a02 	vldr	s15, [r7, #8]
 800899e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80089a2:	4b23      	ldr	r3, [pc, #140]	; (8008a30 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 80089a4:	edd3 6a00 	vldr	s13, [r3]
 80089a8:	4b21      	ldr	r3, [pc, #132]	; (8008a30 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 80089aa:	edd3 7a00 	vldr	s15, [r3]
 80089ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80089b2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80089b6:	4b1f      	ldr	r3, [pc, #124]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 80089b8:	edd3 7a06 	vldr	s15, [r3, #24]
 80089bc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80089c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80089c4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80089c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80089cc:	eef1 7a67 	vneg.f32	s15, s15
 80089d0:	4b18      	ldr	r3, [pc, #96]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 80089d2:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_l1		= 0;																// 1[mm]
 80089d6:	4b17      	ldr	r3, [pc, #92]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 80089d8:	f04f 0200 	mov.w	r2, #0
 80089dc:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 1-2[mm]
 80089de:	4b15      	ldr	r3, [pc, #84]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 80089e0:	ed93 7a06 	vldr	s14, [r3, #24]
 80089e4:	edd7 6a02 	vldr	s13, [r7, #8]
 80089e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80089ec:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80089f0:	4b0f      	ldr	r3, [pc, #60]	; (8008a30 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 80089f2:	ed93 6a00 	vldr	s12, [r3]
 80089f6:	4b0e      	ldr	r3, [pc, #56]	; (8008a30 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 80089f8:	edd3 7a00 	vldr	s15, [r3]
 80089fc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008a00:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8008a04:	4b0b      	ldr	r3, [pc, #44]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008a06:	edd3 7a02 	vldr	s15, [r3, #8]
 8008a0a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8008a0e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8008a12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008a16:	4b07      	ldr	r3, [pc, #28]	; (8008a34 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008a18:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8008a1c:	bf00      	nop
 8008a1e:	371c      	adds	r7, #28
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr
 8008a28:	42b40000 	.word	0x42b40000
 8008a2c:	42fe8f5c 	.word	0x42fe8f5c
 8008a30:	20000290 	.word	0x20000290
 8008a34:	20000fac 	.word	0x20000fac

08008a38 <MOT_getStType>:

enMOT_ST_TYPE MOT_getStType( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b08e      	sub	sp, #56	; 0x38
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	ed87 0a03 	vstr	s0, [r7, #12]
 8008a42:	edc7 0a02 	vstr	s1, [r7, #8]
 8008a46:	4603      	mov	r3, r0
 8008a48:	71fb      	strb	r3, [r7, #7]
	float f_l1;							//
	float f_l3;							//
	float f_total;							// [mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008a4a:	79fb      	ldrb	r3, [r7, #7]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d108      	bne.n	8008a62 <MOT_getStType+0x2a>
		f_total	= f_num * BLOCK;
 8008a50:	edd7 7a03 	vldr	s15, [r7, #12]
 8008a54:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8008c54 <MOT_getStType+0x21c>
 8008a58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008a5c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
 8008a60:	e007      	b.n	8008a72 <MOT_getStType+0x3a>
	}
	else{									// 
		f_total	= f_num * BLOCK_SKEW;
 8008a62:	edd7 7a03 	vldr	s15, [r7, #12]
 8008a66:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8008c58 <MOT_getStType+0x220>
 8008a6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008a6e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34


	/* ================ */
	/*    */
	/* ================ */
	f_v1Div		= f_fin - f_MotNowSpeed;
 8008a72:	4b7a      	ldr	r3, [pc, #488]	; (8008c5c <MOT_getStType+0x224>)
 8008a74:	edd3 7a00 	vldr	s15, [r3]
 8008a78:	ed97 7a02 	vldr	s14, [r7, #8]
 8008a7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008a80:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_acc1		= MOT_getAcc1();				// 1[mm/s^2]
 8008a84:	f7ff fab1 	bl	8007fea <MOT_getAcc1>
 8008a88:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
	f_t1		= f_v1Div / f_acc1;
 8008a8c:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8008a90:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008a94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a98:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	f_l1 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t1;
 8008a9c:	4b6f      	ldr	r3, [pc, #444]	; (8008c5c <MOT_getStType+0x224>)
 8008a9e:	ed93 7a00 	vldr	s14, [r3]
 8008aa2:	edd7 7a02 	vldr	s15, [r7, #8]
 8008aa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008aaa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008aae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008ab2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008aba:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	/*  */
	if( f_total <= ( f_l1 + MOT_MOVE_ST_THRESHOLD ) ){
 8008abe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008ac2:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8008ac6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008aca:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008ace:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ad6:	d810      	bhi.n	8008afa <MOT_getStType+0xc2>

		/*  */
		if( f_total < ( f_l1 + MOT_MOVE_ST_MIN ) ){
 8008ad8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008adc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008ae0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008ae4:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008ae8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008af0:	d501      	bpl.n	8008af6 <MOT_getStType+0xbe>
//			printf("4\n\r");
			return MOT_ACC_CONST_CUSTOM;		// 4
 8008af2:	2304      	movs	r3, #4
 8008af4:	e0a9      	b.n	8008c4a <MOT_getStType+0x212>
		}
		else{
//			printf("3\n\r");
			return MOT_ACC_CONST;				// 3
 8008af6:	2303      	movs	r3, #3
 8008af8:	e0a7      	b.n	8008c4a <MOT_getStType+0x212>
	}

	/* ================ */
	/*    */
	/* ================ */
	f_v3Div		= f_fin - f_MotNowSpeed;
 8008afa:	4b58      	ldr	r3, [pc, #352]	; (8008c5c <MOT_getStType+0x224>)
 8008afc:	edd3 7a00 	vldr	s15, [r3]
 8008b00:	ed97 7a02 	vldr	s14, [r7, #8]
 8008b04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008b08:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();				// 3[mm/s^2]
 8008b0c:	f7ff fa79 	bl	8008002 <MOT_getAcc3>
 8008b10:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= f_v3Div / ( f_acc3 * -1 );
 8008b14:	edd7 7a07 	vldr	s15, [r7, #28]
 8008b18:	eeb1 7a67 	vneg.f32	s14, s15
 8008b1c:	edd7 6a08 	vldr	s13, [r7, #32]
 8008b20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b24:	edc7 7a06 	vstr	s15, [r7, #24]

	f_l3 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t3;
 8008b28:	4b4c      	ldr	r3, [pc, #304]	; (8008c5c <MOT_getStType+0x224>)
 8008b2a:	ed93 7a00 	vldr	s14, [r3]
 8008b2e:	edd7 7a02 	vldr	s15, [r7, #8]
 8008b32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b36:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008b3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008b3e:	ed97 7a06 	vldr	s14, [r7, #24]
 8008b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b46:	edc7 7a05 	vstr	s15, [r7, #20]

	/*  */
	if( f_total <= ( f_l3 + MOT_MOVE_ST_THRESHOLD ) ){
 8008b4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b4e:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8008b52:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008b56:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008b5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b62:	d810      	bhi.n	8008b86 <MOT_getStType+0x14e>

		/*  */
		if( f_total < ( f_l3 + MOT_MOVE_ST_MIN ) ){
 8008b64:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b68:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008b6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008b70:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008b74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b7c:	d501      	bpl.n	8008b82 <MOT_getStType+0x14a>
//			printf("6\n\r");
			return MOT_CONST_DEC_CUSTOM;		// 6
 8008b7e:	2306      	movs	r3, #6
 8008b80:	e063      	b.n	8008c4a <MOT_getStType+0x212>
		}
		else{
//			printf("5\n\r");
			return MOT_CONST_DEC;				// 5
 8008b82:	2305      	movs	r3, #5
 8008b84:	e061      	b.n	8008c4a <MOT_getStType+0x212>
	}

	/* ========== */
	/*    */
	/* ========== */
	f_v1Div		= f_MotTrgtSpeed - f_MotNowSpeed;					// 
 8008b86:	4b36      	ldr	r3, [pc, #216]	; (8008c60 <MOT_getStType+0x228>)
 8008b88:	ed93 7a00 	vldr	s14, [r3]
 8008b8c:	4b33      	ldr	r3, [pc, #204]	; (8008c5c <MOT_getStType+0x224>)
 8008b8e:	edd3 7a00 	vldr	s15, [r3]
 8008b92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008b96:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_t1		= f_v1Div / f_acc1;
 8008b9a:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8008b9e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008ba2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ba6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_l1		= ( f_MotNowSpeed + f_MotTrgtSpeed ) * 0.5f * f_t1;
 8008baa:	4b2c      	ldr	r3, [pc, #176]	; (8008c5c <MOT_getStType+0x224>)
 8008bac:	ed93 7a00 	vldr	s14, [r3]
 8008bb0:	4b2b      	ldr	r3, [pc, #172]	; (8008c60 <MOT_getStType+0x228>)
 8008bb2:	edd3 7a00 	vldr	s15, [r3]
 8008bb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008bbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008bc2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bca:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	f_v3Div		= f_fin - f_MotTrgtSpeed;							// 
 8008bce:	4b24      	ldr	r3, [pc, #144]	; (8008c60 <MOT_getStType+0x228>)
 8008bd0:	edd3 7a00 	vldr	s15, [r3]
 8008bd4:	ed97 7a02 	vldr	s14, [r7, #8]
 8008bd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008bdc:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();									// 3[mm/s^2]
 8008be0:	f7ff fa0f 	bl	8008002 <MOT_getAcc3>
 8008be4:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= -1.0f * f_v3Div / f_acc3;							// 
 8008be8:	edd7 7a08 	vldr	s15, [r7, #32]
 8008bec:	eef1 6a67 	vneg.f32	s13, s15
 8008bf0:	ed97 7a07 	vldr	s14, [r7, #28]
 8008bf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bf8:	edc7 7a06 	vstr	s15, [r7, #24]
	f_l3		= ( f_MotTrgtSpeed + f_fin ) * 0.5f * f_t3;
 8008bfc:	4b18      	ldr	r3, [pc, #96]	; (8008c60 <MOT_getStType+0x228>)
 8008bfe:	ed93 7a00 	vldr	s14, [r3]
 8008c02:	edd7 7a02 	vldr	s15, [r7, #8]
 8008c06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c0a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008c0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008c12:	ed97 7a06 	vldr	s14, [r7, #24]
 8008c16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c1a:	edc7 7a05 	vstr	s15, [r7, #20]

	/*  */
	if( ( f_total - f_l1 - f_l3 - MOT_MOVE_ST_MIN) >= 0 ){
 8008c1e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008c22:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008c26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008c2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8008c2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008c32:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008c36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c42:	db01      	blt.n	8008c48 <MOT_getStType+0x210>
//		printf("1\n\r");
		return MOT_ACC_CONST_DEC;				// 1
 8008c44:	2301      	movs	r3, #1
 8008c46:	e000      	b.n	8008c4a <MOT_getStType+0x212>
	}
	/*  */
	else{
//		printf("2\n\r");
		return MOT_ACC_CONST_DEC_CUSTOM;		// 2
 8008c48:	2302      	movs	r3, #2
	}
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3738      	adds	r7, #56	; 0x38
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}
 8008c52:	bf00      	nop
 8008c54:	42b40000 	.word	0x42b40000
 8008c58:	42fe8f5c 	.word	0x42fe8f5c
 8008c5c:	20000290 	.word	0x20000290
 8008c60:	20000294 	.word	0x20000294

08008c64 <MOT_go_FinSpeed>:

void MOT_go_FinSpeed( float f_num, float f_fin, enMOT_GO_ST_TYPE en_goStType )
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b086      	sub	sp, #24
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	ed87 0a03 	vstr	s0, [r7, #12]
 8008c6e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008c72:	4603      	mov	r3, r0
 8008c74:	71fb      	strb	r3, [r7, #7]
	enMOT_ST_TYPE 		en_type 		= MOT_getStType( f_num, f_fin, en_goStType);			// 
 8008c76:	79fb      	ldrb	r3, [r7, #7]
 8008c78:	4618      	mov	r0, r3
 8008c7a:	edd7 0a02 	vldr	s1, [r7, #8]
 8008c7e:	ed97 0a03 	vldr	s0, [r7, #12]
 8008c82:	f7ff fed9 	bl	8008a38 <MOT_getStType>
 8008c86:	4603      	mov	r3, r0
 8008c88:	75fb      	strb	r3, [r7, #23]

	/*  */
	switch( en_type ){
 8008c8a:	7dfb      	ldrb	r3, [r7, #23]
 8008c8c:	3b01      	subs	r3, #1
 8008c8e:	2b05      	cmp	r3, #5
 8008c90:	d873      	bhi.n	8008d7a <MOT_go_FinSpeed+0x116>
 8008c92:	a201      	add	r2, pc, #4	; (adr r2, 8008c98 <MOT_go_FinSpeed+0x34>)
 8008c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c98:	08008cb1 	.word	0x08008cb1
 8008c9c:	08008cd3 	.word	0x08008cd3
 8008ca0:	08008cf5 	.word	0x08008cf5
 8008ca4:	08008d17 	.word	0x08008d17
 8008ca8:	08008d37 	.word	0x08008d37
 8008cac:	08008d59 	.word	0x08008d59

		case MOT_ACC_CONST_DEC:				// [01] 
			MOT_setData_ACC_CONST_DEC( f_num, f_fin, en_goStType );					// 
 8008cb0:	79fb      	ldrb	r3, [r7, #7]
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	edd7 0a02 	vldr	s1, [r7, #8]
 8008cb8:	ed97 0a03 	vldr	s0, [r7, #12]
 8008cbc:	f7ff fbc0 	bl	8008440 <MOT_setData_ACC_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8008cc0:	79fa      	ldrb	r2, [r7, #7]
 8008cc2:	7dfb      	ldrb	r3, [r7, #23]
 8008cc4:	4611      	mov	r1, r2
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	ed97 0a02 	vldr	s0, [r7, #8]
 8008ccc:	f7ff f9a8 	bl	8008020 <MOT_goBlock_AccConstDec>
			break;
 8008cd0:	e054      	b.n	8008d7c <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_DEC_CUSTOM:		// [02] 
			MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );		// 
 8008cd2:	79fb      	ldrb	r3, [r7, #7]
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	edd7 0a02 	vldr	s1, [r7, #8]
 8008cda:	ed97 0a03 	vldr	s0, [r7, #12]
 8008cde:	f7ff fc31 	bl	8008544 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8008ce2:	79fa      	ldrb	r2, [r7, #7]
 8008ce4:	7dfb      	ldrb	r3, [r7, #23]
 8008ce6:	4611      	mov	r1, r2
 8008ce8:	4618      	mov	r0, r3
 8008cea:	ed97 0a02 	vldr	s0, [r7, #8]
 8008cee:	f7ff f997 	bl	8008020 <MOT_goBlock_AccConstDec>
			break;
 8008cf2:	e043      	b.n	8008d7c <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST:				// [03] 
			MOT_setData_MOT_ACC_CONST( f_num, f_fin, en_goStType );					// 
 8008cf4:	79fb      	ldrb	r3, [r7, #7]
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	edd7 0a02 	vldr	s1, [r7, #8]
 8008cfc:	ed97 0a03 	vldr	s0, [r7, #12]
 8008d00:	f7ff fcf2 	bl	80086e8 <MOT_setData_MOT_ACC_CONST>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8008d04:	79fa      	ldrb	r2, [r7, #7]
 8008d06:	7dfb      	ldrb	r3, [r7, #23]
 8008d08:	4611      	mov	r1, r2
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	ed97 0a02 	vldr	s0, [r7, #8]
 8008d10:	f7ff f986 	bl	8008020 <MOT_goBlock_AccConstDec>
			break;
 8008d14:	e032      	b.n	8008d7c <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_CUSTOM:		// [04] 
			MOT_setData_MOT_ACC_CONST_CUSTOM( f_num, f_fin, en_goStType );			// 
 8008d16:	79fb      	ldrb	r3, [r7, #7]
 8008d18:	4618      	mov	r0, r3
 8008d1a:	edd7 0a02 	vldr	s1, [r7, #8]
 8008d1e:	ed97 0a03 	vldr	s0, [r7, #12]
 8008d22:	f7ff fd3b 	bl	800879c <MOT_setData_MOT_ACC_CONST_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, MOT_GO_ST_NORMAL );			// 
 8008d26:	7dfb      	ldrb	r3, [r7, #23]
 8008d28:	2100      	movs	r1, #0
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	ed97 0a02 	vldr	s0, [r7, #8]
 8008d30:	f7ff f976 	bl	8008020 <MOT_goBlock_AccConstDec>
			break;
 8008d34:	e022      	b.n	8008d7c <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC:				// [05] 
			MOT_setData_MOT_CONST_DEC( f_num, f_fin, en_goStType );					// 
 8008d36:	79fb      	ldrb	r3, [r7, #7]
 8008d38:	4618      	mov	r0, r3
 8008d3a:	edd7 0a02 	vldr	s1, [r7, #8]
 8008d3e:	ed97 0a03 	vldr	s0, [r7, #12]
 8008d42:	f7ff fd9f 	bl	8008884 <MOT_setData_MOT_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8008d46:	79fa      	ldrb	r2, [r7, #7]
 8008d48:	7dfb      	ldrb	r3, [r7, #23]
 8008d4a:	4611      	mov	r1, r2
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	ed97 0a02 	vldr	s0, [r7, #8]
 8008d52:	f7ff f965 	bl	8008020 <MOT_goBlock_AccConstDec>
			break;
 8008d56:	e011      	b.n	8008d7c <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC_CUSTOM:		// [06] 
			MOT_setData_MOT_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );			// 
 8008d58:	79fb      	ldrb	r3, [r7, #7]
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	edd7 0a02 	vldr	s1, [r7, #8]
 8008d60:	ed97 0a03 	vldr	s0, [r7, #12]
 8008d64:	f7ff fdee 	bl	8008944 <MOT_setData_MOT_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8008d68:	79fa      	ldrb	r2, [r7, #7]
 8008d6a:	7dfb      	ldrb	r3, [r7, #23]
 8008d6c:	4611      	mov	r1, r2
 8008d6e:	4618      	mov	r0, r3
 8008d70:	ed97 0a02 	vldr	s0, [r7, #8]
 8008d74:	f7ff f954 	bl	8008020 <MOT_goBlock_AccConstDec>
			break;
 8008d78:	e000      	b.n	8008d7c <MOT_go_FinSpeed+0x118>

		default:
			break;
 8008d7a:	bf00      	nop
	}

}
 8008d7c:	bf00      	nop
 8008d7e:	3718      	adds	r7, #24
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <MOT_goBlock_FinSpeed>:

void MOT_goBlock_FinSpeed( float f_num, float f_fin )
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b082      	sub	sp, #8
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	ed87 0a01 	vstr	s0, [r7, #4]
 8008d8e:	edc7 0a00 	vstr	s1, [r7]
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_NORMAL );		// 
 8008d92:	2000      	movs	r0, #0
 8008d94:	edd7 0a00 	vldr	s1, [r7]
 8008d98:	ed97 0a01 	vldr	s0, [r7, #4]
 8008d9c:	f7ff ff62 	bl	8008c64 <MOT_go_FinSpeed>
}
 8008da0:	bf00      	nop
 8008da2:	3708      	adds	r7, #8
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <MOT_goBlock_Const>:
{
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_SKEW );		// 
}

void MOT_goBlock_Const(float f_num)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b0a0      	sub	sp, #128	; 0x80
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	ed87 0a01 	vstr	s0, [r7, #4]
	stCTRL_DATA		st_data;
	stMOT_DATA		st_info;

	GYRO_staErrChkAngle();
 8008db2:	f7fe fdf5 	bl	80079a0 <GYRO_staErrChkAngle>

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_dist		= f_num * BLOCK;													// [mm]
 8008db6:	edd7 7a01 	vldr	s15, [r7, #4]
 8008dba:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8008e68 <MOT_goBlock_Const+0xc0>
 8008dbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008dc2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24


	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_CONST;
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
	st_data.f_acc			= 0;					// 
 8008dcc:	f04f 0300 	mov.w	r3, #0
 8008dd0:	65bb      	str	r3, [r7, #88]	; 0x58
	st_data.f_now			= f_MotNowSpeed;			// 
 8008dd2:	4b26      	ldr	r3, [pc, #152]	; (8008e6c <MOT_goBlock_Const+0xc4>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	65fb      	str	r3, [r7, #92]	; 0x5c
	st_data.f_trgt			= f_MotNowSpeed;			// 
 8008dd8:	4b24      	ldr	r3, [pc, #144]	; (8008e6c <MOT_goBlock_Const+0xc4>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	663b      	str	r3, [r7, #96]	; 0x60
	st_data.f_nowDist		= 0;				// 
 8008dde:	f04f 0300 	mov.w	r3, #0
 8008de2:	667b      	str	r3, [r7, #100]	; 0x64
	st_data.f_dist			= st_info.f_dist;			// 
 8008de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de6:	66bb      	str	r3, [r7, #104]	; 0x68
	st_data.f_accAngleS		= 0;					// 
 8008de8:	f04f 0300 	mov.w	r3, #0
 8008dec:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_data.f_nowAngleS		= 0;					// 
 8008dee:	f04f 0300 	mov.w	r3, #0
 8008df2:	673b      	str	r3, [r7, #112]	; 0x70
	st_data.f_trgtAngleS		= 0;					// 
 8008df4:	f04f 0300 	mov.w	r3, #0
 8008df8:	677b      	str	r3, [r7, #116]	; 0x74
	st_data.f_nowAngle		= 0;					// 
 8008dfa:	f04f 0300 	mov.w	r3, #0
 8008dfe:	67bb      	str	r3, [r7, #120]	; 0x78
	st_data.f_angle			= 0;					// 
 8008e00:	f04f 0300 	mov.w	r3, #0
 8008e04:	67fb      	str	r3, [r7, #124]	; 0x7c
	st_data.f_time 			= 0;					//  [sec]  
 8008e06:	f04f 0300 	mov.w	r3, #0
 8008e0a:	657b      	str	r3, [r7, #84]	; 0x54
	CTRL_clrData();										// 
 8008e0c:	f7fc fc16 	bl	800563c <CTRL_clrData>
	CTRL_setData( &st_data );						// 
 8008e10:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008e14:	4618      	mov	r0, r3
 8008e16:	f7fc fc8d 	bl	8005734 <CTRL_setData>
	Set_TrgtSpeed(f_MotNowSpeed);
 8008e1a:	4b14      	ldr	r3, [pc, #80]	; (8008e6c <MOT_goBlock_Const+0xc4>)
 8008e1c:	edd3 7a00 	vldr	s15, [r3]
 8008e20:	eeb0 0a67 	vmov.f32	s0, s15
 8008e24:	f7fc fb90 	bl	8005548 <Set_TrgtSpeed>
//	printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
	while( Get_NowDist() < st_info.f_dist ){				// 
 8008e28:	e00d      	b.n	8008e46 <MOT_goBlock_Const+0x9e>
		if( SYS_isOutOfCtrl() == TRUE ){
 8008e2a:	f7fe fa57 	bl	80072dc <SYS_isOutOfCtrl>
 8008e2e:	4603      	mov	r3, r0
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d008      	beq.n	8008e46 <MOT_goBlock_Const+0x9e>
				CTRL_stop();
 8008e34:	f7fc fbf2 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8008e38:	2000      	movs	r0, #0
 8008e3a:	f7fe fa85 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8008e3e:	2001      	movs	r0, #1
 8008e40:	f7fe fa82 	bl	8007348 <DCM_brakeMot>
				break;
 8008e44:	e00a      	b.n	8008e5c <MOT_goBlock_Const+0xb4>
	while( Get_NowDist() < st_info.f_dist ){				// 
 8008e46:	f7fc fb71 	bl	800552c <Get_NowDist>
 8008e4a:	eeb0 7a40 	vmov.f32	s14, s0
 8008e4e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008e52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e5a:	d4e6      	bmi.n	8008e2a <MOT_goBlock_Const+0x82>
			}				// 
	}

	GYRO_endErrChkAngle();
 8008e5c:	f7fe fdb2 	bl	80079c4 <GYRO_endErrChkAngle>
}
 8008e60:	bf00      	nop
 8008e62:	3780      	adds	r7, #128	; 0x80
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}
 8008e68:	42b40000 	.word	0x42b40000
 8008e6c:	20000290 	.word	0x20000290

08008e70 <MOT_getAccAngle1>:
	CTRL_clrData();
	CTRL_setData(&test);
}

float MOT_getAccAngle1( void )
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_accAngle;
 8008e74:	2016      	movs	r0, #22
 8008e76:	f7f9 fc5f 	bl	8002738 <PARAM_getSpeed>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	ee07 3a90 	vmov	s15, r3
}
 8008e82:	eeb0 0a67 	vmov.f32	s0, s15
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <MOT_getAccAngle3>:

float MOT_getAccAngle3( void )
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_decAngle;
 8008e8c:	2016      	movs	r0, #22
 8008e8e:	f7f9 fc53 	bl	8002738 <PARAM_getSpeed>
 8008e92:	4603      	mov	r3, r0
 8008e94:	68db      	ldr	r3, [r3, #12]
 8008e96:	ee07 3a90 	vmov	s15, r3
}
 8008e9a:	eeb0 0a67 	vmov.f32	s0, s15
 8008e9e:	bd80      	pop	{r7, pc}

08008ea0 <MOT_turn>:

void MOT_turn( enMOT_TURN_CMD en_type )
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	ed2d 8b02 	vpush	{d8}
 8008ea6:	b0a2      	sub	sp, #136	; 0x88
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	4603      	mov	r3, r0
 8008eac:	71fb      	strb	r3, [r7, #7]
//	float		f_angle2 = A2_MIN;	//2[rad]
	float		f_angle1;	//1[rad]
	float		f_angle3;	//3[rad]
	float		us_trgtAngleS;	//[rad/s]

	us_trgtAngleS = 500;
 8008eae:	4bb3      	ldr	r3, [pc, #716]	; (800917c <MOT_turn+0x2dc>)
 8008eb0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_accAngleS1= MOT_getAccAngle1();												// 1[rad/s^2]
 8008eb4:	f7ff ffdc 	bl	8008e70 <MOT_getAccAngle1>
 8008eb8:	eef0 7a40 	vmov.f32	s15, s0
 8008ebc:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	st_info.f_accAngleS3= MOT_getAccAngle3();												// 3[rad/s^2]
 8008ec0:	f7ff ffe2 	bl	8008e88 <MOT_getAccAngle3>
 8008ec4:	eef0 7a40 	vmov.f32	s15, s0
 8008ec8:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	/*  */
	st_info.f_nowAngleS	= 0;																// 
 8008ecc:	f04f 0300 	mov.w	r3, #0
 8008ed0:	667b      	str	r3, [r7, #100]	; 0x64
	st_info.f_trgtAngleS= (float)us_trgtAngleS;												// 
 8008ed2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008ed6:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_lastAngleS= 0;																// 
 8008ed8:	f04f 0300 	mov.w	r3, #0
 8008edc:	66fb      	str	r3, [r7, #108]	; 0x6c

	/*  */
	switch( en_type ){
 8008ede:	79fb      	ldrb	r3, [r7, #7]
 8008ee0:	2b05      	cmp	r3, #5
 8008ee2:	d821      	bhi.n	8008f28 <MOT_turn+0x88>
 8008ee4:	a201      	add	r2, pc, #4	; (adr r2, 8008eec <MOT_turn+0x4c>)
 8008ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eea:	bf00      	nop
 8008eec:	08008f05 	.word	0x08008f05
 8008ef0:	08008f0b 	.word	0x08008f0b
 8008ef4:	08008f11 	.word	0x08008f11
 8008ef8:	08008f17 	.word	0x08008f17
 8008efc:	08008f1d 	.word	0x08008f1d
 8008f00:	08008f23 	.word	0x08008f23
		case MOT_R90:	st_info.f_angle =  -90 - ANGLE_OFFSET1_R;	break;					// [rad]
 8008f04:	4b9e      	ldr	r3, [pc, #632]	; (8009180 <MOT_turn+0x2e0>)
 8008f06:	673b      	str	r3, [r7, #112]	; 0x70
 8008f08:	e012      	b.n	8008f30 <MOT_turn+0x90>
		case MOT_L90:	st_info.f_angle =   90 + ANGLE_OFFSET1;		break;					// [rad]
 8008f0a:	4b9e      	ldr	r3, [pc, #632]	; (8009184 <MOT_turn+0x2e4>)
 8008f0c:	673b      	str	r3, [r7, #112]	; 0x70
 8008f0e:	e00f      	b.n	8008f30 <MOT_turn+0x90>
		case MOT_R180:	st_info.f_angle = -180 - ANGLE_OFFSET2_R;	break;					// [rad]
 8008f10:	4b9d      	ldr	r3, [pc, #628]	; (8009188 <MOT_turn+0x2e8>)
 8008f12:	673b      	str	r3, [r7, #112]	; 0x70
 8008f14:	e00c      	b.n	8008f30 <MOT_turn+0x90>
		case MOT_L180:	st_info.f_angle =  180 + ANGLE_OFFSET2;		break;					// [rad]
 8008f16:	4b9d      	ldr	r3, [pc, #628]	; (800918c <MOT_turn+0x2ec>)
 8008f18:	673b      	str	r3, [r7, #112]	; 0x70
 8008f1a:	e009      	b.n	8008f30 <MOT_turn+0x90>
		case MOT_R360:	st_info.f_angle = -360 - ANGLE_OFFSET3;		break;					// [rad]
 8008f1c:	4b9c      	ldr	r3, [pc, #624]	; (8009190 <MOT_turn+0x2f0>)
 8008f1e:	673b      	str	r3, [r7, #112]	; 0x70
 8008f20:	e006      	b.n	8008f30 <MOT_turn+0x90>
		case MOT_L360:	st_info.f_angle =  360 + ANGLE_OFFSET3;		break;					// [rad]
 8008f22:	4b9c      	ldr	r3, [pc, #624]	; (8009194 <MOT_turn+0x2f4>)
 8008f24:	673b      	str	r3, [r7, #112]	; 0x70
 8008f26:	e003      	b.n	8008f30 <MOT_turn+0x90>
		default:
			printf("error\r\n");
 8008f28:	489b      	ldr	r0, [pc, #620]	; (8009198 <MOT_turn+0x2f8>)
 8008f2a:	f005 fbcf 	bl	800e6cc <puts>
			break;
 8008f2e:	bf00      	nop
	}
	f_angle3 = ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / 2 * ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / st_info.f_accAngleS3;						// 3[rad]
 8008f30:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8008f34:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8008f38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f3c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8008f40:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008f44:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8008f48:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8008f4c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008f50:	ee67 6a27 	vmul.f32	s13, s14, s15
 8008f54:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8008f58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f5c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	f_angle1 = ( 0 - st_info.f_trgtAngleS) / 2 * ( 0 - st_info.f_trgtAngleS ) / st_info.f_accAngleS1;
 8008f60:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8008f64:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800919c <MOT_turn+0x2fc>
 8008f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f6c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8008f70:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008f74:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8008f78:	eddf 6a88 	vldr	s13, [pc, #544]	; 800919c <MOT_turn+0x2fc>
 8008f7c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008f80:	ee67 6a27 	vmul.f32	s13, s14, s15
 8008f84:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8008f88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f8c:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c


	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8008f90:	79fb      	ldrb	r3, [r7, #7]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d005      	beq.n	8008fa2 <MOT_turn+0x102>
 8008f96:	79fb      	ldrb	r3, [r7, #7]
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d002      	beq.n	8008fa2 <MOT_turn+0x102>
 8008f9c:	79fb      	ldrb	r3, [r7, #7]
 8008f9e:	2b04      	cmp	r3, #4
 8008fa0:	d12a      	bne.n	8008ff8 <MOT_turn+0x158>
		st_info.f_trgtAngleS*= -1;															// 
 8008fa2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8008fa6:	eef1 7a67 	vneg.f32	s15, s15
 8008faa:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		f_angle1			*= -1;
 8008fae:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8008fb2:	eef1 7a67 	vneg.f32	s15, s15
 8008fb6:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
//		f_angle2 			*= -1;															// 
		f_angle3 			*= -1;															// 
 8008fba:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8008fbe:	eef1 7a67 	vneg.f32	s15, s15
 8008fc2:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		st_info.f_angle1	= f_angle1;						// 1[rad]
 8008fc6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008fc8:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 8008fca:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8008fce:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8008fd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008fd6:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Right;
 8008fda:	4b71      	ldr	r3, [pc, #452]	; (80091a0 <MOT_turn+0x300>)
 8008fdc:	2200      	movs	r2, #0
 8008fde:	701a      	strb	r2, [r3, #0]

		/*  */
		if( st_info.f_angle1 > ( A1_MIN * -1 ) ){
 8008fe0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8008fe4:	eebb 7a09 	vmov.f32	s14, #185	; 0xc1c80000 -25.0
 8008fe8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ff0:	dd1a      	ble.n	8009028 <MOT_turn+0x188>
			st_info.f_angle1 = A1_MIN * -1;
 8008ff2:	4b6c      	ldr	r3, [pc, #432]	; (80091a4 <MOT_turn+0x304>)
 8008ff4:	677b      	str	r3, [r7, #116]	; 0x74
		if( st_info.f_angle1 > ( A1_MIN * -1 ) ){
 8008ff6:	e017      	b.n	8009028 <MOT_turn+0x188>
		}
	}
	else{
		st_info.f_angle1	= f_angle1;						// 1[rad]
 8008ff8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008ffa:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 8008ffc:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8009000:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009004:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009008:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Left;
 800900c:	4b64      	ldr	r3, [pc, #400]	; (80091a0 <MOT_turn+0x300>)
 800900e:	2201      	movs	r2, #1
 8009010:	701a      	strb	r2, [r3, #0]

		/*  */
		if( st_info.f_angle1 < A1_MIN ){
 8009012:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009016:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800901a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800901e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009022:	d501      	bpl.n	8009028 <MOT_turn+0x188>
			st_info.f_angle1 = A1_MIN;
 8009024:	4b60      	ldr	r3, [pc, #384]	; (80091a8 <MOT_turn+0x308>)
 8009026:	677b      	str	r3, [r7, #116]	; 0x74
		}
	}


	GYRO_staErrChkAngle();			// 
 8009028:	f7fe fcba 	bl	80079a0 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_ACC_TRUN;
 800902c:	2307      	movs	r3, #7
 800902e:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 8009030:	f04f 0300 	mov.w	r3, #0
 8009034:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 8009036:	f04f 0300 	mov.w	r3, #0
 800903a:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 800903c:	f04f 0300 	mov.w	r3, #0
 8009040:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 8009042:	f04f 0300 	mov.w	r3, #0
 8009046:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 8009048:	f04f 0300 	mov.w	r3, #0
 800904c:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 800904e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009050:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;						// 
 8009052:	f04f 0300 	mov.w	r3, #0
 8009056:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 8009058:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800905a:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;						// 
 800905c:	f04f 0300 	mov.w	r3, #0
 8009060:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1;			// 
 8009062:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009064:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 8009066:	f04f 0300 	mov.w	r3, #0
 800906a:	60fb      	str	r3, [r7, #12]
	CTRL_clrData();										// /
 800906c:	f7fc fae6 	bl	800563c <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 8009070:	f107 0308 	add.w	r3, r7, #8
 8009074:	4618      	mov	r0, r3
 8009076:	f7fc fb5d 	bl	8005734 <CTRL_setData>
	DCM_staMotAll();									// ON
 800907a:	f7fe f989 	bl	8007390 <DCM_staMotAll>

	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800907e:	79fb      	ldrb	r3, [r7, #7]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d015      	beq.n	80090b0 <MOT_turn+0x210>
 8009084:	79fb      	ldrb	r3, [r7, #7]
 8009086:	2b02      	cmp	r3, #2
 8009088:	d012      	beq.n	80090b0 <MOT_turn+0x210>
 800908a:	79fb      	ldrb	r3, [r7, #7]
 800908c:	2b04      	cmp	r3, #4
 800908e:	d129      	bne.n	80090e4 <MOT_turn+0x244>
		while( Get_NowAngle() > st_info.f_angle1 ){			// 
 8009090:	e00e      	b.n	80090b0 <MOT_turn+0x210>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS );
			if( SYS_isOutOfCtrl() == TRUE ){
 8009092:	f7fe f923 	bl	80072dc <SYS_isOutOfCtrl>
 8009096:	4603      	mov	r3, r0
 8009098:	2b00      	cmp	r3, #0
 800909a:	d009      	beq.n	80090b0 <MOT_turn+0x210>
				CTRL_stop();
 800909c:	f7fc fabe 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80090a0:	2000      	movs	r0, #0
 80090a2:	f7fe f951 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80090a6:	2001      	movs	r0, #1
 80090a8:	f7fe f94e 	bl	8007348 <DCM_brakeMot>
				break;
 80090ac:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80090ae:	e024      	b.n	80090fa <MOT_turn+0x25a>
		while( Get_NowAngle() > st_info.f_angle1 ){			// 
 80090b0:	f7fc fa5a 	bl	8005568 <Get_NowAngle>
 80090b4:	eeb0 7a40 	vmov.f32	s14, s0
 80090b8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80090bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80090c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090c4:	dce5      	bgt.n	8009092 <MOT_turn+0x1f2>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80090c6:	e018      	b.n	80090fa <MOT_turn+0x25a>
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1 ){			// 
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 80090c8:	f7fe f908 	bl	80072dc <SYS_isOutOfCtrl>
 80090cc:	4603      	mov	r3, r0
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d008      	beq.n	80090e4 <MOT_turn+0x244>
				CTRL_stop();
 80090d2:	f7fc faa3 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80090d6:	2000      	movs	r0, #0
 80090d8:	f7fe f936 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80090dc:	2001      	movs	r0, #1
 80090de:	f7fe f933 	bl	8007348 <DCM_brakeMot>
				break;
 80090e2:	e00a      	b.n	80090fa <MOT_turn+0x25a>
		while( Get_NowAngle() < st_info.f_angle1 ){			// 
 80090e4:	f7fc fa40 	bl	8005568 <Get_NowAngle>
 80090e8:	eeb0 7a40 	vmov.f32	s14, s0
 80090ec:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80090f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80090f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090f8:	d4e6      	bmi.n	80090c8 <MOT_turn+0x228>
//	printf("finish\n");

	/* ------ */
	/*    */
	/* ------ */
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80090fa:	79fb      	ldrb	r3, [r7, #7]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d005      	beq.n	800910c <MOT_turn+0x26c>
 8009100:	79fb      	ldrb	r3, [r7, #7]
 8009102:	2b02      	cmp	r3, #2
 8009104:	d002      	beq.n	800910c <MOT_turn+0x26c>
 8009106:	79fb      	ldrb	r3, [r7, #7]
 8009108:	2b04      	cmp	r3, #4
 800910a:	d151      	bne.n	80091b0 <MOT_turn+0x310>
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 800910c:	f7fc fa3a 	bl	8005584 <Get_TrgtAngleS>
 8009110:	eeb0 7a40 	vmov.f32	s14, s0
 8009114:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800911c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8009120:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8009124:	f7fc fa2e 	bl	8005584 <Get_TrgtAngleS>
 8009128:	eeb0 7a40 	vmov.f32	s14, s0
 800912c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009130:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009134:	ee68 6a27 	vmul.f32	s13, s16, s15
 8009138:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800913c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009140:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		f_angle3			= -1 * f_angle3;
 8009144:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009148:	eef1 7a67 	vneg.f32	s15, s15
 800914c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 > A3_MIN*-1 ) f_angle3 = A3_MIN * -1;																	// 
 8009150:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009154:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8009158:	eef4 7ac7 	vcmpe.f32	s15, s14
 800915c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009160:	dd02      	ble.n	8009168 <MOT_turn+0x2c8>
 8009162:	4b12      	ldr	r3, [pc, #72]	; (80091ac <MOT_turn+0x30c>)
 8009164:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;// 1+2[rad]
 8009168:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800916c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009170:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009174:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
 8009178:	e04a      	b.n	8009210 <MOT_turn+0x370>
 800917a:	bf00      	nop
 800917c:	43fa0000 	.word	0x43fa0000
 8009180:	c2b40000 	.word	0xc2b40000
 8009184:	42b40000 	.word	0x42b40000
 8009188:	c3340000 	.word	0xc3340000
 800918c:	43340000 	.word	0x43340000
 8009190:	c3b40000 	.word	0xc3b40000
 8009194:	43b40000 	.word	0x43b40000
 8009198:	08013598 	.word	0x08013598
 800919c:	00000000 	.word	0x00000000
 80091a0:	200002cc 	.word	0x200002cc
 80091a4:	c1c80000 	.word	0xc1c80000
 80091a8:	41c80000 	.word	0x41c80000
 80091ac:	c1a00000 	.word	0xc1a00000

	}
	else{
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 80091b0:	f7fc f9e8 	bl	8005584 <Get_TrgtAngleS>
 80091b4:	eeb0 7a40 	vmov.f32	s14, s0
 80091b8:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80091bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091c0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80091c4:	ee87 8a87 	vdiv.f32	s16, s15, s14
 80091c8:	f7fc f9dc 	bl	8005584 <Get_TrgtAngleS>
 80091cc:	eeb0 7a40 	vmov.f32	s14, s0
 80091d0:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80091d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091d8:	ee68 6a27 	vmul.f32	s13, s16, s15
 80091dc:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80091e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091e4:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 < A3_MIN ) f_angle3 = A3_MIN;																			// 
 80091e8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80091ec:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80091f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091f8:	d502      	bpl.n	8009200 <MOT_turn+0x360>
 80091fa:	4b7b      	ldr	r3, [pc, #492]	; (80093e8 <MOT_turn+0x548>)
 80091fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;																// 1+2[rad]
 8009200:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8009204:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800920c:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
//		printf("   [f_angle3]%d [f_angle1_2]%d\n\r", (int32_t)f_angle3, (int32_t)	st_info.f_angle1_2 );
	}
//	printf("[f_TrgtAngleS] %5.2f,st_info.f_angle1_2%5.2f,f_angle2%5.2f\n\r",f_TrgtAngleS,st_info.f_angle1_2,f_angle3);
	st_data.en_type			= CTRL_CONST_TRUN;
 8009210:	2308      	movs	r3, #8
 8009212:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 8009214:	f04f 0300 	mov.w	r3, #0
 8009218:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 800921a:	f04f 0300 	mov.w	r3, #0
 800921e:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 8009220:	f04f 0300 	mov.w	r3, #0
 8009224:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 8009226:	f04f 0300 	mov.w	r3, #0
 800922a:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 800922c:	f04f 0300 	mov.w	r3, #0
 8009230:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;						// 
 8009232:	f04f 0300 	mov.w	r3, #0
 8009236:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 8009238:	f7fc f9a4 	bl	8005584 <Get_TrgtAngleS>
 800923c:	eef0 7a40 	vmov.f32	s15, s0
 8009240:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= Get_TrgtAngleS();				// 
 8009244:	f7fc f99e 	bl	8005584 <Get_TrgtAngleS>
 8009248:	eef0 7a40 	vmov.f32	s15, s0
 800924c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 8009250:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009252:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1_2;			// 
 8009254:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009256:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 8009258:	f04f 0300 	mov.w	r3, #0
 800925c:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 800925e:	f107 0308 	add.w	r3, r7, #8
 8009262:	4618      	mov	r0, r3
 8009264:	f7fc fa66 	bl	8005734 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009268:	79fb      	ldrb	r3, [r7, #7]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d015      	beq.n	800929a <MOT_turn+0x3fa>
 800926e:	79fb      	ldrb	r3, [r7, #7]
 8009270:	2b02      	cmp	r3, #2
 8009272:	d012      	beq.n	800929a <MOT_turn+0x3fa>
 8009274:	79fb      	ldrb	r3, [r7, #7]
 8009276:	2b04      	cmp	r3, #4
 8009278:	d129      	bne.n	80092ce <MOT_turn+0x42e>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// 
 800927a:	e00e      	b.n	800929a <MOT_turn+0x3fa>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800927c:	f7fe f82e 	bl	80072dc <SYS_isOutOfCtrl>
 8009280:	4603      	mov	r3, r0
 8009282:	2b00      	cmp	r3, #0
 8009284:	d009      	beq.n	800929a <MOT_turn+0x3fa>
				CTRL_stop();
 8009286:	f7fc f9c9 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800928a:	2000      	movs	r0, #0
 800928c:	f7fe f85c 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009290:	2001      	movs	r0, #1
 8009292:	f7fe f859 	bl	8007348 <DCM_brakeMot>
				break;
 8009296:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009298:	e024      	b.n	80092e4 <MOT_turn+0x444>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// 
 800929a:	f7fc f965 	bl	8005568 <Get_NowAngle>
 800929e:	eeb0 7a40 	vmov.f32	s14, s0
 80092a2:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80092a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092ae:	dce5      	bgt.n	800927c <MOT_turn+0x3dc>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80092b0:	e018      	b.n	80092e4 <MOT_turn+0x444>
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// 
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 80092b2:	f7fe f813 	bl	80072dc <SYS_isOutOfCtrl>
 80092b6:	4603      	mov	r3, r0
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d008      	beq.n	80092ce <MOT_turn+0x42e>
				CTRL_stop();
 80092bc:	f7fc f9ae 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80092c0:	2000      	movs	r0, #0
 80092c2:	f7fe f841 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80092c6:	2001      	movs	r0, #1
 80092c8:	f7fe f83e 	bl	8007348 <DCM_brakeMot>
				break;
 80092cc:	e00a      	b.n	80092e4 <MOT_turn+0x444>
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// 
 80092ce:	f7fc f94b 	bl	8005568 <Get_NowAngle>
 80092d2:	eeb0 7a40 	vmov.f32	s14, s0
 80092d6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80092da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092e2:	d4e6      	bmi.n	80092b2 <MOT_turn+0x412>
//	printf("finish2\n");

	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_DEC_TRUN;
 80092e4:	2309      	movs	r3, #9
 80092e6:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 80092e8:	f04f 0300 	mov.w	r3, #0
 80092ec:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 80092ee:	f04f 0300 	mov.w	r3, #0
 80092f2:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 80092f4:	f04f 0300 	mov.w	r3, #0
 80092f8:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 80092fa:	f04f 0300 	mov.w	r3, #0
 80092fe:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 8009300:	f04f 0300 	mov.w	r3, #0
 8009304:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 8009306:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009308:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 800930a:	f7fc f93b 	bl	8005584 <Get_TrgtAngleS>
 800930e:	eef0 7a40 	vmov.f32	s15, s0
 8009312:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;						// 
 8009316:	f04f 0300 	mov.w	r3, #0
 800931a:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 800931c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800931e:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle;			// 
 8009320:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009322:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 8009324:	f04f 0300 	mov.w	r3, #0
 8009328:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 800932a:	f107 0308 	add.w	r3, r7, #8
 800932e:	4618      	mov	r0, r3
 8009330:	f7fc fa00 	bl	8005734 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009334:	79fb      	ldrb	r3, [r7, #7]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d015      	beq.n	8009366 <MOT_turn+0x4c6>
 800933a:	79fb      	ldrb	r3, [r7, #7]
 800933c:	2b02      	cmp	r3, #2
 800933e:	d012      	beq.n	8009366 <MOT_turn+0x4c6>
 8009340:	79fb      	ldrb	r3, [r7, #7]
 8009342:	2b04      	cmp	r3, #4
 8009344:	d12d      	bne.n	80093a2 <MOT_turn+0x502>
		while( Get_NowAngle() > ( st_info.f_angle + 1 ) ){		// 
 8009346:	e00e      	b.n	8009366 <MOT_turn+0x4c6>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS );
			if( SYS_isOutOfCtrl() == TRUE ){
 8009348:	f7fd ffc8 	bl	80072dc <SYS_isOutOfCtrl>
 800934c:	4603      	mov	r3, r0
 800934e:	2b00      	cmp	r3, #0
 8009350:	d009      	beq.n	8009366 <MOT_turn+0x4c6>
				CTRL_stop();
 8009352:	f7fc f963 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009356:	2000      	movs	r0, #0
 8009358:	f7fd fff6 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800935c:	2001      	movs	r0, #1
 800935e:	f7fd fff3 	bl	8007348 <DCM_brakeMot>
				break;
 8009362:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009364:	e02c      	b.n	80093c0 <MOT_turn+0x520>
		while( Get_NowAngle() > ( st_info.f_angle + 1 ) ){		// 
 8009366:	f7fc f8ff 	bl	8005568 <Get_NowAngle>
 800936a:	eef0 6a40 	vmov.f32	s13, s0
 800936e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8009372:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009376:	ee77 7a87 	vadd.f32	s15, s15, s14
 800937a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800937e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009382:	dce1      	bgt.n	8009348 <MOT_turn+0x4a8>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009384:	e01c      	b.n	80093c0 <MOT_turn+0x520>
	}
	else{
		while( Get_NowAngle() < ( st_info.f_angle - 1 ) ){		// 
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 8009386:	f7fd ffa9 	bl	80072dc <SYS_isOutOfCtrl>
 800938a:	4603      	mov	r3, r0
 800938c:	2b00      	cmp	r3, #0
 800938e:	d008      	beq.n	80093a2 <MOT_turn+0x502>
				CTRL_stop();
 8009390:	f7fc f944 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009394:	2000      	movs	r0, #0
 8009396:	f7fd ffd7 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800939a:	2001      	movs	r0, #1
 800939c:	f7fd ffd4 	bl	8007348 <DCM_brakeMot>
				break;
 80093a0:	e00e      	b.n	80093c0 <MOT_turn+0x520>
		while( Get_NowAngle() < ( st_info.f_angle - 1 ) ){		// 
 80093a2:	f7fc f8e1 	bl	8005568 <Get_NowAngle>
 80093a6:	eef0 6a40 	vmov.f32	s13, s0
 80093aa:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80093ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80093b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80093b6:	eef4 6ae7 	vcmpe.f32	s13, s15
 80093ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093be:	d4e2      	bmi.n	8009386 <MOT_turn+0x4e6>
//			log_in(f_TrgtAngle);
		}
	}
//	printf("finish3\n");
	/*  */
	LL_mDelay(200);				// 
 80093c0:	20c8      	movs	r0, #200	; 0xc8
 80093c2:	f004 fa49 	bl	800d858 <LL_mDelay>
	CTRL_stop();			// 
 80093c6:	f7fc f929 	bl	800561c <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 80093ca:	2000      	movs	r0, #0
 80093cc:	f7fd ffbc 	bl	8007348 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 80093d0:	2001      	movs	r0, #1
 80093d2:	f7fd ffb9 	bl	8007348 <DCM_brakeMot>
	GYRO_endErrChkAngle();					// 
 80093d6:	f7fe faf5 	bl	80079c4 <GYRO_endErrChkAngle>
}
 80093da:	bf00      	nop
 80093dc:	3788      	adds	r7, #136	; 0x88
 80093de:	46bd      	mov	sp, r7
 80093e0:	ecbd 8b02 	vpop	{d8}
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	bf00      	nop
 80093e8:	41a00000 	.word	0x41a00000

080093ec <MOT_setSuraStaSpeed>:

void MOT_setSuraStaSpeed( float f_speed )
{
 80093ec:	b480      	push	{r7}
 80093ee:	b083      	sub	sp, #12
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotSuraStaSpeed = f_speed;
 80093f6:	4a04      	ldr	r2, [pc, #16]	; (8009408 <MOT_setSuraStaSpeed+0x1c>)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6013      	str	r3, [r2, #0]

}
 80093fc:	bf00      	nop
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr
 8009408:	20000298 	.word	0x20000298

0800940c <MOT_setTrgtSpeed>:
{
	return f_MotSuraStaSpeed;
}

float MOT_setTrgtSpeed(float f_speed)
{
 800940c:	b480      	push	{r7}
 800940e:	b083      	sub	sp, #12
 8009410:	af00      	add	r7, sp, #0
 8009412:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotTrgtSpeed = f_speed;
 8009416:	4a07      	ldr	r2, [pc, #28]	; (8009434 <MOT_setTrgtSpeed+0x28>)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6013      	str	r3, [r2, #0]
	return f_MotTrgtSpeed;
 800941c:	4b05      	ldr	r3, [pc, #20]	; (8009434 <MOT_setTrgtSpeed+0x28>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	ee07 3a90 	vmov	s15, r3
}
 8009424:	eeb0 0a67 	vmov.f32	s0, s15
 8009428:	370c      	adds	r7, #12
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr
 8009432:	bf00      	nop
 8009434:	20000294 	.word	0x20000294

08009438 <MOT_setNowSpeed>:

void MOT_setNowSpeed(float f_speed)
{
 8009438:	b480      	push	{r7}
 800943a:	b083      	sub	sp, #12
 800943c:	af00      	add	r7, sp, #0
 800943e:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotNowSpeed = f_speed;
 8009442:	4a04      	ldr	r2, [pc, #16]	; (8009454 <MOT_setNowSpeed+0x1c>)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6013      	str	r3, [r2, #0]
}
 8009448:	bf00      	nop
 800944a:	370c      	adds	r7, #12
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr
 8009454:	20000290 	.word	0x20000290

08009458 <MOT_goHitBackWall>:

void MOT_goHitBackWall(void)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b09e      	sub	sp, #120	; 0x78
 800945c:	af00      	add	r7, sp, #0

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_acc1= 1200;												// 1[rad/s^2]												// 3[rad/s^2]
 800945e:	4b23      	ldr	r3, [pc, #140]	; (80094ec <MOT_goHitBackWall+0x94>)
 8009460:	63bb      	str	r3, [r7, #56]	; 0x38

	GYRO_staErrChkAngle();			// 
 8009462:	f7fe fa9d 	bl	80079a0 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_HIT_WALL;
 8009466:	2306      	movs	r3, #6
 8009468:	713b      	strb	r3, [r7, #4]
	st_data.f_acc			= st_info.f_acc1;						// 
 800946a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800946c:	60fb      	str	r3, [r7, #12]
	st_data.f_now			= 0;						// 
 800946e:	f04f 0300 	mov.w	r3, #0
 8009472:	613b      	str	r3, [r7, #16]
	st_data.f_trgt			= 0;						// 
 8009474:	f04f 0300 	mov.w	r3, #0
 8009478:	617b      	str	r3, [r7, #20]
	st_data.f_nowDist		= 0;						// 
 800947a:	f04f 0300 	mov.w	r3, #0
 800947e:	61bb      	str	r3, [r7, #24]
	st_data.f_dist			= 0;						// 
 8009480:	f04f 0300 	mov.w	r3, #0
 8009484:	61fb      	str	r3, [r7, #28]
	st_data.f_accAngleS		= 0;		// 
 8009486:	f04f 0300 	mov.w	r3, #0
 800948a:	623b      	str	r3, [r7, #32]
	st_data.f_nowAngleS		= 0;						// 
 800948c:	f04f 0300 	mov.w	r3, #0
 8009490:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_trgtAngleS		= 0;		// 
 8009492:	f04f 0300 	mov.w	r3, #0
 8009496:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngle		= 0;						// 
 8009498:	f04f 0300 	mov.w	r3, #0
 800949c:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_angle			= 0;			// 
 800949e:	f04f 0300 	mov.w	r3, #0
 80094a2:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_time 			= 0;						//  [sec]  
 80094a4:	f04f 0300 	mov.w	r3, #0
 80094a8:	60bb      	str	r3, [r7, #8]
	CTRL_clrData();										// /
 80094aa:	f7fc f8c7 	bl	800563c <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 80094ae:	1d3b      	adds	r3, r7, #4
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7fc f93f 	bl	8005734 <CTRL_setData>
	DCM_staMotAll();									// ON
 80094b6:	f7fd ff6b 	bl	8007390 <DCM_staMotAll>
//	printf(" %f  %f\r\n",st_data.f_trgt,st_data.f_dist);

	/**/
	LL_mDelay(400);				// 
 80094ba:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80094be:	f004 f9cb 	bl	800d858 <LL_mDelay>
	CTRL_stop();			// 
 80094c2:	f7fc f8ab 	bl	800561c <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 80094c6:	2000      	movs	r0, #0
 80094c8:	f7fd ff3e 	bl	8007348 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 80094cc:	2001      	movs	r0, #1
 80094ce:	f7fd ff3b 	bl	8007348 <DCM_brakeMot>

	LL_mDelay(100);
 80094d2:	2064      	movs	r0, #100	; 0x64
 80094d4:	f004 f9c0 	bl	800d858 <LL_mDelay>

	f_MotNowSpeed = 0.0f;		//
 80094d8:	4b05      	ldr	r3, [pc, #20]	; (80094f0 <MOT_goHitBackWall+0x98>)
 80094da:	f04f 0200 	mov.w	r2, #0
 80094de:	601a      	str	r2, [r3, #0]

	GYRO_endErrChkAngle();					// 
 80094e0:	f7fe fa70 	bl	80079c4 <GYRO_endErrChkAngle>

}
 80094e4:	bf00      	nop
 80094e6:	3778      	adds	r7, #120	; 0x78
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}
 80094ec:	44960000 	.word	0x44960000
 80094f0:	20000290 	.word	0x20000290
 80094f4:	00000000 	.word	0x00000000

080094f8 <MOT_goSla>:

void MOT_goSla( enMOT_SURA_CMD en_type, stSLA* p_sla )
{
 80094f8:	b5b0      	push	{r4, r5, r7, lr}
 80094fa:	b0a2      	sub	sp, #136	; 0x88
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	4603      	mov	r3, r0
 8009500:	6039      	str	r1, [r7, #0]
 8009502:	71fb      	strb	r3, [r7, #7]

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_acc1 		= 0;																// 1[mm/s^2]
 8009504:	f04f 0300 	mov.w	r3, #0
 8009508:	643b      	str	r3, [r7, #64]	; 0x40
	st_info.f_acc3 		= 0;																// 3[mm/s^2]
 800950a:	f04f 0300 	mov.w	r3, #0
 800950e:	647b      	str	r3, [r7, #68]	; 0x44

	/*  */
	st_info.f_now		= p_sla->f_speed;													// 
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	64bb      	str	r3, [r7, #72]	; 0x48
	st_info.f_trgt		= p_sla->f_speed;													// 
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	64fb      	str	r3, [r7, #76]	; 0x4c
	st_info.f_last		= p_sla->f_speed;													// 
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	653b      	str	r3, [r7, #80]	; 0x50

	/*  */
	st_info.f_dist		= 0;																// 
 8009522:	f04f 0300 	mov.w	r3, #0
 8009526:	657b      	str	r3, [r7, #84]	; 0x54
	st_info.f_l1		= 0;																// 1[mm]
 8009528:	f04f 0300 	mov.w	r3, #0
 800952c:	65bb      	str	r3, [r7, #88]	; 0x58
	st_info.f_l1_2		= 0;																// 1+2[mm]
 800952e:	f04f 0300 	mov.w	r3, #0
 8009532:	65fb      	str	r3, [r7, #92]	; 0x5c

	/*  */
	st_info.f_accAngleS1= p_sla->f_angAcc;													// 1[deg/s^2]
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	663b      	str	r3, [r7, #96]	; 0x60
	st_info.f_accAngleS3= p_sla->f_angAcc;													// 3[deg/s^2]
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	667b      	str	r3, [r7, #100]	; 0x64

	/*  */
	st_info.f_nowAngleS	= 0;																// [deg/s]
 8009540:	f04f 0300 	mov.w	r3, #0
 8009544:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_trgtAngleS= p_sla->f_angvel;													// 
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	689b      	ldr	r3, [r3, #8]
 800954a:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_info.f_lastAngleS= 0;																// 
 800954c:	f04f 0300 	mov.w	r3, #0
 8009550:	673b      	str	r3, [r7, #112]	; 0x70

	/*  */
	st_info.f_angle		= p_sla->f_ang_Total;												// [deg]
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	6a1b      	ldr	r3, [r3, #32]
 8009556:	677b      	str	r3, [r7, #116]	; 0x74
	st_info.f_angle1	= p_sla->f_ang_AccEnd;												// 1[deg]
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	699b      	ldr	r3, [r3, #24]
 800955c:	67bb      	str	r3, [r7, #120]	; 0x78
	st_info.f_angle1_2	= p_sla->f_ang_ConstEnd;											// 1+2[deg]
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	69db      	ldr	r3, [r3, #28]
 8009562:	67fb      	str	r3, [r7, #124]	; 0x7c

	/*  */
	if( ( en_type == MOT_R90S ) ||
 8009564:	79fb      	ldrb	r3, [r7, #7]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d00e      	beq.n	8009588 <MOT_goSla+0x90>
 800956a:	79fb      	ldrb	r3, [r7, #7]
 800956c:	2b02      	cmp	r3, #2
 800956e:	d00b      	beq.n	8009588 <MOT_goSla+0x90>
		( en_type == MOT_R45S_S2N ) || ( en_type == MOT_R45S_N2S ) ||
 8009570:	79fb      	ldrb	r3, [r7, #7]
 8009572:	2b04      	cmp	r3, #4
 8009574:	d008      	beq.n	8009588 <MOT_goSla+0x90>
 8009576:	79fb      	ldrb	r3, [r7, #7]
 8009578:	2b06      	cmp	r3, #6
 800957a:	d005      	beq.n	8009588 <MOT_goSla+0x90>
		( en_type == MOT_R90S_N ) ||
 800957c:	79fb      	ldrb	r3, [r7, #7]
 800957e:	2b08      	cmp	r3, #8
 8009580:	d002      	beq.n	8009588 <MOT_goSla+0x90>
		( en_type == MOT_R135S_S2N ) || ( en_type == MOT_R135S_N2S )
 8009582:	79fb      	ldrb	r3, [r7, #7]
 8009584:	2b0a      	cmp	r3, #10
 8009586:	d11e      	bne.n	80095c6 <MOT_goSla+0xce>
	){
		st_info.f_accAngleS1 *= -1;
 8009588:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800958c:	eef1 7a67 	vneg.f32	s15, s15
 8009590:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		st_info.f_trgtAngleS *= -1;
 8009594:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009598:	eef1 7a67 	vneg.f32	s15, s15
 800959c:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		st_info.f_angle      *= -1;
 80095a0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80095a4:	eef1 7a67 	vneg.f32	s15, s15
 80095a8:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		st_info.f_angle1     *= -1;
 80095ac:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80095b0:	eef1 7a67 	vneg.f32	s15, s15
 80095b4:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		st_info.f_angle1_2   *= -1;
 80095b8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80095bc:	eef1 7a67 	vneg.f32	s15, s15
 80095c0:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
 80095c4:	e005      	b.n	80095d2 <MOT_goSla+0xda>
	}
	else{
		st_info.f_accAngleS3 *= -1;
 80095c6:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80095ca:	eef1 7a67 	vneg.f32	s15, s15
 80095ce:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	}

	/*  */
	if( ( en_type == MOT_R45S_N2S ) || ( en_type == MOT_L45S_N2S ) || ( en_type == MOT_R135S_N2S ) || ( en_type == MOT_L135S_N2S ) ){ 		// 
 80095d2:	79fb      	ldrb	r3, [r7, #7]
 80095d4:	2b04      	cmp	r3, #4
 80095d6:	d008      	beq.n	80095ea <MOT_goSla+0xf2>
 80095d8:	79fb      	ldrb	r3, [r7, #7]
 80095da:	2b05      	cmp	r3, #5
 80095dc:	d005      	beq.n	80095ea <MOT_goSla+0xf2>
 80095de:	79fb      	ldrb	r3, [r7, #7]
 80095e0:	2b0a      	cmp	r3, #10
 80095e2:	d002      	beq.n	80095ea <MOT_goSla+0xf2>
 80095e4:	79fb      	ldrb	r3, [r7, #7]
 80095e6:	2b0b      	cmp	r3, #11
 80095e8:	d108      	bne.n	80095fc <MOT_goSla+0x104>
		f_entryLen  = p_sla->f_escapeLen;
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	691b      	ldr	r3, [r3, #16]
 80095ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_entryLen;
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	68db      	ldr	r3, [r3, #12]
 80095f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80095fa:	e007      	b.n	800960c <MOT_goSla+0x114>
	}
	else{		// 
		f_entryLen  = p_sla->f_entryLen;
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_escapeLen;
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	691b      	ldr	r3, [r3, #16]
 8009608:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	}

	GYRO_staErrChkAngle();			// 
 800960c:	f7fe f9c8 	bl	80079a0 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------------------------ */
	/*    */
	/* ------------------------ */
	st_data.en_type			= CTRL_ENTRY_SURA;
 8009610:	230a      	movs	r3, #10
 8009612:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 8009614:	f04f 0300 	mov.w	r3, #0
 8009618:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800961a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800961c:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800961e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009620:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= 0;						// 
 8009622:	f04f 0300 	mov.w	r3, #0
 8009626:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen;				// 
 8009628:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800962c:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800962e:	f04f 0300 	mov.w	r3, #0
 8009632:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 8009634:	f04f 0300 	mov.w	r3, #0
 8009638:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= 0;						// 
 800963a:	f04f 0300 	mov.w	r3, #0
 800963e:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 8009640:	f04f 0300 	mov.w	r3, #0
 8009644:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 8009646:	f04f 0300 	mov.w	r3, #0
 800964a:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						//  [sec]  
 800964c:	f04f 0300 	mov.w	r3, #0
 8009650:	613b      	str	r3, [r7, #16]
	CTRL_clrData();										// /
 8009652:	f7fb fff3 	bl	800563c <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 8009656:	f107 030c 	add.w	r3, r7, #12
 800965a:	4618      	mov	r0, r3
 800965c:	f7fc f86a 	bl	8005734 <CTRL_setData>
	DCM_staMotAll();									// ON
 8009660:	f7fd fe96 	bl	8007390 <DCM_staMotAll>

	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// 
 8009664:	e01f      	b.n	80096a6 <MOT_goSla+0x1ae>
		if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 8009666:	2000      	movs	r0, #0
 8009668:	f000 fd18 	bl	800a09c <DIST_getNowVal>
 800966c:	4603      	mov	r3, r0
 800966e:	461a      	mov	r2, r3
 8009670:	f640 53ac 	movw	r3, #3500	; 0xdac
 8009674:	429a      	cmp	r2, r3
 8009676:	dd08      	ble.n	800968a <MOT_goSla+0x192>
 8009678:	2001      	movs	r0, #1
 800967a:	f000 fd0f 	bl	800a09c <DIST_getNowVal>
 800967e:	4603      	mov	r3, r0
 8009680:	461a      	mov	r2, r3
 8009682:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8009686:	429a      	cmp	r2, r3
 8009688:	dc21      	bgt.n	80096ce <MOT_goSla+0x1d6>
		if( SYS_isOutOfCtrl() == TRUE ){
 800968a:	f7fd fe27 	bl	80072dc <SYS_isOutOfCtrl>
 800968e:	4603      	mov	r3, r0
 8009690:	2b00      	cmp	r3, #0
 8009692:	d008      	beq.n	80096a6 <MOT_goSla+0x1ae>
			CTRL_stop();
 8009694:	f7fb ffc2 	bl	800561c <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 8009698:	2000      	movs	r0, #0
 800969a:	f7fd fe55 	bl	8007348 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 800969e:	2001      	movs	r0, #1
 80096a0:	f7fd fe52 	bl	8007348 <DCM_brakeMot>
			break;
 80096a4:	e014      	b.n	80096d0 <MOT_goSla+0x1d8>
	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// 
 80096a6:	f7fb ff41 	bl	800552c <Get_NowDist>
 80096aa:	eef0 6a40 	vmov.f32	s13, s0
 80096ae:	4bba      	ldr	r3, [pc, #744]	; (8009998 <MOT_goSla+0x4a0>)
 80096b0:	781b      	ldrb	r3, [r3, #0]
 80096b2:	ee07 3a90 	vmov	s15, r3
 80096b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80096ba:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80096be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096c2:	eef4 6ae7 	vcmpe.f32	s13, s15
 80096c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ca:	d4cc      	bmi.n	8009666 <MOT_goSla+0x16e>
 80096cc:	e000      	b.n	80096d0 <MOT_goSla+0x1d8>
		if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 80096ce:	bf00      	nop
//	LED_off(LED1);
//	log_in(0);
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_ACC_SURA;
 80096d0:	230b      	movs	r3, #11
 80096d2:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 80096d4:	f04f 0300 	mov.w	r3, #0
 80096d8:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 80096da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096dc:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 80096de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096e0:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen;				//
 80096e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80096e6:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;		// 
 80096e8:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 80096ec:	f7f6 ff54 	bl	8000598 <__aeabi_f2d>
 80096f0:	4604      	mov	r4, r0
 80096f2:	460d      	mov	r5, r1
 80096f4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	8a9b      	ldrh	r3, [r3, #20]
 80096fc:	ee07 3a90 	vmov	s15, r3
 8009700:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009704:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009708:	ee17 0a90 	vmov	r0, s15
 800970c:	f7f6 ff44 	bl	8000598 <__aeabi_f2d>
 8009710:	a39f      	add	r3, pc, #636	; (adr r3, 8009990 <MOT_goSla+0x498>)
 8009712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009716:	f7f6 ff97 	bl	8000648 <__aeabi_dmul>
 800971a:	4602      	mov	r2, r0
 800971c:	460b      	mov	r3, r1
 800971e:	4620      	mov	r0, r4
 8009720:	4629      	mov	r1, r5
 8009722:	f7f6 fddb 	bl	80002dc <__adddf3>
 8009726:	4603      	mov	r3, r0
 8009728:	460c      	mov	r4, r1
 800972a:	4618      	mov	r0, r3
 800972c:	4621      	mov	r1, r4
 800972e:	f7f7 fa83 	bl	8000c38 <__aeabi_d2f>
 8009732:	4603      	mov	r3, r0
 8009734:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 8009736:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009738:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800973a:	f04f 0300 	mov.w	r3, #0
 800973e:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 8009740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009742:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 8009744:	f04f 0300 	mov.w	r3, #0
 8009748:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1;			// 
 800974a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800974c:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_accAngvelTime * 0.001;			// [msec]  [sec]
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	8a9b      	ldrh	r3, [r3, #20]
 8009752:	4618      	mov	r0, r3
 8009754:	f7f6 ff0e 	bl	8000574 <__aeabi_i2d>
 8009758:	a38d      	add	r3, pc, #564	; (adr r3, 8009990 <MOT_goSla+0x498>)
 800975a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800975e:	f7f6 ff73 	bl	8000648 <__aeabi_dmul>
 8009762:	4603      	mov	r3, r0
 8009764:	460c      	mov	r4, r1
 8009766:	4618      	mov	r0, r3
 8009768:	4621      	mov	r1, r4
 800976a:	f7f7 fa65 	bl	8000c38 <__aeabi_d2f>
 800976e:	4603      	mov	r3, r0
 8009770:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 8009772:	f107 030c 	add.w	r3, r7, #12
 8009776:	4618      	mov	r0, r3
 8009778:	f7fb ffdc 	bl	8005734 <CTRL_setData>
//	printf("trgtangleS %5.2f\n\r",st_data.f_trgtAngleS);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 800977c:	79fb      	ldrb	r3, [r7, #7]
 800977e:	f003 0301 	and.w	r3, r3, #1
 8009782:	b2db      	uxtb	r3, r3
 8009784:	2b00      	cmp	r3, #0
 8009786:	d133      	bne.n	80097f0 <MOT_goSla+0x2f8>
		while( ( Get_NowAngle() > st_info.f_angle1 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009788:	e00d      	b.n	80097a6 <MOT_goSla+0x2ae>
			if( SYS_isOutOfCtrl() == TRUE ){
 800978a:	f7fd fda7 	bl	80072dc <SYS_isOutOfCtrl>
 800978e:	4603      	mov	r3, r0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d008      	beq.n	80097a6 <MOT_goSla+0x2ae>
				CTRL_stop();
 8009794:	f7fb ff42 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009798:	2000      	movs	r0, #0
 800979a:	f7fd fdd5 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800979e:	2001      	movs	r0, #1
 80097a0:	f7fd fdd2 	bl	8007348 <DCM_brakeMot>
				break;
 80097a4:	e03a      	b.n	800981c <MOT_goSla+0x324>
		while( ( Get_NowAngle() > st_info.f_angle1 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 80097a6:	f7fb fedf 	bl	8005568 <Get_NowAngle>
 80097aa:	eeb0 7a40 	vmov.f32	s14, s0
 80097ae:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80097b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ba:	dce6      	bgt.n	800978a <MOT_goSla+0x292>
 80097bc:	f7fb feb6 	bl	800552c <Get_NowDist>
 80097c0:	eeb0 7a40 	vmov.f32	s14, s0
 80097c4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80097c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097d0:	d4db      	bmi.n	800978a <MOT_goSla+0x292>
 80097d2:	e023      	b.n	800981c <MOT_goSla+0x324>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 80097d4:	f7fd fd82 	bl	80072dc <SYS_isOutOfCtrl>
 80097d8:	4603      	mov	r3, r0
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d008      	beq.n	80097f0 <MOT_goSla+0x2f8>
				CTRL_stop();
 80097de:	f7fb ff1d 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80097e2:	2000      	movs	r0, #0
 80097e4:	f7fd fdb0 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80097e8:	2001      	movs	r0, #1
 80097ea:	f7fd fdad 	bl	8007348 <DCM_brakeMot>
				break;
 80097ee:	e015      	b.n	800981c <MOT_goSla+0x324>
		while( ( Get_NowAngle() < st_info.f_angle1 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 80097f0:	f7fb feba 	bl	8005568 <Get_NowAngle>
 80097f4:	eeb0 7a40 	vmov.f32	s14, s0
 80097f8:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80097fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009804:	d4e6      	bmi.n	80097d4 <MOT_goSla+0x2dc>
 8009806:	f7fb fe91 	bl	800552c <Get_NowDist>
 800980a:	eeb0 7a40 	vmov.f32	s14, s0
 800980e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009812:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800981a:	d4db      	bmi.n	80097d4 <MOT_goSla+0x2dc>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_CONST_SURA;
 800981c:	230c      	movs	r3, #12
 800981e:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 8009820:	f04f 0300 	mov.w	r3, #0
 8009824:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 8009826:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009828:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800982a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800982c:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;
 800982e:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009832:	f7f6 feb1 	bl	8000598 <__aeabi_f2d>
 8009836:	4604      	mov	r4, r0
 8009838:	460d      	mov	r5, r1
 800983a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	8a9b      	ldrh	r3, [r3, #20]
 8009842:	ee07 3a90 	vmov	s15, r3
 8009846:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800984a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800984e:	ee17 0a90 	vmov	r0, s15
 8009852:	f7f6 fea1 	bl	8000598 <__aeabi_f2d>
 8009856:	a34e      	add	r3, pc, #312	; (adr r3, 8009990 <MOT_goSla+0x498>)
 8009858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985c:	f7f6 fef4 	bl	8000648 <__aeabi_dmul>
 8009860:	4602      	mov	r2, r0
 8009862:	460b      	mov	r3, r1
 8009864:	4620      	mov	r0, r4
 8009866:	4629      	mov	r1, r5
 8009868:	f7f6 fd38 	bl	80002dc <__adddf3>
 800986c:	4603      	mov	r3, r0
 800986e:	460c      	mov	r4, r1
 8009870:	4618      	mov	r0, r3
 8009872:	4621      	mov	r1, r4
 8009874:	f7f7 f9e0 	bl	8000c38 <__aeabi_d2f>
 8009878:	4603      	mov	r3, r0
 800987a:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;		// 
 800987c:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009880:	f7f6 fe8a 	bl	8000598 <__aeabi_f2d>
 8009884:	4604      	mov	r4, r0
 8009886:	460d      	mov	r5, r1
 8009888:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	8adb      	ldrh	r3, [r3, #22]
 8009890:	461a      	mov	r2, r3
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	8a9b      	ldrh	r3, [r3, #20]
 8009896:	4413      	add	r3, r2
 8009898:	ee07 3a90 	vmov	s15, r3
 800989c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098a4:	ee17 0a90 	vmov	r0, s15
 80098a8:	f7f6 fe76 	bl	8000598 <__aeabi_f2d>
 80098ac:	a338      	add	r3, pc, #224	; (adr r3, 8009990 <MOT_goSla+0x498>)
 80098ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b2:	f7f6 fec9 	bl	8000648 <__aeabi_dmul>
 80098b6:	4602      	mov	r2, r0
 80098b8:	460b      	mov	r3, r1
 80098ba:	4620      	mov	r0, r4
 80098bc:	4629      	mov	r1, r5
 80098be:	f7f6 fd0d 	bl	80002dc <__adddf3>
 80098c2:	4603      	mov	r3, r0
 80098c4:	460c      	mov	r4, r1
 80098c6:	4618      	mov	r0, r3
 80098c8:	4621      	mov	r1, r4
 80098ca:	f7f7 f9b5 	bl	8000c38 <__aeabi_d2f>
 80098ce:	4603      	mov	r3, r0
 80098d0:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 80098d2:	f04f 0300 	mov.w	r3, #0
 80098d6:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 80098d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098da:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= st_info.f_trgtAngleS;		// 
 80098dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098de:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 80098e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80098e2:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1_2;		// 
 80098e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80098e6:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_constAngvelTime * 0.001;		// [msec]  [sec]
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	8adb      	ldrh	r3, [r3, #22]
 80098ec:	4618      	mov	r0, r3
 80098ee:	f7f6 fe41 	bl	8000574 <__aeabi_i2d>
 80098f2:	a327      	add	r3, pc, #156	; (adr r3, 8009990 <MOT_goSla+0x498>)
 80098f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f8:	f7f6 fea6 	bl	8000648 <__aeabi_dmul>
 80098fc:	4603      	mov	r3, r0
 80098fe:	460c      	mov	r4, r1
 8009900:	4618      	mov	r0, r3
 8009902:	4621      	mov	r1, r4
 8009904:	f7f7 f998 	bl	8000c38 <__aeabi_d2f>
 8009908:	4603      	mov	r3, r0
 800990a:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 800990c:	f107 030c 	add.w	r3, r7, #12
 8009910:	4618      	mov	r0, r3
 8009912:	f7fb ff0f 	bl	8005734 <CTRL_setData>

	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 8009916:	79fb      	ldrb	r3, [r7, #7]
 8009918:	f003 0301 	and.w	r3, r3, #1
 800991c:	b2db      	uxtb	r3, r3
 800991e:	2b00      	cmp	r3, #0
 8009920:	d13c      	bne.n	800999c <MOT_goSla+0x4a4>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) || ( Get_NowDist() < st_data.f_dist ) ){		// 
 8009922:	e00d      	b.n	8009940 <MOT_goSla+0x448>
			if( SYS_isOutOfCtrl() == TRUE ){
 8009924:	f7fd fcda 	bl	80072dc <SYS_isOutOfCtrl>
 8009928:	4603      	mov	r3, r0
 800992a:	2b00      	cmp	r3, #0
 800992c:	d008      	beq.n	8009940 <MOT_goSla+0x448>
				CTRL_stop();
 800992e:	f7fb fe75 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009932:	2000      	movs	r0, #0
 8009934:	f7fd fd08 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009938:	2001      	movs	r0, #1
 800993a:	f7fd fd05 	bl	8007348 <DCM_brakeMot>
				break;
 800993e:	e043      	b.n	80099c8 <MOT_goSla+0x4d0>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) || ( Get_NowDist() < st_data.f_dist ) ){		// 
 8009940:	f7fb fe12 	bl	8005568 <Get_NowAngle>
 8009944:	eeb0 7a40 	vmov.f32	s14, s0
 8009948:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800994c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009954:	dce6      	bgt.n	8009924 <MOT_goSla+0x42c>
 8009956:	f7fb fde9 	bl	800552c <Get_NowDist>
 800995a:	eeb0 7a40 	vmov.f32	s14, s0
 800995e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009962:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800996a:	d4db      	bmi.n	8009924 <MOT_goSla+0x42c>
 800996c:	e02c      	b.n	80099c8 <MOT_goSla+0x4d0>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) || ( Get_NowDist() < st_data.f_dist ) ){		// 
			if( SYS_isOutOfCtrl() == TRUE ){
 800996e:	f7fd fcb5 	bl	80072dc <SYS_isOutOfCtrl>
 8009972:	4603      	mov	r3, r0
 8009974:	2b00      	cmp	r3, #0
 8009976:	d011      	beq.n	800999c <MOT_goSla+0x4a4>
				CTRL_stop();
 8009978:	f7fb fe50 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800997c:	2000      	movs	r0, #0
 800997e:	f7fd fce3 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009982:	2001      	movs	r0, #1
 8009984:	f7fd fce0 	bl	8007348 <DCM_brakeMot>
				break;
 8009988:	e01e      	b.n	80099c8 <MOT_goSla+0x4d0>
 800998a:	bf00      	nop
 800998c:	f3af 8000 	nop.w
 8009990:	d2f1a9fc 	.word	0xd2f1a9fc
 8009994:	3f50624d 	.word	0x3f50624d
 8009998:	20000ef4 	.word	0x20000ef4
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) || ( Get_NowDist() < st_data.f_dist ) ){		// 
 800999c:	f7fb fde4 	bl	8005568 <Get_NowAngle>
 80099a0:	eeb0 7a40 	vmov.f32	s14, s0
 80099a4:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80099a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80099ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099b0:	d4dd      	bmi.n	800996e <MOT_goSla+0x476>
 80099b2:	f7fb fdbb 	bl	800552c <Get_NowDist>
 80099b6:	eeb0 7a40 	vmov.f32	s14, s0
 80099ba:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80099be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80099c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099c6:	d4d2      	bmi.n	800996e <MOT_goSla+0x476>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_DEC_SURA;
 80099c8:	230d      	movs	r3, #13
 80099ca:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 80099cc:	f04f 0300 	mov.w	r3, #0
 80099d0:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 80099d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099d4:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 80099d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099d8:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;
 80099da:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 80099de:	f7f6 fddb 	bl	8000598 <__aeabi_f2d>
 80099e2:	4604      	mov	r4, r0
 80099e4:	460d      	mov	r5, r1
 80099e6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	8adb      	ldrh	r3, [r3, #22]
 80099ee:	461a      	mov	r2, r3
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	8a9b      	ldrh	r3, [r3, #20]
 80099f4:	4413      	add	r3, r2
 80099f6:	ee07 3a90 	vmov	s15, r3
 80099fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a02:	ee17 0a90 	vmov	r0, s15
 8009a06:	f7f6 fdc7 	bl	8000598 <__aeabi_f2d>
 8009a0a:	a3c2      	add	r3, pc, #776	; (adr r3, 8009d14 <MOT_goSla+0x81c>)
 8009a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a10:	f7f6 fe1a 	bl	8000648 <__aeabi_dmul>
 8009a14:	4602      	mov	r2, r0
 8009a16:	460b      	mov	r3, r1
 8009a18:	4620      	mov	r0, r4
 8009a1a:	4629      	mov	r1, r5
 8009a1c:	f7f6 fc5e 	bl	80002dc <__adddf3>
 8009a20:	4603      	mov	r3, r0
 8009a22:	460c      	mov	r4, r1
 8009a24:	4618      	mov	r0, r3
 8009a26:	4621      	mov	r1, r4
 8009a28:	f7f7 f906 	bl	8000c38 <__aeabi_d2f>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;		// 
 8009a30:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009a34:	f7f6 fdb0 	bl	8000598 <__aeabi_f2d>
 8009a38:	4604      	mov	r4, r0
 8009a3a:	460d      	mov	r5, r1
 8009a3c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	8adb      	ldrh	r3, [r3, #22]
 8009a44:	461a      	mov	r2, r3
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	8a9b      	ldrh	r3, [r3, #20]
 8009a4a:	005b      	lsls	r3, r3, #1
 8009a4c:	4413      	add	r3, r2
 8009a4e:	ee07 3a90 	vmov	s15, r3
 8009a52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a5a:	ee17 0a90 	vmov	r0, s15
 8009a5e:	f7f6 fd9b 	bl	8000598 <__aeabi_f2d>
 8009a62:	a3ac      	add	r3, pc, #688	; (adr r3, 8009d14 <MOT_goSla+0x81c>)
 8009a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a68:	f7f6 fdee 	bl	8000648 <__aeabi_dmul>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	460b      	mov	r3, r1
 8009a70:	4620      	mov	r0, r4
 8009a72:	4629      	mov	r1, r5
 8009a74:	f7f6 fc32 	bl	80002dc <__adddf3>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	460c      	mov	r4, r1
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	4621      	mov	r1, r4
 8009a80:	f7f7 f8da 	bl	8000c38 <__aeabi_d2f>
 8009a84:	4603      	mov	r3, r0
 8009a86:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 8009a88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009a8a:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 8009a8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;				// 
 8009a90:	f04f 0300 	mov.w	r3, #0
 8009a94:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 8009a96:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009a98:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle;			// 
 8009a9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a9c:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time			= p_sla->us_accAngvelTime * 0.001;			// [msec]  [sec]
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	8a9b      	ldrh	r3, [r3, #20]
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7f6 fd66 	bl	8000574 <__aeabi_i2d>
 8009aa8:	a39a      	add	r3, pc, #616	; (adr r3, 8009d14 <MOT_goSla+0x81c>)
 8009aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aae:	f7f6 fdcb 	bl	8000648 <__aeabi_dmul>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	460c      	mov	r4, r1
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	4621      	mov	r1, r4
 8009aba:	f7f7 f8bd 	bl	8000c38 <__aeabi_d2f>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 8009ac2:	f107 030c 	add.w	r3, r7, #12
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7fb fe34 	bl	8005734 <CTRL_setData>
//	LED = LED_ALL_ON;
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 8009acc:	79fb      	ldrb	r3, [r7, #7]
 8009ace:	f003 0301 	and.w	r3, r3, #1
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d143      	bne.n	8009b60 <MOT_goSla+0x668>
		while( ( Get_NowAngle() > st_info.f_angle + 0.4 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009ad8:	e00d      	b.n	8009af6 <MOT_goSla+0x5fe>
			if( SYS_isOutOfCtrl() == TRUE ){
 8009ada:	f7fd fbff 	bl	80072dc <SYS_isOutOfCtrl>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d008      	beq.n	8009af6 <MOT_goSla+0x5fe>
				CTRL_stop();
 8009ae4:	f7fb fd9a 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009ae8:	2000      	movs	r0, #0
 8009aea:	f7fd fc2d 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009aee:	2001      	movs	r0, #1
 8009af0:	f7fd fc2a 	bl	8007348 <DCM_brakeMot>
				break;
 8009af4:	e05a      	b.n	8009bac <MOT_goSla+0x6b4>
		while( ( Get_NowAngle() > st_info.f_angle + 0.4 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009af6:	f7fb fd37 	bl	8005568 <Get_NowAngle>
 8009afa:	ee10 3a10 	vmov	r3, s0
 8009afe:	4618      	mov	r0, r3
 8009b00:	f7f6 fd4a 	bl	8000598 <__aeabi_f2d>
 8009b04:	4604      	mov	r4, r0
 8009b06:	460d      	mov	r5, r1
 8009b08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f7f6 fd44 	bl	8000598 <__aeabi_f2d>
 8009b10:	a382      	add	r3, pc, #520	; (adr r3, 8009d1c <MOT_goSla+0x824>)
 8009b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b16:	f7f6 fbe1 	bl	80002dc <__adddf3>
 8009b1a:	4602      	mov	r2, r0
 8009b1c:	460b      	mov	r3, r1
 8009b1e:	4620      	mov	r0, r4
 8009b20:	4629      	mov	r1, r5
 8009b22:	f7f7 f821 	bl	8000b68 <__aeabi_dcmpgt>
 8009b26:	4603      	mov	r3, r0
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d1d6      	bne.n	8009ada <MOT_goSla+0x5e2>
 8009b2c:	f7fb fcfe 	bl	800552c <Get_NowDist>
 8009b30:	eeb0 7a40 	vmov.f32	s14, s0
 8009b34:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009b38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b40:	d4cb      	bmi.n	8009ada <MOT_goSla+0x5e2>
 8009b42:	e033      	b.n	8009bac <MOT_goSla+0x6b4>

		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle - 0.4) || ( Get_NowDist() < st_data.f_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8009b44:	f7fd fbca 	bl	80072dc <SYS_isOutOfCtrl>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d008      	beq.n	8009b60 <MOT_goSla+0x668>
				CTRL_stop();
 8009b4e:	f7fb fd65 	bl	800561c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009b52:	2000      	movs	r0, #0
 8009b54:	f7fd fbf8 	bl	8007348 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009b58:	2001      	movs	r0, #1
 8009b5a:	f7fd fbf5 	bl	8007348 <DCM_brakeMot>
				break;
 8009b5e:	e025      	b.n	8009bac <MOT_goSla+0x6b4>
		while( ( Get_NowAngle() < st_info.f_angle - 0.4) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009b60:	f7fb fd02 	bl	8005568 <Get_NowAngle>
 8009b64:	ee10 3a10 	vmov	r3, s0
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f7f6 fd15 	bl	8000598 <__aeabi_f2d>
 8009b6e:	4604      	mov	r4, r0
 8009b70:	460d      	mov	r5, r1
 8009b72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009b74:	4618      	mov	r0, r3
 8009b76:	f7f6 fd0f 	bl	8000598 <__aeabi_f2d>
 8009b7a:	a368      	add	r3, pc, #416	; (adr r3, 8009d1c <MOT_goSla+0x824>)
 8009b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b80:	f7f6 fbaa 	bl	80002d8 <__aeabi_dsub>
 8009b84:	4602      	mov	r2, r0
 8009b86:	460b      	mov	r3, r1
 8009b88:	4620      	mov	r0, r4
 8009b8a:	4629      	mov	r1, r5
 8009b8c:	f7f6 ffce 	bl	8000b2c <__aeabi_dcmplt>
 8009b90:	4603      	mov	r3, r0
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d1d6      	bne.n	8009b44 <MOT_goSla+0x64c>
 8009b96:	f7fb fcc9 	bl	800552c <Get_NowDist>
 8009b9a:	eeb0 7a40 	vmov.f32	s14, s0
 8009b9e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009ba2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009baa:	d4cb      	bmi.n	8009b44 <MOT_goSla+0x64c>

//	LED_on(LED1);
	/* ------------------------ */
	/*    */
	/* ------------------------ */
	st_data.en_type			= CTRL_EXIT_SURA;
 8009bac:	230e      	movs	r3, #14
 8009bae:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 8009bb0:	f04f 0300 	mov.w	r3, #0
 8009bb4:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 8009bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bb8:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 8009bba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bbc:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;
 8009bbe:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009bc2:	f7f6 fce9 	bl	8000598 <__aeabi_f2d>
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	460d      	mov	r5, r1
 8009bca:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	8adb      	ldrh	r3, [r3, #22]
 8009bd2:	461a      	mov	r2, r3
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	8a9b      	ldrh	r3, [r3, #20]
 8009bd8:	005b      	lsls	r3, r3, #1
 8009bda:	4413      	add	r3, r2
 8009bdc:	ee07 3a90 	vmov	s15, r3
 8009be0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009be4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009be8:	ee17 0a90 	vmov	r0, s15
 8009bec:	f7f6 fcd4 	bl	8000598 <__aeabi_f2d>
 8009bf0:	a348      	add	r3, pc, #288	; (adr r3, 8009d14 <MOT_goSla+0x81c>)
 8009bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf6:	f7f6 fd27 	bl	8000648 <__aeabi_dmul>
 8009bfa:	4602      	mov	r2, r0
 8009bfc:	460b      	mov	r3, r1
 8009bfe:	4620      	mov	r0, r4
 8009c00:	4629      	mov	r1, r5
 8009c02:	f7f6 fb6b 	bl	80002dc <__adddf3>
 8009c06:	4603      	mov	r3, r0
 8009c08:	460c      	mov	r4, r1
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	4621      	mov	r1, r4
 8009c0e:	f7f7 f813 	bl	8000c38 <__aeabi_d2f>
 8009c12:	4603      	mov	r3, r0
 8009c14:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_escapeLen + f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;	// 
 8009c16:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8009c1a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009c1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009c22:	ee17 0a90 	vmov	r0, s15
 8009c26:	f7f6 fcb7 	bl	8000598 <__aeabi_f2d>
 8009c2a:	4604      	mov	r4, r0
 8009c2c:	460d      	mov	r5, r1
 8009c2e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	8adb      	ldrh	r3, [r3, #22]
 8009c36:	461a      	mov	r2, r3
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	8a9b      	ldrh	r3, [r3, #20]
 8009c3c:	005b      	lsls	r3, r3, #1
 8009c3e:	4413      	add	r3, r2
 8009c40:	ee07 3a90 	vmov	s15, r3
 8009c44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c4c:	ee17 0a90 	vmov	r0, s15
 8009c50:	f7f6 fca2 	bl	8000598 <__aeabi_f2d>
 8009c54:	a32f      	add	r3, pc, #188	; (adr r3, 8009d14 <MOT_goSla+0x81c>)
 8009c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c5a:	f7f6 fcf5 	bl	8000648 <__aeabi_dmul>
 8009c5e:	4602      	mov	r2, r0
 8009c60:	460b      	mov	r3, r1
 8009c62:	4620      	mov	r0, r4
 8009c64:	4629      	mov	r1, r5
 8009c66:	f7f6 fb39 	bl	80002dc <__adddf3>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	460c      	mov	r4, r1
 8009c6e:	4618      	mov	r0, r3
 8009c70:	4621      	mov	r1, r4
 8009c72:	f7f6 ffe1 	bl	8000c38 <__aeabi_d2f>
 8009c76:	4603      	mov	r3, r0
 8009c78:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 8009c7a:	f04f 0300 	mov.w	r3, #0
 8009c7e:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 8009c80:	f04f 0300 	mov.w	r3, #0
 8009c84:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;						// 
 8009c86:	f04f 0300 	mov.w	r3, #0
 8009c8a:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 8009c8c:	f04f 0300 	mov.w	r3, #0
 8009c90:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 8009c92:	f04f 0300 	mov.w	r3, #0
 8009c96:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						//  [sec]  
 8009c98:	f04f 0300 	mov.w	r3, #0
 8009c9c:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 8009c9e:	f107 030c 	add.w	r3, r7, #12
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7fb fd46 	bl	8005734 <CTRL_setData>
//	LED =LED_ALL_OFF;
	while( Get_NowDist() < ( st_data.f_dist - 0.01 ) ){	// 
 8009ca8:	e00d      	b.n	8009cc6 <MOT_goSla+0x7ce>
		if( SYS_isOutOfCtrl() == TRUE ){
 8009caa:	f7fd fb17 	bl	80072dc <SYS_isOutOfCtrl>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d008      	beq.n	8009cc6 <MOT_goSla+0x7ce>
			CTRL_stop();
 8009cb4:	f7fb fcb2 	bl	800561c <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 8009cb8:	2000      	movs	r0, #0
 8009cba:	f7fd fb45 	bl	8007348 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8009cbe:	2001      	movs	r0, #1
 8009cc0:	f7fd fb42 	bl	8007348 <DCM_brakeMot>
			break;
 8009cc4:	e01a      	b.n	8009cfc <MOT_goSla+0x804>
	while( Get_NowDist() < ( st_data.f_dist - 0.01 ) ){	// 
 8009cc6:	f7fb fc31 	bl	800552c <Get_NowDist>
 8009cca:	ee10 3a10 	vmov	r3, s0
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f7f6 fc62 	bl	8000598 <__aeabi_f2d>
 8009cd4:	4604      	mov	r4, r0
 8009cd6:	460d      	mov	r5, r1
 8009cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f7f6 fc5c 	bl	8000598 <__aeabi_f2d>
 8009ce0:	a310      	add	r3, pc, #64	; (adr r3, 8009d24 <MOT_goSla+0x82c>)
 8009ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce6:	f7f6 faf7 	bl	80002d8 <__aeabi_dsub>
 8009cea:	4602      	mov	r2, r0
 8009cec:	460b      	mov	r3, r1
 8009cee:	4620      	mov	r0, r4
 8009cf0:	4629      	mov	r1, r5
 8009cf2:	f7f6 ff1b 	bl	8000b2c <__aeabi_dcmplt>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1d6      	bne.n	8009caa <MOT_goSla+0x7b2>
		}				// 
	}
//	LED_off(LED1);
//	log_in(f_NowAngle);
	f_MotNowSpeed = st_info.f_now;			// 
 8009cfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009cfe:	4a04      	ldr	r2, [pc, #16]	; (8009d10 <MOT_goSla+0x818>)
 8009d00:	6013      	str	r3, [r2, #0]
//	LED =LED_ALL_OFF;
	GYRO_endErrChkAngle();					// 
 8009d02:	f7fd fe5f 	bl	80079c4 <GYRO_endErrChkAngle>

}
 8009d06:	bf00      	nop
 8009d08:	3788      	adds	r7, #136	; 0x88
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	20000290 	.word	0x20000290
 8009d14:	d2f1a9fc 	.word	0xd2f1a9fc
 8009d18:	3f50624d 	.word	0x3f50624d
 8009d1c:	9999999a 	.word	0x9999999a
 8009d20:	3fd99999 	.word	0x3fd99999
 8009d24:	47ae147b 	.word	0x47ae147b
 8009d28:	3f847ae1 	.word	0x3f847ae1

08009d2c <turntable>:

void turntable(void)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b08c      	sub	sp, #48	; 0x30
 8009d30:	af00      	add	r7, sp, #0
	stCTRL_DATA test;
		test.en_type = CTRL_CONST;
 8009d32:	2301      	movs	r3, #1
 8009d34:	703b      	strb	r3, [r7, #0]
		test.f_acc			= 0;						// 
 8009d36:	f04f 0300 	mov.w	r3, #0
 8009d3a:	60bb      	str	r3, [r7, #8]
		test.f_now			= 0;			// 
 8009d3c:	f04f 0300 	mov.w	r3, #0
 8009d40:	60fb      	str	r3, [r7, #12]
		test.f_trgt			= 0;			// 
 8009d42:	f04f 0300 	mov.w	r3, #0
 8009d46:	613b      	str	r3, [r7, #16]
		test.f_nowDist			= 0;
 8009d48:	f04f 0300 	mov.w	r3, #0
 8009d4c:	617b      	str	r3, [r7, #20]
		test.f_dist			= 0;
 8009d4e:	f04f 0300 	mov.w	r3, #0
 8009d52:	61bb      	str	r3, [r7, #24]
		test.f_accAngleS		= 0;						// 
 8009d54:	f04f 0300 	mov.w	r3, #0
 8009d58:	61fb      	str	r3, [r7, #28]
		test.f_nowAngleS		= GYRO_getSpeedErr();						// 
 8009d5a:	f7fd fd5d 	bl	8007818 <GYRO_getSpeedErr>
 8009d5e:	eef0 7a40 	vmov.f32	s15, s0
 8009d62:	edc7 7a08 	vstr	s15, [r7, #32]
		test.f_trgtAngleS		= 0;						// 
 8009d66:	f04f 0300 	mov.w	r3, #0
 8009d6a:	627b      	str	r3, [r7, #36]	; 0x24
		test.f_nowAngle			= GYRO_getNowAngle();						// 
 8009d6c:	f7fd fd96 	bl	800789c <GYRO_getNowAngle>
 8009d70:	eef0 7a40 	vmov.f32	s15, s0
 8009d74:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		test.f_angle			= 0;						// 
 8009d78:	f04f 0300 	mov.w	r3, #0
 8009d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
		test.f_time 			= 0;						//  [sec]  
 8009d7e:	f04f 0300 	mov.w	r3, #0
 8009d82:	607b      	str	r3, [r7, #4]

	CTRL_clrData();
 8009d84:	f7fb fc5a 	bl	800563c <CTRL_clrData>
	CTRL_setData(&test);
 8009d88:	463b      	mov	r3, r7
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f7fb fcd2 	bl	8005734 <CTRL_setData>
	DCM_staMotAll();									// ON
 8009d90:	f7fd fafe 	bl	8007390 <DCM_staMotAll>
	while( 1 ){	// 
		if ( SW_ON == SW_IsOn_0() ){
 8009d94:	f7f8 f946 	bl	8002024 <SW_IsOn_0>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b01      	cmp	r3, #1
 8009d9c:	d1fa      	bne.n	8009d94 <turntable+0x68>
			CTRL_stop();
 8009d9e:	f7fb fc3d 	bl	800561c <CTRL_stop>
			break;
 8009da2:	bf00      	nop
		}
	}
}
 8009da4:	bf00      	nop
 8009da6:	3730      	adds	r7, #48	; 0x30
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}

08009dac <MOT_getWallEdgeType>:
	bl_IsWallEdge = FALSE;			// 

}

enMOT_WALL_EDGE_TYPE MOT_getWallEdgeType( void )
{
 8009dac:	b480      	push	{r7}
 8009dae:	af00      	add	r7, sp, #0
	return en_WallEdge;
 8009db0:	4b03      	ldr	r3, [pc, #12]	; (8009dc0 <MOT_getWallEdgeType+0x14>)
 8009db2:	781b      	ldrb	r3, [r3, #0]
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr
 8009dbe:	bf00      	nop
 8009dc0:	2000029c 	.word	0x2000029c

08009dc4 <MOT_setWallEdge>:

void MOT_setWallEdge( bool bl_val )
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b083      	sub	sp, #12
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	4603      	mov	r3, r0
 8009dcc:	71fb      	strb	r3, [r7, #7]
	bl_IsWallEdge = bl_val;
 8009dce:	4a04      	ldr	r2, [pc, #16]	; (8009de0 <MOT_setWallEdge+0x1c>)
 8009dd0:	79fb      	ldrb	r3, [r7, #7]
 8009dd2:	7013      	strb	r3, [r2, #0]

}
 8009dd4:	bf00      	nop
 8009dd6:	370c      	adds	r7, #12
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr
 8009de0:	2000029d 	.word	0x2000029d

08009de4 <MOT_setWallEdgeDist>:

bool MOT_setWallEdgeDist( void )
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b082      	sub	sp, #8
 8009de8:	af00      	add	r7, sp, #0
	float f_addDist;

	/*  */
	if( ( bl_IsWallEdge == FALSE ) || ( en_WallEdge == MOT_WALL_EDGE_NONE ) ){		// 
 8009dea:	4b1b      	ldr	r3, [pc, #108]	; (8009e58 <MOT_setWallEdgeDist+0x74>)
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	f083 0301 	eor.w	r3, r3, #1
 8009df2:	b2db      	uxtb	r3, r3
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d103      	bne.n	8009e00 <MOT_setWallEdgeDist+0x1c>
 8009df8:	4b18      	ldr	r3, [pc, #96]	; (8009e5c <MOT_setWallEdgeDist+0x78>)
 8009dfa:	781b      	ldrb	r3, [r3, #0]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d101      	bne.n	8009e04 <MOT_setWallEdgeDist+0x20>

		return FALSE;
 8009e00:	2300      	movs	r3, #0
 8009e02:	e024      	b.n	8009e4e <MOT_setWallEdgeDist+0x6a>
	}

	f_addDist = Get_NowDist() + MOT_WALL_EDGE_DIST;		// 
 8009e04:	f7fb fb92 	bl	800552c <Get_NowDist>
 8009e08:	eeb0 7a40 	vmov.f32	s14, s0
 8009e0c:	eef3 7a0c 	vmov.f32	s15, #60	; 0x41e00000  28.0
 8009e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e14:	edc7 7a01 	vstr	s15, [r7, #4]

	/*  */
	if( f_addDist > st_Info.f_dist ){
 8009e18:	4b11      	ldr	r3, [pc, #68]	; (8009e60 <MOT_setWallEdgeDist+0x7c>)
 8009e1a:	edd3 7a06 	vldr	s15, [r3, #24]
 8009e1e:	ed97 7a01 	vldr	s14, [r7, #4]
 8009e22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e2a:	dd09      	ble.n	8009e40 <MOT_setWallEdgeDist+0x5c>

		f_WallEdgeAddDist = f_addDist - st_Info.f_dist;
 8009e2c:	4b0c      	ldr	r3, [pc, #48]	; (8009e60 <MOT_setWallEdgeDist+0x7c>)
 8009e2e:	edd3 7a06 	vldr	s15, [r3, #24]
 8009e32:	ed97 7a01 	vldr	s14, [r7, #4]
 8009e36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e3a:	4b0a      	ldr	r3, [pc, #40]	; (8009e64 <MOT_setWallEdgeDist+0x80>)
 8009e3c:	edc3 7a00 	vstr	s15, [r3]
	}

	/*  */
	en_WallEdge   = MOT_WALL_EDGE_NONE;		// 
 8009e40:	4b06      	ldr	r3, [pc, #24]	; (8009e5c <MOT_setWallEdgeDist+0x78>)
 8009e42:	2200      	movs	r2, #0
 8009e44:	701a      	strb	r2, [r3, #0]
	bl_IsWallEdge = FALSE;					// 
 8009e46:	4b04      	ldr	r3, [pc, #16]	; (8009e58 <MOT_setWallEdgeDist+0x74>)
 8009e48:	2200      	movs	r2, #0
 8009e4a:	701a      	strb	r2, [r3, #0]

	return TRUE;
 8009e4c:	2301      	movs	r3, #1
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3708      	adds	r7, #8
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}
 8009e56:	bf00      	nop
 8009e58:	2000029d 	.word	0x2000029d
 8009e5c:	2000029c 	.word	0x2000029c
 8009e60:	20000fac 	.word	0x20000fac
 8009e64:	200002a0 	.word	0x200002a0

08009e68 <MOT_setWallEdgeDist_LoopWait>:
bool MOT_setWallEdgeDist_LoopWait( void )
{
 8009e68:	b480      	push	{r7}
 8009e6a:	af00      	add	r7, sp, #0
	/*  */
	if( bl_IsWallEdge == FALSE ){		// 
 8009e6c:	4b08      	ldr	r3, [pc, #32]	; (8009e90 <MOT_setWallEdgeDist_LoopWait+0x28>)
 8009e6e:	781b      	ldrb	r3, [r3, #0]
 8009e70:	f083 0301 	eor.w	r3, r3, #1
 8009e74:	b2db      	uxtb	r3, r3
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d001      	beq.n	8009e7e <MOT_setWallEdgeDist_LoopWait+0x16>

		return FALSE;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	e003      	b.n	8009e86 <MOT_setWallEdgeDist_LoopWait+0x1e>
	}

	f_WallEdgeAddDist = MOT_WALL_EDGE_DIST;		// 
 8009e7e:	4b05      	ldr	r3, [pc, #20]	; (8009e94 <MOT_setWallEdgeDist_LoopWait+0x2c>)
 8009e80:	4a05      	ldr	r2, [pc, #20]	; (8009e98 <MOT_setWallEdgeDist_LoopWait+0x30>)
 8009e82:	601a      	str	r2, [r3, #0]

	return TRUE;
 8009e84:	2301      	movs	r3, #1
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8e:	4770      	bx	lr
 8009e90:	2000029d 	.word	0x2000029d
 8009e94:	200002a0 	.word	0x200002a0
 8009e98:	41e00000 	.word	0x41e00000

08009e9c <BAT_Pol>:

uint16_t	us_BatLvAve = 4095;							// AD


void BAT_Pol( void )
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	af00      	add	r7, sp, #0
	static uint16_t 	us_batLv[5] = { 4095, 4095, 4095, 4095, 4095 };
	static uint8_t		i = 0;

	us_batLv[4] = us_batLv[3];
 8009ea0:	4b2d      	ldr	r3, [pc, #180]	; (8009f58 <BAT_Pol+0xbc>)
 8009ea2:	88da      	ldrh	r2, [r3, #6]
 8009ea4:	4b2c      	ldr	r3, [pc, #176]	; (8009f58 <BAT_Pol+0xbc>)
 8009ea6:	811a      	strh	r2, [r3, #8]
	us_batLv[3] = us_batLv[2];
 8009ea8:	4b2b      	ldr	r3, [pc, #172]	; (8009f58 <BAT_Pol+0xbc>)
 8009eaa:	889a      	ldrh	r2, [r3, #4]
 8009eac:	4b2a      	ldr	r3, [pc, #168]	; (8009f58 <BAT_Pol+0xbc>)
 8009eae:	80da      	strh	r2, [r3, #6]
	us_batLv[2] = us_batLv[1];
 8009eb0:	4b29      	ldr	r3, [pc, #164]	; (8009f58 <BAT_Pol+0xbc>)
 8009eb2:	885a      	ldrh	r2, [r3, #2]
 8009eb4:	4b28      	ldr	r3, [pc, #160]	; (8009f58 <BAT_Pol+0xbc>)
 8009eb6:	809a      	strh	r2, [r3, #4]
	us_batLv[1] = us_batLv[0];
 8009eb8:	4b27      	ldr	r3, [pc, #156]	; (8009f58 <BAT_Pol+0xbc>)
 8009eba:	881a      	ldrh	r2, [r3, #0]
 8009ebc:	4b26      	ldr	r3, [pc, #152]	; (8009f58 <BAT_Pol+0xbc>)
 8009ebe:	805a      	strh	r2, [r3, #2]

	us_batLv[0] = GetBatVal();
 8009ec0:	f7f7 fc9c 	bl	80017fc <GetBatVal>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	4b23      	ldr	r3, [pc, #140]	; (8009f58 <BAT_Pol+0xbc>)
 8009eca:	801a      	strh	r2, [r3, #0]

	us_BatLvAve = ( us_batLv[0] + us_batLv[1] + us_batLv[2] + us_batLv[3] + us_batLv[4] ) / 5;
 8009ecc:	4b22      	ldr	r3, [pc, #136]	; (8009f58 <BAT_Pol+0xbc>)
 8009ece:	881b      	ldrh	r3, [r3, #0]
 8009ed0:	461a      	mov	r2, r3
 8009ed2:	4b21      	ldr	r3, [pc, #132]	; (8009f58 <BAT_Pol+0xbc>)
 8009ed4:	885b      	ldrh	r3, [r3, #2]
 8009ed6:	4413      	add	r3, r2
 8009ed8:	4a1f      	ldr	r2, [pc, #124]	; (8009f58 <BAT_Pol+0xbc>)
 8009eda:	8892      	ldrh	r2, [r2, #4]
 8009edc:	4413      	add	r3, r2
 8009ede:	4a1e      	ldr	r2, [pc, #120]	; (8009f58 <BAT_Pol+0xbc>)
 8009ee0:	88d2      	ldrh	r2, [r2, #6]
 8009ee2:	4413      	add	r3, r2
 8009ee4:	4a1c      	ldr	r2, [pc, #112]	; (8009f58 <BAT_Pol+0xbc>)
 8009ee6:	8912      	ldrh	r2, [r2, #8]
 8009ee8:	4413      	add	r3, r2
 8009eea:	4a1c      	ldr	r2, [pc, #112]	; (8009f5c <BAT_Pol+0xc0>)
 8009eec:	fb82 1203 	smull	r1, r2, r2, r3
 8009ef0:	1052      	asrs	r2, r2, #1
 8009ef2:	17db      	asrs	r3, r3, #31
 8009ef4:	1ad3      	subs	r3, r2, r3
 8009ef6:	b29a      	uxth	r2, r3
 8009ef8:	4b19      	ldr	r3, [pc, #100]	; (8009f60 <BAT_Pol+0xc4>)
 8009efa:	801a      	strh	r2, [r3, #0]


	if( us_BatLvAve < BAT_LOW ) {
 8009efc:	4b18      	ldr	r3, [pc, #96]	; (8009f60 <BAT_Pol+0xc4>)
 8009efe:	881b      	ldrh	r3, [r3, #0]
 8009f00:	f640 22a9 	movw	r2, #2729	; 0xaa9
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d803      	bhi.n	8009f10 <BAT_Pol+0x74>
		SetBatLED(0);
 8009f08:	2000      	movs	r0, #0
 8009f0a:	f7f8 f871 	bl	8001ff0 <SetBatLED>
		i++;
	}
	else{
		SetBatLED(1);
	}
}
 8009f0e:	e021      	b.n	8009f54 <BAT_Pol+0xb8>
	else if( us_BatLvAve < BAT_GOOD ) {
 8009f10:	4b13      	ldr	r3, [pc, #76]	; (8009f60 <BAT_Pol+0xc4>)
 8009f12:	881b      	ldrh	r3, [r3, #0]
 8009f14:	f640 32f3 	movw	r2, #3059	; 0xbf3
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d818      	bhi.n	8009f4e <BAT_Pol+0xb2>
		if( i>=100){
 8009f1c:	4b11      	ldr	r3, [pc, #68]	; (8009f64 <BAT_Pol+0xc8>)
 8009f1e:	781b      	ldrb	r3, [r3, #0]
 8009f20:	2b63      	cmp	r3, #99	; 0x63
 8009f22:	d906      	bls.n	8009f32 <BAT_Pol+0x96>
			SetBatLED(1);
 8009f24:	2001      	movs	r0, #1
 8009f26:	f7f8 f863 	bl	8001ff0 <SetBatLED>
			i=0;
 8009f2a:	4b0e      	ldr	r3, [pc, #56]	; (8009f64 <BAT_Pol+0xc8>)
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	701a      	strb	r2, [r3, #0]
 8009f30:	e006      	b.n	8009f40 <BAT_Pol+0xa4>
		else if(i>=50){
 8009f32:	4b0c      	ldr	r3, [pc, #48]	; (8009f64 <BAT_Pol+0xc8>)
 8009f34:	781b      	ldrb	r3, [r3, #0]
 8009f36:	2b31      	cmp	r3, #49	; 0x31
 8009f38:	d902      	bls.n	8009f40 <BAT_Pol+0xa4>
			SetBatLED(0);
 8009f3a:	2000      	movs	r0, #0
 8009f3c:	f7f8 f858 	bl	8001ff0 <SetBatLED>
		i++;
 8009f40:	4b08      	ldr	r3, [pc, #32]	; (8009f64 <BAT_Pol+0xc8>)
 8009f42:	781b      	ldrb	r3, [r3, #0]
 8009f44:	3301      	adds	r3, #1
 8009f46:	b2da      	uxtb	r2, r3
 8009f48:	4b06      	ldr	r3, [pc, #24]	; (8009f64 <BAT_Pol+0xc8>)
 8009f4a:	701a      	strb	r2, [r3, #0]
}
 8009f4c:	e002      	b.n	8009f54 <BAT_Pol+0xb8>
		SetBatLED(1);
 8009f4e:	2001      	movs	r0, #1
 8009f50:	f7f8 f84e 	bl	8001ff0 <SetBatLED>
}
 8009f54:	bf00      	nop
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	20000010 	.word	0x20000010
 8009f5c:	66666667 	.word	0x66666667
 8009f60:	2000000e 	.word	0x2000000e
 8009f64:	200002a4 	.word	0x200002a4

08009f68 <get_battLv>:

float get_battLv(void){
 8009f68:	b598      	push	{r3, r4, r7, lr}
 8009f6a:	af00      	add	r7, sp, #0
	return (float)us_BatLvAve*(1.990+1.005)/1.990/4095.000*3.300;
 8009f6c:	4b22      	ldr	r3, [pc, #136]	; (8009ff8 <get_battLv+0x90>)
 8009f6e:	881b      	ldrh	r3, [r3, #0]
 8009f70:	ee07 3a90 	vmov	s15, r3
 8009f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f78:	ee17 0a90 	vmov	r0, s15
 8009f7c:	f7f6 fb0c 	bl	8000598 <__aeabi_f2d>
 8009f80:	a315      	add	r3, pc, #84	; (adr r3, 8009fd8 <get_battLv+0x70>)
 8009f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f86:	f7f6 fb5f 	bl	8000648 <__aeabi_dmul>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	460c      	mov	r4, r1
 8009f8e:	4618      	mov	r0, r3
 8009f90:	4621      	mov	r1, r4
 8009f92:	a313      	add	r3, pc, #76	; (adr r3, 8009fe0 <get_battLv+0x78>)
 8009f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f98:	f7f6 fc80 	bl	800089c <__aeabi_ddiv>
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	460c      	mov	r4, r1
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	4621      	mov	r1, r4
 8009fa4:	a310      	add	r3, pc, #64	; (adr r3, 8009fe8 <get_battLv+0x80>)
 8009fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009faa:	f7f6 fc77 	bl	800089c <__aeabi_ddiv>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	460c      	mov	r4, r1
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	4621      	mov	r1, r4
 8009fb6:	a30e      	add	r3, pc, #56	; (adr r3, 8009ff0 <get_battLv+0x88>)
 8009fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fbc:	f7f6 fb44 	bl	8000648 <__aeabi_dmul>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	460c      	mov	r4, r1
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	4621      	mov	r1, r4
 8009fc8:	f7f6 fe36 	bl	8000c38 <__aeabi_d2f>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	ee07 3a90 	vmov	s15, r3
}
 8009fd2:	eeb0 0a67 	vmov.f32	s0, s15
 8009fd6:	bd98      	pop	{r3, r4, r7, pc}
 8009fd8:	8f5c28f6 	.word	0x8f5c28f6
 8009fdc:	4007f5c2 	.word	0x4007f5c2
 8009fe0:	3d70a3d7 	.word	0x3d70a3d7
 8009fe4:	3fffd70a 	.word	0x3fffd70a
 8009fe8:	00000000 	.word	0x00000000
 8009fec:	40affe00 	.word	0x40affe00
 8009ff0:	66666666 	.word	0x66666666
 8009ff4:	400a6666 	.word	0x400a6666
 8009ff8:	2000000e 	.word	0x2000000e

08009ffc <DIST_init>:
stDIST_SEN		st_sen[DIST_SEN_NUM];					// 
stDIST_FRONT_SEN		st_senF[DIST_SEN_NUM];


void DIST_init( void )
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	af00      	add	r7, sp, #0
	memset( st_sen, 0, sizeof(st_sen) );				// ()
 800a000:	2238      	movs	r2, #56	; 0x38
 800a002:	2100      	movs	r1, #0
 800a004:	4823      	ldr	r0, [pc, #140]	; (800a094 <DIST_init+0x98>)
 800a006:	f003 fc92 	bl	800d92e <memset>
	st_sen[DIST_SEN_R_FRONT].s_ref       = R_FRONT_REF;
 800a00a:	4b22      	ldr	r3, [pc, #136]	; (800a094 <DIST_init+0x98>)
 800a00c:	f44f 7287 	mov.w	r2, #270	; 0x10e
 800a010:	80da      	strh	r2, [r3, #6]
	st_sen[DIST_SEN_L_FRONT].s_ref       = L_FRONT_REF;
 800a012:	4b20      	ldr	r3, [pc, #128]	; (800a094 <DIST_init+0x98>)
 800a014:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a018:	829a      	strh	r2, [r3, #20]
	st_sen[DIST_SEN_R_SIDE].s_ref        = R_SIDE_REF;
 800a01a:	4b1e      	ldr	r3, [pc, #120]	; (800a094 <DIST_init+0x98>)
 800a01c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a020:	845a      	strh	r2, [r3, #34]	; 0x22
	st_sen[DIST_SEN_L_SIDE].s_ref        = L_SIDE_REF;
 800a022:	4b1c      	ldr	r3, [pc, #112]	; (800a094 <DIST_init+0x98>)
 800a024:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a028:	861a      	strh	r2, [r3, #48]	; 0x30
	st_sen[DIST_SEN_R_FRONT].s_limit     = R_FRONT_WALL;
 800a02a:	4b1a      	ldr	r3, [pc, #104]	; (800a094 <DIST_init+0x98>)
 800a02c:	f640 52ac 	movw	r2, #3500	; 0xdac
 800a030:	809a      	strh	r2, [r3, #4]
	st_sen[DIST_SEN_L_FRONT].s_limit     = L_FRONT_WALL;
 800a032:	4b18      	ldr	r3, [pc, #96]	; (800a094 <DIST_init+0x98>)
 800a034:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a038:	825a      	strh	r2, [r3, #18]
	st_sen[DIST_SEN_R_SIDE].s_limit      = R_SIDE_WALL;
 800a03a:	4b16      	ldr	r3, [pc, #88]	; (800a094 <DIST_init+0x98>)
 800a03c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a040:	841a      	strh	r2, [r3, #32]
	st_sen[DIST_SEN_L_SIDE].s_limit      = L_SIDE_WALL;
 800a042:	4b14      	ldr	r3, [pc, #80]	; (800a094 <DIST_init+0x98>)
 800a044:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a048:	85da      	strh	r2, [r3, #46]	; 0x2e
	st_senF[DIST_SEN_R_FRONT].s_skewErr1	= R_FRONT_SKEW_ERR1;
 800a04a:	4b13      	ldr	r3, [pc, #76]	; (800a098 <DIST_init+0x9c>)
 800a04c:	2250      	movs	r2, #80	; 0x50
 800a04e:	805a      	strh	r2, [r3, #2]
	st_senF[DIST_SEN_L_FRONT].s_skewErr1	= L_FRONT_SKEW_ERR1;
 800a050:	4b11      	ldr	r3, [pc, #68]	; (800a098 <DIST_init+0x9c>)
 800a052:	2246      	movs	r2, #70	; 0x46
 800a054:	815a      	strh	r2, [r3, #10]
	st_senF[DIST_SEN_R_FRONT].s_skewErr2	= R_FRONT_SKEW_ERR2;
 800a056:	4b10      	ldr	r3, [pc, #64]	; (800a098 <DIST_init+0x9c>)
 800a058:	22c0      	movs	r2, #192	; 0xc0
 800a05a:	809a      	strh	r2, [r3, #4]
	st_senF[DIST_SEN_L_FRONT].s_skewErr2	= L_FRONT_SKEW_ERR2;
 800a05c:	4b0e      	ldr	r3, [pc, #56]	; (800a098 <DIST_init+0x9c>)
 800a05e:	22a0      	movs	r2, #160	; 0xa0
 800a060:	819a      	strh	r2, [r3, #12]
	st_senF[DIST_SEN_R_FRONT].s_skewErr3	= R_FRONT_SKEW_ERR3;
 800a062:	4b0d      	ldr	r3, [pc, #52]	; (800a098 <DIST_init+0x9c>)
 800a064:	22fa      	movs	r2, #250	; 0xfa
 800a066:	80da      	strh	r2, [r3, #6]
	st_senF[DIST_SEN_L_FRONT].s_skewErr3	= L_FRONT_SKEW_ERR3;
 800a068:	4b0b      	ldr	r3, [pc, #44]	; (800a098 <DIST_init+0x9c>)
 800a06a:	22fa      	movs	r2, #250	; 0xfa
 800a06c:	81da      	strh	r2, [r3, #14]
	st_sen[DIST_SEN_R_FRONT].s_noCtrl = R_FRONT_NOCTRL;
 800a06e:	4b09      	ldr	r3, [pc, #36]	; (800a094 <DIST_init+0x98>)
 800a070:	f640 52ac 	movw	r2, #3500	; 0xdac
 800a074:	819a      	strh	r2, [r3, #12]
	st_sen[DIST_SEN_L_FRONT].s_noCtrl = L_FRONT_NOCTRL;
 800a076:	4b07      	ldr	r3, [pc, #28]	; (800a094 <DIST_init+0x98>)
 800a078:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a07c:	835a      	strh	r2, [r3, #26]
	st_sen[DIST_SEN_R_FRONT].s_ctrl = R_FRONT_CTRL;
 800a07e:	4b05      	ldr	r3, [pc, #20]	; (800a094 <DIST_init+0x98>)
 800a080:	f640 52ac 	movw	r2, #3500	; 0xdac
 800a084:	815a      	strh	r2, [r3, #10]
	st_sen[DIST_SEN_L_FRONT].s_ctrl = L_FRONT_CTRL;
 800a086:	4b03      	ldr	r3, [pc, #12]	; (800a094 <DIST_init+0x98>)
 800a088:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a08c:	831a      	strh	r2, [r3, #24]

}
 800a08e:	bf00      	nop
 800a090:	bd80      	pop	{r7, pc}
 800a092:	bf00      	nop
 800a094:	20001010 	.word	0x20001010
 800a098:	20000ff0 	.word	0x20000ff0

0800a09c <DIST_getNowVal>:

int16_t DIST_getNowVal( enDIST_SEN_ID en_id )
{
 800a09c:	b480      	push	{r7}
 800a09e:	b083      	sub	sp, #12
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	71fb      	strb	r3, [r7, #7]
	return st_sen[en_id].s_now;
 800a0a6:	79fa      	ldrb	r2, [r7, #7]
 800a0a8:	4906      	ldr	r1, [pc, #24]	; (800a0c4 <DIST_getNowVal+0x28>)
 800a0aa:	4613      	mov	r3, r2
 800a0ac:	00db      	lsls	r3, r3, #3
 800a0ae:	1a9b      	subs	r3, r3, r2
 800a0b0:	005b      	lsls	r3, r3, #1
 800a0b2:	440b      	add	r3, r1
 800a0b4:	881b      	ldrh	r3, [r3, #0]
 800a0b6:	b21b      	sxth	r3, r3
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	370c      	adds	r7, #12
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr
 800a0c4:	20001010 	.word	0x20001010

0800a0c8 <DIST_getErr>:


void DIST_getErr( int32_t* p_err )
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b085      	sub	sp, #20
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
	volatile int16_t	s_threshold_R = 0;		// 
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	81bb      	strh	r3, [r7, #12]
	volatile int16_t	s_threshold_L = 0;		// 
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	817b      	strh	r3, [r7, #10]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_old;
 800a0d8:	4b55      	ldr	r3, [pc, #340]	; (800a230 <DIST_getErr+0x168>)
 800a0da:	8b9a      	ldrh	r2, [r3, #28]
 800a0dc:	4b54      	ldr	r3, [pc, #336]	; (800a230 <DIST_getErr+0x168>)
 800a0de:	8bdb      	ldrh	r3, [r3, #30]
 800a0e0:	1ad3      	subs	r3, r2, r3
 800a0e2:	b29b      	uxth	r3, r3
 800a0e4:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800a0e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a0ea:	f113 0f96 	cmn.w	r3, #150	; 0x96
 800a0ee:	db03      	blt.n	800a0f8 <DIST_getErr+0x30>
 800a0f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a0f4:	2b96      	cmp	r3, #150	; 0x96
 800a0f6:	dd06      	ble.n	800a106 <DIST_getErr+0x3e>
	){
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_ref + DIST_REF_UP;		// 
 800a0f8:	4b4d      	ldr	r3, [pc, #308]	; (800a230 <DIST_getErr+0x168>)
 800a0fa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800a0fc:	3305      	adds	r3, #5
 800a0fe:	b29b      	uxth	r3, r3
 800a100:	b21b      	sxth	r3, r3
 800a102:	81bb      	strh	r3, [r7, #12]
 800a104:	e003      	b.n	800a10e <DIST_getErr+0x46>
	}
	else{
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_limit;		// 
 800a106:	4b4a      	ldr	r3, [pc, #296]	; (800a230 <DIST_getErr+0x168>)
 800a108:	8c1b      	ldrh	r3, [r3, #32]
 800a10a:	b21b      	sxth	r3, r3
 800a10c:	81bb      	strh	r3, [r7, #12]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_L_SIDE].s_now - st_sen[DIST_SEN_L_SIDE].s_old;
 800a10e:	4b48      	ldr	r3, [pc, #288]	; (800a230 <DIST_getErr+0x168>)
 800a110:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a112:	4b47      	ldr	r3, [pc, #284]	; (800a230 <DIST_getErr+0x168>)
 800a114:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a116:	1ad3      	subs	r3, r2, r3
 800a118:	b29b      	uxth	r3, r3
 800a11a:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800a11c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a120:	f113 0f96 	cmn.w	r3, #150	; 0x96
 800a124:	db03      	blt.n	800a12e <DIST_getErr+0x66>
 800a126:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a12a:	2b96      	cmp	r3, #150	; 0x96
 800a12c:	dd06      	ble.n	800a13c <DIST_getErr+0x74>
	){
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_ref + DIST_REF_UP;		// 
 800a12e:	4b40      	ldr	r3, [pc, #256]	; (800a230 <DIST_getErr+0x168>)
 800a130:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a132:	3305      	adds	r3, #5
 800a134:	b29b      	uxth	r3, r3
 800a136:	b21b      	sxth	r3, r3
 800a138:	817b      	strh	r3, [r7, #10]
 800a13a:	e003      	b.n	800a144 <DIST_getErr+0x7c>
	}
	else{
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_limit;		// 
 800a13c:	4b3c      	ldr	r3, [pc, #240]	; (800a230 <DIST_getErr+0x168>)
 800a13e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a140:	b21b      	sxth	r3, r3
 800a142:	817b      	strh	r3, [r7, #10]
	}

	/* ------------ */
	/*    */
	/* ------------ */
	*p_err = 0;		// 
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2200      	movs	r2, #0
 800a148:	601a      	str	r2, [r3, #0]

	/*  */
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800a14a:	4b39      	ldr	r3, [pc, #228]	; (800a230 <DIST_getErr+0x168>)
 800a14c:	881a      	ldrh	r2, [r3, #0]
 800a14e:	4b38      	ldr	r3, [pc, #224]	; (800a230 <DIST_getErr+0x168>)
 800a150:	899b      	ldrh	r3, [r3, #12]
 800a152:	429a      	cmp	r2, r3
 800a154:	d909      	bls.n	800a16a <DIST_getErr+0xa2>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_noCtrl )
 800a156:	4b36      	ldr	r3, [pc, #216]	; (800a230 <DIST_getErr+0x168>)
 800a158:	89da      	ldrh	r2, [r3, #14]
 800a15a:	4b35      	ldr	r3, [pc, #212]	; (800a230 <DIST_getErr+0x168>)
 800a15c:	8b5b      	ldrh	r3, [r3, #26]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800a15e:	429a      	cmp	r2, r3
 800a160:	d903      	bls.n	800a16a <DIST_getErr+0xa2>
	){
//		printf("[Val]%6d  	\n\r", *p_err);
		*p_err = 0;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2200      	movs	r2, #0
 800a166:	601a      	str	r2, [r3, #0]
 800a168:	e05b      	b.n	800a222 <DIST_getErr+0x15a>
	}
	/*  */
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800a16a:	4b31      	ldr	r3, [pc, #196]	; (800a230 <DIST_getErr+0x168>)
 800a16c:	881a      	ldrh	r2, [r3, #0]
 800a16e:	4b30      	ldr	r3, [pc, #192]	; (800a230 <DIST_getErr+0x168>)
 800a170:	895b      	ldrh	r3, [r3, #10]
 800a172:	429a      	cmp	r2, r3
 800a174:	d915      	bls.n	800a1a2 <DIST_getErr+0xda>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_ctrl )
 800a176:	4b2e      	ldr	r3, [pc, #184]	; (800a230 <DIST_getErr+0x168>)
 800a178:	89da      	ldrh	r2, [r3, #14]
 800a17a:	4b2d      	ldr	r3, [pc, #180]	; (800a230 <DIST_getErr+0x168>)
 800a17c:	8b1b      	ldrh	r3, [r3, #24]
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800a17e:	429a      	cmp	r2, r3
 800a180:	d90f      	bls.n	800a1a2 <DIST_getErr+0xda>
	){
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800a182:	4b2b      	ldr	r3, [pc, #172]	; (800a230 <DIST_getErr+0x168>)
 800a184:	89db      	ldrh	r3, [r3, #14]
 800a186:	461a      	mov	r2, r3
 800a188:	4b29      	ldr	r3, [pc, #164]	; (800a230 <DIST_getErr+0x168>)
 800a18a:	8a9b      	ldrh	r3, [r3, #20]
 800a18c:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_R_FRONT].s_now - st_sen[DIST_SEN_R_FRONT].s_ref );
 800a18e:	4b28      	ldr	r3, [pc, #160]	; (800a230 <DIST_getErr+0x168>)
 800a190:	881b      	ldrh	r3, [r3, #0]
 800a192:	4619      	mov	r1, r3
 800a194:	4b26      	ldr	r3, [pc, #152]	; (800a230 <DIST_getErr+0x168>)
 800a196:	88db      	ldrh	r3, [r3, #6]
 800a198:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800a19a:	1ad2      	subs	r2, r2, r3
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	601a      	str	r2, [r3, #0]
 800a1a0:	e03f      	b.n	800a222 <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( ( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ) && ( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now )
 800a1a2:	89bb      	ldrh	r3, [r7, #12]
 800a1a4:	b21b      	sxth	r3, r3
 800a1a6:	461a      	mov	r2, r3
 800a1a8:	4b21      	ldr	r3, [pc, #132]	; (800a230 <DIST_getErr+0x168>)
 800a1aa:	8b9b      	ldrh	r3, [r3, #28]
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	da16      	bge.n	800a1de <DIST_getErr+0x116>
 800a1b0:	897b      	ldrh	r3, [r7, #10]
 800a1b2:	b21b      	sxth	r3, r3
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	4b1e      	ldr	r3, [pc, #120]	; (800a230 <DIST_getErr+0x168>)
 800a1b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a1ba:	429a      	cmp	r2, r3
 800a1bc:	da0f      	bge.n	800a1de <DIST_getErr+0x116>
	){
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800a1be:	4b1c      	ldr	r3, [pc, #112]	; (800a230 <DIST_getErr+0x168>)
 800a1c0:	8b9b      	ldrh	r3, [r3, #28]
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	4b1a      	ldr	r3, [pc, #104]	; (800a230 <DIST_getErr+0x168>)
 800a1c6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800a1c8:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now );
 800a1ca:	4b19      	ldr	r3, [pc, #100]	; (800a230 <DIST_getErr+0x168>)
 800a1cc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a1ce:	4619      	mov	r1, r3
 800a1d0:	4b17      	ldr	r3, [pc, #92]	; (800a230 <DIST_getErr+0x168>)
 800a1d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a1d4:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800a1d6:	441a      	add	r2, r3
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	601a      	str	r2, [r3, #0]
 800a1dc:	e021      	b.n	800a222 <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ){
 800a1de:	89bb      	ldrh	r3, [r7, #12]
 800a1e0:	b21b      	sxth	r3, r3
 800a1e2:	461a      	mov	r2, r3
 800a1e4:	4b12      	ldr	r3, [pc, #72]	; (800a230 <DIST_getErr+0x168>)
 800a1e6:	8b9b      	ldrh	r3, [r3, #28]
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	da09      	bge.n	800a200 <DIST_getErr+0x138>
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) * 2;
 800a1ec:	4b10      	ldr	r3, [pc, #64]	; (800a230 <DIST_getErr+0x168>)
 800a1ee:	8b9b      	ldrh	r3, [r3, #28]
 800a1f0:	461a      	mov	r2, r3
 800a1f2:	4b0f      	ldr	r3, [pc, #60]	; (800a230 <DIST_getErr+0x168>)
 800a1f4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800a1f6:	1ad3      	subs	r3, r2, r3
 800a1f8:	005a      	lsls	r2, r3, #1
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	601a      	str	r2, [r3, #0]
	/*  */
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
//		printf("[Val]%6d  	\n\r", *p_err);
	}
}
 800a1fe:	e010      	b.n	800a222 <DIST_getErr+0x15a>
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
 800a200:	897b      	ldrh	r3, [r7, #10]
 800a202:	b21b      	sxth	r3, r3
 800a204:	461a      	mov	r2, r3
 800a206:	4b0a      	ldr	r3, [pc, #40]	; (800a230 <DIST_getErr+0x168>)
 800a208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a20a:	429a      	cmp	r2, r3
 800a20c:	da09      	bge.n	800a222 <DIST_getErr+0x15a>
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
 800a20e:	4b08      	ldr	r3, [pc, #32]	; (800a230 <DIST_getErr+0x168>)
 800a210:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a212:	461a      	mov	r2, r3
 800a214:	4b06      	ldr	r3, [pc, #24]	; (800a230 <DIST_getErr+0x168>)
 800a216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a218:	1ad3      	subs	r3, r2, r3
 800a21a:	005a      	lsls	r2, r3, #1
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	601a      	str	r2, [r3, #0]
}
 800a220:	e7ff      	b.n	800a222 <DIST_getErr+0x15a>
 800a222:	bf00      	nop
 800a224:	3714      	adds	r7, #20
 800a226:	46bd      	mov	sp, r7
 800a228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22c:	4770      	bx	lr
 800a22e:	bf00      	nop
 800a230:	20001010 	.word	0x20001010

0800a234 <DIST_getErrSkew>:

void DIST_getErrSkew( int32_t* p_err )
{
 800a234:	b480      	push	{r7}
 800a236:	b083      	sub	sp, #12
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
	*p_err =0;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	601a      	str	r2, [r3, #0]

	/*  */
	if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr3 ){
 800a242:	4b22      	ldr	r3, [pc, #136]	; (800a2cc <DIST_getErrSkew+0x98>)
 800a244:	881a      	ldrh	r2, [r3, #0]
 800a246:	4b22      	ldr	r3, [pc, #136]	; (800a2d0 <DIST_getErrSkew+0x9c>)
 800a248:	88db      	ldrh	r3, [r3, #6]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d904      	bls.n	800a258 <DIST_getErrSkew+0x24>
		*p_err = 300;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a254:	601a      	str	r2, [r3, #0]
//		printf("  [NOW]%d > [ERR1]%d", st_sen[DIST_SEN_L_FRONT].s_now, st_senF[DIST_SEN_L_FRONT].s_skewErr1 );
	}
	else{
	}

}
 800a256:	e032      	b.n	800a2be <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr3 ){
 800a258:	4b1c      	ldr	r3, [pc, #112]	; (800a2cc <DIST_getErrSkew+0x98>)
 800a25a:	89da      	ldrh	r2, [r3, #14]
 800a25c:	4b1c      	ldr	r3, [pc, #112]	; (800a2d0 <DIST_getErrSkew+0x9c>)
 800a25e:	89db      	ldrh	r3, [r3, #14]
 800a260:	429a      	cmp	r2, r3
 800a262:	d903      	bls.n	800a26c <DIST_getErrSkew+0x38>
		*p_err = -300;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	4a1b      	ldr	r2, [pc, #108]	; (800a2d4 <DIST_getErrSkew+0xa0>)
 800a268:	601a      	str	r2, [r3, #0]
}
 800a26a:	e028      	b.n	800a2be <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr2 ){
 800a26c:	4b17      	ldr	r3, [pc, #92]	; (800a2cc <DIST_getErrSkew+0x98>)
 800a26e:	881a      	ldrh	r2, [r3, #0]
 800a270:	4b17      	ldr	r3, [pc, #92]	; (800a2d0 <DIST_getErrSkew+0x9c>)
 800a272:	889b      	ldrh	r3, [r3, #4]
 800a274:	429a      	cmp	r2, r3
 800a276:	d903      	bls.n	800a280 <DIST_getErrSkew+0x4c>
		*p_err = 200;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	22c8      	movs	r2, #200	; 0xc8
 800a27c:	601a      	str	r2, [r3, #0]
}
 800a27e:	e01e      	b.n	800a2be <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr2 ){
 800a280:	4b12      	ldr	r3, [pc, #72]	; (800a2cc <DIST_getErrSkew+0x98>)
 800a282:	89da      	ldrh	r2, [r3, #14]
 800a284:	4b12      	ldr	r3, [pc, #72]	; (800a2d0 <DIST_getErrSkew+0x9c>)
 800a286:	899b      	ldrh	r3, [r3, #12]
 800a288:	429a      	cmp	r2, r3
 800a28a:	d904      	bls.n	800a296 <DIST_getErrSkew+0x62>
		*p_err = -200;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f06f 02c7 	mvn.w	r2, #199	; 0xc7
 800a292:	601a      	str	r2, [r3, #0]
}
 800a294:	e013      	b.n	800a2be <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr1 ){
 800a296:	4b0d      	ldr	r3, [pc, #52]	; (800a2cc <DIST_getErrSkew+0x98>)
 800a298:	881a      	ldrh	r2, [r3, #0]
 800a29a:	4b0d      	ldr	r3, [pc, #52]	; (800a2d0 <DIST_getErrSkew+0x9c>)
 800a29c:	885b      	ldrh	r3, [r3, #2]
 800a29e:	429a      	cmp	r2, r3
 800a2a0:	d903      	bls.n	800a2aa <DIST_getErrSkew+0x76>
		*p_err = 100;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2264      	movs	r2, #100	; 0x64
 800a2a6:	601a      	str	r2, [r3, #0]
}
 800a2a8:	e009      	b.n	800a2be <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr1 ){
 800a2aa:	4b08      	ldr	r3, [pc, #32]	; (800a2cc <DIST_getErrSkew+0x98>)
 800a2ac:	89da      	ldrh	r2, [r3, #14]
 800a2ae:	4b08      	ldr	r3, [pc, #32]	; (800a2d0 <DIST_getErrSkew+0x9c>)
 800a2b0:	895b      	ldrh	r3, [r3, #10]
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d903      	bls.n	800a2be <DIST_getErrSkew+0x8a>
		*p_err = -100;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800a2bc:	601a      	str	r2, [r3, #0]
}
 800a2be:	bf00      	nop
 800a2c0:	370c      	adds	r7, #12
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c8:	4770      	bx	lr
 800a2ca:	bf00      	nop
 800a2cc:	20001010 	.word	0x20001010
 800a2d0:	20000ff0 	.word	0x20000ff0
 800a2d4:	fffffed4 	.word	0xfffffed4

0800a2d8 <DIST_Pol_FL>:

void DIST_Pol_FL( void )
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_L_FRONT].s_offset = GetSensor_FL();
 800a2de:	f7f7 fa0d 	bl	80016fc <GetSensor_FL>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	461a      	mov	r2, r3
 800a2e6:	4b13      	ldr	r3, [pc, #76]	; (800a334 <DIST_Pol_FL+0x5c>)
 800a2e8:	82da      	strh	r2, [r3, #22]

	Set_SenFL(1);
 800a2ea:	2001      	movs	r0, #1
 800a2ec:	f7f7 feb2 	bl	8002054 <Set_SenFL>

	for(uint16_t i=0;i<400;i++);
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	80fb      	strh	r3, [r7, #6]
 800a2f4:	e002      	b.n	800a2fc <DIST_Pol_FL+0x24>
 800a2f6:	88fb      	ldrh	r3, [r7, #6]
 800a2f8:	3301      	adds	r3, #1
 800a2fa:	80fb      	strh	r3, [r7, #6]
 800a2fc:	88fb      	ldrh	r3, [r7, #6]
 800a2fe:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800a302:	d3f8      	bcc.n	800a2f6 <DIST_Pol_FL+0x1e>

	st_sen[DIST_SEN_L_FRONT].s_old = st_sen[DIST_SEN_L_FRONT].s_now;
 800a304:	4b0b      	ldr	r3, [pc, #44]	; (800a334 <DIST_Pol_FL+0x5c>)
 800a306:	89da      	ldrh	r2, [r3, #14]
 800a308:	4b0a      	ldr	r3, [pc, #40]	; (800a334 <DIST_Pol_FL+0x5c>)
 800a30a:	821a      	strh	r2, [r3, #16]
	st_sen[DIST_SEN_L_FRONT].s_now = GetSensor_FL()- st_sen[DIST_SEN_L_FRONT].s_offset;
 800a30c:	f7f7 f9f6 	bl	80016fc <GetSensor_FL>
 800a310:	4603      	mov	r3, r0
 800a312:	461a      	mov	r2, r3
 800a314:	4b07      	ldr	r3, [pc, #28]	; (800a334 <DIST_Pol_FL+0x5c>)
 800a316:	8adb      	ldrh	r3, [r3, #22]
 800a318:	1ad3      	subs	r3, r2, r3
 800a31a:	b29a      	uxth	r2, r3
 800a31c:	4b05      	ldr	r3, [pc, #20]	; (800a334 <DIST_Pol_FL+0x5c>)
 800a31e:	81da      	strh	r2, [r3, #14]
	ADC3_clearEOS();
 800a320:	f7f7 fa04 	bl	800172c <ADC3_clearEOS>

	Set_SenFL(0);
 800a324:	2000      	movs	r0, #0
 800a326:	f7f7 fe95 	bl	8002054 <Set_SenFL>
}
 800a32a:	bf00      	nop
 800a32c:	3708      	adds	r7, #8
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}
 800a332:	bf00      	nop
 800a334:	20001010 	.word	0x20001010

0800a338 <DIST_Pol_FR>:

void DIST_Pol_FR( void )
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b082      	sub	sp, #8
 800a33c:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_FRONT].s_offset = GetSensor_FR();
 800a33e:	f7f7 fa43 	bl	80017c8 <GetSensor_FR>
 800a342:	4603      	mov	r3, r0
 800a344:	461a      	mov	r2, r3
 800a346:	4b13      	ldr	r3, [pc, #76]	; (800a394 <DIST_Pol_FR+0x5c>)
 800a348:	811a      	strh	r2, [r3, #8]

	Set_SenFR(1);
 800a34a:	2001      	movs	r0, #1
 800a34c:	f7f7 feca 	bl	80020e4 <Set_SenFR>

	for(uint16_t i=0;i<400;i++);
 800a350:	2300      	movs	r3, #0
 800a352:	80fb      	strh	r3, [r7, #6]
 800a354:	e002      	b.n	800a35c <DIST_Pol_FR+0x24>
 800a356:	88fb      	ldrh	r3, [r7, #6]
 800a358:	3301      	adds	r3, #1
 800a35a:	80fb      	strh	r3, [r7, #6]
 800a35c:	88fb      	ldrh	r3, [r7, #6]
 800a35e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800a362:	d3f8      	bcc.n	800a356 <DIST_Pol_FR+0x1e>

	st_sen[DIST_SEN_R_FRONT].s_old = st_sen[DIST_SEN_R_FRONT].s_now;
 800a364:	4b0b      	ldr	r3, [pc, #44]	; (800a394 <DIST_Pol_FR+0x5c>)
 800a366:	881a      	ldrh	r2, [r3, #0]
 800a368:	4b0a      	ldr	r3, [pc, #40]	; (800a394 <DIST_Pol_FR+0x5c>)
 800a36a:	805a      	strh	r2, [r3, #2]
	st_sen[DIST_SEN_R_FRONT].s_now = GetSensor_FR()- st_sen[DIST_SEN_R_FRONT].s_offset;
 800a36c:	f7f7 fa2c 	bl	80017c8 <GetSensor_FR>
 800a370:	4603      	mov	r3, r0
 800a372:	461a      	mov	r2, r3
 800a374:	4b07      	ldr	r3, [pc, #28]	; (800a394 <DIST_Pol_FR+0x5c>)
 800a376:	891b      	ldrh	r3, [r3, #8]
 800a378:	1ad3      	subs	r3, r2, r3
 800a37a:	b29a      	uxth	r2, r3
 800a37c:	4b05      	ldr	r3, [pc, #20]	; (800a394 <DIST_Pol_FR+0x5c>)
 800a37e:	801a      	strh	r2, [r3, #0]
	ADC2_clearEOS();
 800a380:	f7f7 f9de 	bl	8001740 <ADC2_clearEOS>

	Set_SenFR(0);
 800a384:	2000      	movs	r0, #0
 800a386:	f7f7 fead 	bl	80020e4 <Set_SenFR>

}
 800a38a:	bf00      	nop
 800a38c:	3708      	adds	r7, #8
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}
 800a392:	bf00      	nop
 800a394:	20001010 	.word	0x20001010

0800a398 <DIST_Pol_SL>:


void DIST_Pol_SL( void )
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b082      	sub	sp, #8
 800a39c:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_L_SIDE].s_offset = GetSensor_SL();
 800a39e:	f7f7 f9e1 	bl	8001764 <GetSensor_SL>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	461a      	mov	r2, r3
 800a3a6:	4b13      	ldr	r3, [pc, #76]	; (800a3f4 <DIST_Pol_SL+0x5c>)
 800a3a8:	865a      	strh	r2, [r3, #50]	; 0x32

	Set_SenSL(1);
 800a3aa:	2001      	movs	r0, #1
 800a3ac:	f7f7 fe69 	bl	8002082 <Set_SenSL>

	for(uint16_t i=0;i<400;i++);
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	80fb      	strh	r3, [r7, #6]
 800a3b4:	e002      	b.n	800a3bc <DIST_Pol_SL+0x24>
 800a3b6:	88fb      	ldrh	r3, [r7, #6]
 800a3b8:	3301      	adds	r3, #1
 800a3ba:	80fb      	strh	r3, [r7, #6]
 800a3bc:	88fb      	ldrh	r3, [r7, #6]
 800a3be:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800a3c2:	d3f8      	bcc.n	800a3b6 <DIST_Pol_SL+0x1e>

	st_sen[DIST_SEN_L_SIDE].s_old = st_sen[DIST_SEN_L_SIDE].s_now;
 800a3c4:	4b0b      	ldr	r3, [pc, #44]	; (800a3f4 <DIST_Pol_SL+0x5c>)
 800a3c6:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a3c8:	4b0a      	ldr	r3, [pc, #40]	; (800a3f4 <DIST_Pol_SL+0x5c>)
 800a3ca:	859a      	strh	r2, [r3, #44]	; 0x2c
	st_sen[DIST_SEN_L_SIDE].s_now = GetSensor_SL()- st_sen[DIST_SEN_L_SIDE].s_offset;
 800a3cc:	f7f7 f9ca 	bl	8001764 <GetSensor_SL>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	4b07      	ldr	r3, [pc, #28]	; (800a3f4 <DIST_Pol_SL+0x5c>)
 800a3d6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a3d8:	1ad3      	subs	r3, r2, r3
 800a3da:	b29a      	uxth	r2, r3
 800a3dc:	4b05      	ldr	r3, [pc, #20]	; (800a3f4 <DIST_Pol_SL+0x5c>)
 800a3de:	855a      	strh	r2, [r3, #42]	; 0x2a
	ADC1_clearEOS();
 800a3e0:	f7f7 f9b8 	bl	8001754 <ADC1_clearEOS>

	Set_SenSL(0);
 800a3e4:	2000      	movs	r0, #0
 800a3e6:	f7f7 fe4c 	bl	8002082 <Set_SenSL>

}
 800a3ea:	bf00      	nop
 800a3ec:	3708      	adds	r7, #8
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	bf00      	nop
 800a3f4:	20001010 	.word	0x20001010

0800a3f8 <DIST_Pol_SR>:

void DIST_Pol_SR( void )
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b082      	sub	sp, #8
 800a3fc:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_SIDE].s_offset = GetSensor_SR();
 800a3fe:	f7f7 f9ca 	bl	8001796 <GetSensor_SR>
 800a402:	4603      	mov	r3, r0
 800a404:	461a      	mov	r2, r3
 800a406:	4b12      	ldr	r3, [pc, #72]	; (800a450 <DIST_Pol_SR+0x58>)
 800a408:	849a      	strh	r2, [r3, #36]	; 0x24

	Set_SenSR(1);
 800a40a:	2001      	movs	r0, #1
 800a40c:	f7f7 fe50 	bl	80020b0 <Set_SenSR>

	for(uint16_t i=0;i<400;i++);
 800a410:	2300      	movs	r3, #0
 800a412:	80fb      	strh	r3, [r7, #6]
 800a414:	e002      	b.n	800a41c <DIST_Pol_SR+0x24>
 800a416:	88fb      	ldrh	r3, [r7, #6]
 800a418:	3301      	adds	r3, #1
 800a41a:	80fb      	strh	r3, [r7, #6]
 800a41c:	88fb      	ldrh	r3, [r7, #6]
 800a41e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800a422:	d3f8      	bcc.n	800a416 <DIST_Pol_SR+0x1e>

	st_sen[DIST_SEN_R_SIDE].s_old = st_sen[DIST_SEN_R_SIDE].s_now;
 800a424:	4b0a      	ldr	r3, [pc, #40]	; (800a450 <DIST_Pol_SR+0x58>)
 800a426:	8b9a      	ldrh	r2, [r3, #28]
 800a428:	4b09      	ldr	r3, [pc, #36]	; (800a450 <DIST_Pol_SR+0x58>)
 800a42a:	83da      	strh	r2, [r3, #30]
	st_sen[DIST_SEN_R_SIDE].s_now = GetSensor_SR()- st_sen[DIST_SEN_R_SIDE].s_offset;
 800a42c:	f7f7 f9b3 	bl	8001796 <GetSensor_SR>
 800a430:	4603      	mov	r3, r0
 800a432:	461a      	mov	r2, r3
 800a434:	4b06      	ldr	r3, [pc, #24]	; (800a450 <DIST_Pol_SR+0x58>)
 800a436:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a438:	1ad3      	subs	r3, r2, r3
 800a43a:	b29a      	uxth	r2, r3
 800a43c:	4b04      	ldr	r3, [pc, #16]	; (800a450 <DIST_Pol_SR+0x58>)
 800a43e:	839a      	strh	r2, [r3, #28]

	Set_SenSR(0);
 800a440:	2000      	movs	r0, #0
 800a442:	f7f7 fe35 	bl	80020b0 <Set_SenSR>

}
 800a446:	bf00      	nop
 800a448:	3708      	adds	r7, #8
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}
 800a44e:	bf00      	nop
 800a450:	20001010 	.word	0x20001010

0800a454 <Get_Sen_Nowdata>:

void Get_Sen_Nowdata(void){
 800a454:	b580      	push	{r7, lr}
 800a456:	b082      	sub	sp, #8
 800a458:	af02      	add	r7, sp, #8
	printf("FL %4d SL %4d SR %4d FR %4d\r",
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a45a:	4b09      	ldr	r3, [pc, #36]	; (800a480 <Get_Sen_Nowdata+0x2c>)
 800a45c:	89db      	ldrh	r3, [r3, #14]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a45e:	4619      	mov	r1, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a460:	4b07      	ldr	r3, [pc, #28]	; (800a480 <Get_Sen_Nowdata+0x2c>)
 800a462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a464:	461a      	mov	r2, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a466:	4b06      	ldr	r3, [pc, #24]	; (800a480 <Get_Sen_Nowdata+0x2c>)
 800a468:	8b9b      	ldrh	r3, [r3, #28]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a46a:	4618      	mov	r0, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a46c:	4b04      	ldr	r3, [pc, #16]	; (800a480 <Get_Sen_Nowdata+0x2c>)
 800a46e:	881b      	ldrh	r3, [r3, #0]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a470:	9300      	str	r3, [sp, #0]
 800a472:	4603      	mov	r3, r0
 800a474:	4803      	ldr	r0, [pc, #12]	; (800a484 <Get_Sen_Nowdata+0x30>)
 800a476:	f004 f8a1 	bl	800e5bc <iprintf>
}
 800a47a:	bf00      	nop
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}
 800a480:	20001010 	.word	0x20001010
 800a484:	080135a0 	.word	0x080135a0

0800a488 <DIST_isWall_FRONT>:

bool DIST_isWall_FRONT( void )
{
 800a488:	b480      	push	{r7}
 800a48a:	b083      	sub	sp, #12
 800a48c:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800a48e:	2300      	movs	r3, #0
 800a490:	71fb      	strb	r3, [r7, #7]
//	printf("DIST_SEN_R_FRONT %5d \r\n",st_sen[DIST_SEN_R_FRONT].s_limit);
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800a492:	4b0a      	ldr	r3, [pc, #40]	; (800a4bc <DIST_isWall_FRONT+0x34>)
 800a494:	881a      	ldrh	r2, [r3, #0]
 800a496:	4b09      	ldr	r3, [pc, #36]	; (800a4bc <DIST_isWall_FRONT+0x34>)
 800a498:	889b      	ldrh	r3, [r3, #4]
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d805      	bhi.n	800a4aa <DIST_isWall_FRONT+0x22>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_limit )
 800a49e:	4b07      	ldr	r3, [pc, #28]	; (800a4bc <DIST_isWall_FRONT+0x34>)
 800a4a0:	89da      	ldrh	r2, [r3, #14]
 800a4a2:	4b06      	ldr	r3, [pc, #24]	; (800a4bc <DIST_isWall_FRONT+0x34>)
 800a4a4:	8a5b      	ldrh	r3, [r3, #18]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d901      	bls.n	800a4ae <DIST_isWall_FRONT+0x26>
	){
		bl_res = true;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800a4ae:	79fb      	ldrb	r3, [r7, #7]
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	370c      	adds	r7, #12
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr
 800a4bc:	20001010 	.word	0x20001010

0800a4c0 <DIST_isWall_R_SIDE>:

bool DIST_isWall_R_SIDE( void )
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b083      	sub	sp, #12
 800a4c4:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_R_SIDE].s_now > st_sen[DIST_SEN_R_SIDE].s_limit ){
 800a4ca:	4b07      	ldr	r3, [pc, #28]	; (800a4e8 <DIST_isWall_R_SIDE+0x28>)
 800a4cc:	8b9a      	ldrh	r2, [r3, #28]
 800a4ce:	4b06      	ldr	r3, [pc, #24]	; (800a4e8 <DIST_isWall_R_SIDE+0x28>)
 800a4d0:	8c1b      	ldrh	r3, [r3, #32]
 800a4d2:	429a      	cmp	r2, r3
 800a4d4:	d901      	bls.n	800a4da <DIST_isWall_R_SIDE+0x1a>
		bl_res = true;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800a4da:	79fb      	ldrb	r3, [r7, #7]
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	370c      	adds	r7, #12
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr
 800a4e8:	20001010 	.word	0x20001010

0800a4ec <DIST_isWall_L_SIDE>:

bool DIST_isWall_L_SIDE( void )
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b083      	sub	sp, #12
 800a4f0:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_L_SIDE].s_now > st_sen[DIST_SEN_L_SIDE].s_limit ){
 800a4f6:	4b07      	ldr	r3, [pc, #28]	; (800a514 <DIST_isWall_L_SIDE+0x28>)
 800a4f8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a4fa:	4b06      	ldr	r3, [pc, #24]	; (800a514 <DIST_isWall_L_SIDE+0x28>)
 800a4fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4fe:	429a      	cmp	r2, r3
 800a500:	d901      	bls.n	800a506 <DIST_isWall_L_SIDE+0x1a>
		bl_res = true;
 800a502:	2301      	movs	r3, #1
 800a504:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800a506:	79fb      	ldrb	r3, [r7, #7]
}
 800a508:	4618      	mov	r0, r3
 800a50a:	370c      	adds	r7, #12
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr
 800a514:	20001010 	.word	0x20001010

0800a518 <MAP_setCmdPos>:
	
	return bl_wallCut;
}

void MAP_setCmdPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	4603      	mov	r3, r0
 800a520:	71fb      	strb	r3, [r7, #7]
 800a522:	460b      	mov	r3, r1
 800a524:	71bb      	strb	r3, [r7, #6]
 800a526:	4613      	mov	r3, r2
 800a528:	717b      	strb	r3, [r7, #5]
	f_PosX   = (float)uc_x;
 800a52a:	79fb      	ldrb	r3, [r7, #7]
 800a52c:	ee07 3a90 	vmov	s15, r3
 800a530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a534:	4b0b      	ldr	r3, [pc, #44]	; (800a564 <MAP_setCmdPos+0x4c>)
 800a536:	edc3 7a00 	vstr	s15, [r3]
	f_PosX   = (float)uc_y;
 800a53a:	79bb      	ldrb	r3, [r7, #6]
 800a53c:	ee07 3a90 	vmov	s15, r3
 800a540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a544:	4b07      	ldr	r3, [pc, #28]	; (800a564 <MAP_setCmdPos+0x4c>)
 800a546:	edc3 7a00 	vstr	s15, [r3]
	s_PosDir = (int16_t)(en_dir * 2);	// isi[0]k [1]k [2] [3] [4] [5] [6] [7]k jA2{xlv
 800a54a:	797b      	ldrb	r3, [r7, #5]
 800a54c:	b29b      	uxth	r3, r3
 800a54e:	005b      	lsls	r3, r3, #1
 800a550:	b29b      	uxth	r3, r3
 800a552:	b21a      	sxth	r2, r3
 800a554:	4b04      	ldr	r3, [pc, #16]	; (800a568 <MAP_setCmdPos+0x50>)
 800a556:	801a      	strh	r2, [r3, #0]
}
 800a558:	bf00      	nop
 800a55a:	370c      	adds	r7, #12
 800a55c:	46bd      	mov	sp, r7
 800a55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a562:	4770      	bx	lr
 800a564:	200020c4 	.word	0x200020c4
 800a568:	200020c0 	.word	0x200020c0

0800a56c <MAP_searchCmdList>:
	uint8_t uc_staY,					///< [in] JnYW
	enMAP_HEAD_DIR en_staDir,		///< [in] Jn
	uint8_t uc_endX,					///< [in] IXW
	uint8_t uc_endY,					///< [in] IYW
	enMAP_HEAD_DIR* en_endDir		///< [out] I
) {
 800a56c:	b490      	push	{r4, r7}
 800a56e:	b084      	sub	sp, #16
 800a570:	af00      	add	r7, sp, #0
 800a572:	4604      	mov	r4, r0
 800a574:	4608      	mov	r0, r1
 800a576:	4611      	mov	r1, r2
 800a578:	461a      	mov	r2, r3
 800a57a:	4623      	mov	r3, r4
 800a57c:	71fb      	strb	r3, [r7, #7]
 800a57e:	4603      	mov	r3, r0
 800a580:	71bb      	strb	r3, [r7, #6]
 800a582:	460b      	mov	r3, r1
 800a584:	717b      	strb	r3, [r7, #5]
 800a586:	4613      	mov	r3, r2
 800a588:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// }EX
	enMAP_HEAD_DIR	en_tempDir;									// 
//	uint16_t			i;											// roop

	/* OiXebv */
	uc_goStep = 0;
 800a58a:	2300      	movs	r3, #0
 800a58c:	73bb      	strb	r3, [r7, #14]
	us_pt = 0;
 800a58e:	2300      	movs	r3, #0
 800a590:	81bb      	strh	r3, [r7, #12]
//	printf("mx%d,my%d\n", uc_staX, uc_staY);
	/* HR}h */
	while (1) {
		us_high = us_cmap[uc_staY][uc_staX] - 1;
 800a592:	79ba      	ldrb	r2, [r7, #6]
 800a594:	79fb      	ldrb	r3, [r7, #7]
 800a596:	49a8      	ldr	r1, [pc, #672]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a598:	0152      	lsls	r2, r2, #5
 800a59a:	4413      	add	r3, r2
 800a59c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a5a0:	3b01      	subs	r3, #1
 800a5a2:	817b      	strh	r3, [r7, #10]
		if ((g_sysMap[uc_staY][uc_staX]&0xf0) != 0xf0){
 800a5a4:	79ba      	ldrb	r2, [r7, #6]
 800a5a6:	79fb      	ldrb	r3, [r7, #7]
 800a5a8:	49a4      	ldr	r1, [pc, #656]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a5aa:	0152      	lsls	r2, r2, #5
 800a5ac:	440a      	add	r2, r1
 800a5ae:	4413      	add	r3, r2
 800a5b0:	781b      	ldrb	r3, [r3, #0]
 800a5b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a5b6:	2bf0      	cmp	r3, #240	; 0xf0
 800a5b8:	d006      	beq.n	800a5c8 <MAP_searchCmdList+0x5c>
			Return_X = uc_staX;
 800a5ba:	4aa1      	ldr	r2, [pc, #644]	; (800a840 <MAP_searchCmdList+0x2d4>)
 800a5bc:	79fb      	ldrb	r3, [r7, #7]
 800a5be:	7013      	strb	r3, [r2, #0]
			Return_Y = uc_staY;
 800a5c0:	4aa0      	ldr	r2, [pc, #640]	; (800a844 <MAP_searchCmdList+0x2d8>)
 800a5c2:	79bb      	ldrb	r3, [r7, #6]
 800a5c4:	7013      	strb	r3, [r2, #0]
			break;
 800a5c6:	e1dd      	b.n	800a984 <MAP_searchCmdList+0x418>
		}

		if (en_staDir == NORTH) {
 800a5c8:	797b      	ldrb	r3, [r7, #5]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d164      	bne.n	800a698 <MAP_searchCmdList+0x12c>
			if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800a5ce:	79ba      	ldrb	r2, [r7, #6]
 800a5d0:	79fb      	ldrb	r3, [r7, #7]
 800a5d2:	499a      	ldr	r1, [pc, #616]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a5d4:	0152      	lsls	r2, r2, #5
 800a5d6:	440a      	add	r2, r1
 800a5d8:	4413      	add	r3, r2
 800a5da:	781b      	ldrb	r3, [r3, #0]
 800a5dc:	f003 0311 	and.w	r3, r3, #17
 800a5e0:	2b10      	cmp	r3, #16
 800a5e2:	d10d      	bne.n	800a600 <MAP_searchCmdList+0x94>
 800a5e4:	79bb      	ldrb	r3, [r7, #6]
 800a5e6:	1c5a      	adds	r2, r3, #1
 800a5e8:	79fb      	ldrb	r3, [r7, #7]
 800a5ea:	4993      	ldr	r1, [pc, #588]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a5ec:	0152      	lsls	r2, r2, #5
 800a5ee:	4413      	add	r3, r2
 800a5f0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a5f4:	897a      	ldrh	r2, [r7, #10]
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	d102      	bne.n	800a600 <MAP_searchCmdList+0x94>
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	73fb      	strb	r3, [r7, #15]
 800a5fe:	e18b      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800a600:	79ba      	ldrb	r2, [r7, #6]
 800a602:	79fb      	ldrb	r3, [r7, #7]
 800a604:	498d      	ldr	r1, [pc, #564]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a606:	0152      	lsls	r2, r2, #5
 800a608:	440a      	add	r2, r1
 800a60a:	4413      	add	r3, r2
 800a60c:	781b      	ldrb	r3, [r3, #0]
 800a60e:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a612:	2b20      	cmp	r3, #32
 800a614:	d10d      	bne.n	800a632 <MAP_searchCmdList+0xc6>
 800a616:	79ba      	ldrb	r2, [r7, #6]
 800a618:	79fb      	ldrb	r3, [r7, #7]
 800a61a:	3301      	adds	r3, #1
 800a61c:	4986      	ldr	r1, [pc, #536]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a61e:	0152      	lsls	r2, r2, #5
 800a620:	4413      	add	r3, r2
 800a622:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a626:	897a      	ldrh	r2, [r7, #10]
 800a628:	429a      	cmp	r2, r3
 800a62a:	d102      	bne.n	800a632 <MAP_searchCmdList+0xc6>
 800a62c:	2301      	movs	r3, #1
 800a62e:	73fb      	strb	r3, [r7, #15]
 800a630:	e172      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800a632:	79ba      	ldrb	r2, [r7, #6]
 800a634:	79fb      	ldrb	r3, [r7, #7]
 800a636:	4981      	ldr	r1, [pc, #516]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a638:	0152      	lsls	r2, r2, #5
 800a63a:	440a      	add	r2, r1
 800a63c:	4413      	add	r3, r2
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800a644:	2b80      	cmp	r3, #128	; 0x80
 800a646:	d10d      	bne.n	800a664 <MAP_searchCmdList+0xf8>
 800a648:	79ba      	ldrb	r2, [r7, #6]
 800a64a:	79fb      	ldrb	r3, [r7, #7]
 800a64c:	3b01      	subs	r3, #1
 800a64e:	497a      	ldr	r1, [pc, #488]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a650:	0152      	lsls	r2, r2, #5
 800a652:	4413      	add	r3, r2
 800a654:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a658:	897a      	ldrh	r2, [r7, #10]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d102      	bne.n	800a664 <MAP_searchCmdList+0xf8>
 800a65e:	2303      	movs	r3, #3
 800a660:	73fb      	strb	r3, [r7, #15]
 800a662:	e159      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800a664:	79ba      	ldrb	r2, [r7, #6]
 800a666:	79fb      	ldrb	r3, [r7, #7]
 800a668:	4974      	ldr	r1, [pc, #464]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a66a:	0152      	lsls	r2, r2, #5
 800a66c:	440a      	add	r2, r1
 800a66e:	4413      	add	r3, r2
 800a670:	781b      	ldrb	r3, [r3, #0]
 800a672:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800a676:	2b40      	cmp	r3, #64	; 0x40
 800a678:	d10d      	bne.n	800a696 <MAP_searchCmdList+0x12a>
 800a67a:	79bb      	ldrb	r3, [r7, #6]
 800a67c:	1e5a      	subs	r2, r3, #1
 800a67e:	79fb      	ldrb	r3, [r7, #7]
 800a680:	496d      	ldr	r1, [pc, #436]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a682:	0152      	lsls	r2, r2, #5
 800a684:	4413      	add	r3, r2
 800a686:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a68a:	897a      	ldrh	r2, [r7, #10]
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d102      	bne.n	800a696 <MAP_searchCmdList+0x12a>
 800a690:	2302      	movs	r3, #2
 800a692:	73fb      	strb	r3, [r7, #15]
 800a694:	e140      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800a696:	e7fe      	b.n	800a696 <MAP_searchCmdList+0x12a>
		}
		else if (en_staDir == EAST) {
 800a698:	797b      	ldrb	r3, [r7, #5]
 800a69a:	2b01      	cmp	r3, #1
 800a69c:	d164      	bne.n	800a768 <MAP_searchCmdList+0x1fc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800a69e:	79ba      	ldrb	r2, [r7, #6]
 800a6a0:	79fb      	ldrb	r3, [r7, #7]
 800a6a2:	4966      	ldr	r1, [pc, #408]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a6a4:	0152      	lsls	r2, r2, #5
 800a6a6:	440a      	add	r2, r1
 800a6a8:	4413      	add	r3, r2
 800a6aa:	781b      	ldrb	r3, [r3, #0]
 800a6ac:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a6b0:	2b20      	cmp	r3, #32
 800a6b2:	d10d      	bne.n	800a6d0 <MAP_searchCmdList+0x164>
 800a6b4:	79ba      	ldrb	r2, [r7, #6]
 800a6b6:	79fb      	ldrb	r3, [r7, #7]
 800a6b8:	3301      	adds	r3, #1
 800a6ba:	495f      	ldr	r1, [pc, #380]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a6bc:	0152      	lsls	r2, r2, #5
 800a6be:	4413      	add	r3, r2
 800a6c0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a6c4:	897a      	ldrh	r2, [r7, #10]
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d102      	bne.n	800a6d0 <MAP_searchCmdList+0x164>
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	73fb      	strb	r3, [r7, #15]
 800a6ce:	e123      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800a6d0:	79ba      	ldrb	r2, [r7, #6]
 800a6d2:	79fb      	ldrb	r3, [r7, #7]
 800a6d4:	4959      	ldr	r1, [pc, #356]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a6d6:	0152      	lsls	r2, r2, #5
 800a6d8:	440a      	add	r2, r1
 800a6da:	4413      	add	r3, r2
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	f003 0311 	and.w	r3, r3, #17
 800a6e2:	2b10      	cmp	r3, #16
 800a6e4:	d10d      	bne.n	800a702 <MAP_searchCmdList+0x196>
 800a6e6:	79bb      	ldrb	r3, [r7, #6]
 800a6e8:	1c5a      	adds	r2, r3, #1
 800a6ea:	79fb      	ldrb	r3, [r7, #7]
 800a6ec:	4952      	ldr	r1, [pc, #328]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a6ee:	0152      	lsls	r2, r2, #5
 800a6f0:	4413      	add	r3, r2
 800a6f2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a6f6:	897a      	ldrh	r2, [r7, #10]
 800a6f8:	429a      	cmp	r2, r3
 800a6fa:	d102      	bne.n	800a702 <MAP_searchCmdList+0x196>
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	73fb      	strb	r3, [r7, #15]
 800a700:	e10a      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800a702:	79ba      	ldrb	r2, [r7, #6]
 800a704:	79fb      	ldrb	r3, [r7, #7]
 800a706:	494d      	ldr	r1, [pc, #308]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a708:	0152      	lsls	r2, r2, #5
 800a70a:	440a      	add	r2, r1
 800a70c:	4413      	add	r3, r2
 800a70e:	781b      	ldrb	r3, [r3, #0]
 800a710:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800a714:	2b40      	cmp	r3, #64	; 0x40
 800a716:	d10d      	bne.n	800a734 <MAP_searchCmdList+0x1c8>
 800a718:	79bb      	ldrb	r3, [r7, #6]
 800a71a:	1e5a      	subs	r2, r3, #1
 800a71c:	79fb      	ldrb	r3, [r7, #7]
 800a71e:	4946      	ldr	r1, [pc, #280]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a720:	0152      	lsls	r2, r2, #5
 800a722:	4413      	add	r3, r2
 800a724:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a728:	897a      	ldrh	r2, [r7, #10]
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d102      	bne.n	800a734 <MAP_searchCmdList+0x1c8>
 800a72e:	2302      	movs	r3, #2
 800a730:	73fb      	strb	r3, [r7, #15]
 800a732:	e0f1      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800a734:	79ba      	ldrb	r2, [r7, #6]
 800a736:	79fb      	ldrb	r3, [r7, #7]
 800a738:	4940      	ldr	r1, [pc, #256]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a73a:	0152      	lsls	r2, r2, #5
 800a73c:	440a      	add	r2, r1
 800a73e:	4413      	add	r3, r2
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800a746:	2b80      	cmp	r3, #128	; 0x80
 800a748:	d10d      	bne.n	800a766 <MAP_searchCmdList+0x1fa>
 800a74a:	79ba      	ldrb	r2, [r7, #6]
 800a74c:	79fb      	ldrb	r3, [r7, #7]
 800a74e:	3b01      	subs	r3, #1
 800a750:	4939      	ldr	r1, [pc, #228]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a752:	0152      	lsls	r2, r2, #5
 800a754:	4413      	add	r3, r2
 800a756:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a75a:	897a      	ldrh	r2, [r7, #10]
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d102      	bne.n	800a766 <MAP_searchCmdList+0x1fa>
 800a760:	2303      	movs	r3, #3
 800a762:	73fb      	strb	r3, [r7, #15]
 800a764:	e0d8      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800a766:	e7fe      	b.n	800a766 <MAP_searchCmdList+0x1fa>
		}
		else if (en_staDir == SOUTH) {
 800a768:	797b      	ldrb	r3, [r7, #5]
 800a76a:	2b02      	cmp	r3, #2
 800a76c:	d16c      	bne.n	800a848 <MAP_searchCmdList+0x2dc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800a76e:	79ba      	ldrb	r2, [r7, #6]
 800a770:	79fb      	ldrb	r3, [r7, #7]
 800a772:	4932      	ldr	r1, [pc, #200]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a774:	0152      	lsls	r2, r2, #5
 800a776:	440a      	add	r2, r1
 800a778:	4413      	add	r3, r2
 800a77a:	781b      	ldrb	r3, [r3, #0]
 800a77c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800a780:	2b40      	cmp	r3, #64	; 0x40
 800a782:	d10d      	bne.n	800a7a0 <MAP_searchCmdList+0x234>
 800a784:	79bb      	ldrb	r3, [r7, #6]
 800a786:	1e5a      	subs	r2, r3, #1
 800a788:	79fb      	ldrb	r3, [r7, #7]
 800a78a:	492b      	ldr	r1, [pc, #172]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a78c:	0152      	lsls	r2, r2, #5
 800a78e:	4413      	add	r3, r2
 800a790:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a794:	897a      	ldrh	r2, [r7, #10]
 800a796:	429a      	cmp	r2, r3
 800a798:	d102      	bne.n	800a7a0 <MAP_searchCmdList+0x234>
 800a79a:	2302      	movs	r3, #2
 800a79c:	73fb      	strb	r3, [r7, #15]
 800a79e:	e0bb      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800a7a0:	79ba      	ldrb	r2, [r7, #6]
 800a7a2:	79fb      	ldrb	r3, [r7, #7]
 800a7a4:	4925      	ldr	r1, [pc, #148]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a7a6:	0152      	lsls	r2, r2, #5
 800a7a8:	440a      	add	r2, r1
 800a7aa:	4413      	add	r3, r2
 800a7ac:	781b      	ldrb	r3, [r3, #0]
 800a7ae:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a7b2:	2b20      	cmp	r3, #32
 800a7b4:	d10d      	bne.n	800a7d2 <MAP_searchCmdList+0x266>
 800a7b6:	79ba      	ldrb	r2, [r7, #6]
 800a7b8:	79fb      	ldrb	r3, [r7, #7]
 800a7ba:	3301      	adds	r3, #1
 800a7bc:	491e      	ldr	r1, [pc, #120]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a7be:	0152      	lsls	r2, r2, #5
 800a7c0:	4413      	add	r3, r2
 800a7c2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a7c6:	897a      	ldrh	r2, [r7, #10]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d102      	bne.n	800a7d2 <MAP_searchCmdList+0x266>
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	73fb      	strb	r3, [r7, #15]
 800a7d0:	e0a2      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800a7d2:	79ba      	ldrb	r2, [r7, #6]
 800a7d4:	79fb      	ldrb	r3, [r7, #7]
 800a7d6:	4919      	ldr	r1, [pc, #100]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a7d8:	0152      	lsls	r2, r2, #5
 800a7da:	440a      	add	r2, r1
 800a7dc:	4413      	add	r3, r2
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800a7e4:	2b80      	cmp	r3, #128	; 0x80
 800a7e6:	d10d      	bne.n	800a804 <MAP_searchCmdList+0x298>
 800a7e8:	79ba      	ldrb	r2, [r7, #6]
 800a7ea:	79fb      	ldrb	r3, [r7, #7]
 800a7ec:	3b01      	subs	r3, #1
 800a7ee:	4912      	ldr	r1, [pc, #72]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a7f0:	0152      	lsls	r2, r2, #5
 800a7f2:	4413      	add	r3, r2
 800a7f4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a7f8:	897a      	ldrh	r2, [r7, #10]
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d102      	bne.n	800a804 <MAP_searchCmdList+0x298>
 800a7fe:	2303      	movs	r3, #3
 800a800:	73fb      	strb	r3, [r7, #15]
 800a802:	e089      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800a804:	79ba      	ldrb	r2, [r7, #6]
 800a806:	79fb      	ldrb	r3, [r7, #7]
 800a808:	490c      	ldr	r1, [pc, #48]	; (800a83c <MAP_searchCmdList+0x2d0>)
 800a80a:	0152      	lsls	r2, r2, #5
 800a80c:	440a      	add	r2, r1
 800a80e:	4413      	add	r3, r2
 800a810:	781b      	ldrb	r3, [r3, #0]
 800a812:	f003 0311 	and.w	r3, r3, #17
 800a816:	2b10      	cmp	r3, #16
 800a818:	d10d      	bne.n	800a836 <MAP_searchCmdList+0x2ca>
 800a81a:	79bb      	ldrb	r3, [r7, #6]
 800a81c:	1c5a      	adds	r2, r3, #1
 800a81e:	79fb      	ldrb	r3, [r7, #7]
 800a820:	4905      	ldr	r1, [pc, #20]	; (800a838 <MAP_searchCmdList+0x2cc>)
 800a822:	0152      	lsls	r2, r2, #5
 800a824:	4413      	add	r3, r2
 800a826:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a82a:	897a      	ldrh	r2, [r7, #10]
 800a82c:	429a      	cmp	r2, r3
 800a82e:	d102      	bne.n	800a836 <MAP_searchCmdList+0x2ca>
 800a830:	2300      	movs	r3, #0
 800a832:	73fb      	strb	r3, [r7, #15]
 800a834:	e070      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800a836:	e7fe      	b.n	800a836 <MAP_searchCmdList+0x2ca>
 800a838:	200006f4 	.word	0x200006f4
 800a83c:	200002d8 	.word	0x200002d8
 800a840:	200002b5 	.word	0x200002b5
 800a844:	200002b9 	.word	0x200002b9
		}
		else if (en_staDir == WEST) {
 800a848:	797b      	ldrb	r3, [r7, #5]
 800a84a:	2b03      	cmp	r3, #3
 800a84c:	d164      	bne.n	800a918 <MAP_searchCmdList+0x3ac>
			if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800a84e:	79ba      	ldrb	r2, [r7, #6]
 800a850:	79fb      	ldrb	r3, [r7, #7]
 800a852:	4950      	ldr	r1, [pc, #320]	; (800a994 <MAP_searchCmdList+0x428>)
 800a854:	0152      	lsls	r2, r2, #5
 800a856:	440a      	add	r2, r1
 800a858:	4413      	add	r3, r2
 800a85a:	781b      	ldrb	r3, [r3, #0]
 800a85c:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800a860:	2b80      	cmp	r3, #128	; 0x80
 800a862:	d10d      	bne.n	800a880 <MAP_searchCmdList+0x314>
 800a864:	79ba      	ldrb	r2, [r7, #6]
 800a866:	79fb      	ldrb	r3, [r7, #7]
 800a868:	3b01      	subs	r3, #1
 800a86a:	494b      	ldr	r1, [pc, #300]	; (800a998 <MAP_searchCmdList+0x42c>)
 800a86c:	0152      	lsls	r2, r2, #5
 800a86e:	4413      	add	r3, r2
 800a870:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a874:	897a      	ldrh	r2, [r7, #10]
 800a876:	429a      	cmp	r2, r3
 800a878:	d102      	bne.n	800a880 <MAP_searchCmdList+0x314>
 800a87a:	2303      	movs	r3, #3
 800a87c:	73fb      	strb	r3, [r7, #15]
 800a87e:	e04b      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800a880:	79ba      	ldrb	r2, [r7, #6]
 800a882:	79fb      	ldrb	r3, [r7, #7]
 800a884:	4943      	ldr	r1, [pc, #268]	; (800a994 <MAP_searchCmdList+0x428>)
 800a886:	0152      	lsls	r2, r2, #5
 800a888:	440a      	add	r2, r1
 800a88a:	4413      	add	r3, r2
 800a88c:	781b      	ldrb	r3, [r3, #0]
 800a88e:	f003 0311 	and.w	r3, r3, #17
 800a892:	2b10      	cmp	r3, #16
 800a894:	d10d      	bne.n	800a8b2 <MAP_searchCmdList+0x346>
 800a896:	79bb      	ldrb	r3, [r7, #6]
 800a898:	1c5a      	adds	r2, r3, #1
 800a89a:	79fb      	ldrb	r3, [r7, #7]
 800a89c:	493e      	ldr	r1, [pc, #248]	; (800a998 <MAP_searchCmdList+0x42c>)
 800a89e:	0152      	lsls	r2, r2, #5
 800a8a0:	4413      	add	r3, r2
 800a8a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a8a6:	897a      	ldrh	r2, [r7, #10]
 800a8a8:	429a      	cmp	r2, r3
 800a8aa:	d102      	bne.n	800a8b2 <MAP_searchCmdList+0x346>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	73fb      	strb	r3, [r7, #15]
 800a8b0:	e032      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800a8b2:	79ba      	ldrb	r2, [r7, #6]
 800a8b4:	79fb      	ldrb	r3, [r7, #7]
 800a8b6:	4937      	ldr	r1, [pc, #220]	; (800a994 <MAP_searchCmdList+0x428>)
 800a8b8:	0152      	lsls	r2, r2, #5
 800a8ba:	440a      	add	r2, r1
 800a8bc:	4413      	add	r3, r2
 800a8be:	781b      	ldrb	r3, [r3, #0]
 800a8c0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800a8c4:	2b40      	cmp	r3, #64	; 0x40
 800a8c6:	d10d      	bne.n	800a8e4 <MAP_searchCmdList+0x378>
 800a8c8:	79bb      	ldrb	r3, [r7, #6]
 800a8ca:	1e5a      	subs	r2, r3, #1
 800a8cc:	79fb      	ldrb	r3, [r7, #7]
 800a8ce:	4932      	ldr	r1, [pc, #200]	; (800a998 <MAP_searchCmdList+0x42c>)
 800a8d0:	0152      	lsls	r2, r2, #5
 800a8d2:	4413      	add	r3, r2
 800a8d4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a8d8:	897a      	ldrh	r2, [r7, #10]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d102      	bne.n	800a8e4 <MAP_searchCmdList+0x378>
 800a8de:	2302      	movs	r3, #2
 800a8e0:	73fb      	strb	r3, [r7, #15]
 800a8e2:	e019      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800a8e4:	79ba      	ldrb	r2, [r7, #6]
 800a8e6:	79fb      	ldrb	r3, [r7, #7]
 800a8e8:	492a      	ldr	r1, [pc, #168]	; (800a994 <MAP_searchCmdList+0x428>)
 800a8ea:	0152      	lsls	r2, r2, #5
 800a8ec:	440a      	add	r2, r1
 800a8ee:	4413      	add	r3, r2
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a8f6:	2b20      	cmp	r3, #32
 800a8f8:	d10d      	bne.n	800a916 <MAP_searchCmdList+0x3aa>
 800a8fa:	79ba      	ldrb	r2, [r7, #6]
 800a8fc:	79fb      	ldrb	r3, [r7, #7]
 800a8fe:	3301      	adds	r3, #1
 800a900:	4925      	ldr	r1, [pc, #148]	; (800a998 <MAP_searchCmdList+0x42c>)
 800a902:	0152      	lsls	r2, r2, #5
 800a904:	4413      	add	r3, r2
 800a906:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a90a:	897a      	ldrh	r2, [r7, #10]
 800a90c:	429a      	cmp	r2, r3
 800a90e:	d102      	bne.n	800a916 <MAP_searchCmdList+0x3aa>
 800a910:	2301      	movs	r3, #1
 800a912:	73fb      	strb	r3, [r7, #15]
 800a914:	e000      	b.n	800a918 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800a916:	e7fe      	b.n	800a916 <MAP_searchCmdList+0x3aa>
		}

		en_tempDir = (enMAP_HEAD_DIR)((en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3);		// XV
 800a918:	7bfa      	ldrb	r2, [r7, #15]
 800a91a:	797b      	ldrb	r3, [r7, #5]
 800a91c:	1ad3      	subs	r3, r2, r3
 800a91e:	b2db      	uxtb	r3, r3
 800a920:	f003 0303 	and.w	r3, r3, #3
 800a924:	727b      	strb	r3, [r7, #9]
		en_staDir = en_nowDir;
 800a926:	7bfb      	ldrb	r3, [r7, #15]
 800a928:	717b      	strb	r3, [r7, #5]

		if (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 800a92a:	7bfb      	ldrb	r3, [r7, #15]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d103      	bne.n	800a938 <MAP_searchCmdList+0x3cc>
 800a930:	79bb      	ldrb	r3, [r7, #6]
 800a932:	3301      	adds	r3, #1
 800a934:	71bb      	strb	r3, [r7, #6]
 800a936:	e013      	b.n	800a960 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 800a938:	7bfb      	ldrb	r3, [r7, #15]
 800a93a:	2b01      	cmp	r3, #1
 800a93c:	d103      	bne.n	800a946 <MAP_searchCmdList+0x3da>
 800a93e:	79fb      	ldrb	r3, [r7, #7]
 800a940:	3301      	adds	r3, #1
 800a942:	71fb      	strb	r3, [r7, #7]
 800a944:	e00c      	b.n	800a960 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 800a946:	7bfb      	ldrb	r3, [r7, #15]
 800a948:	2b02      	cmp	r3, #2
 800a94a:	d103      	bne.n	800a954 <MAP_searchCmdList+0x3e8>
 800a94c:	79bb      	ldrb	r3, [r7, #6]
 800a94e:	3b01      	subs	r3, #1
 800a950:	71bb      	strb	r3, [r7, #6]
 800a952:	e005      	b.n	800a960 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 800a954:	7bfb      	ldrb	r3, [r7, #15]
 800a956:	2b03      	cmp	r3, #3
 800a958:	d102      	bne.n	800a960 <MAP_searchCmdList+0x3f4>
 800a95a:	79fb      	ldrb	r3, [r7, #7]
 800a95c:	3b01      	subs	r3, #1
 800a95e:	71fb      	strb	r3, [r7, #7]

		en_staDir = en_nowDir;
 800a960:	7bfb      	ldrb	r3, [r7, #15]
 800a962:	717b      	strb	r3, [r7, #5]

//		if ((uc_staX == uc_endX) && (uc_staY == uc_endY)) break;
		if (us_cmap[uc_staY][uc_staX] == 0) {
 800a964:	79ba      	ldrb	r2, [r7, #6]
 800a966:	79fb      	ldrb	r3, [r7, #7]
 800a968:	490b      	ldr	r1, [pc, #44]	; (800a998 <MAP_searchCmdList+0x42c>)
 800a96a:	0152      	lsls	r2, r2, #5
 800a96c:	4413      	add	r3, r2
 800a96e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a972:	2b00      	cmp	r3, #0
 800a974:	f47f ae0d 	bne.w	800a592 <MAP_searchCmdList+0x26>
			Return_X = 0;
 800a978:	4b08      	ldr	r3, [pc, #32]	; (800a99c <MAP_searchCmdList+0x430>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	701a      	strb	r2, [r3, #0]
			Return_Y = 0;
 800a97e:	4b08      	ldr	r3, [pc, #32]	; (800a9a0 <MAP_searchCmdList+0x434>)
 800a980:	2200      	movs	r2, #0
 800a982:	701a      	strb	r2, [r3, #0]
		}
	}


	/* II */
	*en_endDir = en_staDir;
 800a984:	69fb      	ldr	r3, [r7, #28]
 800a986:	797a      	ldrb	r2, [r7, #5]
 800a988:	701a      	strb	r2, [r3, #0]
}
 800a98a:	bf00      	nop
 800a98c:	3710      	adds	r7, #16
 800a98e:	46bd      	mov	sp, r7
 800a990:	bc90      	pop	{r4, r7}
 800a992:	4770      	bx	lr
 800a994:	200002d8 	.word	0x200002d8
 800a998:	200006f4 	.word	0x200006f4
 800a99c:	200002b5 	.word	0x200002b5
 800a9a0:	200002b9 	.word	0x200002b9

0800a9a4 <map_write>:


#include "search/map_flash.h"

void map_write(void)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b082      	sub	sp, #8
 800a9a8:	af00      	add	r7, sp, #0
	uint64_t *map_add;
	map_add = (uint64_t *)g_sysMap;
 800a9aa:	4b08      	ldr	r3, [pc, #32]	; (800a9cc <map_write+0x28>)
 800a9ac:	607b      	str	r3, [r7, #4]
	
	//DataFlashC[X
    FLASH_Erase(0x7F);  //reg127
 800a9ae:	207f      	movs	r0, #127	; 0x7f
 800a9b0:	f7f7 f87e 	bl	8001ab0 <FLASH_Erase>
	//}bvf[^DataFlash
    FLASH_WriteData(0x7F,(uint32_t)sta_add_127, map_add, 32*32);
 800a9b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9b8:	687a      	ldr	r2, [r7, #4]
 800a9ba:	4905      	ldr	r1, [pc, #20]	; (800a9d0 <map_write+0x2c>)
 800a9bc:	207f      	movs	r0, #127	; 0x7f
 800a9be:	f7f7 f8e3 	bl	8001b88 <FLASH_WriteData>
}
 800a9c2:	bf00      	nop
 800a9c4:	3708      	adds	r7, #8
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	bd80      	pop	{r7, pc}
 800a9ca:	bf00      	nop
 800a9cc:	200002d8 	.word	0x200002d8
 800a9d0:	0807f800 	.word	0x0807f800

0800a9d4 <MAP_init>:
stMAP_KNOWN		st_known = { 0,FALSE };

uint8_t			SLA_count = 4;

void MAP_init( void )
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	af00      	add	r7, sp, #0
//	uint8_t uc_dummy[ MAP_Y_SIZE ][ MAP_X_SIZE ];			// Hf[^

	/* WAAH */
	en_Head		= NORTH;
 800a9d8:	4b09      	ldr	r3, [pc, #36]	; (800aa00 <MAP_init+0x2c>)
 800a9da:	2200      	movs	r2, #0
 800a9dc:	701a      	strb	r2, [r3, #0]
	mx		= 0;
 800a9de:	4b09      	ldr	r3, [pc, #36]	; (800aa04 <MAP_init+0x30>)
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	701a      	strb	r2, [r3, #0]
	my		= 0;
 800a9e4:	4b08      	ldr	r3, [pc, #32]	; (800aa08 <MAP_init+0x34>)
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	701a      	strb	r2, [r3, #0]
	MAP_clearMap();
 800a9ea:	f000 f847 	bl	800aa7c <MAP_clearMap>
	
	/* spp[^ */
	f_MoveBackDist = 0;
 800a9ee:	4b07      	ldr	r3, [pc, #28]	; (800aa0c <MAP_init+0x38>)
 800a9f0:	f04f 0200 	mov.w	r2, #0
 800a9f4:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 800a9f6:	4b06      	ldr	r3, [pc, #24]	; (800aa10 <MAP_init+0x3c>)
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	701a      	strb	r2, [r3, #0]

}
 800a9fc:	bf00      	nop
 800a9fe:	bd80      	pop	{r7, pc}
 800aa00:	2000458c 	.word	0x2000458c
 800aa04:	2000458f 	.word	0x2000458f
 800aa08:	20004585 	.word	0x20004585
 800aa0c:	20004588 	.word	0x20004588
 800aa10:	200002a5 	.word	0x200002a5

0800aa14 <MAP_Goal_init>:

void MAP_Goal_init( void )
{
 800aa14:	b480      	push	{r7}
 800aa16:	af00      	add	r7, sp, #0
	GOAL_MAP_X = GOAL_MAP_X_def;
 800aa18:	4b05      	ldr	r3, [pc, #20]	; (800aa30 <MAP_Goal_init+0x1c>)
 800aa1a:	2209      	movs	r2, #9
 800aa1c:	701a      	strb	r2, [r3, #0]
	GOAL_MAP_Y = GOAL_MAP_Y_def;
 800aa1e:	4b05      	ldr	r3, [pc, #20]	; (800aa34 <MAP_Goal_init+0x20>)
 800aa20:	2209      	movs	r2, #9
 800aa22:	701a      	strb	r2, [r3, #0]
}
 800aa24:	bf00      	nop
 800aa26:	46bd      	mov	sp, r7
 800aa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2c:	4770      	bx	lr
 800aa2e:	bf00      	nop
 800aa30:	20004584 	.word	0x20004584
 800aa34:	2000458d 	.word	0x2000458d

0800aa38 <MAP_setPos>:

//	Storage_Clear( sizeof(g_sysMap), ADR_MAP );			// f[^Z[u
}

void MAP_setPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b082      	sub	sp, #8
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	4603      	mov	r3, r0
 800aa40:	71fb      	strb	r3, [r7, #7]
 800aa42:	460b      	mov	r3, r1
 800aa44:	71bb      	strb	r3, [r7, #6]
 800aa46:	4613      	mov	r3, r2
 800aa48:	717b      	strb	r3, [r7, #5]
	mx		= uc_x;
 800aa4a:	4a09      	ldr	r2, [pc, #36]	; (800aa70 <MAP_setPos+0x38>)
 800aa4c:	79fb      	ldrb	r3, [r7, #7]
 800aa4e:	7013      	strb	r3, [r2, #0]
	my		= uc_y;
 800aa50:	4a08      	ldr	r2, [pc, #32]	; (800aa74 <MAP_setPos+0x3c>)
 800aa52:	79bb      	ldrb	r3, [r7, #6]
 800aa54:	7013      	strb	r3, [r2, #0]
	en_Head		= en_dir;
 800aa56:	4a08      	ldr	r2, [pc, #32]	; (800aa78 <MAP_setPos+0x40>)
 800aa58:	797b      	ldrb	r3, [r7, #5]
 800aa5a:	7013      	strb	r3, [r2, #0]
	
	MAP_setCmdPos( uc_x, uc_y, en_dir );
 800aa5c:	797a      	ldrb	r2, [r7, #5]
 800aa5e:	79b9      	ldrb	r1, [r7, #6]
 800aa60:	79fb      	ldrb	r3, [r7, #7]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7ff fd58 	bl	800a518 <MAP_setCmdPos>

}
 800aa68:	bf00      	nop
 800aa6a:	3708      	adds	r7, #8
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}
 800aa70:	2000458f 	.word	0x2000458f
 800aa74:	20004585 	.word	0x20004585
 800aa78:	2000458c 	.word	0x2000458c

0800aa7c <MAP_clearMap>:
		printf("\n\r");
	}
}

void MAP_clearMap( void )
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b083      	sub	sp, #12
 800aa80:	af00      	add	r7, sp, #0
	uint16_t	x, y;
	uint8_t	uc_data;

	/* }bvf[^T */
	for ( y = 0; y < MAP_Y_SIZE; y++){
 800aa82:	2300      	movs	r3, #0
 800aa84:	80bb      	strh	r3, [r7, #4]
 800aa86:	e059      	b.n	800ab3c <MAP_clearMap+0xc0>
		for( x = 0; x < MAP_X_SIZE; x++){
 800aa88:	2300      	movs	r3, #0
 800aa8a:	80fb      	strh	r3, [r7, #6]
 800aa8c:	e050      	b.n	800ab30 <MAP_clearMap+0xb4>
			uc_data = 0x00;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	70fb      	strb	r3, [r7, #3]
			if ( ( x == 0) && ( y == 0 ) ) uc_data = 0xfe;
 800aa92:	88fb      	ldrh	r3, [r7, #6]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d105      	bne.n	800aaa4 <MAP_clearMap+0x28>
 800aa98:	88bb      	ldrh	r3, [r7, #4]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d102      	bne.n	800aaa4 <MAP_clearMap+0x28>
 800aa9e:	23fe      	movs	r3, #254	; 0xfe
 800aaa0:	70fb      	strb	r3, [r7, #3]
 800aaa2:	e03a      	b.n	800ab1a <MAP_clearMap+0x9e>
			else if ( ( x == 1 ) && ( y == 0 ) ) uc_data = 0xcc;
 800aaa4:	88fb      	ldrh	r3, [r7, #6]
 800aaa6:	2b01      	cmp	r3, #1
 800aaa8:	d105      	bne.n	800aab6 <MAP_clearMap+0x3a>
 800aaaa:	88bb      	ldrh	r3, [r7, #4]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d102      	bne.n	800aab6 <MAP_clearMap+0x3a>
 800aab0:	23cc      	movs	r3, #204	; 0xcc
 800aab2:	70fb      	strb	r3, [r7, #3]
 800aab4:	e031      	b.n	800ab1a <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == 0 ) ) uc_data = 0x66;
 800aab6:	88fb      	ldrh	r3, [r7, #6]
 800aab8:	2b1f      	cmp	r3, #31
 800aaba:	d105      	bne.n	800aac8 <MAP_clearMap+0x4c>
 800aabc:	88bb      	ldrh	r3, [r7, #4]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d102      	bne.n	800aac8 <MAP_clearMap+0x4c>
 800aac2:	2366      	movs	r3, #102	; 0x66
 800aac4:	70fb      	strb	r3, [r7, #3]
 800aac6:	e028      	b.n	800ab1a <MAP_clearMap+0x9e>
			else if ( ( x == 0 ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x99;
 800aac8:	88fb      	ldrh	r3, [r7, #6]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d105      	bne.n	800aada <MAP_clearMap+0x5e>
 800aace:	88bb      	ldrh	r3, [r7, #4]
 800aad0:	2b1f      	cmp	r3, #31
 800aad2:	d102      	bne.n	800aada <MAP_clearMap+0x5e>
 800aad4:	2399      	movs	r3, #153	; 0x99
 800aad6:	70fb      	strb	r3, [r7, #3]
 800aad8:	e01f      	b.n	800ab1a <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x33;
 800aada:	88fb      	ldrh	r3, [r7, #6]
 800aadc:	2b1f      	cmp	r3, #31
 800aade:	d105      	bne.n	800aaec <MAP_clearMap+0x70>
 800aae0:	88bb      	ldrh	r3, [r7, #4]
 800aae2:	2b1f      	cmp	r3, #31
 800aae4:	d102      	bne.n	800aaec <MAP_clearMap+0x70>
 800aae6:	2333      	movs	r3, #51	; 0x33
 800aae8:	70fb      	strb	r3, [r7, #3]
 800aaea:	e016      	b.n	800ab1a <MAP_clearMap+0x9e>
			else if ( x == 0 ) uc_data = 0x88;
 800aaec:	88fb      	ldrh	r3, [r7, #6]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d102      	bne.n	800aaf8 <MAP_clearMap+0x7c>
 800aaf2:	2388      	movs	r3, #136	; 0x88
 800aaf4:	70fb      	strb	r3, [r7, #3]
 800aaf6:	e010      	b.n	800ab1a <MAP_clearMap+0x9e>
			else if ( x == (MAP_X_SIZE-1) ) uc_data = 0x22;
 800aaf8:	88fb      	ldrh	r3, [r7, #6]
 800aafa:	2b1f      	cmp	r3, #31
 800aafc:	d102      	bne.n	800ab04 <MAP_clearMap+0x88>
 800aafe:	2322      	movs	r3, #34	; 0x22
 800ab00:	70fb      	strb	r3, [r7, #3]
 800ab02:	e00a      	b.n	800ab1a <MAP_clearMap+0x9e>
			else if ( y == 0 ) uc_data = 0x44;
 800ab04:	88bb      	ldrh	r3, [r7, #4]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d102      	bne.n	800ab10 <MAP_clearMap+0x94>
 800ab0a:	2344      	movs	r3, #68	; 0x44
 800ab0c:	70fb      	strb	r3, [r7, #3]
 800ab0e:	e004      	b.n	800ab1a <MAP_clearMap+0x9e>
			else if ( y == (MAP_Y_SIZE-1) ) uc_data = 0x11;
 800ab10:	88bb      	ldrh	r3, [r7, #4]
 800ab12:	2b1f      	cmp	r3, #31
 800ab14:	d101      	bne.n	800ab1a <MAP_clearMap+0x9e>
 800ab16:	2311      	movs	r3, #17
 800ab18:	70fb      	strb	r3, [r7, #3]
			g_sysMap[y][x] = uc_data;
 800ab1a:	88ba      	ldrh	r2, [r7, #4]
 800ab1c:	88fb      	ldrh	r3, [r7, #6]
 800ab1e:	490c      	ldr	r1, [pc, #48]	; (800ab50 <MAP_clearMap+0xd4>)
 800ab20:	0152      	lsls	r2, r2, #5
 800ab22:	440a      	add	r2, r1
 800ab24:	4413      	add	r3, r2
 800ab26:	78fa      	ldrb	r2, [r7, #3]
 800ab28:	701a      	strb	r2, [r3, #0]
		for( x = 0; x < MAP_X_SIZE; x++){
 800ab2a:	88fb      	ldrh	r3, [r7, #6]
 800ab2c:	3301      	adds	r3, #1
 800ab2e:	80fb      	strh	r3, [r7, #6]
 800ab30:	88fb      	ldrh	r3, [r7, #6]
 800ab32:	2b1f      	cmp	r3, #31
 800ab34:	d9ab      	bls.n	800aa8e <MAP_clearMap+0x12>
	for ( y = 0; y < MAP_Y_SIZE; y++){
 800ab36:	88bb      	ldrh	r3, [r7, #4]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	80bb      	strh	r3, [r7, #4]
 800ab3c:	88bb      	ldrh	r3, [r7, #4]
 800ab3e:	2b1f      	cmp	r3, #31
 800ab40:	d9a2      	bls.n	800aa88 <MAP_clearMap+0xc>
		}
	}

}
 800ab42:	bf00      	nop
 800ab44:	370c      	adds	r7, #12
 800ab46:	46bd      	mov	sp, r7
 800ab48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4c:	4770      	bx	lr
 800ab4e:	bf00      	nop
 800ab50:	200002d8 	.word	0x200002d8

0800ab54 <MAP_getWallData>:

uint8_t MAP_getWallData( void )
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b082      	sub	sp, #8
 800ab58:	af00      	add	r7, sp, #0
	uint8_t	 uc_wall;

//	LED_offAll();			// debug

	// ZT
	uc_wall = 0;
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	71fb      	strb	r3, [r7, #7]
	if( TRUE == DIST_isWall_FRONT() ){
 800ab5e:	f7ff fc93 	bl	800a488 <DIST_isWall_FRONT>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d003      	beq.n	800ab70 <MAP_getWallData+0x1c>
		uc_wall = uc_wall | 0x11;
 800ab68:	79fb      	ldrb	r3, [r7, #7]
 800ab6a:	f043 0311 	orr.w	r3, r3, #17
 800ab6e:	71fb      	strb	r3, [r7, #7]
//		LED_on(LED3);			// debug
//		LED_on(LED2);			// debug
	}
	if( TRUE == DIST_isWall_L_SIDE() ){
 800ab70:	f7ff fcbc 	bl	800a4ec <DIST_isWall_L_SIDE>
 800ab74:	4603      	mov	r3, r0
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d003      	beq.n	800ab82 <MAP_getWallData+0x2e>
//		LED_on(LED0);			// debug
		uc_wall = uc_wall | 0x88;
 800ab7a:	79fb      	ldrb	r3, [r7, #7]
 800ab7c:	f063 0377 	orn	r3, r3, #119	; 0x77
 800ab80:	71fb      	strb	r3, [r7, #7]
	}
	if( TRUE == DIST_isWall_R_SIDE() ){
 800ab82:	f7ff fc9d 	bl	800a4c0 <DIST_isWall_R_SIDE>
 800ab86:	4603      	mov	r3, r0
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d003      	beq.n	800ab94 <MAP_getWallData+0x40>
//		LED_on(LED1);			// debug
		uc_wall = uc_wall | 0x22;
 800ab8c:	79fb      	ldrb	r3, [r7, #7]
 800ab8e:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 800ab92:	71fb      	strb	r3, [r7, #7]
	}

	// }EXisZTf[^f[^
	if		( en_Head == EAST ){
 800ab94:	4b0f      	ldr	r3, [pc, #60]	; (800abd4 <MAP_getWallData+0x80>)
 800ab96:	781b      	ldrb	r3, [r3, #0]
 800ab98:	2b01      	cmp	r3, #1
 800ab9a:	d103      	bne.n	800aba4 <MAP_getWallData+0x50>
		uc_wall = uc_wall >> 3;
 800ab9c:	79fb      	ldrb	r3, [r7, #7]
 800ab9e:	08db      	lsrs	r3, r3, #3
 800aba0:	71fb      	strb	r3, [r7, #7]
 800aba2:	e00e      	b.n	800abc2 <MAP_getWallData+0x6e>
	}
	else if ( en_Head == SOUTH ){
 800aba4:	4b0b      	ldr	r3, [pc, #44]	; (800abd4 <MAP_getWallData+0x80>)
 800aba6:	781b      	ldrb	r3, [r3, #0]
 800aba8:	2b02      	cmp	r3, #2
 800abaa:	d103      	bne.n	800abb4 <MAP_getWallData+0x60>
		uc_wall = uc_wall >> 2;
 800abac:	79fb      	ldrb	r3, [r7, #7]
 800abae:	089b      	lsrs	r3, r3, #2
 800abb0:	71fb      	strb	r3, [r7, #7]
 800abb2:	e006      	b.n	800abc2 <MAP_getWallData+0x6e>
	}
	else if ( en_Head == WEST ){
 800abb4:	4b07      	ldr	r3, [pc, #28]	; (800abd4 <MAP_getWallData+0x80>)
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	2b03      	cmp	r3, #3
 800abba:	d102      	bne.n	800abc2 <MAP_getWallData+0x6e>
		uc_wall = uc_wall >> 1;
 800abbc:	79fb      	ldrb	r3, [r7, #7]
 800abbe:	085b      	lsrs	r3, r3, #1
 800abc0:	71fb      	strb	r3, [r7, #7]
	}

	//	TtO
	return ( uc_wall | 0xf0 );
 800abc2:	79fb      	ldrb	r3, [r7, #7]
 800abc4:	f063 030f 	orn	r3, r3, #15
 800abc8:	b2db      	uxtb	r3, r3
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3708      	adds	r7, #8
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop
 800abd4:	2000458c 	.word	0x2000458c

0800abd8 <MAP_makeMapData>:

void MAP_makeMapData( void )
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b082      	sub	sp, #8
 800abdc:	af00      	add	r7, sp, #0
	uint8_t uc_wall;

	//	sH
	if ( ( mx == 0 ) && ( my == 0 ) ){
 800abde:	4b66      	ldr	r3, [pc, #408]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800abe0:	781b      	ldrb	r3, [r3, #0]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d106      	bne.n	800abf4 <MAP_makeMapData+0x1c>
 800abe6:	4b65      	ldr	r3, [pc, #404]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800abe8:	781b      	ldrb	r3, [r3, #0]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d102      	bne.n	800abf4 <MAP_makeMapData+0x1c>
		uc_wall = 0xfe;
 800abee:	23fe      	movs	r3, #254	; 0xfe
 800abf0:	71fb      	strb	r3, [r7, #7]
 800abf2:	e003      	b.n	800abfc <MAP_makeMapData+0x24>
	}
	else{
		uc_wall = MAP_getWallData();
 800abf4:	f7ff ffae 	bl	800ab54 <MAP_getWallData>
 800abf8:	4603      	mov	r3, r0
 800abfa:	71fb      	strb	r3, [r7, #7]
	}
	g_sysMap[my][mx] = uc_wall;
 800abfc:	4b5f      	ldr	r3, [pc, #380]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800abfe:	781b      	ldrb	r3, [r3, #0]
 800ac00:	4618      	mov	r0, r3
 800ac02:	4b5d      	ldr	r3, [pc, #372]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	4619      	mov	r1, r3
 800ac08:	4a5d      	ldr	r2, [pc, #372]	; (800ad80 <MAP_makeMapData+0x1a8>)
 800ac0a:	0143      	lsls	r3, r0, #5
 800ac0c:	4413      	add	r3, r2
 800ac0e:	440b      	add	r3, r1
 800ac10:	79fa      	ldrb	r2, [r7, #7]
 800ac12:	701a      	strb	r2, [r3, #0]

	//	l`of[^XV
	if ( mx != (MAP_X_SIZE-1) ){
 800ac14:	4b58      	ldr	r3, [pc, #352]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800ac16:	781b      	ldrb	r3, [r3, #0]
 800ac18:	2b1f      	cmp	r3, #31
 800ac1a:	d026      	beq.n	800ac6a <MAP_makeMapData+0x92>
		g_sysMap[my][mx+1] = ( g_sysMap[my][mx+1] & 0x77 ) | 0x80 | ( ( uc_wall << 2 ) & 0x08 );
 800ac1c:	4b57      	ldr	r3, [pc, #348]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800ac1e:	781b      	ldrb	r3, [r3, #0]
 800ac20:	461a      	mov	r2, r3
 800ac22:	4b55      	ldr	r3, [pc, #340]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	3301      	adds	r3, #1
 800ac28:	4955      	ldr	r1, [pc, #340]	; (800ad80 <MAP_makeMapData+0x1a8>)
 800ac2a:	0152      	lsls	r2, r2, #5
 800ac2c:	440a      	add	r2, r1
 800ac2e:	4413      	add	r3, r2
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	b25b      	sxtb	r3, r3
 800ac34:	f003 0377 	and.w	r3, r3, #119	; 0x77
 800ac38:	b25b      	sxtb	r3, r3
 800ac3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ac3e:	b25a      	sxtb	r2, r3
 800ac40:	79fb      	ldrb	r3, [r7, #7]
 800ac42:	009b      	lsls	r3, r3, #2
 800ac44:	b25b      	sxtb	r3, r3
 800ac46:	f003 0308 	and.w	r3, r3, #8
 800ac4a:	b25b      	sxtb	r3, r3
 800ac4c:	4313      	orrs	r3, r2
 800ac4e:	b259      	sxtb	r1, r3
 800ac50:	4b4a      	ldr	r3, [pc, #296]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800ac52:	781b      	ldrb	r3, [r3, #0]
 800ac54:	461a      	mov	r2, r3
 800ac56:	4b48      	ldr	r3, [pc, #288]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800ac58:	781b      	ldrb	r3, [r3, #0]
 800ac5a:	3301      	adds	r3, #1
 800ac5c:	b2c8      	uxtb	r0, r1
 800ac5e:	4948      	ldr	r1, [pc, #288]	; (800ad80 <MAP_makeMapData+0x1a8>)
 800ac60:	0152      	lsls	r2, r2, #5
 800ac62:	440a      	add	r2, r1
 800ac64:	4413      	add	r3, r2
 800ac66:	4602      	mov	r2, r0
 800ac68:	701a      	strb	r2, [r3, #0]
	}
	if ( mx !=  0 ){
 800ac6a:	4b43      	ldr	r3, [pc, #268]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800ac6c:	781b      	ldrb	r3, [r3, #0]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d027      	beq.n	800acc2 <MAP_makeMapData+0xea>
		g_sysMap[my][mx-1] = ( g_sysMap[my][mx-1] & 0xdd ) | 0x20 | ( ( uc_wall >> 2 ) & 0x02 );
 800ac72:	4b42      	ldr	r3, [pc, #264]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800ac74:	781b      	ldrb	r3, [r3, #0]
 800ac76:	461a      	mov	r2, r3
 800ac78:	4b3f      	ldr	r3, [pc, #252]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	3b01      	subs	r3, #1
 800ac7e:	4940      	ldr	r1, [pc, #256]	; (800ad80 <MAP_makeMapData+0x1a8>)
 800ac80:	0152      	lsls	r2, r2, #5
 800ac82:	440a      	add	r2, r1
 800ac84:	4413      	add	r3, r2
 800ac86:	781b      	ldrb	r3, [r3, #0]
 800ac88:	b25b      	sxtb	r3, r3
 800ac8a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800ac8e:	b25b      	sxtb	r3, r3
 800ac90:	f043 0320 	orr.w	r3, r3, #32
 800ac94:	b25a      	sxtb	r2, r3
 800ac96:	79fb      	ldrb	r3, [r7, #7]
 800ac98:	089b      	lsrs	r3, r3, #2
 800ac9a:	b2db      	uxtb	r3, r3
 800ac9c:	b25b      	sxtb	r3, r3
 800ac9e:	f003 0302 	and.w	r3, r3, #2
 800aca2:	b25b      	sxtb	r3, r3
 800aca4:	4313      	orrs	r3, r2
 800aca6:	b259      	sxtb	r1, r3
 800aca8:	4b34      	ldr	r3, [pc, #208]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800acaa:	781b      	ldrb	r3, [r3, #0]
 800acac:	461a      	mov	r2, r3
 800acae:	4b32      	ldr	r3, [pc, #200]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	3b01      	subs	r3, #1
 800acb4:	b2c8      	uxtb	r0, r1
 800acb6:	4932      	ldr	r1, [pc, #200]	; (800ad80 <MAP_makeMapData+0x1a8>)
 800acb8:	0152      	lsls	r2, r2, #5
 800acba:	440a      	add	r2, r1
 800acbc:	4413      	add	r3, r2
 800acbe:	4602      	mov	r2, r0
 800acc0:	701a      	strb	r2, [r3, #0]
	}
	if ( my != (MAP_Y_SIZE-1) ){
 800acc2:	4b2e      	ldr	r3, [pc, #184]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800acc4:	781b      	ldrb	r3, [r3, #0]
 800acc6:	2b1f      	cmp	r3, #31
 800acc8:	d026      	beq.n	800ad18 <MAP_makeMapData+0x140>
		g_sysMap[my+1][mx] = ( g_sysMap[my+1][mx] & 0xbb ) | 0x40 | ( ( uc_wall << 2 ) & 0x04 );
 800acca:	4b2c      	ldr	r3, [pc, #176]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800accc:	781b      	ldrb	r3, [r3, #0]
 800acce:	3301      	adds	r3, #1
 800acd0:	4a29      	ldr	r2, [pc, #164]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800acd2:	7812      	ldrb	r2, [r2, #0]
 800acd4:	4611      	mov	r1, r2
 800acd6:	4a2a      	ldr	r2, [pc, #168]	; (800ad80 <MAP_makeMapData+0x1a8>)
 800acd8:	015b      	lsls	r3, r3, #5
 800acda:	4413      	add	r3, r2
 800acdc:	440b      	add	r3, r1
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	b25b      	sxtb	r3, r3
 800ace2:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 800ace6:	b25b      	sxtb	r3, r3
 800ace8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acec:	b25a      	sxtb	r2, r3
 800acee:	79fb      	ldrb	r3, [r7, #7]
 800acf0:	009b      	lsls	r3, r3, #2
 800acf2:	b25b      	sxtb	r3, r3
 800acf4:	f003 0304 	and.w	r3, r3, #4
 800acf8:	b25b      	sxtb	r3, r3
 800acfa:	4313      	orrs	r3, r2
 800acfc:	b259      	sxtb	r1, r3
 800acfe:	4b1f      	ldr	r3, [pc, #124]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800ad00:	781b      	ldrb	r3, [r3, #0]
 800ad02:	3301      	adds	r3, #1
 800ad04:	4a1c      	ldr	r2, [pc, #112]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800ad06:	7812      	ldrb	r2, [r2, #0]
 800ad08:	4610      	mov	r0, r2
 800ad0a:	b2c9      	uxtb	r1, r1
 800ad0c:	4a1c      	ldr	r2, [pc, #112]	; (800ad80 <MAP_makeMapData+0x1a8>)
 800ad0e:	015b      	lsls	r3, r3, #5
 800ad10:	4413      	add	r3, r2
 800ad12:	4403      	add	r3, r0
 800ad14:	460a      	mov	r2, r1
 800ad16:	701a      	strb	r2, [r3, #0]
	}
	if ( my !=  0 ){
 800ad18:	4b18      	ldr	r3, [pc, #96]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800ad1a:	781b      	ldrb	r3, [r3, #0]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d027      	beq.n	800ad70 <MAP_makeMapData+0x198>
		g_sysMap[my-1][mx] = ( g_sysMap[my-1][mx] & 0xee ) | 0x10 | ( ( uc_wall >> 2 ) & 0x01 );
 800ad20:	4b16      	ldr	r3, [pc, #88]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800ad22:	781b      	ldrb	r3, [r3, #0]
 800ad24:	3b01      	subs	r3, #1
 800ad26:	4a14      	ldr	r2, [pc, #80]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800ad28:	7812      	ldrb	r2, [r2, #0]
 800ad2a:	4611      	mov	r1, r2
 800ad2c:	4a14      	ldr	r2, [pc, #80]	; (800ad80 <MAP_makeMapData+0x1a8>)
 800ad2e:	015b      	lsls	r3, r3, #5
 800ad30:	4413      	add	r3, r2
 800ad32:	440b      	add	r3, r1
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	b25b      	sxtb	r3, r3
 800ad38:	f023 0311 	bic.w	r3, r3, #17
 800ad3c:	b25b      	sxtb	r3, r3
 800ad3e:	f043 0310 	orr.w	r3, r3, #16
 800ad42:	b25a      	sxtb	r2, r3
 800ad44:	79fb      	ldrb	r3, [r7, #7]
 800ad46:	089b      	lsrs	r3, r3, #2
 800ad48:	b2db      	uxtb	r3, r3
 800ad4a:	b25b      	sxtb	r3, r3
 800ad4c:	f003 0301 	and.w	r3, r3, #1
 800ad50:	b25b      	sxtb	r3, r3
 800ad52:	4313      	orrs	r3, r2
 800ad54:	b259      	sxtb	r1, r3
 800ad56:	4b09      	ldr	r3, [pc, #36]	; (800ad7c <MAP_makeMapData+0x1a4>)
 800ad58:	781b      	ldrb	r3, [r3, #0]
 800ad5a:	3b01      	subs	r3, #1
 800ad5c:	4a06      	ldr	r2, [pc, #24]	; (800ad78 <MAP_makeMapData+0x1a0>)
 800ad5e:	7812      	ldrb	r2, [r2, #0]
 800ad60:	4610      	mov	r0, r2
 800ad62:	b2c9      	uxtb	r1, r1
 800ad64:	4a06      	ldr	r2, [pc, #24]	; (800ad80 <MAP_makeMapData+0x1a8>)
 800ad66:	015b      	lsls	r3, r3, #5
 800ad68:	4413      	add	r3, r2
 800ad6a:	4403      	add	r3, r0
 800ad6c:	460a      	mov	r2, r1
 800ad6e:	701a      	strb	r2, [r3, #0]
	}

}
 800ad70:	bf00      	nop
 800ad72:	3708      	adds	r7, #8
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bd80      	pop	{r7, pc}
 800ad78:	2000458f 	.word	0x2000458f
 800ad7c:	20004585 	.word	0x20004585
 800ad80:	200002d8 	.word	0x200002d8

0800ad84 <setStep>:
	}
	while( uc_level != 0 );
	
}

void setStep(const int8_t x, const int8_t y, const uint16_t step) {
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b082      	sub	sp, #8
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	71fb      	strb	r3, [r7, #7]
 800ad8e:	460b      	mov	r3, r1
 800ad90:	71bb      	strb	r3, [r7, #6]
 800ad92:	4613      	mov	r3, r2
 800ad94:	80bb      	strh	r3, [r7, #4]
	/* (x, y)  */
	if (x < 0 || y < 0 || x >= MAP_X_SIZE || y >= MAP_Y_SIZE) {
 800ad96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	db0b      	blt.n	800adb6 <setStep+0x32>
 800ad9e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	db07      	blt.n	800adb6 <setStep+0x32>
 800ada6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800adaa:	2b1f      	cmp	r3, #31
 800adac:	dc03      	bgt.n	800adb6 <setStep+0x32>
 800adae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800adb2:	2b1f      	cmp	r3, #31
 800adb4:	dd03      	ble.n	800adbe <setStep+0x3a>
		printf( "referred to out of field\r\n");
 800adb6:	4808      	ldr	r0, [pc, #32]	; (800add8 <setStep+0x54>)
 800adb8:	f003 fc88 	bl	800e6cc <puts>
		return;
 800adbc:	e009      	b.n	800add2 <setStep+0x4e>
	}
	us_cmap[y][x] = step;
 800adbe:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800adc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800adc6:	4905      	ldr	r1, [pc, #20]	; (800addc <setStep+0x58>)
 800adc8:	0152      	lsls	r2, r2, #5
 800adca:	4413      	add	r3, r2
 800adcc:	88ba      	ldrh	r2, [r7, #4]
 800adce:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800add2:	3708      	adds	r7, #8
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}
 800add8:	08013694 	.word	0x08013694
 800addc:	200006f4 	.word	0x200006f4

0800ade0 <MAP_makeContourMap_kai2>:

void  MAP_makeContourMap_kai2(
	uint8_t uc_goalX, 			///< [in] X
	uint8_t uc_goalY, 			///< [in] Y
	enMAP_ACT_MODE	en_type		///< [in] 
) {
 800ade0:	b590      	push	{r4, r7, lr}
 800ade2:	b0cd      	sub	sp, #308	; 0x134
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	4604      	mov	r4, r0
 800ade8:	4608      	mov	r0, r1
 800adea:	4611      	mov	r1, r2
 800adec:	1dfb      	adds	r3, r7, #7
 800adee:	4622      	mov	r2, r4
 800adf0:	701a      	strb	r2, [r3, #0]
 800adf2:	1dbb      	adds	r3, r7, #6
 800adf4:	4602      	mov	r2, r0
 800adf6:	701a      	strb	r2, [r3, #0]
 800adf8:	1d7b      	adds	r3, r7, #5
 800adfa:	460a      	mov	r2, r1
 800adfc:	701a      	strb	r2, [r3, #0]
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	stPOSITION		st_pos;

	en_type = en_type;		// 
 800adfe:	1d7b      	adds	r3, r7, #5
 800ae00:	1d7a      	adds	r2, r7, #5
 800ae02:	7812      	ldrb	r2, [r2, #0]
 800ae04:	701a      	strb	r2, [r3, #0]

	queue_t queue;
	queue_t* pQueue = &queue;
 800ae06:	f107 0310 	add.w	r3, r7, #16
 800ae0a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	initQueue(pQueue);
 800ae0e:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800ae12:	f7f8 f91b 	bl	800304c <initQueue>

	/*  */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800ae16:	2300      	movs	r3, #0
 800ae18:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 800ae1c:	e014      	b.n	800ae48 <MAP_makeContourMap_kai2+0x68>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 800ae1e:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800ae22:	095b      	lsrs	r3, r3, #5
 800ae24:	b29b      	uxth	r3, r3
 800ae26:	461a      	mov	r2, r3
 800ae28:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800ae2c:	f003 031f 	and.w	r3, r3, #31
 800ae30:	49ba      	ldr	r1, [pc, #744]	; (800b11c <MAP_makeContourMap_kai2+0x33c>)
 800ae32:	0152      	lsls	r2, r2, #5
 800ae34:	4413      	add	r3, r2
 800ae36:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800ae3a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800ae3e:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800ae42:	3301      	adds	r3, #1
 800ae44:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 800ae48:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800ae4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae50:	d3e5      	bcc.n	800ae1e <MAP_makeContourMap_kai2+0x3e>
	/*  */
//	std::queue<stPOSITION> q;
//	QueryPerformanceCounter(&start);

	/* 0 */
	setStep(uc_goalX, uc_goalY, 0);
 800ae52:	1dfb      	adds	r3, r7, #7
 800ae54:	f993 0000 	ldrsb.w	r0, [r3]
 800ae58:	1dbb      	adds	r3, r7, #6
 800ae5a:	f993 3000 	ldrsb.w	r3, [r3]
 800ae5e:	2200      	movs	r2, #0
 800ae60:	4619      	mov	r1, r3
 800ae62:	f7ff ff8f 	bl	800ad84 <setStep>
	st_pos.x = uc_goalX;
 800ae66:	1dfb      	adds	r3, r7, #7
 800ae68:	781b      	ldrb	r3, [r3, #0]
 800ae6a:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c
	st_pos.y = uc_goalY;
 800ae6e:	1dbb      	adds	r3, r7, #6
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	st_pos.step = 0;
 800ae76:	2300      	movs	r3, #0
 800ae78:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e

	enqueue(pQueue,st_pos);
 800ae7c:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800ae80:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800ae84:	f7f8 f912 	bl	80030ac <enqueue>

	/*  */
	while (pQueue->flag != EMPTY) {
 800ae88:	e13b      	b.n	800b102 <MAP_makeContourMap_kai2+0x322>
		const stPOSITION focus = dequeue(pQueue);
 800ae8a:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800ae8e:	f7f8 f949 	bl	8003124 <dequeue>
 800ae92:	4602      	mov	r2, r0
 800ae94:	f107 030c 	add.w	r3, r7, #12
 800ae98:	601a      	str	r2, [r3, #0]
//		q.pop();
		const uint16_t focus_step = focus.step;
 800ae9a:	f107 030c 	add.w	r3, r7, #12
 800ae9e:	885b      	ldrh	r3, [r3, #2]
 800aea0:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
		x = focus.x;
 800aea4:	f107 030c 	add.w	r3, r7, #12
 800aea8:	781b      	ldrb	r3, [r3, #0]
 800aeaa:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
		y = focus.y;
 800aeae:	f107 030c 	add.w	r3, r7, #12
 800aeb2:	785b      	ldrb	r3, [r3, #1]
 800aeb4:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
		stPOSITION next = focus;
 800aeb8:	f107 0308 	add.w	r3, r7, #8
 800aebc:	f107 020c 	add.w	r2, r7, #12
 800aec0:	6812      	ldr	r2, [r2, #0]
 800aec2:	601a      	str	r2, [r3, #0]
		uc_wallData = g_sysMap[y][x];
 800aec4:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800aec8:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800aecc:	4994      	ldr	r1, [pc, #592]	; (800b120 <MAP_makeContourMap_kai2+0x340>)
 800aece:	0152      	lsls	r2, r2, #5
 800aed0:	440a      	add	r2, r1
 800aed2:	4413      	add	r3, r2
 800aed4:	781b      	ldrb	r3, [r3, #0]
 800aed6:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121

		if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 800aeda:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800aede:	f003 0301 	and.w	r3, r3, #1
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d13e      	bne.n	800af64 <MAP_makeContourMap_kai2+0x184>
 800aee6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800aeea:	2b1f      	cmp	r3, #31
 800aeec:	d03a      	beq.n	800af64 <MAP_makeContourMap_kai2+0x184>
			if (us_cmap[y + 1][x] > focus_step + 1) {
 800aeee:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800aef2:	1c5a      	adds	r2, r3, #1
 800aef4:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800aef8:	4988      	ldr	r1, [pc, #544]	; (800b11c <MAP_makeContourMap_kai2+0x33c>)
 800aefa:	0152      	lsls	r2, r2, #5
 800aefc:	4413      	add	r3, r2
 800aefe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800af02:	461a      	mov	r2, r3
 800af04:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800af08:	3301      	adds	r3, #1
 800af0a:	429a      	cmp	r2, r3
 800af0c:	dd2a      	ble.n	800af64 <MAP_makeContourMap_kai2+0x184>
				next.step = focus_step + 1;
 800af0e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800af12:	3301      	adds	r3, #1
 800af14:	b29a      	uxth	r2, r3
 800af16:	f107 0308 	add.w	r3, r7, #8
 800af1a:	805a      	strh	r2, [r3, #2]
				us_cmap[y + 1][x] = focus_step + 1;
 800af1c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800af20:	1c5a      	adds	r2, r3, #1
 800af22:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800af26:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800af2a:	3101      	adds	r1, #1
 800af2c:	b288      	uxth	r0, r1
 800af2e:	497b      	ldr	r1, [pc, #492]	; (800b11c <MAP_makeContourMap_kai2+0x33c>)
 800af30:	0152      	lsls	r2, r2, #5
 800af32:	4413      	add	r3, r2
 800af34:	4602      	mov	r2, r0
 800af36:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 800af3a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800af3e:	b2da      	uxtb	r2, r3
 800af40:	f107 0308 	add.w	r3, r7, #8
 800af44:	701a      	strb	r2, [r3, #0]
				next.y = y + 1;
 800af46:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800af4a:	b2db      	uxtb	r3, r3
 800af4c:	3301      	adds	r3, #1
 800af4e:	b2da      	uxtb	r2, r3
 800af50:	f107 0308 	add.w	r3, r7, #8
 800af54:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue,next);
 800af56:	f107 0308 	add.w	r3, r7, #8
 800af5a:	6819      	ldr	r1, [r3, #0]
 800af5c:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800af60:	f7f8 f8a4 	bl	80030ac <enqueue>
			}
		}
		if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 800af64:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800af68:	f003 0302 	and.w	r3, r3, #2
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d13e      	bne.n	800afee <MAP_makeContourMap_kai2+0x20e>
 800af70:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800af74:	2b1f      	cmp	r3, #31
 800af76:	d03a      	beq.n	800afee <MAP_makeContourMap_kai2+0x20e>
			if (us_cmap[y][x + 1] > focus_step + 1) {
 800af78:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800af7c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800af80:	3301      	adds	r3, #1
 800af82:	4966      	ldr	r1, [pc, #408]	; (800b11c <MAP_makeContourMap_kai2+0x33c>)
 800af84:	0152      	lsls	r2, r2, #5
 800af86:	4413      	add	r3, r2
 800af88:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800af8c:	461a      	mov	r2, r3
 800af8e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800af92:	3301      	adds	r3, #1
 800af94:	429a      	cmp	r2, r3
 800af96:	dd2a      	ble.n	800afee <MAP_makeContourMap_kai2+0x20e>
				next.step = focus_step + 1;
 800af98:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800af9c:	3301      	adds	r3, #1
 800af9e:	b29a      	uxth	r2, r3
 800afa0:	f107 0308 	add.w	r3, r7, #8
 800afa4:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x + 1] = focus_step + 1;
 800afa6:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800afaa:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800afae:	3301      	adds	r3, #1
 800afb0:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800afb4:	3101      	adds	r1, #1
 800afb6:	b288      	uxth	r0, r1
 800afb8:	4958      	ldr	r1, [pc, #352]	; (800b11c <MAP_makeContourMap_kai2+0x33c>)
 800afba:	0152      	lsls	r2, r2, #5
 800afbc:	4413      	add	r3, r2
 800afbe:	4602      	mov	r2, r0
 800afc0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x + 1;
 800afc4:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800afc8:	b2db      	uxtb	r3, r3
 800afca:	3301      	adds	r3, #1
 800afcc:	b2da      	uxtb	r2, r3
 800afce:	f107 0308 	add.w	r3, r7, #8
 800afd2:	701a      	strb	r2, [r3, #0]
				next.y = y;
 800afd4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800afd8:	b2da      	uxtb	r2, r3
 800afda:	f107 0308 	add.w	r3, r7, #8
 800afde:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800afe0:	f107 0308 	add.w	r3, r7, #8
 800afe4:	6819      	ldr	r1, [r3, #0]
 800afe6:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800afea:	f7f8 f85f 	bl	80030ac <enqueue>
			}
		}
		if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 800afee:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800aff2:	f003 0304 	and.w	r3, r3, #4
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d13e      	bne.n	800b078 <MAP_makeContourMap_kai2+0x298>
 800affa:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800affe:	2b00      	cmp	r3, #0
 800b000:	d03a      	beq.n	800b078 <MAP_makeContourMap_kai2+0x298>
			if (us_cmap[y - 1][x] > focus_step + 1) {
 800b002:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b006:	1e5a      	subs	r2, r3, #1
 800b008:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b00c:	4943      	ldr	r1, [pc, #268]	; (800b11c <MAP_makeContourMap_kai2+0x33c>)
 800b00e:	0152      	lsls	r2, r2, #5
 800b010:	4413      	add	r3, r2
 800b012:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b016:	461a      	mov	r2, r3
 800b018:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b01c:	3301      	adds	r3, #1
 800b01e:	429a      	cmp	r2, r3
 800b020:	dd2a      	ble.n	800b078 <MAP_makeContourMap_kai2+0x298>
				next.step = focus_step + 1;
 800b022:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b026:	3301      	adds	r3, #1
 800b028:	b29a      	uxth	r2, r3
 800b02a:	f107 0308 	add.w	r3, r7, #8
 800b02e:	805a      	strh	r2, [r3, #2]
				us_cmap[y - 1][x] = focus_step + 1;
 800b030:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b034:	1e5a      	subs	r2, r3, #1
 800b036:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b03a:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800b03e:	3101      	adds	r1, #1
 800b040:	b288      	uxth	r0, r1
 800b042:	4936      	ldr	r1, [pc, #216]	; (800b11c <MAP_makeContourMap_kai2+0x33c>)
 800b044:	0152      	lsls	r2, r2, #5
 800b046:	4413      	add	r3, r2
 800b048:	4602      	mov	r2, r0
 800b04a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 800b04e:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b052:	b2da      	uxtb	r2, r3
 800b054:	f107 0308 	add.w	r3, r7, #8
 800b058:	701a      	strb	r2, [r3, #0]
				next.y = y - 1;
 800b05a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b05e:	b2db      	uxtb	r3, r3
 800b060:	3b01      	subs	r3, #1
 800b062:	b2da      	uxtb	r2, r3
 800b064:	f107 0308 	add.w	r3, r7, #8
 800b068:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800b06a:	f107 0308 	add.w	r3, r7, #8
 800b06e:	6819      	ldr	r1, [r3, #0]
 800b070:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b074:	f7f8 f81a 	bl	80030ac <enqueue>
			}
		}
		if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 800b078:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800b07c:	f003 0308 	and.w	r3, r3, #8
 800b080:	2b00      	cmp	r3, #0
 800b082:	d13e      	bne.n	800b102 <MAP_makeContourMap_kai2+0x322>
 800b084:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d03a      	beq.n	800b102 <MAP_makeContourMap_kai2+0x322>
			if (us_cmap[y][x - 1] > focus_step + 1) {
 800b08c:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800b090:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b094:	3b01      	subs	r3, #1
 800b096:	4921      	ldr	r1, [pc, #132]	; (800b11c <MAP_makeContourMap_kai2+0x33c>)
 800b098:	0152      	lsls	r2, r2, #5
 800b09a:	4413      	add	r3, r2
 800b09c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b0a0:	461a      	mov	r2, r3
 800b0a2:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b0a6:	3301      	adds	r3, #1
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	dd2a      	ble.n	800b102 <MAP_makeContourMap_kai2+0x322>
				next.step = focus_step + 1;
 800b0ac:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b0b0:	3301      	adds	r3, #1
 800b0b2:	b29a      	uxth	r2, r3
 800b0b4:	f107 0308 	add.w	r3, r7, #8
 800b0b8:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x - 1] = focus_step + 1;
 800b0ba:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800b0be:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b0c2:	3b01      	subs	r3, #1
 800b0c4:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800b0c8:	3101      	adds	r1, #1
 800b0ca:	b288      	uxth	r0, r1
 800b0cc:	4913      	ldr	r1, [pc, #76]	; (800b11c <MAP_makeContourMap_kai2+0x33c>)
 800b0ce:	0152      	lsls	r2, r2, #5
 800b0d0:	4413      	add	r3, r2
 800b0d2:	4602      	mov	r2, r0
 800b0d4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x - 1;
 800b0d8:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b0dc:	b2db      	uxtb	r3, r3
 800b0de:	3b01      	subs	r3, #1
 800b0e0:	b2da      	uxtb	r2, r3
 800b0e2:	f107 0308 	add.w	r3, r7, #8
 800b0e6:	701a      	strb	r2, [r3, #0]
				next.y = y;
 800b0e8:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b0ec:	b2da      	uxtb	r2, r3
 800b0ee:	f107 0308 	add.w	r3, r7, #8
 800b0f2:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800b0f4:	f107 0308 	add.w	r3, r7, #8
 800b0f8:	6819      	ldr	r1, [r3, #0]
 800b0fa:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b0fe:	f7f7 ffd5 	bl	80030ac <enqueue>
	while (pQueue->flag != EMPTY) {
 800b102:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b106:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	f47f aebd 	bne.w	800ae8a <MAP_makeContourMap_kai2+0xaa>
			}
		}

	}

}
 800b110:	bf00      	nop
 800b112:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800b116:	46bd      	mov	sp, r7
 800b118:	bd90      	pop	{r4, r7, pc}
 800b11a:	bf00      	nop
 800b11c:	200006f4 	.word	0x200006f4
 800b120:	200002d8 	.word	0x200002d8

0800b124 <MAP_calcMouseDir>:
}

void MAP_calcMouseDir( 
	enMAP_SEARCH_TYPE	en_calcType,	///< [in] vZ@
	enMAP_HEAD_DIR* 	p_head			///< [out] isilj
){
 800b124:	b480      	push	{r7}
 800b126:	b085      	sub	sp, #20
 800b128:	af00      	add	r7, sp, #0
 800b12a:	4603      	mov	r3, r0
 800b12c:	6039      	str	r1, [r7, #0]
 800b12e:	71fb      	strb	r3, [r7, #7]
	uint16_t		us_new;
	enMAP_HEAD_DIR	en_tmpHead;

	/* vZ */
	// MAP@
	if( CONTOUR_SYSTEM == en_calcType ){
 800b130:	79fb      	ldrb	r3, [r7, #7]
 800b132:	2b00      	cmp	r3, #0
 800b134:	f040 80ee 	bne.w	800b314 <MAP_calcMouseDir+0x1f0>
		// 4InZoB
		// AAIB
		// @T,i AT, BT,i CT,
		uc_wall = g_sysMap[my][mx];
 800b138:	4b7b      	ldr	r3, [pc, #492]	; (800b328 <MAP_calcMouseDir+0x204>)
 800b13a:	781b      	ldrb	r3, [r3, #0]
 800b13c:	4618      	mov	r0, r3
 800b13e:	4b7b      	ldr	r3, [pc, #492]	; (800b32c <MAP_calcMouseDir+0x208>)
 800b140:	781b      	ldrb	r3, [r3, #0]
 800b142:	4619      	mov	r1, r3
 800b144:	4a7a      	ldr	r2, [pc, #488]	; (800b330 <MAP_calcMouseDir+0x20c>)
 800b146:	0143      	lsls	r3, r0, #5
 800b148:	4413      	add	r3, r2
 800b14a:	440b      	add	r3, r1
 800b14c:	781b      	ldrb	r3, [r3, #0]
 800b14e:	72bb      	strb	r3, [r7, #10]
		us_base = MAP_SMAP_MAX_PRI_VAL;					// 16[]~16[]~4[]
 800b150:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b154:	81fb      	strh	r3, [r7, #14]

		/* 4r */
		//	kmF
		if ( ( uc_wall & 1 ) == 0 ){
 800b156:	7abb      	ldrb	r3, [r7, #10]
 800b158:	f003 0301 	and.w	r3, r3, #1
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d12f      	bne.n	800b1c0 <MAP_calcMouseDir+0x9c>
			us_new = us_cmap[my+1][mx] * 4 + 4;
 800b160:	4b71      	ldr	r3, [pc, #452]	; (800b328 <MAP_calcMouseDir+0x204>)
 800b162:	781b      	ldrb	r3, [r3, #0]
 800b164:	3301      	adds	r3, #1
 800b166:	4a71      	ldr	r2, [pc, #452]	; (800b32c <MAP_calcMouseDir+0x208>)
 800b168:	7812      	ldrb	r2, [r2, #0]
 800b16a:	4611      	mov	r1, r2
 800b16c:	4a71      	ldr	r2, [pc, #452]	; (800b334 <MAP_calcMouseDir+0x210>)
 800b16e:	015b      	lsls	r3, r3, #5
 800b170:	440b      	add	r3, r1
 800b172:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b176:	3301      	adds	r3, #1
 800b178:	b29b      	uxth	r3, r3
 800b17a:	009b      	lsls	r3, r3, #2
 800b17c:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my+1][mx] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800b17e:	4b6a      	ldr	r3, [pc, #424]	; (800b328 <MAP_calcMouseDir+0x204>)
 800b180:	781b      	ldrb	r3, [r3, #0]
 800b182:	3301      	adds	r3, #1
 800b184:	4a69      	ldr	r2, [pc, #420]	; (800b32c <MAP_calcMouseDir+0x208>)
 800b186:	7812      	ldrb	r2, [r2, #0]
 800b188:	4611      	mov	r1, r2
 800b18a:	4a69      	ldr	r2, [pc, #420]	; (800b330 <MAP_calcMouseDir+0x20c>)
 800b18c:	015b      	lsls	r3, r3, #5
 800b18e:	4413      	add	r3, r2
 800b190:	440b      	add	r3, r1
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b198:	2bf0      	cmp	r3, #240	; 0xf0
 800b19a:	d002      	beq.n	800b1a2 <MAP_calcMouseDir+0x7e>
 800b19c:	89bb      	ldrh	r3, [r7, #12]
 800b19e:	3b02      	subs	r3, #2
 800b1a0:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == NORTH ) us_new = us_new - 1;
 800b1a2:	4b65      	ldr	r3, [pc, #404]	; (800b338 <MAP_calcMouseDir+0x214>)
 800b1a4:	781b      	ldrb	r3, [r3, #0]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d102      	bne.n	800b1b0 <MAP_calcMouseDir+0x8c>
 800b1aa:	89bb      	ldrh	r3, [r7, #12]
 800b1ac:	3b01      	subs	r3, #1
 800b1ae:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b1b0:	89ba      	ldrh	r2, [r7, #12]
 800b1b2:	89fb      	ldrh	r3, [r7, #14]
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	d203      	bcs.n	800b1c0 <MAP_calcMouseDir+0x9c>
				us_base = us_new;
 800b1b8:	89bb      	ldrh	r3, [r7, #12]
 800b1ba:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = NORTH;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 2 ) == 0 ){
 800b1c0:	7abb      	ldrb	r3, [r7, #10]
 800b1c2:	f003 0302 	and.w	r3, r3, #2
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d12f      	bne.n	800b22a <MAP_calcMouseDir+0x106>
			us_new = us_cmap[my][mx+1] * 4 + 4;
 800b1ca:	4b57      	ldr	r3, [pc, #348]	; (800b328 <MAP_calcMouseDir+0x204>)
 800b1cc:	781b      	ldrb	r3, [r3, #0]
 800b1ce:	461a      	mov	r2, r3
 800b1d0:	4b56      	ldr	r3, [pc, #344]	; (800b32c <MAP_calcMouseDir+0x208>)
 800b1d2:	781b      	ldrb	r3, [r3, #0]
 800b1d4:	3301      	adds	r3, #1
 800b1d6:	4957      	ldr	r1, [pc, #348]	; (800b334 <MAP_calcMouseDir+0x210>)
 800b1d8:	0152      	lsls	r2, r2, #5
 800b1da:	4413      	add	r3, r2
 800b1dc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b1e0:	3301      	adds	r3, #1
 800b1e2:	b29b      	uxth	r3, r3
 800b1e4:	009b      	lsls	r3, r3, #2
 800b1e6:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx+1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800b1e8:	4b4f      	ldr	r3, [pc, #316]	; (800b328 <MAP_calcMouseDir+0x204>)
 800b1ea:	781b      	ldrb	r3, [r3, #0]
 800b1ec:	461a      	mov	r2, r3
 800b1ee:	4b4f      	ldr	r3, [pc, #316]	; (800b32c <MAP_calcMouseDir+0x208>)
 800b1f0:	781b      	ldrb	r3, [r3, #0]
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	494e      	ldr	r1, [pc, #312]	; (800b330 <MAP_calcMouseDir+0x20c>)
 800b1f6:	0152      	lsls	r2, r2, #5
 800b1f8:	440a      	add	r2, r1
 800b1fa:	4413      	add	r3, r2
 800b1fc:	781b      	ldrb	r3, [r3, #0]
 800b1fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b202:	2bf0      	cmp	r3, #240	; 0xf0
 800b204:	d002      	beq.n	800b20c <MAP_calcMouseDir+0xe8>
 800b206:	89bb      	ldrh	r3, [r7, #12]
 800b208:	3b02      	subs	r3, #2
 800b20a:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == EAST) us_new = us_new - 1;
 800b20c:	4b4a      	ldr	r3, [pc, #296]	; (800b338 <MAP_calcMouseDir+0x214>)
 800b20e:	781b      	ldrb	r3, [r3, #0]
 800b210:	2b01      	cmp	r3, #1
 800b212:	d102      	bne.n	800b21a <MAP_calcMouseDir+0xf6>
 800b214:	89bb      	ldrh	r3, [r7, #12]
 800b216:	3b01      	subs	r3, #1
 800b218:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b21a:	89ba      	ldrh	r2, [r7, #12]
 800b21c:	89fb      	ldrh	r3, [r7, #14]
 800b21e:	429a      	cmp	r2, r3
 800b220:	d203      	bcs.n	800b22a <MAP_calcMouseDir+0x106>
				us_base = us_new;
 800b222:	89bb      	ldrh	r3, [r7, #12]
 800b224:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = EAST;
 800b226:	2301      	movs	r3, #1
 800b228:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 4 ) == 0 ){
 800b22a:	7abb      	ldrb	r3, [r7, #10]
 800b22c:	f003 0304 	and.w	r3, r3, #4
 800b230:	2b00      	cmp	r3, #0
 800b232:	d12f      	bne.n	800b294 <MAP_calcMouseDir+0x170>
			us_new = us_cmap[my-1][mx] * 4 + 4;
 800b234:	4b3c      	ldr	r3, [pc, #240]	; (800b328 <MAP_calcMouseDir+0x204>)
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	3b01      	subs	r3, #1
 800b23a:	4a3c      	ldr	r2, [pc, #240]	; (800b32c <MAP_calcMouseDir+0x208>)
 800b23c:	7812      	ldrb	r2, [r2, #0]
 800b23e:	4611      	mov	r1, r2
 800b240:	4a3c      	ldr	r2, [pc, #240]	; (800b334 <MAP_calcMouseDir+0x210>)
 800b242:	015b      	lsls	r3, r3, #5
 800b244:	440b      	add	r3, r1
 800b246:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b24a:	3301      	adds	r3, #1
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	009b      	lsls	r3, r3, #2
 800b250:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my-1][mx] & 0xf0 ) != 0xf0) us_new = us_new - 2;
 800b252:	4b35      	ldr	r3, [pc, #212]	; (800b328 <MAP_calcMouseDir+0x204>)
 800b254:	781b      	ldrb	r3, [r3, #0]
 800b256:	3b01      	subs	r3, #1
 800b258:	4a34      	ldr	r2, [pc, #208]	; (800b32c <MAP_calcMouseDir+0x208>)
 800b25a:	7812      	ldrb	r2, [r2, #0]
 800b25c:	4611      	mov	r1, r2
 800b25e:	4a34      	ldr	r2, [pc, #208]	; (800b330 <MAP_calcMouseDir+0x20c>)
 800b260:	015b      	lsls	r3, r3, #5
 800b262:	4413      	add	r3, r2
 800b264:	440b      	add	r3, r1
 800b266:	781b      	ldrb	r3, [r3, #0]
 800b268:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b26c:	2bf0      	cmp	r3, #240	; 0xf0
 800b26e:	d002      	beq.n	800b276 <MAP_calcMouseDir+0x152>
 800b270:	89bb      	ldrh	r3, [r7, #12]
 800b272:	3b02      	subs	r3, #2
 800b274:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == SOUTH ) us_new = us_new - 1;
 800b276:	4b30      	ldr	r3, [pc, #192]	; (800b338 <MAP_calcMouseDir+0x214>)
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	2b02      	cmp	r3, #2
 800b27c:	d102      	bne.n	800b284 <MAP_calcMouseDir+0x160>
 800b27e:	89bb      	ldrh	r3, [r7, #12]
 800b280:	3b01      	subs	r3, #1
 800b282:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b284:	89ba      	ldrh	r2, [r7, #12]
 800b286:	89fb      	ldrh	r3, [r7, #14]
 800b288:	429a      	cmp	r2, r3
 800b28a:	d203      	bcs.n	800b294 <MAP_calcMouseDir+0x170>
				us_base = us_new;
 800b28c:	89bb      	ldrh	r3, [r7, #12]
 800b28e:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = SOUTH;
 800b290:	2302      	movs	r3, #2
 800b292:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 8 ) == 0 ){
 800b294:	7abb      	ldrb	r3, [r7, #10]
 800b296:	f003 0308 	and.w	r3, r3, #8
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d12f      	bne.n	800b2fe <MAP_calcMouseDir+0x1da>
			us_new = us_cmap[my][mx-1] * 4 + 4;
 800b29e:	4b22      	ldr	r3, [pc, #136]	; (800b328 <MAP_calcMouseDir+0x204>)
 800b2a0:	781b      	ldrb	r3, [r3, #0]
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	4b21      	ldr	r3, [pc, #132]	; (800b32c <MAP_calcMouseDir+0x208>)
 800b2a6:	781b      	ldrb	r3, [r3, #0]
 800b2a8:	3b01      	subs	r3, #1
 800b2aa:	4922      	ldr	r1, [pc, #136]	; (800b334 <MAP_calcMouseDir+0x210>)
 800b2ac:	0152      	lsls	r2, r2, #5
 800b2ae:	4413      	add	r3, r2
 800b2b0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b2b4:	3301      	adds	r3, #1
 800b2b6:	b29b      	uxth	r3, r3
 800b2b8:	009b      	lsls	r3, r3, #2
 800b2ba:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx-1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800b2bc:	4b1a      	ldr	r3, [pc, #104]	; (800b328 <MAP_calcMouseDir+0x204>)
 800b2be:	781b      	ldrb	r3, [r3, #0]
 800b2c0:	461a      	mov	r2, r3
 800b2c2:	4b1a      	ldr	r3, [pc, #104]	; (800b32c <MAP_calcMouseDir+0x208>)
 800b2c4:	781b      	ldrb	r3, [r3, #0]
 800b2c6:	3b01      	subs	r3, #1
 800b2c8:	4919      	ldr	r1, [pc, #100]	; (800b330 <MAP_calcMouseDir+0x20c>)
 800b2ca:	0152      	lsls	r2, r2, #5
 800b2cc:	440a      	add	r2, r1
 800b2ce:	4413      	add	r3, r2
 800b2d0:	781b      	ldrb	r3, [r3, #0]
 800b2d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b2d6:	2bf0      	cmp	r3, #240	; 0xf0
 800b2d8:	d002      	beq.n	800b2e0 <MAP_calcMouseDir+0x1bc>
 800b2da:	89bb      	ldrh	r3, [r7, #12]
 800b2dc:	3b02      	subs	r3, #2
 800b2de:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == WEST ) us_new = us_new - 1;
 800b2e0:	4b15      	ldr	r3, [pc, #84]	; (800b338 <MAP_calcMouseDir+0x214>)
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	2b03      	cmp	r3, #3
 800b2e6:	d102      	bne.n	800b2ee <MAP_calcMouseDir+0x1ca>
 800b2e8:	89bb      	ldrh	r3, [r7, #12]
 800b2ea:	3b01      	subs	r3, #1
 800b2ec:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b2ee:	89ba      	ldrh	r2, [r7, #12]
 800b2f0:	89fb      	ldrh	r3, [r7, #14]
 800b2f2:	429a      	cmp	r2, r3
 800b2f4:	d203      	bcs.n	800b2fe <MAP_calcMouseDir+0x1da>
				us_base = us_new;
 800b2f6:	89bb      	ldrh	r3, [r7, #12]
 800b2f8:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = WEST;
 800b2fa:	2303      	movs	r3, #3
 800b2fc:	72fb      	strb	r3, [r7, #11]
			}
		}
		
		*p_head = (enMAP_HEAD_DIR)( (en_tmpHead - en_Head) & 3 );		// 
 800b2fe:	4b0e      	ldr	r3, [pc, #56]	; (800b338 <MAP_calcMouseDir+0x214>)
 800b300:	781b      	ldrb	r3, [r3, #0]
 800b302:	7afa      	ldrb	r2, [r7, #11]
 800b304:	1ad3      	subs	r3, r2, r3
 800b306:	b2db      	uxtb	r3, r3
 800b308:	f003 0303 	and.w	r3, r3, #3
 800b30c:	b2da      	uxtb	r2, r3
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	701a      	strb	r2, [r3, #0]
	// @w
	else{
		*p_head = (enMAP_HEAD_DIR)0;
	}

}
 800b312:	e002      	b.n	800b31a <MAP_calcMouseDir+0x1f6>
		*p_head = (enMAP_HEAD_DIR)0;
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	2200      	movs	r2, #0
 800b318:	701a      	strb	r2, [r3, #0]
}
 800b31a:	bf00      	nop
 800b31c:	3714      	adds	r7, #20
 800b31e:	46bd      	mov	sp, r7
 800b320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b324:	4770      	bx	lr
 800b326:	bf00      	nop
 800b328:	20004585 	.word	0x20004585
 800b32c:	2000458f 	.word	0x2000458f
 800b330:	200002d8 	.word	0x200002d8
 800b334:	200006f4 	.word	0x200006f4
 800b338:	2000458c 	.word	0x2000458c

0800b33c <MAP_refMousePos>:

void MAP_refMousePos( 
	enMAP_HEAD_DIR 			en_head			///< [in] is
){
 800b33c:	b480      	push	{r7}
 800b33e:	b083      	sub	sp, #12
 800b340:	af00      	add	r7, sp, #0
 800b342:	4603      	mov	r3, r0
 800b344:	71fb      	strb	r3, [r7, #7]
	switch( en_head ){
 800b346:	79fb      	ldrb	r3, [r7, #7]
 800b348:	2b03      	cmp	r3, #3
 800b34a:	d827      	bhi.n	800b39c <MAP_refMousePos+0x60>
 800b34c:	a201      	add	r2, pc, #4	; (adr r2, 800b354 <MAP_refMousePos+0x18>)
 800b34e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b352:	bf00      	nop
 800b354:	0800b365 	.word	0x0800b365
 800b358:	0800b373 	.word	0x0800b373
 800b35c:	0800b381 	.word	0x0800b381
 800b360:	0800b38f 	.word	0x0800b38f
		case NORTH:
			my = my + 1;
 800b364:	4b11      	ldr	r3, [pc, #68]	; (800b3ac <MAP_refMousePos+0x70>)
 800b366:	781b      	ldrb	r3, [r3, #0]
 800b368:	3301      	adds	r3, #1
 800b36a:	b2da      	uxtb	r2, r3
 800b36c:	4b0f      	ldr	r3, [pc, #60]	; (800b3ac <MAP_refMousePos+0x70>)
 800b36e:	701a      	strb	r2, [r3, #0]
			break;
 800b370:	e015      	b.n	800b39e <MAP_refMousePos+0x62>
		case EAST:
			mx = mx + 1;
 800b372:	4b0f      	ldr	r3, [pc, #60]	; (800b3b0 <MAP_refMousePos+0x74>)
 800b374:	781b      	ldrb	r3, [r3, #0]
 800b376:	3301      	adds	r3, #1
 800b378:	b2da      	uxtb	r2, r3
 800b37a:	4b0d      	ldr	r3, [pc, #52]	; (800b3b0 <MAP_refMousePos+0x74>)
 800b37c:	701a      	strb	r2, [r3, #0]
			break;
 800b37e:	e00e      	b.n	800b39e <MAP_refMousePos+0x62>
		case SOUTH:
			my = my - 1;
 800b380:	4b0a      	ldr	r3, [pc, #40]	; (800b3ac <MAP_refMousePos+0x70>)
 800b382:	781b      	ldrb	r3, [r3, #0]
 800b384:	3b01      	subs	r3, #1
 800b386:	b2da      	uxtb	r2, r3
 800b388:	4b08      	ldr	r3, [pc, #32]	; (800b3ac <MAP_refMousePos+0x70>)
 800b38a:	701a      	strb	r2, [r3, #0]
			break;
 800b38c:	e007      	b.n	800b39e <MAP_refMousePos+0x62>
		case WEST:
			mx = mx - 1;
 800b38e:	4b08      	ldr	r3, [pc, #32]	; (800b3b0 <MAP_refMousePos+0x74>)
 800b390:	781b      	ldrb	r3, [r3, #0]
 800b392:	3b01      	subs	r3, #1
 800b394:	b2da      	uxtb	r2, r3
 800b396:	4b06      	ldr	r3, [pc, #24]	; (800b3b0 <MAP_refMousePos+0x74>)
 800b398:	701a      	strb	r2, [r3, #0]
			break;
 800b39a:	e000      	b.n	800b39e <MAP_refMousePos+0x62>
		default:
			break;
 800b39c:	bf00      	nop
	}
}
 800b39e:	bf00      	nop
 800b3a0:	370c      	adds	r7, #12
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a8:	4770      	bx	lr
 800b3aa:	bf00      	nop
 800b3ac:	20004585 	.word	0x20004585
 800b3b0:	2000458f 	.word	0x2000458f

0800b3b4 <MAP_moveNextBlock>:

void MAP_moveNextBlock( 
	enMAP_HEAD_DIR 	en_head,		///< [in] isi}EXiskj
	bool*			p_type			///< [in] FALSE: POiATURE:Oi
){
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b082      	sub	sp, #8
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	6039      	str	r1, [r7, #0]
 800b3be:	71fb      	strb	r3, [r7, #7]
	*p_type = TRUE;
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	2201      	movs	r2, #1
 800b3c4:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// ZlNA
 800b3c6:	4b4d      	ldr	r3, [pc, #308]	; (800b4fc <MAP_moveNextBlock+0x148>)
 800b3c8:	f04f 0200 	mov.w	r2, #0
 800b3cc:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 800b3ce:	79fb      	ldrb	r3, [r7, #7]
 800b3d0:	2b03      	cmp	r3, #3
 800b3d2:	f200 8082 	bhi.w	800b4da <MAP_moveNextBlock+0x126>
 800b3d6:	a201      	add	r2, pc, #4	; (adr r2, 800b3dc <MAP_moveNextBlock+0x28>)
 800b3d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3dc:	0800b3ed 	.word	0x0800b3ed
 800b3e0:	0800b3fd 	.word	0x0800b3fd
 800b3e4:	0800b425 	.word	0x0800b425
 800b3e8:	0800b411 	.word	0x0800b411

		/* Oi */
		case NORTH:
			*p_type = FALSE;
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	701a      	strb	r2, [r3, #0]
			MOT_goBlock_Const( 1 );				// 1Oi
 800b3f2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b3f6:	f7fd fcd7 	bl	8008da8 <MOT_goBlock_Const>
			break;
 800b3fa:	e071      	b.n	800b4e0 <MAP_moveNextBlock+0x12c>
		// E
		case EAST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b3fc:	eddf 0a40 	vldr	s1, [pc, #256]	; 800b500 <MAP_moveNextBlock+0x14c>
 800b400:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b404:	f7fd fcbe 	bl	8008d84 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R90);									// E90x
 800b408:	2000      	movs	r0, #0
 800b40a:	f7fd fd49 	bl	8008ea0 <MOT_turn>
			break;
 800b40e:	e067      	b.n	800b4e0 <MAP_moveNextBlock+0x12c>
		// 
		case WEST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b410:	eddf 0a3b 	vldr	s1, [pc, #236]	; 800b500 <MAP_moveNextBlock+0x14c>
 800b414:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b418:	f7fd fcb4 	bl	8008d84 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_L90);									// E90x
 800b41c:	2001      	movs	r0, #1
 800b41e:	f7fd fd3f 	bl	8008ea0 <MOT_turn>
			break;
 800b422:	e05d      	b.n	800b4e0 <MAP_moveNextBlock+0x12c>
		// ]
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b424:	eddf 0a36 	vldr	s1, [pc, #216]	; 800b500 <MAP_moveNextBlock+0x14c>
 800b428:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b42c:	f7fd fcaa 	bl	8008d84 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// E180x
 800b430:	2002      	movs	r0, #2
 800b432:	f7fd fd35 	bl	8008ea0 <MOT_turn>
			
			/* piobN{Zj */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800b436:	4b33      	ldr	r3, [pc, #204]	; (800b504 <MAP_moveNextBlock+0x150>)
 800b438:	781b      	ldrb	r3, [r3, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d10e      	bne.n	800b45c <MAP_moveNextBlock+0xa8>
 800b43e:	4b32      	ldr	r3, [pc, #200]	; (800b508 <MAP_moveNextBlock+0x154>)
 800b440:	781b      	ldrb	r3, [r3, #0]
 800b442:	4618      	mov	r0, r3
 800b444:	4b31      	ldr	r3, [pc, #196]	; (800b50c <MAP_moveNextBlock+0x158>)
 800b446:	781b      	ldrb	r3, [r3, #0]
 800b448:	4619      	mov	r1, r3
 800b44a:	4a31      	ldr	r2, [pc, #196]	; (800b510 <MAP_moveNextBlock+0x15c>)
 800b44c:	0143      	lsls	r3, r0, #5
 800b44e:	4413      	add	r3, r2
 800b450:	440b      	add	r3, r1
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	f003 0301 	and.w	r3, r3, #1
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d138      	bne.n	800b4ce <MAP_moveNextBlock+0x11a>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b45c:	4b29      	ldr	r3, [pc, #164]	; (800b504 <MAP_moveNextBlock+0x150>)
 800b45e:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800b460:	2b01      	cmp	r3, #1
 800b462:	d10e      	bne.n	800b482 <MAP_moveNextBlock+0xce>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b464:	4b28      	ldr	r3, [pc, #160]	; (800b508 <MAP_moveNextBlock+0x154>)
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	4618      	mov	r0, r3
 800b46a:	4b28      	ldr	r3, [pc, #160]	; (800b50c <MAP_moveNextBlock+0x158>)
 800b46c:	781b      	ldrb	r3, [r3, #0]
 800b46e:	4619      	mov	r1, r3
 800b470:	4a27      	ldr	r2, [pc, #156]	; (800b510 <MAP_moveNextBlock+0x15c>)
 800b472:	0143      	lsls	r3, r0, #5
 800b474:	4413      	add	r3, r2
 800b476:	440b      	add	r3, r1
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	f003 0302 	and.w	r3, r3, #2
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d125      	bne.n	800b4ce <MAP_moveNextBlock+0x11a>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b482:	4b20      	ldr	r3, [pc, #128]	; (800b504 <MAP_moveNextBlock+0x150>)
 800b484:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b486:	2b02      	cmp	r3, #2
 800b488:	d10e      	bne.n	800b4a8 <MAP_moveNextBlock+0xf4>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b48a:	4b1f      	ldr	r3, [pc, #124]	; (800b508 <MAP_moveNextBlock+0x154>)
 800b48c:	781b      	ldrb	r3, [r3, #0]
 800b48e:	4618      	mov	r0, r3
 800b490:	4b1e      	ldr	r3, [pc, #120]	; (800b50c <MAP_moveNextBlock+0x158>)
 800b492:	781b      	ldrb	r3, [r3, #0]
 800b494:	4619      	mov	r1, r3
 800b496:	4a1e      	ldr	r2, [pc, #120]	; (800b510 <MAP_moveNextBlock+0x15c>)
 800b498:	0143      	lsls	r3, r0, #5
 800b49a:	4413      	add	r3, r2
 800b49c:	440b      	add	r3, r1
 800b49e:	781b      	ldrb	r3, [r3, #0]
 800b4a0:	f003 0304 	and.w	r3, r3, #4
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d112      	bne.n	800b4ce <MAP_moveNextBlock+0x11a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800b4a8:	4b16      	ldr	r3, [pc, #88]	; (800b504 <MAP_moveNextBlock+0x150>)
 800b4aa:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b4ac:	2b03      	cmp	r3, #3
 800b4ae:	d116      	bne.n	800b4de <MAP_moveNextBlock+0x12a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800b4b0:	4b15      	ldr	r3, [pc, #84]	; (800b508 <MAP_moveNextBlock+0x154>)
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	4b15      	ldr	r3, [pc, #84]	; (800b50c <MAP_moveNextBlock+0x158>)
 800b4b8:	781b      	ldrb	r3, [r3, #0]
 800b4ba:	4619      	mov	r1, r3
 800b4bc:	4a14      	ldr	r2, [pc, #80]	; (800b510 <MAP_moveNextBlock+0x15c>)
 800b4be:	0143      	lsls	r3, r0, #5
 800b4c0:	4413      	add	r3, r2
 800b4c2:	440b      	add	r3, r1
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	f003 0308 	and.w	r3, r3, #8
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d007      	beq.n	800b4de <MAP_moveNextBlock+0x12a>
			){
				MOT_goHitBackWall();					// obN
 800b4ce:	f7fd ffc3 	bl	8009458 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800b4d2:	4b0a      	ldr	r3, [pc, #40]	; (800b4fc <MAP_moveNextBlock+0x148>)
 800b4d4:	4a0f      	ldr	r2, [pc, #60]	; (800b514 <MAP_moveNextBlock+0x160>)
 800b4d6:	601a      	str	r2, [r3, #0]
			}
			break;
 800b4d8:	e001      	b.n	800b4de <MAP_moveNextBlock+0x12a>
		default:
			break;
 800b4da:	bf00      	nop
 800b4dc:	e000      	b.n	800b4e0 <MAP_moveNextBlock+0x12c>
			break;
 800b4de:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP@isZo			 MAP
		MAP_moveNextBlock(en_head, p_type);					// Pxoij
	}
	else{*/
		/* isXV */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 800b4e0:	4b08      	ldr	r3, [pc, #32]	; (800b504 <MAP_moveNextBlock+0x150>)
 800b4e2:	781a      	ldrb	r2, [r3, #0]
 800b4e4:	79fb      	ldrb	r3, [r7, #7]
 800b4e6:	4413      	add	r3, r2
 800b4e8:	b2db      	uxtb	r3, r3
 800b4ea:	f003 0303 	and.w	r3, r3, #3
 800b4ee:	b2da      	uxtb	r2, r3
 800b4f0:	4b04      	ldr	r3, [pc, #16]	; (800b504 <MAP_moveNextBlock+0x150>)
 800b4f2:	701a      	strb	r2, [r3, #0]
//	}
}
 800b4f4:	bf00      	nop
 800b4f6:	3708      	adds	r7, #8
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}
 800b4fc:	20004588 	.word	0x20004588
 800b500:	00000000 	.word	0x00000000
 800b504:	2000458c 	.word	0x2000458c
 800b508:	20004585 	.word	0x20004585
 800b50c:	2000458f 	.word	0x2000458f
 800b510:	200002d8 	.word	0x200002d8
 800b514:	3e75c28f 	.word	0x3e75c28f

0800b518 <MAP_moveNextBlock_Sura>:

void MAP_moveNextBlock_Sura( 
	enMAP_HEAD_DIR 	en_head,		///< [in] isi}EXiskj
	bool*			p_type,			///< [in] FALSE: POiATURE:Oi
	bool			bl_resume		///< [in] FALSE: W[ATURE:W[
){
 800b518:	b580      	push	{r7, lr}
 800b51a:	b082      	sub	sp, #8
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	4603      	mov	r3, r0
 800b520:	6039      	str	r1, [r7, #0]
 800b522:	71fb      	strb	r3, [r7, #7]
 800b524:	4613      	mov	r3, r2
 800b526:	71bb      	strb	r3, [r7, #6]
	*p_type = FALSE;
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	2200      	movs	r2, #0
 800b52c:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// ZlNA
 800b52e:	4ba6      	ldr	r3, [pc, #664]	; (800b7c8 <MAP_moveNextBlock_Sura+0x2b0>)
 800b530:	f04f 0200 	mov.w	r2, #0
 800b534:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 800b536:	79fb      	ldrb	r3, [r7, #7]
 800b538:	2b03      	cmp	r3, #3
 800b53a:	f200 8244 	bhi.w	800b9c6 <MAP_moveNextBlock_Sura+0x4ae>
 800b53e:	a201      	add	r2, pc, #4	; (adr r2, 800b544 <MAP_moveNextBlock_Sura+0x2c>)
 800b540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b544:	0800b555 	.word	0x0800b555
 800b548:	0800b579 	.word	0x0800b579
 800b54c:	0800b905 	.word	0x0800b905
 800b550:	0800b729 	.word	0x0800b729

		// Oi
		case NORTH:
			
			/* W[ */
			if( bl_resume == FALSE ){
 800b554:	79bb      	ldrb	r3, [r7, #6]
 800b556:	f083 0301 	eor.w	r3, r3, #1
 800b55a:	b2db      	uxtb	r3, r3
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d004      	beq.n	800b56a <MAP_moveNextBlock_Sura+0x52>
		
				MOT_goBlock_Const( 1 );					// 1Oi
 800b560:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b564:	f7fd fc20 	bl	8008da8 <MOT_goBlock_Const>
			/* W[ */
			else{
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// Oi(obN)
//				uc_SlaCnt = 0;										// X[
			}
			break;
 800b568:	e22e      	b.n	800b9c8 <MAP_moveNextBlock_Sura+0x4b0>
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// Oi(obN)
 800b56a:	eddf 0a98 	vldr	s1, [pc, #608]	; 800b7cc <MAP_moveNextBlock_Sura+0x2b4>
 800b56e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b572:	f7fd fc07 	bl	8008d84 <MOT_goBlock_FinSpeed>
			break;
 800b576:	e227      	b.n	800b9c8 <MAP_moveNextBlock_Sura+0x4b0>

		// EX[
		case EAST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800b578:	4b95      	ldr	r3, [pc, #596]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b57a:	781b      	ldrb	r3, [r3, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d10e      	bne.n	800b59e <MAP_moveNextBlock_Sura+0x86>
 800b580:	4b94      	ldr	r3, [pc, #592]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b582:	781b      	ldrb	r3, [r3, #0]
 800b584:	4618      	mov	r0, r3
 800b586:	4b94      	ldr	r3, [pc, #592]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b588:	781b      	ldrb	r3, [r3, #0]
 800b58a:	4619      	mov	r1, r3
 800b58c:	4a93      	ldr	r2, [pc, #588]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b58e:	0143      	lsls	r3, r0, #5
 800b590:	4413      	add	r3, r2
 800b592:	440b      	add	r3, r1
 800b594:	781b      	ldrb	r3, [r3, #0]
 800b596:	f003 0302 	and.w	r3, r3, #2
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d138      	bne.n	800b610 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b59e:	4b8c      	ldr	r3, [pc, #560]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b5a0:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	d10e      	bne.n	800b5c4 <MAP_moveNextBlock_Sura+0xac>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b5a6:	4b8b      	ldr	r3, [pc, #556]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b5a8:	781b      	ldrb	r3, [r3, #0]
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	4b8a      	ldr	r3, [pc, #552]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	4619      	mov	r1, r3
 800b5b2:	4a8a      	ldr	r2, [pc, #552]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b5b4:	0143      	lsls	r3, r0, #5
 800b5b6:	4413      	add	r3, r2
 800b5b8:	440b      	add	r3, r1
 800b5ba:	781b      	ldrb	r3, [r3, #0]
 800b5bc:	f003 0304 	and.w	r3, r3, #4
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d125      	bne.n	800b610 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b5c4:	4b82      	ldr	r3, [pc, #520]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b5c6:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b5c8:	2b02      	cmp	r3, #2
 800b5ca:	d10e      	bne.n	800b5ea <MAP_moveNextBlock_Sura+0xd2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b5cc:	4b81      	ldr	r3, [pc, #516]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b5ce:	781b      	ldrb	r3, [r3, #0]
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	4b81      	ldr	r3, [pc, #516]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b5d4:	781b      	ldrb	r3, [r3, #0]
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	4a80      	ldr	r2, [pc, #512]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b5da:	0143      	lsls	r3, r0, #5
 800b5dc:	4413      	add	r3, r2
 800b5de:	440b      	add	r3, r1
 800b5e0:	781b      	ldrb	r3, [r3, #0]
 800b5e2:	f003 0308 	and.w	r3, r3, #8
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d112      	bne.n	800b610 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800b5ea:	4b79      	ldr	r3, [pc, #484]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b5ec:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b5ee:	2b03      	cmp	r3, #3
 800b5f0:	d112      	bne.n	800b618 <MAP_moveNextBlock_Sura+0x100>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800b5f2:	4b78      	ldr	r3, [pc, #480]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b5f4:	781b      	ldrb	r3, [r3, #0]
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	4b77      	ldr	r3, [pc, #476]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b5fa:	781b      	ldrb	r3, [r3, #0]
 800b5fc:	4619      	mov	r1, r3
 800b5fe:	4a77      	ldr	r2, [pc, #476]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b600:	0143      	lsls	r3, r0, #5
 800b602:	4413      	add	r3, r2
 800b604:	440b      	add	r3, r1
 800b606:	781b      	ldrb	r3, [r3, #0]
 800b608:	f003 0301 	and.w	r3, r3, #1
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d003      	beq.n	800b618 <MAP_moveNextBlock_Sura+0x100>
				){
				uc_dist_control = 10;
 800b610:	4b73      	ldr	r3, [pc, #460]	; (800b7e0 <MAP_moveNextBlock_Sura+0x2c8>)
 800b612:	220a      	movs	r2, #10
 800b614:	701a      	strb	r2, [r3, #0]
 800b616:	e002      	b.n	800b61e <MAP_moveNextBlock_Sura+0x106>
				}
			else{
				uc_dist_control = 0;
 800b618:	4b71      	ldr	r3, [pc, #452]	; (800b7e0 <MAP_moveNextBlock_Sura+0x2c8>)
 800b61a:	2200      	movs	r2, #0
 800b61c:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 800b61e:	4b71      	ldr	r3, [pc, #452]	; (800b7e4 <MAP_moveNextBlock_Sura+0x2cc>)
 800b620:	781a      	ldrb	r2, [r3, #0]
 800b622:	4b71      	ldr	r3, [pc, #452]	; (800b7e8 <MAP_moveNextBlock_Sura+0x2d0>)
 800b624:	781b      	ldrb	r3, [r3, #0]
 800b626:	429a      	cmp	r2, r3
 800b628:	d20e      	bcs.n	800b648 <MAP_moveNextBlock_Sura+0x130>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
 800b62a:	2000      	movs	r0, #0
 800b62c:	f7f7 fcfa 	bl	8003024 <PARAM_getSra>
 800b630:	4603      	mov	r3, r0
 800b632:	4619      	mov	r1, r3
 800b634:	2000      	movs	r0, #0
 800b636:	f7fd ff5f 	bl	80094f8 <MOT_goSla>
				uc_SlaCnt++;
 800b63a:	4b6a      	ldr	r3, [pc, #424]	; (800b7e4 <MAP_moveNextBlock_Sura+0x2cc>)
 800b63c:	781b      	ldrb	r3, [r3, #0]
 800b63e:	3301      	adds	r3, #1
 800b640:	b2da      	uxtb	r2, r3
 800b642:	4b68      	ldr	r3, [pc, #416]	; (800b7e4 <MAP_moveNextBlock_Sura+0x2cc>)
 800b644:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
					uc_SlaCnt++;
				}
			}
			break;
 800b646:	e1bf      	b.n	800b9c8 <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800b648:	4b61      	ldr	r3, [pc, #388]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b64a:	781b      	ldrb	r3, [r3, #0]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d10e      	bne.n	800b66e <MAP_moveNextBlock_Sura+0x156>
 800b650:	4b60      	ldr	r3, [pc, #384]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b652:	781b      	ldrb	r3, [r3, #0]
 800b654:	4618      	mov	r0, r3
 800b656:	4b60      	ldr	r3, [pc, #384]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b658:	781b      	ldrb	r3, [r3, #0]
 800b65a:	4619      	mov	r1, r3
 800b65c:	4a5f      	ldr	r2, [pc, #380]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b65e:	0143      	lsls	r3, r0, #5
 800b660:	4413      	add	r3, r2
 800b662:	440b      	add	r3, r1
 800b664:	781b      	ldrb	r3, [r3, #0]
 800b666:	f003 0308 	and.w	r3, r3, #8
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d138      	bne.n	800b6e0 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b66e:	4b58      	ldr	r3, [pc, #352]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b670:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800b672:	2b01      	cmp	r3, #1
 800b674:	d10e      	bne.n	800b694 <MAP_moveNextBlock_Sura+0x17c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b676:	4b57      	ldr	r3, [pc, #348]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b678:	781b      	ldrb	r3, [r3, #0]
 800b67a:	4618      	mov	r0, r3
 800b67c:	4b56      	ldr	r3, [pc, #344]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b67e:	781b      	ldrb	r3, [r3, #0]
 800b680:	4619      	mov	r1, r3
 800b682:	4a56      	ldr	r2, [pc, #344]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b684:	0143      	lsls	r3, r0, #5
 800b686:	4413      	add	r3, r2
 800b688:	440b      	add	r3, r1
 800b68a:	781b      	ldrb	r3, [r3, #0]
 800b68c:	f003 0301 	and.w	r3, r3, #1
 800b690:	2b00      	cmp	r3, #0
 800b692:	d125      	bne.n	800b6e0 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b694:	4b4e      	ldr	r3, [pc, #312]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b696:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b698:	2b02      	cmp	r3, #2
 800b69a:	d10e      	bne.n	800b6ba <MAP_moveNextBlock_Sura+0x1a2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b69c:	4b4d      	ldr	r3, [pc, #308]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b69e:	781b      	ldrb	r3, [r3, #0]
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	4b4d      	ldr	r3, [pc, #308]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b6a4:	781b      	ldrb	r3, [r3, #0]
 800b6a6:	4619      	mov	r1, r3
 800b6a8:	4a4c      	ldr	r2, [pc, #304]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b6aa:	0143      	lsls	r3, r0, #5
 800b6ac:	4413      	add	r3, r2
 800b6ae:	440b      	add	r3, r1
 800b6b0:	781b      	ldrb	r3, [r3, #0]
 800b6b2:	f003 0302 	and.w	r3, r3, #2
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d112      	bne.n	800b6e0 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800b6ba:	4b45      	ldr	r3, [pc, #276]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b6bc:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b6be:	2b03      	cmp	r3, #3
 800b6c0:	d123      	bne.n	800b70a <MAP_moveNextBlock_Sura+0x1f2>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800b6c2:	4b44      	ldr	r3, [pc, #272]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b6c4:	781b      	ldrb	r3, [r3, #0]
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	4b43      	ldr	r3, [pc, #268]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b6ca:	781b      	ldrb	r3, [r3, #0]
 800b6cc:	4619      	mov	r1, r3
 800b6ce:	4a43      	ldr	r2, [pc, #268]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b6d0:	0143      	lsls	r3, r0, #5
 800b6d2:	4413      	add	r3, r2
 800b6d4:	440b      	add	r3, r1
 800b6d6:	781b      	ldrb	r3, [r3, #0]
 800b6d8:	f003 0304 	and.w	r3, r3, #4
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d014      	beq.n	800b70a <MAP_moveNextBlock_Sura+0x1f2>
					MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800b6e0:	eddf 0a42 	vldr	s1, [pc, #264]	; 800b7ec <MAP_moveNextBlock_Sura+0x2d4>
 800b6e4:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b6e8:	f7fd fb4c 	bl	8008d84 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_R90);						// E90x
 800b6ec:	2000      	movs	r0, #0
 800b6ee:	f7fd fbd7 	bl	8008ea0 <MOT_turn>
					uc_SlaCnt = 0;
 800b6f2:	4b3c      	ldr	r3, [pc, #240]	; (800b7e4 <MAP_moveNextBlock_Sura+0x2cc>)
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// obN
 800b6f8:	f7fd feae 	bl	8009458 <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800b6fc:	4b32      	ldr	r3, [pc, #200]	; (800b7c8 <MAP_moveNextBlock_Sura+0x2b0>)
 800b6fe:	4a3c      	ldr	r2, [pc, #240]	; (800b7f0 <MAP_moveNextBlock_Sura+0x2d8>)
 800b700:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// i{obNji
 800b702:	683b      	ldr	r3, [r7, #0]
 800b704:	2201      	movs	r2, #1
 800b706:	701a      	strb	r2, [r3, #0]
			break;
 800b708:	e15e      	b.n	800b9c8 <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
 800b70a:	2000      	movs	r0, #0
 800b70c:	f7f7 fc8a 	bl	8003024 <PARAM_getSra>
 800b710:	4603      	mov	r3, r0
 800b712:	4619      	mov	r1, r3
 800b714:	2000      	movs	r0, #0
 800b716:	f7fd feef 	bl	80094f8 <MOT_goSla>
					uc_SlaCnt++;
 800b71a:	4b32      	ldr	r3, [pc, #200]	; (800b7e4 <MAP_moveNextBlock_Sura+0x2cc>)
 800b71c:	781b      	ldrb	r3, [r3, #0]
 800b71e:	3301      	adds	r3, #1
 800b720:	b2da      	uxtb	r2, r3
 800b722:	4b30      	ldr	r3, [pc, #192]	; (800b7e4 <MAP_moveNextBlock_Sura+0x2cc>)
 800b724:	701a      	strb	r2, [r3, #0]
			break;
 800b726:	e14f      	b.n	800b9c8 <MAP_moveNextBlock_Sura+0x4b0>

		// X[
		case WEST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800b728:	4b29      	ldr	r3, [pc, #164]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d10e      	bne.n	800b74e <MAP_moveNextBlock_Sura+0x236>
 800b730:	4b28      	ldr	r3, [pc, #160]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b732:	781b      	ldrb	r3, [r3, #0]
 800b734:	4618      	mov	r0, r3
 800b736:	4b28      	ldr	r3, [pc, #160]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b738:	781b      	ldrb	r3, [r3, #0]
 800b73a:	4619      	mov	r1, r3
 800b73c:	4a27      	ldr	r2, [pc, #156]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b73e:	0143      	lsls	r3, r0, #5
 800b740:	4413      	add	r3, r2
 800b742:	440b      	add	r3, r1
 800b744:	781b      	ldrb	r3, [r3, #0]
 800b746:	f003 0308 	and.w	r3, r3, #8
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d138      	bne.n	800b7c0 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b74e:	4b20      	ldr	r3, [pc, #128]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b750:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800b752:	2b01      	cmp	r3, #1
 800b754:	d10e      	bne.n	800b774 <MAP_moveNextBlock_Sura+0x25c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b756:	4b1f      	ldr	r3, [pc, #124]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b758:	781b      	ldrb	r3, [r3, #0]
 800b75a:	4618      	mov	r0, r3
 800b75c:	4b1e      	ldr	r3, [pc, #120]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b75e:	781b      	ldrb	r3, [r3, #0]
 800b760:	4619      	mov	r1, r3
 800b762:	4a1e      	ldr	r2, [pc, #120]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b764:	0143      	lsls	r3, r0, #5
 800b766:	4413      	add	r3, r2
 800b768:	440b      	add	r3, r1
 800b76a:	781b      	ldrb	r3, [r3, #0]
 800b76c:	f003 0301 	and.w	r3, r3, #1
 800b770:	2b00      	cmp	r3, #0
 800b772:	d125      	bne.n	800b7c0 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b774:	4b16      	ldr	r3, [pc, #88]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b776:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b778:	2b02      	cmp	r3, #2
 800b77a:	d10e      	bne.n	800b79a <MAP_moveNextBlock_Sura+0x282>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b77c:	4b15      	ldr	r3, [pc, #84]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b77e:	781b      	ldrb	r3, [r3, #0]
 800b780:	4618      	mov	r0, r3
 800b782:	4b15      	ldr	r3, [pc, #84]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b784:	781b      	ldrb	r3, [r3, #0]
 800b786:	4619      	mov	r1, r3
 800b788:	4a14      	ldr	r2, [pc, #80]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b78a:	0143      	lsls	r3, r0, #5
 800b78c:	4413      	add	r3, r2
 800b78e:	440b      	add	r3, r1
 800b790:	781b      	ldrb	r3, [r3, #0]
 800b792:	f003 0302 	and.w	r3, r3, #2
 800b796:	2b00      	cmp	r3, #0
 800b798:	d112      	bne.n	800b7c0 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800b79a:	4b0d      	ldr	r3, [pc, #52]	; (800b7d0 <MAP_moveNextBlock_Sura+0x2b8>)
 800b79c:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b79e:	2b03      	cmp	r3, #3
 800b7a0:	d128      	bne.n	800b7f4 <MAP_moveNextBlock_Sura+0x2dc>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800b7a2:	4b0c      	ldr	r3, [pc, #48]	; (800b7d4 <MAP_moveNextBlock_Sura+0x2bc>)
 800b7a4:	781b      	ldrb	r3, [r3, #0]
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	4b0b      	ldr	r3, [pc, #44]	; (800b7d8 <MAP_moveNextBlock_Sura+0x2c0>)
 800b7aa:	781b      	ldrb	r3, [r3, #0]
 800b7ac:	4619      	mov	r1, r3
 800b7ae:	4a0b      	ldr	r2, [pc, #44]	; (800b7dc <MAP_moveNextBlock_Sura+0x2c4>)
 800b7b0:	0143      	lsls	r3, r0, #5
 800b7b2:	4413      	add	r3, r2
 800b7b4:	440b      	add	r3, r1
 800b7b6:	781b      	ldrb	r3, [r3, #0]
 800b7b8:	f003 0304 	and.w	r3, r3, #4
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d019      	beq.n	800b7f4 <MAP_moveNextBlock_Sura+0x2dc>
				){
				uc_dist_control = 10;
 800b7c0:	4b07      	ldr	r3, [pc, #28]	; (800b7e0 <MAP_moveNextBlock_Sura+0x2c8>)
 800b7c2:	220a      	movs	r2, #10
 800b7c4:	701a      	strb	r2, [r3, #0]
 800b7c6:	e018      	b.n	800b7fa <MAP_moveNextBlock_Sura+0x2e2>
 800b7c8:	20004588 	.word	0x20004588
 800b7cc:	43960000 	.word	0x43960000
 800b7d0:	2000458c 	.word	0x2000458c
 800b7d4:	20004585 	.word	0x20004585
 800b7d8:	2000458f 	.word	0x2000458f
 800b7dc:	200002d8 	.word	0x200002d8
 800b7e0:	20000ef4 	.word	0x20000ef4
 800b7e4:	200002a5 	.word	0x200002a5
 800b7e8:	2000001c 	.word	0x2000001c
 800b7ec:	00000000 	.word	0x00000000
 800b7f0:	3e75c28f 	.word	0x3e75c28f
				}
			else{
				uc_dist_control = 0;
 800b7f4:	4b7b      	ldr	r3, [pc, #492]	; (800b9e4 <MAP_moveNextBlock_Sura+0x4cc>)
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 800b7fa:	4b7b      	ldr	r3, [pc, #492]	; (800b9e8 <MAP_moveNextBlock_Sura+0x4d0>)
 800b7fc:	781a      	ldrb	r2, [r3, #0]
 800b7fe:	4b7b      	ldr	r3, [pc, #492]	; (800b9ec <MAP_moveNextBlock_Sura+0x4d4>)
 800b800:	781b      	ldrb	r3, [r3, #0]
 800b802:	429a      	cmp	r2, r3
 800b804:	d20e      	bcs.n	800b824 <MAP_moveNextBlock_Sura+0x30c>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
 800b806:	2000      	movs	r0, #0
 800b808:	f7f7 fc0c 	bl	8003024 <PARAM_getSra>
 800b80c:	4603      	mov	r3, r0
 800b80e:	4619      	mov	r1, r3
 800b810:	2001      	movs	r0, #1
 800b812:	f7fd fe71 	bl	80094f8 <MOT_goSla>
				uc_SlaCnt++;
 800b816:	4b74      	ldr	r3, [pc, #464]	; (800b9e8 <MAP_moveNextBlock_Sura+0x4d0>)
 800b818:	781b      	ldrb	r3, [r3, #0]
 800b81a:	3301      	adds	r3, #1
 800b81c:	b2da      	uxtb	r2, r3
 800b81e:	4b72      	ldr	r3, [pc, #456]	; (800b9e8 <MAP_moveNextBlock_Sura+0x4d0>)
 800b820:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
					uc_SlaCnt++;
				}
			}
			break;
 800b822:	e0d1      	b.n	800b9c8 <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800b824:	4b72      	ldr	r3, [pc, #456]	; (800b9f0 <MAP_moveNextBlock_Sura+0x4d8>)
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d10e      	bne.n	800b84a <MAP_moveNextBlock_Sura+0x332>
 800b82c:	4b71      	ldr	r3, [pc, #452]	; (800b9f4 <MAP_moveNextBlock_Sura+0x4dc>)
 800b82e:	781b      	ldrb	r3, [r3, #0]
 800b830:	4618      	mov	r0, r3
 800b832:	4b71      	ldr	r3, [pc, #452]	; (800b9f8 <MAP_moveNextBlock_Sura+0x4e0>)
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	4619      	mov	r1, r3
 800b838:	4a70      	ldr	r2, [pc, #448]	; (800b9fc <MAP_moveNextBlock_Sura+0x4e4>)
 800b83a:	0143      	lsls	r3, r0, #5
 800b83c:	4413      	add	r3, r2
 800b83e:	440b      	add	r3, r1
 800b840:	781b      	ldrb	r3, [r3, #0]
 800b842:	f003 0302 	and.w	r3, r3, #2
 800b846:	2b00      	cmp	r3, #0
 800b848:	d138      	bne.n	800b8bc <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b84a:	4b69      	ldr	r3, [pc, #420]	; (800b9f0 <MAP_moveNextBlock_Sura+0x4d8>)
 800b84c:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800b84e:	2b01      	cmp	r3, #1
 800b850:	d10e      	bne.n	800b870 <MAP_moveNextBlock_Sura+0x358>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b852:	4b68      	ldr	r3, [pc, #416]	; (800b9f4 <MAP_moveNextBlock_Sura+0x4dc>)
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	4618      	mov	r0, r3
 800b858:	4b67      	ldr	r3, [pc, #412]	; (800b9f8 <MAP_moveNextBlock_Sura+0x4e0>)
 800b85a:	781b      	ldrb	r3, [r3, #0]
 800b85c:	4619      	mov	r1, r3
 800b85e:	4a67      	ldr	r2, [pc, #412]	; (800b9fc <MAP_moveNextBlock_Sura+0x4e4>)
 800b860:	0143      	lsls	r3, r0, #5
 800b862:	4413      	add	r3, r2
 800b864:	440b      	add	r3, r1
 800b866:	781b      	ldrb	r3, [r3, #0]
 800b868:	f003 0304 	and.w	r3, r3, #4
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d125      	bne.n	800b8bc <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b870:	4b5f      	ldr	r3, [pc, #380]	; (800b9f0 <MAP_moveNextBlock_Sura+0x4d8>)
 800b872:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b874:	2b02      	cmp	r3, #2
 800b876:	d10e      	bne.n	800b896 <MAP_moveNextBlock_Sura+0x37e>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b878:	4b5e      	ldr	r3, [pc, #376]	; (800b9f4 <MAP_moveNextBlock_Sura+0x4dc>)
 800b87a:	781b      	ldrb	r3, [r3, #0]
 800b87c:	4618      	mov	r0, r3
 800b87e:	4b5e      	ldr	r3, [pc, #376]	; (800b9f8 <MAP_moveNextBlock_Sura+0x4e0>)
 800b880:	781b      	ldrb	r3, [r3, #0]
 800b882:	4619      	mov	r1, r3
 800b884:	4a5d      	ldr	r2, [pc, #372]	; (800b9fc <MAP_moveNextBlock_Sura+0x4e4>)
 800b886:	0143      	lsls	r3, r0, #5
 800b888:	4413      	add	r3, r2
 800b88a:	440b      	add	r3, r1
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	f003 0308 	and.w	r3, r3, #8
 800b892:	2b00      	cmp	r3, #0
 800b894:	d112      	bne.n	800b8bc <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800b896:	4b56      	ldr	r3, [pc, #344]	; (800b9f0 <MAP_moveNextBlock_Sura+0x4d8>)
 800b898:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b89a:	2b03      	cmp	r3, #3
 800b89c:	d123      	bne.n	800b8e6 <MAP_moveNextBlock_Sura+0x3ce>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800b89e:	4b55      	ldr	r3, [pc, #340]	; (800b9f4 <MAP_moveNextBlock_Sura+0x4dc>)
 800b8a0:	781b      	ldrb	r3, [r3, #0]
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	4b54      	ldr	r3, [pc, #336]	; (800b9f8 <MAP_moveNextBlock_Sura+0x4e0>)
 800b8a6:	781b      	ldrb	r3, [r3, #0]
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	4a54      	ldr	r2, [pc, #336]	; (800b9fc <MAP_moveNextBlock_Sura+0x4e4>)
 800b8ac:	0143      	lsls	r3, r0, #5
 800b8ae:	4413      	add	r3, r2
 800b8b0:	440b      	add	r3, r1
 800b8b2:	781b      	ldrb	r3, [r3, #0]
 800b8b4:	f003 0301 	and.w	r3, r3, #1
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d014      	beq.n	800b8e6 <MAP_moveNextBlock_Sura+0x3ce>
					MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b8bc:	eddf 0a50 	vldr	s1, [pc, #320]	; 800ba00 <MAP_moveNextBlock_Sura+0x4e8>
 800b8c0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b8c4:	f7fd fa5e 	bl	8008d84 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_L90);					// E90x
 800b8c8:	2001      	movs	r0, #1
 800b8ca:	f7fd fae9 	bl	8008ea0 <MOT_turn>
					uc_SlaCnt = 0;
 800b8ce:	4b46      	ldr	r3, [pc, #280]	; (800b9e8 <MAP_moveNextBlock_Sura+0x4d0>)
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// obN
 800b8d4:	f7fd fdc0 	bl	8009458 <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800b8d8:	4b4a      	ldr	r3, [pc, #296]	; (800ba04 <MAP_moveNextBlock_Sura+0x4ec>)
 800b8da:	4a4b      	ldr	r2, [pc, #300]	; (800ba08 <MAP_moveNextBlock_Sura+0x4f0>)
 800b8dc:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// i{obNji
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	2201      	movs	r2, #1
 800b8e2:	701a      	strb	r2, [r3, #0]
			break;
 800b8e4:	e070      	b.n	800b9c8 <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
 800b8e6:	2000      	movs	r0, #0
 800b8e8:	f7f7 fb9c 	bl	8003024 <PARAM_getSra>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	4619      	mov	r1, r3
 800b8f0:	2001      	movs	r0, #1
 800b8f2:	f7fd fe01 	bl	80094f8 <MOT_goSla>
					uc_SlaCnt++;
 800b8f6:	4b3c      	ldr	r3, [pc, #240]	; (800b9e8 <MAP_moveNextBlock_Sura+0x4d0>)
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	3301      	adds	r3, #1
 800b8fc:	b2da      	uxtb	r2, r3
 800b8fe:	4b3a      	ldr	r3, [pc, #232]	; (800b9e8 <MAP_moveNextBlock_Sura+0x4d0>)
 800b900:	701a      	strb	r2, [r3, #0]
			break;
 800b902:	e061      	b.n	800b9c8 <MAP_moveNextBlock_Sura+0x4b0>

		// ]
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800b904:	eddf 0a3e 	vldr	s1, [pc, #248]	; 800ba00 <MAP_moveNextBlock_Sura+0x4e8>
 800b908:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b90c:	f7fd fa3a 	bl	8008d84 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// E180x
 800b910:	2002      	movs	r0, #2
 800b912:	f7fd fac5 	bl	8008ea0 <MOT_turn>
			uc_SlaCnt = 0;
 800b916:	4b34      	ldr	r3, [pc, #208]	; (800b9e8 <MAP_moveNextBlock_Sura+0x4d0>)
 800b918:	2200      	movs	r2, #0
 800b91a:	701a      	strb	r2, [r3, #0]
			
			/* piobN{Zj */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800b91c:	4b34      	ldr	r3, [pc, #208]	; (800b9f0 <MAP_moveNextBlock_Sura+0x4d8>)
 800b91e:	781b      	ldrb	r3, [r3, #0]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d10e      	bne.n	800b942 <MAP_moveNextBlock_Sura+0x42a>
 800b924:	4b33      	ldr	r3, [pc, #204]	; (800b9f4 <MAP_moveNextBlock_Sura+0x4dc>)
 800b926:	781b      	ldrb	r3, [r3, #0]
 800b928:	4618      	mov	r0, r3
 800b92a:	4b33      	ldr	r3, [pc, #204]	; (800b9f8 <MAP_moveNextBlock_Sura+0x4e0>)
 800b92c:	781b      	ldrb	r3, [r3, #0]
 800b92e:	4619      	mov	r1, r3
 800b930:	4a32      	ldr	r2, [pc, #200]	; (800b9fc <MAP_moveNextBlock_Sura+0x4e4>)
 800b932:	0143      	lsls	r3, r0, #5
 800b934:	4413      	add	r3, r2
 800b936:	440b      	add	r3, r1
 800b938:	781b      	ldrb	r3, [r3, #0]
 800b93a:	f003 0301 	and.w	r3, r3, #1
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d138      	bne.n	800b9b4 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b942:	4b2b      	ldr	r3, [pc, #172]	; (800b9f0 <MAP_moveNextBlock_Sura+0x4d8>)
 800b944:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800b946:	2b01      	cmp	r3, #1
 800b948:	d10e      	bne.n	800b968 <MAP_moveNextBlock_Sura+0x450>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b94a:	4b2a      	ldr	r3, [pc, #168]	; (800b9f4 <MAP_moveNextBlock_Sura+0x4dc>)
 800b94c:	781b      	ldrb	r3, [r3, #0]
 800b94e:	4618      	mov	r0, r3
 800b950:	4b29      	ldr	r3, [pc, #164]	; (800b9f8 <MAP_moveNextBlock_Sura+0x4e0>)
 800b952:	781b      	ldrb	r3, [r3, #0]
 800b954:	4619      	mov	r1, r3
 800b956:	4a29      	ldr	r2, [pc, #164]	; (800b9fc <MAP_moveNextBlock_Sura+0x4e4>)
 800b958:	0143      	lsls	r3, r0, #5
 800b95a:	4413      	add	r3, r2
 800b95c:	440b      	add	r3, r1
 800b95e:	781b      	ldrb	r3, [r3, #0]
 800b960:	f003 0302 	and.w	r3, r3, #2
 800b964:	2b00      	cmp	r3, #0
 800b966:	d125      	bne.n	800b9b4 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b968:	4b21      	ldr	r3, [pc, #132]	; (800b9f0 <MAP_moveNextBlock_Sura+0x4d8>)
 800b96a:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b96c:	2b02      	cmp	r3, #2
 800b96e:	d10e      	bne.n	800b98e <MAP_moveNextBlock_Sura+0x476>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b970:	4b20      	ldr	r3, [pc, #128]	; (800b9f4 <MAP_moveNextBlock_Sura+0x4dc>)
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	4618      	mov	r0, r3
 800b976:	4b20      	ldr	r3, [pc, #128]	; (800b9f8 <MAP_moveNextBlock_Sura+0x4e0>)
 800b978:	781b      	ldrb	r3, [r3, #0]
 800b97a:	4619      	mov	r1, r3
 800b97c:	4a1f      	ldr	r2, [pc, #124]	; (800b9fc <MAP_moveNextBlock_Sura+0x4e4>)
 800b97e:	0143      	lsls	r3, r0, #5
 800b980:	4413      	add	r3, r2
 800b982:	440b      	add	r3, r1
 800b984:	781b      	ldrb	r3, [r3, #0]
 800b986:	f003 0304 	and.w	r3, r3, #4
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d112      	bne.n	800b9b4 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800b98e:	4b18      	ldr	r3, [pc, #96]	; (800b9f0 <MAP_moveNextBlock_Sura+0x4d8>)
 800b990:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b992:	2b03      	cmp	r3, #3
 800b994:	d113      	bne.n	800b9be <MAP_moveNextBlock_Sura+0x4a6>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800b996:	4b17      	ldr	r3, [pc, #92]	; (800b9f4 <MAP_moveNextBlock_Sura+0x4dc>)
 800b998:	781b      	ldrb	r3, [r3, #0]
 800b99a:	4618      	mov	r0, r3
 800b99c:	4b16      	ldr	r3, [pc, #88]	; (800b9f8 <MAP_moveNextBlock_Sura+0x4e0>)
 800b99e:	781b      	ldrb	r3, [r3, #0]
 800b9a0:	4619      	mov	r1, r3
 800b9a2:	4a16      	ldr	r2, [pc, #88]	; (800b9fc <MAP_moveNextBlock_Sura+0x4e4>)
 800b9a4:	0143      	lsls	r3, r0, #5
 800b9a6:	4413      	add	r3, r2
 800b9a8:	440b      	add	r3, r1
 800b9aa:	781b      	ldrb	r3, [r3, #0]
 800b9ac:	f003 0308 	and.w	r3, r3, #8
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d004      	beq.n	800b9be <MAP_moveNextBlock_Sura+0x4a6>
			){
				MOT_goHitBackWall();					// obN
 800b9b4:	f7fd fd50 	bl	8009458 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800b9b8:	4b12      	ldr	r3, [pc, #72]	; (800ba04 <MAP_moveNextBlock_Sura+0x4ec>)
 800b9ba:	4a13      	ldr	r2, [pc, #76]	; (800ba08 <MAP_moveNextBlock_Sura+0x4f0>)
 800b9bc:	601a      	str	r2, [r3, #0]
			}
			*p_type = TRUE;								// {obNi
 800b9be:	683b      	ldr	r3, [r7, #0]
 800b9c0:	2201      	movs	r2, #1
 800b9c2:	701a      	strb	r2, [r3, #0]
			break;
 800b9c4:	e000      	b.n	800b9c8 <MAP_moveNextBlock_Sura+0x4b0>
			
		default:
			break;
 800b9c6:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP@isZo			 MAP
		MAP_moveNextBlock_Sura(en_head, p_type, TRUE );		// Pxoij
	}
	else{*/
		/* isXV */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 800b9c8:	4b09      	ldr	r3, [pc, #36]	; (800b9f0 <MAP_moveNextBlock_Sura+0x4d8>)
 800b9ca:	781a      	ldrb	r2, [r3, #0]
 800b9cc:	79fb      	ldrb	r3, [r7, #7]
 800b9ce:	4413      	add	r3, r2
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	f003 0303 	and.w	r3, r3, #3
 800b9d6:	b2da      	uxtb	r2, r3
 800b9d8:	4b05      	ldr	r3, [pc, #20]	; (800b9f0 <MAP_moveNextBlock_Sura+0x4d8>)
 800b9da:	701a      	strb	r2, [r3, #0]
//	}
}
 800b9dc:	bf00      	nop
 800b9de:	3708      	adds	r7, #8
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bd80      	pop	{r7, pc}
 800b9e4:	20000ef4 	.word	0x20000ef4
 800b9e8:	200002a5 	.word	0x200002a5
 800b9ec:	2000001c 	.word	0x2000001c
 800b9f0:	2000458c 	.word	0x2000458c
 800b9f4:	20004585 	.word	0x20004585
 800b9f8:	2000458f 	.word	0x2000458f
 800b9fc:	200002d8 	.word	0x200002d8
 800ba00:	00000000 	.word	0x00000000
 800ba04:	20004588 	.word	0x20004588
 800ba08:	3e75c28f 	.word	0x3e75c28f

0800ba0c <MAP_actGoal>:

void MAP_actGoal( void )
{	
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	af00      	add	r7, sp, #0
	MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800ba10:	eddf 0a0f 	vldr	s1, [pc, #60]	; 800ba50 <MAP_actGoal+0x44>
 800ba14:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800ba18:	f7fd f9b4 	bl	8008d84 <MOT_goBlock_FinSpeed>
	LL_mDelay(500);
 800ba1c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800ba20:	f001 ff1a 	bl	800d858 <LL_mDelay>
	MOT_turn(MOT_R180);										// E180x
 800ba24:	2002      	movs	r0, #2
 800ba26:	f7fd fa3b 	bl	8008ea0 <MOT_turn>
	LL_mDelay(500);
 800ba2a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800ba2e:	f001 ff13 	bl	800d858 <LL_mDelay>
	
//	MAP_SaveMapData();						// HobNAbv
	log_flag_off();
 800ba32:	f7fc f833 	bl	8007a9c <log_flag_off>
	MAP_actGoalLED();
 800ba36:	f000 f80f 	bl	800ba58 <MAP_actGoalLED>
	
	en_Head = (enMAP_HEAD_DIR)( (en_Head + 2) & (MAP_HEAD_DIR_MAX-1) );			//	isXV
 800ba3a:	4b06      	ldr	r3, [pc, #24]	; (800ba54 <MAP_actGoal+0x48>)
 800ba3c:	781b      	ldrb	r3, [r3, #0]
 800ba3e:	3302      	adds	r3, #2
 800ba40:	b2db      	uxtb	r3, r3
 800ba42:	f003 0303 	and.w	r3, r3, #3
 800ba46:	b2da      	uxtb	r2, r3
 800ba48:	4b02      	ldr	r3, [pc, #8]	; (800ba54 <MAP_actGoal+0x48>)
 800ba4a:	701a      	strb	r2, [r3, #0]

}
 800ba4c:	bf00      	nop
 800ba4e:	bd80      	pop	{r7, pc}
 800ba50:	00000000 	.word	0x00000000
 800ba54:	2000458c 	.word	0x2000458c

0800ba58 <MAP_actGoalLED>:

void MAP_actGoalLED( void )
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b082      	sub	sp, #8
 800ba5c:	af00      	add	r7, sp, #0
	int i;
	for(i = 0;i<2;i++)
 800ba5e:	2300      	movs	r3, #0
 800ba60:	607b      	str	r3, [r7, #4]
 800ba62:	e020      	b.n	800baa6 <MAP_actGoalLED+0x4e>
	{
		SetLED(0x02);
 800ba64:	2002      	movs	r0, #2
 800ba66:	f7f6 fa6b 	bl	8001f40 <SetLED>
		LL_mDelay(100);
 800ba6a:	2064      	movs	r0, #100	; 0x64
 800ba6c:	f001 fef4 	bl	800d858 <LL_mDelay>
		SetLED(0x04);
 800ba70:	2004      	movs	r0, #4
 800ba72:	f7f6 fa65 	bl	8001f40 <SetLED>
		LL_mDelay(100);
 800ba76:	2064      	movs	r0, #100	; 0x64
 800ba78:	f001 feee 	bl	800d858 <LL_mDelay>
		SetLED(0x08);
 800ba7c:	2008      	movs	r0, #8
 800ba7e:	f7f6 fa5f 	bl	8001f40 <SetLED>
		LL_mDelay(100);
 800ba82:	2064      	movs	r0, #100	; 0x64
 800ba84:	f001 fee8 	bl	800d858 <LL_mDelay>
		SetLED(0x04);
 800ba88:	2004      	movs	r0, #4
 800ba8a:	f7f6 fa59 	bl	8001f40 <SetLED>
		LL_mDelay(100);
 800ba8e:	2064      	movs	r0, #100	; 0x64
 800ba90:	f001 fee2 	bl	800d858 <LL_mDelay>
		SetLED(0x02);
 800ba94:	2002      	movs	r0, #2
 800ba96:	f7f6 fa53 	bl	8001f40 <SetLED>
		LL_mDelay(100);
 800ba9a:	2064      	movs	r0, #100	; 0x64
 800ba9c:	f001 fedc 	bl	800d858 <LL_mDelay>
	for(i = 0;i<2;i++)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	3301      	adds	r3, #1
 800baa4:	607b      	str	r3, [r7, #4]
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	2b01      	cmp	r3, #1
 800baaa:	dddb      	ble.n	800ba64 <MAP_actGoalLED+0xc>
	}
	LL_mDelay(100);
 800baac:	2064      	movs	r0, #100	; 0x64
 800baae:	f001 fed3 	bl	800d858 <LL_mDelay>
	map_write();
 800bab2:	f7fe ff77 	bl	800a9a4 <map_write>
	SetLED(0x00);
 800bab6:	2000      	movs	r0, #0
 800bab8:	f7f6 fa42 	bl	8001f40 <SetLED>
}
 800babc:	bf00      	nop
 800babe:	3708      	adds	r7, #8
 800bac0:	46bd      	mov	sp, r7
 800bac2:	bd80      	pop	{r7, pc}

0800bac4 <MAP_Goalsize>:

void MAP_Goalsize(int size)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b083      	sub	sp, #12
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
	GOAL_SIZE= size;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	b2da      	uxtb	r2, r3
 800bad0:	4b13      	ldr	r3, [pc, #76]	; (800bb20 <MAP_Goalsize+0x5c>)
 800bad2:	701a      	strb	r2, [r3, #0]
	if (size == 4) {
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2b04      	cmp	r3, #4
 800bad8:	d10c      	bne.n	800baf4 <MAP_Goalsize+0x30>
		uc_max_x = uc_max_x + 1;
 800bada:	4b12      	ldr	r3, [pc, #72]	; (800bb24 <MAP_Goalsize+0x60>)
 800badc:	781b      	ldrb	r3, [r3, #0]
 800bade:	3301      	adds	r3, #1
 800bae0:	b2da      	uxtb	r2, r3
 800bae2:	4b10      	ldr	r3, [pc, #64]	; (800bb24 <MAP_Goalsize+0x60>)
 800bae4:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 1;
 800bae6:	4b10      	ldr	r3, [pc, #64]	; (800bb28 <MAP_Goalsize+0x64>)
 800bae8:	781b      	ldrb	r3, [r3, #0]
 800baea:	3301      	adds	r3, #1
 800baec:	b2da      	uxtb	r2, r3
 800baee:	4b0e      	ldr	r3, [pc, #56]	; (800bb28 <MAP_Goalsize+0x64>)
 800baf0:	701a      	strb	r2, [r3, #0]
	}
	else if (size == 9) {
		uc_max_x = uc_max_x + 2;
		uc_max_y = uc_max_y + 2;
	}
}
 800baf2:	e00e      	b.n	800bb12 <MAP_Goalsize+0x4e>
	else if (size == 9) {
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2b09      	cmp	r3, #9
 800baf8:	d10b      	bne.n	800bb12 <MAP_Goalsize+0x4e>
		uc_max_x = uc_max_x + 2;
 800bafa:	4b0a      	ldr	r3, [pc, #40]	; (800bb24 <MAP_Goalsize+0x60>)
 800bafc:	781b      	ldrb	r3, [r3, #0]
 800bafe:	3302      	adds	r3, #2
 800bb00:	b2da      	uxtb	r2, r3
 800bb02:	4b08      	ldr	r3, [pc, #32]	; (800bb24 <MAP_Goalsize+0x60>)
 800bb04:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 2;
 800bb06:	4b08      	ldr	r3, [pc, #32]	; (800bb28 <MAP_Goalsize+0x64>)
 800bb08:	781b      	ldrb	r3, [r3, #0]
 800bb0a:	3302      	adds	r3, #2
 800bb0c:	b2da      	uxtb	r2, r3
 800bb0e:	4b06      	ldr	r3, [pc, #24]	; (800bb28 <MAP_Goalsize+0x64>)
 800bb10:	701a      	strb	r2, [r3, #0]
}
 800bb12:	bf00      	nop
 800bb14:	370c      	adds	r7, #12
 800bb16:	46bd      	mov	sp, r7
 800bb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1c:	4770      	bx	lr
 800bb1e:	bf00      	nop
 800bb20:	2000458e 	.word	0x2000458e
 800bb24:	2000001a 	.word	0x2000001a
 800bb28:	2000001b 	.word	0x2000001b

0800bb2c <MAP_makeReturnContourMap>:

void  MAP_makeReturnContourMap(uint8_t uc_staX,uint8_t uc_staY) 
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b087      	sub	sp, #28
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	4603      	mov	r3, r0
 800bb34:	460a      	mov	r2, r1
 800bb36:	71fb      	strb	r3, [r7, #7]
 800bb38:	4613      	mov	r3, r2
 800bb3a:	71bb      	strb	r3, [r7, #6]
	uint16_t		uc_new;			// Vl
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	/* }bv */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	827b      	strh	r3, [r7, #18]
 800bb40:	e010      	b.n	800bb64 <MAP_makeReturnContourMap+0x38>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 800bb42:	8a7b      	ldrh	r3, [r7, #18]
 800bb44:	095b      	lsrs	r3, r3, #5
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	461a      	mov	r2, r3
 800bb4a:	8a7b      	ldrh	r3, [r7, #18]
 800bb4c:	f003 031f 	and.w	r3, r3, #31
 800bb50:	4972      	ldr	r1, [pc, #456]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bb52:	0152      	lsls	r2, r2, #5
 800bb54:	4413      	add	r3, r2
 800bb56:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bb5a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800bb5e:	8a7b      	ldrh	r3, [r7, #18]
 800bb60:	3301      	adds	r3, #1
 800bb62:	827b      	strh	r3, [r7, #18]
 800bb64:	8a7b      	ldrh	r3, [r7, #18]
 800bb66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb6a:	d3ea      	bcc.n	800bb42 <MAP_makeReturnContourMap+0x16>
	}
	/* Wn_0 */
	us_cmap[0][0] = 0;
 800bb6c:	4b6b      	ldr	r3, [pc, #428]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bb6e:	2200      	movs	r2, #0
 800bb70:	801a      	strh	r2, [r3, #0]

	/* }bv */
	uc_dase = 0;
 800bb72:	2300      	movs	r3, #0
 800bb74:	823b      	strh	r3, [r7, #16]
	do {
		uc_level = 0;
 800bb76:	2300      	movs	r3, #0
 800bb78:	81fb      	strh	r3, [r7, #14]
		uc_new = uc_dase + 1;
 800bb7a:	8a3b      	ldrh	r3, [r7, #16]
 800bb7c:	3301      	adds	r3, #1
 800bb7e:	81bb      	strh	r3, [r7, #12]
		for (y = 0; y < MAP_Y_SIZE; y++) {
 800bb80:	2300      	movs	r3, #0
 800bb82:	82bb      	strh	r3, [r7, #20]
 800bb84:	e0b8      	b.n	800bcf8 <MAP_makeReturnContourMap+0x1cc>
			for (x = 0; x < MAP_X_SIZE; x++) {
 800bb86:	2300      	movs	r3, #0
 800bb88:	82fb      	strh	r3, [r7, #22]
 800bb8a:	e0ac      	b.n	800bce6 <MAP_makeReturnContourMap+0x1ba>
				if ((us_cmap[uc_staY][uc_staX] != MAP_SMAP_MAX_VAL - 1) && (us_cmap[uc_staY][uc_staX] + 2 < uc_new))break;
 800bb8c:	79ba      	ldrb	r2, [r7, #6]
 800bb8e:	79fb      	ldrb	r3, [r7, #7]
 800bb90:	4962      	ldr	r1, [pc, #392]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bb92:	0152      	lsls	r2, r2, #5
 800bb94:	4413      	add	r3, r2
 800bb96:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bb9a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d00b      	beq.n	800bbba <MAP_makeReturnContourMap+0x8e>
 800bba2:	79ba      	ldrb	r2, [r7, #6]
 800bba4:	79fb      	ldrb	r3, [r7, #7]
 800bba6:	495d      	ldr	r1, [pc, #372]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bba8:	0152      	lsls	r2, r2, #5
 800bbaa:	4413      	add	r3, r2
 800bbac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bbb0:	1c9a      	adds	r2, r3, #2
 800bbb2:	89bb      	ldrh	r3, [r7, #12]
 800bbb4:	429a      	cmp	r2, r3
 800bbb6:	f2c0 809b 	blt.w	800bcf0 <MAP_makeReturnContourMap+0x1c4>
				if (us_cmap[y][x] == uc_dase) {
 800bbba:	8aba      	ldrh	r2, [r7, #20]
 800bbbc:	8afb      	ldrh	r3, [r7, #22]
 800bbbe:	4957      	ldr	r1, [pc, #348]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bbc0:	0152      	lsls	r2, r2, #5
 800bbc2:	4413      	add	r3, r2
 800bbc4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bbc8:	8a3a      	ldrh	r2, [r7, #16]
 800bbca:	429a      	cmp	r2, r3
 800bbcc:	f040 8088 	bne.w	800bce0 <MAP_makeReturnContourMap+0x1b4>
					uc_wallData = g_sysMap[y][x];
 800bbd0:	8aba      	ldrh	r2, [r7, #20]
 800bbd2:	8afb      	ldrh	r3, [r7, #22]
 800bbd4:	4952      	ldr	r1, [pc, #328]	; (800bd20 <MAP_makeReturnContourMap+0x1f4>)
 800bbd6:	0152      	lsls	r2, r2, #5
 800bbd8:	440a      	add	r2, r1
 800bbda:	4413      	add	r3, r2
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	72fb      	strb	r3, [r7, #11]
					/* Ts */
	
						if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 800bbe0:	7afb      	ldrb	r3, [r7, #11]
 800bbe2:	f003 0301 	and.w	r3, r3, #1
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d11a      	bne.n	800bc20 <MAP_makeReturnContourMap+0xf4>
 800bbea:	8abb      	ldrh	r3, [r7, #20]
 800bbec:	2b1f      	cmp	r3, #31
 800bbee:	d017      	beq.n	800bc20 <MAP_makeReturnContourMap+0xf4>
							if (us_cmap[y + 1][x] == MAP_SMAP_MAX_VAL - 1) {
 800bbf0:	8abb      	ldrh	r3, [r7, #20]
 800bbf2:	1c5a      	adds	r2, r3, #1
 800bbf4:	8afb      	ldrh	r3, [r7, #22]
 800bbf6:	4949      	ldr	r1, [pc, #292]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bbf8:	0152      	lsls	r2, r2, #5
 800bbfa:	4413      	add	r3, r2
 800bbfc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bc00:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bc04:	4293      	cmp	r3, r2
 800bc06:	d10b      	bne.n	800bc20 <MAP_makeReturnContourMap+0xf4>
								us_cmap[y + 1][x] = uc_new;
 800bc08:	8abb      	ldrh	r3, [r7, #20]
 800bc0a:	1c5a      	adds	r2, r3, #1
 800bc0c:	8afb      	ldrh	r3, [r7, #22]
 800bc0e:	4943      	ldr	r1, [pc, #268]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bc10:	0152      	lsls	r2, r2, #5
 800bc12:	4413      	add	r3, r2
 800bc14:	89ba      	ldrh	r2, [r7, #12]
 800bc16:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800bc1a:	89fb      	ldrh	r3, [r7, #14]
 800bc1c:	3301      	adds	r3, #1
 800bc1e:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 800bc20:	7afb      	ldrb	r3, [r7, #11]
 800bc22:	f003 0302 	and.w	r3, r3, #2
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d11a      	bne.n	800bc60 <MAP_makeReturnContourMap+0x134>
 800bc2a:	8afb      	ldrh	r3, [r7, #22]
 800bc2c:	2b1f      	cmp	r3, #31
 800bc2e:	d017      	beq.n	800bc60 <MAP_makeReturnContourMap+0x134>
							if (us_cmap[y][x + 1] == MAP_SMAP_MAX_VAL - 1) {
 800bc30:	8aba      	ldrh	r2, [r7, #20]
 800bc32:	8afb      	ldrh	r3, [r7, #22]
 800bc34:	3301      	adds	r3, #1
 800bc36:	4939      	ldr	r1, [pc, #228]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bc38:	0152      	lsls	r2, r2, #5
 800bc3a:	4413      	add	r3, r2
 800bc3c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bc40:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bc44:	4293      	cmp	r3, r2
 800bc46:	d10b      	bne.n	800bc60 <MAP_makeReturnContourMap+0x134>
								us_cmap[y][x + 1] = uc_new;
 800bc48:	8aba      	ldrh	r2, [r7, #20]
 800bc4a:	8afb      	ldrh	r3, [r7, #22]
 800bc4c:	3301      	adds	r3, #1
 800bc4e:	4933      	ldr	r1, [pc, #204]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bc50:	0152      	lsls	r2, r2, #5
 800bc52:	4413      	add	r3, r2
 800bc54:	89ba      	ldrh	r2, [r7, #12]
 800bc56:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800bc5a:	89fb      	ldrh	r3, [r7, #14]
 800bc5c:	3301      	adds	r3, #1
 800bc5e:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 800bc60:	7afb      	ldrb	r3, [r7, #11]
 800bc62:	f003 0304 	and.w	r3, r3, #4
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d11a      	bne.n	800bca0 <MAP_makeReturnContourMap+0x174>
 800bc6a:	8abb      	ldrh	r3, [r7, #20]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d017      	beq.n	800bca0 <MAP_makeReturnContourMap+0x174>
							if (us_cmap[y - 1][x] == MAP_SMAP_MAX_VAL - 1) {
 800bc70:	8abb      	ldrh	r3, [r7, #20]
 800bc72:	1e5a      	subs	r2, r3, #1
 800bc74:	8afb      	ldrh	r3, [r7, #22]
 800bc76:	4929      	ldr	r1, [pc, #164]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bc78:	0152      	lsls	r2, r2, #5
 800bc7a:	4413      	add	r3, r2
 800bc7c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bc80:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d10b      	bne.n	800bca0 <MAP_makeReturnContourMap+0x174>
								us_cmap[y - 1][x] = uc_new;
 800bc88:	8abb      	ldrh	r3, [r7, #20]
 800bc8a:	1e5a      	subs	r2, r3, #1
 800bc8c:	8afb      	ldrh	r3, [r7, #22]
 800bc8e:	4923      	ldr	r1, [pc, #140]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bc90:	0152      	lsls	r2, r2, #5
 800bc92:	4413      	add	r3, r2
 800bc94:	89ba      	ldrh	r2, [r7, #12]
 800bc96:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800bc9a:	89fb      	ldrh	r3, [r7, #14]
 800bc9c:	3301      	adds	r3, #1
 800bc9e:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 800bca0:	7afb      	ldrb	r3, [r7, #11]
 800bca2:	f003 0308 	and.w	r3, r3, #8
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d11a      	bne.n	800bce0 <MAP_makeReturnContourMap+0x1b4>
 800bcaa:	8afb      	ldrh	r3, [r7, #22]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d017      	beq.n	800bce0 <MAP_makeReturnContourMap+0x1b4>
							if (us_cmap[y][x - 1] == MAP_SMAP_MAX_VAL - 1) {
 800bcb0:	8aba      	ldrh	r2, [r7, #20]
 800bcb2:	8afb      	ldrh	r3, [r7, #22]
 800bcb4:	3b01      	subs	r3, #1
 800bcb6:	4919      	ldr	r1, [pc, #100]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bcb8:	0152      	lsls	r2, r2, #5
 800bcba:	4413      	add	r3, r2
 800bcbc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bcc0:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	d10b      	bne.n	800bce0 <MAP_makeReturnContourMap+0x1b4>
								us_cmap[y][x - 1] = uc_new;
 800bcc8:	8aba      	ldrh	r2, [r7, #20]
 800bcca:	8afb      	ldrh	r3, [r7, #22]
 800bccc:	3b01      	subs	r3, #1
 800bcce:	4913      	ldr	r1, [pc, #76]	; (800bd1c <MAP_makeReturnContourMap+0x1f0>)
 800bcd0:	0152      	lsls	r2, r2, #5
 800bcd2:	4413      	add	r3, r2
 800bcd4:	89ba      	ldrh	r2, [r7, #12]
 800bcd6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800bcda:	89fb      	ldrh	r3, [r7, #14]
 800bcdc:	3301      	adds	r3, #1
 800bcde:	81fb      	strh	r3, [r7, #14]
			for (x = 0; x < MAP_X_SIZE; x++) {
 800bce0:	8afb      	ldrh	r3, [r7, #22]
 800bce2:	3301      	adds	r3, #1
 800bce4:	82fb      	strh	r3, [r7, #22]
 800bce6:	8afb      	ldrh	r3, [r7, #22]
 800bce8:	2b1f      	cmp	r3, #31
 800bcea:	f67f af4f 	bls.w	800bb8c <MAP_makeReturnContourMap+0x60>
 800bcee:	e000      	b.n	800bcf2 <MAP_makeReturnContourMap+0x1c6>
				if ((us_cmap[uc_staY][uc_staX] != MAP_SMAP_MAX_VAL - 1) && (us_cmap[uc_staY][uc_staX] + 2 < uc_new))break;
 800bcf0:	bf00      	nop
		for (y = 0; y < MAP_Y_SIZE; y++) {
 800bcf2:	8abb      	ldrh	r3, [r7, #20]
 800bcf4:	3301      	adds	r3, #1
 800bcf6:	82bb      	strh	r3, [r7, #20]
 800bcf8:	8abb      	ldrh	r3, [r7, #20]
 800bcfa:	2b1f      	cmp	r3, #31
 800bcfc:	f67f af43 	bls.w	800bb86 <MAP_makeReturnContourMap+0x5a>
						}

				}
			}
		}
		uc_dase = uc_dase + 1;
 800bd00:	8a3b      	ldrh	r3, [r7, #16]
 800bd02:	3301      	adds	r3, #1
 800bd04:	823b      	strh	r3, [r7, #16]
	} while (uc_level != 0);
 800bd06:	89fb      	ldrh	r3, [r7, #14]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	f47f af34 	bne.w	800bb76 <MAP_makeReturnContourMap+0x4a>

}
 800bd0e:	bf00      	nop
 800bd10:	371c      	adds	r7, #28
 800bd12:	46bd      	mov	sp, r7
 800bd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd18:	4770      	bx	lr
 800bd1a:	bf00      	nop
 800bd1c:	200006f4 	.word	0x200006f4
 800bd20:	200002d8 	.word	0x200002d8

0800bd24 <MAP_searchGoal>:
void MAP_searchGoal(
	uint8_t 			uc_trgX, 		///< [in] WxW
	uint8_t 			uc_trgY, 		///< [in] WyW 
	enMAP_ACT_MODE 	en_type, 		///< [in] T@
	enSEARCH_MODE	en_search 		///< [in] T@
){
 800bd24:	b590      	push	{r4, r7, lr}
 800bd26:	b087      	sub	sp, #28
 800bd28:	af02      	add	r7, sp, #8
 800bd2a:	4604      	mov	r4, r0
 800bd2c:	4608      	mov	r0, r1
 800bd2e:	4611      	mov	r1, r2
 800bd30:	461a      	mov	r2, r3
 800bd32:	4623      	mov	r3, r4
 800bd34:	71fb      	strb	r3, [r7, #7]
 800bd36:	4603      	mov	r3, r0
 800bd38:	71bb      	strb	r3, [r7, #6]
 800bd3a:	460b      	mov	r3, r1
 800bd3c:	717b      	strb	r3, [r7, #5]
 800bd3e:	4613      	mov	r3, r2
 800bd40:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_head = NORTH;
 800bd42:	2300      	movs	r3, #0
 800bd44:	72fb      	strb	r3, [r7, #11]
	bool		bl_type = TRUE;			// uAFALSE: POiATURE:Oi
 800bd46:	2301      	movs	r3, #1
 800bd48:	72bb      	strb	r3, [r7, #10]
	uint8_t uc_goalX;
	uint8_t uc_goalY;
	uint8_t uc_staX;
	uint8_t uc_staY;
	
	search_flag = TRUE;
 800bd4a:	4b95      	ldr	r3, [pc, #596]	; (800bfa0 <MAP_searchGoal+0x27c>)
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	701a      	strb	r2, [r3, #0]

	if (en_search == SEARCH_RETURN){
 800bd50:	793b      	ldrb	r3, [r7, #4]
 800bd52:	2b03      	cmp	r3, #3
 800bd54:	d122      	bne.n	800bd9c <MAP_searchGoal+0x78>
		uc_goalX = uc_trgX;
 800bd56:	79fb      	ldrb	r3, [r7, #7]
 800bd58:	73fb      	strb	r3, [r7, #15]
		uc_goalY = uc_trgY;
 800bd5a:	79bb      	ldrb	r3, [r7, #6]
 800bd5c:	733b      	strb	r3, [r7, #12]
		uc_staX = mx;
 800bd5e:	4b91      	ldr	r3, [pc, #580]	; (800bfa4 <MAP_searchGoal+0x280>)
 800bd60:	781b      	ldrb	r3, [r3, #0]
 800bd62:	73bb      	strb	r3, [r7, #14]
		uc_staY = my;
 800bd64:	4b90      	ldr	r3, [pc, #576]	; (800bfa8 <MAP_searchGoal+0x284>)
 800bd66:	781b      	ldrb	r3, [r3, #0]
 800bd68:	737b      	strb	r3, [r7, #13]
//		printf("mx%d,my%d\n", mx, my);
//		MAP_makeContourMap(uc_trgX, uc_trgY, en_type);
		MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800bd6a:	797a      	ldrb	r2, [r7, #5]
 800bd6c:	79b9      	ldrb	r1, [r7, #6]
 800bd6e:	79fb      	ldrb	r3, [r7, #7]
 800bd70:	4618      	mov	r0, r3
 800bd72:	f7ff f835 	bl	800ade0 <MAP_makeContourMap_kai2>
		MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 800bd76:	4b8d      	ldr	r3, [pc, #564]	; (800bfac <MAP_searchGoal+0x288>)
 800bd78:	781a      	ldrb	r2, [r3, #0]
 800bd7a:	7bfc      	ldrb	r4, [r7, #15]
 800bd7c:	7b79      	ldrb	r1, [r7, #13]
 800bd7e:	7bb8      	ldrb	r0, [r7, #14]
 800bd80:	f107 0309 	add.w	r3, r7, #9
 800bd84:	9301      	str	r3, [sp, #4]
 800bd86:	7bfb      	ldrb	r3, [r7, #15]
 800bd88:	9300      	str	r3, [sp, #0]
 800bd8a:	4623      	mov	r3, r4
 800bd8c:	f7fe fbee 	bl	800a56c <MAP_searchCmdList>
		uc_trgX = Return_X;
 800bd90:	4b87      	ldr	r3, [pc, #540]	; (800bfb0 <MAP_searchGoal+0x28c>)
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	71fb      	strb	r3, [r7, #7]
		uc_trgY = Return_Y;
 800bd96:	4b87      	ldr	r3, [pc, #540]	; (800bfb4 <MAP_searchGoal+0x290>)
 800bd98:	781b      	ldrb	r3, [r3, #0]
 800bd9a:	71bb      	strb	r3, [r7, #6]
//		MAP_showcountLog();
	}

//	SYS_setDisable( SYS_MODE );				// [hX~

	MOT_setTrgtSpeed(SEARCH_SPEED);		// Wx
 800bd9c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800bfb8 <MAP_searchGoal+0x294>
 800bda0:	f7fd fb34 	bl	800940c <MOT_setTrgtSpeed>
	MOT_setNowSpeed( 0.0f );
 800bda4:	ed9f 0a85 	vldr	s0, [pc, #532]	; 800bfbc <MAP_searchGoal+0x298>
 800bda8:	f7fd fb46 	bl	8009438 <MOT_setNowSpeed>
	f_MoveBackDist = 0;
 800bdac:	4b84      	ldr	r3, [pc, #528]	; (800bfc0 <MAP_searchGoal+0x29c>)
 800bdae:	f04f 0200 	mov.w	r2, #0
 800bdb2:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 800bdb4:	4b83      	ldr	r3, [pc, #524]	; (800bfc4 <MAP_searchGoal+0x2a0>)
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	701a      	strb	r2, [r3, #0]
	if(uc_trgX == GOAL_MAP_X && uc_trgY == GOAL_MAP_Y){
 800bdba:	4b83      	ldr	r3, [pc, #524]	; (800bfc8 <MAP_searchGoal+0x2a4>)
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	79fa      	ldrb	r2, [r7, #7]
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	d107      	bne.n	800bdd4 <MAP_searchGoal+0xb0>
 800bdc4:	4b81      	ldr	r3, [pc, #516]	; (800bfcc <MAP_searchGoal+0x2a8>)
 800bdc6:	781b      	ldrb	r3, [r3, #0]
 800bdc8:	79ba      	ldrb	r2, [r7, #6]
 800bdca:	429a      	cmp	r2, r3
 800bdcc:	d102      	bne.n	800bdd4 <MAP_searchGoal+0xb0>
		f_MoveBackDist = MOVE_BACK_DIST;
 800bdce:	4b7c      	ldr	r3, [pc, #496]	; (800bfc0 <MAP_searchGoal+0x29c>)
 800bdd0:	4a7f      	ldr	r2, [pc, #508]	; (800bfd0 <MAP_searchGoal+0x2ac>)
 800bdd2:	601a      	str	r2, [r3, #0]
	}
	
	log_flag_on();	//OX^[gij
 800bdd4:	f7fb fe56 	bl	8007a84 <log_flag_on>
	
	/* HT */
	while(1){
		MAP_refMousePos( en_Head );								// WXV
 800bdd8:	4b74      	ldr	r3, [pc, #464]	; (800bfac <MAP_searchGoal+0x288>)
 800bdda:	781b      	ldrb	r3, [r3, #0]
 800bddc:	4618      	mov	r0, r3
 800bdde:	f7ff faad 	bl	800b33c <MAP_refMousePos>
//		MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
		
		/* MnT */
		if( SEARCH_TURN == en_search ){
 800bde2:	793b      	ldrb	r3, [r7, #4]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d132      	bne.n	800be4e <MAP_searchGoal+0x12a>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800bde8:	797a      	ldrb	r2, [r7, #5]
 800bdea:	79b9      	ldrb	r1, [r7, #6]
 800bdec:	79fb      	ldrb	r3, [r7, #7]
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f7fe fff6 	bl	800ade0 <MAP_makeContourMap_kai2>
			if( TRUE == bl_type ){
 800bdf4:	7abb      	ldrb	r3, [r7, #10]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d00c      	beq.n	800be14 <MAP_searchGoal+0xf0>
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800bdfa:	4b71      	ldr	r3, [pc, #452]	; (800bfc0 <MAP_searchGoal+0x29c>)
 800bdfc:	edd3 7a00 	vldr	s15, [r3]
 800be00:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800be04:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be08:	eddf 0a6b 	vldr	s1, [pc, #428]	; 800bfb8 <MAP_searchGoal+0x294>
 800be0c:	eeb0 0a67 	vmov.f32	s0, s15
 800be10:	f7fc ffb8 	bl	8008d84 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();												// f[^Hf[^			 f[^~X
 800be14:	f7fe fee0 	bl	800abd8 <MAP_makeMapData>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);						// MAP@isZo			 MAP
 800be18:	f107 030b 	add.w	r3, r7, #11
 800be1c:	4619      	mov	r1, r3
 800be1e:	2000      	movs	r0, #0
 800be20:	f7ff f980 	bl	800b124 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 800be24:	4b5f      	ldr	r3, [pc, #380]	; (800bfa4 <MAP_searchGoal+0x280>)
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	79fa      	ldrb	r2, [r7, #7]
 800be2a:	429a      	cmp	r2, r3
 800be2c:	d107      	bne.n	800be3e <MAP_searchGoal+0x11a>
 800be2e:	4b5e      	ldr	r3, [pc, #376]	; (800bfa8 <MAP_searchGoal+0x284>)
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	79ba      	ldrb	r2, [r7, #6]
 800be34:	429a      	cmp	r2, r3
 800be36:	d102      	bne.n	800be3e <MAP_searchGoal+0x11a>
				MAP_actGoal();										// S[
 800be38:	f7ff fde8 	bl	800ba0c <MAP_actGoal>
				break;
 800be3c:	e0a4      	b.n	800bf88 <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock(en_head, &bl_type);				// 								 [X`FbN{x{{Mn
 800be3e:	7afb      	ldrb	r3, [r7, #11]
 800be40:	f107 020a 	add.w	r2, r7, #10
 800be44:	4611      	mov	r1, r2
 800be46:	4618      	mov	r0, r3
 800be48:	f7ff fab4 	bl	800b3b4 <MAP_moveNextBlock>
 800be4c:	e081      	b.n	800bf52 <MAP_searchGoal+0x22e>
			}
		}
		/* X[T */
		else if( SEARCH_SURA == en_search ){
 800be4e:	793b      	ldrb	r3, [r7, #4]
 800be50:	2b01      	cmp	r3, #1
 800be52:	d132      	bne.n	800beba <MAP_searchGoal+0x196>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800be54:	797a      	ldrb	r2, [r7, #5]
 800be56:	79b9      	ldrb	r1, [r7, #6]
 800be58:	79fb      	ldrb	r3, [r7, #7]
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7fe ffc0 	bl	800ade0 <MAP_makeContourMap_kai2>
			if( TRUE == bl_type ){
 800be60:	7abb      	ldrb	r3, [r7, #10]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d00c      	beq.n	800be80 <MAP_searchGoal+0x15c>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800be66:	4b56      	ldr	r3, [pc, #344]	; (800bfc0 <MAP_searchGoal+0x29c>)
 800be68:	edd3 7a00 	vldr	s15, [r3]
 800be6c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800be70:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be74:	eddf 0a50 	vldr	s1, [pc, #320]	; 800bfb8 <MAP_searchGoal+0x294>
 800be78:	eeb0 0a67 	vmov.f32	s0, s15
 800be7c:	f7fc ff82 	bl	8008d84 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// f[^Hf[^
 800be80:	f7fe feaa 	bl	800abd8 <MAP_makeMapData>
			
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);				// MAP@isZo			 MAP
 800be84:	f107 030b 	add.w	r3, r7, #11
 800be88:	4619      	mov	r1, r3
 800be8a:	2000      	movs	r0, #0
 800be8c:	f7ff f94a 	bl	800b124 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 800be90:	4b44      	ldr	r3, [pc, #272]	; (800bfa4 <MAP_searchGoal+0x280>)
 800be92:	781b      	ldrb	r3, [r3, #0]
 800be94:	79fa      	ldrb	r2, [r7, #7]
 800be96:	429a      	cmp	r2, r3
 800be98:	d107      	bne.n	800beaa <MAP_searchGoal+0x186>
 800be9a:	4b43      	ldr	r3, [pc, #268]	; (800bfa8 <MAP_searchGoal+0x284>)
 800be9c:	781b      	ldrb	r3, [r3, #0]
 800be9e:	79ba      	ldrb	r2, [r7, #6]
 800bea0:	429a      	cmp	r2, r3
 800bea2:	d102      	bne.n	800beaa <MAP_searchGoal+0x186>
				MAP_actGoal();										// S[
 800bea4:	f7ff fdb2 	bl	800ba0c <MAP_actGoal>
				break;
 800bea8:	e06e      	b.n	800bf88 <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE );	// 						 [X`FbN{x{{Mn
 800beaa:	7afb      	ldrb	r3, [r7, #11]
 800beac:	f107 010a 	add.w	r1, r7, #10
 800beb0:	2200      	movs	r2, #0
 800beb2:	4618      	mov	r0, r3
 800beb4:	f7ff fb30 	bl	800b518 <MAP_moveNextBlock_Sura>
 800beb8:	e04b      	b.n	800bf52 <MAP_searchGoal+0x22e>
//				MAP_moveNextBlock_acc(en_head, &bl_type);
			}
		}
		/* AT */
		else if (SEARCH_RETURN == en_search) {
 800beba:	793b      	ldrb	r3, [r7, #4]
 800bebc:	2b03      	cmp	r3, #3
 800bebe:	d148      	bne.n	800bf52 <MAP_searchGoal+0x22e>
			
			if( TRUE == bl_type ){
 800bec0:	7abb      	ldrb	r3, [r7, #10]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d00c      	beq.n	800bee0 <MAP_searchGoal+0x1bc>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800bec6:	4b3e      	ldr	r3, [pc, #248]	; (800bfc0 <MAP_searchGoal+0x29c>)
 800bec8:	edd3 7a00 	vldr	s15, [r3]
 800becc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bed0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bed4:	eddf 0a38 	vldr	s1, [pc, #224]	; 800bfb8 <MAP_searchGoal+0x294>
 800bed8:	eeb0 0a67 	vmov.f32	s0, s15
 800bedc:	f7fc ff52 	bl	8008d84 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// f[^Hf[^
 800bee0:	f7fe fe7a 	bl	800abd8 <MAP_makeMapData>
						
			MAP_makeReturnContourMap(uc_staX,uc_staY);
 800bee4:	7b7a      	ldrb	r2, [r7, #13]
 800bee6:	7bbb      	ldrb	r3, [r7, #14]
 800bee8:	4611      	mov	r1, r2
 800beea:	4618      	mov	r0, r3
 800beec:	f7ff fe1e 	bl	800bb2c <MAP_makeReturnContourMap>
			MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 800bef0:	4b2e      	ldr	r3, [pc, #184]	; (800bfac <MAP_searchGoal+0x288>)
 800bef2:	781a      	ldrb	r2, [r3, #0]
 800bef4:	7bfc      	ldrb	r4, [r7, #15]
 800bef6:	7b79      	ldrb	r1, [r7, #13]
 800bef8:	7bb8      	ldrb	r0, [r7, #14]
 800befa:	f107 0309 	add.w	r3, r7, #9
 800befe:	9301      	str	r3, [sp, #4]
 800bf00:	7bfb      	ldrb	r3, [r7, #15]
 800bf02:	9300      	str	r3, [sp, #0]
 800bf04:	4623      	mov	r3, r4
 800bf06:	f7fe fb31 	bl	800a56c <MAP_searchCmdList>
			uc_trgX = Return_X;
 800bf0a:	4b29      	ldr	r3, [pc, #164]	; (800bfb0 <MAP_searchGoal+0x28c>)
 800bf0c:	781b      	ldrb	r3, [r3, #0]
 800bf0e:	71fb      	strb	r3, [r7, #7]
			uc_trgY = Return_Y;
 800bf10:	4b28      	ldr	r3, [pc, #160]	; (800bfb4 <MAP_searchGoal+0x290>)
 800bf12:	781b      	ldrb	r3, [r3, #0]
 800bf14:	71bb      	strb	r3, [r7, #6]
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800bf16:	797a      	ldrb	r2, [r7, #5]
 800bf18:	79b9      	ldrb	r1, [r7, #6]
 800bf1a:	79fb      	ldrb	r3, [r7, #7]
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	f7fe ff5f 	bl	800ade0 <MAP_makeContourMap_kai2>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);	
 800bf22:	f107 030b 	add.w	r3, r7, #11
 800bf26:	4619      	mov	r1, r3
 800bf28:	2000      	movs	r0, #0
 800bf2a:	f7ff f8fb 	bl	800b124 <MAP_calcMouseDir>
			/*  */
//			if ((us_cmap[my][mx] == 0)||((g_sysMap[uc_trgY][uc_trgX]&0xf0) == 0xf0)) {
			if ((mx == 0)&&(my == 0)){
 800bf2e:	4b1d      	ldr	r3, [pc, #116]	; (800bfa4 <MAP_searchGoal+0x280>)
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d106      	bne.n	800bf44 <MAP_searchGoal+0x220>
 800bf36:	4b1c      	ldr	r3, [pc, #112]	; (800bfa8 <MAP_searchGoal+0x284>)
 800bf38:	781b      	ldrb	r3, [r3, #0]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d102      	bne.n	800bf44 <MAP_searchGoal+0x220>
				MAP_actGoal();
 800bf3e:	f7ff fd65 	bl	800ba0c <MAP_actGoal>
				break;
 800bf42:	e021      	b.n	800bf88 <MAP_searchGoal+0x264>
			}
//			}
			else {
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE);	// 						 [X`FbN{x{{Mn
 800bf44:	7afb      	ldrb	r3, [r7, #11]
 800bf46:	f107 010a 	add.w	r1, r7, #10
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	f7ff fae3 	bl	800b518 <MAP_moveNextBlock_Sura>
//			LED_count(uc_trgY);
		}

		
		/* rs\ */
		if( SYS_isOutOfCtrl() == TRUE ){
 800bf52:	f7fb f9c3 	bl	80072dc <SYS_isOutOfCtrl>
 800bf56:	4603      	mov	r3, r0
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	f43f af3d 	beq.w	800bdd8 <MAP_searchGoal+0xb4>
			CTRL_stop();
 800bf5e:	f7f9 fb5d 	bl	800561c <CTRL_stop>
			DCM_brakeMot( DCM_R );		// u[L
 800bf62:	2000      	movs	r0, #0
 800bf64:	f7fb f9f0 	bl	8007348 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// u[L
 800bf68:	2001      	movs	r0, #1
 800bf6a:	f7fb f9ed 	bl	8007348 <DCM_brakeMot>
			
			/* HA */
			en_Head		= NORTH;
 800bf6e:	4b0f      	ldr	r3, [pc, #60]	; (800bfac <MAP_searchGoal+0x288>)
 800bf70:	2200      	movs	r2, #0
 800bf72:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 800bf74:	4b0b      	ldr	r3, [pc, #44]	; (800bfa4 <MAP_searchGoal+0x280>)
 800bf76:	2200      	movs	r2, #0
 800bf78:	701a      	strb	r2, [r3, #0]
			my			= 0;
 800bf7a:	4b0b      	ldr	r3, [pc, #44]	; (800bfa8 <MAP_searchGoal+0x284>)
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 800bf80:	4b0f      	ldr	r3, [pc, #60]	; (800bfc0 <MAP_searchGoal+0x29c>)
 800bf82:	f04f 0200 	mov.w	r2, #0
 800bf86:	601a      	str	r2, [r3, #0]
			
			// DCMCW[NA}~sB
			break;
		}
	}
	search_flag = FALSE;
 800bf88:	4b05      	ldr	r3, [pc, #20]	; (800bfa0 <MAP_searchGoal+0x27c>)
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	701a      	strb	r2, [r3, #0]
	LL_mDelay(1000);
 800bf8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800bf92:	f001 fc61 	bl	800d858 <LL_mDelay>
//	SYS_setEnable( SYS_MODE );				// [hXL
}
 800bf96:	bf00      	nop
 800bf98:	3714      	adds	r7, #20
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd90      	pop	{r4, r7, pc}
 800bf9e:	bf00      	nop
 800bfa0:	200002d6 	.word	0x200002d6
 800bfa4:	2000458f 	.word	0x2000458f
 800bfa8:	20004585 	.word	0x20004585
 800bfac:	2000458c 	.word	0x2000458c
 800bfb0:	200002b5 	.word	0x200002b5
 800bfb4:	200002b9 	.word	0x200002b9
 800bfb8:	43960000 	.word	0x43960000
 800bfbc:	00000000 	.word	0x00000000
 800bfc0:	20004588 	.word	0x20004588
 800bfc4:	200002a5 	.word	0x200002a5
 800bfc8:	20004584 	.word	0x20004584
 800bfcc:	2000458d 	.word	0x2000458d
 800bfd0:	3e75c28f 	.word	0x3e75c28f

0800bfd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800bfd4:	480d      	ldr	r0, [pc, #52]	; (800c00c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800bfd6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800bfd8:	480d      	ldr	r0, [pc, #52]	; (800c010 <LoopForever+0x6>)
  ldr r1, =_edata
 800bfda:	490e      	ldr	r1, [pc, #56]	; (800c014 <LoopForever+0xa>)
  ldr r2, =_sidata
 800bfdc:	4a0e      	ldr	r2, [pc, #56]	; (800c018 <LoopForever+0xe>)
  movs r3, #0
 800bfde:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800bfe0:	e002      	b.n	800bfe8 <LoopCopyDataInit>

0800bfe2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800bfe2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800bfe4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800bfe6:	3304      	adds	r3, #4

0800bfe8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800bfe8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800bfea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800bfec:	d3f9      	bcc.n	800bfe2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800bfee:	4a0b      	ldr	r2, [pc, #44]	; (800c01c <LoopForever+0x12>)
  ldr r4, =_ebss
 800bff0:	4c0b      	ldr	r4, [pc, #44]	; (800c020 <LoopForever+0x16>)
  movs r3, #0
 800bff2:	2300      	movs	r3, #0
  b LoopFillZerobss
 800bff4:	e001      	b.n	800bffa <LoopFillZerobss>

0800bff6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800bff6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800bff8:	3204      	adds	r2, #4

0800bffa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800bffa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800bffc:	d3fb      	bcc.n	800bff6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800bffe:	f7f8 f9e7 	bl	80043d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c002:	f001 fc65 	bl	800d8d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800c006:	f7f6 fa89 	bl	800251c <main>

0800c00a <LoopForever>:

LoopForever:
    b LoopForever
 800c00a:	e7fe      	b.n	800c00a <LoopForever>
  ldr   r0, =_estack
 800c00c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800c010:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800c014:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 800c018:	08015398 	.word	0x08015398
  ldr r2, =_sbss
 800c01c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 800c020:	20004594 	.word	0x20004594

0800c024 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800c024:	e7fe      	b.n	800c024 <ADC1_2_IRQHandler>

0800c026 <LL_ADC_REG_SetSequencerLength>:
{
 800c026:	b480      	push	{r7}
 800c028:	b083      	sub	sp, #12
 800c02a:	af00      	add	r7, sp, #0
 800c02c:	6078      	str	r0, [r7, #4]
 800c02e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c034:	f023 020f 	bic.w	r2, r3, #15
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	431a      	orrs	r2, r3
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c040:	bf00      	nop
 800c042:	370c      	adds	r7, #12
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr

0800c04c <LL_ADC_IsEnabled>:
{
 800c04c:	b480      	push	{r7}
 800c04e:	b083      	sub	sp, #12
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	689b      	ldr	r3, [r3, #8]
 800c058:	f003 0301 	and.w	r3, r3, #1
 800c05c:	2b01      	cmp	r3, #1
 800c05e:	d101      	bne.n	800c064 <LL_ADC_IsEnabled+0x18>
 800c060:	2301      	movs	r3, #1
 800c062:	e000      	b.n	800c066 <LL_ADC_IsEnabled+0x1a>
 800c064:	2300      	movs	r3, #0
}
 800c066:	4618      	mov	r0, r3
 800c068:	370c      	adds	r7, #12
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr
	...

0800c074 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 800c074:	b590      	push	{r4, r7, lr}
 800c076:	b085      	sub	sp, #20
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800c07e:	2300      	movs	r3, #0
 800c080:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	4a27      	ldr	r2, [pc, #156]	; (800c124 <LL_ADC_CommonInit+0xb0>)
 800c086:	4293      	cmp	r3, r2
 800c088:	d10f      	bne.n	800c0aa <LL_ADC_CommonInit+0x36>
 800c08a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800c08e:	f7ff ffdd 	bl	800c04c <LL_ADC_IsEnabled>
 800c092:	4604      	mov	r4, r0
 800c094:	4824      	ldr	r0, [pc, #144]	; (800c128 <LL_ADC_CommonInit+0xb4>)
 800c096:	f7ff ffd9 	bl	800c04c <LL_ADC_IsEnabled>
 800c09a:	4603      	mov	r3, r0
 800c09c:	4323      	orrs	r3, r4
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	bf0c      	ite	eq
 800c0a2:	2301      	moveq	r3, #1
 800c0a4:	2300      	movne	r3, #0
 800c0a6:	b2db      	uxtb	r3, r3
 800c0a8:	e012      	b.n	800c0d0 <LL_ADC_CommonInit+0x5c>
 800c0aa:	4820      	ldr	r0, [pc, #128]	; (800c12c <LL_ADC_CommonInit+0xb8>)
 800c0ac:	f7ff ffce 	bl	800c04c <LL_ADC_IsEnabled>
 800c0b0:	4604      	mov	r4, r0
 800c0b2:	481f      	ldr	r0, [pc, #124]	; (800c130 <LL_ADC_CommonInit+0xbc>)
 800c0b4:	f7ff ffca 	bl	800c04c <LL_ADC_IsEnabled>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	431c      	orrs	r4, r3
 800c0bc:	481d      	ldr	r0, [pc, #116]	; (800c134 <LL_ADC_CommonInit+0xc0>)
 800c0be:	f7ff ffc5 	bl	800c04c <LL_ADC_IsEnabled>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	4323      	orrs	r3, r4
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	bf0c      	ite	eq
 800c0ca:	2301      	moveq	r3, #1
 800c0cc:	2300      	movne	r3, #0
 800c0ce:	b2db      	uxtb	r3, r3
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d020      	beq.n	800c116 <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800c0d4:	683b      	ldr	r3, [r7, #0]
 800c0d6:	685b      	ldr	r3, [r3, #4]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d012      	beq.n	800c102 <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	689a      	ldr	r2, [r3, #8]
 800c0e0:	4b15      	ldr	r3, [pc, #84]	; (800c138 <LL_ADC_CommonInit+0xc4>)
 800c0e2:	4013      	ands	r3, r2
 800c0e4:	683a      	ldr	r2, [r7, #0]
 800c0e6:	6811      	ldr	r1, [r2, #0]
 800c0e8:	683a      	ldr	r2, [r7, #0]
 800c0ea:	6852      	ldr	r2, [r2, #4]
 800c0ec:	4311      	orrs	r1, r2
 800c0ee:	683a      	ldr	r2, [r7, #0]
 800c0f0:	6892      	ldr	r2, [r2, #8]
 800c0f2:	4311      	orrs	r1, r2
 800c0f4:	683a      	ldr	r2, [r7, #0]
 800c0f6:	68d2      	ldr	r2, [r2, #12]
 800c0f8:	430a      	orrs	r2, r1
 800c0fa:	431a      	orrs	r2, r3
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	609a      	str	r2, [r3, #8]
 800c100:	e00b      	b.n	800c11a <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	689a      	ldr	r2, [r3, #8]
 800c106:	4b0c      	ldr	r3, [pc, #48]	; (800c138 <LL_ADC_CommonInit+0xc4>)
 800c108:	4013      	ands	r3, r2
 800c10a:	683a      	ldr	r2, [r7, #0]
 800c10c:	6812      	ldr	r2, [r2, #0]
 800c10e:	431a      	orrs	r2, r3
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	609a      	str	r2, [r3, #8]
 800c114:	e001      	b.n	800c11a <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800c116:	2301      	movs	r3, #1
 800c118:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c11a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	3714      	adds	r7, #20
 800c120:	46bd      	mov	sp, r7
 800c122:	bd90      	pop	{r4, r7, pc}
 800c124:	50000300 	.word	0x50000300
 800c128:	50000100 	.word	0x50000100
 800c12c:	50000400 	.word	0x50000400
 800c130:	50000500 	.word	0x50000500
 800c134:	50000600 	.word	0x50000600
 800c138:	ffc030e0 	.word	0xffc030e0

0800c13c <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b084      	sub	sp, #16
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800c146:	2300      	movs	r3, #0
 800c148:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800c14a:	6878      	ldr	r0, [r7, #4]
 800c14c:	f7ff ff7e 	bl	800c04c <LL_ADC_IsEnabled>
 800c150:	4603      	mov	r3, r0
 800c152:	2b00      	cmp	r3, #0
 800c154:	d111      	bne.n	800c17a <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	68db      	ldr	r3, [r3, #12]
 800c15a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800c15e:	f023 0318 	bic.w	r3, r3, #24
 800c162:	683a      	ldr	r2, [r7, #0]
 800c164:	6811      	ldr	r1, [r2, #0]
 800c166:	683a      	ldr	r2, [r7, #0]
 800c168:	6852      	ldr	r2, [r2, #4]
 800c16a:	4311      	orrs	r1, r2
 800c16c:	683a      	ldr	r2, [r7, #0]
 800c16e:	6892      	ldr	r2, [r2, #8]
 800c170:	430a      	orrs	r2, r1
 800c172:	431a      	orrs	r2, r3
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	60da      	str	r2, [r3, #12]
 800c178:	e001      	b.n	800c17e <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800c17a:	2301      	movs	r3, #1
 800c17c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800c17e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c180:	4618      	mov	r0, r3
 800c182:	3710      	adds	r7, #16
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}

0800c188 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b084      	sub	sp, #16
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800c192:	2300      	movs	r3, #0
 800c194:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f7ff ff58 	bl	800c04c <LL_ADC_IsEnabled>
 800c19c:	4603      	mov	r3, r0
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d132      	bne.n	800c208 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	685b      	ldr	r3, [r3, #4]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d015      	beq.n	800c1d6 <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	68da      	ldr	r2, [r3, #12]
 800c1ae:	4b1a      	ldr	r3, [pc, #104]	; (800c218 <LL_ADC_REG_Init+0x90>)
 800c1b0:	4013      	ands	r3, r2
 800c1b2:	683a      	ldr	r2, [r7, #0]
 800c1b4:	6811      	ldr	r1, [r2, #0]
 800c1b6:	683a      	ldr	r2, [r7, #0]
 800c1b8:	6892      	ldr	r2, [r2, #8]
 800c1ba:	4311      	orrs	r1, r2
 800c1bc:	683a      	ldr	r2, [r7, #0]
 800c1be:	68d2      	ldr	r2, [r2, #12]
 800c1c0:	4311      	orrs	r1, r2
 800c1c2:	683a      	ldr	r2, [r7, #0]
 800c1c4:	6912      	ldr	r2, [r2, #16]
 800c1c6:	4311      	orrs	r1, r2
 800c1c8:	683a      	ldr	r2, [r7, #0]
 800c1ca:	6952      	ldr	r2, [r2, #20]
 800c1cc:	430a      	orrs	r2, r1
 800c1ce:	431a      	orrs	r2, r3
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	60da      	str	r2, [r3, #12]
 800c1d4:	e011      	b.n	800c1fa <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	68da      	ldr	r2, [r3, #12]
 800c1da:	4b0f      	ldr	r3, [pc, #60]	; (800c218 <LL_ADC_REG_Init+0x90>)
 800c1dc:	4013      	ands	r3, r2
 800c1de:	683a      	ldr	r2, [r7, #0]
 800c1e0:	6811      	ldr	r1, [r2, #0]
 800c1e2:	683a      	ldr	r2, [r7, #0]
 800c1e4:	68d2      	ldr	r2, [r2, #12]
 800c1e6:	4311      	orrs	r1, r2
 800c1e8:	683a      	ldr	r2, [r7, #0]
 800c1ea:	6912      	ldr	r2, [r2, #16]
 800c1ec:	4311      	orrs	r1, r2
 800c1ee:	683a      	ldr	r2, [r7, #0]
 800c1f0:	6952      	ldr	r2, [r2, #20]
 800c1f2:	430a      	orrs	r2, r1
 800c1f4:	431a      	orrs	r2, r3
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	685b      	ldr	r3, [r3, #4]
 800c1fe:	4619      	mov	r1, r3
 800c200:	6878      	ldr	r0, [r7, #4]
 800c202:	f7ff ff10 	bl	800c026 <LL_ADC_REG_SetSequencerLength>
 800c206:	e001      	b.n	800c20c <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800c208:	2301      	movs	r3, #1
 800c20a:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800c20c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c20e:	4618      	mov	r0, r3
 800c210:	3710      	adds	r7, #16
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}
 800c216:	bf00      	nop
 800c218:	fff0c01c 	.word	0xfff0c01c

0800c21c <LL_GPIO_SetPinMode>:
{
 800c21c:	b480      	push	{r7}
 800c21e:	b08b      	sub	sp, #44	; 0x2c
 800c220:	af00      	add	r7, sp, #0
 800c222:	60f8      	str	r0, [r7, #12]
 800c224:	60b9      	str	r1, [r7, #8]
 800c226:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	681a      	ldr	r2, [r3, #0]
 800c22c:	68bb      	ldr	r3, [r7, #8]
 800c22e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c230:	697b      	ldr	r3, [r7, #20]
 800c232:	fa93 f3a3 	rbit	r3, r3
 800c236:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800c23c:	69bb      	ldr	r3, [r7, #24]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d101      	bne.n	800c246 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 800c242:	2320      	movs	r3, #32
 800c244:	e003      	b.n	800c24e <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 800c246:	69bb      	ldr	r3, [r7, #24]
 800c248:	fab3 f383 	clz	r3, r3
 800c24c:	b2db      	uxtb	r3, r3
 800c24e:	005b      	lsls	r3, r3, #1
 800c250:	2103      	movs	r1, #3
 800c252:	fa01 f303 	lsl.w	r3, r1, r3
 800c256:	43db      	mvns	r3, r3
 800c258:	401a      	ands	r2, r3
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c25e:	6a3b      	ldr	r3, [r7, #32]
 800c260:	fa93 f3a3 	rbit	r3, r3
 800c264:	61fb      	str	r3, [r7, #28]
  return result;
 800c266:	69fb      	ldr	r3, [r7, #28]
 800c268:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c26a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d101      	bne.n	800c274 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800c270:	2320      	movs	r3, #32
 800c272:	e003      	b.n	800c27c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800c274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c276:	fab3 f383 	clz	r3, r3
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	005b      	lsls	r3, r3, #1
 800c27e:	6879      	ldr	r1, [r7, #4]
 800c280:	fa01 f303 	lsl.w	r3, r1, r3
 800c284:	431a      	orrs	r2, r3
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	601a      	str	r2, [r3, #0]
}
 800c28a:	bf00      	nop
 800c28c:	372c      	adds	r7, #44	; 0x2c
 800c28e:	46bd      	mov	sp, r7
 800c290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c294:	4770      	bx	lr

0800c296 <LL_GPIO_SetPinOutputType>:
{
 800c296:	b480      	push	{r7}
 800c298:	b085      	sub	sp, #20
 800c29a:	af00      	add	r7, sp, #0
 800c29c:	60f8      	str	r0, [r7, #12]
 800c29e:	60b9      	str	r1, [r7, #8]
 800c2a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	685a      	ldr	r2, [r3, #4]
 800c2a6:	68bb      	ldr	r3, [r7, #8]
 800c2a8:	43db      	mvns	r3, r3
 800c2aa:	401a      	ands	r2, r3
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	6879      	ldr	r1, [r7, #4]
 800c2b0:	fb01 f303 	mul.w	r3, r1, r3
 800c2b4:	431a      	orrs	r2, r3
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	605a      	str	r2, [r3, #4]
}
 800c2ba:	bf00      	nop
 800c2bc:	3714      	adds	r7, #20
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c4:	4770      	bx	lr

0800c2c6 <LL_GPIO_SetPinSpeed>:
{
 800c2c6:	b480      	push	{r7}
 800c2c8:	b08b      	sub	sp, #44	; 0x2c
 800c2ca:	af00      	add	r7, sp, #0
 800c2cc:	60f8      	str	r0, [r7, #12]
 800c2ce:	60b9      	str	r1, [r7, #8]
 800c2d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	689a      	ldr	r2, [r3, #8]
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c2da:	697b      	ldr	r3, [r7, #20]
 800c2dc:	fa93 f3a3 	rbit	r3, r3
 800c2e0:	613b      	str	r3, [r7, #16]
  return result;
 800c2e2:	693b      	ldr	r3, [r7, #16]
 800c2e4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c2e6:	69bb      	ldr	r3, [r7, #24]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d101      	bne.n	800c2f0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800c2ec:	2320      	movs	r3, #32
 800c2ee:	e003      	b.n	800c2f8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800c2f0:	69bb      	ldr	r3, [r7, #24]
 800c2f2:	fab3 f383 	clz	r3, r3
 800c2f6:	b2db      	uxtb	r3, r3
 800c2f8:	005b      	lsls	r3, r3, #1
 800c2fa:	2103      	movs	r1, #3
 800c2fc:	fa01 f303 	lsl.w	r3, r1, r3
 800c300:	43db      	mvns	r3, r3
 800c302:	401a      	ands	r2, r3
 800c304:	68bb      	ldr	r3, [r7, #8]
 800c306:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c308:	6a3b      	ldr	r3, [r7, #32]
 800c30a:	fa93 f3a3 	rbit	r3, r3
 800c30e:	61fb      	str	r3, [r7, #28]
  return result;
 800c310:	69fb      	ldr	r3, [r7, #28]
 800c312:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c316:	2b00      	cmp	r3, #0
 800c318:	d101      	bne.n	800c31e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800c31a:	2320      	movs	r3, #32
 800c31c:	e003      	b.n	800c326 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800c31e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c320:	fab3 f383 	clz	r3, r3
 800c324:	b2db      	uxtb	r3, r3
 800c326:	005b      	lsls	r3, r3, #1
 800c328:	6879      	ldr	r1, [r7, #4]
 800c32a:	fa01 f303 	lsl.w	r3, r1, r3
 800c32e:	431a      	orrs	r2, r3
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	609a      	str	r2, [r3, #8]
}
 800c334:	bf00      	nop
 800c336:	372c      	adds	r7, #44	; 0x2c
 800c338:	46bd      	mov	sp, r7
 800c33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33e:	4770      	bx	lr

0800c340 <LL_GPIO_SetPinPull>:
{
 800c340:	b480      	push	{r7}
 800c342:	b08b      	sub	sp, #44	; 0x2c
 800c344:	af00      	add	r7, sp, #0
 800c346:	60f8      	str	r0, [r7, #12]
 800c348:	60b9      	str	r1, [r7, #8]
 800c34a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	68da      	ldr	r2, [r3, #12]
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c354:	697b      	ldr	r3, [r7, #20]
 800c356:	fa93 f3a3 	rbit	r3, r3
 800c35a:	613b      	str	r3, [r7, #16]
  return result;
 800c35c:	693b      	ldr	r3, [r7, #16]
 800c35e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c360:	69bb      	ldr	r3, [r7, #24]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d101      	bne.n	800c36a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800c366:	2320      	movs	r3, #32
 800c368:	e003      	b.n	800c372 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800c36a:	69bb      	ldr	r3, [r7, #24]
 800c36c:	fab3 f383 	clz	r3, r3
 800c370:	b2db      	uxtb	r3, r3
 800c372:	005b      	lsls	r3, r3, #1
 800c374:	2103      	movs	r1, #3
 800c376:	fa01 f303 	lsl.w	r3, r1, r3
 800c37a:	43db      	mvns	r3, r3
 800c37c:	401a      	ands	r2, r3
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c382:	6a3b      	ldr	r3, [r7, #32]
 800c384:	fa93 f3a3 	rbit	r3, r3
 800c388:	61fb      	str	r3, [r7, #28]
  return result;
 800c38a:	69fb      	ldr	r3, [r7, #28]
 800c38c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c390:	2b00      	cmp	r3, #0
 800c392:	d101      	bne.n	800c398 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800c394:	2320      	movs	r3, #32
 800c396:	e003      	b.n	800c3a0 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800c398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c39a:	fab3 f383 	clz	r3, r3
 800c39e:	b2db      	uxtb	r3, r3
 800c3a0:	005b      	lsls	r3, r3, #1
 800c3a2:	6879      	ldr	r1, [r7, #4]
 800c3a4:	fa01 f303 	lsl.w	r3, r1, r3
 800c3a8:	431a      	orrs	r2, r3
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	60da      	str	r2, [r3, #12]
}
 800c3ae:	bf00      	nop
 800c3b0:	372c      	adds	r7, #44	; 0x2c
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b8:	4770      	bx	lr

0800c3ba <LL_GPIO_SetAFPin_0_7>:
{
 800c3ba:	b480      	push	{r7}
 800c3bc:	b08b      	sub	sp, #44	; 0x2c
 800c3be:	af00      	add	r7, sp, #0
 800c3c0:	60f8      	str	r0, [r7, #12]
 800c3c2:	60b9      	str	r1, [r7, #8]
 800c3c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	6a1a      	ldr	r2, [r3, #32]
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	fa93 f3a3 	rbit	r3, r3
 800c3d4:	613b      	str	r3, [r7, #16]
  return result;
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c3da:	69bb      	ldr	r3, [r7, #24]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d101      	bne.n	800c3e4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800c3e0:	2320      	movs	r3, #32
 800c3e2:	e003      	b.n	800c3ec <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800c3e4:	69bb      	ldr	r3, [r7, #24]
 800c3e6:	fab3 f383 	clz	r3, r3
 800c3ea:	b2db      	uxtb	r3, r3
 800c3ec:	009b      	lsls	r3, r3, #2
 800c3ee:	210f      	movs	r1, #15
 800c3f0:	fa01 f303 	lsl.w	r3, r1, r3
 800c3f4:	43db      	mvns	r3, r3
 800c3f6:	401a      	ands	r2, r3
 800c3f8:	68bb      	ldr	r3, [r7, #8]
 800c3fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c3fc:	6a3b      	ldr	r3, [r7, #32]
 800c3fe:	fa93 f3a3 	rbit	r3, r3
 800c402:	61fb      	str	r3, [r7, #28]
  return result;
 800c404:	69fb      	ldr	r3, [r7, #28]
 800c406:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d101      	bne.n	800c412 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800c40e:	2320      	movs	r3, #32
 800c410:	e003      	b.n	800c41a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800c412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c414:	fab3 f383 	clz	r3, r3
 800c418:	b2db      	uxtb	r3, r3
 800c41a:	009b      	lsls	r3, r3, #2
 800c41c:	6879      	ldr	r1, [r7, #4]
 800c41e:	fa01 f303 	lsl.w	r3, r1, r3
 800c422:	431a      	orrs	r2, r3
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	621a      	str	r2, [r3, #32]
}
 800c428:	bf00      	nop
 800c42a:	372c      	adds	r7, #44	; 0x2c
 800c42c:	46bd      	mov	sp, r7
 800c42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c432:	4770      	bx	lr

0800c434 <LL_GPIO_SetAFPin_8_15>:
{
 800c434:	b480      	push	{r7}
 800c436:	b08b      	sub	sp, #44	; 0x2c
 800c438:	af00      	add	r7, sp, #0
 800c43a:	60f8      	str	r0, [r7, #12]
 800c43c:	60b9      	str	r1, [r7, #8]
 800c43e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	0a1b      	lsrs	r3, r3, #8
 800c448:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	fa93 f3a3 	rbit	r3, r3
 800c450:	613b      	str	r3, [r7, #16]
  return result;
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c456:	69bb      	ldr	r3, [r7, #24]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d101      	bne.n	800c460 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800c45c:	2320      	movs	r3, #32
 800c45e:	e003      	b.n	800c468 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800c460:	69bb      	ldr	r3, [r7, #24]
 800c462:	fab3 f383 	clz	r3, r3
 800c466:	b2db      	uxtb	r3, r3
 800c468:	009b      	lsls	r3, r3, #2
 800c46a:	210f      	movs	r1, #15
 800c46c:	fa01 f303 	lsl.w	r3, r1, r3
 800c470:	43db      	mvns	r3, r3
 800c472:	401a      	ands	r2, r3
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	0a1b      	lsrs	r3, r3, #8
 800c478:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c47a:	6a3b      	ldr	r3, [r7, #32]
 800c47c:	fa93 f3a3 	rbit	r3, r3
 800c480:	61fb      	str	r3, [r7, #28]
  return result;
 800c482:	69fb      	ldr	r3, [r7, #28]
 800c484:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d101      	bne.n	800c490 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800c48c:	2320      	movs	r3, #32
 800c48e:	e003      	b.n	800c498 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800c490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c492:	fab3 f383 	clz	r3, r3
 800c496:	b2db      	uxtb	r3, r3
 800c498:	009b      	lsls	r3, r3, #2
 800c49a:	6879      	ldr	r1, [r7, #4]
 800c49c:	fa01 f303 	lsl.w	r3, r1, r3
 800c4a0:	431a      	orrs	r2, r3
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	625a      	str	r2, [r3, #36]	; 0x24
}
 800c4a6:	bf00      	nop
 800c4a8:	372c      	adds	r7, #44	; 0x2c
 800c4aa:	46bd      	mov	sp, r7
 800c4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b0:	4770      	bx	lr

0800c4b2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800c4b2:	b580      	push	{r7, lr}
 800c4b4:	b088      	sub	sp, #32
 800c4b6:	af00      	add	r7, sp, #0
 800c4b8:	6078      	str	r0, [r7, #4]
 800c4ba:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	fa93 f3a3 	rbit	r3, r3
 800c4c8:	60fb      	str	r3, [r7, #12]
  return result;
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800c4ce:	697b      	ldr	r3, [r7, #20]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d101      	bne.n	800c4d8 <LL_GPIO_Init+0x26>
    return 32U;
 800c4d4:	2320      	movs	r3, #32
 800c4d6:	e003      	b.n	800c4e0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800c4d8:	697b      	ldr	r3, [r7, #20]
 800c4da:	fab3 f383 	clz	r3, r3
 800c4de:	b2db      	uxtb	r3, r3
 800c4e0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800c4e2:	e048      	b.n	800c576 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	681a      	ldr	r2, [r3, #0]
 800c4e8:	2101      	movs	r1, #1
 800c4ea:	69fb      	ldr	r3, [r7, #28]
 800c4ec:	fa01 f303 	lsl.w	r3, r1, r3
 800c4f0:	4013      	ands	r3, r2
 800c4f2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800c4f4:	69bb      	ldr	r3, [r7, #24]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d03a      	beq.n	800c570 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	685b      	ldr	r3, [r3, #4]
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	d003      	beq.n	800c50a <LL_GPIO_Init+0x58>
 800c502:	683b      	ldr	r3, [r7, #0]
 800c504:	685b      	ldr	r3, [r3, #4]
 800c506:	2b02      	cmp	r3, #2
 800c508:	d10e      	bne.n	800c528 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	689b      	ldr	r3, [r3, #8]
 800c50e:	461a      	mov	r2, r3
 800c510:	69b9      	ldr	r1, [r7, #24]
 800c512:	6878      	ldr	r0, [r7, #4]
 800c514:	f7ff fed7 	bl	800c2c6 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	6819      	ldr	r1, [r3, #0]
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	68db      	ldr	r3, [r3, #12]
 800c520:	461a      	mov	r2, r3
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f7ff feb7 	bl	800c296 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	691b      	ldr	r3, [r3, #16]
 800c52c:	461a      	mov	r2, r3
 800c52e:	69b9      	ldr	r1, [r7, #24]
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f7ff ff05 	bl	800c340 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800c536:	683b      	ldr	r3, [r7, #0]
 800c538:	685b      	ldr	r3, [r3, #4]
 800c53a:	2b02      	cmp	r3, #2
 800c53c:	d111      	bne.n	800c562 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800c53e:	69bb      	ldr	r3, [r7, #24]
 800c540:	2bff      	cmp	r3, #255	; 0xff
 800c542:	d807      	bhi.n	800c554 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	695b      	ldr	r3, [r3, #20]
 800c548:	461a      	mov	r2, r3
 800c54a:	69b9      	ldr	r1, [r7, #24]
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f7ff ff34 	bl	800c3ba <LL_GPIO_SetAFPin_0_7>
 800c552:	e006      	b.n	800c562 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	695b      	ldr	r3, [r3, #20]
 800c558:	461a      	mov	r2, r3
 800c55a:	69b9      	ldr	r1, [r7, #24]
 800c55c:	6878      	ldr	r0, [r7, #4]
 800c55e:	f7ff ff69 	bl	800c434 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	685b      	ldr	r3, [r3, #4]
 800c566:	461a      	mov	r2, r3
 800c568:	69b9      	ldr	r1, [r7, #24]
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f7ff fe56 	bl	800c21c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800c570:	69fb      	ldr	r3, [r7, #28]
 800c572:	3301      	adds	r3, #1
 800c574:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	681a      	ldr	r2, [r3, #0]
 800c57a:	69fb      	ldr	r3, [r7, #28]
 800c57c:	fa22 f303 	lsr.w	r3, r2, r3
 800c580:	2b00      	cmp	r3, #0
 800c582:	d1af      	bne.n	800c4e4 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800c584:	2300      	movs	r3, #0
}
 800c586:	4618      	mov	r0, r3
 800c588:	3720      	adds	r7, #32
 800c58a:	46bd      	mov	sp, r7
 800c58c:	bd80      	pop	{r7, pc}
	...

0800c590 <LL_RCC_HSI_IsReady>:
{
 800c590:	b480      	push	{r7}
 800c592:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800c594:	4b07      	ldr	r3, [pc, #28]	; (800c5b4 <LL_RCC_HSI_IsReady+0x24>)
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c59c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c5a0:	d101      	bne.n	800c5a6 <LL_RCC_HSI_IsReady+0x16>
 800c5a2:	2301      	movs	r3, #1
 800c5a4:	e000      	b.n	800c5a8 <LL_RCC_HSI_IsReady+0x18>
 800c5a6:	2300      	movs	r3, #0
}
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b0:	4770      	bx	lr
 800c5b2:	bf00      	nop
 800c5b4:	40021000 	.word	0x40021000

0800c5b8 <LL_RCC_LSE_IsReady>:
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c5bc:	4b07      	ldr	r3, [pc, #28]	; (800c5dc <LL_RCC_LSE_IsReady+0x24>)
 800c5be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5c2:	f003 0302 	and.w	r3, r3, #2
 800c5c6:	2b02      	cmp	r3, #2
 800c5c8:	d101      	bne.n	800c5ce <LL_RCC_LSE_IsReady+0x16>
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	e000      	b.n	800c5d0 <LL_RCC_LSE_IsReady+0x18>
 800c5ce:	2300      	movs	r3, #0
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d8:	4770      	bx	lr
 800c5da:	bf00      	nop
 800c5dc:	40021000 	.word	0x40021000

0800c5e0 <LL_RCC_GetSysClkSource>:
{
 800c5e0:	b480      	push	{r7}
 800c5e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800c5e4:	4b04      	ldr	r3, [pc, #16]	; (800c5f8 <LL_RCC_GetSysClkSource+0x18>)
 800c5e6:	689b      	ldr	r3, [r3, #8]
 800c5e8:	f003 030c 	and.w	r3, r3, #12
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f4:	4770      	bx	lr
 800c5f6:	bf00      	nop
 800c5f8:	40021000 	.word	0x40021000

0800c5fc <LL_RCC_GetAHBPrescaler>:
{
 800c5fc:	b480      	push	{r7}
 800c5fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800c600:	4b04      	ldr	r3, [pc, #16]	; (800c614 <LL_RCC_GetAHBPrescaler+0x18>)
 800c602:	689b      	ldr	r3, [r3, #8]
 800c604:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800c608:	4618      	mov	r0, r3
 800c60a:	46bd      	mov	sp, r7
 800c60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c610:	4770      	bx	lr
 800c612:	bf00      	nop
 800c614:	40021000 	.word	0x40021000

0800c618 <LL_RCC_GetAPB1Prescaler>:
{
 800c618:	b480      	push	{r7}
 800c61a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800c61c:	4b04      	ldr	r3, [pc, #16]	; (800c630 <LL_RCC_GetAPB1Prescaler+0x18>)
 800c61e:	689b      	ldr	r3, [r3, #8]
 800c620:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800c624:	4618      	mov	r0, r3
 800c626:	46bd      	mov	sp, r7
 800c628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62c:	4770      	bx	lr
 800c62e:	bf00      	nop
 800c630:	40021000 	.word	0x40021000

0800c634 <LL_RCC_GetAPB2Prescaler>:
{
 800c634:	b480      	push	{r7}
 800c636:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800c638:	4b04      	ldr	r3, [pc, #16]	; (800c64c <LL_RCC_GetAPB2Prescaler+0x18>)
 800c63a:	689b      	ldr	r3, [r3, #8]
 800c63c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800c640:	4618      	mov	r0, r3
 800c642:	46bd      	mov	sp, r7
 800c644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c648:	4770      	bx	lr
 800c64a:	bf00      	nop
 800c64c:	40021000 	.word	0x40021000

0800c650 <LL_RCC_GetUSARTClockSource>:
{
 800c650:	b480      	push	{r7}
 800c652:	b083      	sub	sp, #12
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800c658:	4b06      	ldr	r3, [pc, #24]	; (800c674 <LL_RCC_GetUSARTClockSource+0x24>)
 800c65a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	401a      	ands	r2, r3
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	041b      	lsls	r3, r3, #16
 800c666:	4313      	orrs	r3, r2
}
 800c668:	4618      	mov	r0, r3
 800c66a:	370c      	adds	r7, #12
 800c66c:	46bd      	mov	sp, r7
 800c66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c672:	4770      	bx	lr
 800c674:	40021000 	.word	0x40021000

0800c678 <LL_RCC_GetUARTClockSource>:
{
 800c678:	b480      	push	{r7}
 800c67a:	b083      	sub	sp, #12
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800c680:	4b06      	ldr	r3, [pc, #24]	; (800c69c <LL_RCC_GetUARTClockSource+0x24>)
 800c682:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	401a      	ands	r2, r3
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	041b      	lsls	r3, r3, #16
 800c68e:	4313      	orrs	r3, r2
}
 800c690:	4618      	mov	r0, r3
 800c692:	370c      	adds	r7, #12
 800c694:	46bd      	mov	sp, r7
 800c696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69a:	4770      	bx	lr
 800c69c:	40021000 	.word	0x40021000

0800c6a0 <LL_RCC_PLL_GetMainSource>:
{
 800c6a0:	b480      	push	{r7}
 800c6a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800c6a4:	4b04      	ldr	r3, [pc, #16]	; (800c6b8 <LL_RCC_PLL_GetMainSource+0x18>)
 800c6a6:	68db      	ldr	r3, [r3, #12]
 800c6a8:	f003 0303 	and.w	r3, r3, #3
}
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b4:	4770      	bx	lr
 800c6b6:	bf00      	nop
 800c6b8:	40021000 	.word	0x40021000

0800c6bc <LL_RCC_PLL_GetN>:
{
 800c6bc:	b480      	push	{r7}
 800c6be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800c6c0:	4b04      	ldr	r3, [pc, #16]	; (800c6d4 <LL_RCC_PLL_GetN+0x18>)
 800c6c2:	68db      	ldr	r3, [r3, #12]
 800c6c4:	0a1b      	lsrs	r3, r3, #8
 800c6c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d2:	4770      	bx	lr
 800c6d4:	40021000 	.word	0x40021000

0800c6d8 <LL_RCC_PLL_GetR>:
{
 800c6d8:	b480      	push	{r7}
 800c6da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800c6dc:	4b04      	ldr	r3, [pc, #16]	; (800c6f0 <LL_RCC_PLL_GetR+0x18>)
 800c6de:	68db      	ldr	r3, [r3, #12]
 800c6e0:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ec:	4770      	bx	lr
 800c6ee:	bf00      	nop
 800c6f0:	40021000 	.word	0x40021000

0800c6f4 <LL_RCC_PLL_GetDivider>:
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800c6f8:	4b04      	ldr	r3, [pc, #16]	; (800c70c <LL_RCC_PLL_GetDivider+0x18>)
 800c6fa:	68db      	ldr	r3, [r3, #12]
 800c6fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800c700:	4618      	mov	r0, r3
 800c702:	46bd      	mov	sp, r7
 800c704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c708:	4770      	bx	lr
 800c70a:	bf00      	nop
 800c70c:	40021000 	.word	0x40021000

0800c710 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b084      	sub	sp, #16
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800c718:	2300      	movs	r3, #0
 800c71a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2b03      	cmp	r3, #3
 800c720:	d12e      	bne.n	800c780 <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c722:	6878      	ldr	r0, [r7, #4]
 800c724:	f7ff ff94 	bl	800c650 <LL_RCC_GetUSARTClockSource>
 800c728:	4603      	mov	r3, r0
 800c72a:	4a50      	ldr	r2, [pc, #320]	; (800c86c <LL_RCC_GetUSARTClockFreq+0x15c>)
 800c72c:	4293      	cmp	r3, r2
 800c72e:	d009      	beq.n	800c744 <LL_RCC_GetUSARTClockFreq+0x34>
 800c730:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800c734:	d00e      	beq.n	800c754 <LL_RCC_GetUSARTClockFreq+0x44>
 800c736:	4a4e      	ldr	r2, [pc, #312]	; (800c870 <LL_RCC_GetUSARTClockFreq+0x160>)
 800c738:	4293      	cmp	r3, r2
 800c73a:	d114      	bne.n	800c766 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c73c:	f000 f926 	bl	800c98c <RCC_GetSystemClockFreq>
 800c740:	60f8      	str	r0, [r7, #12]
        break;
 800c742:	e08d      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800c744:	f7ff ff24 	bl	800c590 <LL_RCC_HSI_IsReady>
 800c748:	4603      	mov	r3, r0
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d07b      	beq.n	800c846 <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 800c74e:	4b49      	ldr	r3, [pc, #292]	; (800c874 <LL_RCC_GetUSARTClockFreq+0x164>)
 800c750:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c752:	e078      	b.n	800c846 <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800c754:	f7ff ff30 	bl	800c5b8 <LL_RCC_LSE_IsReady>
 800c758:	4603      	mov	r3, r0
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d075      	beq.n	800c84a <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 800c75e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c762:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c764:	e071      	b.n	800c84a <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c766:	f000 f911 	bl	800c98c <RCC_GetSystemClockFreq>
 800c76a:	4603      	mov	r3, r0
 800c76c:	4618      	mov	r0, r3
 800c76e:	f000 f92f 	bl	800c9d0 <RCC_GetHCLKClockFreq>
 800c772:	4603      	mov	r3, r0
 800c774:	4618      	mov	r0, r3
 800c776:	f000 f959 	bl	800ca2c <RCC_GetPCLK2ClockFreq>
 800c77a:	60f8      	str	r0, [r7, #12]
        break;
 800c77c:	bf00      	nop
 800c77e:	e06f      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2b0c      	cmp	r3, #12
 800c784:	d12e      	bne.n	800c7e4 <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c786:	6878      	ldr	r0, [r7, #4]
 800c788:	f7ff ff62 	bl	800c650 <LL_RCC_GetUSARTClockSource>
 800c78c:	4603      	mov	r3, r0
 800c78e:	4a3a      	ldr	r2, [pc, #232]	; (800c878 <LL_RCC_GetUSARTClockFreq+0x168>)
 800c790:	4293      	cmp	r3, r2
 800c792:	d009      	beq.n	800c7a8 <LL_RCC_GetUSARTClockFreq+0x98>
 800c794:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800c798:	d00e      	beq.n	800c7b8 <LL_RCC_GetUSARTClockFreq+0xa8>
 800c79a:	4a38      	ldr	r2, [pc, #224]	; (800c87c <LL_RCC_GetUSARTClockFreq+0x16c>)
 800c79c:	4293      	cmp	r3, r2
 800c79e:	d114      	bne.n	800c7ca <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c7a0:	f000 f8f4 	bl	800c98c <RCC_GetSystemClockFreq>
 800c7a4:	60f8      	str	r0, [r7, #12]
        break;
 800c7a6:	e05b      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800c7a8:	f7ff fef2 	bl	800c590 <LL_RCC_HSI_IsReady>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d04d      	beq.n	800c84e <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 800c7b2:	4b30      	ldr	r3, [pc, #192]	; (800c874 <LL_RCC_GetUSARTClockFreq+0x164>)
 800c7b4:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c7b6:	e04a      	b.n	800c84e <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800c7b8:	f7ff fefe 	bl	800c5b8 <LL_RCC_LSE_IsReady>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d047      	beq.n	800c852 <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 800c7c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c7c6:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c7c8:	e043      	b.n	800c852 <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c7ca:	f000 f8df 	bl	800c98c <RCC_GetSystemClockFreq>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f000 f8fd 	bl	800c9d0 <RCC_GetHCLKClockFreq>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	4618      	mov	r0, r3
 800c7da:	f000 f911 	bl	800ca00 <RCC_GetPCLK1ClockFreq>
 800c7de:	60f8      	str	r0, [r7, #12]
        break;
 800c7e0:	bf00      	nop
 800c7e2:	e03d      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	2b30      	cmp	r3, #48	; 0x30
 800c7e8:	d135      	bne.n	800c856 <LL_RCC_GetUSARTClockFreq+0x146>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c7ea:	6878      	ldr	r0, [r7, #4]
 800c7ec:	f7ff ff30 	bl	800c650 <LL_RCC_GetUSARTClockSource>
 800c7f0:	4603      	mov	r3, r0
 800c7f2:	4a23      	ldr	r2, [pc, #140]	; (800c880 <LL_RCC_GetUSARTClockFreq+0x170>)
 800c7f4:	4293      	cmp	r3, r2
 800c7f6:	d009      	beq.n	800c80c <LL_RCC_GetUSARTClockFreq+0xfc>
 800c7f8:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800c7fc:	d00e      	beq.n	800c81c <LL_RCC_GetUSARTClockFreq+0x10c>
 800c7fe:	4a21      	ldr	r2, [pc, #132]	; (800c884 <LL_RCC_GetUSARTClockFreq+0x174>)
 800c800:	4293      	cmp	r3, r2
 800c802:	d114      	bne.n	800c82e <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800c804:	f000 f8c2 	bl	800c98c <RCC_GetSystemClockFreq>
 800c808:	60f8      	str	r0, [r7, #12]
          break;
 800c80a:	e029      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 800c80c:	f7ff fec0 	bl	800c590 <LL_RCC_HSI_IsReady>
 800c810:	4603      	mov	r3, r0
 800c812:	2b00      	cmp	r3, #0
 800c814:	d021      	beq.n	800c85a <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = HSI_VALUE;
 800c816:	4b17      	ldr	r3, [pc, #92]	; (800c874 <LL_RCC_GetUSARTClockFreq+0x164>)
 800c818:	60fb      	str	r3, [r7, #12]
          }
          break;
 800c81a:	e01e      	b.n	800c85a <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 800c81c:	f7ff fecc 	bl	800c5b8 <LL_RCC_LSE_IsReady>
 800c820:	4603      	mov	r3, r0
 800c822:	2b00      	cmp	r3, #0
 800c824:	d01b      	beq.n	800c85e <LL_RCC_GetUSARTClockFreq+0x14e>
          {
            usart_frequency = LSE_VALUE;
 800c826:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c82a:	60fb      	str	r3, [r7, #12]
          }
          break;
 800c82c:	e017      	b.n	800c85e <LL_RCC_GetUSARTClockFreq+0x14e>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c82e:	f000 f8ad 	bl	800c98c <RCC_GetSystemClockFreq>
 800c832:	4603      	mov	r3, r0
 800c834:	4618      	mov	r0, r3
 800c836:	f000 f8cb 	bl	800c9d0 <RCC_GetHCLKClockFreq>
 800c83a:	4603      	mov	r3, r0
 800c83c:	4618      	mov	r0, r3
 800c83e:	f000 f8df 	bl	800ca00 <RCC_GetPCLK1ClockFreq>
 800c842:	60f8      	str	r0, [r7, #12]
          break;
 800c844:	e00c      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800c846:	bf00      	nop
 800c848:	e00a      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800c84a:	bf00      	nop
 800c84c:	e008      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800c84e:	bf00      	nop
 800c850:	e006      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800c852:	bf00      	nop
 800c854:	e004      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>
      }
    }
 800c856:	bf00      	nop
 800c858:	e002      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>
          break;
 800c85a:	bf00      	nop
 800c85c:	e000      	b.n	800c860 <LL_RCC_GetUSARTClockFreq+0x150>
          break;
 800c85e:	bf00      	nop
  }
  return usart_frequency;
 800c860:	68fb      	ldr	r3, [r7, #12]
}
 800c862:	4618      	mov	r0, r3
 800c864:	3710      	adds	r7, #16
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	00030002 	.word	0x00030002
 800c870:	00030001 	.word	0x00030001
 800c874:	00f42400 	.word	0x00f42400
 800c878:	000c0008 	.word	0x000c0008
 800c87c:	000c0004 	.word	0x000c0004
 800c880:	00300020 	.word	0x00300020
 800c884:	00300010 	.word	0x00300010

0800c888 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b084      	sub	sp, #16
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800c890:	2300      	movs	r3, #0
 800c892:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2bc0      	cmp	r3, #192	; 0xc0
 800c898:	d12d      	bne.n	800c8f6 <LL_RCC_GetUARTClockFreq+0x6e>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f7ff feec 	bl	800c678 <LL_RCC_GetUARTClockSource>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	4a35      	ldr	r2, [pc, #212]	; (800c978 <LL_RCC_GetUARTClockFreq+0xf0>)
 800c8a4:	4293      	cmp	r3, r2
 800c8a6:	d009      	beq.n	800c8bc <LL_RCC_GetUARTClockFreq+0x34>
 800c8a8:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800c8ac:	d00e      	beq.n	800c8cc <LL_RCC_GetUARTClockFreq+0x44>
 800c8ae:	4a33      	ldr	r2, [pc, #204]	; (800c97c <LL_RCC_GetUARTClockFreq+0xf4>)
 800c8b0:	4293      	cmp	r3, r2
 800c8b2:	d114      	bne.n	800c8de <LL_RCC_GetUARTClockFreq+0x56>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800c8b4:	f000 f86a 	bl	800c98c <RCC_GetSystemClockFreq>
 800c8b8:	60f8      	str	r0, [r7, #12]
        break;
 800c8ba:	e021      	b.n	800c900 <LL_RCC_GetUARTClockFreq+0x78>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800c8bc:	f7ff fe68 	bl	800c590 <LL_RCC_HSI_IsReady>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d019      	beq.n	800c8fa <LL_RCC_GetUARTClockFreq+0x72>
        {
          uart_frequency = HSI_VALUE;
 800c8c6:	4b2e      	ldr	r3, [pc, #184]	; (800c980 <LL_RCC_GetUARTClockFreq+0xf8>)
 800c8c8:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c8ca:	e016      	b.n	800c8fa <LL_RCC_GetUARTClockFreq+0x72>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800c8cc:	f7ff fe74 	bl	800c5b8 <LL_RCC_LSE_IsReady>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d013      	beq.n	800c8fe <LL_RCC_GetUARTClockFreq+0x76>
        {
          uart_frequency = LSE_VALUE;
 800c8d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c8da:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c8dc:	e00f      	b.n	800c8fe <LL_RCC_GetUARTClockFreq+0x76>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c8de:	f000 f855 	bl	800c98c <RCC_GetSystemClockFreq>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f000 f873 	bl	800c9d0 <RCC_GetHCLKClockFreq>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	f000 f887 	bl	800ca00 <RCC_GetPCLK1ClockFreq>
 800c8f2:	60f8      	str	r0, [r7, #12]
        break;
 800c8f4:	e004      	b.n	800c900 <LL_RCC_GetUARTClockFreq+0x78>
    }
  }
 800c8f6:	bf00      	nop
 800c8f8:	e002      	b.n	800c900 <LL_RCC_GetUARTClockFreq+0x78>
        break;
 800c8fa:	bf00      	nop
 800c8fc:	e000      	b.n	800c900 <LL_RCC_GetUARTClockFreq+0x78>
        break;
 800c8fe:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c906:	d12d      	bne.n	800c964 <LL_RCC_GetUARTClockFreq+0xdc>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f7ff feb5 	bl	800c678 <LL_RCC_GetUARTClockSource>
 800c90e:	4603      	mov	r3, r0
 800c910:	4a1c      	ldr	r2, [pc, #112]	; (800c984 <LL_RCC_GetUARTClockFreq+0xfc>)
 800c912:	4293      	cmp	r3, r2
 800c914:	d009      	beq.n	800c92a <LL_RCC_GetUARTClockFreq+0xa2>
 800c916:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800c91a:	d00e      	beq.n	800c93a <LL_RCC_GetUARTClockFreq+0xb2>
 800c91c:	4a1a      	ldr	r2, [pc, #104]	; (800c988 <LL_RCC_GetUARTClockFreq+0x100>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d114      	bne.n	800c94c <LL_RCC_GetUARTClockFreq+0xc4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800c922:	f000 f833 	bl	800c98c <RCC_GetSystemClockFreq>
 800c926:	60f8      	str	r0, [r7, #12]
        break;
 800c928:	e021      	b.n	800c96e <LL_RCC_GetUARTClockFreq+0xe6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800c92a:	f7ff fe31 	bl	800c590 <LL_RCC_HSI_IsReady>
 800c92e:	4603      	mov	r3, r0
 800c930:	2b00      	cmp	r3, #0
 800c932:	d019      	beq.n	800c968 <LL_RCC_GetUARTClockFreq+0xe0>
        {
          uart_frequency = HSI_VALUE;
 800c934:	4b12      	ldr	r3, [pc, #72]	; (800c980 <LL_RCC_GetUARTClockFreq+0xf8>)
 800c936:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c938:	e016      	b.n	800c968 <LL_RCC_GetUARTClockFreq+0xe0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800c93a:	f7ff fe3d 	bl	800c5b8 <LL_RCC_LSE_IsReady>
 800c93e:	4603      	mov	r3, r0
 800c940:	2b00      	cmp	r3, #0
 800c942:	d013      	beq.n	800c96c <LL_RCC_GetUARTClockFreq+0xe4>
        {
          uart_frequency = LSE_VALUE;
 800c944:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c948:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c94a:	e00f      	b.n	800c96c <LL_RCC_GetUARTClockFreq+0xe4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c94c:	f000 f81e 	bl	800c98c <RCC_GetSystemClockFreq>
 800c950:	4603      	mov	r3, r0
 800c952:	4618      	mov	r0, r3
 800c954:	f000 f83c 	bl	800c9d0 <RCC_GetHCLKClockFreq>
 800c958:	4603      	mov	r3, r0
 800c95a:	4618      	mov	r0, r3
 800c95c:	f000 f850 	bl	800ca00 <RCC_GetPCLK1ClockFreq>
 800c960:	60f8      	str	r0, [r7, #12]
        break;
 800c962:	e004      	b.n	800c96e <LL_RCC_GetUARTClockFreq+0xe6>
    }
  }
 800c964:	bf00      	nop
 800c966:	e002      	b.n	800c96e <LL_RCC_GetUARTClockFreq+0xe6>
        break;
 800c968:	bf00      	nop
 800c96a:	e000      	b.n	800c96e <LL_RCC_GetUARTClockFreq+0xe6>
        break;
 800c96c:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800c96e:	68fb      	ldr	r3, [r7, #12]
}
 800c970:	4618      	mov	r0, r3
 800c972:	3710      	adds	r7, #16
 800c974:	46bd      	mov	sp, r7
 800c976:	bd80      	pop	{r7, pc}
 800c978:	00c00080 	.word	0x00c00080
 800c97c:	00c00040 	.word	0x00c00040
 800c980:	00f42400 	.word	0x00f42400
 800c984:	03000200 	.word	0x03000200
 800c988:	03000100 	.word	0x03000100

0800c98c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b082      	sub	sp, #8
 800c990:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800c992:	f7ff fe25 	bl	800c5e0 <LL_RCC_GetSysClkSource>
 800c996:	4603      	mov	r3, r0
 800c998:	2b08      	cmp	r3, #8
 800c99a:	d006      	beq.n	800c9aa <RCC_GetSystemClockFreq+0x1e>
 800c99c:	2b0c      	cmp	r3, #12
 800c99e:	d007      	beq.n	800c9b0 <RCC_GetSystemClockFreq+0x24>
 800c9a0:	2b04      	cmp	r3, #4
 800c9a2:	d109      	bne.n	800c9b8 <RCC_GetSystemClockFreq+0x2c>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800c9a4:	4b08      	ldr	r3, [pc, #32]	; (800c9c8 <RCC_GetSystemClockFreq+0x3c>)
 800c9a6:	607b      	str	r3, [r7, #4]
      break;
 800c9a8:	e009      	b.n	800c9be <RCC_GetSystemClockFreq+0x32>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800c9aa:	4b08      	ldr	r3, [pc, #32]	; (800c9cc <RCC_GetSystemClockFreq+0x40>)
 800c9ac:	607b      	str	r3, [r7, #4]
      break;
 800c9ae:	e006      	b.n	800c9be <RCC_GetSystemClockFreq+0x32>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800c9b0:	f000 f852 	bl	800ca58 <RCC_PLL_GetFreqDomain_SYS>
 800c9b4:	6078      	str	r0, [r7, #4]
      break;
 800c9b6:	e002      	b.n	800c9be <RCC_GetSystemClockFreq+0x32>

    default:
      frequency = HSI_VALUE;
 800c9b8:	4b03      	ldr	r3, [pc, #12]	; (800c9c8 <RCC_GetSystemClockFreq+0x3c>)
 800c9ba:	607b      	str	r3, [r7, #4]
      break;
 800c9bc:	bf00      	nop
  }

  return frequency;
 800c9be:	687b      	ldr	r3, [r7, #4]
}
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	3708      	adds	r7, #8
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	bd80      	pop	{r7, pc}
 800c9c8:	00f42400 	.word	0x00f42400
 800c9cc:	007a1200 	.word	0x007a1200

0800c9d0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b082      	sub	sp, #8
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800c9d8:	f7ff fe10 	bl	800c5fc <LL_RCC_GetAHBPrescaler>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	091b      	lsrs	r3, r3, #4
 800c9e0:	f003 030f 	and.w	r3, r3, #15
 800c9e4:	4a05      	ldr	r2, [pc, #20]	; (800c9fc <RCC_GetHCLKClockFreq+0x2c>)
 800c9e6:	5cd3      	ldrb	r3, [r2, r3]
 800c9e8:	f003 031f 	and.w	r3, r3, #31
 800c9ec:	687a      	ldr	r2, [r7, #4]
 800c9ee:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	3708      	adds	r7, #8
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	bd80      	pop	{r7, pc}
 800c9fa:	bf00      	nop
 800c9fc:	08014e28 	.word	0x08014e28

0800ca00 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b082      	sub	sp, #8
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800ca08:	f7ff fe06 	bl	800c618 <LL_RCC_GetAPB1Prescaler>
 800ca0c:	4603      	mov	r3, r0
 800ca0e:	0a1b      	lsrs	r3, r3, #8
 800ca10:	4a05      	ldr	r2, [pc, #20]	; (800ca28 <RCC_GetPCLK1ClockFreq+0x28>)
 800ca12:	5cd3      	ldrb	r3, [r2, r3]
 800ca14:	f003 031f 	and.w	r3, r3, #31
 800ca18:	687a      	ldr	r2, [r7, #4]
 800ca1a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ca1e:	4618      	mov	r0, r3
 800ca20:	3708      	adds	r7, #8
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}
 800ca26:	bf00      	nop
 800ca28:	08014e38 	.word	0x08014e38

0800ca2c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b082      	sub	sp, #8
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800ca34:	f7ff fdfe 	bl	800c634 <LL_RCC_GetAPB2Prescaler>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	0adb      	lsrs	r3, r3, #11
 800ca3c:	4a05      	ldr	r2, [pc, #20]	; (800ca54 <RCC_GetPCLK2ClockFreq+0x28>)
 800ca3e:	5cd3      	ldrb	r3, [r2, r3]
 800ca40:	f003 031f 	and.w	r3, r3, #31
 800ca44:	687a      	ldr	r2, [r7, #4]
 800ca46:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	3708      	adds	r7, #8
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	bd80      	pop	{r7, pc}
 800ca52:	bf00      	nop
 800ca54:	08014e38 	.word	0x08014e38

0800ca58 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800ca58:	b590      	push	{r4, r7, lr}
 800ca5a:	b083      	sub	sp, #12
 800ca5c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800ca5e:	f7ff fe1f 	bl	800c6a0 <LL_RCC_PLL_GetMainSource>
 800ca62:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	2b02      	cmp	r3, #2
 800ca68:	d002      	beq.n	800ca70 <RCC_PLL_GetFreqDomain_SYS+0x18>
 800ca6a:	2b03      	cmp	r3, #3
 800ca6c:	d003      	beq.n	800ca76 <RCC_PLL_GetFreqDomain_SYS+0x1e>
 800ca6e:	e005      	b.n	800ca7c <RCC_PLL_GetFreqDomain_SYS+0x24>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800ca70:	4b10      	ldr	r3, [pc, #64]	; (800cab4 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800ca72:	607b      	str	r3, [r7, #4]
      break;
 800ca74:	e005      	b.n	800ca82 <RCC_PLL_GetFreqDomain_SYS+0x2a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800ca76:	4b10      	ldr	r3, [pc, #64]	; (800cab8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800ca78:	607b      	str	r3, [r7, #4]
      break;
 800ca7a:	e002      	b.n	800ca82 <RCC_PLL_GetFreqDomain_SYS+0x2a>

    default:
      pllinputfreq = HSI_VALUE;
 800ca7c:	4b0d      	ldr	r3, [pc, #52]	; (800cab4 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800ca7e:	607b      	str	r3, [r7, #4]
      break;
 800ca80:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800ca82:	f7ff fe1b 	bl	800c6bc <LL_RCC_PLL_GetN>
 800ca86:	4602      	mov	r2, r0
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	fb03 f402 	mul.w	r4, r3, r2
 800ca8e:	f7ff fe31 	bl	800c6f4 <LL_RCC_PLL_GetDivider>
 800ca92:	4603      	mov	r3, r0
 800ca94:	091b      	lsrs	r3, r3, #4
 800ca96:	3301      	adds	r3, #1
 800ca98:	fbb4 f4f3 	udiv	r4, r4, r3
 800ca9c:	f7ff fe1c 	bl	800c6d8 <LL_RCC_PLL_GetR>
 800caa0:	4603      	mov	r3, r0
 800caa2:	0e5b      	lsrs	r3, r3, #25
 800caa4:	3301      	adds	r3, #1
 800caa6:	005b      	lsls	r3, r3, #1
 800caa8:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800caac:	4618      	mov	r0, r3
 800caae:	370c      	adds	r7, #12
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd90      	pop	{r4, r7, pc}
 800cab4:	00f42400 	.word	0x00f42400
 800cab8:	007a1200 	.word	0x007a1200

0800cabc <LL_SPI_IsEnabled>:
{
 800cabc:	b480      	push	{r7}
 800cabe:	b083      	sub	sp, #12
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cacc:	2b40      	cmp	r3, #64	; 0x40
 800cace:	d101      	bne.n	800cad4 <LL_SPI_IsEnabled+0x18>
 800cad0:	2301      	movs	r3, #1
 800cad2:	e000      	b.n	800cad6 <LL_SPI_IsEnabled+0x1a>
 800cad4:	2300      	movs	r3, #0
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	370c      	adds	r7, #12
 800cada:	46bd      	mov	sp, r7
 800cadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae0:	4770      	bx	lr

0800cae2 <LL_SPI_SetCRCPolynomial>:
{
 800cae2:	b480      	push	{r7}
 800cae4:	b083      	sub	sp, #12
 800cae6:	af00      	add	r7, sp, #0
 800cae8:	6078      	str	r0, [r7, #4]
 800caea:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	b29b      	uxth	r3, r3
 800caf0:	461a      	mov	r2, r3
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	611a      	str	r2, [r3, #16]
}
 800caf6:	bf00      	nop
 800caf8:	370c      	adds	r7, #12
 800cafa:	46bd      	mov	sp, r7
 800cafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb00:	4770      	bx	lr

0800cb02 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800cb02:	b580      	push	{r7, lr}
 800cb04:	b084      	sub	sp, #16
 800cb06:	af00      	add	r7, sp, #0
 800cb08:	6078      	str	r0, [r7, #4]
 800cb0a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800cb0c:	2301      	movs	r3, #1
 800cb0e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800cb10:	6878      	ldr	r0, [r7, #4]
 800cb12:	f7ff ffd3 	bl	800cabc <LL_SPI_IsEnabled>
 800cb16:	4603      	mov	r3, r0
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d13b      	bne.n	800cb94 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cb24:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800cb28:	683a      	ldr	r2, [r7, #0]
 800cb2a:	6811      	ldr	r1, [r2, #0]
 800cb2c:	683a      	ldr	r2, [r7, #0]
 800cb2e:	6852      	ldr	r2, [r2, #4]
 800cb30:	4311      	orrs	r1, r2
 800cb32:	683a      	ldr	r2, [r7, #0]
 800cb34:	68d2      	ldr	r2, [r2, #12]
 800cb36:	4311      	orrs	r1, r2
 800cb38:	683a      	ldr	r2, [r7, #0]
 800cb3a:	6912      	ldr	r2, [r2, #16]
 800cb3c:	4311      	orrs	r1, r2
 800cb3e:	683a      	ldr	r2, [r7, #0]
 800cb40:	6952      	ldr	r2, [r2, #20]
 800cb42:	4311      	orrs	r1, r2
 800cb44:	683a      	ldr	r2, [r7, #0]
 800cb46:	6992      	ldr	r2, [r2, #24]
 800cb48:	4311      	orrs	r1, r2
 800cb4a:	683a      	ldr	r2, [r7, #0]
 800cb4c:	69d2      	ldr	r2, [r2, #28]
 800cb4e:	4311      	orrs	r1, r2
 800cb50:	683a      	ldr	r2, [r7, #0]
 800cb52:	6a12      	ldr	r2, [r2, #32]
 800cb54:	430a      	orrs	r2, r1
 800cb56:	431a      	orrs	r2, r3
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	685b      	ldr	r3, [r3, #4]
 800cb60:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800cb64:	f023 0304 	bic.w	r3, r3, #4
 800cb68:	683a      	ldr	r2, [r7, #0]
 800cb6a:	6891      	ldr	r1, [r2, #8]
 800cb6c:	683a      	ldr	r2, [r7, #0]
 800cb6e:	6952      	ldr	r2, [r2, #20]
 800cb70:	0c12      	lsrs	r2, r2, #16
 800cb72:	430a      	orrs	r2, r1
 800cb74:	431a      	orrs	r2, r3
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	6a1b      	ldr	r3, [r3, #32]
 800cb7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cb82:	d105      	bne.n	800cb90 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb88:	4619      	mov	r1, r3
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f7ff ffa9 	bl	800cae2 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800cb90:	2300      	movs	r3, #0
 800cb92:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	69db      	ldr	r3, [r3, #28]
 800cb98:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 800cba0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	3710      	adds	r7, #16
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bd80      	pop	{r7, pc}

0800cbaa <LL_TIM_SetPrescaler>:
{
 800cbaa:	b480      	push	{r7}
 800cbac:	b083      	sub	sp, #12
 800cbae:	af00      	add	r7, sp, #0
 800cbb0:	6078      	str	r0, [r7, #4]
 800cbb2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	683a      	ldr	r2, [r7, #0]
 800cbb8:	629a      	str	r2, [r3, #40]	; 0x28
}
 800cbba:	bf00      	nop
 800cbbc:	370c      	adds	r7, #12
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc4:	4770      	bx	lr

0800cbc6 <LL_TIM_SetAutoReload>:
{
 800cbc6:	b480      	push	{r7}
 800cbc8:	b083      	sub	sp, #12
 800cbca:	af00      	add	r7, sp, #0
 800cbcc:	6078      	str	r0, [r7, #4]
 800cbce:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	683a      	ldr	r2, [r7, #0]
 800cbd4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800cbd6:	bf00      	nop
 800cbd8:	370c      	adds	r7, #12
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe0:	4770      	bx	lr

0800cbe2 <LL_TIM_SetRepetitionCounter>:
{
 800cbe2:	b480      	push	{r7}
 800cbe4:	b083      	sub	sp, #12
 800cbe6:	af00      	add	r7, sp, #0
 800cbe8:	6078      	str	r0, [r7, #4]
 800cbea:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	683a      	ldr	r2, [r7, #0]
 800cbf0:	631a      	str	r2, [r3, #48]	; 0x30
}
 800cbf2:	bf00      	nop
 800cbf4:	370c      	adds	r7, #12
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbfc:	4770      	bx	lr

0800cbfe <LL_TIM_OC_SetCompareCH1>:
{
 800cbfe:	b480      	push	{r7}
 800cc00:	b083      	sub	sp, #12
 800cc02:	af00      	add	r7, sp, #0
 800cc04:	6078      	str	r0, [r7, #4]
 800cc06:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	683a      	ldr	r2, [r7, #0]
 800cc0c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800cc0e:	bf00      	nop
 800cc10:	370c      	adds	r7, #12
 800cc12:	46bd      	mov	sp, r7
 800cc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc18:	4770      	bx	lr

0800cc1a <LL_TIM_OC_SetCompareCH2>:
{
 800cc1a:	b480      	push	{r7}
 800cc1c:	b083      	sub	sp, #12
 800cc1e:	af00      	add	r7, sp, #0
 800cc20:	6078      	str	r0, [r7, #4]
 800cc22:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	683a      	ldr	r2, [r7, #0]
 800cc28:	639a      	str	r2, [r3, #56]	; 0x38
}
 800cc2a:	bf00      	nop
 800cc2c:	370c      	adds	r7, #12
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc34:	4770      	bx	lr

0800cc36 <LL_TIM_OC_SetCompareCH3>:
{
 800cc36:	b480      	push	{r7}
 800cc38:	b083      	sub	sp, #12
 800cc3a:	af00      	add	r7, sp, #0
 800cc3c:	6078      	str	r0, [r7, #4]
 800cc3e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	683a      	ldr	r2, [r7, #0]
 800cc44:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800cc46:	bf00      	nop
 800cc48:	370c      	adds	r7, #12
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc50:	4770      	bx	lr

0800cc52 <LL_TIM_OC_SetCompareCH4>:
{
 800cc52:	b480      	push	{r7}
 800cc54:	b083      	sub	sp, #12
 800cc56:	af00      	add	r7, sp, #0
 800cc58:	6078      	str	r0, [r7, #4]
 800cc5a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	683a      	ldr	r2, [r7, #0]
 800cc60:	641a      	str	r2, [r3, #64]	; 0x40
}
 800cc62:	bf00      	nop
 800cc64:	370c      	adds	r7, #12
 800cc66:	46bd      	mov	sp, r7
 800cc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6c:	4770      	bx	lr

0800cc6e <LL_TIM_OC_SetCompareCH5>:
{
 800cc6e:	b480      	push	{r7}
 800cc70:	b083      	sub	sp, #12
 800cc72:	af00      	add	r7, sp, #0
 800cc74:	6078      	str	r0, [r7, #4]
 800cc76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	683a      	ldr	r2, [r7, #0]
 800cc80:	649a      	str	r2, [r3, #72]	; 0x48
}
 800cc82:	bf00      	nop
 800cc84:	370c      	adds	r7, #12
 800cc86:	46bd      	mov	sp, r7
 800cc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8c:	4770      	bx	lr

0800cc8e <LL_TIM_OC_SetCompareCH6>:
{
 800cc8e:	b480      	push	{r7}
 800cc90:	b083      	sub	sp, #12
 800cc92:	af00      	add	r7, sp, #0
 800cc94:	6078      	str	r0, [r7, #4]
 800cc96:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	683a      	ldr	r2, [r7, #0]
 800cc9c:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800cc9e:	bf00      	nop
 800cca0:	370c      	adds	r7, #12
 800cca2:	46bd      	mov	sp, r7
 800cca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca8:	4770      	bx	lr

0800ccaa <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800ccaa:	b480      	push	{r7}
 800ccac:	b083      	sub	sp, #12
 800ccae:	af00      	add	r7, sp, #0
 800ccb0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	695b      	ldr	r3, [r3, #20]
 800ccb6:	f043 0201 	orr.w	r2, r3, #1
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	615a      	str	r2, [r3, #20]
}
 800ccbe:	bf00      	nop
 800ccc0:	370c      	adds	r7, #12
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc8:	4770      	bx	lr
	...

0800cccc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b084      	sub	sp, #16
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
 800ccd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	4a43      	ldr	r2, [pc, #268]	; (800cdec <LL_TIM_Init+0x120>)
 800cce0:	4293      	cmp	r3, r2
 800cce2:	d017      	beq.n	800cd14 <LL_TIM_Init+0x48>
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ccea:	d013      	beq.n	800cd14 <LL_TIM_Init+0x48>
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	4a40      	ldr	r2, [pc, #256]	; (800cdf0 <LL_TIM_Init+0x124>)
 800ccf0:	4293      	cmp	r3, r2
 800ccf2:	d00f      	beq.n	800cd14 <LL_TIM_Init+0x48>
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	4a3f      	ldr	r2, [pc, #252]	; (800cdf4 <LL_TIM_Init+0x128>)
 800ccf8:	4293      	cmp	r3, r2
 800ccfa:	d00b      	beq.n	800cd14 <LL_TIM_Init+0x48>
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	4a3e      	ldr	r2, [pc, #248]	; (800cdf8 <LL_TIM_Init+0x12c>)
 800cd00:	4293      	cmp	r3, r2
 800cd02:	d007      	beq.n	800cd14 <LL_TIM_Init+0x48>
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	4a3d      	ldr	r2, [pc, #244]	; (800cdfc <LL_TIM_Init+0x130>)
 800cd08:	4293      	cmp	r3, r2
 800cd0a:	d003      	beq.n	800cd14 <LL_TIM_Init+0x48>
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	4a3c      	ldr	r2, [pc, #240]	; (800ce00 <LL_TIM_Init+0x134>)
 800cd10:	4293      	cmp	r3, r2
 800cd12:	d106      	bne.n	800cd22 <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800cd1a:	683b      	ldr	r3, [r7, #0]
 800cd1c:	685b      	ldr	r3, [r3, #4]
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	4a31      	ldr	r2, [pc, #196]	; (800cdec <LL_TIM_Init+0x120>)
 800cd26:	4293      	cmp	r3, r2
 800cd28:	d023      	beq.n	800cd72 <LL_TIM_Init+0xa6>
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd30:	d01f      	beq.n	800cd72 <LL_TIM_Init+0xa6>
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	4a2e      	ldr	r2, [pc, #184]	; (800cdf0 <LL_TIM_Init+0x124>)
 800cd36:	4293      	cmp	r3, r2
 800cd38:	d01b      	beq.n	800cd72 <LL_TIM_Init+0xa6>
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	4a2d      	ldr	r2, [pc, #180]	; (800cdf4 <LL_TIM_Init+0x128>)
 800cd3e:	4293      	cmp	r3, r2
 800cd40:	d017      	beq.n	800cd72 <LL_TIM_Init+0xa6>
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	4a2c      	ldr	r2, [pc, #176]	; (800cdf8 <LL_TIM_Init+0x12c>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d013      	beq.n	800cd72 <LL_TIM_Init+0xa6>
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	4a2b      	ldr	r2, [pc, #172]	; (800cdfc <LL_TIM_Init+0x130>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d00f      	beq.n	800cd72 <LL_TIM_Init+0xa6>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	4a2b      	ldr	r2, [pc, #172]	; (800ce04 <LL_TIM_Init+0x138>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d00b      	beq.n	800cd72 <LL_TIM_Init+0xa6>
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	4a2a      	ldr	r2, [pc, #168]	; (800ce08 <LL_TIM_Init+0x13c>)
 800cd5e:	4293      	cmp	r3, r2
 800cd60:	d007      	beq.n	800cd72 <LL_TIM_Init+0xa6>
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	4a29      	ldr	r2, [pc, #164]	; (800ce0c <LL_TIM_Init+0x140>)
 800cd66:	4293      	cmp	r3, r2
 800cd68:	d003      	beq.n	800cd72 <LL_TIM_Init+0xa6>
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	4a24      	ldr	r2, [pc, #144]	; (800ce00 <LL_TIM_Init+0x134>)
 800cd6e:	4293      	cmp	r3, r2
 800cd70:	d106      	bne.n	800cd80 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	68db      	ldr	r3, [r3, #12]
 800cd7c:	4313      	orrs	r3, r2
 800cd7e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	68fa      	ldr	r2, [r7, #12]
 800cd84:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	689b      	ldr	r3, [r3, #8]
 800cd8a:	4619      	mov	r1, r3
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f7ff ff1a 	bl	800cbc6 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800cd92:	683b      	ldr	r3, [r7, #0]
 800cd94:	881b      	ldrh	r3, [r3, #0]
 800cd96:	4619      	mov	r1, r3
 800cd98:	6878      	ldr	r0, [r7, #4]
 800cd9a:	f7ff ff06 	bl	800cbaa <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	4a12      	ldr	r2, [pc, #72]	; (800cdec <LL_TIM_Init+0x120>)
 800cda2:	4293      	cmp	r3, r2
 800cda4:	d013      	beq.n	800cdce <LL_TIM_Init+0x102>
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	4a14      	ldr	r2, [pc, #80]	; (800cdfc <LL_TIM_Init+0x130>)
 800cdaa:	4293      	cmp	r3, r2
 800cdac:	d00f      	beq.n	800cdce <LL_TIM_Init+0x102>
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	4a14      	ldr	r2, [pc, #80]	; (800ce04 <LL_TIM_Init+0x138>)
 800cdb2:	4293      	cmp	r3, r2
 800cdb4:	d00b      	beq.n	800cdce <LL_TIM_Init+0x102>
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	4a13      	ldr	r2, [pc, #76]	; (800ce08 <LL_TIM_Init+0x13c>)
 800cdba:	4293      	cmp	r3, r2
 800cdbc:	d007      	beq.n	800cdce <LL_TIM_Init+0x102>
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	4a12      	ldr	r2, [pc, #72]	; (800ce0c <LL_TIM_Init+0x140>)
 800cdc2:	4293      	cmp	r3, r2
 800cdc4:	d003      	beq.n	800cdce <LL_TIM_Init+0x102>
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	4a0d      	ldr	r2, [pc, #52]	; (800ce00 <LL_TIM_Init+0x134>)
 800cdca:	4293      	cmp	r3, r2
 800cdcc:	d105      	bne.n	800cdda <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800cdce:	683b      	ldr	r3, [r7, #0]
 800cdd0:	691b      	ldr	r3, [r3, #16]
 800cdd2:	4619      	mov	r1, r3
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f7ff ff04 	bl	800cbe2 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f7ff ff65 	bl	800ccaa <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800cde0:	2300      	movs	r3, #0
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	3710      	adds	r7, #16
 800cde6:	46bd      	mov	sp, r7
 800cde8:	bd80      	pop	{r7, pc}
 800cdea:	bf00      	nop
 800cdec:	40012c00 	.word	0x40012c00
 800cdf0:	40000400 	.word	0x40000400
 800cdf4:	40000800 	.word	0x40000800
 800cdf8:	40000c00 	.word	0x40000c00
 800cdfc:	40013400 	.word	0x40013400
 800ce00:	40015000 	.word	0x40015000
 800ce04:	40014000 	.word	0x40014000
 800ce08:	40014400 	.word	0x40014400
 800ce0c:	40014800 	.word	0x40014800

0800ce10 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b086      	sub	sp, #24
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	60f8      	str	r0, [r7, #12]
 800ce18:	60b9      	str	r1, [r7, #8]
 800ce1a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800ce20:	68bb      	ldr	r3, [r7, #8]
 800ce22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ce26:	d01f      	beq.n	800ce68 <LL_TIM_OC_Init+0x58>
 800ce28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ce2c:	d804      	bhi.n	800ce38 <LL_TIM_OC_Init+0x28>
 800ce2e:	2b01      	cmp	r3, #1
 800ce30:	d00c      	beq.n	800ce4c <LL_TIM_OC_Init+0x3c>
 800ce32:	2b10      	cmp	r3, #16
 800ce34:	d011      	beq.n	800ce5a <LL_TIM_OC_Init+0x4a>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800ce36:	e033      	b.n	800cea0 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 800ce38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce3c:	d022      	beq.n	800ce84 <LL_TIM_OC_Init+0x74>
 800ce3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ce42:	d026      	beq.n	800ce92 <LL_TIM_OC_Init+0x82>
 800ce44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce48:	d015      	beq.n	800ce76 <LL_TIM_OC_Init+0x66>
      break;
 800ce4a:	e029      	b.n	800cea0 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800ce4c:	6879      	ldr	r1, [r7, #4]
 800ce4e:	68f8      	ldr	r0, [r7, #12]
 800ce50:	f000 f8be 	bl	800cfd0 <OC1Config>
 800ce54:	4603      	mov	r3, r0
 800ce56:	75fb      	strb	r3, [r7, #23]
      break;
 800ce58:	e022      	b.n	800cea0 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800ce5a:	6879      	ldr	r1, [r7, #4]
 800ce5c:	68f8      	ldr	r0, [r7, #12]
 800ce5e:	f000 f93d 	bl	800d0dc <OC2Config>
 800ce62:	4603      	mov	r3, r0
 800ce64:	75fb      	strb	r3, [r7, #23]
      break;
 800ce66:	e01b      	b.n	800cea0 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800ce68:	6879      	ldr	r1, [r7, #4]
 800ce6a:	68f8      	ldr	r0, [r7, #12]
 800ce6c:	f000 f9c0 	bl	800d1f0 <OC3Config>
 800ce70:	4603      	mov	r3, r0
 800ce72:	75fb      	strb	r3, [r7, #23]
      break;
 800ce74:	e014      	b.n	800cea0 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800ce76:	6879      	ldr	r1, [r7, #4]
 800ce78:	68f8      	ldr	r0, [r7, #12]
 800ce7a:	f000 fa43 	bl	800d304 <OC4Config>
 800ce7e:	4603      	mov	r3, r0
 800ce80:	75fb      	strb	r3, [r7, #23]
      break;
 800ce82:	e00d      	b.n	800cea0 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800ce84:	6879      	ldr	r1, [r7, #4]
 800ce86:	68f8      	ldr	r0, [r7, #12]
 800ce88:	f000 fac6 	bl	800d418 <OC5Config>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	75fb      	strb	r3, [r7, #23]
      break;
 800ce90:	e006      	b.n	800cea0 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800ce92:	6879      	ldr	r1, [r7, #4]
 800ce94:	68f8      	ldr	r0, [r7, #12]
 800ce96:	f000 fb29 	bl	800d4ec <OC6Config>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	75fb      	strb	r3, [r7, #23]
      break;
 800ce9e:	bf00      	nop
  }

  return result;
 800cea0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cea2:	4618      	mov	r0, r3
 800cea4:	3718      	adds	r7, #24
 800cea6:	46bd      	mov	sp, r7
 800cea8:	bd80      	pop	{r7, pc}
	...

0800ceac <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 800ceac:	b480      	push	{r7}
 800ceae:	b085      	sub	sp, #20
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800cec0:	683a      	ldr	r2, [r7, #0]
 800cec2:	7b12      	ldrb	r2, [r2, #12]
 800cec4:	4313      	orrs	r3, r2
 800cec6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	689b      	ldr	r3, [r3, #8]
 800ced2:	4313      	orrs	r3, r2
 800ced4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	685b      	ldr	r3, [r3, #4]
 800cee0:	4313      	orrs	r3, r2
 800cee2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ceea:	683b      	ldr	r3, [r7, #0]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	4313      	orrs	r3, r2
 800cef0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cef8:	683a      	ldr	r2, [r7, #0]
 800cefa:	89d2      	ldrh	r2, [r2, #14]
 800cefc:	4313      	orrs	r3, r2
 800cefe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	691b      	ldr	r3, [r3, #16]
 800cf0a:	4313      	orrs	r3, r2
 800cf0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf18:	4313      	orrs	r3, r2
 800cf1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf26:	4313      	orrs	r3, r2
 800cf28:	60fb      	str	r3, [r7, #12]
  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	4a25      	ldr	r2, [pc, #148]	; (800cfc4 <LL_TIM_BDTR_Init+0x118>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d007      	beq.n	800cf42 <LL_TIM_BDTR_Init+0x96>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	4a24      	ldr	r2, [pc, #144]	; (800cfc8 <LL_TIM_BDTR_Init+0x11c>)
 800cf36:	4293      	cmp	r3, r2
 800cf38:	d003      	beq.n	800cf42 <LL_TIM_BDTR_Init+0x96>
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	4a23      	ldr	r2, [pc, #140]	; (800cfcc <LL_TIM_BDTR_Init+0x120>)
 800cf3e:	4293      	cmp	r3, r2
 800cf40:	d10d      	bne.n	800cf5e <LL_TIM_BDTR_Init+0xb2>
  {
    assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));
    assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800cf48:	683b      	ldr	r3, [r7, #0]
 800cf4a:	695b      	ldr	r3, [r3, #20]
 800cf4c:	4313      	orrs	r3, r2
 800cf4e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	699b      	ldr	r3, [r3, #24]
 800cf5a:	4313      	orrs	r3, r2
 800cf5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	4a18      	ldr	r2, [pc, #96]	; (800cfc4 <LL_TIM_BDTR_Init+0x118>)
 800cf62:	4293      	cmp	r3, r2
 800cf64:	d007      	beq.n	800cf76 <LL_TIM_BDTR_Init+0xca>
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	4a17      	ldr	r2, [pc, #92]	; (800cfc8 <LL_TIM_BDTR_Init+0x11c>)
 800cf6a:	4293      	cmp	r3, r2
 800cf6c:	d003      	beq.n	800cf76 <LL_TIM_BDTR_Init+0xca>
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	4a16      	ldr	r2, [pc, #88]	; (800cfcc <LL_TIM_BDTR_Init+0x120>)
 800cf72:	4293      	cmp	r3, r2
 800cf74:	d11b      	bne.n	800cfae <LL_TIM_BDTR_Init+0x102>
    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800cf7c:	683b      	ldr	r3, [r7, #0]
 800cf7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf80:	4313      	orrs	r3, r2
 800cf82:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	69db      	ldr	r3, [r3, #28]
 800cf8e:	4313      	orrs	r3, r2
 800cf90:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800cf98:	683b      	ldr	r3, [r7, #0]
 800cf9a:	6a1b      	ldr	r3, [r3, #32]
 800cf9c:	4313      	orrs	r3, r2
 800cf9e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfaa:	4313      	orrs	r3, r2
 800cfac:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	68fa      	ldr	r2, [r7, #12]
 800cfb2:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 800cfb4:	2300      	movs	r3, #0
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3714      	adds	r7, #20
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc0:	4770      	bx	lr
 800cfc2:	bf00      	nop
 800cfc4:	40012c00 	.word	0x40012c00
 800cfc8:	40013400 	.word	0x40013400
 800cfcc:	40015000 	.word	0x40015000

0800cfd0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b086      	sub	sp, #24
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	6078      	str	r0, [r7, #4]
 800cfd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	6a1b      	ldr	r3, [r3, #32]
 800cfde:	f023 0201 	bic.w	r2, r3, #1
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	6a1b      	ldr	r3, [r3, #32]
 800cfea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	685b      	ldr	r3, [r3, #4]
 800cff0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	699b      	ldr	r3, [r3, #24]
 800cff6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	f023 0303 	bic.w	r3, r3, #3
 800cffe:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d00a:	683a      	ldr	r2, [r7, #0]
 800d00c:	6812      	ldr	r2, [r2, #0]
 800d00e:	4313      	orrs	r3, r2
 800d010:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	f023 0202 	bic.w	r2, r3, #2
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	691b      	ldr	r3, [r3, #16]
 800d01c:	4313      	orrs	r3, r2
 800d01e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800d020:	697b      	ldr	r3, [r7, #20]
 800d022:	f023 0201 	bic.w	r2, r3, #1
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	685b      	ldr	r3, [r3, #4]
 800d02a:	4313      	orrs	r3, r2
 800d02c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	4a24      	ldr	r2, [pc, #144]	; (800d0c4 <OC1Config+0xf4>)
 800d032:	4293      	cmp	r3, r2
 800d034:	d013      	beq.n	800d05e <OC1Config+0x8e>
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	4a23      	ldr	r2, [pc, #140]	; (800d0c8 <OC1Config+0xf8>)
 800d03a:	4293      	cmp	r3, r2
 800d03c:	d00f      	beq.n	800d05e <OC1Config+0x8e>
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	4a22      	ldr	r2, [pc, #136]	; (800d0cc <OC1Config+0xfc>)
 800d042:	4293      	cmp	r3, r2
 800d044:	d00b      	beq.n	800d05e <OC1Config+0x8e>
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	4a21      	ldr	r2, [pc, #132]	; (800d0d0 <OC1Config+0x100>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d007      	beq.n	800d05e <OC1Config+0x8e>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	4a20      	ldr	r2, [pc, #128]	; (800d0d4 <OC1Config+0x104>)
 800d052:	4293      	cmp	r3, r2
 800d054:	d003      	beq.n	800d05e <OC1Config+0x8e>
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	4a1f      	ldr	r2, [pc, #124]	; (800d0d8 <OC1Config+0x108>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d11e      	bne.n	800d09c <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800d05e:	697b      	ldr	r3, [r7, #20]
 800d060:	f023 0208 	bic.w	r2, r3, #8
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	695b      	ldr	r3, [r3, #20]
 800d068:	009b      	lsls	r3, r3, #2
 800d06a:	4313      	orrs	r3, r2
 800d06c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	f023 0204 	bic.w	r2, r3, #4
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	689b      	ldr	r3, [r3, #8]
 800d078:	009b      	lsls	r3, r3, #2
 800d07a:	4313      	orrs	r3, r2
 800d07c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800d07e:	693b      	ldr	r3, [r7, #16]
 800d080:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d084:	683b      	ldr	r3, [r7, #0]
 800d086:	699b      	ldr	r3, [r3, #24]
 800d088:	4313      	orrs	r3, r2
 800d08a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800d08c:	693b      	ldr	r3, [r7, #16]
 800d08e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d092:	683b      	ldr	r3, [r7, #0]
 800d094:	69db      	ldr	r3, [r3, #28]
 800d096:	005b      	lsls	r3, r3, #1
 800d098:	4313      	orrs	r3, r2
 800d09a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	693a      	ldr	r2, [r7, #16]
 800d0a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	68fa      	ldr	r2, [r7, #12]
 800d0a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800d0a8:	683b      	ldr	r3, [r7, #0]
 800d0aa:	68db      	ldr	r3, [r3, #12]
 800d0ac:	4619      	mov	r1, r3
 800d0ae:	6878      	ldr	r0, [r7, #4]
 800d0b0:	f7ff fda5 	bl	800cbfe <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	697a      	ldr	r2, [r7, #20]
 800d0b8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d0ba:	2300      	movs	r3, #0
}
 800d0bc:	4618      	mov	r0, r3
 800d0be:	3718      	adds	r7, #24
 800d0c0:	46bd      	mov	sp, r7
 800d0c2:	bd80      	pop	{r7, pc}
 800d0c4:	40012c00 	.word	0x40012c00
 800d0c8:	40013400 	.word	0x40013400
 800d0cc:	40014000 	.word	0x40014000
 800d0d0:	40014400 	.word	0x40014400
 800d0d4:	40014800 	.word	0x40014800
 800d0d8:	40015000 	.word	0x40015000

0800d0dc <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b086      	sub	sp, #24
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
 800d0e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	6a1b      	ldr	r3, [r3, #32]
 800d0ea:	f023 0210 	bic.w	r2, r3, #16
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	6a1b      	ldr	r3, [r3, #32]
 800d0f6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	685b      	ldr	r3, [r3, #4]
 800d0fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	699b      	ldr	r3, [r3, #24]
 800d102:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d10a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d116:	683a      	ldr	r2, [r7, #0]
 800d118:	6812      	ldr	r2, [r2, #0]
 800d11a:	0212      	lsls	r2, r2, #8
 800d11c:	4313      	orrs	r3, r2
 800d11e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800d120:	697b      	ldr	r3, [r7, #20]
 800d122:	f023 0220 	bic.w	r2, r3, #32
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	691b      	ldr	r3, [r3, #16]
 800d12a:	011b      	lsls	r3, r3, #4
 800d12c:	4313      	orrs	r3, r2
 800d12e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	f023 0210 	bic.w	r2, r3, #16
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	685b      	ldr	r3, [r3, #4]
 800d13a:	011b      	lsls	r3, r3, #4
 800d13c:	4313      	orrs	r3, r2
 800d13e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	4a25      	ldr	r2, [pc, #148]	; (800d1d8 <OC2Config+0xfc>)
 800d144:	4293      	cmp	r3, r2
 800d146:	d013      	beq.n	800d170 <OC2Config+0x94>
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	4a24      	ldr	r2, [pc, #144]	; (800d1dc <OC2Config+0x100>)
 800d14c:	4293      	cmp	r3, r2
 800d14e:	d00f      	beq.n	800d170 <OC2Config+0x94>
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	4a23      	ldr	r2, [pc, #140]	; (800d1e0 <OC2Config+0x104>)
 800d154:	4293      	cmp	r3, r2
 800d156:	d00b      	beq.n	800d170 <OC2Config+0x94>
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	4a22      	ldr	r2, [pc, #136]	; (800d1e4 <OC2Config+0x108>)
 800d15c:	4293      	cmp	r3, r2
 800d15e:	d007      	beq.n	800d170 <OC2Config+0x94>
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	4a21      	ldr	r2, [pc, #132]	; (800d1e8 <OC2Config+0x10c>)
 800d164:	4293      	cmp	r3, r2
 800d166:	d003      	beq.n	800d170 <OC2Config+0x94>
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	4a20      	ldr	r2, [pc, #128]	; (800d1ec <OC2Config+0x110>)
 800d16c:	4293      	cmp	r3, r2
 800d16e:	d11f      	bne.n	800d1b0 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	695b      	ldr	r3, [r3, #20]
 800d17a:	019b      	lsls	r3, r3, #6
 800d17c:	4313      	orrs	r3, r2
 800d17e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800d180:	697b      	ldr	r3, [r7, #20]
 800d182:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	689b      	ldr	r3, [r3, #8]
 800d18a:	019b      	lsls	r3, r3, #6
 800d18c:	4313      	orrs	r3, r2
 800d18e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800d190:	693b      	ldr	r3, [r7, #16]
 800d192:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	699b      	ldr	r3, [r3, #24]
 800d19a:	009b      	lsls	r3, r3, #2
 800d19c:	4313      	orrs	r3, r2
 800d19e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800d1a0:	693b      	ldr	r3, [r7, #16]
 800d1a2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	69db      	ldr	r3, [r3, #28]
 800d1aa:	00db      	lsls	r3, r3, #3
 800d1ac:	4313      	orrs	r3, r2
 800d1ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	693a      	ldr	r2, [r7, #16]
 800d1b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	68fa      	ldr	r2, [r7, #12]
 800d1ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	68db      	ldr	r3, [r3, #12]
 800d1c0:	4619      	mov	r1, r3
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	f7ff fd29 	bl	800cc1a <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	697a      	ldr	r2, [r7, #20]
 800d1cc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d1ce:	2300      	movs	r3, #0
}
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	3718      	adds	r7, #24
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}
 800d1d8:	40012c00 	.word	0x40012c00
 800d1dc:	40013400 	.word	0x40013400
 800d1e0:	40014000 	.word	0x40014000
 800d1e4:	40014400 	.word	0x40014400
 800d1e8:	40014800 	.word	0x40014800
 800d1ec:	40015000 	.word	0x40015000

0800d1f0 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b086      	sub	sp, #24
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
 800d1f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	6a1b      	ldr	r3, [r3, #32]
 800d1fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	6a1b      	ldr	r3, [r3, #32]
 800d20a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	685b      	ldr	r3, [r3, #4]
 800d210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	69db      	ldr	r3, [r3, #28]
 800d216:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	f023 0303 	bic.w	r3, r3, #3
 800d21e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d22a:	683a      	ldr	r2, [r7, #0]
 800d22c:	6812      	ldr	r2, [r2, #0]
 800d22e:	4313      	orrs	r3, r2
 800d230:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800d232:	697b      	ldr	r3, [r7, #20]
 800d234:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	691b      	ldr	r3, [r3, #16]
 800d23c:	021b      	lsls	r3, r3, #8
 800d23e:	4313      	orrs	r3, r2
 800d240:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800d242:	697b      	ldr	r3, [r7, #20]
 800d244:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	685b      	ldr	r3, [r3, #4]
 800d24c:	021b      	lsls	r3, r3, #8
 800d24e:	4313      	orrs	r3, r2
 800d250:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	4a25      	ldr	r2, [pc, #148]	; (800d2ec <OC3Config+0xfc>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d013      	beq.n	800d282 <OC3Config+0x92>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a24      	ldr	r2, [pc, #144]	; (800d2f0 <OC3Config+0x100>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d00f      	beq.n	800d282 <OC3Config+0x92>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	4a23      	ldr	r2, [pc, #140]	; (800d2f4 <OC3Config+0x104>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d00b      	beq.n	800d282 <OC3Config+0x92>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	4a22      	ldr	r2, [pc, #136]	; (800d2f8 <OC3Config+0x108>)
 800d26e:	4293      	cmp	r3, r2
 800d270:	d007      	beq.n	800d282 <OC3Config+0x92>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	4a21      	ldr	r2, [pc, #132]	; (800d2fc <OC3Config+0x10c>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d003      	beq.n	800d282 <OC3Config+0x92>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	4a20      	ldr	r2, [pc, #128]	; (800d300 <OC3Config+0x110>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d11f      	bne.n	800d2c2 <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	695b      	ldr	r3, [r3, #20]
 800d28c:	029b      	lsls	r3, r3, #10
 800d28e:	4313      	orrs	r3, r2
 800d290:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800d292:	697b      	ldr	r3, [r7, #20]
 800d294:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	689b      	ldr	r3, [r3, #8]
 800d29c:	029b      	lsls	r3, r3, #10
 800d29e:	4313      	orrs	r3, r2
 800d2a0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800d2a2:	693b      	ldr	r3, [r7, #16]
 800d2a4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	699b      	ldr	r3, [r3, #24]
 800d2ac:	011b      	lsls	r3, r3, #4
 800d2ae:	4313      	orrs	r3, r2
 800d2b0:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	69db      	ldr	r3, [r3, #28]
 800d2bc:	015b      	lsls	r3, r3, #5
 800d2be:	4313      	orrs	r3, r2
 800d2c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	693a      	ldr	r2, [r7, #16]
 800d2c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	68fa      	ldr	r2, [r7, #12]
 800d2cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800d2ce:	683b      	ldr	r3, [r7, #0]
 800d2d0:	68db      	ldr	r3, [r3, #12]
 800d2d2:	4619      	mov	r1, r3
 800d2d4:	6878      	ldr	r0, [r7, #4]
 800d2d6:	f7ff fcae 	bl	800cc36 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	697a      	ldr	r2, [r7, #20]
 800d2de:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d2e0:	2300      	movs	r3, #0
}
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	3718      	adds	r7, #24
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bd80      	pop	{r7, pc}
 800d2ea:	bf00      	nop
 800d2ec:	40012c00 	.word	0x40012c00
 800d2f0:	40013400 	.word	0x40013400
 800d2f4:	40014000 	.word	0x40014000
 800d2f8:	40014400 	.word	0x40014400
 800d2fc:	40014800 	.word	0x40014800
 800d300:	40015000 	.word	0x40015000

0800d304 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b086      	sub	sp, #24
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
 800d30c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	6a1b      	ldr	r3, [r3, #32]
 800d312:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	6a1b      	ldr	r3, [r3, #32]
 800d31e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	685b      	ldr	r3, [r3, #4]
 800d324:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	69db      	ldr	r3, [r3, #28]
 800d32a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d332:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d33a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d33e:	683a      	ldr	r2, [r7, #0]
 800d340:	6812      	ldr	r2, [r2, #0]
 800d342:	0212      	lsls	r2, r2, #8
 800d344:	4313      	orrs	r3, r2
 800d346:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800d348:	697b      	ldr	r3, [r7, #20]
 800d34a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	691b      	ldr	r3, [r3, #16]
 800d352:	031b      	lsls	r3, r3, #12
 800d354:	4313      	orrs	r3, r2
 800d356:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	685b      	ldr	r3, [r3, #4]
 800d362:	031b      	lsls	r3, r3, #12
 800d364:	4313      	orrs	r3, r2
 800d366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	4a25      	ldr	r2, [pc, #148]	; (800d400 <OC4Config+0xfc>)
 800d36c:	4293      	cmp	r3, r2
 800d36e:	d013      	beq.n	800d398 <OC4Config+0x94>
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	4a24      	ldr	r2, [pc, #144]	; (800d404 <OC4Config+0x100>)
 800d374:	4293      	cmp	r3, r2
 800d376:	d00f      	beq.n	800d398 <OC4Config+0x94>
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	4a23      	ldr	r2, [pc, #140]	; (800d408 <OC4Config+0x104>)
 800d37c:	4293      	cmp	r3, r2
 800d37e:	d00b      	beq.n	800d398 <OC4Config+0x94>
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	4a22      	ldr	r2, [pc, #136]	; (800d40c <OC4Config+0x108>)
 800d384:	4293      	cmp	r3, r2
 800d386:	d007      	beq.n	800d398 <OC4Config+0x94>
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	4a21      	ldr	r2, [pc, #132]	; (800d410 <OC4Config+0x10c>)
 800d38c:	4293      	cmp	r3, r2
 800d38e:	d003      	beq.n	800d398 <OC4Config+0x94>
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	4a20      	ldr	r2, [pc, #128]	; (800d414 <OC4Config+0x110>)
 800d394:	4293      	cmp	r3, r2
 800d396:	d11f      	bne.n	800d3d8 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 800d398:	697b      	ldr	r3, [r7, #20]
 800d39a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	695b      	ldr	r3, [r3, #20]
 800d3a2:	039b      	lsls	r3, r3, #14
 800d3a4:	4313      	orrs	r3, r2
 800d3a6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 800d3a8:	697b      	ldr	r3, [r7, #20]
 800d3aa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	689b      	ldr	r3, [r3, #8]
 800d3b2:	039b      	lsls	r3, r3, #14
 800d3b4:	4313      	orrs	r3, r2
 800d3b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	699b      	ldr	r3, [r3, #24]
 800d3c2:	019b      	lsls	r3, r3, #6
 800d3c4:	4313      	orrs	r3, r2
 800d3c6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 800d3c8:	693b      	ldr	r3, [r7, #16]
 800d3ca:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	69db      	ldr	r3, [r3, #28]
 800d3d2:	01db      	lsls	r3, r3, #7
 800d3d4:	4313      	orrs	r3, r2
 800d3d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	693a      	ldr	r2, [r7, #16]
 800d3dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	68fa      	ldr	r2, [r7, #12]
 800d3e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	68db      	ldr	r3, [r3, #12]
 800d3e8:	4619      	mov	r1, r3
 800d3ea:	6878      	ldr	r0, [r7, #4]
 800d3ec:	f7ff fc31 	bl	800cc52 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	697a      	ldr	r2, [r7, #20]
 800d3f4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d3f6:	2300      	movs	r3, #0
}
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	3718      	adds	r7, #24
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	bd80      	pop	{r7, pc}
 800d400:	40012c00 	.word	0x40012c00
 800d404:	40013400 	.word	0x40013400
 800d408:	40014000 	.word	0x40014000
 800d40c:	40014400 	.word	0x40014400
 800d410:	40014800 	.word	0x40014800
 800d414:	40015000 	.word	0x40015000

0800d418 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b084      	sub	sp, #16
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
 800d420:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6a1b      	ldr	r3, [r3, #32]
 800d426:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	6a1b      	ldr	r3, [r3, #32]
 800d432:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d438:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800d43a:	68bb      	ldr	r3, [r7, #8]
 800d43c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d444:	683a      	ldr	r2, [r7, #0]
 800d446:	6812      	ldr	r2, [r2, #0]
 800d448:	4313      	orrs	r3, r2
 800d44a:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	691b      	ldr	r3, [r3, #16]
 800d456:	041b      	lsls	r3, r3, #16
 800d458:	4313      	orrs	r3, r2
 800d45a:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	685b      	ldr	r3, [r3, #4]
 800d466:	041b      	lsls	r3, r3, #16
 800d468:	4313      	orrs	r3, r2
 800d46a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	4a19      	ldr	r2, [pc, #100]	; (800d4d4 <OC5Config+0xbc>)
 800d470:	4293      	cmp	r3, r2
 800d472:	d013      	beq.n	800d49c <OC5Config+0x84>
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	4a18      	ldr	r2, [pc, #96]	; (800d4d8 <OC5Config+0xc0>)
 800d478:	4293      	cmp	r3, r2
 800d47a:	d00f      	beq.n	800d49c <OC5Config+0x84>
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	4a17      	ldr	r2, [pc, #92]	; (800d4dc <OC5Config+0xc4>)
 800d480:	4293      	cmp	r3, r2
 800d482:	d00b      	beq.n	800d49c <OC5Config+0x84>
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	4a16      	ldr	r2, [pc, #88]	; (800d4e0 <OC5Config+0xc8>)
 800d488:	4293      	cmp	r3, r2
 800d48a:	d007      	beq.n	800d49c <OC5Config+0x84>
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	4a15      	ldr	r2, [pc, #84]	; (800d4e4 <OC5Config+0xcc>)
 800d490:	4293      	cmp	r3, r2
 800d492:	d003      	beq.n	800d49c <OC5Config+0x84>
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	4a14      	ldr	r2, [pc, #80]	; (800d4e8 <OC5Config+0xd0>)
 800d498:	4293      	cmp	r3, r2
 800d49a:	d109      	bne.n	800d4b0 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	685b      	ldr	r3, [r3, #4]
 800d4a0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	699b      	ldr	r3, [r3, #24]
 800d4a8:	021b      	lsls	r3, r3, #8
 800d4aa:	431a      	orrs	r2, r3
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	68ba      	ldr	r2, [r7, #8]
 800d4b4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	68db      	ldr	r3, [r3, #12]
 800d4ba:	4619      	mov	r1, r3
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	f7ff fbd6 	bl	800cc6e <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	68fa      	ldr	r2, [r7, #12]
 800d4c6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d4c8:	2300      	movs	r3, #0
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3710      	adds	r7, #16
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}
 800d4d2:	bf00      	nop
 800d4d4:	40012c00 	.word	0x40012c00
 800d4d8:	40013400 	.word	0x40013400
 800d4dc:	40014000 	.word	0x40014000
 800d4e0:	40014400 	.word	0x40014400
 800d4e4:	40014800 	.word	0x40014800
 800d4e8:	40015000 	.word	0x40015000

0800d4ec <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b084      	sub	sp, #16
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
 800d4f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6a1b      	ldr	r3, [r3, #32]
 800d4fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6a1b      	ldr	r3, [r3, #32]
 800d506:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d50c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800d50e:	68bb      	ldr	r3, [r7, #8]
 800d510:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d514:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d518:	683a      	ldr	r2, [r7, #0]
 800d51a:	6812      	ldr	r2, [r2, #0]
 800d51c:	0212      	lsls	r2, r2, #8
 800d51e:	4313      	orrs	r3, r2
 800d520:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	691b      	ldr	r3, [r3, #16]
 800d52c:	051b      	lsls	r3, r3, #20
 800d52e:	4313      	orrs	r3, r2
 800d530:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	685b      	ldr	r3, [r3, #4]
 800d53c:	051b      	lsls	r3, r3, #20
 800d53e:	4313      	orrs	r3, r2
 800d540:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	4a18      	ldr	r2, [pc, #96]	; (800d5a8 <OC6Config+0xbc>)
 800d546:	4293      	cmp	r3, r2
 800d548:	d013      	beq.n	800d572 <OC6Config+0x86>
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	4a17      	ldr	r2, [pc, #92]	; (800d5ac <OC6Config+0xc0>)
 800d54e:	4293      	cmp	r3, r2
 800d550:	d00f      	beq.n	800d572 <OC6Config+0x86>
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	4a16      	ldr	r2, [pc, #88]	; (800d5b0 <OC6Config+0xc4>)
 800d556:	4293      	cmp	r3, r2
 800d558:	d00b      	beq.n	800d572 <OC6Config+0x86>
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	4a15      	ldr	r2, [pc, #84]	; (800d5b4 <OC6Config+0xc8>)
 800d55e:	4293      	cmp	r3, r2
 800d560:	d007      	beq.n	800d572 <OC6Config+0x86>
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	4a14      	ldr	r2, [pc, #80]	; (800d5b8 <OC6Config+0xcc>)
 800d566:	4293      	cmp	r3, r2
 800d568:	d003      	beq.n	800d572 <OC6Config+0x86>
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	4a13      	ldr	r2, [pc, #76]	; (800d5bc <OC6Config+0xd0>)
 800d56e:	4293      	cmp	r3, r2
 800d570:	d109      	bne.n	800d586 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	685b      	ldr	r3, [r3, #4]
 800d576:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	699b      	ldr	r3, [r3, #24]
 800d57e:	029b      	lsls	r3, r3, #10
 800d580:	431a      	orrs	r2, r3
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	68ba      	ldr	r2, [r7, #8]
 800d58a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	68db      	ldr	r3, [r3, #12]
 800d590:	4619      	mov	r1, r3
 800d592:	6878      	ldr	r0, [r7, #4]
 800d594:	f7ff fb7b 	bl	800cc8e <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	68fa      	ldr	r2, [r7, #12]
 800d59c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d59e:	2300      	movs	r3, #0
}
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	3710      	adds	r7, #16
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}
 800d5a8:	40012c00 	.word	0x40012c00
 800d5ac:	40013400 	.word	0x40013400
 800d5b0:	40014000 	.word	0x40014000
 800d5b4:	40014400 	.word	0x40014400
 800d5b8:	40014800 	.word	0x40014800
 800d5bc:	40015000 	.word	0x40015000

0800d5c0 <LL_USART_IsEnabled>:
{
 800d5c0:	b480      	push	{r7}
 800d5c2:	b083      	sub	sp, #12
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	f003 0301 	and.w	r3, r3, #1
 800d5d0:	2b01      	cmp	r3, #1
 800d5d2:	d101      	bne.n	800d5d8 <LL_USART_IsEnabled+0x18>
 800d5d4:	2301      	movs	r3, #1
 800d5d6:	e000      	b.n	800d5da <LL_USART_IsEnabled+0x1a>
 800d5d8:	2300      	movs	r3, #0
}
 800d5da:	4618      	mov	r0, r3
 800d5dc:	370c      	adds	r7, #12
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e4:	4770      	bx	lr

0800d5e6 <LL_USART_SetPrescaler>:
{
 800d5e6:	b480      	push	{r7}
 800d5e8:	b083      	sub	sp, #12
 800d5ea:	af00      	add	r7, sp, #0
 800d5ec:	6078      	str	r0, [r7, #4]
 800d5ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5f4:	f023 030f 	bic.w	r3, r3, #15
 800d5f8:	683a      	ldr	r2, [r7, #0]
 800d5fa:	b292      	uxth	r2, r2
 800d5fc:	431a      	orrs	r2, r3
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800d602:	bf00      	nop
 800d604:	370c      	adds	r7, #12
 800d606:	46bd      	mov	sp, r7
 800d608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60c:	4770      	bx	lr

0800d60e <LL_USART_SetStopBitsLength>:
{
 800d60e:	b480      	push	{r7}
 800d610:	b083      	sub	sp, #12
 800d612:	af00      	add	r7, sp, #0
 800d614:	6078      	str	r0, [r7, #4]
 800d616:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	685b      	ldr	r3, [r3, #4]
 800d61c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d620:	683b      	ldr	r3, [r7, #0]
 800d622:	431a      	orrs	r2, r3
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	605a      	str	r2, [r3, #4]
}
 800d628:	bf00      	nop
 800d62a:	370c      	adds	r7, #12
 800d62c:	46bd      	mov	sp, r7
 800d62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d632:	4770      	bx	lr

0800d634 <LL_USART_SetHWFlowCtrl>:
{
 800d634:	b480      	push	{r7}
 800d636:	b083      	sub	sp, #12
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
 800d63c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	689b      	ldr	r3, [r3, #8]
 800d642:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	431a      	orrs	r2, r3
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	609a      	str	r2, [r3, #8]
}
 800d64e:	bf00      	nop
 800d650:	370c      	adds	r7, #12
 800d652:	46bd      	mov	sp, r7
 800d654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d658:	4770      	bx	lr
	...

0800d65c <LL_USART_SetBaudRate>:
{
 800d65c:	b480      	push	{r7}
 800d65e:	b087      	sub	sp, #28
 800d660:	af00      	add	r7, sp, #0
 800d662:	60f8      	str	r0, [r7, #12]
 800d664:	60b9      	str	r1, [r7, #8]
 800d666:	607a      	str	r2, [r7, #4]
 800d668:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2b0b      	cmp	r3, #11
 800d66e:	d83c      	bhi.n	800d6ea <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 800d670:	6a3b      	ldr	r3, [r7, #32]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d039      	beq.n	800d6ea <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d67c:	d122      	bne.n	800d6c4 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	b2db      	uxtb	r3, r3
 800d682:	461a      	mov	r2, r3
 800d684:	4b1c      	ldr	r3, [pc, #112]	; (800d6f8 <LL_USART_SetBaudRate+0x9c>)
 800d686:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d68a:	68ba      	ldr	r2, [r7, #8]
 800d68c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d690:	005a      	lsls	r2, r3, #1
 800d692:	6a3b      	ldr	r3, [r7, #32]
 800d694:	085b      	lsrs	r3, r3, #1
 800d696:	441a      	add	r2, r3
 800d698:	6a3b      	ldr	r3, [r7, #32]
 800d69a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d69e:	b29b      	uxth	r3, r3
 800d6a0:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800d6a2:	697a      	ldr	r2, [r7, #20]
 800d6a4:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800d6a8:	4013      	ands	r3, r2
 800d6aa:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d6ac:	697b      	ldr	r3, [r7, #20]
 800d6ae:	085b      	lsrs	r3, r3, #1
 800d6b0:	b29b      	uxth	r3, r3
 800d6b2:	f003 0307 	and.w	r3, r3, #7
 800d6b6:	693a      	ldr	r2, [r7, #16]
 800d6b8:	4313      	orrs	r3, r2
 800d6ba:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	693a      	ldr	r2, [r7, #16]
 800d6c0:	60da      	str	r2, [r3, #12]
}
 800d6c2:	e012      	b.n	800d6ea <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	b2db      	uxtb	r3, r3
 800d6c8:	461a      	mov	r2, r3
 800d6ca:	4b0b      	ldr	r3, [pc, #44]	; (800d6f8 <LL_USART_SetBaudRate+0x9c>)
 800d6cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6d0:	68ba      	ldr	r2, [r7, #8]
 800d6d2:	fbb2 f2f3 	udiv	r2, r2, r3
 800d6d6:	6a3b      	ldr	r3, [r7, #32]
 800d6d8:	085b      	lsrs	r3, r3, #1
 800d6da:	441a      	add	r2, r3
 800d6dc:	6a3b      	ldr	r3, [r7, #32]
 800d6de:	fbb2 f3f3 	udiv	r3, r2, r3
 800d6e2:	b29b      	uxth	r3, r3
 800d6e4:	461a      	mov	r2, r3
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	60da      	str	r2, [r3, #12]
}
 800d6ea:	bf00      	nop
 800d6ec:	371c      	adds	r7, #28
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f4:	4770      	bx	lr
 800d6f6:	bf00      	nop
 800d6f8:	08014e60 	.word	0x08014e60

0800d6fc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b086      	sub	sp, #24
 800d700:	af02      	add	r7, sp, #8
 800d702:	6078      	str	r0, [r7, #4]
 800d704:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800d706:	2301      	movs	r3, #1
 800d708:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800d70a:	2300      	movs	r3, #0
 800d70c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800d70e:	6878      	ldr	r0, [r7, #4]
 800d710:	f7ff ff56 	bl	800d5c0 <LL_USART_IsEnabled>
 800d714:	4603      	mov	r3, r0
 800d716:	2b00      	cmp	r3, #0
 800d718:	d165      	bne.n	800d7e6 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681a      	ldr	r2, [r3, #0]
 800d71e:	4b34      	ldr	r3, [pc, #208]	; (800d7f0 <LL_USART_Init+0xf4>)
 800d720:	4013      	ands	r3, r2
 800d722:	683a      	ldr	r2, [r7, #0]
 800d724:	6891      	ldr	r1, [r2, #8]
 800d726:	683a      	ldr	r2, [r7, #0]
 800d728:	6912      	ldr	r2, [r2, #16]
 800d72a:	4311      	orrs	r1, r2
 800d72c:	683a      	ldr	r2, [r7, #0]
 800d72e:	6952      	ldr	r2, [r2, #20]
 800d730:	4311      	orrs	r1, r2
 800d732:	683a      	ldr	r2, [r7, #0]
 800d734:	69d2      	ldr	r2, [r2, #28]
 800d736:	430a      	orrs	r2, r1
 800d738:	431a      	orrs	r2, r3
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	68db      	ldr	r3, [r3, #12]
 800d742:	4619      	mov	r1, r3
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f7ff ff62 	bl	800d60e <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	699b      	ldr	r3, [r3, #24]
 800d74e:	4619      	mov	r1, r3
 800d750:	6878      	ldr	r0, [r7, #4]
 800d752:	f7ff ff6f 	bl	800d634 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	4a26      	ldr	r2, [pc, #152]	; (800d7f4 <LL_USART_Init+0xf8>)
 800d75a:	4293      	cmp	r3, r2
 800d75c:	d104      	bne.n	800d768 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800d75e:	2003      	movs	r0, #3
 800d760:	f7fe ffd6 	bl	800c710 <LL_RCC_GetUSARTClockFreq>
 800d764:	60b8      	str	r0, [r7, #8]
 800d766:	e023      	b.n	800d7b0 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	4a23      	ldr	r2, [pc, #140]	; (800d7f8 <LL_USART_Init+0xfc>)
 800d76c:	4293      	cmp	r3, r2
 800d76e:	d104      	bne.n	800d77a <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800d770:	200c      	movs	r0, #12
 800d772:	f7fe ffcd 	bl	800c710 <LL_RCC_GetUSARTClockFreq>
 800d776:	60b8      	str	r0, [r7, #8]
 800d778:	e01a      	b.n	800d7b0 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	4a1f      	ldr	r2, [pc, #124]	; (800d7fc <LL_USART_Init+0x100>)
 800d77e:	4293      	cmp	r3, r2
 800d780:	d104      	bne.n	800d78c <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800d782:	2030      	movs	r0, #48	; 0x30
 800d784:	f7fe ffc4 	bl	800c710 <LL_RCC_GetUSARTClockFreq>
 800d788:	60b8      	str	r0, [r7, #8]
 800d78a:	e011      	b.n	800d7b0 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	4a1c      	ldr	r2, [pc, #112]	; (800d800 <LL_USART_Init+0x104>)
 800d790:	4293      	cmp	r3, r2
 800d792:	d104      	bne.n	800d79e <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 800d794:	20c0      	movs	r0, #192	; 0xc0
 800d796:	f7ff f877 	bl	800c888 <LL_RCC_GetUARTClockFreq>
 800d79a:	60b8      	str	r0, [r7, #8]
 800d79c:	e008      	b.n	800d7b0 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	4a18      	ldr	r2, [pc, #96]	; (800d804 <LL_USART_Init+0x108>)
 800d7a2:	4293      	cmp	r3, r2
 800d7a4:	d104      	bne.n	800d7b0 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800d7a6:	f44f 7040 	mov.w	r0, #768	; 0x300
 800d7aa:	f7ff f86d 	bl	800c888 <LL_RCC_GetUARTClockFreq>
 800d7ae:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d011      	beq.n	800d7da <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	685b      	ldr	r3, [r3, #4]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d00d      	beq.n	800d7da <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 800d7be:	2300      	movs	r3, #0
 800d7c0:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 800d7c2:	683b      	ldr	r3, [r7, #0]
 800d7c4:	681a      	ldr	r2, [r3, #0]
 800d7c6:	683b      	ldr	r3, [r7, #0]
 800d7c8:	69d9      	ldr	r1, [r3, #28]
 800d7ca:	683b      	ldr	r3, [r7, #0]
 800d7cc:	685b      	ldr	r3, [r3, #4]
 800d7ce:	9300      	str	r3, [sp, #0]
 800d7d0:	460b      	mov	r3, r1
 800d7d2:	68b9      	ldr	r1, [r7, #8]
 800d7d4:	6878      	ldr	r0, [r7, #4]
 800d7d6:	f7ff ff41 	bl	800d65c <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800d7da:	683b      	ldr	r3, [r7, #0]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	4619      	mov	r1, r3
 800d7e0:	6878      	ldr	r0, [r7, #4]
 800d7e2:	f7ff ff00 	bl	800d5e6 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800d7e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	3710      	adds	r7, #16
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	bd80      	pop	{r7, pc}
 800d7f0:	efff69f3 	.word	0xefff69f3
 800d7f4:	40013800 	.word	0x40013800
 800d7f8:	40004400 	.word	0x40004400
 800d7fc:	40004800 	.word	0x40004800
 800d800:	40004c00 	.word	0x40004c00
 800d804:	40005000 	.word	0x40005000

0800d808 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800d808:	b480      	push	{r7}
 800d80a:	b083      	sub	sp, #12
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
 800d810:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800d812:	687a      	ldr	r2, [r7, #4]
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	fbb2 f3f3 	udiv	r3, r2, r3
 800d81a:	4a07      	ldr	r2, [pc, #28]	; (800d838 <LL_InitTick+0x30>)
 800d81c:	3b01      	subs	r3, #1
 800d81e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800d820:	4b05      	ldr	r3, [pc, #20]	; (800d838 <LL_InitTick+0x30>)
 800d822:	2200      	movs	r2, #0
 800d824:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800d826:	4b04      	ldr	r3, [pc, #16]	; (800d838 <LL_InitTick+0x30>)
 800d828:	2205      	movs	r2, #5
 800d82a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800d82c:	bf00      	nop
 800d82e:	370c      	adds	r7, #12
 800d830:	46bd      	mov	sp, r7
 800d832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d836:	4770      	bx	lr
 800d838:	e000e010 	.word	0xe000e010

0800d83c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800d83c:	b580      	push	{r7, lr}
 800d83e:	b082      	sub	sp, #8
 800d840:	af00      	add	r7, sp, #0
 800d842:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800d844:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800d848:	6878      	ldr	r0, [r7, #4]
 800d84a:	f7ff ffdd 	bl	800d808 <LL_InitTick>
}
 800d84e:	bf00      	nop
 800d850:	3708      	adds	r7, #8
 800d852:	46bd      	mov	sp, r7
 800d854:	bd80      	pop	{r7, pc}
	...

0800d858 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800d858:	b480      	push	{r7}
 800d85a:	b085      	sub	sp, #20
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800d860:	4b0f      	ldr	r3, [pc, #60]	; (800d8a0 <LL_mDelay+0x48>)
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800d866:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d872:	d00c      	beq.n	800d88e <LL_mDelay+0x36>
  {
    tmpDelay++;
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	3301      	adds	r3, #1
 800d878:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 800d87a:	e008      	b.n	800d88e <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800d87c:	4b08      	ldr	r3, [pc, #32]	; (800d8a0 <LL_mDelay+0x48>)
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d884:	2b00      	cmp	r3, #0
 800d886:	d002      	beq.n	800d88e <LL_mDelay+0x36>
    {
      tmpDelay--;
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	3b01      	subs	r3, #1
 800d88c:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	2b00      	cmp	r3, #0
 800d892:	d1f3      	bne.n	800d87c <LL_mDelay+0x24>
    }
  }
}
 800d894:	bf00      	nop
 800d896:	3714      	adds	r7, #20
 800d898:	46bd      	mov	sp, r7
 800d89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89e:	4770      	bx	lr
 800d8a0:	e000e010 	.word	0xe000e010

0800d8a4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b083      	sub	sp, #12
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800d8ac:	4a04      	ldr	r2, [pc, #16]	; (800d8c0 <LL_SetSystemCoreClock+0x1c>)
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6013      	str	r3, [r2, #0]
}
 800d8b2:	bf00      	nop
 800d8b4:	370c      	adds	r7, #12
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8bc:	4770      	bx	lr
 800d8be:	bf00      	nop
 800d8c0:	20000004 	.word	0x20000004

0800d8c4 <__errno>:
 800d8c4:	4b01      	ldr	r3, [pc, #4]	; (800d8cc <__errno+0x8>)
 800d8c6:	6818      	ldr	r0, [r3, #0]
 800d8c8:	4770      	bx	lr
 800d8ca:	bf00      	nop
 800d8cc:	20000020 	.word	0x20000020

0800d8d0 <__libc_init_array>:
 800d8d0:	b570      	push	{r4, r5, r6, lr}
 800d8d2:	4e0d      	ldr	r6, [pc, #52]	; (800d908 <__libc_init_array+0x38>)
 800d8d4:	4c0d      	ldr	r4, [pc, #52]	; (800d90c <__libc_init_array+0x3c>)
 800d8d6:	1ba4      	subs	r4, r4, r6
 800d8d8:	10a4      	asrs	r4, r4, #2
 800d8da:	2500      	movs	r5, #0
 800d8dc:	42a5      	cmp	r5, r4
 800d8de:	d109      	bne.n	800d8f4 <__libc_init_array+0x24>
 800d8e0:	4e0b      	ldr	r6, [pc, #44]	; (800d910 <__libc_init_array+0x40>)
 800d8e2:	4c0c      	ldr	r4, [pc, #48]	; (800d914 <__libc_init_array+0x44>)
 800d8e4:	f005 fcc6 	bl	8013274 <_init>
 800d8e8:	1ba4      	subs	r4, r4, r6
 800d8ea:	10a4      	asrs	r4, r4, #2
 800d8ec:	2500      	movs	r5, #0
 800d8ee:	42a5      	cmp	r5, r4
 800d8f0:	d105      	bne.n	800d8fe <__libc_init_array+0x2e>
 800d8f2:	bd70      	pop	{r4, r5, r6, pc}
 800d8f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d8f8:	4798      	blx	r3
 800d8fa:	3501      	adds	r5, #1
 800d8fc:	e7ee      	b.n	800d8dc <__libc_init_array+0xc>
 800d8fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d902:	4798      	blx	r3
 800d904:	3501      	adds	r5, #1
 800d906:	e7f2      	b.n	800d8ee <__libc_init_array+0x1e>
 800d908:	08015390 	.word	0x08015390
 800d90c:	08015390 	.word	0x08015390
 800d910:	08015390 	.word	0x08015390
 800d914:	08015394 	.word	0x08015394

0800d918 <memcpy>:
 800d918:	b510      	push	{r4, lr}
 800d91a:	1e43      	subs	r3, r0, #1
 800d91c:	440a      	add	r2, r1
 800d91e:	4291      	cmp	r1, r2
 800d920:	d100      	bne.n	800d924 <memcpy+0xc>
 800d922:	bd10      	pop	{r4, pc}
 800d924:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d928:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d92c:	e7f7      	b.n	800d91e <memcpy+0x6>

0800d92e <memset>:
 800d92e:	4402      	add	r2, r0
 800d930:	4603      	mov	r3, r0
 800d932:	4293      	cmp	r3, r2
 800d934:	d100      	bne.n	800d938 <memset+0xa>
 800d936:	4770      	bx	lr
 800d938:	f803 1b01 	strb.w	r1, [r3], #1
 800d93c:	e7f9      	b.n	800d932 <memset+0x4>

0800d93e <__cvt>:
 800d93e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d942:	ec55 4b10 	vmov	r4, r5, d0
 800d946:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800d948:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d94c:	2d00      	cmp	r5, #0
 800d94e:	460e      	mov	r6, r1
 800d950:	4691      	mov	r9, r2
 800d952:	4619      	mov	r1, r3
 800d954:	bfb8      	it	lt
 800d956:	4622      	movlt	r2, r4
 800d958:	462b      	mov	r3, r5
 800d95a:	f027 0720 	bic.w	r7, r7, #32
 800d95e:	bfbb      	ittet	lt
 800d960:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d964:	461d      	movlt	r5, r3
 800d966:	2300      	movge	r3, #0
 800d968:	232d      	movlt	r3, #45	; 0x2d
 800d96a:	bfb8      	it	lt
 800d96c:	4614      	movlt	r4, r2
 800d96e:	2f46      	cmp	r7, #70	; 0x46
 800d970:	700b      	strb	r3, [r1, #0]
 800d972:	d004      	beq.n	800d97e <__cvt+0x40>
 800d974:	2f45      	cmp	r7, #69	; 0x45
 800d976:	d100      	bne.n	800d97a <__cvt+0x3c>
 800d978:	3601      	adds	r6, #1
 800d97a:	2102      	movs	r1, #2
 800d97c:	e000      	b.n	800d980 <__cvt+0x42>
 800d97e:	2103      	movs	r1, #3
 800d980:	ab03      	add	r3, sp, #12
 800d982:	9301      	str	r3, [sp, #4]
 800d984:	ab02      	add	r3, sp, #8
 800d986:	9300      	str	r3, [sp, #0]
 800d988:	4632      	mov	r2, r6
 800d98a:	4653      	mov	r3, sl
 800d98c:	ec45 4b10 	vmov	d0, r4, r5
 800d990:	f001 ff7e 	bl	800f890 <_dtoa_r>
 800d994:	2f47      	cmp	r7, #71	; 0x47
 800d996:	4680      	mov	r8, r0
 800d998:	d102      	bne.n	800d9a0 <__cvt+0x62>
 800d99a:	f019 0f01 	tst.w	r9, #1
 800d99e:	d026      	beq.n	800d9ee <__cvt+0xb0>
 800d9a0:	2f46      	cmp	r7, #70	; 0x46
 800d9a2:	eb08 0906 	add.w	r9, r8, r6
 800d9a6:	d111      	bne.n	800d9cc <__cvt+0x8e>
 800d9a8:	f898 3000 	ldrb.w	r3, [r8]
 800d9ac:	2b30      	cmp	r3, #48	; 0x30
 800d9ae:	d10a      	bne.n	800d9c6 <__cvt+0x88>
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	4620      	mov	r0, r4
 800d9b6:	4629      	mov	r1, r5
 800d9b8:	f7f3 f8ae 	bl	8000b18 <__aeabi_dcmpeq>
 800d9bc:	b918      	cbnz	r0, 800d9c6 <__cvt+0x88>
 800d9be:	f1c6 0601 	rsb	r6, r6, #1
 800d9c2:	f8ca 6000 	str.w	r6, [sl]
 800d9c6:	f8da 3000 	ldr.w	r3, [sl]
 800d9ca:	4499      	add	r9, r3
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	4620      	mov	r0, r4
 800d9d2:	4629      	mov	r1, r5
 800d9d4:	f7f3 f8a0 	bl	8000b18 <__aeabi_dcmpeq>
 800d9d8:	b938      	cbnz	r0, 800d9ea <__cvt+0xac>
 800d9da:	2230      	movs	r2, #48	; 0x30
 800d9dc:	9b03      	ldr	r3, [sp, #12]
 800d9de:	454b      	cmp	r3, r9
 800d9e0:	d205      	bcs.n	800d9ee <__cvt+0xb0>
 800d9e2:	1c59      	adds	r1, r3, #1
 800d9e4:	9103      	str	r1, [sp, #12]
 800d9e6:	701a      	strb	r2, [r3, #0]
 800d9e8:	e7f8      	b.n	800d9dc <__cvt+0x9e>
 800d9ea:	f8cd 900c 	str.w	r9, [sp, #12]
 800d9ee:	9b03      	ldr	r3, [sp, #12]
 800d9f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d9f2:	eba3 0308 	sub.w	r3, r3, r8
 800d9f6:	4640      	mov	r0, r8
 800d9f8:	6013      	str	r3, [r2, #0]
 800d9fa:	b004      	add	sp, #16
 800d9fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800da00 <__exponent>:
 800da00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da02:	2900      	cmp	r1, #0
 800da04:	4604      	mov	r4, r0
 800da06:	bfba      	itte	lt
 800da08:	4249      	neglt	r1, r1
 800da0a:	232d      	movlt	r3, #45	; 0x2d
 800da0c:	232b      	movge	r3, #43	; 0x2b
 800da0e:	2909      	cmp	r1, #9
 800da10:	f804 2b02 	strb.w	r2, [r4], #2
 800da14:	7043      	strb	r3, [r0, #1]
 800da16:	dd20      	ble.n	800da5a <__exponent+0x5a>
 800da18:	f10d 0307 	add.w	r3, sp, #7
 800da1c:	461f      	mov	r7, r3
 800da1e:	260a      	movs	r6, #10
 800da20:	fb91 f5f6 	sdiv	r5, r1, r6
 800da24:	fb06 1115 	mls	r1, r6, r5, r1
 800da28:	3130      	adds	r1, #48	; 0x30
 800da2a:	2d09      	cmp	r5, #9
 800da2c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800da30:	f103 32ff 	add.w	r2, r3, #4294967295
 800da34:	4629      	mov	r1, r5
 800da36:	dc09      	bgt.n	800da4c <__exponent+0x4c>
 800da38:	3130      	adds	r1, #48	; 0x30
 800da3a:	3b02      	subs	r3, #2
 800da3c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800da40:	42bb      	cmp	r3, r7
 800da42:	4622      	mov	r2, r4
 800da44:	d304      	bcc.n	800da50 <__exponent+0x50>
 800da46:	1a10      	subs	r0, r2, r0
 800da48:	b003      	add	sp, #12
 800da4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da4c:	4613      	mov	r3, r2
 800da4e:	e7e7      	b.n	800da20 <__exponent+0x20>
 800da50:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da54:	f804 2b01 	strb.w	r2, [r4], #1
 800da58:	e7f2      	b.n	800da40 <__exponent+0x40>
 800da5a:	2330      	movs	r3, #48	; 0x30
 800da5c:	4419      	add	r1, r3
 800da5e:	7083      	strb	r3, [r0, #2]
 800da60:	1d02      	adds	r2, r0, #4
 800da62:	70c1      	strb	r1, [r0, #3]
 800da64:	e7ef      	b.n	800da46 <__exponent+0x46>
	...

0800da68 <_printf_float>:
 800da68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da6c:	b08d      	sub	sp, #52	; 0x34
 800da6e:	460c      	mov	r4, r1
 800da70:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800da74:	4616      	mov	r6, r2
 800da76:	461f      	mov	r7, r3
 800da78:	4605      	mov	r5, r0
 800da7a:	f003 f967 	bl	8010d4c <_localeconv_r>
 800da7e:	6803      	ldr	r3, [r0, #0]
 800da80:	9304      	str	r3, [sp, #16]
 800da82:	4618      	mov	r0, r3
 800da84:	f7f2 fbcc 	bl	8000220 <strlen>
 800da88:	2300      	movs	r3, #0
 800da8a:	930a      	str	r3, [sp, #40]	; 0x28
 800da8c:	f8d8 3000 	ldr.w	r3, [r8]
 800da90:	9005      	str	r0, [sp, #20]
 800da92:	3307      	adds	r3, #7
 800da94:	f023 0307 	bic.w	r3, r3, #7
 800da98:	f103 0208 	add.w	r2, r3, #8
 800da9c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800daa0:	f8d4 b000 	ldr.w	fp, [r4]
 800daa4:	f8c8 2000 	str.w	r2, [r8]
 800daa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800dab0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800dab4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dab8:	9307      	str	r3, [sp, #28]
 800daba:	f8cd 8018 	str.w	r8, [sp, #24]
 800dabe:	f04f 32ff 	mov.w	r2, #4294967295
 800dac2:	4ba7      	ldr	r3, [pc, #668]	; (800dd60 <_printf_float+0x2f8>)
 800dac4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dac8:	f7f3 f858 	bl	8000b7c <__aeabi_dcmpun>
 800dacc:	bb70      	cbnz	r0, 800db2c <_printf_float+0xc4>
 800dace:	f04f 32ff 	mov.w	r2, #4294967295
 800dad2:	4ba3      	ldr	r3, [pc, #652]	; (800dd60 <_printf_float+0x2f8>)
 800dad4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dad8:	f7f3 f832 	bl	8000b40 <__aeabi_dcmple>
 800dadc:	bb30      	cbnz	r0, 800db2c <_printf_float+0xc4>
 800dade:	2200      	movs	r2, #0
 800dae0:	2300      	movs	r3, #0
 800dae2:	4640      	mov	r0, r8
 800dae4:	4649      	mov	r1, r9
 800dae6:	f7f3 f821 	bl	8000b2c <__aeabi_dcmplt>
 800daea:	b110      	cbz	r0, 800daf2 <_printf_float+0x8a>
 800daec:	232d      	movs	r3, #45	; 0x2d
 800daee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800daf2:	4a9c      	ldr	r2, [pc, #624]	; (800dd64 <_printf_float+0x2fc>)
 800daf4:	4b9c      	ldr	r3, [pc, #624]	; (800dd68 <_printf_float+0x300>)
 800daf6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800dafa:	bf8c      	ite	hi
 800dafc:	4690      	movhi	r8, r2
 800dafe:	4698      	movls	r8, r3
 800db00:	2303      	movs	r3, #3
 800db02:	f02b 0204 	bic.w	r2, fp, #4
 800db06:	6123      	str	r3, [r4, #16]
 800db08:	6022      	str	r2, [r4, #0]
 800db0a:	f04f 0900 	mov.w	r9, #0
 800db0e:	9700      	str	r7, [sp, #0]
 800db10:	4633      	mov	r3, r6
 800db12:	aa0b      	add	r2, sp, #44	; 0x2c
 800db14:	4621      	mov	r1, r4
 800db16:	4628      	mov	r0, r5
 800db18:	f000 f9e6 	bl	800dee8 <_printf_common>
 800db1c:	3001      	adds	r0, #1
 800db1e:	f040 808d 	bne.w	800dc3c <_printf_float+0x1d4>
 800db22:	f04f 30ff 	mov.w	r0, #4294967295
 800db26:	b00d      	add	sp, #52	; 0x34
 800db28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db2c:	4642      	mov	r2, r8
 800db2e:	464b      	mov	r3, r9
 800db30:	4640      	mov	r0, r8
 800db32:	4649      	mov	r1, r9
 800db34:	f7f3 f822 	bl	8000b7c <__aeabi_dcmpun>
 800db38:	b110      	cbz	r0, 800db40 <_printf_float+0xd8>
 800db3a:	4a8c      	ldr	r2, [pc, #560]	; (800dd6c <_printf_float+0x304>)
 800db3c:	4b8c      	ldr	r3, [pc, #560]	; (800dd70 <_printf_float+0x308>)
 800db3e:	e7da      	b.n	800daf6 <_printf_float+0x8e>
 800db40:	6861      	ldr	r1, [r4, #4]
 800db42:	1c4b      	adds	r3, r1, #1
 800db44:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800db48:	a80a      	add	r0, sp, #40	; 0x28
 800db4a:	d13e      	bne.n	800dbca <_printf_float+0x162>
 800db4c:	2306      	movs	r3, #6
 800db4e:	6063      	str	r3, [r4, #4]
 800db50:	2300      	movs	r3, #0
 800db52:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800db56:	ab09      	add	r3, sp, #36	; 0x24
 800db58:	9300      	str	r3, [sp, #0]
 800db5a:	ec49 8b10 	vmov	d0, r8, r9
 800db5e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800db62:	6022      	str	r2, [r4, #0]
 800db64:	f8cd a004 	str.w	sl, [sp, #4]
 800db68:	6861      	ldr	r1, [r4, #4]
 800db6a:	4628      	mov	r0, r5
 800db6c:	f7ff fee7 	bl	800d93e <__cvt>
 800db70:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800db74:	2b47      	cmp	r3, #71	; 0x47
 800db76:	4680      	mov	r8, r0
 800db78:	d109      	bne.n	800db8e <_printf_float+0x126>
 800db7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db7c:	1cd8      	adds	r0, r3, #3
 800db7e:	db02      	blt.n	800db86 <_printf_float+0x11e>
 800db80:	6862      	ldr	r2, [r4, #4]
 800db82:	4293      	cmp	r3, r2
 800db84:	dd47      	ble.n	800dc16 <_printf_float+0x1ae>
 800db86:	f1aa 0a02 	sub.w	sl, sl, #2
 800db8a:	fa5f fa8a 	uxtb.w	sl, sl
 800db8e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800db92:	9909      	ldr	r1, [sp, #36]	; 0x24
 800db94:	d824      	bhi.n	800dbe0 <_printf_float+0x178>
 800db96:	3901      	subs	r1, #1
 800db98:	4652      	mov	r2, sl
 800db9a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800db9e:	9109      	str	r1, [sp, #36]	; 0x24
 800dba0:	f7ff ff2e 	bl	800da00 <__exponent>
 800dba4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dba6:	1813      	adds	r3, r2, r0
 800dba8:	2a01      	cmp	r2, #1
 800dbaa:	4681      	mov	r9, r0
 800dbac:	6123      	str	r3, [r4, #16]
 800dbae:	dc02      	bgt.n	800dbb6 <_printf_float+0x14e>
 800dbb0:	6822      	ldr	r2, [r4, #0]
 800dbb2:	07d1      	lsls	r1, r2, #31
 800dbb4:	d501      	bpl.n	800dbba <_printf_float+0x152>
 800dbb6:	3301      	adds	r3, #1
 800dbb8:	6123      	str	r3, [r4, #16]
 800dbba:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d0a5      	beq.n	800db0e <_printf_float+0xa6>
 800dbc2:	232d      	movs	r3, #45	; 0x2d
 800dbc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dbc8:	e7a1      	b.n	800db0e <_printf_float+0xa6>
 800dbca:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800dbce:	f000 8177 	beq.w	800dec0 <_printf_float+0x458>
 800dbd2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800dbd6:	d1bb      	bne.n	800db50 <_printf_float+0xe8>
 800dbd8:	2900      	cmp	r1, #0
 800dbda:	d1b9      	bne.n	800db50 <_printf_float+0xe8>
 800dbdc:	2301      	movs	r3, #1
 800dbde:	e7b6      	b.n	800db4e <_printf_float+0xe6>
 800dbe0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800dbe4:	d119      	bne.n	800dc1a <_printf_float+0x1b2>
 800dbe6:	2900      	cmp	r1, #0
 800dbe8:	6863      	ldr	r3, [r4, #4]
 800dbea:	dd0c      	ble.n	800dc06 <_printf_float+0x19e>
 800dbec:	6121      	str	r1, [r4, #16]
 800dbee:	b913      	cbnz	r3, 800dbf6 <_printf_float+0x18e>
 800dbf0:	6822      	ldr	r2, [r4, #0]
 800dbf2:	07d2      	lsls	r2, r2, #31
 800dbf4:	d502      	bpl.n	800dbfc <_printf_float+0x194>
 800dbf6:	3301      	adds	r3, #1
 800dbf8:	440b      	add	r3, r1
 800dbfa:	6123      	str	r3, [r4, #16]
 800dbfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbfe:	65a3      	str	r3, [r4, #88]	; 0x58
 800dc00:	f04f 0900 	mov.w	r9, #0
 800dc04:	e7d9      	b.n	800dbba <_printf_float+0x152>
 800dc06:	b913      	cbnz	r3, 800dc0e <_printf_float+0x1a6>
 800dc08:	6822      	ldr	r2, [r4, #0]
 800dc0a:	07d0      	lsls	r0, r2, #31
 800dc0c:	d501      	bpl.n	800dc12 <_printf_float+0x1aa>
 800dc0e:	3302      	adds	r3, #2
 800dc10:	e7f3      	b.n	800dbfa <_printf_float+0x192>
 800dc12:	2301      	movs	r3, #1
 800dc14:	e7f1      	b.n	800dbfa <_printf_float+0x192>
 800dc16:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800dc1a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800dc1e:	4293      	cmp	r3, r2
 800dc20:	db05      	blt.n	800dc2e <_printf_float+0x1c6>
 800dc22:	6822      	ldr	r2, [r4, #0]
 800dc24:	6123      	str	r3, [r4, #16]
 800dc26:	07d1      	lsls	r1, r2, #31
 800dc28:	d5e8      	bpl.n	800dbfc <_printf_float+0x194>
 800dc2a:	3301      	adds	r3, #1
 800dc2c:	e7e5      	b.n	800dbfa <_printf_float+0x192>
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	bfd4      	ite	le
 800dc32:	f1c3 0302 	rsble	r3, r3, #2
 800dc36:	2301      	movgt	r3, #1
 800dc38:	4413      	add	r3, r2
 800dc3a:	e7de      	b.n	800dbfa <_printf_float+0x192>
 800dc3c:	6823      	ldr	r3, [r4, #0]
 800dc3e:	055a      	lsls	r2, r3, #21
 800dc40:	d407      	bmi.n	800dc52 <_printf_float+0x1ea>
 800dc42:	6923      	ldr	r3, [r4, #16]
 800dc44:	4642      	mov	r2, r8
 800dc46:	4631      	mov	r1, r6
 800dc48:	4628      	mov	r0, r5
 800dc4a:	47b8      	blx	r7
 800dc4c:	3001      	adds	r0, #1
 800dc4e:	d12b      	bne.n	800dca8 <_printf_float+0x240>
 800dc50:	e767      	b.n	800db22 <_printf_float+0xba>
 800dc52:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800dc56:	f240 80dc 	bls.w	800de12 <_printf_float+0x3aa>
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dc62:	f7f2 ff59 	bl	8000b18 <__aeabi_dcmpeq>
 800dc66:	2800      	cmp	r0, #0
 800dc68:	d033      	beq.n	800dcd2 <_printf_float+0x26a>
 800dc6a:	2301      	movs	r3, #1
 800dc6c:	4a41      	ldr	r2, [pc, #260]	; (800dd74 <_printf_float+0x30c>)
 800dc6e:	4631      	mov	r1, r6
 800dc70:	4628      	mov	r0, r5
 800dc72:	47b8      	blx	r7
 800dc74:	3001      	adds	r0, #1
 800dc76:	f43f af54 	beq.w	800db22 <_printf_float+0xba>
 800dc7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dc7e:	429a      	cmp	r2, r3
 800dc80:	db02      	blt.n	800dc88 <_printf_float+0x220>
 800dc82:	6823      	ldr	r3, [r4, #0]
 800dc84:	07d8      	lsls	r0, r3, #31
 800dc86:	d50f      	bpl.n	800dca8 <_printf_float+0x240>
 800dc88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc8c:	4631      	mov	r1, r6
 800dc8e:	4628      	mov	r0, r5
 800dc90:	47b8      	blx	r7
 800dc92:	3001      	adds	r0, #1
 800dc94:	f43f af45 	beq.w	800db22 <_printf_float+0xba>
 800dc98:	f04f 0800 	mov.w	r8, #0
 800dc9c:	f104 091a 	add.w	r9, r4, #26
 800dca0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dca2:	3b01      	subs	r3, #1
 800dca4:	4543      	cmp	r3, r8
 800dca6:	dc09      	bgt.n	800dcbc <_printf_float+0x254>
 800dca8:	6823      	ldr	r3, [r4, #0]
 800dcaa:	079b      	lsls	r3, r3, #30
 800dcac:	f100 8103 	bmi.w	800deb6 <_printf_float+0x44e>
 800dcb0:	68e0      	ldr	r0, [r4, #12]
 800dcb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcb4:	4298      	cmp	r0, r3
 800dcb6:	bfb8      	it	lt
 800dcb8:	4618      	movlt	r0, r3
 800dcba:	e734      	b.n	800db26 <_printf_float+0xbe>
 800dcbc:	2301      	movs	r3, #1
 800dcbe:	464a      	mov	r2, r9
 800dcc0:	4631      	mov	r1, r6
 800dcc2:	4628      	mov	r0, r5
 800dcc4:	47b8      	blx	r7
 800dcc6:	3001      	adds	r0, #1
 800dcc8:	f43f af2b 	beq.w	800db22 <_printf_float+0xba>
 800dccc:	f108 0801 	add.w	r8, r8, #1
 800dcd0:	e7e6      	b.n	800dca0 <_printf_float+0x238>
 800dcd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	dc2b      	bgt.n	800dd30 <_printf_float+0x2c8>
 800dcd8:	2301      	movs	r3, #1
 800dcda:	4a26      	ldr	r2, [pc, #152]	; (800dd74 <_printf_float+0x30c>)
 800dcdc:	4631      	mov	r1, r6
 800dcde:	4628      	mov	r0, r5
 800dce0:	47b8      	blx	r7
 800dce2:	3001      	adds	r0, #1
 800dce4:	f43f af1d 	beq.w	800db22 <_printf_float+0xba>
 800dce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcea:	b923      	cbnz	r3, 800dcf6 <_printf_float+0x28e>
 800dcec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcee:	b913      	cbnz	r3, 800dcf6 <_printf_float+0x28e>
 800dcf0:	6823      	ldr	r3, [r4, #0]
 800dcf2:	07d9      	lsls	r1, r3, #31
 800dcf4:	d5d8      	bpl.n	800dca8 <_printf_float+0x240>
 800dcf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dcfa:	4631      	mov	r1, r6
 800dcfc:	4628      	mov	r0, r5
 800dcfe:	47b8      	blx	r7
 800dd00:	3001      	adds	r0, #1
 800dd02:	f43f af0e 	beq.w	800db22 <_printf_float+0xba>
 800dd06:	f04f 0900 	mov.w	r9, #0
 800dd0a:	f104 0a1a 	add.w	sl, r4, #26
 800dd0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd10:	425b      	negs	r3, r3
 800dd12:	454b      	cmp	r3, r9
 800dd14:	dc01      	bgt.n	800dd1a <_printf_float+0x2b2>
 800dd16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd18:	e794      	b.n	800dc44 <_printf_float+0x1dc>
 800dd1a:	2301      	movs	r3, #1
 800dd1c:	4652      	mov	r2, sl
 800dd1e:	4631      	mov	r1, r6
 800dd20:	4628      	mov	r0, r5
 800dd22:	47b8      	blx	r7
 800dd24:	3001      	adds	r0, #1
 800dd26:	f43f aefc 	beq.w	800db22 <_printf_float+0xba>
 800dd2a:	f109 0901 	add.w	r9, r9, #1
 800dd2e:	e7ee      	b.n	800dd0e <_printf_float+0x2a6>
 800dd30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dd32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dd34:	429a      	cmp	r2, r3
 800dd36:	bfa8      	it	ge
 800dd38:	461a      	movge	r2, r3
 800dd3a:	2a00      	cmp	r2, #0
 800dd3c:	4691      	mov	r9, r2
 800dd3e:	dd07      	ble.n	800dd50 <_printf_float+0x2e8>
 800dd40:	4613      	mov	r3, r2
 800dd42:	4631      	mov	r1, r6
 800dd44:	4642      	mov	r2, r8
 800dd46:	4628      	mov	r0, r5
 800dd48:	47b8      	blx	r7
 800dd4a:	3001      	adds	r0, #1
 800dd4c:	f43f aee9 	beq.w	800db22 <_printf_float+0xba>
 800dd50:	f104 031a 	add.w	r3, r4, #26
 800dd54:	f04f 0b00 	mov.w	fp, #0
 800dd58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd5c:	9306      	str	r3, [sp, #24]
 800dd5e:	e015      	b.n	800dd8c <_printf_float+0x324>
 800dd60:	7fefffff 	.word	0x7fefffff
 800dd64:	08014e98 	.word	0x08014e98
 800dd68:	08014e94 	.word	0x08014e94
 800dd6c:	08014ea0 	.word	0x08014ea0
 800dd70:	08014e9c 	.word	0x08014e9c
 800dd74:	08014ea4 	.word	0x08014ea4
 800dd78:	2301      	movs	r3, #1
 800dd7a:	9a06      	ldr	r2, [sp, #24]
 800dd7c:	4631      	mov	r1, r6
 800dd7e:	4628      	mov	r0, r5
 800dd80:	47b8      	blx	r7
 800dd82:	3001      	adds	r0, #1
 800dd84:	f43f aecd 	beq.w	800db22 <_printf_float+0xba>
 800dd88:	f10b 0b01 	add.w	fp, fp, #1
 800dd8c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800dd90:	ebaa 0309 	sub.w	r3, sl, r9
 800dd94:	455b      	cmp	r3, fp
 800dd96:	dcef      	bgt.n	800dd78 <_printf_float+0x310>
 800dd98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dd9c:	429a      	cmp	r2, r3
 800dd9e:	44d0      	add	r8, sl
 800dda0:	db15      	blt.n	800ddce <_printf_float+0x366>
 800dda2:	6823      	ldr	r3, [r4, #0]
 800dda4:	07da      	lsls	r2, r3, #31
 800dda6:	d412      	bmi.n	800ddce <_printf_float+0x366>
 800dda8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ddaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ddac:	eba3 020a 	sub.w	r2, r3, sl
 800ddb0:	eba3 0a01 	sub.w	sl, r3, r1
 800ddb4:	4592      	cmp	sl, r2
 800ddb6:	bfa8      	it	ge
 800ddb8:	4692      	movge	sl, r2
 800ddba:	f1ba 0f00 	cmp.w	sl, #0
 800ddbe:	dc0e      	bgt.n	800ddde <_printf_float+0x376>
 800ddc0:	f04f 0800 	mov.w	r8, #0
 800ddc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ddc8:	f104 091a 	add.w	r9, r4, #26
 800ddcc:	e019      	b.n	800de02 <_printf_float+0x39a>
 800ddce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ddd2:	4631      	mov	r1, r6
 800ddd4:	4628      	mov	r0, r5
 800ddd6:	47b8      	blx	r7
 800ddd8:	3001      	adds	r0, #1
 800ddda:	d1e5      	bne.n	800dda8 <_printf_float+0x340>
 800dddc:	e6a1      	b.n	800db22 <_printf_float+0xba>
 800ddde:	4653      	mov	r3, sl
 800dde0:	4642      	mov	r2, r8
 800dde2:	4631      	mov	r1, r6
 800dde4:	4628      	mov	r0, r5
 800dde6:	47b8      	blx	r7
 800dde8:	3001      	adds	r0, #1
 800ddea:	d1e9      	bne.n	800ddc0 <_printf_float+0x358>
 800ddec:	e699      	b.n	800db22 <_printf_float+0xba>
 800ddee:	2301      	movs	r3, #1
 800ddf0:	464a      	mov	r2, r9
 800ddf2:	4631      	mov	r1, r6
 800ddf4:	4628      	mov	r0, r5
 800ddf6:	47b8      	blx	r7
 800ddf8:	3001      	adds	r0, #1
 800ddfa:	f43f ae92 	beq.w	800db22 <_printf_float+0xba>
 800ddfe:	f108 0801 	add.w	r8, r8, #1
 800de02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800de06:	1a9b      	subs	r3, r3, r2
 800de08:	eba3 030a 	sub.w	r3, r3, sl
 800de0c:	4543      	cmp	r3, r8
 800de0e:	dcee      	bgt.n	800ddee <_printf_float+0x386>
 800de10:	e74a      	b.n	800dca8 <_printf_float+0x240>
 800de12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de14:	2a01      	cmp	r2, #1
 800de16:	dc01      	bgt.n	800de1c <_printf_float+0x3b4>
 800de18:	07db      	lsls	r3, r3, #31
 800de1a:	d53a      	bpl.n	800de92 <_printf_float+0x42a>
 800de1c:	2301      	movs	r3, #1
 800de1e:	4642      	mov	r2, r8
 800de20:	4631      	mov	r1, r6
 800de22:	4628      	mov	r0, r5
 800de24:	47b8      	blx	r7
 800de26:	3001      	adds	r0, #1
 800de28:	f43f ae7b 	beq.w	800db22 <_printf_float+0xba>
 800de2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de30:	4631      	mov	r1, r6
 800de32:	4628      	mov	r0, r5
 800de34:	47b8      	blx	r7
 800de36:	3001      	adds	r0, #1
 800de38:	f108 0801 	add.w	r8, r8, #1
 800de3c:	f43f ae71 	beq.w	800db22 <_printf_float+0xba>
 800de40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de42:	2200      	movs	r2, #0
 800de44:	f103 3aff 	add.w	sl, r3, #4294967295
 800de48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800de4c:	2300      	movs	r3, #0
 800de4e:	f7f2 fe63 	bl	8000b18 <__aeabi_dcmpeq>
 800de52:	b9c8      	cbnz	r0, 800de88 <_printf_float+0x420>
 800de54:	4653      	mov	r3, sl
 800de56:	4642      	mov	r2, r8
 800de58:	4631      	mov	r1, r6
 800de5a:	4628      	mov	r0, r5
 800de5c:	47b8      	blx	r7
 800de5e:	3001      	adds	r0, #1
 800de60:	d10e      	bne.n	800de80 <_printf_float+0x418>
 800de62:	e65e      	b.n	800db22 <_printf_float+0xba>
 800de64:	2301      	movs	r3, #1
 800de66:	4652      	mov	r2, sl
 800de68:	4631      	mov	r1, r6
 800de6a:	4628      	mov	r0, r5
 800de6c:	47b8      	blx	r7
 800de6e:	3001      	adds	r0, #1
 800de70:	f43f ae57 	beq.w	800db22 <_printf_float+0xba>
 800de74:	f108 0801 	add.w	r8, r8, #1
 800de78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de7a:	3b01      	subs	r3, #1
 800de7c:	4543      	cmp	r3, r8
 800de7e:	dcf1      	bgt.n	800de64 <_printf_float+0x3fc>
 800de80:	464b      	mov	r3, r9
 800de82:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800de86:	e6de      	b.n	800dc46 <_printf_float+0x1de>
 800de88:	f04f 0800 	mov.w	r8, #0
 800de8c:	f104 0a1a 	add.w	sl, r4, #26
 800de90:	e7f2      	b.n	800de78 <_printf_float+0x410>
 800de92:	2301      	movs	r3, #1
 800de94:	e7df      	b.n	800de56 <_printf_float+0x3ee>
 800de96:	2301      	movs	r3, #1
 800de98:	464a      	mov	r2, r9
 800de9a:	4631      	mov	r1, r6
 800de9c:	4628      	mov	r0, r5
 800de9e:	47b8      	blx	r7
 800dea0:	3001      	adds	r0, #1
 800dea2:	f43f ae3e 	beq.w	800db22 <_printf_float+0xba>
 800dea6:	f108 0801 	add.w	r8, r8, #1
 800deaa:	68e3      	ldr	r3, [r4, #12]
 800deac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800deae:	1a9b      	subs	r3, r3, r2
 800deb0:	4543      	cmp	r3, r8
 800deb2:	dcf0      	bgt.n	800de96 <_printf_float+0x42e>
 800deb4:	e6fc      	b.n	800dcb0 <_printf_float+0x248>
 800deb6:	f04f 0800 	mov.w	r8, #0
 800deba:	f104 0919 	add.w	r9, r4, #25
 800debe:	e7f4      	b.n	800deaa <_printf_float+0x442>
 800dec0:	2900      	cmp	r1, #0
 800dec2:	f43f ae8b 	beq.w	800dbdc <_printf_float+0x174>
 800dec6:	2300      	movs	r3, #0
 800dec8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800decc:	ab09      	add	r3, sp, #36	; 0x24
 800dece:	9300      	str	r3, [sp, #0]
 800ded0:	ec49 8b10 	vmov	d0, r8, r9
 800ded4:	6022      	str	r2, [r4, #0]
 800ded6:	f8cd a004 	str.w	sl, [sp, #4]
 800deda:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800dede:	4628      	mov	r0, r5
 800dee0:	f7ff fd2d 	bl	800d93e <__cvt>
 800dee4:	4680      	mov	r8, r0
 800dee6:	e648      	b.n	800db7a <_printf_float+0x112>

0800dee8 <_printf_common>:
 800dee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800deec:	4691      	mov	r9, r2
 800deee:	461f      	mov	r7, r3
 800def0:	688a      	ldr	r2, [r1, #8]
 800def2:	690b      	ldr	r3, [r1, #16]
 800def4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800def8:	4293      	cmp	r3, r2
 800defa:	bfb8      	it	lt
 800defc:	4613      	movlt	r3, r2
 800defe:	f8c9 3000 	str.w	r3, [r9]
 800df02:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800df06:	4606      	mov	r6, r0
 800df08:	460c      	mov	r4, r1
 800df0a:	b112      	cbz	r2, 800df12 <_printf_common+0x2a>
 800df0c:	3301      	adds	r3, #1
 800df0e:	f8c9 3000 	str.w	r3, [r9]
 800df12:	6823      	ldr	r3, [r4, #0]
 800df14:	0699      	lsls	r1, r3, #26
 800df16:	bf42      	ittt	mi
 800df18:	f8d9 3000 	ldrmi.w	r3, [r9]
 800df1c:	3302      	addmi	r3, #2
 800df1e:	f8c9 3000 	strmi.w	r3, [r9]
 800df22:	6825      	ldr	r5, [r4, #0]
 800df24:	f015 0506 	ands.w	r5, r5, #6
 800df28:	d107      	bne.n	800df3a <_printf_common+0x52>
 800df2a:	f104 0a19 	add.w	sl, r4, #25
 800df2e:	68e3      	ldr	r3, [r4, #12]
 800df30:	f8d9 2000 	ldr.w	r2, [r9]
 800df34:	1a9b      	subs	r3, r3, r2
 800df36:	42ab      	cmp	r3, r5
 800df38:	dc28      	bgt.n	800df8c <_printf_common+0xa4>
 800df3a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800df3e:	6822      	ldr	r2, [r4, #0]
 800df40:	3300      	adds	r3, #0
 800df42:	bf18      	it	ne
 800df44:	2301      	movne	r3, #1
 800df46:	0692      	lsls	r2, r2, #26
 800df48:	d42d      	bmi.n	800dfa6 <_printf_common+0xbe>
 800df4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800df4e:	4639      	mov	r1, r7
 800df50:	4630      	mov	r0, r6
 800df52:	47c0      	blx	r8
 800df54:	3001      	adds	r0, #1
 800df56:	d020      	beq.n	800df9a <_printf_common+0xb2>
 800df58:	6823      	ldr	r3, [r4, #0]
 800df5a:	68e5      	ldr	r5, [r4, #12]
 800df5c:	f8d9 2000 	ldr.w	r2, [r9]
 800df60:	f003 0306 	and.w	r3, r3, #6
 800df64:	2b04      	cmp	r3, #4
 800df66:	bf08      	it	eq
 800df68:	1aad      	subeq	r5, r5, r2
 800df6a:	68a3      	ldr	r3, [r4, #8]
 800df6c:	6922      	ldr	r2, [r4, #16]
 800df6e:	bf0c      	ite	eq
 800df70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800df74:	2500      	movne	r5, #0
 800df76:	4293      	cmp	r3, r2
 800df78:	bfc4      	itt	gt
 800df7a:	1a9b      	subgt	r3, r3, r2
 800df7c:	18ed      	addgt	r5, r5, r3
 800df7e:	f04f 0900 	mov.w	r9, #0
 800df82:	341a      	adds	r4, #26
 800df84:	454d      	cmp	r5, r9
 800df86:	d11a      	bne.n	800dfbe <_printf_common+0xd6>
 800df88:	2000      	movs	r0, #0
 800df8a:	e008      	b.n	800df9e <_printf_common+0xb6>
 800df8c:	2301      	movs	r3, #1
 800df8e:	4652      	mov	r2, sl
 800df90:	4639      	mov	r1, r7
 800df92:	4630      	mov	r0, r6
 800df94:	47c0      	blx	r8
 800df96:	3001      	adds	r0, #1
 800df98:	d103      	bne.n	800dfa2 <_printf_common+0xba>
 800df9a:	f04f 30ff 	mov.w	r0, #4294967295
 800df9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfa2:	3501      	adds	r5, #1
 800dfa4:	e7c3      	b.n	800df2e <_printf_common+0x46>
 800dfa6:	18e1      	adds	r1, r4, r3
 800dfa8:	1c5a      	adds	r2, r3, #1
 800dfaa:	2030      	movs	r0, #48	; 0x30
 800dfac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dfb0:	4422      	add	r2, r4
 800dfb2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dfb6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dfba:	3302      	adds	r3, #2
 800dfbc:	e7c5      	b.n	800df4a <_printf_common+0x62>
 800dfbe:	2301      	movs	r3, #1
 800dfc0:	4622      	mov	r2, r4
 800dfc2:	4639      	mov	r1, r7
 800dfc4:	4630      	mov	r0, r6
 800dfc6:	47c0      	blx	r8
 800dfc8:	3001      	adds	r0, #1
 800dfca:	d0e6      	beq.n	800df9a <_printf_common+0xb2>
 800dfcc:	f109 0901 	add.w	r9, r9, #1
 800dfd0:	e7d8      	b.n	800df84 <_printf_common+0x9c>
	...

0800dfd4 <_printf_i>:
 800dfd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dfd8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800dfdc:	460c      	mov	r4, r1
 800dfde:	7e09      	ldrb	r1, [r1, #24]
 800dfe0:	b085      	sub	sp, #20
 800dfe2:	296e      	cmp	r1, #110	; 0x6e
 800dfe4:	4617      	mov	r7, r2
 800dfe6:	4606      	mov	r6, r0
 800dfe8:	4698      	mov	r8, r3
 800dfea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dfec:	f000 80b3 	beq.w	800e156 <_printf_i+0x182>
 800dff0:	d822      	bhi.n	800e038 <_printf_i+0x64>
 800dff2:	2963      	cmp	r1, #99	; 0x63
 800dff4:	d036      	beq.n	800e064 <_printf_i+0x90>
 800dff6:	d80a      	bhi.n	800e00e <_printf_i+0x3a>
 800dff8:	2900      	cmp	r1, #0
 800dffa:	f000 80b9 	beq.w	800e170 <_printf_i+0x19c>
 800dffe:	2958      	cmp	r1, #88	; 0x58
 800e000:	f000 8083 	beq.w	800e10a <_printf_i+0x136>
 800e004:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e008:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e00c:	e032      	b.n	800e074 <_printf_i+0xa0>
 800e00e:	2964      	cmp	r1, #100	; 0x64
 800e010:	d001      	beq.n	800e016 <_printf_i+0x42>
 800e012:	2969      	cmp	r1, #105	; 0x69
 800e014:	d1f6      	bne.n	800e004 <_printf_i+0x30>
 800e016:	6820      	ldr	r0, [r4, #0]
 800e018:	6813      	ldr	r3, [r2, #0]
 800e01a:	0605      	lsls	r5, r0, #24
 800e01c:	f103 0104 	add.w	r1, r3, #4
 800e020:	d52a      	bpl.n	800e078 <_printf_i+0xa4>
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	6011      	str	r1, [r2, #0]
 800e026:	2b00      	cmp	r3, #0
 800e028:	da03      	bge.n	800e032 <_printf_i+0x5e>
 800e02a:	222d      	movs	r2, #45	; 0x2d
 800e02c:	425b      	negs	r3, r3
 800e02e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e032:	486f      	ldr	r0, [pc, #444]	; (800e1f0 <_printf_i+0x21c>)
 800e034:	220a      	movs	r2, #10
 800e036:	e039      	b.n	800e0ac <_printf_i+0xd8>
 800e038:	2973      	cmp	r1, #115	; 0x73
 800e03a:	f000 809d 	beq.w	800e178 <_printf_i+0x1a4>
 800e03e:	d808      	bhi.n	800e052 <_printf_i+0x7e>
 800e040:	296f      	cmp	r1, #111	; 0x6f
 800e042:	d020      	beq.n	800e086 <_printf_i+0xb2>
 800e044:	2970      	cmp	r1, #112	; 0x70
 800e046:	d1dd      	bne.n	800e004 <_printf_i+0x30>
 800e048:	6823      	ldr	r3, [r4, #0]
 800e04a:	f043 0320 	orr.w	r3, r3, #32
 800e04e:	6023      	str	r3, [r4, #0]
 800e050:	e003      	b.n	800e05a <_printf_i+0x86>
 800e052:	2975      	cmp	r1, #117	; 0x75
 800e054:	d017      	beq.n	800e086 <_printf_i+0xb2>
 800e056:	2978      	cmp	r1, #120	; 0x78
 800e058:	d1d4      	bne.n	800e004 <_printf_i+0x30>
 800e05a:	2378      	movs	r3, #120	; 0x78
 800e05c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e060:	4864      	ldr	r0, [pc, #400]	; (800e1f4 <_printf_i+0x220>)
 800e062:	e055      	b.n	800e110 <_printf_i+0x13c>
 800e064:	6813      	ldr	r3, [r2, #0]
 800e066:	1d19      	adds	r1, r3, #4
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	6011      	str	r1, [r2, #0]
 800e06c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e070:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e074:	2301      	movs	r3, #1
 800e076:	e08c      	b.n	800e192 <_printf_i+0x1be>
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	6011      	str	r1, [r2, #0]
 800e07c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e080:	bf18      	it	ne
 800e082:	b21b      	sxthne	r3, r3
 800e084:	e7cf      	b.n	800e026 <_printf_i+0x52>
 800e086:	6813      	ldr	r3, [r2, #0]
 800e088:	6825      	ldr	r5, [r4, #0]
 800e08a:	1d18      	adds	r0, r3, #4
 800e08c:	6010      	str	r0, [r2, #0]
 800e08e:	0628      	lsls	r0, r5, #24
 800e090:	d501      	bpl.n	800e096 <_printf_i+0xc2>
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	e002      	b.n	800e09c <_printf_i+0xc8>
 800e096:	0668      	lsls	r0, r5, #25
 800e098:	d5fb      	bpl.n	800e092 <_printf_i+0xbe>
 800e09a:	881b      	ldrh	r3, [r3, #0]
 800e09c:	4854      	ldr	r0, [pc, #336]	; (800e1f0 <_printf_i+0x21c>)
 800e09e:	296f      	cmp	r1, #111	; 0x6f
 800e0a0:	bf14      	ite	ne
 800e0a2:	220a      	movne	r2, #10
 800e0a4:	2208      	moveq	r2, #8
 800e0a6:	2100      	movs	r1, #0
 800e0a8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e0ac:	6865      	ldr	r5, [r4, #4]
 800e0ae:	60a5      	str	r5, [r4, #8]
 800e0b0:	2d00      	cmp	r5, #0
 800e0b2:	f2c0 8095 	blt.w	800e1e0 <_printf_i+0x20c>
 800e0b6:	6821      	ldr	r1, [r4, #0]
 800e0b8:	f021 0104 	bic.w	r1, r1, #4
 800e0bc:	6021      	str	r1, [r4, #0]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d13d      	bne.n	800e13e <_printf_i+0x16a>
 800e0c2:	2d00      	cmp	r5, #0
 800e0c4:	f040 808e 	bne.w	800e1e4 <_printf_i+0x210>
 800e0c8:	4665      	mov	r5, ip
 800e0ca:	2a08      	cmp	r2, #8
 800e0cc:	d10b      	bne.n	800e0e6 <_printf_i+0x112>
 800e0ce:	6823      	ldr	r3, [r4, #0]
 800e0d0:	07db      	lsls	r3, r3, #31
 800e0d2:	d508      	bpl.n	800e0e6 <_printf_i+0x112>
 800e0d4:	6923      	ldr	r3, [r4, #16]
 800e0d6:	6862      	ldr	r2, [r4, #4]
 800e0d8:	429a      	cmp	r2, r3
 800e0da:	bfde      	ittt	le
 800e0dc:	2330      	movle	r3, #48	; 0x30
 800e0de:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e0e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e0e6:	ebac 0305 	sub.w	r3, ip, r5
 800e0ea:	6123      	str	r3, [r4, #16]
 800e0ec:	f8cd 8000 	str.w	r8, [sp]
 800e0f0:	463b      	mov	r3, r7
 800e0f2:	aa03      	add	r2, sp, #12
 800e0f4:	4621      	mov	r1, r4
 800e0f6:	4630      	mov	r0, r6
 800e0f8:	f7ff fef6 	bl	800dee8 <_printf_common>
 800e0fc:	3001      	adds	r0, #1
 800e0fe:	d14d      	bne.n	800e19c <_printf_i+0x1c8>
 800e100:	f04f 30ff 	mov.w	r0, #4294967295
 800e104:	b005      	add	sp, #20
 800e106:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e10a:	4839      	ldr	r0, [pc, #228]	; (800e1f0 <_printf_i+0x21c>)
 800e10c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e110:	6813      	ldr	r3, [r2, #0]
 800e112:	6821      	ldr	r1, [r4, #0]
 800e114:	1d1d      	adds	r5, r3, #4
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	6015      	str	r5, [r2, #0]
 800e11a:	060a      	lsls	r2, r1, #24
 800e11c:	d50b      	bpl.n	800e136 <_printf_i+0x162>
 800e11e:	07ca      	lsls	r2, r1, #31
 800e120:	bf44      	itt	mi
 800e122:	f041 0120 	orrmi.w	r1, r1, #32
 800e126:	6021      	strmi	r1, [r4, #0]
 800e128:	b91b      	cbnz	r3, 800e132 <_printf_i+0x15e>
 800e12a:	6822      	ldr	r2, [r4, #0]
 800e12c:	f022 0220 	bic.w	r2, r2, #32
 800e130:	6022      	str	r2, [r4, #0]
 800e132:	2210      	movs	r2, #16
 800e134:	e7b7      	b.n	800e0a6 <_printf_i+0xd2>
 800e136:	064d      	lsls	r5, r1, #25
 800e138:	bf48      	it	mi
 800e13a:	b29b      	uxthmi	r3, r3
 800e13c:	e7ef      	b.n	800e11e <_printf_i+0x14a>
 800e13e:	4665      	mov	r5, ip
 800e140:	fbb3 f1f2 	udiv	r1, r3, r2
 800e144:	fb02 3311 	mls	r3, r2, r1, r3
 800e148:	5cc3      	ldrb	r3, [r0, r3]
 800e14a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e14e:	460b      	mov	r3, r1
 800e150:	2900      	cmp	r1, #0
 800e152:	d1f5      	bne.n	800e140 <_printf_i+0x16c>
 800e154:	e7b9      	b.n	800e0ca <_printf_i+0xf6>
 800e156:	6813      	ldr	r3, [r2, #0]
 800e158:	6825      	ldr	r5, [r4, #0]
 800e15a:	6961      	ldr	r1, [r4, #20]
 800e15c:	1d18      	adds	r0, r3, #4
 800e15e:	6010      	str	r0, [r2, #0]
 800e160:	0628      	lsls	r0, r5, #24
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	d501      	bpl.n	800e16a <_printf_i+0x196>
 800e166:	6019      	str	r1, [r3, #0]
 800e168:	e002      	b.n	800e170 <_printf_i+0x19c>
 800e16a:	066a      	lsls	r2, r5, #25
 800e16c:	d5fb      	bpl.n	800e166 <_printf_i+0x192>
 800e16e:	8019      	strh	r1, [r3, #0]
 800e170:	2300      	movs	r3, #0
 800e172:	6123      	str	r3, [r4, #16]
 800e174:	4665      	mov	r5, ip
 800e176:	e7b9      	b.n	800e0ec <_printf_i+0x118>
 800e178:	6813      	ldr	r3, [r2, #0]
 800e17a:	1d19      	adds	r1, r3, #4
 800e17c:	6011      	str	r1, [r2, #0]
 800e17e:	681d      	ldr	r5, [r3, #0]
 800e180:	6862      	ldr	r2, [r4, #4]
 800e182:	2100      	movs	r1, #0
 800e184:	4628      	mov	r0, r5
 800e186:	f7f2 f853 	bl	8000230 <memchr>
 800e18a:	b108      	cbz	r0, 800e190 <_printf_i+0x1bc>
 800e18c:	1b40      	subs	r0, r0, r5
 800e18e:	6060      	str	r0, [r4, #4]
 800e190:	6863      	ldr	r3, [r4, #4]
 800e192:	6123      	str	r3, [r4, #16]
 800e194:	2300      	movs	r3, #0
 800e196:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e19a:	e7a7      	b.n	800e0ec <_printf_i+0x118>
 800e19c:	6923      	ldr	r3, [r4, #16]
 800e19e:	462a      	mov	r2, r5
 800e1a0:	4639      	mov	r1, r7
 800e1a2:	4630      	mov	r0, r6
 800e1a4:	47c0      	blx	r8
 800e1a6:	3001      	adds	r0, #1
 800e1a8:	d0aa      	beq.n	800e100 <_printf_i+0x12c>
 800e1aa:	6823      	ldr	r3, [r4, #0]
 800e1ac:	079b      	lsls	r3, r3, #30
 800e1ae:	d413      	bmi.n	800e1d8 <_printf_i+0x204>
 800e1b0:	68e0      	ldr	r0, [r4, #12]
 800e1b2:	9b03      	ldr	r3, [sp, #12]
 800e1b4:	4298      	cmp	r0, r3
 800e1b6:	bfb8      	it	lt
 800e1b8:	4618      	movlt	r0, r3
 800e1ba:	e7a3      	b.n	800e104 <_printf_i+0x130>
 800e1bc:	2301      	movs	r3, #1
 800e1be:	464a      	mov	r2, r9
 800e1c0:	4639      	mov	r1, r7
 800e1c2:	4630      	mov	r0, r6
 800e1c4:	47c0      	blx	r8
 800e1c6:	3001      	adds	r0, #1
 800e1c8:	d09a      	beq.n	800e100 <_printf_i+0x12c>
 800e1ca:	3501      	adds	r5, #1
 800e1cc:	68e3      	ldr	r3, [r4, #12]
 800e1ce:	9a03      	ldr	r2, [sp, #12]
 800e1d0:	1a9b      	subs	r3, r3, r2
 800e1d2:	42ab      	cmp	r3, r5
 800e1d4:	dcf2      	bgt.n	800e1bc <_printf_i+0x1e8>
 800e1d6:	e7eb      	b.n	800e1b0 <_printf_i+0x1dc>
 800e1d8:	2500      	movs	r5, #0
 800e1da:	f104 0919 	add.w	r9, r4, #25
 800e1de:	e7f5      	b.n	800e1cc <_printf_i+0x1f8>
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d1ac      	bne.n	800e13e <_printf_i+0x16a>
 800e1e4:	7803      	ldrb	r3, [r0, #0]
 800e1e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e1ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e1ee:	e76c      	b.n	800e0ca <_printf_i+0xf6>
 800e1f0:	08014ea6 	.word	0x08014ea6
 800e1f4:	08014eb7 	.word	0x08014eb7

0800e1f8 <_scanf_float>:
 800e1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1fc:	469a      	mov	sl, r3
 800e1fe:	688b      	ldr	r3, [r1, #8]
 800e200:	4616      	mov	r6, r2
 800e202:	1e5a      	subs	r2, r3, #1
 800e204:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e208:	b087      	sub	sp, #28
 800e20a:	bf83      	ittte	hi
 800e20c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800e210:	189b      	addhi	r3, r3, r2
 800e212:	9301      	strhi	r3, [sp, #4]
 800e214:	2300      	movls	r3, #0
 800e216:	bf86      	itte	hi
 800e218:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e21c:	608b      	strhi	r3, [r1, #8]
 800e21e:	9301      	strls	r3, [sp, #4]
 800e220:	680b      	ldr	r3, [r1, #0]
 800e222:	4688      	mov	r8, r1
 800e224:	f04f 0b00 	mov.w	fp, #0
 800e228:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e22c:	f848 3b1c 	str.w	r3, [r8], #28
 800e230:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800e234:	4607      	mov	r7, r0
 800e236:	460c      	mov	r4, r1
 800e238:	4645      	mov	r5, r8
 800e23a:	465a      	mov	r2, fp
 800e23c:	46d9      	mov	r9, fp
 800e23e:	f8cd b008 	str.w	fp, [sp, #8]
 800e242:	68a1      	ldr	r1, [r4, #8]
 800e244:	b181      	cbz	r1, 800e268 <_scanf_float+0x70>
 800e246:	6833      	ldr	r3, [r6, #0]
 800e248:	781b      	ldrb	r3, [r3, #0]
 800e24a:	2b49      	cmp	r3, #73	; 0x49
 800e24c:	d071      	beq.n	800e332 <_scanf_float+0x13a>
 800e24e:	d84d      	bhi.n	800e2ec <_scanf_float+0xf4>
 800e250:	2b39      	cmp	r3, #57	; 0x39
 800e252:	d840      	bhi.n	800e2d6 <_scanf_float+0xde>
 800e254:	2b31      	cmp	r3, #49	; 0x31
 800e256:	f080 8088 	bcs.w	800e36a <_scanf_float+0x172>
 800e25a:	2b2d      	cmp	r3, #45	; 0x2d
 800e25c:	f000 8090 	beq.w	800e380 <_scanf_float+0x188>
 800e260:	d815      	bhi.n	800e28e <_scanf_float+0x96>
 800e262:	2b2b      	cmp	r3, #43	; 0x2b
 800e264:	f000 808c 	beq.w	800e380 <_scanf_float+0x188>
 800e268:	f1b9 0f00 	cmp.w	r9, #0
 800e26c:	d003      	beq.n	800e276 <_scanf_float+0x7e>
 800e26e:	6823      	ldr	r3, [r4, #0]
 800e270:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e274:	6023      	str	r3, [r4, #0]
 800e276:	3a01      	subs	r2, #1
 800e278:	2a01      	cmp	r2, #1
 800e27a:	f200 80ea 	bhi.w	800e452 <_scanf_float+0x25a>
 800e27e:	4545      	cmp	r5, r8
 800e280:	f200 80dc 	bhi.w	800e43c <_scanf_float+0x244>
 800e284:	2601      	movs	r6, #1
 800e286:	4630      	mov	r0, r6
 800e288:	b007      	add	sp, #28
 800e28a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e28e:	2b2e      	cmp	r3, #46	; 0x2e
 800e290:	f000 809f 	beq.w	800e3d2 <_scanf_float+0x1da>
 800e294:	2b30      	cmp	r3, #48	; 0x30
 800e296:	d1e7      	bne.n	800e268 <_scanf_float+0x70>
 800e298:	6820      	ldr	r0, [r4, #0]
 800e29a:	f410 7f80 	tst.w	r0, #256	; 0x100
 800e29e:	d064      	beq.n	800e36a <_scanf_float+0x172>
 800e2a0:	9b01      	ldr	r3, [sp, #4]
 800e2a2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800e2a6:	6020      	str	r0, [r4, #0]
 800e2a8:	f109 0901 	add.w	r9, r9, #1
 800e2ac:	b11b      	cbz	r3, 800e2b6 <_scanf_float+0xbe>
 800e2ae:	3b01      	subs	r3, #1
 800e2b0:	3101      	adds	r1, #1
 800e2b2:	9301      	str	r3, [sp, #4]
 800e2b4:	60a1      	str	r1, [r4, #8]
 800e2b6:	68a3      	ldr	r3, [r4, #8]
 800e2b8:	3b01      	subs	r3, #1
 800e2ba:	60a3      	str	r3, [r4, #8]
 800e2bc:	6923      	ldr	r3, [r4, #16]
 800e2be:	3301      	adds	r3, #1
 800e2c0:	6123      	str	r3, [r4, #16]
 800e2c2:	6873      	ldr	r3, [r6, #4]
 800e2c4:	3b01      	subs	r3, #1
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	6073      	str	r3, [r6, #4]
 800e2ca:	f340 80ac 	ble.w	800e426 <_scanf_float+0x22e>
 800e2ce:	6833      	ldr	r3, [r6, #0]
 800e2d0:	3301      	adds	r3, #1
 800e2d2:	6033      	str	r3, [r6, #0]
 800e2d4:	e7b5      	b.n	800e242 <_scanf_float+0x4a>
 800e2d6:	2b45      	cmp	r3, #69	; 0x45
 800e2d8:	f000 8085 	beq.w	800e3e6 <_scanf_float+0x1ee>
 800e2dc:	2b46      	cmp	r3, #70	; 0x46
 800e2de:	d06a      	beq.n	800e3b6 <_scanf_float+0x1be>
 800e2e0:	2b41      	cmp	r3, #65	; 0x41
 800e2e2:	d1c1      	bne.n	800e268 <_scanf_float+0x70>
 800e2e4:	2a01      	cmp	r2, #1
 800e2e6:	d1bf      	bne.n	800e268 <_scanf_float+0x70>
 800e2e8:	2202      	movs	r2, #2
 800e2ea:	e046      	b.n	800e37a <_scanf_float+0x182>
 800e2ec:	2b65      	cmp	r3, #101	; 0x65
 800e2ee:	d07a      	beq.n	800e3e6 <_scanf_float+0x1ee>
 800e2f0:	d818      	bhi.n	800e324 <_scanf_float+0x12c>
 800e2f2:	2b54      	cmp	r3, #84	; 0x54
 800e2f4:	d066      	beq.n	800e3c4 <_scanf_float+0x1cc>
 800e2f6:	d811      	bhi.n	800e31c <_scanf_float+0x124>
 800e2f8:	2b4e      	cmp	r3, #78	; 0x4e
 800e2fa:	d1b5      	bne.n	800e268 <_scanf_float+0x70>
 800e2fc:	2a00      	cmp	r2, #0
 800e2fe:	d146      	bne.n	800e38e <_scanf_float+0x196>
 800e300:	f1b9 0f00 	cmp.w	r9, #0
 800e304:	d145      	bne.n	800e392 <_scanf_float+0x19a>
 800e306:	6821      	ldr	r1, [r4, #0]
 800e308:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800e30c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800e310:	d13f      	bne.n	800e392 <_scanf_float+0x19a>
 800e312:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e316:	6021      	str	r1, [r4, #0]
 800e318:	2201      	movs	r2, #1
 800e31a:	e02e      	b.n	800e37a <_scanf_float+0x182>
 800e31c:	2b59      	cmp	r3, #89	; 0x59
 800e31e:	d01e      	beq.n	800e35e <_scanf_float+0x166>
 800e320:	2b61      	cmp	r3, #97	; 0x61
 800e322:	e7de      	b.n	800e2e2 <_scanf_float+0xea>
 800e324:	2b6e      	cmp	r3, #110	; 0x6e
 800e326:	d0e9      	beq.n	800e2fc <_scanf_float+0x104>
 800e328:	d815      	bhi.n	800e356 <_scanf_float+0x15e>
 800e32a:	2b66      	cmp	r3, #102	; 0x66
 800e32c:	d043      	beq.n	800e3b6 <_scanf_float+0x1be>
 800e32e:	2b69      	cmp	r3, #105	; 0x69
 800e330:	d19a      	bne.n	800e268 <_scanf_float+0x70>
 800e332:	f1bb 0f00 	cmp.w	fp, #0
 800e336:	d138      	bne.n	800e3aa <_scanf_float+0x1b2>
 800e338:	f1b9 0f00 	cmp.w	r9, #0
 800e33c:	d197      	bne.n	800e26e <_scanf_float+0x76>
 800e33e:	6821      	ldr	r1, [r4, #0]
 800e340:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800e344:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800e348:	d195      	bne.n	800e276 <_scanf_float+0x7e>
 800e34a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e34e:	6021      	str	r1, [r4, #0]
 800e350:	f04f 0b01 	mov.w	fp, #1
 800e354:	e011      	b.n	800e37a <_scanf_float+0x182>
 800e356:	2b74      	cmp	r3, #116	; 0x74
 800e358:	d034      	beq.n	800e3c4 <_scanf_float+0x1cc>
 800e35a:	2b79      	cmp	r3, #121	; 0x79
 800e35c:	d184      	bne.n	800e268 <_scanf_float+0x70>
 800e35e:	f1bb 0f07 	cmp.w	fp, #7
 800e362:	d181      	bne.n	800e268 <_scanf_float+0x70>
 800e364:	f04f 0b08 	mov.w	fp, #8
 800e368:	e007      	b.n	800e37a <_scanf_float+0x182>
 800e36a:	eb12 0f0b 	cmn.w	r2, fp
 800e36e:	f47f af7b 	bne.w	800e268 <_scanf_float+0x70>
 800e372:	6821      	ldr	r1, [r4, #0]
 800e374:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800e378:	6021      	str	r1, [r4, #0]
 800e37a:	702b      	strb	r3, [r5, #0]
 800e37c:	3501      	adds	r5, #1
 800e37e:	e79a      	b.n	800e2b6 <_scanf_float+0xbe>
 800e380:	6821      	ldr	r1, [r4, #0]
 800e382:	0608      	lsls	r0, r1, #24
 800e384:	f57f af70 	bpl.w	800e268 <_scanf_float+0x70>
 800e388:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e38c:	e7f4      	b.n	800e378 <_scanf_float+0x180>
 800e38e:	2a02      	cmp	r2, #2
 800e390:	d047      	beq.n	800e422 <_scanf_float+0x22a>
 800e392:	f1bb 0f01 	cmp.w	fp, #1
 800e396:	d003      	beq.n	800e3a0 <_scanf_float+0x1a8>
 800e398:	f1bb 0f04 	cmp.w	fp, #4
 800e39c:	f47f af64 	bne.w	800e268 <_scanf_float+0x70>
 800e3a0:	f10b 0b01 	add.w	fp, fp, #1
 800e3a4:	fa5f fb8b 	uxtb.w	fp, fp
 800e3a8:	e7e7      	b.n	800e37a <_scanf_float+0x182>
 800e3aa:	f1bb 0f03 	cmp.w	fp, #3
 800e3ae:	d0f7      	beq.n	800e3a0 <_scanf_float+0x1a8>
 800e3b0:	f1bb 0f05 	cmp.w	fp, #5
 800e3b4:	e7f2      	b.n	800e39c <_scanf_float+0x1a4>
 800e3b6:	f1bb 0f02 	cmp.w	fp, #2
 800e3ba:	f47f af55 	bne.w	800e268 <_scanf_float+0x70>
 800e3be:	f04f 0b03 	mov.w	fp, #3
 800e3c2:	e7da      	b.n	800e37a <_scanf_float+0x182>
 800e3c4:	f1bb 0f06 	cmp.w	fp, #6
 800e3c8:	f47f af4e 	bne.w	800e268 <_scanf_float+0x70>
 800e3cc:	f04f 0b07 	mov.w	fp, #7
 800e3d0:	e7d3      	b.n	800e37a <_scanf_float+0x182>
 800e3d2:	6821      	ldr	r1, [r4, #0]
 800e3d4:	0588      	lsls	r0, r1, #22
 800e3d6:	f57f af47 	bpl.w	800e268 <_scanf_float+0x70>
 800e3da:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800e3de:	6021      	str	r1, [r4, #0]
 800e3e0:	f8cd 9008 	str.w	r9, [sp, #8]
 800e3e4:	e7c9      	b.n	800e37a <_scanf_float+0x182>
 800e3e6:	6821      	ldr	r1, [r4, #0]
 800e3e8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800e3ec:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800e3f0:	d006      	beq.n	800e400 <_scanf_float+0x208>
 800e3f2:	0548      	lsls	r0, r1, #21
 800e3f4:	f57f af38 	bpl.w	800e268 <_scanf_float+0x70>
 800e3f8:	f1b9 0f00 	cmp.w	r9, #0
 800e3fc:	f43f af3b 	beq.w	800e276 <_scanf_float+0x7e>
 800e400:	0588      	lsls	r0, r1, #22
 800e402:	bf58      	it	pl
 800e404:	9802      	ldrpl	r0, [sp, #8]
 800e406:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e40a:	bf58      	it	pl
 800e40c:	eba9 0000 	subpl.w	r0, r9, r0
 800e410:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800e414:	bf58      	it	pl
 800e416:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800e41a:	6021      	str	r1, [r4, #0]
 800e41c:	f04f 0900 	mov.w	r9, #0
 800e420:	e7ab      	b.n	800e37a <_scanf_float+0x182>
 800e422:	2203      	movs	r2, #3
 800e424:	e7a9      	b.n	800e37a <_scanf_float+0x182>
 800e426:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e42a:	9205      	str	r2, [sp, #20]
 800e42c:	4631      	mov	r1, r6
 800e42e:	4638      	mov	r0, r7
 800e430:	4798      	blx	r3
 800e432:	9a05      	ldr	r2, [sp, #20]
 800e434:	2800      	cmp	r0, #0
 800e436:	f43f af04 	beq.w	800e242 <_scanf_float+0x4a>
 800e43a:	e715      	b.n	800e268 <_scanf_float+0x70>
 800e43c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e440:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e444:	4632      	mov	r2, r6
 800e446:	4638      	mov	r0, r7
 800e448:	4798      	blx	r3
 800e44a:	6923      	ldr	r3, [r4, #16]
 800e44c:	3b01      	subs	r3, #1
 800e44e:	6123      	str	r3, [r4, #16]
 800e450:	e715      	b.n	800e27e <_scanf_float+0x86>
 800e452:	f10b 33ff 	add.w	r3, fp, #4294967295
 800e456:	2b06      	cmp	r3, #6
 800e458:	d80a      	bhi.n	800e470 <_scanf_float+0x278>
 800e45a:	f1bb 0f02 	cmp.w	fp, #2
 800e45e:	d968      	bls.n	800e532 <_scanf_float+0x33a>
 800e460:	f1ab 0b03 	sub.w	fp, fp, #3
 800e464:	fa5f fb8b 	uxtb.w	fp, fp
 800e468:	eba5 0b0b 	sub.w	fp, r5, fp
 800e46c:	455d      	cmp	r5, fp
 800e46e:	d14b      	bne.n	800e508 <_scanf_float+0x310>
 800e470:	6823      	ldr	r3, [r4, #0]
 800e472:	05da      	lsls	r2, r3, #23
 800e474:	d51f      	bpl.n	800e4b6 <_scanf_float+0x2be>
 800e476:	055b      	lsls	r3, r3, #21
 800e478:	d468      	bmi.n	800e54c <_scanf_float+0x354>
 800e47a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e47e:	6923      	ldr	r3, [r4, #16]
 800e480:	2965      	cmp	r1, #101	; 0x65
 800e482:	f103 33ff 	add.w	r3, r3, #4294967295
 800e486:	f105 3bff 	add.w	fp, r5, #4294967295
 800e48a:	6123      	str	r3, [r4, #16]
 800e48c:	d00d      	beq.n	800e4aa <_scanf_float+0x2b2>
 800e48e:	2945      	cmp	r1, #69	; 0x45
 800e490:	d00b      	beq.n	800e4aa <_scanf_float+0x2b2>
 800e492:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e496:	4632      	mov	r2, r6
 800e498:	4638      	mov	r0, r7
 800e49a:	4798      	blx	r3
 800e49c:	6923      	ldr	r3, [r4, #16]
 800e49e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800e4a2:	3b01      	subs	r3, #1
 800e4a4:	f1a5 0b02 	sub.w	fp, r5, #2
 800e4a8:	6123      	str	r3, [r4, #16]
 800e4aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e4ae:	4632      	mov	r2, r6
 800e4b0:	4638      	mov	r0, r7
 800e4b2:	4798      	blx	r3
 800e4b4:	465d      	mov	r5, fp
 800e4b6:	6826      	ldr	r6, [r4, #0]
 800e4b8:	f016 0610 	ands.w	r6, r6, #16
 800e4bc:	d17a      	bne.n	800e5b4 <_scanf_float+0x3bc>
 800e4be:	702e      	strb	r6, [r5, #0]
 800e4c0:	6823      	ldr	r3, [r4, #0]
 800e4c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e4c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e4ca:	d142      	bne.n	800e552 <_scanf_float+0x35a>
 800e4cc:	9b02      	ldr	r3, [sp, #8]
 800e4ce:	eba9 0303 	sub.w	r3, r9, r3
 800e4d2:	425a      	negs	r2, r3
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d149      	bne.n	800e56c <_scanf_float+0x374>
 800e4d8:	2200      	movs	r2, #0
 800e4da:	4641      	mov	r1, r8
 800e4dc:	4638      	mov	r0, r7
 800e4de:	f000 ffeb 	bl	800f4b8 <_strtod_r>
 800e4e2:	6825      	ldr	r5, [r4, #0]
 800e4e4:	f8da 3000 	ldr.w	r3, [sl]
 800e4e8:	f015 0f02 	tst.w	r5, #2
 800e4ec:	f103 0204 	add.w	r2, r3, #4
 800e4f0:	ec59 8b10 	vmov	r8, r9, d0
 800e4f4:	f8ca 2000 	str.w	r2, [sl]
 800e4f8:	d043      	beq.n	800e582 <_scanf_float+0x38a>
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	e9c3 8900 	strd	r8, r9, [r3]
 800e500:	68e3      	ldr	r3, [r4, #12]
 800e502:	3301      	adds	r3, #1
 800e504:	60e3      	str	r3, [r4, #12]
 800e506:	e6be      	b.n	800e286 <_scanf_float+0x8e>
 800e508:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e50c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e510:	4632      	mov	r2, r6
 800e512:	4638      	mov	r0, r7
 800e514:	4798      	blx	r3
 800e516:	6923      	ldr	r3, [r4, #16]
 800e518:	3b01      	subs	r3, #1
 800e51a:	6123      	str	r3, [r4, #16]
 800e51c:	e7a6      	b.n	800e46c <_scanf_float+0x274>
 800e51e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e522:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e526:	4632      	mov	r2, r6
 800e528:	4638      	mov	r0, r7
 800e52a:	4798      	blx	r3
 800e52c:	6923      	ldr	r3, [r4, #16]
 800e52e:	3b01      	subs	r3, #1
 800e530:	6123      	str	r3, [r4, #16]
 800e532:	4545      	cmp	r5, r8
 800e534:	d8f3      	bhi.n	800e51e <_scanf_float+0x326>
 800e536:	e6a5      	b.n	800e284 <_scanf_float+0x8c>
 800e538:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e53c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e540:	4632      	mov	r2, r6
 800e542:	4638      	mov	r0, r7
 800e544:	4798      	blx	r3
 800e546:	6923      	ldr	r3, [r4, #16]
 800e548:	3b01      	subs	r3, #1
 800e54a:	6123      	str	r3, [r4, #16]
 800e54c:	4545      	cmp	r5, r8
 800e54e:	d8f3      	bhi.n	800e538 <_scanf_float+0x340>
 800e550:	e698      	b.n	800e284 <_scanf_float+0x8c>
 800e552:	9b03      	ldr	r3, [sp, #12]
 800e554:	2b00      	cmp	r3, #0
 800e556:	d0bf      	beq.n	800e4d8 <_scanf_float+0x2e0>
 800e558:	9904      	ldr	r1, [sp, #16]
 800e55a:	230a      	movs	r3, #10
 800e55c:	4632      	mov	r2, r6
 800e55e:	3101      	adds	r1, #1
 800e560:	4638      	mov	r0, r7
 800e562:	f001 f835 	bl	800f5d0 <_strtol_r>
 800e566:	9b03      	ldr	r3, [sp, #12]
 800e568:	9d04      	ldr	r5, [sp, #16]
 800e56a:	1ac2      	subs	r2, r0, r3
 800e56c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e570:	429d      	cmp	r5, r3
 800e572:	bf28      	it	cs
 800e574:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800e578:	490f      	ldr	r1, [pc, #60]	; (800e5b8 <_scanf_float+0x3c0>)
 800e57a:	4628      	mov	r0, r5
 800e57c:	f000 f96a 	bl	800e854 <siprintf>
 800e580:	e7aa      	b.n	800e4d8 <_scanf_float+0x2e0>
 800e582:	f015 0504 	ands.w	r5, r5, #4
 800e586:	d1b8      	bne.n	800e4fa <_scanf_float+0x302>
 800e588:	681f      	ldr	r7, [r3, #0]
 800e58a:	ee10 2a10 	vmov	r2, s0
 800e58e:	464b      	mov	r3, r9
 800e590:	ee10 0a10 	vmov	r0, s0
 800e594:	4649      	mov	r1, r9
 800e596:	f7f2 faf1 	bl	8000b7c <__aeabi_dcmpun>
 800e59a:	b128      	cbz	r0, 800e5a8 <_scanf_float+0x3b0>
 800e59c:	4628      	mov	r0, r5
 800e59e:	f000 f953 	bl	800e848 <nanf>
 800e5a2:	ed87 0a00 	vstr	s0, [r7]
 800e5a6:	e7ab      	b.n	800e500 <_scanf_float+0x308>
 800e5a8:	4640      	mov	r0, r8
 800e5aa:	4649      	mov	r1, r9
 800e5ac:	f7f2 fb44 	bl	8000c38 <__aeabi_d2f>
 800e5b0:	6038      	str	r0, [r7, #0]
 800e5b2:	e7a5      	b.n	800e500 <_scanf_float+0x308>
 800e5b4:	2600      	movs	r6, #0
 800e5b6:	e666      	b.n	800e286 <_scanf_float+0x8e>
 800e5b8:	08014ec8 	.word	0x08014ec8

0800e5bc <iprintf>:
 800e5bc:	b40f      	push	{r0, r1, r2, r3}
 800e5be:	4b0a      	ldr	r3, [pc, #40]	; (800e5e8 <iprintf+0x2c>)
 800e5c0:	b513      	push	{r0, r1, r4, lr}
 800e5c2:	681c      	ldr	r4, [r3, #0]
 800e5c4:	b124      	cbz	r4, 800e5d0 <iprintf+0x14>
 800e5c6:	69a3      	ldr	r3, [r4, #24]
 800e5c8:	b913      	cbnz	r3, 800e5d0 <iprintf+0x14>
 800e5ca:	4620      	mov	r0, r4
 800e5cc:	f002 f808 	bl	80105e0 <__sinit>
 800e5d0:	ab05      	add	r3, sp, #20
 800e5d2:	9a04      	ldr	r2, [sp, #16]
 800e5d4:	68a1      	ldr	r1, [r4, #8]
 800e5d6:	9301      	str	r3, [sp, #4]
 800e5d8:	4620      	mov	r0, r4
 800e5da:	f003 fa75 	bl	8011ac8 <_vfiprintf_r>
 800e5de:	b002      	add	sp, #8
 800e5e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5e4:	b004      	add	sp, #16
 800e5e6:	4770      	bx	lr
 800e5e8:	20000020 	.word	0x20000020

0800e5ec <putchar>:
 800e5ec:	b538      	push	{r3, r4, r5, lr}
 800e5ee:	4b08      	ldr	r3, [pc, #32]	; (800e610 <putchar+0x24>)
 800e5f0:	681c      	ldr	r4, [r3, #0]
 800e5f2:	4605      	mov	r5, r0
 800e5f4:	b124      	cbz	r4, 800e600 <putchar+0x14>
 800e5f6:	69a3      	ldr	r3, [r4, #24]
 800e5f8:	b913      	cbnz	r3, 800e600 <putchar+0x14>
 800e5fa:	4620      	mov	r0, r4
 800e5fc:	f001 fff0 	bl	80105e0 <__sinit>
 800e600:	68a2      	ldr	r2, [r4, #8]
 800e602:	4629      	mov	r1, r5
 800e604:	4620      	mov	r0, r4
 800e606:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e60a:	f003 bb73 	b.w	8011cf4 <_putc_r>
 800e60e:	bf00      	nop
 800e610:	20000020 	.word	0x20000020

0800e614 <_puts_r>:
 800e614:	b570      	push	{r4, r5, r6, lr}
 800e616:	460e      	mov	r6, r1
 800e618:	4605      	mov	r5, r0
 800e61a:	b118      	cbz	r0, 800e624 <_puts_r+0x10>
 800e61c:	6983      	ldr	r3, [r0, #24]
 800e61e:	b90b      	cbnz	r3, 800e624 <_puts_r+0x10>
 800e620:	f001 ffde 	bl	80105e0 <__sinit>
 800e624:	69ab      	ldr	r3, [r5, #24]
 800e626:	68ac      	ldr	r4, [r5, #8]
 800e628:	b913      	cbnz	r3, 800e630 <_puts_r+0x1c>
 800e62a:	4628      	mov	r0, r5
 800e62c:	f001 ffd8 	bl	80105e0 <__sinit>
 800e630:	4b23      	ldr	r3, [pc, #140]	; (800e6c0 <_puts_r+0xac>)
 800e632:	429c      	cmp	r4, r3
 800e634:	d117      	bne.n	800e666 <_puts_r+0x52>
 800e636:	686c      	ldr	r4, [r5, #4]
 800e638:	89a3      	ldrh	r3, [r4, #12]
 800e63a:	071b      	lsls	r3, r3, #28
 800e63c:	d51d      	bpl.n	800e67a <_puts_r+0x66>
 800e63e:	6923      	ldr	r3, [r4, #16]
 800e640:	b1db      	cbz	r3, 800e67a <_puts_r+0x66>
 800e642:	3e01      	subs	r6, #1
 800e644:	68a3      	ldr	r3, [r4, #8]
 800e646:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e64a:	3b01      	subs	r3, #1
 800e64c:	60a3      	str	r3, [r4, #8]
 800e64e:	b9e9      	cbnz	r1, 800e68c <_puts_r+0x78>
 800e650:	2b00      	cmp	r3, #0
 800e652:	da2e      	bge.n	800e6b2 <_puts_r+0x9e>
 800e654:	4622      	mov	r2, r4
 800e656:	210a      	movs	r1, #10
 800e658:	4628      	mov	r0, r5
 800e65a:	f000 ffcb 	bl	800f5f4 <__swbuf_r>
 800e65e:	3001      	adds	r0, #1
 800e660:	d011      	beq.n	800e686 <_puts_r+0x72>
 800e662:	200a      	movs	r0, #10
 800e664:	e011      	b.n	800e68a <_puts_r+0x76>
 800e666:	4b17      	ldr	r3, [pc, #92]	; (800e6c4 <_puts_r+0xb0>)
 800e668:	429c      	cmp	r4, r3
 800e66a:	d101      	bne.n	800e670 <_puts_r+0x5c>
 800e66c:	68ac      	ldr	r4, [r5, #8]
 800e66e:	e7e3      	b.n	800e638 <_puts_r+0x24>
 800e670:	4b15      	ldr	r3, [pc, #84]	; (800e6c8 <_puts_r+0xb4>)
 800e672:	429c      	cmp	r4, r3
 800e674:	bf08      	it	eq
 800e676:	68ec      	ldreq	r4, [r5, #12]
 800e678:	e7de      	b.n	800e638 <_puts_r+0x24>
 800e67a:	4621      	mov	r1, r4
 800e67c:	4628      	mov	r0, r5
 800e67e:	f001 f80b 	bl	800f698 <__swsetup_r>
 800e682:	2800      	cmp	r0, #0
 800e684:	d0dd      	beq.n	800e642 <_puts_r+0x2e>
 800e686:	f04f 30ff 	mov.w	r0, #4294967295
 800e68a:	bd70      	pop	{r4, r5, r6, pc}
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	da04      	bge.n	800e69a <_puts_r+0x86>
 800e690:	69a2      	ldr	r2, [r4, #24]
 800e692:	429a      	cmp	r2, r3
 800e694:	dc06      	bgt.n	800e6a4 <_puts_r+0x90>
 800e696:	290a      	cmp	r1, #10
 800e698:	d004      	beq.n	800e6a4 <_puts_r+0x90>
 800e69a:	6823      	ldr	r3, [r4, #0]
 800e69c:	1c5a      	adds	r2, r3, #1
 800e69e:	6022      	str	r2, [r4, #0]
 800e6a0:	7019      	strb	r1, [r3, #0]
 800e6a2:	e7cf      	b.n	800e644 <_puts_r+0x30>
 800e6a4:	4622      	mov	r2, r4
 800e6a6:	4628      	mov	r0, r5
 800e6a8:	f000 ffa4 	bl	800f5f4 <__swbuf_r>
 800e6ac:	3001      	adds	r0, #1
 800e6ae:	d1c9      	bne.n	800e644 <_puts_r+0x30>
 800e6b0:	e7e9      	b.n	800e686 <_puts_r+0x72>
 800e6b2:	6823      	ldr	r3, [r4, #0]
 800e6b4:	200a      	movs	r0, #10
 800e6b6:	1c5a      	adds	r2, r3, #1
 800e6b8:	6022      	str	r2, [r4, #0]
 800e6ba:	7018      	strb	r0, [r3, #0]
 800e6bc:	e7e5      	b.n	800e68a <_puts_r+0x76>
 800e6be:	bf00      	nop
 800e6c0:	08014f50 	.word	0x08014f50
 800e6c4:	08014f70 	.word	0x08014f70
 800e6c8:	08014f30 	.word	0x08014f30

0800e6cc <puts>:
 800e6cc:	4b02      	ldr	r3, [pc, #8]	; (800e6d8 <puts+0xc>)
 800e6ce:	4601      	mov	r1, r0
 800e6d0:	6818      	ldr	r0, [r3, #0]
 800e6d2:	f7ff bf9f 	b.w	800e614 <_puts_r>
 800e6d6:	bf00      	nop
 800e6d8:	20000020 	.word	0x20000020

0800e6dc <setbuf>:
 800e6dc:	2900      	cmp	r1, #0
 800e6de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6e2:	bf0c      	ite	eq
 800e6e4:	2202      	moveq	r2, #2
 800e6e6:	2200      	movne	r2, #0
 800e6e8:	f000 b800 	b.w	800e6ec <setvbuf>

0800e6ec <setvbuf>:
 800e6ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e6f0:	461d      	mov	r5, r3
 800e6f2:	4b51      	ldr	r3, [pc, #324]	; (800e838 <setvbuf+0x14c>)
 800e6f4:	681e      	ldr	r6, [r3, #0]
 800e6f6:	4604      	mov	r4, r0
 800e6f8:	460f      	mov	r7, r1
 800e6fa:	4690      	mov	r8, r2
 800e6fc:	b126      	cbz	r6, 800e708 <setvbuf+0x1c>
 800e6fe:	69b3      	ldr	r3, [r6, #24]
 800e700:	b913      	cbnz	r3, 800e708 <setvbuf+0x1c>
 800e702:	4630      	mov	r0, r6
 800e704:	f001 ff6c 	bl	80105e0 <__sinit>
 800e708:	4b4c      	ldr	r3, [pc, #304]	; (800e83c <setvbuf+0x150>)
 800e70a:	429c      	cmp	r4, r3
 800e70c:	d152      	bne.n	800e7b4 <setvbuf+0xc8>
 800e70e:	6874      	ldr	r4, [r6, #4]
 800e710:	f1b8 0f02 	cmp.w	r8, #2
 800e714:	d006      	beq.n	800e724 <setvbuf+0x38>
 800e716:	f1b8 0f01 	cmp.w	r8, #1
 800e71a:	f200 8089 	bhi.w	800e830 <setvbuf+0x144>
 800e71e:	2d00      	cmp	r5, #0
 800e720:	f2c0 8086 	blt.w	800e830 <setvbuf+0x144>
 800e724:	4621      	mov	r1, r4
 800e726:	4630      	mov	r0, r6
 800e728:	f001 fef0 	bl	801050c <_fflush_r>
 800e72c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e72e:	b141      	cbz	r1, 800e742 <setvbuf+0x56>
 800e730:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e734:	4299      	cmp	r1, r3
 800e736:	d002      	beq.n	800e73e <setvbuf+0x52>
 800e738:	4630      	mov	r0, r6
 800e73a:	f002 ffa1 	bl	8011680 <_free_r>
 800e73e:	2300      	movs	r3, #0
 800e740:	6363      	str	r3, [r4, #52]	; 0x34
 800e742:	2300      	movs	r3, #0
 800e744:	61a3      	str	r3, [r4, #24]
 800e746:	6063      	str	r3, [r4, #4]
 800e748:	89a3      	ldrh	r3, [r4, #12]
 800e74a:	061b      	lsls	r3, r3, #24
 800e74c:	d503      	bpl.n	800e756 <setvbuf+0x6a>
 800e74e:	6921      	ldr	r1, [r4, #16]
 800e750:	4630      	mov	r0, r6
 800e752:	f002 ff95 	bl	8011680 <_free_r>
 800e756:	89a3      	ldrh	r3, [r4, #12]
 800e758:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800e75c:	f023 0303 	bic.w	r3, r3, #3
 800e760:	f1b8 0f02 	cmp.w	r8, #2
 800e764:	81a3      	strh	r3, [r4, #12]
 800e766:	d05d      	beq.n	800e824 <setvbuf+0x138>
 800e768:	ab01      	add	r3, sp, #4
 800e76a:	466a      	mov	r2, sp
 800e76c:	4621      	mov	r1, r4
 800e76e:	4630      	mov	r0, r6
 800e770:	f002 fafa 	bl	8010d68 <__swhatbuf_r>
 800e774:	89a3      	ldrh	r3, [r4, #12]
 800e776:	4318      	orrs	r0, r3
 800e778:	81a0      	strh	r0, [r4, #12]
 800e77a:	bb2d      	cbnz	r5, 800e7c8 <setvbuf+0xdc>
 800e77c:	9d00      	ldr	r5, [sp, #0]
 800e77e:	4628      	mov	r0, r5
 800e780:	f002 fb56 	bl	8010e30 <malloc>
 800e784:	4607      	mov	r7, r0
 800e786:	2800      	cmp	r0, #0
 800e788:	d14e      	bne.n	800e828 <setvbuf+0x13c>
 800e78a:	f8dd 9000 	ldr.w	r9, [sp]
 800e78e:	45a9      	cmp	r9, r5
 800e790:	d13c      	bne.n	800e80c <setvbuf+0x120>
 800e792:	f04f 30ff 	mov.w	r0, #4294967295
 800e796:	89a3      	ldrh	r3, [r4, #12]
 800e798:	f043 0302 	orr.w	r3, r3, #2
 800e79c:	81a3      	strh	r3, [r4, #12]
 800e79e:	2300      	movs	r3, #0
 800e7a0:	60a3      	str	r3, [r4, #8]
 800e7a2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e7a6:	6023      	str	r3, [r4, #0]
 800e7a8:	6123      	str	r3, [r4, #16]
 800e7aa:	2301      	movs	r3, #1
 800e7ac:	6163      	str	r3, [r4, #20]
 800e7ae:	b003      	add	sp, #12
 800e7b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e7b4:	4b22      	ldr	r3, [pc, #136]	; (800e840 <setvbuf+0x154>)
 800e7b6:	429c      	cmp	r4, r3
 800e7b8:	d101      	bne.n	800e7be <setvbuf+0xd2>
 800e7ba:	68b4      	ldr	r4, [r6, #8]
 800e7bc:	e7a8      	b.n	800e710 <setvbuf+0x24>
 800e7be:	4b21      	ldr	r3, [pc, #132]	; (800e844 <setvbuf+0x158>)
 800e7c0:	429c      	cmp	r4, r3
 800e7c2:	bf08      	it	eq
 800e7c4:	68f4      	ldreq	r4, [r6, #12]
 800e7c6:	e7a3      	b.n	800e710 <setvbuf+0x24>
 800e7c8:	2f00      	cmp	r7, #0
 800e7ca:	d0d8      	beq.n	800e77e <setvbuf+0x92>
 800e7cc:	69b3      	ldr	r3, [r6, #24]
 800e7ce:	b913      	cbnz	r3, 800e7d6 <setvbuf+0xea>
 800e7d0:	4630      	mov	r0, r6
 800e7d2:	f001 ff05 	bl	80105e0 <__sinit>
 800e7d6:	f1b8 0f01 	cmp.w	r8, #1
 800e7da:	bf08      	it	eq
 800e7dc:	89a3      	ldrheq	r3, [r4, #12]
 800e7de:	6027      	str	r7, [r4, #0]
 800e7e0:	bf04      	itt	eq
 800e7e2:	f043 0301 	orreq.w	r3, r3, #1
 800e7e6:	81a3      	strheq	r3, [r4, #12]
 800e7e8:	89a3      	ldrh	r3, [r4, #12]
 800e7ea:	f013 0008 	ands.w	r0, r3, #8
 800e7ee:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800e7f2:	d01b      	beq.n	800e82c <setvbuf+0x140>
 800e7f4:	f013 0001 	ands.w	r0, r3, #1
 800e7f8:	bf18      	it	ne
 800e7fa:	426d      	negne	r5, r5
 800e7fc:	f04f 0300 	mov.w	r3, #0
 800e800:	bf1d      	ittte	ne
 800e802:	60a3      	strne	r3, [r4, #8]
 800e804:	61a5      	strne	r5, [r4, #24]
 800e806:	4618      	movne	r0, r3
 800e808:	60a5      	streq	r5, [r4, #8]
 800e80a:	e7d0      	b.n	800e7ae <setvbuf+0xc2>
 800e80c:	4648      	mov	r0, r9
 800e80e:	f002 fb0f 	bl	8010e30 <malloc>
 800e812:	4607      	mov	r7, r0
 800e814:	2800      	cmp	r0, #0
 800e816:	d0bc      	beq.n	800e792 <setvbuf+0xa6>
 800e818:	89a3      	ldrh	r3, [r4, #12]
 800e81a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e81e:	81a3      	strh	r3, [r4, #12]
 800e820:	464d      	mov	r5, r9
 800e822:	e7d3      	b.n	800e7cc <setvbuf+0xe0>
 800e824:	2000      	movs	r0, #0
 800e826:	e7b6      	b.n	800e796 <setvbuf+0xaa>
 800e828:	46a9      	mov	r9, r5
 800e82a:	e7f5      	b.n	800e818 <setvbuf+0x12c>
 800e82c:	60a0      	str	r0, [r4, #8]
 800e82e:	e7be      	b.n	800e7ae <setvbuf+0xc2>
 800e830:	f04f 30ff 	mov.w	r0, #4294967295
 800e834:	e7bb      	b.n	800e7ae <setvbuf+0xc2>
 800e836:	bf00      	nop
 800e838:	20000020 	.word	0x20000020
 800e83c:	08014f50 	.word	0x08014f50
 800e840:	08014f70 	.word	0x08014f70
 800e844:	08014f30 	.word	0x08014f30

0800e848 <nanf>:
 800e848:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e850 <nanf+0x8>
 800e84c:	4770      	bx	lr
 800e84e:	bf00      	nop
 800e850:	7fc00000 	.word	0x7fc00000

0800e854 <siprintf>:
 800e854:	b40e      	push	{r1, r2, r3}
 800e856:	b500      	push	{lr}
 800e858:	b09c      	sub	sp, #112	; 0x70
 800e85a:	ab1d      	add	r3, sp, #116	; 0x74
 800e85c:	9002      	str	r0, [sp, #8]
 800e85e:	9006      	str	r0, [sp, #24]
 800e860:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e864:	4809      	ldr	r0, [pc, #36]	; (800e88c <siprintf+0x38>)
 800e866:	9107      	str	r1, [sp, #28]
 800e868:	9104      	str	r1, [sp, #16]
 800e86a:	4909      	ldr	r1, [pc, #36]	; (800e890 <siprintf+0x3c>)
 800e86c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e870:	9105      	str	r1, [sp, #20]
 800e872:	6800      	ldr	r0, [r0, #0]
 800e874:	9301      	str	r3, [sp, #4]
 800e876:	a902      	add	r1, sp, #8
 800e878:	f003 f804 	bl	8011884 <_svfiprintf_r>
 800e87c:	9b02      	ldr	r3, [sp, #8]
 800e87e:	2200      	movs	r2, #0
 800e880:	701a      	strb	r2, [r3, #0]
 800e882:	b01c      	add	sp, #112	; 0x70
 800e884:	f85d eb04 	ldr.w	lr, [sp], #4
 800e888:	b003      	add	sp, #12
 800e88a:	4770      	bx	lr
 800e88c:	20000020 	.word	0x20000020
 800e890:	ffff0208 	.word	0xffff0208

0800e894 <sulp>:
 800e894:	b570      	push	{r4, r5, r6, lr}
 800e896:	4604      	mov	r4, r0
 800e898:	460d      	mov	r5, r1
 800e89a:	ec45 4b10 	vmov	d0, r4, r5
 800e89e:	4616      	mov	r6, r2
 800e8a0:	f002 fdac 	bl	80113fc <__ulp>
 800e8a4:	ec51 0b10 	vmov	r0, r1, d0
 800e8a8:	b17e      	cbz	r6, 800e8ca <sulp+0x36>
 800e8aa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e8ae:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	dd09      	ble.n	800e8ca <sulp+0x36>
 800e8b6:	051b      	lsls	r3, r3, #20
 800e8b8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e8bc:	2400      	movs	r4, #0
 800e8be:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e8c2:	4622      	mov	r2, r4
 800e8c4:	462b      	mov	r3, r5
 800e8c6:	f7f1 febf 	bl	8000648 <__aeabi_dmul>
 800e8ca:	bd70      	pop	{r4, r5, r6, pc}
 800e8cc:	0000      	movs	r0, r0
	...

0800e8d0 <_strtod_l>:
 800e8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8d4:	461f      	mov	r7, r3
 800e8d6:	b0a1      	sub	sp, #132	; 0x84
 800e8d8:	2300      	movs	r3, #0
 800e8da:	4681      	mov	r9, r0
 800e8dc:	4638      	mov	r0, r7
 800e8de:	460e      	mov	r6, r1
 800e8e0:	9217      	str	r2, [sp, #92]	; 0x5c
 800e8e2:	931c      	str	r3, [sp, #112]	; 0x70
 800e8e4:	f002 fa2f 	bl	8010d46 <__localeconv_l>
 800e8e8:	4680      	mov	r8, r0
 800e8ea:	6800      	ldr	r0, [r0, #0]
 800e8ec:	f7f1 fc98 	bl	8000220 <strlen>
 800e8f0:	f04f 0a00 	mov.w	sl, #0
 800e8f4:	4604      	mov	r4, r0
 800e8f6:	f04f 0b00 	mov.w	fp, #0
 800e8fa:	961b      	str	r6, [sp, #108]	; 0x6c
 800e8fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e8fe:	781a      	ldrb	r2, [r3, #0]
 800e900:	2a0d      	cmp	r2, #13
 800e902:	d832      	bhi.n	800e96a <_strtod_l+0x9a>
 800e904:	2a09      	cmp	r2, #9
 800e906:	d236      	bcs.n	800e976 <_strtod_l+0xa6>
 800e908:	2a00      	cmp	r2, #0
 800e90a:	d03e      	beq.n	800e98a <_strtod_l+0xba>
 800e90c:	2300      	movs	r3, #0
 800e90e:	930d      	str	r3, [sp, #52]	; 0x34
 800e910:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800e912:	782b      	ldrb	r3, [r5, #0]
 800e914:	2b30      	cmp	r3, #48	; 0x30
 800e916:	f040 80ac 	bne.w	800ea72 <_strtod_l+0x1a2>
 800e91a:	786b      	ldrb	r3, [r5, #1]
 800e91c:	2b58      	cmp	r3, #88	; 0x58
 800e91e:	d001      	beq.n	800e924 <_strtod_l+0x54>
 800e920:	2b78      	cmp	r3, #120	; 0x78
 800e922:	d167      	bne.n	800e9f4 <_strtod_l+0x124>
 800e924:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e926:	9301      	str	r3, [sp, #4]
 800e928:	ab1c      	add	r3, sp, #112	; 0x70
 800e92a:	9300      	str	r3, [sp, #0]
 800e92c:	9702      	str	r7, [sp, #8]
 800e92e:	ab1d      	add	r3, sp, #116	; 0x74
 800e930:	4a88      	ldr	r2, [pc, #544]	; (800eb54 <_strtod_l+0x284>)
 800e932:	a91b      	add	r1, sp, #108	; 0x6c
 800e934:	4648      	mov	r0, r9
 800e936:	f001 ff2c 	bl	8010792 <__gethex>
 800e93a:	f010 0407 	ands.w	r4, r0, #7
 800e93e:	4606      	mov	r6, r0
 800e940:	d005      	beq.n	800e94e <_strtod_l+0x7e>
 800e942:	2c06      	cmp	r4, #6
 800e944:	d12b      	bne.n	800e99e <_strtod_l+0xce>
 800e946:	3501      	adds	r5, #1
 800e948:	2300      	movs	r3, #0
 800e94a:	951b      	str	r5, [sp, #108]	; 0x6c
 800e94c:	930d      	str	r3, [sp, #52]	; 0x34
 800e94e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e950:	2b00      	cmp	r3, #0
 800e952:	f040 859a 	bne.w	800f48a <_strtod_l+0xbba>
 800e956:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e958:	b1e3      	cbz	r3, 800e994 <_strtod_l+0xc4>
 800e95a:	4652      	mov	r2, sl
 800e95c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e960:	ec43 2b10 	vmov	d0, r2, r3
 800e964:	b021      	add	sp, #132	; 0x84
 800e966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e96a:	2a2b      	cmp	r2, #43	; 0x2b
 800e96c:	d015      	beq.n	800e99a <_strtod_l+0xca>
 800e96e:	2a2d      	cmp	r2, #45	; 0x2d
 800e970:	d004      	beq.n	800e97c <_strtod_l+0xac>
 800e972:	2a20      	cmp	r2, #32
 800e974:	d1ca      	bne.n	800e90c <_strtod_l+0x3c>
 800e976:	3301      	adds	r3, #1
 800e978:	931b      	str	r3, [sp, #108]	; 0x6c
 800e97a:	e7bf      	b.n	800e8fc <_strtod_l+0x2c>
 800e97c:	2201      	movs	r2, #1
 800e97e:	920d      	str	r2, [sp, #52]	; 0x34
 800e980:	1c5a      	adds	r2, r3, #1
 800e982:	921b      	str	r2, [sp, #108]	; 0x6c
 800e984:	785b      	ldrb	r3, [r3, #1]
 800e986:	2b00      	cmp	r3, #0
 800e988:	d1c2      	bne.n	800e910 <_strtod_l+0x40>
 800e98a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e98c:	961b      	str	r6, [sp, #108]	; 0x6c
 800e98e:	2b00      	cmp	r3, #0
 800e990:	f040 8579 	bne.w	800f486 <_strtod_l+0xbb6>
 800e994:	4652      	mov	r2, sl
 800e996:	465b      	mov	r3, fp
 800e998:	e7e2      	b.n	800e960 <_strtod_l+0x90>
 800e99a:	2200      	movs	r2, #0
 800e99c:	e7ef      	b.n	800e97e <_strtod_l+0xae>
 800e99e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800e9a0:	b13a      	cbz	r2, 800e9b2 <_strtod_l+0xe2>
 800e9a2:	2135      	movs	r1, #53	; 0x35
 800e9a4:	a81e      	add	r0, sp, #120	; 0x78
 800e9a6:	f002 fe21 	bl	80115ec <__copybits>
 800e9aa:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e9ac:	4648      	mov	r0, r9
 800e9ae:	f002 fa8d 	bl	8010ecc <_Bfree>
 800e9b2:	3c01      	subs	r4, #1
 800e9b4:	2c04      	cmp	r4, #4
 800e9b6:	d806      	bhi.n	800e9c6 <_strtod_l+0xf6>
 800e9b8:	e8df f004 	tbb	[pc, r4]
 800e9bc:	1714030a 	.word	0x1714030a
 800e9c0:	0a          	.byte	0x0a
 800e9c1:	00          	.byte	0x00
 800e9c2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800e9c6:	0730      	lsls	r0, r6, #28
 800e9c8:	d5c1      	bpl.n	800e94e <_strtod_l+0x7e>
 800e9ca:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e9ce:	e7be      	b.n	800e94e <_strtod_l+0x7e>
 800e9d0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800e9d4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800e9d6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e9da:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e9de:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e9e2:	e7f0      	b.n	800e9c6 <_strtod_l+0xf6>
 800e9e4:	f8df b170 	ldr.w	fp, [pc, #368]	; 800eb58 <_strtod_l+0x288>
 800e9e8:	e7ed      	b.n	800e9c6 <_strtod_l+0xf6>
 800e9ea:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e9ee:	f04f 3aff 	mov.w	sl, #4294967295
 800e9f2:	e7e8      	b.n	800e9c6 <_strtod_l+0xf6>
 800e9f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e9f6:	1c5a      	adds	r2, r3, #1
 800e9f8:	921b      	str	r2, [sp, #108]	; 0x6c
 800e9fa:	785b      	ldrb	r3, [r3, #1]
 800e9fc:	2b30      	cmp	r3, #48	; 0x30
 800e9fe:	d0f9      	beq.n	800e9f4 <_strtod_l+0x124>
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d0a4      	beq.n	800e94e <_strtod_l+0x7e>
 800ea04:	2301      	movs	r3, #1
 800ea06:	2500      	movs	r5, #0
 800ea08:	9306      	str	r3, [sp, #24]
 800ea0a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ea0c:	9308      	str	r3, [sp, #32]
 800ea0e:	9507      	str	r5, [sp, #28]
 800ea10:	9505      	str	r5, [sp, #20]
 800ea12:	220a      	movs	r2, #10
 800ea14:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800ea16:	7807      	ldrb	r7, [r0, #0]
 800ea18:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800ea1c:	b2d9      	uxtb	r1, r3
 800ea1e:	2909      	cmp	r1, #9
 800ea20:	d929      	bls.n	800ea76 <_strtod_l+0x1a6>
 800ea22:	4622      	mov	r2, r4
 800ea24:	f8d8 1000 	ldr.w	r1, [r8]
 800ea28:	f003 f9ed 	bl	8011e06 <strncmp>
 800ea2c:	2800      	cmp	r0, #0
 800ea2e:	d031      	beq.n	800ea94 <_strtod_l+0x1c4>
 800ea30:	2000      	movs	r0, #0
 800ea32:	9c05      	ldr	r4, [sp, #20]
 800ea34:	9004      	str	r0, [sp, #16]
 800ea36:	463b      	mov	r3, r7
 800ea38:	4602      	mov	r2, r0
 800ea3a:	2b65      	cmp	r3, #101	; 0x65
 800ea3c:	d001      	beq.n	800ea42 <_strtod_l+0x172>
 800ea3e:	2b45      	cmp	r3, #69	; 0x45
 800ea40:	d114      	bne.n	800ea6c <_strtod_l+0x19c>
 800ea42:	b924      	cbnz	r4, 800ea4e <_strtod_l+0x17e>
 800ea44:	b910      	cbnz	r0, 800ea4c <_strtod_l+0x17c>
 800ea46:	9b06      	ldr	r3, [sp, #24]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d09e      	beq.n	800e98a <_strtod_l+0xba>
 800ea4c:	2400      	movs	r4, #0
 800ea4e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800ea50:	1c73      	adds	r3, r6, #1
 800ea52:	931b      	str	r3, [sp, #108]	; 0x6c
 800ea54:	7873      	ldrb	r3, [r6, #1]
 800ea56:	2b2b      	cmp	r3, #43	; 0x2b
 800ea58:	d078      	beq.n	800eb4c <_strtod_l+0x27c>
 800ea5a:	2b2d      	cmp	r3, #45	; 0x2d
 800ea5c:	d070      	beq.n	800eb40 <_strtod_l+0x270>
 800ea5e:	f04f 0c00 	mov.w	ip, #0
 800ea62:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800ea66:	2f09      	cmp	r7, #9
 800ea68:	d97c      	bls.n	800eb64 <_strtod_l+0x294>
 800ea6a:	961b      	str	r6, [sp, #108]	; 0x6c
 800ea6c:	f04f 0e00 	mov.w	lr, #0
 800ea70:	e09a      	b.n	800eba8 <_strtod_l+0x2d8>
 800ea72:	2300      	movs	r3, #0
 800ea74:	e7c7      	b.n	800ea06 <_strtod_l+0x136>
 800ea76:	9905      	ldr	r1, [sp, #20]
 800ea78:	2908      	cmp	r1, #8
 800ea7a:	bfdd      	ittte	le
 800ea7c:	9907      	ldrle	r1, [sp, #28]
 800ea7e:	fb02 3301 	mlale	r3, r2, r1, r3
 800ea82:	9307      	strle	r3, [sp, #28]
 800ea84:	fb02 3505 	mlagt	r5, r2, r5, r3
 800ea88:	9b05      	ldr	r3, [sp, #20]
 800ea8a:	3001      	adds	r0, #1
 800ea8c:	3301      	adds	r3, #1
 800ea8e:	9305      	str	r3, [sp, #20]
 800ea90:	901b      	str	r0, [sp, #108]	; 0x6c
 800ea92:	e7bf      	b.n	800ea14 <_strtod_l+0x144>
 800ea94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ea96:	191a      	adds	r2, r3, r4
 800ea98:	921b      	str	r2, [sp, #108]	; 0x6c
 800ea9a:	9a05      	ldr	r2, [sp, #20]
 800ea9c:	5d1b      	ldrb	r3, [r3, r4]
 800ea9e:	2a00      	cmp	r2, #0
 800eaa0:	d037      	beq.n	800eb12 <_strtod_l+0x242>
 800eaa2:	9c05      	ldr	r4, [sp, #20]
 800eaa4:	4602      	mov	r2, r0
 800eaa6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800eaaa:	2909      	cmp	r1, #9
 800eaac:	d913      	bls.n	800ead6 <_strtod_l+0x206>
 800eaae:	2101      	movs	r1, #1
 800eab0:	9104      	str	r1, [sp, #16]
 800eab2:	e7c2      	b.n	800ea3a <_strtod_l+0x16a>
 800eab4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eab6:	1c5a      	adds	r2, r3, #1
 800eab8:	921b      	str	r2, [sp, #108]	; 0x6c
 800eaba:	785b      	ldrb	r3, [r3, #1]
 800eabc:	3001      	adds	r0, #1
 800eabe:	2b30      	cmp	r3, #48	; 0x30
 800eac0:	d0f8      	beq.n	800eab4 <_strtod_l+0x1e4>
 800eac2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800eac6:	2a08      	cmp	r2, #8
 800eac8:	f200 84e4 	bhi.w	800f494 <_strtod_l+0xbc4>
 800eacc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800eace:	9208      	str	r2, [sp, #32]
 800ead0:	4602      	mov	r2, r0
 800ead2:	2000      	movs	r0, #0
 800ead4:	4604      	mov	r4, r0
 800ead6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800eada:	f100 0101 	add.w	r1, r0, #1
 800eade:	d012      	beq.n	800eb06 <_strtod_l+0x236>
 800eae0:	440a      	add	r2, r1
 800eae2:	eb00 0c04 	add.w	ip, r0, r4
 800eae6:	4621      	mov	r1, r4
 800eae8:	270a      	movs	r7, #10
 800eaea:	458c      	cmp	ip, r1
 800eaec:	d113      	bne.n	800eb16 <_strtod_l+0x246>
 800eaee:	1821      	adds	r1, r4, r0
 800eaf0:	2908      	cmp	r1, #8
 800eaf2:	f104 0401 	add.w	r4, r4, #1
 800eaf6:	4404      	add	r4, r0
 800eaf8:	dc19      	bgt.n	800eb2e <_strtod_l+0x25e>
 800eafa:	9b07      	ldr	r3, [sp, #28]
 800eafc:	210a      	movs	r1, #10
 800eafe:	fb01 e303 	mla	r3, r1, r3, lr
 800eb02:	9307      	str	r3, [sp, #28]
 800eb04:	2100      	movs	r1, #0
 800eb06:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eb08:	1c58      	adds	r0, r3, #1
 800eb0a:	901b      	str	r0, [sp, #108]	; 0x6c
 800eb0c:	785b      	ldrb	r3, [r3, #1]
 800eb0e:	4608      	mov	r0, r1
 800eb10:	e7c9      	b.n	800eaa6 <_strtod_l+0x1d6>
 800eb12:	9805      	ldr	r0, [sp, #20]
 800eb14:	e7d3      	b.n	800eabe <_strtod_l+0x1ee>
 800eb16:	2908      	cmp	r1, #8
 800eb18:	f101 0101 	add.w	r1, r1, #1
 800eb1c:	dc03      	bgt.n	800eb26 <_strtod_l+0x256>
 800eb1e:	9b07      	ldr	r3, [sp, #28]
 800eb20:	437b      	muls	r3, r7
 800eb22:	9307      	str	r3, [sp, #28]
 800eb24:	e7e1      	b.n	800eaea <_strtod_l+0x21a>
 800eb26:	2910      	cmp	r1, #16
 800eb28:	bfd8      	it	le
 800eb2a:	437d      	mulle	r5, r7
 800eb2c:	e7dd      	b.n	800eaea <_strtod_l+0x21a>
 800eb2e:	2c10      	cmp	r4, #16
 800eb30:	bfdc      	itt	le
 800eb32:	210a      	movle	r1, #10
 800eb34:	fb01 e505 	mlale	r5, r1, r5, lr
 800eb38:	e7e4      	b.n	800eb04 <_strtod_l+0x234>
 800eb3a:	2301      	movs	r3, #1
 800eb3c:	9304      	str	r3, [sp, #16]
 800eb3e:	e781      	b.n	800ea44 <_strtod_l+0x174>
 800eb40:	f04f 0c01 	mov.w	ip, #1
 800eb44:	1cb3      	adds	r3, r6, #2
 800eb46:	931b      	str	r3, [sp, #108]	; 0x6c
 800eb48:	78b3      	ldrb	r3, [r6, #2]
 800eb4a:	e78a      	b.n	800ea62 <_strtod_l+0x192>
 800eb4c:	f04f 0c00 	mov.w	ip, #0
 800eb50:	e7f8      	b.n	800eb44 <_strtod_l+0x274>
 800eb52:	bf00      	nop
 800eb54:	08014ed0 	.word	0x08014ed0
 800eb58:	7ff00000 	.word	0x7ff00000
 800eb5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eb5e:	1c5f      	adds	r7, r3, #1
 800eb60:	971b      	str	r7, [sp, #108]	; 0x6c
 800eb62:	785b      	ldrb	r3, [r3, #1]
 800eb64:	2b30      	cmp	r3, #48	; 0x30
 800eb66:	d0f9      	beq.n	800eb5c <_strtod_l+0x28c>
 800eb68:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800eb6c:	2f08      	cmp	r7, #8
 800eb6e:	f63f af7d 	bhi.w	800ea6c <_strtod_l+0x19c>
 800eb72:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800eb76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eb78:	930a      	str	r3, [sp, #40]	; 0x28
 800eb7a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eb7c:	1c5f      	adds	r7, r3, #1
 800eb7e:	971b      	str	r7, [sp, #108]	; 0x6c
 800eb80:	785b      	ldrb	r3, [r3, #1]
 800eb82:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800eb86:	f1b8 0f09 	cmp.w	r8, #9
 800eb8a:	d937      	bls.n	800ebfc <_strtod_l+0x32c>
 800eb8c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eb8e:	1a7f      	subs	r7, r7, r1
 800eb90:	2f08      	cmp	r7, #8
 800eb92:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800eb96:	dc37      	bgt.n	800ec08 <_strtod_l+0x338>
 800eb98:	45be      	cmp	lr, r7
 800eb9a:	bfa8      	it	ge
 800eb9c:	46be      	movge	lr, r7
 800eb9e:	f1bc 0f00 	cmp.w	ip, #0
 800eba2:	d001      	beq.n	800eba8 <_strtod_l+0x2d8>
 800eba4:	f1ce 0e00 	rsb	lr, lr, #0
 800eba8:	2c00      	cmp	r4, #0
 800ebaa:	d151      	bne.n	800ec50 <_strtod_l+0x380>
 800ebac:	2800      	cmp	r0, #0
 800ebae:	f47f aece 	bne.w	800e94e <_strtod_l+0x7e>
 800ebb2:	9a06      	ldr	r2, [sp, #24]
 800ebb4:	2a00      	cmp	r2, #0
 800ebb6:	f47f aeca 	bne.w	800e94e <_strtod_l+0x7e>
 800ebba:	9a04      	ldr	r2, [sp, #16]
 800ebbc:	2a00      	cmp	r2, #0
 800ebbe:	f47f aee4 	bne.w	800e98a <_strtod_l+0xba>
 800ebc2:	2b4e      	cmp	r3, #78	; 0x4e
 800ebc4:	d027      	beq.n	800ec16 <_strtod_l+0x346>
 800ebc6:	dc21      	bgt.n	800ec0c <_strtod_l+0x33c>
 800ebc8:	2b49      	cmp	r3, #73	; 0x49
 800ebca:	f47f aede 	bne.w	800e98a <_strtod_l+0xba>
 800ebce:	49a0      	ldr	r1, [pc, #640]	; (800ee50 <_strtod_l+0x580>)
 800ebd0:	a81b      	add	r0, sp, #108	; 0x6c
 800ebd2:	f002 f811 	bl	8010bf8 <__match>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	f43f aed7 	beq.w	800e98a <_strtod_l+0xba>
 800ebdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ebde:	499d      	ldr	r1, [pc, #628]	; (800ee54 <_strtod_l+0x584>)
 800ebe0:	3b01      	subs	r3, #1
 800ebe2:	a81b      	add	r0, sp, #108	; 0x6c
 800ebe4:	931b      	str	r3, [sp, #108]	; 0x6c
 800ebe6:	f002 f807 	bl	8010bf8 <__match>
 800ebea:	b910      	cbnz	r0, 800ebf2 <_strtod_l+0x322>
 800ebec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ebee:	3301      	adds	r3, #1
 800ebf0:	931b      	str	r3, [sp, #108]	; 0x6c
 800ebf2:	f8df b274 	ldr.w	fp, [pc, #628]	; 800ee68 <_strtod_l+0x598>
 800ebf6:	f04f 0a00 	mov.w	sl, #0
 800ebfa:	e6a8      	b.n	800e94e <_strtod_l+0x7e>
 800ebfc:	210a      	movs	r1, #10
 800ebfe:	fb01 3e0e 	mla	lr, r1, lr, r3
 800ec02:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ec06:	e7b8      	b.n	800eb7a <_strtod_l+0x2aa>
 800ec08:	46be      	mov	lr, r7
 800ec0a:	e7c8      	b.n	800eb9e <_strtod_l+0x2ce>
 800ec0c:	2b69      	cmp	r3, #105	; 0x69
 800ec0e:	d0de      	beq.n	800ebce <_strtod_l+0x2fe>
 800ec10:	2b6e      	cmp	r3, #110	; 0x6e
 800ec12:	f47f aeba 	bne.w	800e98a <_strtod_l+0xba>
 800ec16:	4990      	ldr	r1, [pc, #576]	; (800ee58 <_strtod_l+0x588>)
 800ec18:	a81b      	add	r0, sp, #108	; 0x6c
 800ec1a:	f001 ffed 	bl	8010bf8 <__match>
 800ec1e:	2800      	cmp	r0, #0
 800ec20:	f43f aeb3 	beq.w	800e98a <_strtod_l+0xba>
 800ec24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ec26:	781b      	ldrb	r3, [r3, #0]
 800ec28:	2b28      	cmp	r3, #40	; 0x28
 800ec2a:	d10e      	bne.n	800ec4a <_strtod_l+0x37a>
 800ec2c:	aa1e      	add	r2, sp, #120	; 0x78
 800ec2e:	498b      	ldr	r1, [pc, #556]	; (800ee5c <_strtod_l+0x58c>)
 800ec30:	a81b      	add	r0, sp, #108	; 0x6c
 800ec32:	f001 fff5 	bl	8010c20 <__hexnan>
 800ec36:	2805      	cmp	r0, #5
 800ec38:	d107      	bne.n	800ec4a <_strtod_l+0x37a>
 800ec3a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ec3c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800ec40:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ec44:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ec48:	e681      	b.n	800e94e <_strtod_l+0x7e>
 800ec4a:	f8df b224 	ldr.w	fp, [pc, #548]	; 800ee70 <_strtod_l+0x5a0>
 800ec4e:	e7d2      	b.n	800ebf6 <_strtod_l+0x326>
 800ec50:	ebae 0302 	sub.w	r3, lr, r2
 800ec54:	9306      	str	r3, [sp, #24]
 800ec56:	9b05      	ldr	r3, [sp, #20]
 800ec58:	9807      	ldr	r0, [sp, #28]
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	bf08      	it	eq
 800ec5e:	4623      	moveq	r3, r4
 800ec60:	2c10      	cmp	r4, #16
 800ec62:	9305      	str	r3, [sp, #20]
 800ec64:	46a0      	mov	r8, r4
 800ec66:	bfa8      	it	ge
 800ec68:	f04f 0810 	movge.w	r8, #16
 800ec6c:	f7f1 fc72 	bl	8000554 <__aeabi_ui2d>
 800ec70:	2c09      	cmp	r4, #9
 800ec72:	4682      	mov	sl, r0
 800ec74:	468b      	mov	fp, r1
 800ec76:	dc13      	bgt.n	800eca0 <_strtod_l+0x3d0>
 800ec78:	9b06      	ldr	r3, [sp, #24]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	f43f ae67 	beq.w	800e94e <_strtod_l+0x7e>
 800ec80:	9b06      	ldr	r3, [sp, #24]
 800ec82:	dd7a      	ble.n	800ed7a <_strtod_l+0x4aa>
 800ec84:	2b16      	cmp	r3, #22
 800ec86:	dc61      	bgt.n	800ed4c <_strtod_l+0x47c>
 800ec88:	4a75      	ldr	r2, [pc, #468]	; (800ee60 <_strtod_l+0x590>)
 800ec8a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800ec8e:	e9de 0100 	ldrd	r0, r1, [lr]
 800ec92:	4652      	mov	r2, sl
 800ec94:	465b      	mov	r3, fp
 800ec96:	f7f1 fcd7 	bl	8000648 <__aeabi_dmul>
 800ec9a:	4682      	mov	sl, r0
 800ec9c:	468b      	mov	fp, r1
 800ec9e:	e656      	b.n	800e94e <_strtod_l+0x7e>
 800eca0:	4b6f      	ldr	r3, [pc, #444]	; (800ee60 <_strtod_l+0x590>)
 800eca2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800eca6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ecaa:	f7f1 fccd 	bl	8000648 <__aeabi_dmul>
 800ecae:	4606      	mov	r6, r0
 800ecb0:	4628      	mov	r0, r5
 800ecb2:	460f      	mov	r7, r1
 800ecb4:	f7f1 fc4e 	bl	8000554 <__aeabi_ui2d>
 800ecb8:	4602      	mov	r2, r0
 800ecba:	460b      	mov	r3, r1
 800ecbc:	4630      	mov	r0, r6
 800ecbe:	4639      	mov	r1, r7
 800ecc0:	f7f1 fb0c 	bl	80002dc <__adddf3>
 800ecc4:	2c0f      	cmp	r4, #15
 800ecc6:	4682      	mov	sl, r0
 800ecc8:	468b      	mov	fp, r1
 800ecca:	ddd5      	ble.n	800ec78 <_strtod_l+0x3a8>
 800eccc:	9b06      	ldr	r3, [sp, #24]
 800ecce:	eba4 0808 	sub.w	r8, r4, r8
 800ecd2:	4498      	add	r8, r3
 800ecd4:	f1b8 0f00 	cmp.w	r8, #0
 800ecd8:	f340 8096 	ble.w	800ee08 <_strtod_l+0x538>
 800ecdc:	f018 030f 	ands.w	r3, r8, #15
 800ece0:	d00a      	beq.n	800ecf8 <_strtod_l+0x428>
 800ece2:	495f      	ldr	r1, [pc, #380]	; (800ee60 <_strtod_l+0x590>)
 800ece4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ece8:	4652      	mov	r2, sl
 800ecea:	465b      	mov	r3, fp
 800ecec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ecf0:	f7f1 fcaa 	bl	8000648 <__aeabi_dmul>
 800ecf4:	4682      	mov	sl, r0
 800ecf6:	468b      	mov	fp, r1
 800ecf8:	f038 080f 	bics.w	r8, r8, #15
 800ecfc:	d073      	beq.n	800ede6 <_strtod_l+0x516>
 800ecfe:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ed02:	dd47      	ble.n	800ed94 <_strtod_l+0x4c4>
 800ed04:	2400      	movs	r4, #0
 800ed06:	46a0      	mov	r8, r4
 800ed08:	9407      	str	r4, [sp, #28]
 800ed0a:	9405      	str	r4, [sp, #20]
 800ed0c:	2322      	movs	r3, #34	; 0x22
 800ed0e:	f8df b158 	ldr.w	fp, [pc, #344]	; 800ee68 <_strtod_l+0x598>
 800ed12:	f8c9 3000 	str.w	r3, [r9]
 800ed16:	f04f 0a00 	mov.w	sl, #0
 800ed1a:	9b07      	ldr	r3, [sp, #28]
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	f43f ae16 	beq.w	800e94e <_strtod_l+0x7e>
 800ed22:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ed24:	4648      	mov	r0, r9
 800ed26:	f002 f8d1 	bl	8010ecc <_Bfree>
 800ed2a:	9905      	ldr	r1, [sp, #20]
 800ed2c:	4648      	mov	r0, r9
 800ed2e:	f002 f8cd 	bl	8010ecc <_Bfree>
 800ed32:	4641      	mov	r1, r8
 800ed34:	4648      	mov	r0, r9
 800ed36:	f002 f8c9 	bl	8010ecc <_Bfree>
 800ed3a:	9907      	ldr	r1, [sp, #28]
 800ed3c:	4648      	mov	r0, r9
 800ed3e:	f002 f8c5 	bl	8010ecc <_Bfree>
 800ed42:	4621      	mov	r1, r4
 800ed44:	4648      	mov	r0, r9
 800ed46:	f002 f8c1 	bl	8010ecc <_Bfree>
 800ed4a:	e600      	b.n	800e94e <_strtod_l+0x7e>
 800ed4c:	9a06      	ldr	r2, [sp, #24]
 800ed4e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800ed52:	4293      	cmp	r3, r2
 800ed54:	dbba      	blt.n	800eccc <_strtod_l+0x3fc>
 800ed56:	4d42      	ldr	r5, [pc, #264]	; (800ee60 <_strtod_l+0x590>)
 800ed58:	f1c4 040f 	rsb	r4, r4, #15
 800ed5c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800ed60:	4652      	mov	r2, sl
 800ed62:	465b      	mov	r3, fp
 800ed64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed68:	f7f1 fc6e 	bl	8000648 <__aeabi_dmul>
 800ed6c:	9b06      	ldr	r3, [sp, #24]
 800ed6e:	1b1c      	subs	r4, r3, r4
 800ed70:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800ed74:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ed78:	e78d      	b.n	800ec96 <_strtod_l+0x3c6>
 800ed7a:	f113 0f16 	cmn.w	r3, #22
 800ed7e:	dba5      	blt.n	800eccc <_strtod_l+0x3fc>
 800ed80:	4a37      	ldr	r2, [pc, #220]	; (800ee60 <_strtod_l+0x590>)
 800ed82:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800ed86:	e9d2 2300 	ldrd	r2, r3, [r2]
 800ed8a:	4650      	mov	r0, sl
 800ed8c:	4659      	mov	r1, fp
 800ed8e:	f7f1 fd85 	bl	800089c <__aeabi_ddiv>
 800ed92:	e782      	b.n	800ec9a <_strtod_l+0x3ca>
 800ed94:	2300      	movs	r3, #0
 800ed96:	4e33      	ldr	r6, [pc, #204]	; (800ee64 <_strtod_l+0x594>)
 800ed98:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ed9c:	4650      	mov	r0, sl
 800ed9e:	4659      	mov	r1, fp
 800eda0:	461d      	mov	r5, r3
 800eda2:	f1b8 0f01 	cmp.w	r8, #1
 800eda6:	dc21      	bgt.n	800edec <_strtod_l+0x51c>
 800eda8:	b10b      	cbz	r3, 800edae <_strtod_l+0x4de>
 800edaa:	4682      	mov	sl, r0
 800edac:	468b      	mov	fp, r1
 800edae:	4b2d      	ldr	r3, [pc, #180]	; (800ee64 <_strtod_l+0x594>)
 800edb0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800edb4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800edb8:	4652      	mov	r2, sl
 800edba:	465b      	mov	r3, fp
 800edbc:	e9d5 0100 	ldrd	r0, r1, [r5]
 800edc0:	f7f1 fc42 	bl	8000648 <__aeabi_dmul>
 800edc4:	4b28      	ldr	r3, [pc, #160]	; (800ee68 <_strtod_l+0x598>)
 800edc6:	460a      	mov	r2, r1
 800edc8:	400b      	ands	r3, r1
 800edca:	4928      	ldr	r1, [pc, #160]	; (800ee6c <_strtod_l+0x59c>)
 800edcc:	428b      	cmp	r3, r1
 800edce:	4682      	mov	sl, r0
 800edd0:	d898      	bhi.n	800ed04 <_strtod_l+0x434>
 800edd2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800edd6:	428b      	cmp	r3, r1
 800edd8:	bf86      	itte	hi
 800edda:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800ee74 <_strtod_l+0x5a4>
 800edde:	f04f 3aff 	movhi.w	sl, #4294967295
 800ede2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ede6:	2300      	movs	r3, #0
 800ede8:	9304      	str	r3, [sp, #16]
 800edea:	e077      	b.n	800eedc <_strtod_l+0x60c>
 800edec:	f018 0f01 	tst.w	r8, #1
 800edf0:	d006      	beq.n	800ee00 <_strtod_l+0x530>
 800edf2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800edf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edfa:	f7f1 fc25 	bl	8000648 <__aeabi_dmul>
 800edfe:	2301      	movs	r3, #1
 800ee00:	3501      	adds	r5, #1
 800ee02:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ee06:	e7cc      	b.n	800eda2 <_strtod_l+0x4d2>
 800ee08:	d0ed      	beq.n	800ede6 <_strtod_l+0x516>
 800ee0a:	f1c8 0800 	rsb	r8, r8, #0
 800ee0e:	f018 020f 	ands.w	r2, r8, #15
 800ee12:	d00a      	beq.n	800ee2a <_strtod_l+0x55a>
 800ee14:	4b12      	ldr	r3, [pc, #72]	; (800ee60 <_strtod_l+0x590>)
 800ee16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ee1a:	4650      	mov	r0, sl
 800ee1c:	4659      	mov	r1, fp
 800ee1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee22:	f7f1 fd3b 	bl	800089c <__aeabi_ddiv>
 800ee26:	4682      	mov	sl, r0
 800ee28:	468b      	mov	fp, r1
 800ee2a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800ee2e:	d0da      	beq.n	800ede6 <_strtod_l+0x516>
 800ee30:	f1b8 0f1f 	cmp.w	r8, #31
 800ee34:	dd20      	ble.n	800ee78 <_strtod_l+0x5a8>
 800ee36:	2400      	movs	r4, #0
 800ee38:	46a0      	mov	r8, r4
 800ee3a:	9407      	str	r4, [sp, #28]
 800ee3c:	9405      	str	r4, [sp, #20]
 800ee3e:	2322      	movs	r3, #34	; 0x22
 800ee40:	f04f 0a00 	mov.w	sl, #0
 800ee44:	f04f 0b00 	mov.w	fp, #0
 800ee48:	f8c9 3000 	str.w	r3, [r9]
 800ee4c:	e765      	b.n	800ed1a <_strtod_l+0x44a>
 800ee4e:	bf00      	nop
 800ee50:	08014e99 	.word	0x08014e99
 800ee54:	08014f23 	.word	0x08014f23
 800ee58:	08014ea1 	.word	0x08014ea1
 800ee5c:	08014ee4 	.word	0x08014ee4
 800ee60:	08014fc8 	.word	0x08014fc8
 800ee64:	08014fa0 	.word	0x08014fa0
 800ee68:	7ff00000 	.word	0x7ff00000
 800ee6c:	7ca00000 	.word	0x7ca00000
 800ee70:	fff80000 	.word	0xfff80000
 800ee74:	7fefffff 	.word	0x7fefffff
 800ee78:	f018 0310 	ands.w	r3, r8, #16
 800ee7c:	bf18      	it	ne
 800ee7e:	236a      	movne	r3, #106	; 0x6a
 800ee80:	4da0      	ldr	r5, [pc, #640]	; (800f104 <_strtod_l+0x834>)
 800ee82:	9304      	str	r3, [sp, #16]
 800ee84:	4650      	mov	r0, sl
 800ee86:	4659      	mov	r1, fp
 800ee88:	2300      	movs	r3, #0
 800ee8a:	f1b8 0f00 	cmp.w	r8, #0
 800ee8e:	f300 810a 	bgt.w	800f0a6 <_strtod_l+0x7d6>
 800ee92:	b10b      	cbz	r3, 800ee98 <_strtod_l+0x5c8>
 800ee94:	4682      	mov	sl, r0
 800ee96:	468b      	mov	fp, r1
 800ee98:	9b04      	ldr	r3, [sp, #16]
 800ee9a:	b1bb      	cbz	r3, 800eecc <_strtod_l+0x5fc>
 800ee9c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800eea0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	4659      	mov	r1, fp
 800eea8:	dd10      	ble.n	800eecc <_strtod_l+0x5fc>
 800eeaa:	2b1f      	cmp	r3, #31
 800eeac:	f340 8107 	ble.w	800f0be <_strtod_l+0x7ee>
 800eeb0:	2b34      	cmp	r3, #52	; 0x34
 800eeb2:	bfde      	ittt	le
 800eeb4:	3b20      	suble	r3, #32
 800eeb6:	f04f 32ff 	movle.w	r2, #4294967295
 800eeba:	fa02 f303 	lslle.w	r3, r2, r3
 800eebe:	f04f 0a00 	mov.w	sl, #0
 800eec2:	bfcc      	ite	gt
 800eec4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800eec8:	ea03 0b01 	andle.w	fp, r3, r1
 800eecc:	2200      	movs	r2, #0
 800eece:	2300      	movs	r3, #0
 800eed0:	4650      	mov	r0, sl
 800eed2:	4659      	mov	r1, fp
 800eed4:	f7f1 fe20 	bl	8000b18 <__aeabi_dcmpeq>
 800eed8:	2800      	cmp	r0, #0
 800eeda:	d1ac      	bne.n	800ee36 <_strtod_l+0x566>
 800eedc:	9b07      	ldr	r3, [sp, #28]
 800eede:	9300      	str	r3, [sp, #0]
 800eee0:	9a05      	ldr	r2, [sp, #20]
 800eee2:	9908      	ldr	r1, [sp, #32]
 800eee4:	4623      	mov	r3, r4
 800eee6:	4648      	mov	r0, r9
 800eee8:	f002 f842 	bl	8010f70 <__s2b>
 800eeec:	9007      	str	r0, [sp, #28]
 800eeee:	2800      	cmp	r0, #0
 800eef0:	f43f af08 	beq.w	800ed04 <_strtod_l+0x434>
 800eef4:	9a06      	ldr	r2, [sp, #24]
 800eef6:	9b06      	ldr	r3, [sp, #24]
 800eef8:	2a00      	cmp	r2, #0
 800eefa:	f1c3 0300 	rsb	r3, r3, #0
 800eefe:	bfa8      	it	ge
 800ef00:	2300      	movge	r3, #0
 800ef02:	930e      	str	r3, [sp, #56]	; 0x38
 800ef04:	2400      	movs	r4, #0
 800ef06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ef0a:	9316      	str	r3, [sp, #88]	; 0x58
 800ef0c:	46a0      	mov	r8, r4
 800ef0e:	9b07      	ldr	r3, [sp, #28]
 800ef10:	4648      	mov	r0, r9
 800ef12:	6859      	ldr	r1, [r3, #4]
 800ef14:	f001 ffa6 	bl	8010e64 <_Balloc>
 800ef18:	9005      	str	r0, [sp, #20]
 800ef1a:	2800      	cmp	r0, #0
 800ef1c:	f43f aef6 	beq.w	800ed0c <_strtod_l+0x43c>
 800ef20:	9b07      	ldr	r3, [sp, #28]
 800ef22:	691a      	ldr	r2, [r3, #16]
 800ef24:	3202      	adds	r2, #2
 800ef26:	f103 010c 	add.w	r1, r3, #12
 800ef2a:	0092      	lsls	r2, r2, #2
 800ef2c:	300c      	adds	r0, #12
 800ef2e:	f7fe fcf3 	bl	800d918 <memcpy>
 800ef32:	aa1e      	add	r2, sp, #120	; 0x78
 800ef34:	a91d      	add	r1, sp, #116	; 0x74
 800ef36:	ec4b ab10 	vmov	d0, sl, fp
 800ef3a:	4648      	mov	r0, r9
 800ef3c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800ef40:	f002 fad2 	bl	80114e8 <__d2b>
 800ef44:	901c      	str	r0, [sp, #112]	; 0x70
 800ef46:	2800      	cmp	r0, #0
 800ef48:	f43f aee0 	beq.w	800ed0c <_strtod_l+0x43c>
 800ef4c:	2101      	movs	r1, #1
 800ef4e:	4648      	mov	r0, r9
 800ef50:	f002 f89a 	bl	8011088 <__i2b>
 800ef54:	4680      	mov	r8, r0
 800ef56:	2800      	cmp	r0, #0
 800ef58:	f43f aed8 	beq.w	800ed0c <_strtod_l+0x43c>
 800ef5c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800ef5e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ef60:	2e00      	cmp	r6, #0
 800ef62:	bfab      	itete	ge
 800ef64:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800ef66:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800ef68:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800ef6a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800ef6c:	bfac      	ite	ge
 800ef6e:	18f7      	addge	r7, r6, r3
 800ef70:	1b9d      	sublt	r5, r3, r6
 800ef72:	9b04      	ldr	r3, [sp, #16]
 800ef74:	1af6      	subs	r6, r6, r3
 800ef76:	4416      	add	r6, r2
 800ef78:	4b63      	ldr	r3, [pc, #396]	; (800f108 <_strtod_l+0x838>)
 800ef7a:	3e01      	subs	r6, #1
 800ef7c:	429e      	cmp	r6, r3
 800ef7e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ef82:	f280 80af 	bge.w	800f0e4 <_strtod_l+0x814>
 800ef86:	1b9b      	subs	r3, r3, r6
 800ef88:	2b1f      	cmp	r3, #31
 800ef8a:	eba2 0203 	sub.w	r2, r2, r3
 800ef8e:	f04f 0101 	mov.w	r1, #1
 800ef92:	f300 809b 	bgt.w	800f0cc <_strtod_l+0x7fc>
 800ef96:	fa01 f303 	lsl.w	r3, r1, r3
 800ef9a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	930a      	str	r3, [sp, #40]	; 0x28
 800efa0:	18be      	adds	r6, r7, r2
 800efa2:	9b04      	ldr	r3, [sp, #16]
 800efa4:	42b7      	cmp	r7, r6
 800efa6:	4415      	add	r5, r2
 800efa8:	441d      	add	r5, r3
 800efaa:	463b      	mov	r3, r7
 800efac:	bfa8      	it	ge
 800efae:	4633      	movge	r3, r6
 800efb0:	42ab      	cmp	r3, r5
 800efb2:	bfa8      	it	ge
 800efb4:	462b      	movge	r3, r5
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	bfc2      	ittt	gt
 800efba:	1af6      	subgt	r6, r6, r3
 800efbc:	1aed      	subgt	r5, r5, r3
 800efbe:	1aff      	subgt	r7, r7, r3
 800efc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800efc2:	b1bb      	cbz	r3, 800eff4 <_strtod_l+0x724>
 800efc4:	4641      	mov	r1, r8
 800efc6:	461a      	mov	r2, r3
 800efc8:	4648      	mov	r0, r9
 800efca:	f002 f8fd 	bl	80111c8 <__pow5mult>
 800efce:	4680      	mov	r8, r0
 800efd0:	2800      	cmp	r0, #0
 800efd2:	f43f ae9b 	beq.w	800ed0c <_strtod_l+0x43c>
 800efd6:	4601      	mov	r1, r0
 800efd8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800efda:	4648      	mov	r0, r9
 800efdc:	f002 f85d 	bl	801109a <__multiply>
 800efe0:	900c      	str	r0, [sp, #48]	; 0x30
 800efe2:	2800      	cmp	r0, #0
 800efe4:	f43f ae92 	beq.w	800ed0c <_strtod_l+0x43c>
 800efe8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800efea:	4648      	mov	r0, r9
 800efec:	f001 ff6e 	bl	8010ecc <_Bfree>
 800eff0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eff2:	931c      	str	r3, [sp, #112]	; 0x70
 800eff4:	2e00      	cmp	r6, #0
 800eff6:	dc7a      	bgt.n	800f0ee <_strtod_l+0x81e>
 800eff8:	9b06      	ldr	r3, [sp, #24]
 800effa:	2b00      	cmp	r3, #0
 800effc:	dd08      	ble.n	800f010 <_strtod_l+0x740>
 800effe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f000:	9905      	ldr	r1, [sp, #20]
 800f002:	4648      	mov	r0, r9
 800f004:	f002 f8e0 	bl	80111c8 <__pow5mult>
 800f008:	9005      	str	r0, [sp, #20]
 800f00a:	2800      	cmp	r0, #0
 800f00c:	f43f ae7e 	beq.w	800ed0c <_strtod_l+0x43c>
 800f010:	2d00      	cmp	r5, #0
 800f012:	dd08      	ble.n	800f026 <_strtod_l+0x756>
 800f014:	462a      	mov	r2, r5
 800f016:	9905      	ldr	r1, [sp, #20]
 800f018:	4648      	mov	r0, r9
 800f01a:	f002 f923 	bl	8011264 <__lshift>
 800f01e:	9005      	str	r0, [sp, #20]
 800f020:	2800      	cmp	r0, #0
 800f022:	f43f ae73 	beq.w	800ed0c <_strtod_l+0x43c>
 800f026:	2f00      	cmp	r7, #0
 800f028:	dd08      	ble.n	800f03c <_strtod_l+0x76c>
 800f02a:	4641      	mov	r1, r8
 800f02c:	463a      	mov	r2, r7
 800f02e:	4648      	mov	r0, r9
 800f030:	f002 f918 	bl	8011264 <__lshift>
 800f034:	4680      	mov	r8, r0
 800f036:	2800      	cmp	r0, #0
 800f038:	f43f ae68 	beq.w	800ed0c <_strtod_l+0x43c>
 800f03c:	9a05      	ldr	r2, [sp, #20]
 800f03e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f040:	4648      	mov	r0, r9
 800f042:	f002 f97d 	bl	8011340 <__mdiff>
 800f046:	4604      	mov	r4, r0
 800f048:	2800      	cmp	r0, #0
 800f04a:	f43f ae5f 	beq.w	800ed0c <_strtod_l+0x43c>
 800f04e:	68c3      	ldr	r3, [r0, #12]
 800f050:	930c      	str	r3, [sp, #48]	; 0x30
 800f052:	2300      	movs	r3, #0
 800f054:	60c3      	str	r3, [r0, #12]
 800f056:	4641      	mov	r1, r8
 800f058:	f002 f958 	bl	801130c <__mcmp>
 800f05c:	2800      	cmp	r0, #0
 800f05e:	da55      	bge.n	800f10c <_strtod_l+0x83c>
 800f060:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f062:	b9e3      	cbnz	r3, 800f09e <_strtod_l+0x7ce>
 800f064:	f1ba 0f00 	cmp.w	sl, #0
 800f068:	d119      	bne.n	800f09e <_strtod_l+0x7ce>
 800f06a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f06e:	b9b3      	cbnz	r3, 800f09e <_strtod_l+0x7ce>
 800f070:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f074:	0d1b      	lsrs	r3, r3, #20
 800f076:	051b      	lsls	r3, r3, #20
 800f078:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f07c:	d90f      	bls.n	800f09e <_strtod_l+0x7ce>
 800f07e:	6963      	ldr	r3, [r4, #20]
 800f080:	b913      	cbnz	r3, 800f088 <_strtod_l+0x7b8>
 800f082:	6923      	ldr	r3, [r4, #16]
 800f084:	2b01      	cmp	r3, #1
 800f086:	dd0a      	ble.n	800f09e <_strtod_l+0x7ce>
 800f088:	4621      	mov	r1, r4
 800f08a:	2201      	movs	r2, #1
 800f08c:	4648      	mov	r0, r9
 800f08e:	f002 f8e9 	bl	8011264 <__lshift>
 800f092:	4641      	mov	r1, r8
 800f094:	4604      	mov	r4, r0
 800f096:	f002 f939 	bl	801130c <__mcmp>
 800f09a:	2800      	cmp	r0, #0
 800f09c:	dc67      	bgt.n	800f16e <_strtod_l+0x89e>
 800f09e:	9b04      	ldr	r3, [sp, #16]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d171      	bne.n	800f188 <_strtod_l+0x8b8>
 800f0a4:	e63d      	b.n	800ed22 <_strtod_l+0x452>
 800f0a6:	f018 0f01 	tst.w	r8, #1
 800f0aa:	d004      	beq.n	800f0b6 <_strtod_l+0x7e6>
 800f0ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f0b0:	f7f1 faca 	bl	8000648 <__aeabi_dmul>
 800f0b4:	2301      	movs	r3, #1
 800f0b6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f0ba:	3508      	adds	r5, #8
 800f0bc:	e6e5      	b.n	800ee8a <_strtod_l+0x5ba>
 800f0be:	f04f 32ff 	mov.w	r2, #4294967295
 800f0c2:	fa02 f303 	lsl.w	r3, r2, r3
 800f0c6:	ea03 0a0a 	and.w	sl, r3, sl
 800f0ca:	e6ff      	b.n	800eecc <_strtod_l+0x5fc>
 800f0cc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800f0d0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800f0d4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800f0d8:	36e2      	adds	r6, #226	; 0xe2
 800f0da:	fa01 f306 	lsl.w	r3, r1, r6
 800f0de:	930a      	str	r3, [sp, #40]	; 0x28
 800f0e0:	910f      	str	r1, [sp, #60]	; 0x3c
 800f0e2:	e75d      	b.n	800efa0 <_strtod_l+0x6d0>
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	930a      	str	r3, [sp, #40]	; 0x28
 800f0e8:	2301      	movs	r3, #1
 800f0ea:	930f      	str	r3, [sp, #60]	; 0x3c
 800f0ec:	e758      	b.n	800efa0 <_strtod_l+0x6d0>
 800f0ee:	4632      	mov	r2, r6
 800f0f0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f0f2:	4648      	mov	r0, r9
 800f0f4:	f002 f8b6 	bl	8011264 <__lshift>
 800f0f8:	901c      	str	r0, [sp, #112]	; 0x70
 800f0fa:	2800      	cmp	r0, #0
 800f0fc:	f47f af7c 	bne.w	800eff8 <_strtod_l+0x728>
 800f100:	e604      	b.n	800ed0c <_strtod_l+0x43c>
 800f102:	bf00      	nop
 800f104:	08014ef8 	.word	0x08014ef8
 800f108:	fffffc02 	.word	0xfffffc02
 800f10c:	465d      	mov	r5, fp
 800f10e:	f040 8086 	bne.w	800f21e <_strtod_l+0x94e>
 800f112:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f114:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f118:	b32a      	cbz	r2, 800f166 <_strtod_l+0x896>
 800f11a:	4aaf      	ldr	r2, [pc, #700]	; (800f3d8 <_strtod_l+0xb08>)
 800f11c:	4293      	cmp	r3, r2
 800f11e:	d153      	bne.n	800f1c8 <_strtod_l+0x8f8>
 800f120:	9b04      	ldr	r3, [sp, #16]
 800f122:	4650      	mov	r0, sl
 800f124:	b1d3      	cbz	r3, 800f15c <_strtod_l+0x88c>
 800f126:	4aad      	ldr	r2, [pc, #692]	; (800f3dc <_strtod_l+0xb0c>)
 800f128:	402a      	ands	r2, r5
 800f12a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800f12e:	f04f 31ff 	mov.w	r1, #4294967295
 800f132:	d816      	bhi.n	800f162 <_strtod_l+0x892>
 800f134:	0d12      	lsrs	r2, r2, #20
 800f136:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f13a:	fa01 f303 	lsl.w	r3, r1, r3
 800f13e:	4298      	cmp	r0, r3
 800f140:	d142      	bne.n	800f1c8 <_strtod_l+0x8f8>
 800f142:	4ba7      	ldr	r3, [pc, #668]	; (800f3e0 <_strtod_l+0xb10>)
 800f144:	429d      	cmp	r5, r3
 800f146:	d102      	bne.n	800f14e <_strtod_l+0x87e>
 800f148:	3001      	adds	r0, #1
 800f14a:	f43f addf 	beq.w	800ed0c <_strtod_l+0x43c>
 800f14e:	4ba3      	ldr	r3, [pc, #652]	; (800f3dc <_strtod_l+0xb0c>)
 800f150:	402b      	ands	r3, r5
 800f152:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f156:	f04f 0a00 	mov.w	sl, #0
 800f15a:	e7a0      	b.n	800f09e <_strtod_l+0x7ce>
 800f15c:	f04f 33ff 	mov.w	r3, #4294967295
 800f160:	e7ed      	b.n	800f13e <_strtod_l+0x86e>
 800f162:	460b      	mov	r3, r1
 800f164:	e7eb      	b.n	800f13e <_strtod_l+0x86e>
 800f166:	bb7b      	cbnz	r3, 800f1c8 <_strtod_l+0x8f8>
 800f168:	f1ba 0f00 	cmp.w	sl, #0
 800f16c:	d12c      	bne.n	800f1c8 <_strtod_l+0x8f8>
 800f16e:	9904      	ldr	r1, [sp, #16]
 800f170:	4a9a      	ldr	r2, [pc, #616]	; (800f3dc <_strtod_l+0xb0c>)
 800f172:	465b      	mov	r3, fp
 800f174:	b1f1      	cbz	r1, 800f1b4 <_strtod_l+0x8e4>
 800f176:	ea02 010b 	and.w	r1, r2, fp
 800f17a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f17e:	dc19      	bgt.n	800f1b4 <_strtod_l+0x8e4>
 800f180:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f184:	f77f ae5b 	ble.w	800ee3e <_strtod_l+0x56e>
 800f188:	4a96      	ldr	r2, [pc, #600]	; (800f3e4 <_strtod_l+0xb14>)
 800f18a:	2300      	movs	r3, #0
 800f18c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800f190:	4650      	mov	r0, sl
 800f192:	4659      	mov	r1, fp
 800f194:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f198:	f7f1 fa56 	bl	8000648 <__aeabi_dmul>
 800f19c:	4682      	mov	sl, r0
 800f19e:	468b      	mov	fp, r1
 800f1a0:	2900      	cmp	r1, #0
 800f1a2:	f47f adbe 	bne.w	800ed22 <_strtod_l+0x452>
 800f1a6:	2800      	cmp	r0, #0
 800f1a8:	f47f adbb 	bne.w	800ed22 <_strtod_l+0x452>
 800f1ac:	2322      	movs	r3, #34	; 0x22
 800f1ae:	f8c9 3000 	str.w	r3, [r9]
 800f1b2:	e5b6      	b.n	800ed22 <_strtod_l+0x452>
 800f1b4:	4013      	ands	r3, r2
 800f1b6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f1ba:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f1be:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f1c2:	f04f 3aff 	mov.w	sl, #4294967295
 800f1c6:	e76a      	b.n	800f09e <_strtod_l+0x7ce>
 800f1c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1ca:	b193      	cbz	r3, 800f1f2 <_strtod_l+0x922>
 800f1cc:	422b      	tst	r3, r5
 800f1ce:	f43f af66 	beq.w	800f09e <_strtod_l+0x7ce>
 800f1d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f1d4:	9a04      	ldr	r2, [sp, #16]
 800f1d6:	4650      	mov	r0, sl
 800f1d8:	4659      	mov	r1, fp
 800f1da:	b173      	cbz	r3, 800f1fa <_strtod_l+0x92a>
 800f1dc:	f7ff fb5a 	bl	800e894 <sulp>
 800f1e0:	4602      	mov	r2, r0
 800f1e2:	460b      	mov	r3, r1
 800f1e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f1e8:	f7f1 f878 	bl	80002dc <__adddf3>
 800f1ec:	4682      	mov	sl, r0
 800f1ee:	468b      	mov	fp, r1
 800f1f0:	e755      	b.n	800f09e <_strtod_l+0x7ce>
 800f1f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f1f4:	ea13 0f0a 	tst.w	r3, sl
 800f1f8:	e7e9      	b.n	800f1ce <_strtod_l+0x8fe>
 800f1fa:	f7ff fb4b 	bl	800e894 <sulp>
 800f1fe:	4602      	mov	r2, r0
 800f200:	460b      	mov	r3, r1
 800f202:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f206:	f7f1 f867 	bl	80002d8 <__aeabi_dsub>
 800f20a:	2200      	movs	r2, #0
 800f20c:	2300      	movs	r3, #0
 800f20e:	4682      	mov	sl, r0
 800f210:	468b      	mov	fp, r1
 800f212:	f7f1 fc81 	bl	8000b18 <__aeabi_dcmpeq>
 800f216:	2800      	cmp	r0, #0
 800f218:	f47f ae11 	bne.w	800ee3e <_strtod_l+0x56e>
 800f21c:	e73f      	b.n	800f09e <_strtod_l+0x7ce>
 800f21e:	4641      	mov	r1, r8
 800f220:	4620      	mov	r0, r4
 800f222:	f002 f9b0 	bl	8011586 <__ratio>
 800f226:	ec57 6b10 	vmov	r6, r7, d0
 800f22a:	2200      	movs	r2, #0
 800f22c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f230:	ee10 0a10 	vmov	r0, s0
 800f234:	4639      	mov	r1, r7
 800f236:	f7f1 fc83 	bl	8000b40 <__aeabi_dcmple>
 800f23a:	2800      	cmp	r0, #0
 800f23c:	d077      	beq.n	800f32e <_strtod_l+0xa5e>
 800f23e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f240:	2b00      	cmp	r3, #0
 800f242:	d04a      	beq.n	800f2da <_strtod_l+0xa0a>
 800f244:	4b68      	ldr	r3, [pc, #416]	; (800f3e8 <_strtod_l+0xb18>)
 800f246:	2200      	movs	r2, #0
 800f248:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f24c:	4f66      	ldr	r7, [pc, #408]	; (800f3e8 <_strtod_l+0xb18>)
 800f24e:	2600      	movs	r6, #0
 800f250:	4b62      	ldr	r3, [pc, #392]	; (800f3dc <_strtod_l+0xb0c>)
 800f252:	402b      	ands	r3, r5
 800f254:	930f      	str	r3, [sp, #60]	; 0x3c
 800f256:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f258:	4b64      	ldr	r3, [pc, #400]	; (800f3ec <_strtod_l+0xb1c>)
 800f25a:	429a      	cmp	r2, r3
 800f25c:	f040 80ce 	bne.w	800f3fc <_strtod_l+0xb2c>
 800f260:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f264:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f268:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800f26c:	ec4b ab10 	vmov	d0, sl, fp
 800f270:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800f274:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f278:	f002 f8c0 	bl	80113fc <__ulp>
 800f27c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f280:	ec53 2b10 	vmov	r2, r3, d0
 800f284:	f7f1 f9e0 	bl	8000648 <__aeabi_dmul>
 800f288:	4652      	mov	r2, sl
 800f28a:	465b      	mov	r3, fp
 800f28c:	f7f1 f826 	bl	80002dc <__adddf3>
 800f290:	460b      	mov	r3, r1
 800f292:	4952      	ldr	r1, [pc, #328]	; (800f3dc <_strtod_l+0xb0c>)
 800f294:	4a56      	ldr	r2, [pc, #344]	; (800f3f0 <_strtod_l+0xb20>)
 800f296:	4019      	ands	r1, r3
 800f298:	4291      	cmp	r1, r2
 800f29a:	4682      	mov	sl, r0
 800f29c:	d95b      	bls.n	800f356 <_strtod_l+0xa86>
 800f29e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2a0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f2a4:	4293      	cmp	r3, r2
 800f2a6:	d103      	bne.n	800f2b0 <_strtod_l+0x9e0>
 800f2a8:	9b08      	ldr	r3, [sp, #32]
 800f2aa:	3301      	adds	r3, #1
 800f2ac:	f43f ad2e 	beq.w	800ed0c <_strtod_l+0x43c>
 800f2b0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800f3e0 <_strtod_l+0xb10>
 800f2b4:	f04f 3aff 	mov.w	sl, #4294967295
 800f2b8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f2ba:	4648      	mov	r0, r9
 800f2bc:	f001 fe06 	bl	8010ecc <_Bfree>
 800f2c0:	9905      	ldr	r1, [sp, #20]
 800f2c2:	4648      	mov	r0, r9
 800f2c4:	f001 fe02 	bl	8010ecc <_Bfree>
 800f2c8:	4641      	mov	r1, r8
 800f2ca:	4648      	mov	r0, r9
 800f2cc:	f001 fdfe 	bl	8010ecc <_Bfree>
 800f2d0:	4621      	mov	r1, r4
 800f2d2:	4648      	mov	r0, r9
 800f2d4:	f001 fdfa 	bl	8010ecc <_Bfree>
 800f2d8:	e619      	b.n	800ef0e <_strtod_l+0x63e>
 800f2da:	f1ba 0f00 	cmp.w	sl, #0
 800f2de:	d11a      	bne.n	800f316 <_strtod_l+0xa46>
 800f2e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f2e4:	b9eb      	cbnz	r3, 800f322 <_strtod_l+0xa52>
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	4b3f      	ldr	r3, [pc, #252]	; (800f3e8 <_strtod_l+0xb18>)
 800f2ea:	4630      	mov	r0, r6
 800f2ec:	4639      	mov	r1, r7
 800f2ee:	f7f1 fc1d 	bl	8000b2c <__aeabi_dcmplt>
 800f2f2:	b9c8      	cbnz	r0, 800f328 <_strtod_l+0xa58>
 800f2f4:	4630      	mov	r0, r6
 800f2f6:	4639      	mov	r1, r7
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	4b3e      	ldr	r3, [pc, #248]	; (800f3f4 <_strtod_l+0xb24>)
 800f2fc:	f7f1 f9a4 	bl	8000648 <__aeabi_dmul>
 800f300:	4606      	mov	r6, r0
 800f302:	460f      	mov	r7, r1
 800f304:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800f308:	9618      	str	r6, [sp, #96]	; 0x60
 800f30a:	9319      	str	r3, [sp, #100]	; 0x64
 800f30c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800f310:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f314:	e79c      	b.n	800f250 <_strtod_l+0x980>
 800f316:	f1ba 0f01 	cmp.w	sl, #1
 800f31a:	d102      	bne.n	800f322 <_strtod_l+0xa52>
 800f31c:	2d00      	cmp	r5, #0
 800f31e:	f43f ad8e 	beq.w	800ee3e <_strtod_l+0x56e>
 800f322:	2200      	movs	r2, #0
 800f324:	4b34      	ldr	r3, [pc, #208]	; (800f3f8 <_strtod_l+0xb28>)
 800f326:	e78f      	b.n	800f248 <_strtod_l+0x978>
 800f328:	2600      	movs	r6, #0
 800f32a:	4f32      	ldr	r7, [pc, #200]	; (800f3f4 <_strtod_l+0xb24>)
 800f32c:	e7ea      	b.n	800f304 <_strtod_l+0xa34>
 800f32e:	4b31      	ldr	r3, [pc, #196]	; (800f3f4 <_strtod_l+0xb24>)
 800f330:	4630      	mov	r0, r6
 800f332:	4639      	mov	r1, r7
 800f334:	2200      	movs	r2, #0
 800f336:	f7f1 f987 	bl	8000648 <__aeabi_dmul>
 800f33a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f33c:	4606      	mov	r6, r0
 800f33e:	460f      	mov	r7, r1
 800f340:	b933      	cbnz	r3, 800f350 <_strtod_l+0xa80>
 800f342:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f346:	9010      	str	r0, [sp, #64]	; 0x40
 800f348:	9311      	str	r3, [sp, #68]	; 0x44
 800f34a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f34e:	e7df      	b.n	800f310 <_strtod_l+0xa40>
 800f350:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800f354:	e7f9      	b.n	800f34a <_strtod_l+0xa7a>
 800f356:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f35a:	9b04      	ldr	r3, [sp, #16]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d1ab      	bne.n	800f2b8 <_strtod_l+0x9e8>
 800f360:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f364:	0d1b      	lsrs	r3, r3, #20
 800f366:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f368:	051b      	lsls	r3, r3, #20
 800f36a:	429a      	cmp	r2, r3
 800f36c:	465d      	mov	r5, fp
 800f36e:	d1a3      	bne.n	800f2b8 <_strtod_l+0x9e8>
 800f370:	4639      	mov	r1, r7
 800f372:	4630      	mov	r0, r6
 800f374:	f7f1 fc18 	bl	8000ba8 <__aeabi_d2iz>
 800f378:	f7f1 f8fc 	bl	8000574 <__aeabi_i2d>
 800f37c:	460b      	mov	r3, r1
 800f37e:	4602      	mov	r2, r0
 800f380:	4639      	mov	r1, r7
 800f382:	4630      	mov	r0, r6
 800f384:	f7f0 ffa8 	bl	80002d8 <__aeabi_dsub>
 800f388:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f38a:	4606      	mov	r6, r0
 800f38c:	460f      	mov	r7, r1
 800f38e:	b933      	cbnz	r3, 800f39e <_strtod_l+0xace>
 800f390:	f1ba 0f00 	cmp.w	sl, #0
 800f394:	d103      	bne.n	800f39e <_strtod_l+0xace>
 800f396:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800f39a:	2d00      	cmp	r5, #0
 800f39c:	d06d      	beq.n	800f47a <_strtod_l+0xbaa>
 800f39e:	a30a      	add	r3, pc, #40	; (adr r3, 800f3c8 <_strtod_l+0xaf8>)
 800f3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a4:	4630      	mov	r0, r6
 800f3a6:	4639      	mov	r1, r7
 800f3a8:	f7f1 fbc0 	bl	8000b2c <__aeabi_dcmplt>
 800f3ac:	2800      	cmp	r0, #0
 800f3ae:	f47f acb8 	bne.w	800ed22 <_strtod_l+0x452>
 800f3b2:	a307      	add	r3, pc, #28	; (adr r3, 800f3d0 <_strtod_l+0xb00>)
 800f3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b8:	4630      	mov	r0, r6
 800f3ba:	4639      	mov	r1, r7
 800f3bc:	f7f1 fbd4 	bl	8000b68 <__aeabi_dcmpgt>
 800f3c0:	2800      	cmp	r0, #0
 800f3c2:	f43f af79 	beq.w	800f2b8 <_strtod_l+0x9e8>
 800f3c6:	e4ac      	b.n	800ed22 <_strtod_l+0x452>
 800f3c8:	94a03595 	.word	0x94a03595
 800f3cc:	3fdfffff 	.word	0x3fdfffff
 800f3d0:	35afe535 	.word	0x35afe535
 800f3d4:	3fe00000 	.word	0x3fe00000
 800f3d8:	000fffff 	.word	0x000fffff
 800f3dc:	7ff00000 	.word	0x7ff00000
 800f3e0:	7fefffff 	.word	0x7fefffff
 800f3e4:	39500000 	.word	0x39500000
 800f3e8:	3ff00000 	.word	0x3ff00000
 800f3ec:	7fe00000 	.word	0x7fe00000
 800f3f0:	7c9fffff 	.word	0x7c9fffff
 800f3f4:	3fe00000 	.word	0x3fe00000
 800f3f8:	bff00000 	.word	0xbff00000
 800f3fc:	9b04      	ldr	r3, [sp, #16]
 800f3fe:	b333      	cbz	r3, 800f44e <_strtod_l+0xb7e>
 800f400:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f402:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f406:	d822      	bhi.n	800f44e <_strtod_l+0xb7e>
 800f408:	a327      	add	r3, pc, #156	; (adr r3, 800f4a8 <_strtod_l+0xbd8>)
 800f40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f40e:	4630      	mov	r0, r6
 800f410:	4639      	mov	r1, r7
 800f412:	f7f1 fb95 	bl	8000b40 <__aeabi_dcmple>
 800f416:	b1a0      	cbz	r0, 800f442 <_strtod_l+0xb72>
 800f418:	4639      	mov	r1, r7
 800f41a:	4630      	mov	r0, r6
 800f41c:	f7f1 fbec 	bl	8000bf8 <__aeabi_d2uiz>
 800f420:	2800      	cmp	r0, #0
 800f422:	bf08      	it	eq
 800f424:	2001      	moveq	r0, #1
 800f426:	f7f1 f895 	bl	8000554 <__aeabi_ui2d>
 800f42a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f42c:	4606      	mov	r6, r0
 800f42e:	460f      	mov	r7, r1
 800f430:	bb03      	cbnz	r3, 800f474 <_strtod_l+0xba4>
 800f432:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f436:	9012      	str	r0, [sp, #72]	; 0x48
 800f438:	9313      	str	r3, [sp, #76]	; 0x4c
 800f43a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800f43e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f442:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f444:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f446:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f44a:	1a9b      	subs	r3, r3, r2
 800f44c:	930b      	str	r3, [sp, #44]	; 0x2c
 800f44e:	ed9d 0b08 	vldr	d0, [sp, #32]
 800f452:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800f456:	f001 ffd1 	bl	80113fc <__ulp>
 800f45a:	4650      	mov	r0, sl
 800f45c:	ec53 2b10 	vmov	r2, r3, d0
 800f460:	4659      	mov	r1, fp
 800f462:	f7f1 f8f1 	bl	8000648 <__aeabi_dmul>
 800f466:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f46a:	f7f0 ff37 	bl	80002dc <__adddf3>
 800f46e:	4682      	mov	sl, r0
 800f470:	468b      	mov	fp, r1
 800f472:	e772      	b.n	800f35a <_strtod_l+0xa8a>
 800f474:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800f478:	e7df      	b.n	800f43a <_strtod_l+0xb6a>
 800f47a:	a30d      	add	r3, pc, #52	; (adr r3, 800f4b0 <_strtod_l+0xbe0>)
 800f47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f480:	f7f1 fb54 	bl	8000b2c <__aeabi_dcmplt>
 800f484:	e79c      	b.n	800f3c0 <_strtod_l+0xaf0>
 800f486:	2300      	movs	r3, #0
 800f488:	930d      	str	r3, [sp, #52]	; 0x34
 800f48a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f48c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f48e:	6013      	str	r3, [r2, #0]
 800f490:	f7ff ba61 	b.w	800e956 <_strtod_l+0x86>
 800f494:	2b65      	cmp	r3, #101	; 0x65
 800f496:	f04f 0200 	mov.w	r2, #0
 800f49a:	f43f ab4e 	beq.w	800eb3a <_strtod_l+0x26a>
 800f49e:	2101      	movs	r1, #1
 800f4a0:	4614      	mov	r4, r2
 800f4a2:	9104      	str	r1, [sp, #16]
 800f4a4:	f7ff bacb 	b.w	800ea3e <_strtod_l+0x16e>
 800f4a8:	ffc00000 	.word	0xffc00000
 800f4ac:	41dfffff 	.word	0x41dfffff
 800f4b0:	94a03595 	.word	0x94a03595
 800f4b4:	3fcfffff 	.word	0x3fcfffff

0800f4b8 <_strtod_r>:
 800f4b8:	4b05      	ldr	r3, [pc, #20]	; (800f4d0 <_strtod_r+0x18>)
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	b410      	push	{r4}
 800f4be:	6a1b      	ldr	r3, [r3, #32]
 800f4c0:	4c04      	ldr	r4, [pc, #16]	; (800f4d4 <_strtod_r+0x1c>)
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	bf08      	it	eq
 800f4c6:	4623      	moveq	r3, r4
 800f4c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f4cc:	f7ff ba00 	b.w	800e8d0 <_strtod_l>
 800f4d0:	20000020 	.word	0x20000020
 800f4d4:	20000084 	.word	0x20000084

0800f4d8 <_strtol_l.isra.0>:
 800f4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f4dc:	4680      	mov	r8, r0
 800f4de:	4689      	mov	r9, r1
 800f4e0:	4692      	mov	sl, r2
 800f4e2:	461e      	mov	r6, r3
 800f4e4:	460f      	mov	r7, r1
 800f4e6:	463d      	mov	r5, r7
 800f4e8:	9808      	ldr	r0, [sp, #32]
 800f4ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f4ee:	f001 fc27 	bl	8010d40 <__locale_ctype_ptr_l>
 800f4f2:	4420      	add	r0, r4
 800f4f4:	7843      	ldrb	r3, [r0, #1]
 800f4f6:	f013 0308 	ands.w	r3, r3, #8
 800f4fa:	d132      	bne.n	800f562 <_strtol_l.isra.0+0x8a>
 800f4fc:	2c2d      	cmp	r4, #45	; 0x2d
 800f4fe:	d132      	bne.n	800f566 <_strtol_l.isra.0+0x8e>
 800f500:	787c      	ldrb	r4, [r7, #1]
 800f502:	1cbd      	adds	r5, r7, #2
 800f504:	2201      	movs	r2, #1
 800f506:	2e00      	cmp	r6, #0
 800f508:	d05d      	beq.n	800f5c6 <_strtol_l.isra.0+0xee>
 800f50a:	2e10      	cmp	r6, #16
 800f50c:	d109      	bne.n	800f522 <_strtol_l.isra.0+0x4a>
 800f50e:	2c30      	cmp	r4, #48	; 0x30
 800f510:	d107      	bne.n	800f522 <_strtol_l.isra.0+0x4a>
 800f512:	782b      	ldrb	r3, [r5, #0]
 800f514:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f518:	2b58      	cmp	r3, #88	; 0x58
 800f51a:	d14f      	bne.n	800f5bc <_strtol_l.isra.0+0xe4>
 800f51c:	786c      	ldrb	r4, [r5, #1]
 800f51e:	2610      	movs	r6, #16
 800f520:	3502      	adds	r5, #2
 800f522:	2a00      	cmp	r2, #0
 800f524:	bf14      	ite	ne
 800f526:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800f52a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800f52e:	2700      	movs	r7, #0
 800f530:	fbb1 fcf6 	udiv	ip, r1, r6
 800f534:	4638      	mov	r0, r7
 800f536:	fb06 1e1c 	mls	lr, r6, ip, r1
 800f53a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800f53e:	2b09      	cmp	r3, #9
 800f540:	d817      	bhi.n	800f572 <_strtol_l.isra.0+0x9a>
 800f542:	461c      	mov	r4, r3
 800f544:	42a6      	cmp	r6, r4
 800f546:	dd23      	ble.n	800f590 <_strtol_l.isra.0+0xb8>
 800f548:	1c7b      	adds	r3, r7, #1
 800f54a:	d007      	beq.n	800f55c <_strtol_l.isra.0+0x84>
 800f54c:	4584      	cmp	ip, r0
 800f54e:	d31c      	bcc.n	800f58a <_strtol_l.isra.0+0xb2>
 800f550:	d101      	bne.n	800f556 <_strtol_l.isra.0+0x7e>
 800f552:	45a6      	cmp	lr, r4
 800f554:	db19      	blt.n	800f58a <_strtol_l.isra.0+0xb2>
 800f556:	fb00 4006 	mla	r0, r0, r6, r4
 800f55a:	2701      	movs	r7, #1
 800f55c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f560:	e7eb      	b.n	800f53a <_strtol_l.isra.0+0x62>
 800f562:	462f      	mov	r7, r5
 800f564:	e7bf      	b.n	800f4e6 <_strtol_l.isra.0+0xe>
 800f566:	2c2b      	cmp	r4, #43	; 0x2b
 800f568:	bf04      	itt	eq
 800f56a:	1cbd      	addeq	r5, r7, #2
 800f56c:	787c      	ldrbeq	r4, [r7, #1]
 800f56e:	461a      	mov	r2, r3
 800f570:	e7c9      	b.n	800f506 <_strtol_l.isra.0+0x2e>
 800f572:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800f576:	2b19      	cmp	r3, #25
 800f578:	d801      	bhi.n	800f57e <_strtol_l.isra.0+0xa6>
 800f57a:	3c37      	subs	r4, #55	; 0x37
 800f57c:	e7e2      	b.n	800f544 <_strtol_l.isra.0+0x6c>
 800f57e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800f582:	2b19      	cmp	r3, #25
 800f584:	d804      	bhi.n	800f590 <_strtol_l.isra.0+0xb8>
 800f586:	3c57      	subs	r4, #87	; 0x57
 800f588:	e7dc      	b.n	800f544 <_strtol_l.isra.0+0x6c>
 800f58a:	f04f 37ff 	mov.w	r7, #4294967295
 800f58e:	e7e5      	b.n	800f55c <_strtol_l.isra.0+0x84>
 800f590:	1c7b      	adds	r3, r7, #1
 800f592:	d108      	bne.n	800f5a6 <_strtol_l.isra.0+0xce>
 800f594:	2322      	movs	r3, #34	; 0x22
 800f596:	f8c8 3000 	str.w	r3, [r8]
 800f59a:	4608      	mov	r0, r1
 800f59c:	f1ba 0f00 	cmp.w	sl, #0
 800f5a0:	d107      	bne.n	800f5b2 <_strtol_l.isra.0+0xda>
 800f5a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5a6:	b102      	cbz	r2, 800f5aa <_strtol_l.isra.0+0xd2>
 800f5a8:	4240      	negs	r0, r0
 800f5aa:	f1ba 0f00 	cmp.w	sl, #0
 800f5ae:	d0f8      	beq.n	800f5a2 <_strtol_l.isra.0+0xca>
 800f5b0:	b10f      	cbz	r7, 800f5b6 <_strtol_l.isra.0+0xde>
 800f5b2:	f105 39ff 	add.w	r9, r5, #4294967295
 800f5b6:	f8ca 9000 	str.w	r9, [sl]
 800f5ba:	e7f2      	b.n	800f5a2 <_strtol_l.isra.0+0xca>
 800f5bc:	2430      	movs	r4, #48	; 0x30
 800f5be:	2e00      	cmp	r6, #0
 800f5c0:	d1af      	bne.n	800f522 <_strtol_l.isra.0+0x4a>
 800f5c2:	2608      	movs	r6, #8
 800f5c4:	e7ad      	b.n	800f522 <_strtol_l.isra.0+0x4a>
 800f5c6:	2c30      	cmp	r4, #48	; 0x30
 800f5c8:	d0a3      	beq.n	800f512 <_strtol_l.isra.0+0x3a>
 800f5ca:	260a      	movs	r6, #10
 800f5cc:	e7a9      	b.n	800f522 <_strtol_l.isra.0+0x4a>
	...

0800f5d0 <_strtol_r>:
 800f5d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f5d2:	4c06      	ldr	r4, [pc, #24]	; (800f5ec <_strtol_r+0x1c>)
 800f5d4:	4d06      	ldr	r5, [pc, #24]	; (800f5f0 <_strtol_r+0x20>)
 800f5d6:	6824      	ldr	r4, [r4, #0]
 800f5d8:	6a24      	ldr	r4, [r4, #32]
 800f5da:	2c00      	cmp	r4, #0
 800f5dc:	bf08      	it	eq
 800f5de:	462c      	moveq	r4, r5
 800f5e0:	9400      	str	r4, [sp, #0]
 800f5e2:	f7ff ff79 	bl	800f4d8 <_strtol_l.isra.0>
 800f5e6:	b003      	add	sp, #12
 800f5e8:	bd30      	pop	{r4, r5, pc}
 800f5ea:	bf00      	nop
 800f5ec:	20000020 	.word	0x20000020
 800f5f0:	20000084 	.word	0x20000084

0800f5f4 <__swbuf_r>:
 800f5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5f6:	460e      	mov	r6, r1
 800f5f8:	4614      	mov	r4, r2
 800f5fa:	4605      	mov	r5, r0
 800f5fc:	b118      	cbz	r0, 800f606 <__swbuf_r+0x12>
 800f5fe:	6983      	ldr	r3, [r0, #24]
 800f600:	b90b      	cbnz	r3, 800f606 <__swbuf_r+0x12>
 800f602:	f000 ffed 	bl	80105e0 <__sinit>
 800f606:	4b21      	ldr	r3, [pc, #132]	; (800f68c <__swbuf_r+0x98>)
 800f608:	429c      	cmp	r4, r3
 800f60a:	d12a      	bne.n	800f662 <__swbuf_r+0x6e>
 800f60c:	686c      	ldr	r4, [r5, #4]
 800f60e:	69a3      	ldr	r3, [r4, #24]
 800f610:	60a3      	str	r3, [r4, #8]
 800f612:	89a3      	ldrh	r3, [r4, #12]
 800f614:	071a      	lsls	r2, r3, #28
 800f616:	d52e      	bpl.n	800f676 <__swbuf_r+0x82>
 800f618:	6923      	ldr	r3, [r4, #16]
 800f61a:	b363      	cbz	r3, 800f676 <__swbuf_r+0x82>
 800f61c:	6923      	ldr	r3, [r4, #16]
 800f61e:	6820      	ldr	r0, [r4, #0]
 800f620:	1ac0      	subs	r0, r0, r3
 800f622:	6963      	ldr	r3, [r4, #20]
 800f624:	b2f6      	uxtb	r6, r6
 800f626:	4283      	cmp	r3, r0
 800f628:	4637      	mov	r7, r6
 800f62a:	dc04      	bgt.n	800f636 <__swbuf_r+0x42>
 800f62c:	4621      	mov	r1, r4
 800f62e:	4628      	mov	r0, r5
 800f630:	f000 ff6c 	bl	801050c <_fflush_r>
 800f634:	bb28      	cbnz	r0, 800f682 <__swbuf_r+0x8e>
 800f636:	68a3      	ldr	r3, [r4, #8]
 800f638:	3b01      	subs	r3, #1
 800f63a:	60a3      	str	r3, [r4, #8]
 800f63c:	6823      	ldr	r3, [r4, #0]
 800f63e:	1c5a      	adds	r2, r3, #1
 800f640:	6022      	str	r2, [r4, #0]
 800f642:	701e      	strb	r6, [r3, #0]
 800f644:	6963      	ldr	r3, [r4, #20]
 800f646:	3001      	adds	r0, #1
 800f648:	4283      	cmp	r3, r0
 800f64a:	d004      	beq.n	800f656 <__swbuf_r+0x62>
 800f64c:	89a3      	ldrh	r3, [r4, #12]
 800f64e:	07db      	lsls	r3, r3, #31
 800f650:	d519      	bpl.n	800f686 <__swbuf_r+0x92>
 800f652:	2e0a      	cmp	r6, #10
 800f654:	d117      	bne.n	800f686 <__swbuf_r+0x92>
 800f656:	4621      	mov	r1, r4
 800f658:	4628      	mov	r0, r5
 800f65a:	f000 ff57 	bl	801050c <_fflush_r>
 800f65e:	b190      	cbz	r0, 800f686 <__swbuf_r+0x92>
 800f660:	e00f      	b.n	800f682 <__swbuf_r+0x8e>
 800f662:	4b0b      	ldr	r3, [pc, #44]	; (800f690 <__swbuf_r+0x9c>)
 800f664:	429c      	cmp	r4, r3
 800f666:	d101      	bne.n	800f66c <__swbuf_r+0x78>
 800f668:	68ac      	ldr	r4, [r5, #8]
 800f66a:	e7d0      	b.n	800f60e <__swbuf_r+0x1a>
 800f66c:	4b09      	ldr	r3, [pc, #36]	; (800f694 <__swbuf_r+0xa0>)
 800f66e:	429c      	cmp	r4, r3
 800f670:	bf08      	it	eq
 800f672:	68ec      	ldreq	r4, [r5, #12]
 800f674:	e7cb      	b.n	800f60e <__swbuf_r+0x1a>
 800f676:	4621      	mov	r1, r4
 800f678:	4628      	mov	r0, r5
 800f67a:	f000 f80d 	bl	800f698 <__swsetup_r>
 800f67e:	2800      	cmp	r0, #0
 800f680:	d0cc      	beq.n	800f61c <__swbuf_r+0x28>
 800f682:	f04f 37ff 	mov.w	r7, #4294967295
 800f686:	4638      	mov	r0, r7
 800f688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f68a:	bf00      	nop
 800f68c:	08014f50 	.word	0x08014f50
 800f690:	08014f70 	.word	0x08014f70
 800f694:	08014f30 	.word	0x08014f30

0800f698 <__swsetup_r>:
 800f698:	4b32      	ldr	r3, [pc, #200]	; (800f764 <__swsetup_r+0xcc>)
 800f69a:	b570      	push	{r4, r5, r6, lr}
 800f69c:	681d      	ldr	r5, [r3, #0]
 800f69e:	4606      	mov	r6, r0
 800f6a0:	460c      	mov	r4, r1
 800f6a2:	b125      	cbz	r5, 800f6ae <__swsetup_r+0x16>
 800f6a4:	69ab      	ldr	r3, [r5, #24]
 800f6a6:	b913      	cbnz	r3, 800f6ae <__swsetup_r+0x16>
 800f6a8:	4628      	mov	r0, r5
 800f6aa:	f000 ff99 	bl	80105e0 <__sinit>
 800f6ae:	4b2e      	ldr	r3, [pc, #184]	; (800f768 <__swsetup_r+0xd0>)
 800f6b0:	429c      	cmp	r4, r3
 800f6b2:	d10f      	bne.n	800f6d4 <__swsetup_r+0x3c>
 800f6b4:	686c      	ldr	r4, [r5, #4]
 800f6b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6ba:	b29a      	uxth	r2, r3
 800f6bc:	0715      	lsls	r5, r2, #28
 800f6be:	d42c      	bmi.n	800f71a <__swsetup_r+0x82>
 800f6c0:	06d0      	lsls	r0, r2, #27
 800f6c2:	d411      	bmi.n	800f6e8 <__swsetup_r+0x50>
 800f6c4:	2209      	movs	r2, #9
 800f6c6:	6032      	str	r2, [r6, #0]
 800f6c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f6cc:	81a3      	strh	r3, [r4, #12]
 800f6ce:	f04f 30ff 	mov.w	r0, #4294967295
 800f6d2:	e03e      	b.n	800f752 <__swsetup_r+0xba>
 800f6d4:	4b25      	ldr	r3, [pc, #148]	; (800f76c <__swsetup_r+0xd4>)
 800f6d6:	429c      	cmp	r4, r3
 800f6d8:	d101      	bne.n	800f6de <__swsetup_r+0x46>
 800f6da:	68ac      	ldr	r4, [r5, #8]
 800f6dc:	e7eb      	b.n	800f6b6 <__swsetup_r+0x1e>
 800f6de:	4b24      	ldr	r3, [pc, #144]	; (800f770 <__swsetup_r+0xd8>)
 800f6e0:	429c      	cmp	r4, r3
 800f6e2:	bf08      	it	eq
 800f6e4:	68ec      	ldreq	r4, [r5, #12]
 800f6e6:	e7e6      	b.n	800f6b6 <__swsetup_r+0x1e>
 800f6e8:	0751      	lsls	r1, r2, #29
 800f6ea:	d512      	bpl.n	800f712 <__swsetup_r+0x7a>
 800f6ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f6ee:	b141      	cbz	r1, 800f702 <__swsetup_r+0x6a>
 800f6f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f6f4:	4299      	cmp	r1, r3
 800f6f6:	d002      	beq.n	800f6fe <__swsetup_r+0x66>
 800f6f8:	4630      	mov	r0, r6
 800f6fa:	f001 ffc1 	bl	8011680 <_free_r>
 800f6fe:	2300      	movs	r3, #0
 800f700:	6363      	str	r3, [r4, #52]	; 0x34
 800f702:	89a3      	ldrh	r3, [r4, #12]
 800f704:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f708:	81a3      	strh	r3, [r4, #12]
 800f70a:	2300      	movs	r3, #0
 800f70c:	6063      	str	r3, [r4, #4]
 800f70e:	6923      	ldr	r3, [r4, #16]
 800f710:	6023      	str	r3, [r4, #0]
 800f712:	89a3      	ldrh	r3, [r4, #12]
 800f714:	f043 0308 	orr.w	r3, r3, #8
 800f718:	81a3      	strh	r3, [r4, #12]
 800f71a:	6923      	ldr	r3, [r4, #16]
 800f71c:	b94b      	cbnz	r3, 800f732 <__swsetup_r+0x9a>
 800f71e:	89a3      	ldrh	r3, [r4, #12]
 800f720:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f724:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f728:	d003      	beq.n	800f732 <__swsetup_r+0x9a>
 800f72a:	4621      	mov	r1, r4
 800f72c:	4630      	mov	r0, r6
 800f72e:	f001 fb3f 	bl	8010db0 <__smakebuf_r>
 800f732:	89a2      	ldrh	r2, [r4, #12]
 800f734:	f012 0301 	ands.w	r3, r2, #1
 800f738:	d00c      	beq.n	800f754 <__swsetup_r+0xbc>
 800f73a:	2300      	movs	r3, #0
 800f73c:	60a3      	str	r3, [r4, #8]
 800f73e:	6963      	ldr	r3, [r4, #20]
 800f740:	425b      	negs	r3, r3
 800f742:	61a3      	str	r3, [r4, #24]
 800f744:	6923      	ldr	r3, [r4, #16]
 800f746:	b953      	cbnz	r3, 800f75e <__swsetup_r+0xc6>
 800f748:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f74c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800f750:	d1ba      	bne.n	800f6c8 <__swsetup_r+0x30>
 800f752:	bd70      	pop	{r4, r5, r6, pc}
 800f754:	0792      	lsls	r2, r2, #30
 800f756:	bf58      	it	pl
 800f758:	6963      	ldrpl	r3, [r4, #20]
 800f75a:	60a3      	str	r3, [r4, #8]
 800f75c:	e7f2      	b.n	800f744 <__swsetup_r+0xac>
 800f75e:	2000      	movs	r0, #0
 800f760:	e7f7      	b.n	800f752 <__swsetup_r+0xba>
 800f762:	bf00      	nop
 800f764:	20000020 	.word	0x20000020
 800f768:	08014f50 	.word	0x08014f50
 800f76c:	08014f70 	.word	0x08014f70
 800f770:	08014f30 	.word	0x08014f30

0800f774 <quorem>:
 800f774:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f778:	6903      	ldr	r3, [r0, #16]
 800f77a:	690c      	ldr	r4, [r1, #16]
 800f77c:	42a3      	cmp	r3, r4
 800f77e:	4680      	mov	r8, r0
 800f780:	f2c0 8082 	blt.w	800f888 <quorem+0x114>
 800f784:	3c01      	subs	r4, #1
 800f786:	f101 0714 	add.w	r7, r1, #20
 800f78a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800f78e:	f100 0614 	add.w	r6, r0, #20
 800f792:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800f796:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800f79a:	eb06 030c 	add.w	r3, r6, ip
 800f79e:	3501      	adds	r5, #1
 800f7a0:	eb07 090c 	add.w	r9, r7, ip
 800f7a4:	9301      	str	r3, [sp, #4]
 800f7a6:	fbb0 f5f5 	udiv	r5, r0, r5
 800f7aa:	b395      	cbz	r5, 800f812 <quorem+0x9e>
 800f7ac:	f04f 0a00 	mov.w	sl, #0
 800f7b0:	4638      	mov	r0, r7
 800f7b2:	46b6      	mov	lr, r6
 800f7b4:	46d3      	mov	fp, sl
 800f7b6:	f850 2b04 	ldr.w	r2, [r0], #4
 800f7ba:	b293      	uxth	r3, r2
 800f7bc:	fb05 a303 	mla	r3, r5, r3, sl
 800f7c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f7c4:	b29b      	uxth	r3, r3
 800f7c6:	ebab 0303 	sub.w	r3, fp, r3
 800f7ca:	0c12      	lsrs	r2, r2, #16
 800f7cc:	f8de b000 	ldr.w	fp, [lr]
 800f7d0:	fb05 a202 	mla	r2, r5, r2, sl
 800f7d4:	fa13 f38b 	uxtah	r3, r3, fp
 800f7d8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800f7dc:	fa1f fb82 	uxth.w	fp, r2
 800f7e0:	f8de 2000 	ldr.w	r2, [lr]
 800f7e4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800f7e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f7ec:	b29b      	uxth	r3, r3
 800f7ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f7f2:	4581      	cmp	r9, r0
 800f7f4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800f7f8:	f84e 3b04 	str.w	r3, [lr], #4
 800f7fc:	d2db      	bcs.n	800f7b6 <quorem+0x42>
 800f7fe:	f856 300c 	ldr.w	r3, [r6, ip]
 800f802:	b933      	cbnz	r3, 800f812 <quorem+0x9e>
 800f804:	9b01      	ldr	r3, [sp, #4]
 800f806:	3b04      	subs	r3, #4
 800f808:	429e      	cmp	r6, r3
 800f80a:	461a      	mov	r2, r3
 800f80c:	d330      	bcc.n	800f870 <quorem+0xfc>
 800f80e:	f8c8 4010 	str.w	r4, [r8, #16]
 800f812:	4640      	mov	r0, r8
 800f814:	f001 fd7a 	bl	801130c <__mcmp>
 800f818:	2800      	cmp	r0, #0
 800f81a:	db25      	blt.n	800f868 <quorem+0xf4>
 800f81c:	3501      	adds	r5, #1
 800f81e:	4630      	mov	r0, r6
 800f820:	f04f 0c00 	mov.w	ip, #0
 800f824:	f857 2b04 	ldr.w	r2, [r7], #4
 800f828:	f8d0 e000 	ldr.w	lr, [r0]
 800f82c:	b293      	uxth	r3, r2
 800f82e:	ebac 0303 	sub.w	r3, ip, r3
 800f832:	0c12      	lsrs	r2, r2, #16
 800f834:	fa13 f38e 	uxtah	r3, r3, lr
 800f838:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f83c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f840:	b29b      	uxth	r3, r3
 800f842:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f846:	45b9      	cmp	r9, r7
 800f848:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f84c:	f840 3b04 	str.w	r3, [r0], #4
 800f850:	d2e8      	bcs.n	800f824 <quorem+0xb0>
 800f852:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800f856:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800f85a:	b92a      	cbnz	r2, 800f868 <quorem+0xf4>
 800f85c:	3b04      	subs	r3, #4
 800f85e:	429e      	cmp	r6, r3
 800f860:	461a      	mov	r2, r3
 800f862:	d30b      	bcc.n	800f87c <quorem+0x108>
 800f864:	f8c8 4010 	str.w	r4, [r8, #16]
 800f868:	4628      	mov	r0, r5
 800f86a:	b003      	add	sp, #12
 800f86c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f870:	6812      	ldr	r2, [r2, #0]
 800f872:	3b04      	subs	r3, #4
 800f874:	2a00      	cmp	r2, #0
 800f876:	d1ca      	bne.n	800f80e <quorem+0x9a>
 800f878:	3c01      	subs	r4, #1
 800f87a:	e7c5      	b.n	800f808 <quorem+0x94>
 800f87c:	6812      	ldr	r2, [r2, #0]
 800f87e:	3b04      	subs	r3, #4
 800f880:	2a00      	cmp	r2, #0
 800f882:	d1ef      	bne.n	800f864 <quorem+0xf0>
 800f884:	3c01      	subs	r4, #1
 800f886:	e7ea      	b.n	800f85e <quorem+0xea>
 800f888:	2000      	movs	r0, #0
 800f88a:	e7ee      	b.n	800f86a <quorem+0xf6>
 800f88c:	0000      	movs	r0, r0
	...

0800f890 <_dtoa_r>:
 800f890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f894:	ec57 6b10 	vmov	r6, r7, d0
 800f898:	b097      	sub	sp, #92	; 0x5c
 800f89a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f89c:	9106      	str	r1, [sp, #24]
 800f89e:	4604      	mov	r4, r0
 800f8a0:	920b      	str	r2, [sp, #44]	; 0x2c
 800f8a2:	9312      	str	r3, [sp, #72]	; 0x48
 800f8a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f8a8:	e9cd 6700 	strd	r6, r7, [sp]
 800f8ac:	b93d      	cbnz	r5, 800f8be <_dtoa_r+0x2e>
 800f8ae:	2010      	movs	r0, #16
 800f8b0:	f001 fabe 	bl	8010e30 <malloc>
 800f8b4:	6260      	str	r0, [r4, #36]	; 0x24
 800f8b6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f8ba:	6005      	str	r5, [r0, #0]
 800f8bc:	60c5      	str	r5, [r0, #12]
 800f8be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f8c0:	6819      	ldr	r1, [r3, #0]
 800f8c2:	b151      	cbz	r1, 800f8da <_dtoa_r+0x4a>
 800f8c4:	685a      	ldr	r2, [r3, #4]
 800f8c6:	604a      	str	r2, [r1, #4]
 800f8c8:	2301      	movs	r3, #1
 800f8ca:	4093      	lsls	r3, r2
 800f8cc:	608b      	str	r3, [r1, #8]
 800f8ce:	4620      	mov	r0, r4
 800f8d0:	f001 fafc 	bl	8010ecc <_Bfree>
 800f8d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	601a      	str	r2, [r3, #0]
 800f8da:	1e3b      	subs	r3, r7, #0
 800f8dc:	bfbb      	ittet	lt
 800f8de:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f8e2:	9301      	strlt	r3, [sp, #4]
 800f8e4:	2300      	movge	r3, #0
 800f8e6:	2201      	movlt	r2, #1
 800f8e8:	bfac      	ite	ge
 800f8ea:	f8c8 3000 	strge.w	r3, [r8]
 800f8ee:	f8c8 2000 	strlt.w	r2, [r8]
 800f8f2:	4baf      	ldr	r3, [pc, #700]	; (800fbb0 <_dtoa_r+0x320>)
 800f8f4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f8f8:	ea33 0308 	bics.w	r3, r3, r8
 800f8fc:	d114      	bne.n	800f928 <_dtoa_r+0x98>
 800f8fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f900:	f242 730f 	movw	r3, #9999	; 0x270f
 800f904:	6013      	str	r3, [r2, #0]
 800f906:	9b00      	ldr	r3, [sp, #0]
 800f908:	b923      	cbnz	r3, 800f914 <_dtoa_r+0x84>
 800f90a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800f90e:	2800      	cmp	r0, #0
 800f910:	f000 8542 	beq.w	8010398 <_dtoa_r+0xb08>
 800f914:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f916:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800fbc4 <_dtoa_r+0x334>
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	f000 8544 	beq.w	80103a8 <_dtoa_r+0xb18>
 800f920:	f10b 0303 	add.w	r3, fp, #3
 800f924:	f000 bd3e 	b.w	80103a4 <_dtoa_r+0xb14>
 800f928:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f92c:	2200      	movs	r2, #0
 800f92e:	2300      	movs	r3, #0
 800f930:	4630      	mov	r0, r6
 800f932:	4639      	mov	r1, r7
 800f934:	f7f1 f8f0 	bl	8000b18 <__aeabi_dcmpeq>
 800f938:	4681      	mov	r9, r0
 800f93a:	b168      	cbz	r0, 800f958 <_dtoa_r+0xc8>
 800f93c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f93e:	2301      	movs	r3, #1
 800f940:	6013      	str	r3, [r2, #0]
 800f942:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f944:	2b00      	cmp	r3, #0
 800f946:	f000 8524 	beq.w	8010392 <_dtoa_r+0xb02>
 800f94a:	4b9a      	ldr	r3, [pc, #616]	; (800fbb4 <_dtoa_r+0x324>)
 800f94c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f94e:	f103 3bff 	add.w	fp, r3, #4294967295
 800f952:	6013      	str	r3, [r2, #0]
 800f954:	f000 bd28 	b.w	80103a8 <_dtoa_r+0xb18>
 800f958:	aa14      	add	r2, sp, #80	; 0x50
 800f95a:	a915      	add	r1, sp, #84	; 0x54
 800f95c:	ec47 6b10 	vmov	d0, r6, r7
 800f960:	4620      	mov	r0, r4
 800f962:	f001 fdc1 	bl	80114e8 <__d2b>
 800f966:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f96a:	9004      	str	r0, [sp, #16]
 800f96c:	2d00      	cmp	r5, #0
 800f96e:	d07c      	beq.n	800fa6a <_dtoa_r+0x1da>
 800f970:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f974:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800f978:	46b2      	mov	sl, r6
 800f97a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800f97e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f982:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800f986:	2200      	movs	r2, #0
 800f988:	4b8b      	ldr	r3, [pc, #556]	; (800fbb8 <_dtoa_r+0x328>)
 800f98a:	4650      	mov	r0, sl
 800f98c:	4659      	mov	r1, fp
 800f98e:	f7f0 fca3 	bl	80002d8 <__aeabi_dsub>
 800f992:	a381      	add	r3, pc, #516	; (adr r3, 800fb98 <_dtoa_r+0x308>)
 800f994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f998:	f7f0 fe56 	bl	8000648 <__aeabi_dmul>
 800f99c:	a380      	add	r3, pc, #512	; (adr r3, 800fba0 <_dtoa_r+0x310>)
 800f99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9a2:	f7f0 fc9b 	bl	80002dc <__adddf3>
 800f9a6:	4606      	mov	r6, r0
 800f9a8:	4628      	mov	r0, r5
 800f9aa:	460f      	mov	r7, r1
 800f9ac:	f7f0 fde2 	bl	8000574 <__aeabi_i2d>
 800f9b0:	a37d      	add	r3, pc, #500	; (adr r3, 800fba8 <_dtoa_r+0x318>)
 800f9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b6:	f7f0 fe47 	bl	8000648 <__aeabi_dmul>
 800f9ba:	4602      	mov	r2, r0
 800f9bc:	460b      	mov	r3, r1
 800f9be:	4630      	mov	r0, r6
 800f9c0:	4639      	mov	r1, r7
 800f9c2:	f7f0 fc8b 	bl	80002dc <__adddf3>
 800f9c6:	4606      	mov	r6, r0
 800f9c8:	460f      	mov	r7, r1
 800f9ca:	f7f1 f8ed 	bl	8000ba8 <__aeabi_d2iz>
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	4682      	mov	sl, r0
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	4630      	mov	r0, r6
 800f9d6:	4639      	mov	r1, r7
 800f9d8:	f7f1 f8a8 	bl	8000b2c <__aeabi_dcmplt>
 800f9dc:	b148      	cbz	r0, 800f9f2 <_dtoa_r+0x162>
 800f9de:	4650      	mov	r0, sl
 800f9e0:	f7f0 fdc8 	bl	8000574 <__aeabi_i2d>
 800f9e4:	4632      	mov	r2, r6
 800f9e6:	463b      	mov	r3, r7
 800f9e8:	f7f1 f896 	bl	8000b18 <__aeabi_dcmpeq>
 800f9ec:	b908      	cbnz	r0, 800f9f2 <_dtoa_r+0x162>
 800f9ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f9f2:	f1ba 0f16 	cmp.w	sl, #22
 800f9f6:	d859      	bhi.n	800faac <_dtoa_r+0x21c>
 800f9f8:	4970      	ldr	r1, [pc, #448]	; (800fbbc <_dtoa_r+0x32c>)
 800f9fa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800f9fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa02:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa06:	f7f1 f8af 	bl	8000b68 <__aeabi_dcmpgt>
 800fa0a:	2800      	cmp	r0, #0
 800fa0c:	d050      	beq.n	800fab0 <_dtoa_r+0x220>
 800fa0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fa12:	2300      	movs	r3, #0
 800fa14:	930f      	str	r3, [sp, #60]	; 0x3c
 800fa16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fa18:	1b5d      	subs	r5, r3, r5
 800fa1a:	f1b5 0801 	subs.w	r8, r5, #1
 800fa1e:	bf49      	itett	mi
 800fa20:	f1c5 0301 	rsbmi	r3, r5, #1
 800fa24:	2300      	movpl	r3, #0
 800fa26:	9305      	strmi	r3, [sp, #20]
 800fa28:	f04f 0800 	movmi.w	r8, #0
 800fa2c:	bf58      	it	pl
 800fa2e:	9305      	strpl	r3, [sp, #20]
 800fa30:	f1ba 0f00 	cmp.w	sl, #0
 800fa34:	db3e      	blt.n	800fab4 <_dtoa_r+0x224>
 800fa36:	2300      	movs	r3, #0
 800fa38:	44d0      	add	r8, sl
 800fa3a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800fa3e:	9307      	str	r3, [sp, #28]
 800fa40:	9b06      	ldr	r3, [sp, #24]
 800fa42:	2b09      	cmp	r3, #9
 800fa44:	f200 8090 	bhi.w	800fb68 <_dtoa_r+0x2d8>
 800fa48:	2b05      	cmp	r3, #5
 800fa4a:	bfc4      	itt	gt
 800fa4c:	3b04      	subgt	r3, #4
 800fa4e:	9306      	strgt	r3, [sp, #24]
 800fa50:	9b06      	ldr	r3, [sp, #24]
 800fa52:	f1a3 0302 	sub.w	r3, r3, #2
 800fa56:	bfcc      	ite	gt
 800fa58:	2500      	movgt	r5, #0
 800fa5a:	2501      	movle	r5, #1
 800fa5c:	2b03      	cmp	r3, #3
 800fa5e:	f200 808f 	bhi.w	800fb80 <_dtoa_r+0x2f0>
 800fa62:	e8df f003 	tbb	[pc, r3]
 800fa66:	7f7d      	.short	0x7f7d
 800fa68:	7131      	.short	0x7131
 800fa6a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800fa6e:	441d      	add	r5, r3
 800fa70:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800fa74:	2820      	cmp	r0, #32
 800fa76:	dd13      	ble.n	800faa0 <_dtoa_r+0x210>
 800fa78:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800fa7c:	9b00      	ldr	r3, [sp, #0]
 800fa7e:	fa08 f800 	lsl.w	r8, r8, r0
 800fa82:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800fa86:	fa23 f000 	lsr.w	r0, r3, r0
 800fa8a:	ea48 0000 	orr.w	r0, r8, r0
 800fa8e:	f7f0 fd61 	bl	8000554 <__aeabi_ui2d>
 800fa92:	2301      	movs	r3, #1
 800fa94:	4682      	mov	sl, r0
 800fa96:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800fa9a:	3d01      	subs	r5, #1
 800fa9c:	9313      	str	r3, [sp, #76]	; 0x4c
 800fa9e:	e772      	b.n	800f986 <_dtoa_r+0xf6>
 800faa0:	9b00      	ldr	r3, [sp, #0]
 800faa2:	f1c0 0020 	rsb	r0, r0, #32
 800faa6:	fa03 f000 	lsl.w	r0, r3, r0
 800faaa:	e7f0      	b.n	800fa8e <_dtoa_r+0x1fe>
 800faac:	2301      	movs	r3, #1
 800faae:	e7b1      	b.n	800fa14 <_dtoa_r+0x184>
 800fab0:	900f      	str	r0, [sp, #60]	; 0x3c
 800fab2:	e7b0      	b.n	800fa16 <_dtoa_r+0x186>
 800fab4:	9b05      	ldr	r3, [sp, #20]
 800fab6:	eba3 030a 	sub.w	r3, r3, sl
 800faba:	9305      	str	r3, [sp, #20]
 800fabc:	f1ca 0300 	rsb	r3, sl, #0
 800fac0:	9307      	str	r3, [sp, #28]
 800fac2:	2300      	movs	r3, #0
 800fac4:	930e      	str	r3, [sp, #56]	; 0x38
 800fac6:	e7bb      	b.n	800fa40 <_dtoa_r+0x1b0>
 800fac8:	2301      	movs	r3, #1
 800faca:	930a      	str	r3, [sp, #40]	; 0x28
 800facc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800face:	2b00      	cmp	r3, #0
 800fad0:	dd59      	ble.n	800fb86 <_dtoa_r+0x2f6>
 800fad2:	9302      	str	r3, [sp, #8]
 800fad4:	4699      	mov	r9, r3
 800fad6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fad8:	2200      	movs	r2, #0
 800fada:	6072      	str	r2, [r6, #4]
 800fadc:	2204      	movs	r2, #4
 800fade:	f102 0014 	add.w	r0, r2, #20
 800fae2:	4298      	cmp	r0, r3
 800fae4:	6871      	ldr	r1, [r6, #4]
 800fae6:	d953      	bls.n	800fb90 <_dtoa_r+0x300>
 800fae8:	4620      	mov	r0, r4
 800faea:	f001 f9bb 	bl	8010e64 <_Balloc>
 800faee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800faf0:	6030      	str	r0, [r6, #0]
 800faf2:	f1b9 0f0e 	cmp.w	r9, #14
 800faf6:	f8d3 b000 	ldr.w	fp, [r3]
 800fafa:	f200 80e6 	bhi.w	800fcca <_dtoa_r+0x43a>
 800fafe:	2d00      	cmp	r5, #0
 800fb00:	f000 80e3 	beq.w	800fcca <_dtoa_r+0x43a>
 800fb04:	ed9d 7b00 	vldr	d7, [sp]
 800fb08:	f1ba 0f00 	cmp.w	sl, #0
 800fb0c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800fb10:	dd74      	ble.n	800fbfc <_dtoa_r+0x36c>
 800fb12:	4a2a      	ldr	r2, [pc, #168]	; (800fbbc <_dtoa_r+0x32c>)
 800fb14:	f00a 030f 	and.w	r3, sl, #15
 800fb18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fb1c:	ed93 7b00 	vldr	d7, [r3]
 800fb20:	ea4f 162a 	mov.w	r6, sl, asr #4
 800fb24:	06f0      	lsls	r0, r6, #27
 800fb26:	ed8d 7b08 	vstr	d7, [sp, #32]
 800fb2a:	d565      	bpl.n	800fbf8 <_dtoa_r+0x368>
 800fb2c:	4b24      	ldr	r3, [pc, #144]	; (800fbc0 <_dtoa_r+0x330>)
 800fb2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fb32:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fb36:	f7f0 feb1 	bl	800089c <__aeabi_ddiv>
 800fb3a:	e9cd 0100 	strd	r0, r1, [sp]
 800fb3e:	f006 060f 	and.w	r6, r6, #15
 800fb42:	2503      	movs	r5, #3
 800fb44:	4f1e      	ldr	r7, [pc, #120]	; (800fbc0 <_dtoa_r+0x330>)
 800fb46:	e04c      	b.n	800fbe2 <_dtoa_r+0x352>
 800fb48:	2301      	movs	r3, #1
 800fb4a:	930a      	str	r3, [sp, #40]	; 0x28
 800fb4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb4e:	4453      	add	r3, sl
 800fb50:	f103 0901 	add.w	r9, r3, #1
 800fb54:	9302      	str	r3, [sp, #8]
 800fb56:	464b      	mov	r3, r9
 800fb58:	2b01      	cmp	r3, #1
 800fb5a:	bfb8      	it	lt
 800fb5c:	2301      	movlt	r3, #1
 800fb5e:	e7ba      	b.n	800fad6 <_dtoa_r+0x246>
 800fb60:	2300      	movs	r3, #0
 800fb62:	e7b2      	b.n	800faca <_dtoa_r+0x23a>
 800fb64:	2300      	movs	r3, #0
 800fb66:	e7f0      	b.n	800fb4a <_dtoa_r+0x2ba>
 800fb68:	2501      	movs	r5, #1
 800fb6a:	2300      	movs	r3, #0
 800fb6c:	9306      	str	r3, [sp, #24]
 800fb6e:	950a      	str	r5, [sp, #40]	; 0x28
 800fb70:	f04f 33ff 	mov.w	r3, #4294967295
 800fb74:	9302      	str	r3, [sp, #8]
 800fb76:	4699      	mov	r9, r3
 800fb78:	2200      	movs	r2, #0
 800fb7a:	2312      	movs	r3, #18
 800fb7c:	920b      	str	r2, [sp, #44]	; 0x2c
 800fb7e:	e7aa      	b.n	800fad6 <_dtoa_r+0x246>
 800fb80:	2301      	movs	r3, #1
 800fb82:	930a      	str	r3, [sp, #40]	; 0x28
 800fb84:	e7f4      	b.n	800fb70 <_dtoa_r+0x2e0>
 800fb86:	2301      	movs	r3, #1
 800fb88:	9302      	str	r3, [sp, #8]
 800fb8a:	4699      	mov	r9, r3
 800fb8c:	461a      	mov	r2, r3
 800fb8e:	e7f5      	b.n	800fb7c <_dtoa_r+0x2ec>
 800fb90:	3101      	adds	r1, #1
 800fb92:	6071      	str	r1, [r6, #4]
 800fb94:	0052      	lsls	r2, r2, #1
 800fb96:	e7a2      	b.n	800fade <_dtoa_r+0x24e>
 800fb98:	636f4361 	.word	0x636f4361
 800fb9c:	3fd287a7 	.word	0x3fd287a7
 800fba0:	8b60c8b3 	.word	0x8b60c8b3
 800fba4:	3fc68a28 	.word	0x3fc68a28
 800fba8:	509f79fb 	.word	0x509f79fb
 800fbac:	3fd34413 	.word	0x3fd34413
 800fbb0:	7ff00000 	.word	0x7ff00000
 800fbb4:	08014ea5 	.word	0x08014ea5
 800fbb8:	3ff80000 	.word	0x3ff80000
 800fbbc:	08014fc8 	.word	0x08014fc8
 800fbc0:	08014fa0 	.word	0x08014fa0
 800fbc4:	08014f29 	.word	0x08014f29
 800fbc8:	07f1      	lsls	r1, r6, #31
 800fbca:	d508      	bpl.n	800fbde <_dtoa_r+0x34e>
 800fbcc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fbd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fbd4:	f7f0 fd38 	bl	8000648 <__aeabi_dmul>
 800fbd8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fbdc:	3501      	adds	r5, #1
 800fbde:	1076      	asrs	r6, r6, #1
 800fbe0:	3708      	adds	r7, #8
 800fbe2:	2e00      	cmp	r6, #0
 800fbe4:	d1f0      	bne.n	800fbc8 <_dtoa_r+0x338>
 800fbe6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fbea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fbee:	f7f0 fe55 	bl	800089c <__aeabi_ddiv>
 800fbf2:	e9cd 0100 	strd	r0, r1, [sp]
 800fbf6:	e01a      	b.n	800fc2e <_dtoa_r+0x39e>
 800fbf8:	2502      	movs	r5, #2
 800fbfa:	e7a3      	b.n	800fb44 <_dtoa_r+0x2b4>
 800fbfc:	f000 80a0 	beq.w	800fd40 <_dtoa_r+0x4b0>
 800fc00:	f1ca 0600 	rsb	r6, sl, #0
 800fc04:	4b9f      	ldr	r3, [pc, #636]	; (800fe84 <_dtoa_r+0x5f4>)
 800fc06:	4fa0      	ldr	r7, [pc, #640]	; (800fe88 <_dtoa_r+0x5f8>)
 800fc08:	f006 020f 	and.w	r2, r6, #15
 800fc0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fc18:	f7f0 fd16 	bl	8000648 <__aeabi_dmul>
 800fc1c:	e9cd 0100 	strd	r0, r1, [sp]
 800fc20:	1136      	asrs	r6, r6, #4
 800fc22:	2300      	movs	r3, #0
 800fc24:	2502      	movs	r5, #2
 800fc26:	2e00      	cmp	r6, #0
 800fc28:	d17f      	bne.n	800fd2a <_dtoa_r+0x49a>
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d1e1      	bne.n	800fbf2 <_dtoa_r+0x362>
 800fc2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	f000 8087 	beq.w	800fd44 <_dtoa_r+0x4b4>
 800fc36:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	4b93      	ldr	r3, [pc, #588]	; (800fe8c <_dtoa_r+0x5fc>)
 800fc3e:	4630      	mov	r0, r6
 800fc40:	4639      	mov	r1, r7
 800fc42:	f7f0 ff73 	bl	8000b2c <__aeabi_dcmplt>
 800fc46:	2800      	cmp	r0, #0
 800fc48:	d07c      	beq.n	800fd44 <_dtoa_r+0x4b4>
 800fc4a:	f1b9 0f00 	cmp.w	r9, #0
 800fc4e:	d079      	beq.n	800fd44 <_dtoa_r+0x4b4>
 800fc50:	9b02      	ldr	r3, [sp, #8]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	dd35      	ble.n	800fcc2 <_dtoa_r+0x432>
 800fc56:	f10a 33ff 	add.w	r3, sl, #4294967295
 800fc5a:	9308      	str	r3, [sp, #32]
 800fc5c:	4639      	mov	r1, r7
 800fc5e:	2200      	movs	r2, #0
 800fc60:	4b8b      	ldr	r3, [pc, #556]	; (800fe90 <_dtoa_r+0x600>)
 800fc62:	4630      	mov	r0, r6
 800fc64:	f7f0 fcf0 	bl	8000648 <__aeabi_dmul>
 800fc68:	e9cd 0100 	strd	r0, r1, [sp]
 800fc6c:	9f02      	ldr	r7, [sp, #8]
 800fc6e:	3501      	adds	r5, #1
 800fc70:	4628      	mov	r0, r5
 800fc72:	f7f0 fc7f 	bl	8000574 <__aeabi_i2d>
 800fc76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc7a:	f7f0 fce5 	bl	8000648 <__aeabi_dmul>
 800fc7e:	2200      	movs	r2, #0
 800fc80:	4b84      	ldr	r3, [pc, #528]	; (800fe94 <_dtoa_r+0x604>)
 800fc82:	f7f0 fb2b 	bl	80002dc <__adddf3>
 800fc86:	4605      	mov	r5, r0
 800fc88:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800fc8c:	2f00      	cmp	r7, #0
 800fc8e:	d15d      	bne.n	800fd4c <_dtoa_r+0x4bc>
 800fc90:	2200      	movs	r2, #0
 800fc92:	4b81      	ldr	r3, [pc, #516]	; (800fe98 <_dtoa_r+0x608>)
 800fc94:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc98:	f7f0 fb1e 	bl	80002d8 <__aeabi_dsub>
 800fc9c:	462a      	mov	r2, r5
 800fc9e:	4633      	mov	r3, r6
 800fca0:	e9cd 0100 	strd	r0, r1, [sp]
 800fca4:	f7f0 ff60 	bl	8000b68 <__aeabi_dcmpgt>
 800fca8:	2800      	cmp	r0, #0
 800fcaa:	f040 8288 	bne.w	80101be <_dtoa_r+0x92e>
 800fcae:	462a      	mov	r2, r5
 800fcb0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800fcb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fcb8:	f7f0 ff38 	bl	8000b2c <__aeabi_dcmplt>
 800fcbc:	2800      	cmp	r0, #0
 800fcbe:	f040 827c 	bne.w	80101ba <_dtoa_r+0x92a>
 800fcc2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fcc6:	e9cd 2300 	strd	r2, r3, [sp]
 800fcca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	f2c0 8150 	blt.w	800ff72 <_dtoa_r+0x6e2>
 800fcd2:	f1ba 0f0e 	cmp.w	sl, #14
 800fcd6:	f300 814c 	bgt.w	800ff72 <_dtoa_r+0x6e2>
 800fcda:	4b6a      	ldr	r3, [pc, #424]	; (800fe84 <_dtoa_r+0x5f4>)
 800fcdc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fce0:	ed93 7b00 	vldr	d7, [r3]
 800fce4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fcec:	f280 80d8 	bge.w	800fea0 <_dtoa_r+0x610>
 800fcf0:	f1b9 0f00 	cmp.w	r9, #0
 800fcf4:	f300 80d4 	bgt.w	800fea0 <_dtoa_r+0x610>
 800fcf8:	f040 825e 	bne.w	80101b8 <_dtoa_r+0x928>
 800fcfc:	2200      	movs	r2, #0
 800fcfe:	4b66      	ldr	r3, [pc, #408]	; (800fe98 <_dtoa_r+0x608>)
 800fd00:	ec51 0b17 	vmov	r0, r1, d7
 800fd04:	f7f0 fca0 	bl	8000648 <__aeabi_dmul>
 800fd08:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd0c:	f7f0 ff22 	bl	8000b54 <__aeabi_dcmpge>
 800fd10:	464f      	mov	r7, r9
 800fd12:	464e      	mov	r6, r9
 800fd14:	2800      	cmp	r0, #0
 800fd16:	f040 8234 	bne.w	8010182 <_dtoa_r+0x8f2>
 800fd1a:	2331      	movs	r3, #49	; 0x31
 800fd1c:	f10b 0501 	add.w	r5, fp, #1
 800fd20:	f88b 3000 	strb.w	r3, [fp]
 800fd24:	f10a 0a01 	add.w	sl, sl, #1
 800fd28:	e22f      	b.n	801018a <_dtoa_r+0x8fa>
 800fd2a:	07f2      	lsls	r2, r6, #31
 800fd2c:	d505      	bpl.n	800fd3a <_dtoa_r+0x4aa>
 800fd2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fd32:	f7f0 fc89 	bl	8000648 <__aeabi_dmul>
 800fd36:	3501      	adds	r5, #1
 800fd38:	2301      	movs	r3, #1
 800fd3a:	1076      	asrs	r6, r6, #1
 800fd3c:	3708      	adds	r7, #8
 800fd3e:	e772      	b.n	800fc26 <_dtoa_r+0x396>
 800fd40:	2502      	movs	r5, #2
 800fd42:	e774      	b.n	800fc2e <_dtoa_r+0x39e>
 800fd44:	f8cd a020 	str.w	sl, [sp, #32]
 800fd48:	464f      	mov	r7, r9
 800fd4a:	e791      	b.n	800fc70 <_dtoa_r+0x3e0>
 800fd4c:	4b4d      	ldr	r3, [pc, #308]	; (800fe84 <_dtoa_r+0x5f4>)
 800fd4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fd52:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800fd56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d047      	beq.n	800fdec <_dtoa_r+0x55c>
 800fd5c:	4602      	mov	r2, r0
 800fd5e:	460b      	mov	r3, r1
 800fd60:	2000      	movs	r0, #0
 800fd62:	494e      	ldr	r1, [pc, #312]	; (800fe9c <_dtoa_r+0x60c>)
 800fd64:	f7f0 fd9a 	bl	800089c <__aeabi_ddiv>
 800fd68:	462a      	mov	r2, r5
 800fd6a:	4633      	mov	r3, r6
 800fd6c:	f7f0 fab4 	bl	80002d8 <__aeabi_dsub>
 800fd70:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800fd74:	465d      	mov	r5, fp
 800fd76:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd7a:	f7f0 ff15 	bl	8000ba8 <__aeabi_d2iz>
 800fd7e:	4606      	mov	r6, r0
 800fd80:	f7f0 fbf8 	bl	8000574 <__aeabi_i2d>
 800fd84:	4602      	mov	r2, r0
 800fd86:	460b      	mov	r3, r1
 800fd88:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd8c:	f7f0 faa4 	bl	80002d8 <__aeabi_dsub>
 800fd90:	3630      	adds	r6, #48	; 0x30
 800fd92:	f805 6b01 	strb.w	r6, [r5], #1
 800fd96:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fd9a:	e9cd 0100 	strd	r0, r1, [sp]
 800fd9e:	f7f0 fec5 	bl	8000b2c <__aeabi_dcmplt>
 800fda2:	2800      	cmp	r0, #0
 800fda4:	d163      	bne.n	800fe6e <_dtoa_r+0x5de>
 800fda6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fdaa:	2000      	movs	r0, #0
 800fdac:	4937      	ldr	r1, [pc, #220]	; (800fe8c <_dtoa_r+0x5fc>)
 800fdae:	f7f0 fa93 	bl	80002d8 <__aeabi_dsub>
 800fdb2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fdb6:	f7f0 feb9 	bl	8000b2c <__aeabi_dcmplt>
 800fdba:	2800      	cmp	r0, #0
 800fdbc:	f040 80b7 	bne.w	800ff2e <_dtoa_r+0x69e>
 800fdc0:	eba5 030b 	sub.w	r3, r5, fp
 800fdc4:	429f      	cmp	r7, r3
 800fdc6:	f77f af7c 	ble.w	800fcc2 <_dtoa_r+0x432>
 800fdca:	2200      	movs	r2, #0
 800fdcc:	4b30      	ldr	r3, [pc, #192]	; (800fe90 <_dtoa_r+0x600>)
 800fdce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fdd2:	f7f0 fc39 	bl	8000648 <__aeabi_dmul>
 800fdd6:	2200      	movs	r2, #0
 800fdd8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800fddc:	4b2c      	ldr	r3, [pc, #176]	; (800fe90 <_dtoa_r+0x600>)
 800fdde:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fde2:	f7f0 fc31 	bl	8000648 <__aeabi_dmul>
 800fde6:	e9cd 0100 	strd	r0, r1, [sp]
 800fdea:	e7c4      	b.n	800fd76 <_dtoa_r+0x4e6>
 800fdec:	462a      	mov	r2, r5
 800fdee:	4633      	mov	r3, r6
 800fdf0:	f7f0 fc2a 	bl	8000648 <__aeabi_dmul>
 800fdf4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800fdf8:	eb0b 0507 	add.w	r5, fp, r7
 800fdfc:	465e      	mov	r6, fp
 800fdfe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe02:	f7f0 fed1 	bl	8000ba8 <__aeabi_d2iz>
 800fe06:	4607      	mov	r7, r0
 800fe08:	f7f0 fbb4 	bl	8000574 <__aeabi_i2d>
 800fe0c:	3730      	adds	r7, #48	; 0x30
 800fe0e:	4602      	mov	r2, r0
 800fe10:	460b      	mov	r3, r1
 800fe12:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe16:	f7f0 fa5f 	bl	80002d8 <__aeabi_dsub>
 800fe1a:	f806 7b01 	strb.w	r7, [r6], #1
 800fe1e:	42ae      	cmp	r6, r5
 800fe20:	e9cd 0100 	strd	r0, r1, [sp]
 800fe24:	f04f 0200 	mov.w	r2, #0
 800fe28:	d126      	bne.n	800fe78 <_dtoa_r+0x5e8>
 800fe2a:	4b1c      	ldr	r3, [pc, #112]	; (800fe9c <_dtoa_r+0x60c>)
 800fe2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fe30:	f7f0 fa54 	bl	80002dc <__adddf3>
 800fe34:	4602      	mov	r2, r0
 800fe36:	460b      	mov	r3, r1
 800fe38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe3c:	f7f0 fe94 	bl	8000b68 <__aeabi_dcmpgt>
 800fe40:	2800      	cmp	r0, #0
 800fe42:	d174      	bne.n	800ff2e <_dtoa_r+0x69e>
 800fe44:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fe48:	2000      	movs	r0, #0
 800fe4a:	4914      	ldr	r1, [pc, #80]	; (800fe9c <_dtoa_r+0x60c>)
 800fe4c:	f7f0 fa44 	bl	80002d8 <__aeabi_dsub>
 800fe50:	4602      	mov	r2, r0
 800fe52:	460b      	mov	r3, r1
 800fe54:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe58:	f7f0 fe68 	bl	8000b2c <__aeabi_dcmplt>
 800fe5c:	2800      	cmp	r0, #0
 800fe5e:	f43f af30 	beq.w	800fcc2 <_dtoa_r+0x432>
 800fe62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fe66:	2b30      	cmp	r3, #48	; 0x30
 800fe68:	f105 32ff 	add.w	r2, r5, #4294967295
 800fe6c:	d002      	beq.n	800fe74 <_dtoa_r+0x5e4>
 800fe6e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800fe72:	e04a      	b.n	800ff0a <_dtoa_r+0x67a>
 800fe74:	4615      	mov	r5, r2
 800fe76:	e7f4      	b.n	800fe62 <_dtoa_r+0x5d2>
 800fe78:	4b05      	ldr	r3, [pc, #20]	; (800fe90 <_dtoa_r+0x600>)
 800fe7a:	f7f0 fbe5 	bl	8000648 <__aeabi_dmul>
 800fe7e:	e9cd 0100 	strd	r0, r1, [sp]
 800fe82:	e7bc      	b.n	800fdfe <_dtoa_r+0x56e>
 800fe84:	08014fc8 	.word	0x08014fc8
 800fe88:	08014fa0 	.word	0x08014fa0
 800fe8c:	3ff00000 	.word	0x3ff00000
 800fe90:	40240000 	.word	0x40240000
 800fe94:	401c0000 	.word	0x401c0000
 800fe98:	40140000 	.word	0x40140000
 800fe9c:	3fe00000 	.word	0x3fe00000
 800fea0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fea4:	465d      	mov	r5, fp
 800fea6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800feaa:	4630      	mov	r0, r6
 800feac:	4639      	mov	r1, r7
 800feae:	f7f0 fcf5 	bl	800089c <__aeabi_ddiv>
 800feb2:	f7f0 fe79 	bl	8000ba8 <__aeabi_d2iz>
 800feb6:	4680      	mov	r8, r0
 800feb8:	f7f0 fb5c 	bl	8000574 <__aeabi_i2d>
 800febc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fec0:	f7f0 fbc2 	bl	8000648 <__aeabi_dmul>
 800fec4:	4602      	mov	r2, r0
 800fec6:	460b      	mov	r3, r1
 800fec8:	4630      	mov	r0, r6
 800feca:	4639      	mov	r1, r7
 800fecc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800fed0:	f7f0 fa02 	bl	80002d8 <__aeabi_dsub>
 800fed4:	f805 6b01 	strb.w	r6, [r5], #1
 800fed8:	eba5 060b 	sub.w	r6, r5, fp
 800fedc:	45b1      	cmp	r9, r6
 800fede:	4602      	mov	r2, r0
 800fee0:	460b      	mov	r3, r1
 800fee2:	d139      	bne.n	800ff58 <_dtoa_r+0x6c8>
 800fee4:	f7f0 f9fa 	bl	80002dc <__adddf3>
 800fee8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800feec:	4606      	mov	r6, r0
 800feee:	460f      	mov	r7, r1
 800fef0:	f7f0 fe3a 	bl	8000b68 <__aeabi_dcmpgt>
 800fef4:	b9c8      	cbnz	r0, 800ff2a <_dtoa_r+0x69a>
 800fef6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fefa:	4630      	mov	r0, r6
 800fefc:	4639      	mov	r1, r7
 800fefe:	f7f0 fe0b 	bl	8000b18 <__aeabi_dcmpeq>
 800ff02:	b110      	cbz	r0, 800ff0a <_dtoa_r+0x67a>
 800ff04:	f018 0f01 	tst.w	r8, #1
 800ff08:	d10f      	bne.n	800ff2a <_dtoa_r+0x69a>
 800ff0a:	9904      	ldr	r1, [sp, #16]
 800ff0c:	4620      	mov	r0, r4
 800ff0e:	f000 ffdd 	bl	8010ecc <_Bfree>
 800ff12:	2300      	movs	r3, #0
 800ff14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ff16:	702b      	strb	r3, [r5, #0]
 800ff18:	f10a 0301 	add.w	r3, sl, #1
 800ff1c:	6013      	str	r3, [r2, #0]
 800ff1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	f000 8241 	beq.w	80103a8 <_dtoa_r+0xb18>
 800ff26:	601d      	str	r5, [r3, #0]
 800ff28:	e23e      	b.n	80103a8 <_dtoa_r+0xb18>
 800ff2a:	f8cd a020 	str.w	sl, [sp, #32]
 800ff2e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ff32:	2a39      	cmp	r2, #57	; 0x39
 800ff34:	f105 33ff 	add.w	r3, r5, #4294967295
 800ff38:	d108      	bne.n	800ff4c <_dtoa_r+0x6bc>
 800ff3a:	459b      	cmp	fp, r3
 800ff3c:	d10a      	bne.n	800ff54 <_dtoa_r+0x6c4>
 800ff3e:	9b08      	ldr	r3, [sp, #32]
 800ff40:	3301      	adds	r3, #1
 800ff42:	9308      	str	r3, [sp, #32]
 800ff44:	2330      	movs	r3, #48	; 0x30
 800ff46:	f88b 3000 	strb.w	r3, [fp]
 800ff4a:	465b      	mov	r3, fp
 800ff4c:	781a      	ldrb	r2, [r3, #0]
 800ff4e:	3201      	adds	r2, #1
 800ff50:	701a      	strb	r2, [r3, #0]
 800ff52:	e78c      	b.n	800fe6e <_dtoa_r+0x5de>
 800ff54:	461d      	mov	r5, r3
 800ff56:	e7ea      	b.n	800ff2e <_dtoa_r+0x69e>
 800ff58:	2200      	movs	r2, #0
 800ff5a:	4b9b      	ldr	r3, [pc, #620]	; (80101c8 <_dtoa_r+0x938>)
 800ff5c:	f7f0 fb74 	bl	8000648 <__aeabi_dmul>
 800ff60:	2200      	movs	r2, #0
 800ff62:	2300      	movs	r3, #0
 800ff64:	4606      	mov	r6, r0
 800ff66:	460f      	mov	r7, r1
 800ff68:	f7f0 fdd6 	bl	8000b18 <__aeabi_dcmpeq>
 800ff6c:	2800      	cmp	r0, #0
 800ff6e:	d09a      	beq.n	800fea6 <_dtoa_r+0x616>
 800ff70:	e7cb      	b.n	800ff0a <_dtoa_r+0x67a>
 800ff72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ff74:	2a00      	cmp	r2, #0
 800ff76:	f000 808b 	beq.w	8010090 <_dtoa_r+0x800>
 800ff7a:	9a06      	ldr	r2, [sp, #24]
 800ff7c:	2a01      	cmp	r2, #1
 800ff7e:	dc6e      	bgt.n	801005e <_dtoa_r+0x7ce>
 800ff80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ff82:	2a00      	cmp	r2, #0
 800ff84:	d067      	beq.n	8010056 <_dtoa_r+0x7c6>
 800ff86:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ff8a:	9f07      	ldr	r7, [sp, #28]
 800ff8c:	9d05      	ldr	r5, [sp, #20]
 800ff8e:	9a05      	ldr	r2, [sp, #20]
 800ff90:	2101      	movs	r1, #1
 800ff92:	441a      	add	r2, r3
 800ff94:	4620      	mov	r0, r4
 800ff96:	9205      	str	r2, [sp, #20]
 800ff98:	4498      	add	r8, r3
 800ff9a:	f001 f875 	bl	8011088 <__i2b>
 800ff9e:	4606      	mov	r6, r0
 800ffa0:	2d00      	cmp	r5, #0
 800ffa2:	dd0c      	ble.n	800ffbe <_dtoa_r+0x72e>
 800ffa4:	f1b8 0f00 	cmp.w	r8, #0
 800ffa8:	dd09      	ble.n	800ffbe <_dtoa_r+0x72e>
 800ffaa:	4545      	cmp	r5, r8
 800ffac:	9a05      	ldr	r2, [sp, #20]
 800ffae:	462b      	mov	r3, r5
 800ffb0:	bfa8      	it	ge
 800ffb2:	4643      	movge	r3, r8
 800ffb4:	1ad2      	subs	r2, r2, r3
 800ffb6:	9205      	str	r2, [sp, #20]
 800ffb8:	1aed      	subs	r5, r5, r3
 800ffba:	eba8 0803 	sub.w	r8, r8, r3
 800ffbe:	9b07      	ldr	r3, [sp, #28]
 800ffc0:	b1eb      	cbz	r3, 800fffe <_dtoa_r+0x76e>
 800ffc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d067      	beq.n	8010098 <_dtoa_r+0x808>
 800ffc8:	b18f      	cbz	r7, 800ffee <_dtoa_r+0x75e>
 800ffca:	4631      	mov	r1, r6
 800ffcc:	463a      	mov	r2, r7
 800ffce:	4620      	mov	r0, r4
 800ffd0:	f001 f8fa 	bl	80111c8 <__pow5mult>
 800ffd4:	9a04      	ldr	r2, [sp, #16]
 800ffd6:	4601      	mov	r1, r0
 800ffd8:	4606      	mov	r6, r0
 800ffda:	4620      	mov	r0, r4
 800ffdc:	f001 f85d 	bl	801109a <__multiply>
 800ffe0:	9904      	ldr	r1, [sp, #16]
 800ffe2:	9008      	str	r0, [sp, #32]
 800ffe4:	4620      	mov	r0, r4
 800ffe6:	f000 ff71 	bl	8010ecc <_Bfree>
 800ffea:	9b08      	ldr	r3, [sp, #32]
 800ffec:	9304      	str	r3, [sp, #16]
 800ffee:	9b07      	ldr	r3, [sp, #28]
 800fff0:	1bda      	subs	r2, r3, r7
 800fff2:	d004      	beq.n	800fffe <_dtoa_r+0x76e>
 800fff4:	9904      	ldr	r1, [sp, #16]
 800fff6:	4620      	mov	r0, r4
 800fff8:	f001 f8e6 	bl	80111c8 <__pow5mult>
 800fffc:	9004      	str	r0, [sp, #16]
 800fffe:	2101      	movs	r1, #1
 8010000:	4620      	mov	r0, r4
 8010002:	f001 f841 	bl	8011088 <__i2b>
 8010006:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010008:	4607      	mov	r7, r0
 801000a:	2b00      	cmp	r3, #0
 801000c:	f000 81d0 	beq.w	80103b0 <_dtoa_r+0xb20>
 8010010:	461a      	mov	r2, r3
 8010012:	4601      	mov	r1, r0
 8010014:	4620      	mov	r0, r4
 8010016:	f001 f8d7 	bl	80111c8 <__pow5mult>
 801001a:	9b06      	ldr	r3, [sp, #24]
 801001c:	2b01      	cmp	r3, #1
 801001e:	4607      	mov	r7, r0
 8010020:	dc40      	bgt.n	80100a4 <_dtoa_r+0x814>
 8010022:	9b00      	ldr	r3, [sp, #0]
 8010024:	2b00      	cmp	r3, #0
 8010026:	d139      	bne.n	801009c <_dtoa_r+0x80c>
 8010028:	9b01      	ldr	r3, [sp, #4]
 801002a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801002e:	2b00      	cmp	r3, #0
 8010030:	d136      	bne.n	80100a0 <_dtoa_r+0x810>
 8010032:	9b01      	ldr	r3, [sp, #4]
 8010034:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010038:	0d1b      	lsrs	r3, r3, #20
 801003a:	051b      	lsls	r3, r3, #20
 801003c:	b12b      	cbz	r3, 801004a <_dtoa_r+0x7ba>
 801003e:	9b05      	ldr	r3, [sp, #20]
 8010040:	3301      	adds	r3, #1
 8010042:	9305      	str	r3, [sp, #20]
 8010044:	f108 0801 	add.w	r8, r8, #1
 8010048:	2301      	movs	r3, #1
 801004a:	9307      	str	r3, [sp, #28]
 801004c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801004e:	2b00      	cmp	r3, #0
 8010050:	d12a      	bne.n	80100a8 <_dtoa_r+0x818>
 8010052:	2001      	movs	r0, #1
 8010054:	e030      	b.n	80100b8 <_dtoa_r+0x828>
 8010056:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010058:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801005c:	e795      	b.n	800ff8a <_dtoa_r+0x6fa>
 801005e:	9b07      	ldr	r3, [sp, #28]
 8010060:	f109 37ff 	add.w	r7, r9, #4294967295
 8010064:	42bb      	cmp	r3, r7
 8010066:	bfbf      	itttt	lt
 8010068:	9b07      	ldrlt	r3, [sp, #28]
 801006a:	9707      	strlt	r7, [sp, #28]
 801006c:	1afa      	sublt	r2, r7, r3
 801006e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010070:	bfbb      	ittet	lt
 8010072:	189b      	addlt	r3, r3, r2
 8010074:	930e      	strlt	r3, [sp, #56]	; 0x38
 8010076:	1bdf      	subge	r7, r3, r7
 8010078:	2700      	movlt	r7, #0
 801007a:	f1b9 0f00 	cmp.w	r9, #0
 801007e:	bfb5      	itete	lt
 8010080:	9b05      	ldrlt	r3, [sp, #20]
 8010082:	9d05      	ldrge	r5, [sp, #20]
 8010084:	eba3 0509 	sublt.w	r5, r3, r9
 8010088:	464b      	movge	r3, r9
 801008a:	bfb8      	it	lt
 801008c:	2300      	movlt	r3, #0
 801008e:	e77e      	b.n	800ff8e <_dtoa_r+0x6fe>
 8010090:	9f07      	ldr	r7, [sp, #28]
 8010092:	9d05      	ldr	r5, [sp, #20]
 8010094:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010096:	e783      	b.n	800ffa0 <_dtoa_r+0x710>
 8010098:	9a07      	ldr	r2, [sp, #28]
 801009a:	e7ab      	b.n	800fff4 <_dtoa_r+0x764>
 801009c:	2300      	movs	r3, #0
 801009e:	e7d4      	b.n	801004a <_dtoa_r+0x7ba>
 80100a0:	9b00      	ldr	r3, [sp, #0]
 80100a2:	e7d2      	b.n	801004a <_dtoa_r+0x7ba>
 80100a4:	2300      	movs	r3, #0
 80100a6:	9307      	str	r3, [sp, #28]
 80100a8:	693b      	ldr	r3, [r7, #16]
 80100aa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80100ae:	6918      	ldr	r0, [r3, #16]
 80100b0:	f000 ff9c 	bl	8010fec <__hi0bits>
 80100b4:	f1c0 0020 	rsb	r0, r0, #32
 80100b8:	4440      	add	r0, r8
 80100ba:	f010 001f 	ands.w	r0, r0, #31
 80100be:	d047      	beq.n	8010150 <_dtoa_r+0x8c0>
 80100c0:	f1c0 0320 	rsb	r3, r0, #32
 80100c4:	2b04      	cmp	r3, #4
 80100c6:	dd3b      	ble.n	8010140 <_dtoa_r+0x8b0>
 80100c8:	9b05      	ldr	r3, [sp, #20]
 80100ca:	f1c0 001c 	rsb	r0, r0, #28
 80100ce:	4403      	add	r3, r0
 80100d0:	9305      	str	r3, [sp, #20]
 80100d2:	4405      	add	r5, r0
 80100d4:	4480      	add	r8, r0
 80100d6:	9b05      	ldr	r3, [sp, #20]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	dd05      	ble.n	80100e8 <_dtoa_r+0x858>
 80100dc:	461a      	mov	r2, r3
 80100de:	9904      	ldr	r1, [sp, #16]
 80100e0:	4620      	mov	r0, r4
 80100e2:	f001 f8bf 	bl	8011264 <__lshift>
 80100e6:	9004      	str	r0, [sp, #16]
 80100e8:	f1b8 0f00 	cmp.w	r8, #0
 80100ec:	dd05      	ble.n	80100fa <_dtoa_r+0x86a>
 80100ee:	4639      	mov	r1, r7
 80100f0:	4642      	mov	r2, r8
 80100f2:	4620      	mov	r0, r4
 80100f4:	f001 f8b6 	bl	8011264 <__lshift>
 80100f8:	4607      	mov	r7, r0
 80100fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80100fc:	b353      	cbz	r3, 8010154 <_dtoa_r+0x8c4>
 80100fe:	4639      	mov	r1, r7
 8010100:	9804      	ldr	r0, [sp, #16]
 8010102:	f001 f903 	bl	801130c <__mcmp>
 8010106:	2800      	cmp	r0, #0
 8010108:	da24      	bge.n	8010154 <_dtoa_r+0x8c4>
 801010a:	2300      	movs	r3, #0
 801010c:	220a      	movs	r2, #10
 801010e:	9904      	ldr	r1, [sp, #16]
 8010110:	4620      	mov	r0, r4
 8010112:	f000 fef2 	bl	8010efa <__multadd>
 8010116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010118:	9004      	str	r0, [sp, #16]
 801011a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801011e:	2b00      	cmp	r3, #0
 8010120:	f000 814d 	beq.w	80103be <_dtoa_r+0xb2e>
 8010124:	2300      	movs	r3, #0
 8010126:	4631      	mov	r1, r6
 8010128:	220a      	movs	r2, #10
 801012a:	4620      	mov	r0, r4
 801012c:	f000 fee5 	bl	8010efa <__multadd>
 8010130:	9b02      	ldr	r3, [sp, #8]
 8010132:	2b00      	cmp	r3, #0
 8010134:	4606      	mov	r6, r0
 8010136:	dc4f      	bgt.n	80101d8 <_dtoa_r+0x948>
 8010138:	9b06      	ldr	r3, [sp, #24]
 801013a:	2b02      	cmp	r3, #2
 801013c:	dd4c      	ble.n	80101d8 <_dtoa_r+0x948>
 801013e:	e011      	b.n	8010164 <_dtoa_r+0x8d4>
 8010140:	d0c9      	beq.n	80100d6 <_dtoa_r+0x846>
 8010142:	9a05      	ldr	r2, [sp, #20]
 8010144:	331c      	adds	r3, #28
 8010146:	441a      	add	r2, r3
 8010148:	9205      	str	r2, [sp, #20]
 801014a:	441d      	add	r5, r3
 801014c:	4498      	add	r8, r3
 801014e:	e7c2      	b.n	80100d6 <_dtoa_r+0x846>
 8010150:	4603      	mov	r3, r0
 8010152:	e7f6      	b.n	8010142 <_dtoa_r+0x8b2>
 8010154:	f1b9 0f00 	cmp.w	r9, #0
 8010158:	dc38      	bgt.n	80101cc <_dtoa_r+0x93c>
 801015a:	9b06      	ldr	r3, [sp, #24]
 801015c:	2b02      	cmp	r3, #2
 801015e:	dd35      	ble.n	80101cc <_dtoa_r+0x93c>
 8010160:	f8cd 9008 	str.w	r9, [sp, #8]
 8010164:	9b02      	ldr	r3, [sp, #8]
 8010166:	b963      	cbnz	r3, 8010182 <_dtoa_r+0x8f2>
 8010168:	4639      	mov	r1, r7
 801016a:	2205      	movs	r2, #5
 801016c:	4620      	mov	r0, r4
 801016e:	f000 fec4 	bl	8010efa <__multadd>
 8010172:	4601      	mov	r1, r0
 8010174:	4607      	mov	r7, r0
 8010176:	9804      	ldr	r0, [sp, #16]
 8010178:	f001 f8c8 	bl	801130c <__mcmp>
 801017c:	2800      	cmp	r0, #0
 801017e:	f73f adcc 	bgt.w	800fd1a <_dtoa_r+0x48a>
 8010182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010184:	465d      	mov	r5, fp
 8010186:	ea6f 0a03 	mvn.w	sl, r3
 801018a:	f04f 0900 	mov.w	r9, #0
 801018e:	4639      	mov	r1, r7
 8010190:	4620      	mov	r0, r4
 8010192:	f000 fe9b 	bl	8010ecc <_Bfree>
 8010196:	2e00      	cmp	r6, #0
 8010198:	f43f aeb7 	beq.w	800ff0a <_dtoa_r+0x67a>
 801019c:	f1b9 0f00 	cmp.w	r9, #0
 80101a0:	d005      	beq.n	80101ae <_dtoa_r+0x91e>
 80101a2:	45b1      	cmp	r9, r6
 80101a4:	d003      	beq.n	80101ae <_dtoa_r+0x91e>
 80101a6:	4649      	mov	r1, r9
 80101a8:	4620      	mov	r0, r4
 80101aa:	f000 fe8f 	bl	8010ecc <_Bfree>
 80101ae:	4631      	mov	r1, r6
 80101b0:	4620      	mov	r0, r4
 80101b2:	f000 fe8b 	bl	8010ecc <_Bfree>
 80101b6:	e6a8      	b.n	800ff0a <_dtoa_r+0x67a>
 80101b8:	2700      	movs	r7, #0
 80101ba:	463e      	mov	r6, r7
 80101bc:	e7e1      	b.n	8010182 <_dtoa_r+0x8f2>
 80101be:	f8dd a020 	ldr.w	sl, [sp, #32]
 80101c2:	463e      	mov	r6, r7
 80101c4:	e5a9      	b.n	800fd1a <_dtoa_r+0x48a>
 80101c6:	bf00      	nop
 80101c8:	40240000 	.word	0x40240000
 80101cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101ce:	f8cd 9008 	str.w	r9, [sp, #8]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	f000 80fa 	beq.w	80103cc <_dtoa_r+0xb3c>
 80101d8:	2d00      	cmp	r5, #0
 80101da:	dd05      	ble.n	80101e8 <_dtoa_r+0x958>
 80101dc:	4631      	mov	r1, r6
 80101de:	462a      	mov	r2, r5
 80101e0:	4620      	mov	r0, r4
 80101e2:	f001 f83f 	bl	8011264 <__lshift>
 80101e6:	4606      	mov	r6, r0
 80101e8:	9b07      	ldr	r3, [sp, #28]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d04c      	beq.n	8010288 <_dtoa_r+0x9f8>
 80101ee:	6871      	ldr	r1, [r6, #4]
 80101f0:	4620      	mov	r0, r4
 80101f2:	f000 fe37 	bl	8010e64 <_Balloc>
 80101f6:	6932      	ldr	r2, [r6, #16]
 80101f8:	3202      	adds	r2, #2
 80101fa:	4605      	mov	r5, r0
 80101fc:	0092      	lsls	r2, r2, #2
 80101fe:	f106 010c 	add.w	r1, r6, #12
 8010202:	300c      	adds	r0, #12
 8010204:	f7fd fb88 	bl	800d918 <memcpy>
 8010208:	2201      	movs	r2, #1
 801020a:	4629      	mov	r1, r5
 801020c:	4620      	mov	r0, r4
 801020e:	f001 f829 	bl	8011264 <__lshift>
 8010212:	9b00      	ldr	r3, [sp, #0]
 8010214:	f8cd b014 	str.w	fp, [sp, #20]
 8010218:	f003 0301 	and.w	r3, r3, #1
 801021c:	46b1      	mov	r9, r6
 801021e:	9307      	str	r3, [sp, #28]
 8010220:	4606      	mov	r6, r0
 8010222:	4639      	mov	r1, r7
 8010224:	9804      	ldr	r0, [sp, #16]
 8010226:	f7ff faa5 	bl	800f774 <quorem>
 801022a:	4649      	mov	r1, r9
 801022c:	4605      	mov	r5, r0
 801022e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010232:	9804      	ldr	r0, [sp, #16]
 8010234:	f001 f86a 	bl	801130c <__mcmp>
 8010238:	4632      	mov	r2, r6
 801023a:	9000      	str	r0, [sp, #0]
 801023c:	4639      	mov	r1, r7
 801023e:	4620      	mov	r0, r4
 8010240:	f001 f87e 	bl	8011340 <__mdiff>
 8010244:	68c3      	ldr	r3, [r0, #12]
 8010246:	4602      	mov	r2, r0
 8010248:	bb03      	cbnz	r3, 801028c <_dtoa_r+0x9fc>
 801024a:	4601      	mov	r1, r0
 801024c:	9008      	str	r0, [sp, #32]
 801024e:	9804      	ldr	r0, [sp, #16]
 8010250:	f001 f85c 	bl	801130c <__mcmp>
 8010254:	9a08      	ldr	r2, [sp, #32]
 8010256:	4603      	mov	r3, r0
 8010258:	4611      	mov	r1, r2
 801025a:	4620      	mov	r0, r4
 801025c:	9308      	str	r3, [sp, #32]
 801025e:	f000 fe35 	bl	8010ecc <_Bfree>
 8010262:	9b08      	ldr	r3, [sp, #32]
 8010264:	b9a3      	cbnz	r3, 8010290 <_dtoa_r+0xa00>
 8010266:	9a06      	ldr	r2, [sp, #24]
 8010268:	b992      	cbnz	r2, 8010290 <_dtoa_r+0xa00>
 801026a:	9a07      	ldr	r2, [sp, #28]
 801026c:	b982      	cbnz	r2, 8010290 <_dtoa_r+0xa00>
 801026e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010272:	d029      	beq.n	80102c8 <_dtoa_r+0xa38>
 8010274:	9b00      	ldr	r3, [sp, #0]
 8010276:	2b00      	cmp	r3, #0
 8010278:	dd01      	ble.n	801027e <_dtoa_r+0x9ee>
 801027a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801027e:	9b05      	ldr	r3, [sp, #20]
 8010280:	1c5d      	adds	r5, r3, #1
 8010282:	f883 8000 	strb.w	r8, [r3]
 8010286:	e782      	b.n	801018e <_dtoa_r+0x8fe>
 8010288:	4630      	mov	r0, r6
 801028a:	e7c2      	b.n	8010212 <_dtoa_r+0x982>
 801028c:	2301      	movs	r3, #1
 801028e:	e7e3      	b.n	8010258 <_dtoa_r+0x9c8>
 8010290:	9a00      	ldr	r2, [sp, #0]
 8010292:	2a00      	cmp	r2, #0
 8010294:	db04      	blt.n	80102a0 <_dtoa_r+0xa10>
 8010296:	d125      	bne.n	80102e4 <_dtoa_r+0xa54>
 8010298:	9a06      	ldr	r2, [sp, #24]
 801029a:	bb1a      	cbnz	r2, 80102e4 <_dtoa_r+0xa54>
 801029c:	9a07      	ldr	r2, [sp, #28]
 801029e:	bb0a      	cbnz	r2, 80102e4 <_dtoa_r+0xa54>
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	ddec      	ble.n	801027e <_dtoa_r+0x9ee>
 80102a4:	2201      	movs	r2, #1
 80102a6:	9904      	ldr	r1, [sp, #16]
 80102a8:	4620      	mov	r0, r4
 80102aa:	f000 ffdb 	bl	8011264 <__lshift>
 80102ae:	4639      	mov	r1, r7
 80102b0:	9004      	str	r0, [sp, #16]
 80102b2:	f001 f82b 	bl	801130c <__mcmp>
 80102b6:	2800      	cmp	r0, #0
 80102b8:	dc03      	bgt.n	80102c2 <_dtoa_r+0xa32>
 80102ba:	d1e0      	bne.n	801027e <_dtoa_r+0x9ee>
 80102bc:	f018 0f01 	tst.w	r8, #1
 80102c0:	d0dd      	beq.n	801027e <_dtoa_r+0x9ee>
 80102c2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80102c6:	d1d8      	bne.n	801027a <_dtoa_r+0x9ea>
 80102c8:	9b05      	ldr	r3, [sp, #20]
 80102ca:	9a05      	ldr	r2, [sp, #20]
 80102cc:	1c5d      	adds	r5, r3, #1
 80102ce:	2339      	movs	r3, #57	; 0x39
 80102d0:	7013      	strb	r3, [r2, #0]
 80102d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80102d6:	2b39      	cmp	r3, #57	; 0x39
 80102d8:	f105 32ff 	add.w	r2, r5, #4294967295
 80102dc:	d04f      	beq.n	801037e <_dtoa_r+0xaee>
 80102de:	3301      	adds	r3, #1
 80102e0:	7013      	strb	r3, [r2, #0]
 80102e2:	e754      	b.n	801018e <_dtoa_r+0x8fe>
 80102e4:	9a05      	ldr	r2, [sp, #20]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	f102 0501 	add.w	r5, r2, #1
 80102ec:	dd06      	ble.n	80102fc <_dtoa_r+0xa6c>
 80102ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80102f2:	d0e9      	beq.n	80102c8 <_dtoa_r+0xa38>
 80102f4:	f108 0801 	add.w	r8, r8, #1
 80102f8:	9b05      	ldr	r3, [sp, #20]
 80102fa:	e7c2      	b.n	8010282 <_dtoa_r+0x9f2>
 80102fc:	9a02      	ldr	r2, [sp, #8]
 80102fe:	f805 8c01 	strb.w	r8, [r5, #-1]
 8010302:	eba5 030b 	sub.w	r3, r5, fp
 8010306:	4293      	cmp	r3, r2
 8010308:	d021      	beq.n	801034e <_dtoa_r+0xabe>
 801030a:	2300      	movs	r3, #0
 801030c:	220a      	movs	r2, #10
 801030e:	9904      	ldr	r1, [sp, #16]
 8010310:	4620      	mov	r0, r4
 8010312:	f000 fdf2 	bl	8010efa <__multadd>
 8010316:	45b1      	cmp	r9, r6
 8010318:	9004      	str	r0, [sp, #16]
 801031a:	f04f 0300 	mov.w	r3, #0
 801031e:	f04f 020a 	mov.w	r2, #10
 8010322:	4649      	mov	r1, r9
 8010324:	4620      	mov	r0, r4
 8010326:	d105      	bne.n	8010334 <_dtoa_r+0xaa4>
 8010328:	f000 fde7 	bl	8010efa <__multadd>
 801032c:	4681      	mov	r9, r0
 801032e:	4606      	mov	r6, r0
 8010330:	9505      	str	r5, [sp, #20]
 8010332:	e776      	b.n	8010222 <_dtoa_r+0x992>
 8010334:	f000 fde1 	bl	8010efa <__multadd>
 8010338:	4631      	mov	r1, r6
 801033a:	4681      	mov	r9, r0
 801033c:	2300      	movs	r3, #0
 801033e:	220a      	movs	r2, #10
 8010340:	4620      	mov	r0, r4
 8010342:	f000 fdda 	bl	8010efa <__multadd>
 8010346:	4606      	mov	r6, r0
 8010348:	e7f2      	b.n	8010330 <_dtoa_r+0xaa0>
 801034a:	f04f 0900 	mov.w	r9, #0
 801034e:	2201      	movs	r2, #1
 8010350:	9904      	ldr	r1, [sp, #16]
 8010352:	4620      	mov	r0, r4
 8010354:	f000 ff86 	bl	8011264 <__lshift>
 8010358:	4639      	mov	r1, r7
 801035a:	9004      	str	r0, [sp, #16]
 801035c:	f000 ffd6 	bl	801130c <__mcmp>
 8010360:	2800      	cmp	r0, #0
 8010362:	dcb6      	bgt.n	80102d2 <_dtoa_r+0xa42>
 8010364:	d102      	bne.n	801036c <_dtoa_r+0xadc>
 8010366:	f018 0f01 	tst.w	r8, #1
 801036a:	d1b2      	bne.n	80102d2 <_dtoa_r+0xa42>
 801036c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010370:	2b30      	cmp	r3, #48	; 0x30
 8010372:	f105 32ff 	add.w	r2, r5, #4294967295
 8010376:	f47f af0a 	bne.w	801018e <_dtoa_r+0x8fe>
 801037a:	4615      	mov	r5, r2
 801037c:	e7f6      	b.n	801036c <_dtoa_r+0xadc>
 801037e:	4593      	cmp	fp, r2
 8010380:	d105      	bne.n	801038e <_dtoa_r+0xafe>
 8010382:	2331      	movs	r3, #49	; 0x31
 8010384:	f10a 0a01 	add.w	sl, sl, #1
 8010388:	f88b 3000 	strb.w	r3, [fp]
 801038c:	e6ff      	b.n	801018e <_dtoa_r+0x8fe>
 801038e:	4615      	mov	r5, r2
 8010390:	e79f      	b.n	80102d2 <_dtoa_r+0xa42>
 8010392:	f8df b064 	ldr.w	fp, [pc, #100]	; 80103f8 <_dtoa_r+0xb68>
 8010396:	e007      	b.n	80103a8 <_dtoa_r+0xb18>
 8010398:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801039a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80103fc <_dtoa_r+0xb6c>
 801039e:	b11b      	cbz	r3, 80103a8 <_dtoa_r+0xb18>
 80103a0:	f10b 0308 	add.w	r3, fp, #8
 80103a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80103a6:	6013      	str	r3, [r2, #0]
 80103a8:	4658      	mov	r0, fp
 80103aa:	b017      	add	sp, #92	; 0x5c
 80103ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103b0:	9b06      	ldr	r3, [sp, #24]
 80103b2:	2b01      	cmp	r3, #1
 80103b4:	f77f ae35 	ble.w	8010022 <_dtoa_r+0x792>
 80103b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80103ba:	9307      	str	r3, [sp, #28]
 80103bc:	e649      	b.n	8010052 <_dtoa_r+0x7c2>
 80103be:	9b02      	ldr	r3, [sp, #8]
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	dc03      	bgt.n	80103cc <_dtoa_r+0xb3c>
 80103c4:	9b06      	ldr	r3, [sp, #24]
 80103c6:	2b02      	cmp	r3, #2
 80103c8:	f73f aecc 	bgt.w	8010164 <_dtoa_r+0x8d4>
 80103cc:	465d      	mov	r5, fp
 80103ce:	4639      	mov	r1, r7
 80103d0:	9804      	ldr	r0, [sp, #16]
 80103d2:	f7ff f9cf 	bl	800f774 <quorem>
 80103d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80103da:	f805 8b01 	strb.w	r8, [r5], #1
 80103de:	9a02      	ldr	r2, [sp, #8]
 80103e0:	eba5 030b 	sub.w	r3, r5, fp
 80103e4:	429a      	cmp	r2, r3
 80103e6:	ddb0      	ble.n	801034a <_dtoa_r+0xaba>
 80103e8:	2300      	movs	r3, #0
 80103ea:	220a      	movs	r2, #10
 80103ec:	9904      	ldr	r1, [sp, #16]
 80103ee:	4620      	mov	r0, r4
 80103f0:	f000 fd83 	bl	8010efa <__multadd>
 80103f4:	9004      	str	r0, [sp, #16]
 80103f6:	e7ea      	b.n	80103ce <_dtoa_r+0xb3e>
 80103f8:	08014ea4 	.word	0x08014ea4
 80103fc:	08014f20 	.word	0x08014f20

08010400 <__sflush_r>:
 8010400:	898a      	ldrh	r2, [r1, #12]
 8010402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010406:	4605      	mov	r5, r0
 8010408:	0710      	lsls	r0, r2, #28
 801040a:	460c      	mov	r4, r1
 801040c:	d458      	bmi.n	80104c0 <__sflush_r+0xc0>
 801040e:	684b      	ldr	r3, [r1, #4]
 8010410:	2b00      	cmp	r3, #0
 8010412:	dc05      	bgt.n	8010420 <__sflush_r+0x20>
 8010414:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010416:	2b00      	cmp	r3, #0
 8010418:	dc02      	bgt.n	8010420 <__sflush_r+0x20>
 801041a:	2000      	movs	r0, #0
 801041c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010420:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010422:	2e00      	cmp	r6, #0
 8010424:	d0f9      	beq.n	801041a <__sflush_r+0x1a>
 8010426:	2300      	movs	r3, #0
 8010428:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801042c:	682f      	ldr	r7, [r5, #0]
 801042e:	6a21      	ldr	r1, [r4, #32]
 8010430:	602b      	str	r3, [r5, #0]
 8010432:	d032      	beq.n	801049a <__sflush_r+0x9a>
 8010434:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010436:	89a3      	ldrh	r3, [r4, #12]
 8010438:	075a      	lsls	r2, r3, #29
 801043a:	d505      	bpl.n	8010448 <__sflush_r+0x48>
 801043c:	6863      	ldr	r3, [r4, #4]
 801043e:	1ac0      	subs	r0, r0, r3
 8010440:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010442:	b10b      	cbz	r3, 8010448 <__sflush_r+0x48>
 8010444:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010446:	1ac0      	subs	r0, r0, r3
 8010448:	2300      	movs	r3, #0
 801044a:	4602      	mov	r2, r0
 801044c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801044e:	6a21      	ldr	r1, [r4, #32]
 8010450:	4628      	mov	r0, r5
 8010452:	47b0      	blx	r6
 8010454:	1c43      	adds	r3, r0, #1
 8010456:	89a3      	ldrh	r3, [r4, #12]
 8010458:	d106      	bne.n	8010468 <__sflush_r+0x68>
 801045a:	6829      	ldr	r1, [r5, #0]
 801045c:	291d      	cmp	r1, #29
 801045e:	d848      	bhi.n	80104f2 <__sflush_r+0xf2>
 8010460:	4a29      	ldr	r2, [pc, #164]	; (8010508 <__sflush_r+0x108>)
 8010462:	40ca      	lsrs	r2, r1
 8010464:	07d6      	lsls	r6, r2, #31
 8010466:	d544      	bpl.n	80104f2 <__sflush_r+0xf2>
 8010468:	2200      	movs	r2, #0
 801046a:	6062      	str	r2, [r4, #4]
 801046c:	04d9      	lsls	r1, r3, #19
 801046e:	6922      	ldr	r2, [r4, #16]
 8010470:	6022      	str	r2, [r4, #0]
 8010472:	d504      	bpl.n	801047e <__sflush_r+0x7e>
 8010474:	1c42      	adds	r2, r0, #1
 8010476:	d101      	bne.n	801047c <__sflush_r+0x7c>
 8010478:	682b      	ldr	r3, [r5, #0]
 801047a:	b903      	cbnz	r3, 801047e <__sflush_r+0x7e>
 801047c:	6560      	str	r0, [r4, #84]	; 0x54
 801047e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010480:	602f      	str	r7, [r5, #0]
 8010482:	2900      	cmp	r1, #0
 8010484:	d0c9      	beq.n	801041a <__sflush_r+0x1a>
 8010486:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801048a:	4299      	cmp	r1, r3
 801048c:	d002      	beq.n	8010494 <__sflush_r+0x94>
 801048e:	4628      	mov	r0, r5
 8010490:	f001 f8f6 	bl	8011680 <_free_r>
 8010494:	2000      	movs	r0, #0
 8010496:	6360      	str	r0, [r4, #52]	; 0x34
 8010498:	e7c0      	b.n	801041c <__sflush_r+0x1c>
 801049a:	2301      	movs	r3, #1
 801049c:	4628      	mov	r0, r5
 801049e:	47b0      	blx	r6
 80104a0:	1c41      	adds	r1, r0, #1
 80104a2:	d1c8      	bne.n	8010436 <__sflush_r+0x36>
 80104a4:	682b      	ldr	r3, [r5, #0]
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d0c5      	beq.n	8010436 <__sflush_r+0x36>
 80104aa:	2b1d      	cmp	r3, #29
 80104ac:	d001      	beq.n	80104b2 <__sflush_r+0xb2>
 80104ae:	2b16      	cmp	r3, #22
 80104b0:	d101      	bne.n	80104b6 <__sflush_r+0xb6>
 80104b2:	602f      	str	r7, [r5, #0]
 80104b4:	e7b1      	b.n	801041a <__sflush_r+0x1a>
 80104b6:	89a3      	ldrh	r3, [r4, #12]
 80104b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80104bc:	81a3      	strh	r3, [r4, #12]
 80104be:	e7ad      	b.n	801041c <__sflush_r+0x1c>
 80104c0:	690f      	ldr	r7, [r1, #16]
 80104c2:	2f00      	cmp	r7, #0
 80104c4:	d0a9      	beq.n	801041a <__sflush_r+0x1a>
 80104c6:	0793      	lsls	r3, r2, #30
 80104c8:	680e      	ldr	r6, [r1, #0]
 80104ca:	bf08      	it	eq
 80104cc:	694b      	ldreq	r3, [r1, #20]
 80104ce:	600f      	str	r7, [r1, #0]
 80104d0:	bf18      	it	ne
 80104d2:	2300      	movne	r3, #0
 80104d4:	eba6 0807 	sub.w	r8, r6, r7
 80104d8:	608b      	str	r3, [r1, #8]
 80104da:	f1b8 0f00 	cmp.w	r8, #0
 80104de:	dd9c      	ble.n	801041a <__sflush_r+0x1a>
 80104e0:	4643      	mov	r3, r8
 80104e2:	463a      	mov	r2, r7
 80104e4:	6a21      	ldr	r1, [r4, #32]
 80104e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80104e8:	4628      	mov	r0, r5
 80104ea:	47b0      	blx	r6
 80104ec:	2800      	cmp	r0, #0
 80104ee:	dc06      	bgt.n	80104fe <__sflush_r+0xfe>
 80104f0:	89a3      	ldrh	r3, [r4, #12]
 80104f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80104f6:	81a3      	strh	r3, [r4, #12]
 80104f8:	f04f 30ff 	mov.w	r0, #4294967295
 80104fc:	e78e      	b.n	801041c <__sflush_r+0x1c>
 80104fe:	4407      	add	r7, r0
 8010500:	eba8 0800 	sub.w	r8, r8, r0
 8010504:	e7e9      	b.n	80104da <__sflush_r+0xda>
 8010506:	bf00      	nop
 8010508:	20400001 	.word	0x20400001

0801050c <_fflush_r>:
 801050c:	b538      	push	{r3, r4, r5, lr}
 801050e:	690b      	ldr	r3, [r1, #16]
 8010510:	4605      	mov	r5, r0
 8010512:	460c      	mov	r4, r1
 8010514:	b1db      	cbz	r3, 801054e <_fflush_r+0x42>
 8010516:	b118      	cbz	r0, 8010520 <_fflush_r+0x14>
 8010518:	6983      	ldr	r3, [r0, #24]
 801051a:	b90b      	cbnz	r3, 8010520 <_fflush_r+0x14>
 801051c:	f000 f860 	bl	80105e0 <__sinit>
 8010520:	4b0c      	ldr	r3, [pc, #48]	; (8010554 <_fflush_r+0x48>)
 8010522:	429c      	cmp	r4, r3
 8010524:	d109      	bne.n	801053a <_fflush_r+0x2e>
 8010526:	686c      	ldr	r4, [r5, #4]
 8010528:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801052c:	b17b      	cbz	r3, 801054e <_fflush_r+0x42>
 801052e:	4621      	mov	r1, r4
 8010530:	4628      	mov	r0, r5
 8010532:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010536:	f7ff bf63 	b.w	8010400 <__sflush_r>
 801053a:	4b07      	ldr	r3, [pc, #28]	; (8010558 <_fflush_r+0x4c>)
 801053c:	429c      	cmp	r4, r3
 801053e:	d101      	bne.n	8010544 <_fflush_r+0x38>
 8010540:	68ac      	ldr	r4, [r5, #8]
 8010542:	e7f1      	b.n	8010528 <_fflush_r+0x1c>
 8010544:	4b05      	ldr	r3, [pc, #20]	; (801055c <_fflush_r+0x50>)
 8010546:	429c      	cmp	r4, r3
 8010548:	bf08      	it	eq
 801054a:	68ec      	ldreq	r4, [r5, #12]
 801054c:	e7ec      	b.n	8010528 <_fflush_r+0x1c>
 801054e:	2000      	movs	r0, #0
 8010550:	bd38      	pop	{r3, r4, r5, pc}
 8010552:	bf00      	nop
 8010554:	08014f50 	.word	0x08014f50
 8010558:	08014f70 	.word	0x08014f70
 801055c:	08014f30 	.word	0x08014f30

08010560 <std>:
 8010560:	2300      	movs	r3, #0
 8010562:	b510      	push	{r4, lr}
 8010564:	4604      	mov	r4, r0
 8010566:	e9c0 3300 	strd	r3, r3, [r0]
 801056a:	6083      	str	r3, [r0, #8]
 801056c:	8181      	strh	r1, [r0, #12]
 801056e:	6643      	str	r3, [r0, #100]	; 0x64
 8010570:	81c2      	strh	r2, [r0, #14]
 8010572:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010576:	6183      	str	r3, [r0, #24]
 8010578:	4619      	mov	r1, r3
 801057a:	2208      	movs	r2, #8
 801057c:	305c      	adds	r0, #92	; 0x5c
 801057e:	f7fd f9d6 	bl	800d92e <memset>
 8010582:	4b05      	ldr	r3, [pc, #20]	; (8010598 <std+0x38>)
 8010584:	6263      	str	r3, [r4, #36]	; 0x24
 8010586:	4b05      	ldr	r3, [pc, #20]	; (801059c <std+0x3c>)
 8010588:	62a3      	str	r3, [r4, #40]	; 0x28
 801058a:	4b05      	ldr	r3, [pc, #20]	; (80105a0 <std+0x40>)
 801058c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801058e:	4b05      	ldr	r3, [pc, #20]	; (80105a4 <std+0x44>)
 8010590:	6224      	str	r4, [r4, #32]
 8010592:	6323      	str	r3, [r4, #48]	; 0x30
 8010594:	bd10      	pop	{r4, pc}
 8010596:	bf00      	nop
 8010598:	08011d81 	.word	0x08011d81
 801059c:	08011da3 	.word	0x08011da3
 80105a0:	08011ddb 	.word	0x08011ddb
 80105a4:	08011dff 	.word	0x08011dff

080105a8 <_cleanup_r>:
 80105a8:	4901      	ldr	r1, [pc, #4]	; (80105b0 <_cleanup_r+0x8>)
 80105aa:	f000 b885 	b.w	80106b8 <_fwalk_reent>
 80105ae:	bf00      	nop
 80105b0:	0801050d 	.word	0x0801050d

080105b4 <__sfmoreglue>:
 80105b4:	b570      	push	{r4, r5, r6, lr}
 80105b6:	1e4a      	subs	r2, r1, #1
 80105b8:	2568      	movs	r5, #104	; 0x68
 80105ba:	4355      	muls	r5, r2
 80105bc:	460e      	mov	r6, r1
 80105be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80105c2:	f001 f8ab 	bl	801171c <_malloc_r>
 80105c6:	4604      	mov	r4, r0
 80105c8:	b140      	cbz	r0, 80105dc <__sfmoreglue+0x28>
 80105ca:	2100      	movs	r1, #0
 80105cc:	e9c0 1600 	strd	r1, r6, [r0]
 80105d0:	300c      	adds	r0, #12
 80105d2:	60a0      	str	r0, [r4, #8]
 80105d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80105d8:	f7fd f9a9 	bl	800d92e <memset>
 80105dc:	4620      	mov	r0, r4
 80105de:	bd70      	pop	{r4, r5, r6, pc}

080105e0 <__sinit>:
 80105e0:	6983      	ldr	r3, [r0, #24]
 80105e2:	b510      	push	{r4, lr}
 80105e4:	4604      	mov	r4, r0
 80105e6:	bb33      	cbnz	r3, 8010636 <__sinit+0x56>
 80105e8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80105ec:	6503      	str	r3, [r0, #80]	; 0x50
 80105ee:	4b12      	ldr	r3, [pc, #72]	; (8010638 <__sinit+0x58>)
 80105f0:	4a12      	ldr	r2, [pc, #72]	; (801063c <__sinit+0x5c>)
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	6282      	str	r2, [r0, #40]	; 0x28
 80105f6:	4298      	cmp	r0, r3
 80105f8:	bf04      	itt	eq
 80105fa:	2301      	moveq	r3, #1
 80105fc:	6183      	streq	r3, [r0, #24]
 80105fe:	f000 f81f 	bl	8010640 <__sfp>
 8010602:	6060      	str	r0, [r4, #4]
 8010604:	4620      	mov	r0, r4
 8010606:	f000 f81b 	bl	8010640 <__sfp>
 801060a:	60a0      	str	r0, [r4, #8]
 801060c:	4620      	mov	r0, r4
 801060e:	f000 f817 	bl	8010640 <__sfp>
 8010612:	2200      	movs	r2, #0
 8010614:	60e0      	str	r0, [r4, #12]
 8010616:	2104      	movs	r1, #4
 8010618:	6860      	ldr	r0, [r4, #4]
 801061a:	f7ff ffa1 	bl	8010560 <std>
 801061e:	2201      	movs	r2, #1
 8010620:	2109      	movs	r1, #9
 8010622:	68a0      	ldr	r0, [r4, #8]
 8010624:	f7ff ff9c 	bl	8010560 <std>
 8010628:	2202      	movs	r2, #2
 801062a:	2112      	movs	r1, #18
 801062c:	68e0      	ldr	r0, [r4, #12]
 801062e:	f7ff ff97 	bl	8010560 <std>
 8010632:	2301      	movs	r3, #1
 8010634:	61a3      	str	r3, [r4, #24]
 8010636:	bd10      	pop	{r4, pc}
 8010638:	08014e90 	.word	0x08014e90
 801063c:	080105a9 	.word	0x080105a9

08010640 <__sfp>:
 8010640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010642:	4b1b      	ldr	r3, [pc, #108]	; (80106b0 <__sfp+0x70>)
 8010644:	681e      	ldr	r6, [r3, #0]
 8010646:	69b3      	ldr	r3, [r6, #24]
 8010648:	4607      	mov	r7, r0
 801064a:	b913      	cbnz	r3, 8010652 <__sfp+0x12>
 801064c:	4630      	mov	r0, r6
 801064e:	f7ff ffc7 	bl	80105e0 <__sinit>
 8010652:	3648      	adds	r6, #72	; 0x48
 8010654:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010658:	3b01      	subs	r3, #1
 801065a:	d503      	bpl.n	8010664 <__sfp+0x24>
 801065c:	6833      	ldr	r3, [r6, #0]
 801065e:	b133      	cbz	r3, 801066e <__sfp+0x2e>
 8010660:	6836      	ldr	r6, [r6, #0]
 8010662:	e7f7      	b.n	8010654 <__sfp+0x14>
 8010664:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010668:	b16d      	cbz	r5, 8010686 <__sfp+0x46>
 801066a:	3468      	adds	r4, #104	; 0x68
 801066c:	e7f4      	b.n	8010658 <__sfp+0x18>
 801066e:	2104      	movs	r1, #4
 8010670:	4638      	mov	r0, r7
 8010672:	f7ff ff9f 	bl	80105b4 <__sfmoreglue>
 8010676:	6030      	str	r0, [r6, #0]
 8010678:	2800      	cmp	r0, #0
 801067a:	d1f1      	bne.n	8010660 <__sfp+0x20>
 801067c:	230c      	movs	r3, #12
 801067e:	603b      	str	r3, [r7, #0]
 8010680:	4604      	mov	r4, r0
 8010682:	4620      	mov	r0, r4
 8010684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010686:	4b0b      	ldr	r3, [pc, #44]	; (80106b4 <__sfp+0x74>)
 8010688:	6665      	str	r5, [r4, #100]	; 0x64
 801068a:	e9c4 5500 	strd	r5, r5, [r4]
 801068e:	60a5      	str	r5, [r4, #8]
 8010690:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010694:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010698:	2208      	movs	r2, #8
 801069a:	4629      	mov	r1, r5
 801069c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80106a0:	f7fd f945 	bl	800d92e <memset>
 80106a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80106a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80106ac:	e7e9      	b.n	8010682 <__sfp+0x42>
 80106ae:	bf00      	nop
 80106b0:	08014e90 	.word	0x08014e90
 80106b4:	ffff0001 	.word	0xffff0001

080106b8 <_fwalk_reent>:
 80106b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80106bc:	4680      	mov	r8, r0
 80106be:	4689      	mov	r9, r1
 80106c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80106c4:	2600      	movs	r6, #0
 80106c6:	b914      	cbnz	r4, 80106ce <_fwalk_reent+0x16>
 80106c8:	4630      	mov	r0, r6
 80106ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80106ce:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80106d2:	3f01      	subs	r7, #1
 80106d4:	d501      	bpl.n	80106da <_fwalk_reent+0x22>
 80106d6:	6824      	ldr	r4, [r4, #0]
 80106d8:	e7f5      	b.n	80106c6 <_fwalk_reent+0xe>
 80106da:	89ab      	ldrh	r3, [r5, #12]
 80106dc:	2b01      	cmp	r3, #1
 80106de:	d907      	bls.n	80106f0 <_fwalk_reent+0x38>
 80106e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80106e4:	3301      	adds	r3, #1
 80106e6:	d003      	beq.n	80106f0 <_fwalk_reent+0x38>
 80106e8:	4629      	mov	r1, r5
 80106ea:	4640      	mov	r0, r8
 80106ec:	47c8      	blx	r9
 80106ee:	4306      	orrs	r6, r0
 80106f0:	3568      	adds	r5, #104	; 0x68
 80106f2:	e7ee      	b.n	80106d2 <_fwalk_reent+0x1a>

080106f4 <rshift>:
 80106f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80106f6:	6906      	ldr	r6, [r0, #16]
 80106f8:	114b      	asrs	r3, r1, #5
 80106fa:	429e      	cmp	r6, r3
 80106fc:	f100 0414 	add.w	r4, r0, #20
 8010700:	dd30      	ble.n	8010764 <rshift+0x70>
 8010702:	f011 011f 	ands.w	r1, r1, #31
 8010706:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801070a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801070e:	d108      	bne.n	8010722 <rshift+0x2e>
 8010710:	4621      	mov	r1, r4
 8010712:	42b2      	cmp	r2, r6
 8010714:	460b      	mov	r3, r1
 8010716:	d211      	bcs.n	801073c <rshift+0x48>
 8010718:	f852 3b04 	ldr.w	r3, [r2], #4
 801071c:	f841 3b04 	str.w	r3, [r1], #4
 8010720:	e7f7      	b.n	8010712 <rshift+0x1e>
 8010722:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8010726:	f1c1 0c20 	rsb	ip, r1, #32
 801072a:	40cd      	lsrs	r5, r1
 801072c:	3204      	adds	r2, #4
 801072e:	4623      	mov	r3, r4
 8010730:	42b2      	cmp	r2, r6
 8010732:	4617      	mov	r7, r2
 8010734:	d30c      	bcc.n	8010750 <rshift+0x5c>
 8010736:	601d      	str	r5, [r3, #0]
 8010738:	b105      	cbz	r5, 801073c <rshift+0x48>
 801073a:	3304      	adds	r3, #4
 801073c:	1b1a      	subs	r2, r3, r4
 801073e:	42a3      	cmp	r3, r4
 8010740:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010744:	bf08      	it	eq
 8010746:	2300      	moveq	r3, #0
 8010748:	6102      	str	r2, [r0, #16]
 801074a:	bf08      	it	eq
 801074c:	6143      	streq	r3, [r0, #20]
 801074e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010750:	683f      	ldr	r7, [r7, #0]
 8010752:	fa07 f70c 	lsl.w	r7, r7, ip
 8010756:	433d      	orrs	r5, r7
 8010758:	f843 5b04 	str.w	r5, [r3], #4
 801075c:	f852 5b04 	ldr.w	r5, [r2], #4
 8010760:	40cd      	lsrs	r5, r1
 8010762:	e7e5      	b.n	8010730 <rshift+0x3c>
 8010764:	4623      	mov	r3, r4
 8010766:	e7e9      	b.n	801073c <rshift+0x48>

08010768 <__hexdig_fun>:
 8010768:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801076c:	2b09      	cmp	r3, #9
 801076e:	d802      	bhi.n	8010776 <__hexdig_fun+0xe>
 8010770:	3820      	subs	r0, #32
 8010772:	b2c0      	uxtb	r0, r0
 8010774:	4770      	bx	lr
 8010776:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801077a:	2b05      	cmp	r3, #5
 801077c:	d801      	bhi.n	8010782 <__hexdig_fun+0x1a>
 801077e:	3847      	subs	r0, #71	; 0x47
 8010780:	e7f7      	b.n	8010772 <__hexdig_fun+0xa>
 8010782:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010786:	2b05      	cmp	r3, #5
 8010788:	d801      	bhi.n	801078e <__hexdig_fun+0x26>
 801078a:	3827      	subs	r0, #39	; 0x27
 801078c:	e7f1      	b.n	8010772 <__hexdig_fun+0xa>
 801078e:	2000      	movs	r0, #0
 8010790:	4770      	bx	lr

08010792 <__gethex>:
 8010792:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010796:	b08b      	sub	sp, #44	; 0x2c
 8010798:	468a      	mov	sl, r1
 801079a:	9002      	str	r0, [sp, #8]
 801079c:	9816      	ldr	r0, [sp, #88]	; 0x58
 801079e:	9306      	str	r3, [sp, #24]
 80107a0:	4690      	mov	r8, r2
 80107a2:	f000 fad0 	bl	8010d46 <__localeconv_l>
 80107a6:	6803      	ldr	r3, [r0, #0]
 80107a8:	9303      	str	r3, [sp, #12]
 80107aa:	4618      	mov	r0, r3
 80107ac:	f7ef fd38 	bl	8000220 <strlen>
 80107b0:	9b03      	ldr	r3, [sp, #12]
 80107b2:	9001      	str	r0, [sp, #4]
 80107b4:	4403      	add	r3, r0
 80107b6:	f04f 0b00 	mov.w	fp, #0
 80107ba:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80107be:	9307      	str	r3, [sp, #28]
 80107c0:	f8da 3000 	ldr.w	r3, [sl]
 80107c4:	3302      	adds	r3, #2
 80107c6:	461f      	mov	r7, r3
 80107c8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80107cc:	2830      	cmp	r0, #48	; 0x30
 80107ce:	d06c      	beq.n	80108aa <__gethex+0x118>
 80107d0:	f7ff ffca 	bl	8010768 <__hexdig_fun>
 80107d4:	4604      	mov	r4, r0
 80107d6:	2800      	cmp	r0, #0
 80107d8:	d16a      	bne.n	80108b0 <__gethex+0x11e>
 80107da:	9a01      	ldr	r2, [sp, #4]
 80107dc:	9903      	ldr	r1, [sp, #12]
 80107de:	4638      	mov	r0, r7
 80107e0:	f001 fb11 	bl	8011e06 <strncmp>
 80107e4:	2800      	cmp	r0, #0
 80107e6:	d166      	bne.n	80108b6 <__gethex+0x124>
 80107e8:	9b01      	ldr	r3, [sp, #4]
 80107ea:	5cf8      	ldrb	r0, [r7, r3]
 80107ec:	18fe      	adds	r6, r7, r3
 80107ee:	f7ff ffbb 	bl	8010768 <__hexdig_fun>
 80107f2:	2800      	cmp	r0, #0
 80107f4:	d062      	beq.n	80108bc <__gethex+0x12a>
 80107f6:	4633      	mov	r3, r6
 80107f8:	7818      	ldrb	r0, [r3, #0]
 80107fa:	2830      	cmp	r0, #48	; 0x30
 80107fc:	461f      	mov	r7, r3
 80107fe:	f103 0301 	add.w	r3, r3, #1
 8010802:	d0f9      	beq.n	80107f8 <__gethex+0x66>
 8010804:	f7ff ffb0 	bl	8010768 <__hexdig_fun>
 8010808:	fab0 f580 	clz	r5, r0
 801080c:	096d      	lsrs	r5, r5, #5
 801080e:	4634      	mov	r4, r6
 8010810:	f04f 0b01 	mov.w	fp, #1
 8010814:	463a      	mov	r2, r7
 8010816:	4616      	mov	r6, r2
 8010818:	3201      	adds	r2, #1
 801081a:	7830      	ldrb	r0, [r6, #0]
 801081c:	f7ff ffa4 	bl	8010768 <__hexdig_fun>
 8010820:	2800      	cmp	r0, #0
 8010822:	d1f8      	bne.n	8010816 <__gethex+0x84>
 8010824:	9a01      	ldr	r2, [sp, #4]
 8010826:	9903      	ldr	r1, [sp, #12]
 8010828:	4630      	mov	r0, r6
 801082a:	f001 faec 	bl	8011e06 <strncmp>
 801082e:	b950      	cbnz	r0, 8010846 <__gethex+0xb4>
 8010830:	b954      	cbnz	r4, 8010848 <__gethex+0xb6>
 8010832:	9b01      	ldr	r3, [sp, #4]
 8010834:	18f4      	adds	r4, r6, r3
 8010836:	4622      	mov	r2, r4
 8010838:	4616      	mov	r6, r2
 801083a:	3201      	adds	r2, #1
 801083c:	7830      	ldrb	r0, [r6, #0]
 801083e:	f7ff ff93 	bl	8010768 <__hexdig_fun>
 8010842:	2800      	cmp	r0, #0
 8010844:	d1f8      	bne.n	8010838 <__gethex+0xa6>
 8010846:	b10c      	cbz	r4, 801084c <__gethex+0xba>
 8010848:	1ba4      	subs	r4, r4, r6
 801084a:	00a4      	lsls	r4, r4, #2
 801084c:	7833      	ldrb	r3, [r6, #0]
 801084e:	2b50      	cmp	r3, #80	; 0x50
 8010850:	d001      	beq.n	8010856 <__gethex+0xc4>
 8010852:	2b70      	cmp	r3, #112	; 0x70
 8010854:	d140      	bne.n	80108d8 <__gethex+0x146>
 8010856:	7873      	ldrb	r3, [r6, #1]
 8010858:	2b2b      	cmp	r3, #43	; 0x2b
 801085a:	d031      	beq.n	80108c0 <__gethex+0x12e>
 801085c:	2b2d      	cmp	r3, #45	; 0x2d
 801085e:	d033      	beq.n	80108c8 <__gethex+0x136>
 8010860:	1c71      	adds	r1, r6, #1
 8010862:	f04f 0900 	mov.w	r9, #0
 8010866:	7808      	ldrb	r0, [r1, #0]
 8010868:	f7ff ff7e 	bl	8010768 <__hexdig_fun>
 801086c:	1e43      	subs	r3, r0, #1
 801086e:	b2db      	uxtb	r3, r3
 8010870:	2b18      	cmp	r3, #24
 8010872:	d831      	bhi.n	80108d8 <__gethex+0x146>
 8010874:	f1a0 0210 	sub.w	r2, r0, #16
 8010878:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801087c:	f7ff ff74 	bl	8010768 <__hexdig_fun>
 8010880:	1e43      	subs	r3, r0, #1
 8010882:	b2db      	uxtb	r3, r3
 8010884:	2b18      	cmp	r3, #24
 8010886:	d922      	bls.n	80108ce <__gethex+0x13c>
 8010888:	f1b9 0f00 	cmp.w	r9, #0
 801088c:	d000      	beq.n	8010890 <__gethex+0xfe>
 801088e:	4252      	negs	r2, r2
 8010890:	4414      	add	r4, r2
 8010892:	f8ca 1000 	str.w	r1, [sl]
 8010896:	b30d      	cbz	r5, 80108dc <__gethex+0x14a>
 8010898:	f1bb 0f00 	cmp.w	fp, #0
 801089c:	bf0c      	ite	eq
 801089e:	2706      	moveq	r7, #6
 80108a0:	2700      	movne	r7, #0
 80108a2:	4638      	mov	r0, r7
 80108a4:	b00b      	add	sp, #44	; 0x2c
 80108a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108aa:	f10b 0b01 	add.w	fp, fp, #1
 80108ae:	e78a      	b.n	80107c6 <__gethex+0x34>
 80108b0:	2500      	movs	r5, #0
 80108b2:	462c      	mov	r4, r5
 80108b4:	e7ae      	b.n	8010814 <__gethex+0x82>
 80108b6:	463e      	mov	r6, r7
 80108b8:	2501      	movs	r5, #1
 80108ba:	e7c7      	b.n	801084c <__gethex+0xba>
 80108bc:	4604      	mov	r4, r0
 80108be:	e7fb      	b.n	80108b8 <__gethex+0x126>
 80108c0:	f04f 0900 	mov.w	r9, #0
 80108c4:	1cb1      	adds	r1, r6, #2
 80108c6:	e7ce      	b.n	8010866 <__gethex+0xd4>
 80108c8:	f04f 0901 	mov.w	r9, #1
 80108cc:	e7fa      	b.n	80108c4 <__gethex+0x132>
 80108ce:	230a      	movs	r3, #10
 80108d0:	fb03 0202 	mla	r2, r3, r2, r0
 80108d4:	3a10      	subs	r2, #16
 80108d6:	e7cf      	b.n	8010878 <__gethex+0xe6>
 80108d8:	4631      	mov	r1, r6
 80108da:	e7da      	b.n	8010892 <__gethex+0x100>
 80108dc:	1bf3      	subs	r3, r6, r7
 80108de:	3b01      	subs	r3, #1
 80108e0:	4629      	mov	r1, r5
 80108e2:	2b07      	cmp	r3, #7
 80108e4:	dc49      	bgt.n	801097a <__gethex+0x1e8>
 80108e6:	9802      	ldr	r0, [sp, #8]
 80108e8:	f000 fabc 	bl	8010e64 <_Balloc>
 80108ec:	9b01      	ldr	r3, [sp, #4]
 80108ee:	f100 0914 	add.w	r9, r0, #20
 80108f2:	f04f 0b00 	mov.w	fp, #0
 80108f6:	f1c3 0301 	rsb	r3, r3, #1
 80108fa:	4605      	mov	r5, r0
 80108fc:	f8cd 9010 	str.w	r9, [sp, #16]
 8010900:	46da      	mov	sl, fp
 8010902:	9308      	str	r3, [sp, #32]
 8010904:	42b7      	cmp	r7, r6
 8010906:	d33b      	bcc.n	8010980 <__gethex+0x1ee>
 8010908:	9804      	ldr	r0, [sp, #16]
 801090a:	f840 ab04 	str.w	sl, [r0], #4
 801090e:	eba0 0009 	sub.w	r0, r0, r9
 8010912:	1080      	asrs	r0, r0, #2
 8010914:	6128      	str	r0, [r5, #16]
 8010916:	0147      	lsls	r7, r0, #5
 8010918:	4650      	mov	r0, sl
 801091a:	f000 fb67 	bl	8010fec <__hi0bits>
 801091e:	f8d8 6000 	ldr.w	r6, [r8]
 8010922:	1a3f      	subs	r7, r7, r0
 8010924:	42b7      	cmp	r7, r6
 8010926:	dd64      	ble.n	80109f2 <__gethex+0x260>
 8010928:	1bbf      	subs	r7, r7, r6
 801092a:	4639      	mov	r1, r7
 801092c:	4628      	mov	r0, r5
 801092e:	f000 fe77 	bl	8011620 <__any_on>
 8010932:	4682      	mov	sl, r0
 8010934:	b178      	cbz	r0, 8010956 <__gethex+0x1c4>
 8010936:	1e7b      	subs	r3, r7, #1
 8010938:	1159      	asrs	r1, r3, #5
 801093a:	f003 021f 	and.w	r2, r3, #31
 801093e:	f04f 0a01 	mov.w	sl, #1
 8010942:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010946:	fa0a f202 	lsl.w	r2, sl, r2
 801094a:	420a      	tst	r2, r1
 801094c:	d003      	beq.n	8010956 <__gethex+0x1c4>
 801094e:	4553      	cmp	r3, sl
 8010950:	dc46      	bgt.n	80109e0 <__gethex+0x24e>
 8010952:	f04f 0a02 	mov.w	sl, #2
 8010956:	4639      	mov	r1, r7
 8010958:	4628      	mov	r0, r5
 801095a:	f7ff fecb 	bl	80106f4 <rshift>
 801095e:	443c      	add	r4, r7
 8010960:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010964:	42a3      	cmp	r3, r4
 8010966:	da52      	bge.n	8010a0e <__gethex+0x27c>
 8010968:	4629      	mov	r1, r5
 801096a:	9802      	ldr	r0, [sp, #8]
 801096c:	f000 faae 	bl	8010ecc <_Bfree>
 8010970:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010972:	2300      	movs	r3, #0
 8010974:	6013      	str	r3, [r2, #0]
 8010976:	27a3      	movs	r7, #163	; 0xa3
 8010978:	e793      	b.n	80108a2 <__gethex+0x110>
 801097a:	3101      	adds	r1, #1
 801097c:	105b      	asrs	r3, r3, #1
 801097e:	e7b0      	b.n	80108e2 <__gethex+0x150>
 8010980:	1e73      	subs	r3, r6, #1
 8010982:	9305      	str	r3, [sp, #20]
 8010984:	9a07      	ldr	r2, [sp, #28]
 8010986:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801098a:	4293      	cmp	r3, r2
 801098c:	d018      	beq.n	80109c0 <__gethex+0x22e>
 801098e:	f1bb 0f20 	cmp.w	fp, #32
 8010992:	d107      	bne.n	80109a4 <__gethex+0x212>
 8010994:	9b04      	ldr	r3, [sp, #16]
 8010996:	f8c3 a000 	str.w	sl, [r3]
 801099a:	3304      	adds	r3, #4
 801099c:	f04f 0a00 	mov.w	sl, #0
 80109a0:	9304      	str	r3, [sp, #16]
 80109a2:	46d3      	mov	fp, sl
 80109a4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80109a8:	f7ff fede 	bl	8010768 <__hexdig_fun>
 80109ac:	f000 000f 	and.w	r0, r0, #15
 80109b0:	fa00 f00b 	lsl.w	r0, r0, fp
 80109b4:	ea4a 0a00 	orr.w	sl, sl, r0
 80109b8:	f10b 0b04 	add.w	fp, fp, #4
 80109bc:	9b05      	ldr	r3, [sp, #20]
 80109be:	e00d      	b.n	80109dc <__gethex+0x24a>
 80109c0:	9b05      	ldr	r3, [sp, #20]
 80109c2:	9a08      	ldr	r2, [sp, #32]
 80109c4:	4413      	add	r3, r2
 80109c6:	42bb      	cmp	r3, r7
 80109c8:	d3e1      	bcc.n	801098e <__gethex+0x1fc>
 80109ca:	4618      	mov	r0, r3
 80109cc:	9a01      	ldr	r2, [sp, #4]
 80109ce:	9903      	ldr	r1, [sp, #12]
 80109d0:	9309      	str	r3, [sp, #36]	; 0x24
 80109d2:	f001 fa18 	bl	8011e06 <strncmp>
 80109d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80109d8:	2800      	cmp	r0, #0
 80109da:	d1d8      	bne.n	801098e <__gethex+0x1fc>
 80109dc:	461e      	mov	r6, r3
 80109de:	e791      	b.n	8010904 <__gethex+0x172>
 80109e0:	1eb9      	subs	r1, r7, #2
 80109e2:	4628      	mov	r0, r5
 80109e4:	f000 fe1c 	bl	8011620 <__any_on>
 80109e8:	2800      	cmp	r0, #0
 80109ea:	d0b2      	beq.n	8010952 <__gethex+0x1c0>
 80109ec:	f04f 0a03 	mov.w	sl, #3
 80109f0:	e7b1      	b.n	8010956 <__gethex+0x1c4>
 80109f2:	da09      	bge.n	8010a08 <__gethex+0x276>
 80109f4:	1bf7      	subs	r7, r6, r7
 80109f6:	4629      	mov	r1, r5
 80109f8:	463a      	mov	r2, r7
 80109fa:	9802      	ldr	r0, [sp, #8]
 80109fc:	f000 fc32 	bl	8011264 <__lshift>
 8010a00:	1be4      	subs	r4, r4, r7
 8010a02:	4605      	mov	r5, r0
 8010a04:	f100 0914 	add.w	r9, r0, #20
 8010a08:	f04f 0a00 	mov.w	sl, #0
 8010a0c:	e7a8      	b.n	8010960 <__gethex+0x1ce>
 8010a0e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010a12:	42a0      	cmp	r0, r4
 8010a14:	dd6a      	ble.n	8010aec <__gethex+0x35a>
 8010a16:	1b04      	subs	r4, r0, r4
 8010a18:	42a6      	cmp	r6, r4
 8010a1a:	dc2e      	bgt.n	8010a7a <__gethex+0x2e8>
 8010a1c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010a20:	2b02      	cmp	r3, #2
 8010a22:	d022      	beq.n	8010a6a <__gethex+0x2d8>
 8010a24:	2b03      	cmp	r3, #3
 8010a26:	d024      	beq.n	8010a72 <__gethex+0x2e0>
 8010a28:	2b01      	cmp	r3, #1
 8010a2a:	d115      	bne.n	8010a58 <__gethex+0x2c6>
 8010a2c:	42a6      	cmp	r6, r4
 8010a2e:	d113      	bne.n	8010a58 <__gethex+0x2c6>
 8010a30:	2e01      	cmp	r6, #1
 8010a32:	dc0b      	bgt.n	8010a4c <__gethex+0x2ba>
 8010a34:	9a06      	ldr	r2, [sp, #24]
 8010a36:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010a3a:	6013      	str	r3, [r2, #0]
 8010a3c:	2301      	movs	r3, #1
 8010a3e:	612b      	str	r3, [r5, #16]
 8010a40:	f8c9 3000 	str.w	r3, [r9]
 8010a44:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010a46:	2762      	movs	r7, #98	; 0x62
 8010a48:	601d      	str	r5, [r3, #0]
 8010a4a:	e72a      	b.n	80108a2 <__gethex+0x110>
 8010a4c:	1e71      	subs	r1, r6, #1
 8010a4e:	4628      	mov	r0, r5
 8010a50:	f000 fde6 	bl	8011620 <__any_on>
 8010a54:	2800      	cmp	r0, #0
 8010a56:	d1ed      	bne.n	8010a34 <__gethex+0x2a2>
 8010a58:	4629      	mov	r1, r5
 8010a5a:	9802      	ldr	r0, [sp, #8]
 8010a5c:	f000 fa36 	bl	8010ecc <_Bfree>
 8010a60:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010a62:	2300      	movs	r3, #0
 8010a64:	6013      	str	r3, [r2, #0]
 8010a66:	2750      	movs	r7, #80	; 0x50
 8010a68:	e71b      	b.n	80108a2 <__gethex+0x110>
 8010a6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d0e1      	beq.n	8010a34 <__gethex+0x2a2>
 8010a70:	e7f2      	b.n	8010a58 <__gethex+0x2c6>
 8010a72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d1dd      	bne.n	8010a34 <__gethex+0x2a2>
 8010a78:	e7ee      	b.n	8010a58 <__gethex+0x2c6>
 8010a7a:	1e67      	subs	r7, r4, #1
 8010a7c:	f1ba 0f00 	cmp.w	sl, #0
 8010a80:	d131      	bne.n	8010ae6 <__gethex+0x354>
 8010a82:	b127      	cbz	r7, 8010a8e <__gethex+0x2fc>
 8010a84:	4639      	mov	r1, r7
 8010a86:	4628      	mov	r0, r5
 8010a88:	f000 fdca 	bl	8011620 <__any_on>
 8010a8c:	4682      	mov	sl, r0
 8010a8e:	117a      	asrs	r2, r7, #5
 8010a90:	2301      	movs	r3, #1
 8010a92:	f007 071f 	and.w	r7, r7, #31
 8010a96:	fa03 f707 	lsl.w	r7, r3, r7
 8010a9a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8010a9e:	4621      	mov	r1, r4
 8010aa0:	421f      	tst	r7, r3
 8010aa2:	4628      	mov	r0, r5
 8010aa4:	bf18      	it	ne
 8010aa6:	f04a 0a02 	orrne.w	sl, sl, #2
 8010aaa:	1b36      	subs	r6, r6, r4
 8010aac:	f7ff fe22 	bl	80106f4 <rshift>
 8010ab0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8010ab4:	2702      	movs	r7, #2
 8010ab6:	f1ba 0f00 	cmp.w	sl, #0
 8010aba:	d048      	beq.n	8010b4e <__gethex+0x3bc>
 8010abc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010ac0:	2b02      	cmp	r3, #2
 8010ac2:	d015      	beq.n	8010af0 <__gethex+0x35e>
 8010ac4:	2b03      	cmp	r3, #3
 8010ac6:	d017      	beq.n	8010af8 <__gethex+0x366>
 8010ac8:	2b01      	cmp	r3, #1
 8010aca:	d109      	bne.n	8010ae0 <__gethex+0x34e>
 8010acc:	f01a 0f02 	tst.w	sl, #2
 8010ad0:	d006      	beq.n	8010ae0 <__gethex+0x34e>
 8010ad2:	f8d9 3000 	ldr.w	r3, [r9]
 8010ad6:	ea4a 0a03 	orr.w	sl, sl, r3
 8010ada:	f01a 0f01 	tst.w	sl, #1
 8010ade:	d10e      	bne.n	8010afe <__gethex+0x36c>
 8010ae0:	f047 0710 	orr.w	r7, r7, #16
 8010ae4:	e033      	b.n	8010b4e <__gethex+0x3bc>
 8010ae6:	f04f 0a01 	mov.w	sl, #1
 8010aea:	e7d0      	b.n	8010a8e <__gethex+0x2fc>
 8010aec:	2701      	movs	r7, #1
 8010aee:	e7e2      	b.n	8010ab6 <__gethex+0x324>
 8010af0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010af2:	f1c3 0301 	rsb	r3, r3, #1
 8010af6:	9315      	str	r3, [sp, #84]	; 0x54
 8010af8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d0f0      	beq.n	8010ae0 <__gethex+0x34e>
 8010afe:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8010b02:	f105 0314 	add.w	r3, r5, #20
 8010b06:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8010b0a:	eb03 010a 	add.w	r1, r3, sl
 8010b0e:	f04f 0c00 	mov.w	ip, #0
 8010b12:	4618      	mov	r0, r3
 8010b14:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b18:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010b1c:	d01c      	beq.n	8010b58 <__gethex+0x3c6>
 8010b1e:	3201      	adds	r2, #1
 8010b20:	6002      	str	r2, [r0, #0]
 8010b22:	2f02      	cmp	r7, #2
 8010b24:	f105 0314 	add.w	r3, r5, #20
 8010b28:	d138      	bne.n	8010b9c <__gethex+0x40a>
 8010b2a:	f8d8 2000 	ldr.w	r2, [r8]
 8010b2e:	3a01      	subs	r2, #1
 8010b30:	42b2      	cmp	r2, r6
 8010b32:	d10a      	bne.n	8010b4a <__gethex+0x3b8>
 8010b34:	1171      	asrs	r1, r6, #5
 8010b36:	2201      	movs	r2, #1
 8010b38:	f006 061f 	and.w	r6, r6, #31
 8010b3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010b40:	fa02 f606 	lsl.w	r6, r2, r6
 8010b44:	421e      	tst	r6, r3
 8010b46:	bf18      	it	ne
 8010b48:	4617      	movne	r7, r2
 8010b4a:	f047 0720 	orr.w	r7, r7, #32
 8010b4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010b50:	601d      	str	r5, [r3, #0]
 8010b52:	9b06      	ldr	r3, [sp, #24]
 8010b54:	601c      	str	r4, [r3, #0]
 8010b56:	e6a4      	b.n	80108a2 <__gethex+0x110>
 8010b58:	4299      	cmp	r1, r3
 8010b5a:	f843 cc04 	str.w	ip, [r3, #-4]
 8010b5e:	d8d8      	bhi.n	8010b12 <__gethex+0x380>
 8010b60:	68ab      	ldr	r3, [r5, #8]
 8010b62:	4599      	cmp	r9, r3
 8010b64:	db12      	blt.n	8010b8c <__gethex+0x3fa>
 8010b66:	6869      	ldr	r1, [r5, #4]
 8010b68:	9802      	ldr	r0, [sp, #8]
 8010b6a:	3101      	adds	r1, #1
 8010b6c:	f000 f97a 	bl	8010e64 <_Balloc>
 8010b70:	692a      	ldr	r2, [r5, #16]
 8010b72:	3202      	adds	r2, #2
 8010b74:	f105 010c 	add.w	r1, r5, #12
 8010b78:	4683      	mov	fp, r0
 8010b7a:	0092      	lsls	r2, r2, #2
 8010b7c:	300c      	adds	r0, #12
 8010b7e:	f7fc fecb 	bl	800d918 <memcpy>
 8010b82:	4629      	mov	r1, r5
 8010b84:	9802      	ldr	r0, [sp, #8]
 8010b86:	f000 f9a1 	bl	8010ecc <_Bfree>
 8010b8a:	465d      	mov	r5, fp
 8010b8c:	692b      	ldr	r3, [r5, #16]
 8010b8e:	1c5a      	adds	r2, r3, #1
 8010b90:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8010b94:	612a      	str	r2, [r5, #16]
 8010b96:	2201      	movs	r2, #1
 8010b98:	615a      	str	r2, [r3, #20]
 8010b9a:	e7c2      	b.n	8010b22 <__gethex+0x390>
 8010b9c:	692a      	ldr	r2, [r5, #16]
 8010b9e:	454a      	cmp	r2, r9
 8010ba0:	dd0b      	ble.n	8010bba <__gethex+0x428>
 8010ba2:	2101      	movs	r1, #1
 8010ba4:	4628      	mov	r0, r5
 8010ba6:	f7ff fda5 	bl	80106f4 <rshift>
 8010baa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010bae:	3401      	adds	r4, #1
 8010bb0:	42a3      	cmp	r3, r4
 8010bb2:	f6ff aed9 	blt.w	8010968 <__gethex+0x1d6>
 8010bb6:	2701      	movs	r7, #1
 8010bb8:	e7c7      	b.n	8010b4a <__gethex+0x3b8>
 8010bba:	f016 061f 	ands.w	r6, r6, #31
 8010bbe:	d0fa      	beq.n	8010bb6 <__gethex+0x424>
 8010bc0:	449a      	add	sl, r3
 8010bc2:	f1c6 0620 	rsb	r6, r6, #32
 8010bc6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010bca:	f000 fa0f 	bl	8010fec <__hi0bits>
 8010bce:	42b0      	cmp	r0, r6
 8010bd0:	dbe7      	blt.n	8010ba2 <__gethex+0x410>
 8010bd2:	e7f0      	b.n	8010bb6 <__gethex+0x424>

08010bd4 <L_shift>:
 8010bd4:	f1c2 0208 	rsb	r2, r2, #8
 8010bd8:	0092      	lsls	r2, r2, #2
 8010bda:	b570      	push	{r4, r5, r6, lr}
 8010bdc:	f1c2 0620 	rsb	r6, r2, #32
 8010be0:	6843      	ldr	r3, [r0, #4]
 8010be2:	6804      	ldr	r4, [r0, #0]
 8010be4:	fa03 f506 	lsl.w	r5, r3, r6
 8010be8:	432c      	orrs	r4, r5
 8010bea:	40d3      	lsrs	r3, r2
 8010bec:	6004      	str	r4, [r0, #0]
 8010bee:	f840 3f04 	str.w	r3, [r0, #4]!
 8010bf2:	4288      	cmp	r0, r1
 8010bf4:	d3f4      	bcc.n	8010be0 <L_shift+0xc>
 8010bf6:	bd70      	pop	{r4, r5, r6, pc}

08010bf8 <__match>:
 8010bf8:	b530      	push	{r4, r5, lr}
 8010bfa:	6803      	ldr	r3, [r0, #0]
 8010bfc:	3301      	adds	r3, #1
 8010bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010c02:	b914      	cbnz	r4, 8010c0a <__match+0x12>
 8010c04:	6003      	str	r3, [r0, #0]
 8010c06:	2001      	movs	r0, #1
 8010c08:	bd30      	pop	{r4, r5, pc}
 8010c0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c0e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010c12:	2d19      	cmp	r5, #25
 8010c14:	bf98      	it	ls
 8010c16:	3220      	addls	r2, #32
 8010c18:	42a2      	cmp	r2, r4
 8010c1a:	d0f0      	beq.n	8010bfe <__match+0x6>
 8010c1c:	2000      	movs	r0, #0
 8010c1e:	e7f3      	b.n	8010c08 <__match+0x10>

08010c20 <__hexnan>:
 8010c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c24:	680b      	ldr	r3, [r1, #0]
 8010c26:	6801      	ldr	r1, [r0, #0]
 8010c28:	115f      	asrs	r7, r3, #5
 8010c2a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8010c2e:	f013 031f 	ands.w	r3, r3, #31
 8010c32:	b087      	sub	sp, #28
 8010c34:	bf18      	it	ne
 8010c36:	3704      	addne	r7, #4
 8010c38:	2500      	movs	r5, #0
 8010c3a:	1f3e      	subs	r6, r7, #4
 8010c3c:	4682      	mov	sl, r0
 8010c3e:	4690      	mov	r8, r2
 8010c40:	9301      	str	r3, [sp, #4]
 8010c42:	f847 5c04 	str.w	r5, [r7, #-4]
 8010c46:	46b1      	mov	r9, r6
 8010c48:	4634      	mov	r4, r6
 8010c4a:	9502      	str	r5, [sp, #8]
 8010c4c:	46ab      	mov	fp, r5
 8010c4e:	784a      	ldrb	r2, [r1, #1]
 8010c50:	1c4b      	adds	r3, r1, #1
 8010c52:	9303      	str	r3, [sp, #12]
 8010c54:	b342      	cbz	r2, 8010ca8 <__hexnan+0x88>
 8010c56:	4610      	mov	r0, r2
 8010c58:	9105      	str	r1, [sp, #20]
 8010c5a:	9204      	str	r2, [sp, #16]
 8010c5c:	f7ff fd84 	bl	8010768 <__hexdig_fun>
 8010c60:	2800      	cmp	r0, #0
 8010c62:	d143      	bne.n	8010cec <__hexnan+0xcc>
 8010c64:	9a04      	ldr	r2, [sp, #16]
 8010c66:	9905      	ldr	r1, [sp, #20]
 8010c68:	2a20      	cmp	r2, #32
 8010c6a:	d818      	bhi.n	8010c9e <__hexnan+0x7e>
 8010c6c:	9b02      	ldr	r3, [sp, #8]
 8010c6e:	459b      	cmp	fp, r3
 8010c70:	dd13      	ble.n	8010c9a <__hexnan+0x7a>
 8010c72:	454c      	cmp	r4, r9
 8010c74:	d206      	bcs.n	8010c84 <__hexnan+0x64>
 8010c76:	2d07      	cmp	r5, #7
 8010c78:	dc04      	bgt.n	8010c84 <__hexnan+0x64>
 8010c7a:	462a      	mov	r2, r5
 8010c7c:	4649      	mov	r1, r9
 8010c7e:	4620      	mov	r0, r4
 8010c80:	f7ff ffa8 	bl	8010bd4 <L_shift>
 8010c84:	4544      	cmp	r4, r8
 8010c86:	d944      	bls.n	8010d12 <__hexnan+0xf2>
 8010c88:	2300      	movs	r3, #0
 8010c8a:	f1a4 0904 	sub.w	r9, r4, #4
 8010c8e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010c92:	f8cd b008 	str.w	fp, [sp, #8]
 8010c96:	464c      	mov	r4, r9
 8010c98:	461d      	mov	r5, r3
 8010c9a:	9903      	ldr	r1, [sp, #12]
 8010c9c:	e7d7      	b.n	8010c4e <__hexnan+0x2e>
 8010c9e:	2a29      	cmp	r2, #41	; 0x29
 8010ca0:	d14a      	bne.n	8010d38 <__hexnan+0x118>
 8010ca2:	3102      	adds	r1, #2
 8010ca4:	f8ca 1000 	str.w	r1, [sl]
 8010ca8:	f1bb 0f00 	cmp.w	fp, #0
 8010cac:	d044      	beq.n	8010d38 <__hexnan+0x118>
 8010cae:	454c      	cmp	r4, r9
 8010cb0:	d206      	bcs.n	8010cc0 <__hexnan+0xa0>
 8010cb2:	2d07      	cmp	r5, #7
 8010cb4:	dc04      	bgt.n	8010cc0 <__hexnan+0xa0>
 8010cb6:	462a      	mov	r2, r5
 8010cb8:	4649      	mov	r1, r9
 8010cba:	4620      	mov	r0, r4
 8010cbc:	f7ff ff8a 	bl	8010bd4 <L_shift>
 8010cc0:	4544      	cmp	r4, r8
 8010cc2:	d928      	bls.n	8010d16 <__hexnan+0xf6>
 8010cc4:	4643      	mov	r3, r8
 8010cc6:	f854 2b04 	ldr.w	r2, [r4], #4
 8010cca:	f843 2b04 	str.w	r2, [r3], #4
 8010cce:	42a6      	cmp	r6, r4
 8010cd0:	d2f9      	bcs.n	8010cc6 <__hexnan+0xa6>
 8010cd2:	2200      	movs	r2, #0
 8010cd4:	f843 2b04 	str.w	r2, [r3], #4
 8010cd8:	429e      	cmp	r6, r3
 8010cda:	d2fb      	bcs.n	8010cd4 <__hexnan+0xb4>
 8010cdc:	6833      	ldr	r3, [r6, #0]
 8010cde:	b91b      	cbnz	r3, 8010ce8 <__hexnan+0xc8>
 8010ce0:	4546      	cmp	r6, r8
 8010ce2:	d127      	bne.n	8010d34 <__hexnan+0x114>
 8010ce4:	2301      	movs	r3, #1
 8010ce6:	6033      	str	r3, [r6, #0]
 8010ce8:	2005      	movs	r0, #5
 8010cea:	e026      	b.n	8010d3a <__hexnan+0x11a>
 8010cec:	3501      	adds	r5, #1
 8010cee:	2d08      	cmp	r5, #8
 8010cf0:	f10b 0b01 	add.w	fp, fp, #1
 8010cf4:	dd06      	ble.n	8010d04 <__hexnan+0xe4>
 8010cf6:	4544      	cmp	r4, r8
 8010cf8:	d9cf      	bls.n	8010c9a <__hexnan+0x7a>
 8010cfa:	2300      	movs	r3, #0
 8010cfc:	f844 3c04 	str.w	r3, [r4, #-4]
 8010d00:	2501      	movs	r5, #1
 8010d02:	3c04      	subs	r4, #4
 8010d04:	6822      	ldr	r2, [r4, #0]
 8010d06:	f000 000f 	and.w	r0, r0, #15
 8010d0a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010d0e:	6020      	str	r0, [r4, #0]
 8010d10:	e7c3      	b.n	8010c9a <__hexnan+0x7a>
 8010d12:	2508      	movs	r5, #8
 8010d14:	e7c1      	b.n	8010c9a <__hexnan+0x7a>
 8010d16:	9b01      	ldr	r3, [sp, #4]
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d0df      	beq.n	8010cdc <__hexnan+0xbc>
 8010d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8010d20:	f1c3 0320 	rsb	r3, r3, #32
 8010d24:	fa22 f303 	lsr.w	r3, r2, r3
 8010d28:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8010d2c:	401a      	ands	r2, r3
 8010d2e:	f847 2c04 	str.w	r2, [r7, #-4]
 8010d32:	e7d3      	b.n	8010cdc <__hexnan+0xbc>
 8010d34:	3e04      	subs	r6, #4
 8010d36:	e7d1      	b.n	8010cdc <__hexnan+0xbc>
 8010d38:	2004      	movs	r0, #4
 8010d3a:	b007      	add	sp, #28
 8010d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010d40 <__locale_ctype_ptr_l>:
 8010d40:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8010d44:	4770      	bx	lr

08010d46 <__localeconv_l>:
 8010d46:	30f0      	adds	r0, #240	; 0xf0
 8010d48:	4770      	bx	lr
	...

08010d4c <_localeconv_r>:
 8010d4c:	4b04      	ldr	r3, [pc, #16]	; (8010d60 <_localeconv_r+0x14>)
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	6a18      	ldr	r0, [r3, #32]
 8010d52:	4b04      	ldr	r3, [pc, #16]	; (8010d64 <_localeconv_r+0x18>)
 8010d54:	2800      	cmp	r0, #0
 8010d56:	bf08      	it	eq
 8010d58:	4618      	moveq	r0, r3
 8010d5a:	30f0      	adds	r0, #240	; 0xf0
 8010d5c:	4770      	bx	lr
 8010d5e:	bf00      	nop
 8010d60:	20000020 	.word	0x20000020
 8010d64:	20000084 	.word	0x20000084

08010d68 <__swhatbuf_r>:
 8010d68:	b570      	push	{r4, r5, r6, lr}
 8010d6a:	460e      	mov	r6, r1
 8010d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d70:	2900      	cmp	r1, #0
 8010d72:	b096      	sub	sp, #88	; 0x58
 8010d74:	4614      	mov	r4, r2
 8010d76:	461d      	mov	r5, r3
 8010d78:	da07      	bge.n	8010d8a <__swhatbuf_r+0x22>
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	602b      	str	r3, [r5, #0]
 8010d7e:	89b3      	ldrh	r3, [r6, #12]
 8010d80:	061a      	lsls	r2, r3, #24
 8010d82:	d410      	bmi.n	8010da6 <__swhatbuf_r+0x3e>
 8010d84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010d88:	e00e      	b.n	8010da8 <__swhatbuf_r+0x40>
 8010d8a:	466a      	mov	r2, sp
 8010d8c:	f001 f87c 	bl	8011e88 <_fstat_r>
 8010d90:	2800      	cmp	r0, #0
 8010d92:	dbf2      	blt.n	8010d7a <__swhatbuf_r+0x12>
 8010d94:	9a01      	ldr	r2, [sp, #4]
 8010d96:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010d9a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010d9e:	425a      	negs	r2, r3
 8010da0:	415a      	adcs	r2, r3
 8010da2:	602a      	str	r2, [r5, #0]
 8010da4:	e7ee      	b.n	8010d84 <__swhatbuf_r+0x1c>
 8010da6:	2340      	movs	r3, #64	; 0x40
 8010da8:	2000      	movs	r0, #0
 8010daa:	6023      	str	r3, [r4, #0]
 8010dac:	b016      	add	sp, #88	; 0x58
 8010dae:	bd70      	pop	{r4, r5, r6, pc}

08010db0 <__smakebuf_r>:
 8010db0:	898b      	ldrh	r3, [r1, #12]
 8010db2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010db4:	079d      	lsls	r5, r3, #30
 8010db6:	4606      	mov	r6, r0
 8010db8:	460c      	mov	r4, r1
 8010dba:	d507      	bpl.n	8010dcc <__smakebuf_r+0x1c>
 8010dbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010dc0:	6023      	str	r3, [r4, #0]
 8010dc2:	6123      	str	r3, [r4, #16]
 8010dc4:	2301      	movs	r3, #1
 8010dc6:	6163      	str	r3, [r4, #20]
 8010dc8:	b002      	add	sp, #8
 8010dca:	bd70      	pop	{r4, r5, r6, pc}
 8010dcc:	ab01      	add	r3, sp, #4
 8010dce:	466a      	mov	r2, sp
 8010dd0:	f7ff ffca 	bl	8010d68 <__swhatbuf_r>
 8010dd4:	9900      	ldr	r1, [sp, #0]
 8010dd6:	4605      	mov	r5, r0
 8010dd8:	4630      	mov	r0, r6
 8010dda:	f000 fc9f 	bl	801171c <_malloc_r>
 8010dde:	b948      	cbnz	r0, 8010df4 <__smakebuf_r+0x44>
 8010de0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010de4:	059a      	lsls	r2, r3, #22
 8010de6:	d4ef      	bmi.n	8010dc8 <__smakebuf_r+0x18>
 8010de8:	f023 0303 	bic.w	r3, r3, #3
 8010dec:	f043 0302 	orr.w	r3, r3, #2
 8010df0:	81a3      	strh	r3, [r4, #12]
 8010df2:	e7e3      	b.n	8010dbc <__smakebuf_r+0xc>
 8010df4:	4b0d      	ldr	r3, [pc, #52]	; (8010e2c <__smakebuf_r+0x7c>)
 8010df6:	62b3      	str	r3, [r6, #40]	; 0x28
 8010df8:	89a3      	ldrh	r3, [r4, #12]
 8010dfa:	6020      	str	r0, [r4, #0]
 8010dfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e00:	81a3      	strh	r3, [r4, #12]
 8010e02:	9b00      	ldr	r3, [sp, #0]
 8010e04:	6163      	str	r3, [r4, #20]
 8010e06:	9b01      	ldr	r3, [sp, #4]
 8010e08:	6120      	str	r0, [r4, #16]
 8010e0a:	b15b      	cbz	r3, 8010e24 <__smakebuf_r+0x74>
 8010e0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010e10:	4630      	mov	r0, r6
 8010e12:	f001 f84b 	bl	8011eac <_isatty_r>
 8010e16:	b128      	cbz	r0, 8010e24 <__smakebuf_r+0x74>
 8010e18:	89a3      	ldrh	r3, [r4, #12]
 8010e1a:	f023 0303 	bic.w	r3, r3, #3
 8010e1e:	f043 0301 	orr.w	r3, r3, #1
 8010e22:	81a3      	strh	r3, [r4, #12]
 8010e24:	89a3      	ldrh	r3, [r4, #12]
 8010e26:	431d      	orrs	r5, r3
 8010e28:	81a5      	strh	r5, [r4, #12]
 8010e2a:	e7cd      	b.n	8010dc8 <__smakebuf_r+0x18>
 8010e2c:	080105a9 	.word	0x080105a9

08010e30 <malloc>:
 8010e30:	4b02      	ldr	r3, [pc, #8]	; (8010e3c <malloc+0xc>)
 8010e32:	4601      	mov	r1, r0
 8010e34:	6818      	ldr	r0, [r3, #0]
 8010e36:	f000 bc71 	b.w	801171c <_malloc_r>
 8010e3a:	bf00      	nop
 8010e3c:	20000020 	.word	0x20000020

08010e40 <__ascii_mbtowc>:
 8010e40:	b082      	sub	sp, #8
 8010e42:	b901      	cbnz	r1, 8010e46 <__ascii_mbtowc+0x6>
 8010e44:	a901      	add	r1, sp, #4
 8010e46:	b142      	cbz	r2, 8010e5a <__ascii_mbtowc+0x1a>
 8010e48:	b14b      	cbz	r3, 8010e5e <__ascii_mbtowc+0x1e>
 8010e4a:	7813      	ldrb	r3, [r2, #0]
 8010e4c:	600b      	str	r3, [r1, #0]
 8010e4e:	7812      	ldrb	r2, [r2, #0]
 8010e50:	1c10      	adds	r0, r2, #0
 8010e52:	bf18      	it	ne
 8010e54:	2001      	movne	r0, #1
 8010e56:	b002      	add	sp, #8
 8010e58:	4770      	bx	lr
 8010e5a:	4610      	mov	r0, r2
 8010e5c:	e7fb      	b.n	8010e56 <__ascii_mbtowc+0x16>
 8010e5e:	f06f 0001 	mvn.w	r0, #1
 8010e62:	e7f8      	b.n	8010e56 <__ascii_mbtowc+0x16>

08010e64 <_Balloc>:
 8010e64:	b570      	push	{r4, r5, r6, lr}
 8010e66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010e68:	4604      	mov	r4, r0
 8010e6a:	460e      	mov	r6, r1
 8010e6c:	b93d      	cbnz	r5, 8010e7e <_Balloc+0x1a>
 8010e6e:	2010      	movs	r0, #16
 8010e70:	f7ff ffde 	bl	8010e30 <malloc>
 8010e74:	6260      	str	r0, [r4, #36]	; 0x24
 8010e76:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010e7a:	6005      	str	r5, [r0, #0]
 8010e7c:	60c5      	str	r5, [r0, #12]
 8010e7e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010e80:	68eb      	ldr	r3, [r5, #12]
 8010e82:	b183      	cbz	r3, 8010ea6 <_Balloc+0x42>
 8010e84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010e86:	68db      	ldr	r3, [r3, #12]
 8010e88:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010e8c:	b9b8      	cbnz	r0, 8010ebe <_Balloc+0x5a>
 8010e8e:	2101      	movs	r1, #1
 8010e90:	fa01 f506 	lsl.w	r5, r1, r6
 8010e94:	1d6a      	adds	r2, r5, #5
 8010e96:	0092      	lsls	r2, r2, #2
 8010e98:	4620      	mov	r0, r4
 8010e9a:	f000 fbe2 	bl	8011662 <_calloc_r>
 8010e9e:	b160      	cbz	r0, 8010eba <_Balloc+0x56>
 8010ea0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8010ea4:	e00e      	b.n	8010ec4 <_Balloc+0x60>
 8010ea6:	2221      	movs	r2, #33	; 0x21
 8010ea8:	2104      	movs	r1, #4
 8010eaa:	4620      	mov	r0, r4
 8010eac:	f000 fbd9 	bl	8011662 <_calloc_r>
 8010eb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010eb2:	60e8      	str	r0, [r5, #12]
 8010eb4:	68db      	ldr	r3, [r3, #12]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d1e4      	bne.n	8010e84 <_Balloc+0x20>
 8010eba:	2000      	movs	r0, #0
 8010ebc:	bd70      	pop	{r4, r5, r6, pc}
 8010ebe:	6802      	ldr	r2, [r0, #0]
 8010ec0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010eca:	e7f7      	b.n	8010ebc <_Balloc+0x58>

08010ecc <_Bfree>:
 8010ecc:	b570      	push	{r4, r5, r6, lr}
 8010ece:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010ed0:	4606      	mov	r6, r0
 8010ed2:	460d      	mov	r5, r1
 8010ed4:	b93c      	cbnz	r4, 8010ee6 <_Bfree+0x1a>
 8010ed6:	2010      	movs	r0, #16
 8010ed8:	f7ff ffaa 	bl	8010e30 <malloc>
 8010edc:	6270      	str	r0, [r6, #36]	; 0x24
 8010ede:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010ee2:	6004      	str	r4, [r0, #0]
 8010ee4:	60c4      	str	r4, [r0, #12]
 8010ee6:	b13d      	cbz	r5, 8010ef8 <_Bfree+0x2c>
 8010ee8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010eea:	686a      	ldr	r2, [r5, #4]
 8010eec:	68db      	ldr	r3, [r3, #12]
 8010eee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010ef2:	6029      	str	r1, [r5, #0]
 8010ef4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8010ef8:	bd70      	pop	{r4, r5, r6, pc}

08010efa <__multadd>:
 8010efa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010efe:	690d      	ldr	r5, [r1, #16]
 8010f00:	461f      	mov	r7, r3
 8010f02:	4606      	mov	r6, r0
 8010f04:	460c      	mov	r4, r1
 8010f06:	f101 0c14 	add.w	ip, r1, #20
 8010f0a:	2300      	movs	r3, #0
 8010f0c:	f8dc 0000 	ldr.w	r0, [ip]
 8010f10:	b281      	uxth	r1, r0
 8010f12:	fb02 7101 	mla	r1, r2, r1, r7
 8010f16:	0c0f      	lsrs	r7, r1, #16
 8010f18:	0c00      	lsrs	r0, r0, #16
 8010f1a:	fb02 7000 	mla	r0, r2, r0, r7
 8010f1e:	b289      	uxth	r1, r1
 8010f20:	3301      	adds	r3, #1
 8010f22:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010f26:	429d      	cmp	r5, r3
 8010f28:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8010f2c:	f84c 1b04 	str.w	r1, [ip], #4
 8010f30:	dcec      	bgt.n	8010f0c <__multadd+0x12>
 8010f32:	b1d7      	cbz	r7, 8010f6a <__multadd+0x70>
 8010f34:	68a3      	ldr	r3, [r4, #8]
 8010f36:	42ab      	cmp	r3, r5
 8010f38:	dc12      	bgt.n	8010f60 <__multadd+0x66>
 8010f3a:	6861      	ldr	r1, [r4, #4]
 8010f3c:	4630      	mov	r0, r6
 8010f3e:	3101      	adds	r1, #1
 8010f40:	f7ff ff90 	bl	8010e64 <_Balloc>
 8010f44:	6922      	ldr	r2, [r4, #16]
 8010f46:	3202      	adds	r2, #2
 8010f48:	f104 010c 	add.w	r1, r4, #12
 8010f4c:	4680      	mov	r8, r0
 8010f4e:	0092      	lsls	r2, r2, #2
 8010f50:	300c      	adds	r0, #12
 8010f52:	f7fc fce1 	bl	800d918 <memcpy>
 8010f56:	4621      	mov	r1, r4
 8010f58:	4630      	mov	r0, r6
 8010f5a:	f7ff ffb7 	bl	8010ecc <_Bfree>
 8010f5e:	4644      	mov	r4, r8
 8010f60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010f64:	3501      	adds	r5, #1
 8010f66:	615f      	str	r7, [r3, #20]
 8010f68:	6125      	str	r5, [r4, #16]
 8010f6a:	4620      	mov	r0, r4
 8010f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010f70 <__s2b>:
 8010f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f74:	460c      	mov	r4, r1
 8010f76:	4615      	mov	r5, r2
 8010f78:	461f      	mov	r7, r3
 8010f7a:	2209      	movs	r2, #9
 8010f7c:	3308      	adds	r3, #8
 8010f7e:	4606      	mov	r6, r0
 8010f80:	fb93 f3f2 	sdiv	r3, r3, r2
 8010f84:	2100      	movs	r1, #0
 8010f86:	2201      	movs	r2, #1
 8010f88:	429a      	cmp	r2, r3
 8010f8a:	db20      	blt.n	8010fce <__s2b+0x5e>
 8010f8c:	4630      	mov	r0, r6
 8010f8e:	f7ff ff69 	bl	8010e64 <_Balloc>
 8010f92:	9b08      	ldr	r3, [sp, #32]
 8010f94:	6143      	str	r3, [r0, #20]
 8010f96:	2d09      	cmp	r5, #9
 8010f98:	f04f 0301 	mov.w	r3, #1
 8010f9c:	6103      	str	r3, [r0, #16]
 8010f9e:	dd19      	ble.n	8010fd4 <__s2b+0x64>
 8010fa0:	f104 0809 	add.w	r8, r4, #9
 8010fa4:	46c1      	mov	r9, r8
 8010fa6:	442c      	add	r4, r5
 8010fa8:	f819 3b01 	ldrb.w	r3, [r9], #1
 8010fac:	4601      	mov	r1, r0
 8010fae:	3b30      	subs	r3, #48	; 0x30
 8010fb0:	220a      	movs	r2, #10
 8010fb2:	4630      	mov	r0, r6
 8010fb4:	f7ff ffa1 	bl	8010efa <__multadd>
 8010fb8:	45a1      	cmp	r9, r4
 8010fba:	d1f5      	bne.n	8010fa8 <__s2b+0x38>
 8010fbc:	eb08 0405 	add.w	r4, r8, r5
 8010fc0:	3c08      	subs	r4, #8
 8010fc2:	1b2d      	subs	r5, r5, r4
 8010fc4:	1963      	adds	r3, r4, r5
 8010fc6:	42bb      	cmp	r3, r7
 8010fc8:	db07      	blt.n	8010fda <__s2b+0x6a>
 8010fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010fce:	0052      	lsls	r2, r2, #1
 8010fd0:	3101      	adds	r1, #1
 8010fd2:	e7d9      	b.n	8010f88 <__s2b+0x18>
 8010fd4:	340a      	adds	r4, #10
 8010fd6:	2509      	movs	r5, #9
 8010fd8:	e7f3      	b.n	8010fc2 <__s2b+0x52>
 8010fda:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010fde:	4601      	mov	r1, r0
 8010fe0:	3b30      	subs	r3, #48	; 0x30
 8010fe2:	220a      	movs	r2, #10
 8010fe4:	4630      	mov	r0, r6
 8010fe6:	f7ff ff88 	bl	8010efa <__multadd>
 8010fea:	e7eb      	b.n	8010fc4 <__s2b+0x54>

08010fec <__hi0bits>:
 8010fec:	0c02      	lsrs	r2, r0, #16
 8010fee:	0412      	lsls	r2, r2, #16
 8010ff0:	4603      	mov	r3, r0
 8010ff2:	b9b2      	cbnz	r2, 8011022 <__hi0bits+0x36>
 8010ff4:	0403      	lsls	r3, r0, #16
 8010ff6:	2010      	movs	r0, #16
 8010ff8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010ffc:	bf04      	itt	eq
 8010ffe:	021b      	lsleq	r3, r3, #8
 8011000:	3008      	addeq	r0, #8
 8011002:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011006:	bf04      	itt	eq
 8011008:	011b      	lsleq	r3, r3, #4
 801100a:	3004      	addeq	r0, #4
 801100c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011010:	bf04      	itt	eq
 8011012:	009b      	lsleq	r3, r3, #2
 8011014:	3002      	addeq	r0, #2
 8011016:	2b00      	cmp	r3, #0
 8011018:	db06      	blt.n	8011028 <__hi0bits+0x3c>
 801101a:	005b      	lsls	r3, r3, #1
 801101c:	d503      	bpl.n	8011026 <__hi0bits+0x3a>
 801101e:	3001      	adds	r0, #1
 8011020:	4770      	bx	lr
 8011022:	2000      	movs	r0, #0
 8011024:	e7e8      	b.n	8010ff8 <__hi0bits+0xc>
 8011026:	2020      	movs	r0, #32
 8011028:	4770      	bx	lr

0801102a <__lo0bits>:
 801102a:	6803      	ldr	r3, [r0, #0]
 801102c:	f013 0207 	ands.w	r2, r3, #7
 8011030:	4601      	mov	r1, r0
 8011032:	d00b      	beq.n	801104c <__lo0bits+0x22>
 8011034:	07da      	lsls	r2, r3, #31
 8011036:	d423      	bmi.n	8011080 <__lo0bits+0x56>
 8011038:	0798      	lsls	r0, r3, #30
 801103a:	bf49      	itett	mi
 801103c:	085b      	lsrmi	r3, r3, #1
 801103e:	089b      	lsrpl	r3, r3, #2
 8011040:	2001      	movmi	r0, #1
 8011042:	600b      	strmi	r3, [r1, #0]
 8011044:	bf5c      	itt	pl
 8011046:	600b      	strpl	r3, [r1, #0]
 8011048:	2002      	movpl	r0, #2
 801104a:	4770      	bx	lr
 801104c:	b298      	uxth	r0, r3
 801104e:	b9a8      	cbnz	r0, 801107c <__lo0bits+0x52>
 8011050:	0c1b      	lsrs	r3, r3, #16
 8011052:	2010      	movs	r0, #16
 8011054:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011058:	bf04      	itt	eq
 801105a:	0a1b      	lsreq	r3, r3, #8
 801105c:	3008      	addeq	r0, #8
 801105e:	071a      	lsls	r2, r3, #28
 8011060:	bf04      	itt	eq
 8011062:	091b      	lsreq	r3, r3, #4
 8011064:	3004      	addeq	r0, #4
 8011066:	079a      	lsls	r2, r3, #30
 8011068:	bf04      	itt	eq
 801106a:	089b      	lsreq	r3, r3, #2
 801106c:	3002      	addeq	r0, #2
 801106e:	07da      	lsls	r2, r3, #31
 8011070:	d402      	bmi.n	8011078 <__lo0bits+0x4e>
 8011072:	085b      	lsrs	r3, r3, #1
 8011074:	d006      	beq.n	8011084 <__lo0bits+0x5a>
 8011076:	3001      	adds	r0, #1
 8011078:	600b      	str	r3, [r1, #0]
 801107a:	4770      	bx	lr
 801107c:	4610      	mov	r0, r2
 801107e:	e7e9      	b.n	8011054 <__lo0bits+0x2a>
 8011080:	2000      	movs	r0, #0
 8011082:	4770      	bx	lr
 8011084:	2020      	movs	r0, #32
 8011086:	4770      	bx	lr

08011088 <__i2b>:
 8011088:	b510      	push	{r4, lr}
 801108a:	460c      	mov	r4, r1
 801108c:	2101      	movs	r1, #1
 801108e:	f7ff fee9 	bl	8010e64 <_Balloc>
 8011092:	2201      	movs	r2, #1
 8011094:	6144      	str	r4, [r0, #20]
 8011096:	6102      	str	r2, [r0, #16]
 8011098:	bd10      	pop	{r4, pc}

0801109a <__multiply>:
 801109a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801109e:	4614      	mov	r4, r2
 80110a0:	690a      	ldr	r2, [r1, #16]
 80110a2:	6923      	ldr	r3, [r4, #16]
 80110a4:	429a      	cmp	r2, r3
 80110a6:	bfb8      	it	lt
 80110a8:	460b      	movlt	r3, r1
 80110aa:	4688      	mov	r8, r1
 80110ac:	bfbc      	itt	lt
 80110ae:	46a0      	movlt	r8, r4
 80110b0:	461c      	movlt	r4, r3
 80110b2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80110b6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80110ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80110be:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80110c2:	eb07 0609 	add.w	r6, r7, r9
 80110c6:	42b3      	cmp	r3, r6
 80110c8:	bfb8      	it	lt
 80110ca:	3101      	addlt	r1, #1
 80110cc:	f7ff feca 	bl	8010e64 <_Balloc>
 80110d0:	f100 0514 	add.w	r5, r0, #20
 80110d4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80110d8:	462b      	mov	r3, r5
 80110da:	2200      	movs	r2, #0
 80110dc:	4573      	cmp	r3, lr
 80110de:	d316      	bcc.n	801110e <__multiply+0x74>
 80110e0:	f104 0214 	add.w	r2, r4, #20
 80110e4:	f108 0114 	add.w	r1, r8, #20
 80110e8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80110ec:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80110f0:	9300      	str	r3, [sp, #0]
 80110f2:	9b00      	ldr	r3, [sp, #0]
 80110f4:	9201      	str	r2, [sp, #4]
 80110f6:	4293      	cmp	r3, r2
 80110f8:	d80c      	bhi.n	8011114 <__multiply+0x7a>
 80110fa:	2e00      	cmp	r6, #0
 80110fc:	dd03      	ble.n	8011106 <__multiply+0x6c>
 80110fe:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011102:	2b00      	cmp	r3, #0
 8011104:	d05d      	beq.n	80111c2 <__multiply+0x128>
 8011106:	6106      	str	r6, [r0, #16]
 8011108:	b003      	add	sp, #12
 801110a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801110e:	f843 2b04 	str.w	r2, [r3], #4
 8011112:	e7e3      	b.n	80110dc <__multiply+0x42>
 8011114:	f8b2 b000 	ldrh.w	fp, [r2]
 8011118:	f1bb 0f00 	cmp.w	fp, #0
 801111c:	d023      	beq.n	8011166 <__multiply+0xcc>
 801111e:	4689      	mov	r9, r1
 8011120:	46ac      	mov	ip, r5
 8011122:	f04f 0800 	mov.w	r8, #0
 8011126:	f859 4b04 	ldr.w	r4, [r9], #4
 801112a:	f8dc a000 	ldr.w	sl, [ip]
 801112e:	b2a3      	uxth	r3, r4
 8011130:	fa1f fa8a 	uxth.w	sl, sl
 8011134:	fb0b a303 	mla	r3, fp, r3, sl
 8011138:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801113c:	f8dc 4000 	ldr.w	r4, [ip]
 8011140:	4443      	add	r3, r8
 8011142:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011146:	fb0b 840a 	mla	r4, fp, sl, r8
 801114a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801114e:	46e2      	mov	sl, ip
 8011150:	b29b      	uxth	r3, r3
 8011152:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011156:	454f      	cmp	r7, r9
 8011158:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801115c:	f84a 3b04 	str.w	r3, [sl], #4
 8011160:	d82b      	bhi.n	80111ba <__multiply+0x120>
 8011162:	f8cc 8004 	str.w	r8, [ip, #4]
 8011166:	9b01      	ldr	r3, [sp, #4]
 8011168:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801116c:	3204      	adds	r2, #4
 801116e:	f1ba 0f00 	cmp.w	sl, #0
 8011172:	d020      	beq.n	80111b6 <__multiply+0x11c>
 8011174:	682b      	ldr	r3, [r5, #0]
 8011176:	4689      	mov	r9, r1
 8011178:	46a8      	mov	r8, r5
 801117a:	f04f 0b00 	mov.w	fp, #0
 801117e:	f8b9 c000 	ldrh.w	ip, [r9]
 8011182:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8011186:	fb0a 440c 	mla	r4, sl, ip, r4
 801118a:	445c      	add	r4, fp
 801118c:	46c4      	mov	ip, r8
 801118e:	b29b      	uxth	r3, r3
 8011190:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011194:	f84c 3b04 	str.w	r3, [ip], #4
 8011198:	f859 3b04 	ldr.w	r3, [r9], #4
 801119c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80111a0:	0c1b      	lsrs	r3, r3, #16
 80111a2:	fb0a b303 	mla	r3, sl, r3, fp
 80111a6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80111aa:	454f      	cmp	r7, r9
 80111ac:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80111b0:	d805      	bhi.n	80111be <__multiply+0x124>
 80111b2:	f8c8 3004 	str.w	r3, [r8, #4]
 80111b6:	3504      	adds	r5, #4
 80111b8:	e79b      	b.n	80110f2 <__multiply+0x58>
 80111ba:	46d4      	mov	ip, sl
 80111bc:	e7b3      	b.n	8011126 <__multiply+0x8c>
 80111be:	46e0      	mov	r8, ip
 80111c0:	e7dd      	b.n	801117e <__multiply+0xe4>
 80111c2:	3e01      	subs	r6, #1
 80111c4:	e799      	b.n	80110fa <__multiply+0x60>
	...

080111c8 <__pow5mult>:
 80111c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80111cc:	4615      	mov	r5, r2
 80111ce:	f012 0203 	ands.w	r2, r2, #3
 80111d2:	4606      	mov	r6, r0
 80111d4:	460f      	mov	r7, r1
 80111d6:	d007      	beq.n	80111e8 <__pow5mult+0x20>
 80111d8:	3a01      	subs	r2, #1
 80111da:	4c21      	ldr	r4, [pc, #132]	; (8011260 <__pow5mult+0x98>)
 80111dc:	2300      	movs	r3, #0
 80111de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80111e2:	f7ff fe8a 	bl	8010efa <__multadd>
 80111e6:	4607      	mov	r7, r0
 80111e8:	10ad      	asrs	r5, r5, #2
 80111ea:	d035      	beq.n	8011258 <__pow5mult+0x90>
 80111ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80111ee:	b93c      	cbnz	r4, 8011200 <__pow5mult+0x38>
 80111f0:	2010      	movs	r0, #16
 80111f2:	f7ff fe1d 	bl	8010e30 <malloc>
 80111f6:	6270      	str	r0, [r6, #36]	; 0x24
 80111f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80111fc:	6004      	str	r4, [r0, #0]
 80111fe:	60c4      	str	r4, [r0, #12]
 8011200:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011204:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011208:	b94c      	cbnz	r4, 801121e <__pow5mult+0x56>
 801120a:	f240 2171 	movw	r1, #625	; 0x271
 801120e:	4630      	mov	r0, r6
 8011210:	f7ff ff3a 	bl	8011088 <__i2b>
 8011214:	2300      	movs	r3, #0
 8011216:	f8c8 0008 	str.w	r0, [r8, #8]
 801121a:	4604      	mov	r4, r0
 801121c:	6003      	str	r3, [r0, #0]
 801121e:	f04f 0800 	mov.w	r8, #0
 8011222:	07eb      	lsls	r3, r5, #31
 8011224:	d50a      	bpl.n	801123c <__pow5mult+0x74>
 8011226:	4639      	mov	r1, r7
 8011228:	4622      	mov	r2, r4
 801122a:	4630      	mov	r0, r6
 801122c:	f7ff ff35 	bl	801109a <__multiply>
 8011230:	4639      	mov	r1, r7
 8011232:	4681      	mov	r9, r0
 8011234:	4630      	mov	r0, r6
 8011236:	f7ff fe49 	bl	8010ecc <_Bfree>
 801123a:	464f      	mov	r7, r9
 801123c:	106d      	asrs	r5, r5, #1
 801123e:	d00b      	beq.n	8011258 <__pow5mult+0x90>
 8011240:	6820      	ldr	r0, [r4, #0]
 8011242:	b938      	cbnz	r0, 8011254 <__pow5mult+0x8c>
 8011244:	4622      	mov	r2, r4
 8011246:	4621      	mov	r1, r4
 8011248:	4630      	mov	r0, r6
 801124a:	f7ff ff26 	bl	801109a <__multiply>
 801124e:	6020      	str	r0, [r4, #0]
 8011250:	f8c0 8000 	str.w	r8, [r0]
 8011254:	4604      	mov	r4, r0
 8011256:	e7e4      	b.n	8011222 <__pow5mult+0x5a>
 8011258:	4638      	mov	r0, r7
 801125a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801125e:	bf00      	nop
 8011260:	08015090 	.word	0x08015090

08011264 <__lshift>:
 8011264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011268:	460c      	mov	r4, r1
 801126a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801126e:	6923      	ldr	r3, [r4, #16]
 8011270:	6849      	ldr	r1, [r1, #4]
 8011272:	eb0a 0903 	add.w	r9, sl, r3
 8011276:	68a3      	ldr	r3, [r4, #8]
 8011278:	4607      	mov	r7, r0
 801127a:	4616      	mov	r6, r2
 801127c:	f109 0501 	add.w	r5, r9, #1
 8011280:	42ab      	cmp	r3, r5
 8011282:	db32      	blt.n	80112ea <__lshift+0x86>
 8011284:	4638      	mov	r0, r7
 8011286:	f7ff fded 	bl	8010e64 <_Balloc>
 801128a:	2300      	movs	r3, #0
 801128c:	4680      	mov	r8, r0
 801128e:	f100 0114 	add.w	r1, r0, #20
 8011292:	461a      	mov	r2, r3
 8011294:	4553      	cmp	r3, sl
 8011296:	db2b      	blt.n	80112f0 <__lshift+0x8c>
 8011298:	6920      	ldr	r0, [r4, #16]
 801129a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801129e:	f104 0314 	add.w	r3, r4, #20
 80112a2:	f016 021f 	ands.w	r2, r6, #31
 80112a6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80112aa:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80112ae:	d025      	beq.n	80112fc <__lshift+0x98>
 80112b0:	f1c2 0e20 	rsb	lr, r2, #32
 80112b4:	2000      	movs	r0, #0
 80112b6:	681e      	ldr	r6, [r3, #0]
 80112b8:	468a      	mov	sl, r1
 80112ba:	4096      	lsls	r6, r2
 80112bc:	4330      	orrs	r0, r6
 80112be:	f84a 0b04 	str.w	r0, [sl], #4
 80112c2:	f853 0b04 	ldr.w	r0, [r3], #4
 80112c6:	459c      	cmp	ip, r3
 80112c8:	fa20 f00e 	lsr.w	r0, r0, lr
 80112cc:	d814      	bhi.n	80112f8 <__lshift+0x94>
 80112ce:	6048      	str	r0, [r1, #4]
 80112d0:	b108      	cbz	r0, 80112d6 <__lshift+0x72>
 80112d2:	f109 0502 	add.w	r5, r9, #2
 80112d6:	3d01      	subs	r5, #1
 80112d8:	4638      	mov	r0, r7
 80112da:	f8c8 5010 	str.w	r5, [r8, #16]
 80112de:	4621      	mov	r1, r4
 80112e0:	f7ff fdf4 	bl	8010ecc <_Bfree>
 80112e4:	4640      	mov	r0, r8
 80112e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112ea:	3101      	adds	r1, #1
 80112ec:	005b      	lsls	r3, r3, #1
 80112ee:	e7c7      	b.n	8011280 <__lshift+0x1c>
 80112f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80112f4:	3301      	adds	r3, #1
 80112f6:	e7cd      	b.n	8011294 <__lshift+0x30>
 80112f8:	4651      	mov	r1, sl
 80112fa:	e7dc      	b.n	80112b6 <__lshift+0x52>
 80112fc:	3904      	subs	r1, #4
 80112fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8011302:	f841 2f04 	str.w	r2, [r1, #4]!
 8011306:	459c      	cmp	ip, r3
 8011308:	d8f9      	bhi.n	80112fe <__lshift+0x9a>
 801130a:	e7e4      	b.n	80112d6 <__lshift+0x72>

0801130c <__mcmp>:
 801130c:	6903      	ldr	r3, [r0, #16]
 801130e:	690a      	ldr	r2, [r1, #16]
 8011310:	1a9b      	subs	r3, r3, r2
 8011312:	b530      	push	{r4, r5, lr}
 8011314:	d10c      	bne.n	8011330 <__mcmp+0x24>
 8011316:	0092      	lsls	r2, r2, #2
 8011318:	3014      	adds	r0, #20
 801131a:	3114      	adds	r1, #20
 801131c:	1884      	adds	r4, r0, r2
 801131e:	4411      	add	r1, r2
 8011320:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011324:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011328:	4295      	cmp	r5, r2
 801132a:	d003      	beq.n	8011334 <__mcmp+0x28>
 801132c:	d305      	bcc.n	801133a <__mcmp+0x2e>
 801132e:	2301      	movs	r3, #1
 8011330:	4618      	mov	r0, r3
 8011332:	bd30      	pop	{r4, r5, pc}
 8011334:	42a0      	cmp	r0, r4
 8011336:	d3f3      	bcc.n	8011320 <__mcmp+0x14>
 8011338:	e7fa      	b.n	8011330 <__mcmp+0x24>
 801133a:	f04f 33ff 	mov.w	r3, #4294967295
 801133e:	e7f7      	b.n	8011330 <__mcmp+0x24>

08011340 <__mdiff>:
 8011340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011344:	460d      	mov	r5, r1
 8011346:	4607      	mov	r7, r0
 8011348:	4611      	mov	r1, r2
 801134a:	4628      	mov	r0, r5
 801134c:	4614      	mov	r4, r2
 801134e:	f7ff ffdd 	bl	801130c <__mcmp>
 8011352:	1e06      	subs	r6, r0, #0
 8011354:	d108      	bne.n	8011368 <__mdiff+0x28>
 8011356:	4631      	mov	r1, r6
 8011358:	4638      	mov	r0, r7
 801135a:	f7ff fd83 	bl	8010e64 <_Balloc>
 801135e:	2301      	movs	r3, #1
 8011360:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8011364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011368:	bfa4      	itt	ge
 801136a:	4623      	movge	r3, r4
 801136c:	462c      	movge	r4, r5
 801136e:	4638      	mov	r0, r7
 8011370:	6861      	ldr	r1, [r4, #4]
 8011372:	bfa6      	itte	ge
 8011374:	461d      	movge	r5, r3
 8011376:	2600      	movge	r6, #0
 8011378:	2601      	movlt	r6, #1
 801137a:	f7ff fd73 	bl	8010e64 <_Balloc>
 801137e:	692b      	ldr	r3, [r5, #16]
 8011380:	60c6      	str	r6, [r0, #12]
 8011382:	6926      	ldr	r6, [r4, #16]
 8011384:	f105 0914 	add.w	r9, r5, #20
 8011388:	f104 0214 	add.w	r2, r4, #20
 801138c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8011390:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8011394:	f100 0514 	add.w	r5, r0, #20
 8011398:	f04f 0e00 	mov.w	lr, #0
 801139c:	f852 ab04 	ldr.w	sl, [r2], #4
 80113a0:	f859 4b04 	ldr.w	r4, [r9], #4
 80113a4:	fa1e f18a 	uxtah	r1, lr, sl
 80113a8:	b2a3      	uxth	r3, r4
 80113aa:	1ac9      	subs	r1, r1, r3
 80113ac:	0c23      	lsrs	r3, r4, #16
 80113ae:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80113b2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80113b6:	b289      	uxth	r1, r1
 80113b8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80113bc:	45c8      	cmp	r8, r9
 80113be:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80113c2:	4694      	mov	ip, r2
 80113c4:	f845 3b04 	str.w	r3, [r5], #4
 80113c8:	d8e8      	bhi.n	801139c <__mdiff+0x5c>
 80113ca:	45bc      	cmp	ip, r7
 80113cc:	d304      	bcc.n	80113d8 <__mdiff+0x98>
 80113ce:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80113d2:	b183      	cbz	r3, 80113f6 <__mdiff+0xb6>
 80113d4:	6106      	str	r6, [r0, #16]
 80113d6:	e7c5      	b.n	8011364 <__mdiff+0x24>
 80113d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80113dc:	fa1e f381 	uxtah	r3, lr, r1
 80113e0:	141a      	asrs	r2, r3, #16
 80113e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80113e6:	b29b      	uxth	r3, r3
 80113e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80113ec:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80113f0:	f845 3b04 	str.w	r3, [r5], #4
 80113f4:	e7e9      	b.n	80113ca <__mdiff+0x8a>
 80113f6:	3e01      	subs	r6, #1
 80113f8:	e7e9      	b.n	80113ce <__mdiff+0x8e>
	...

080113fc <__ulp>:
 80113fc:	4b12      	ldr	r3, [pc, #72]	; (8011448 <__ulp+0x4c>)
 80113fe:	ee10 2a90 	vmov	r2, s1
 8011402:	401a      	ands	r2, r3
 8011404:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8011408:	2b00      	cmp	r3, #0
 801140a:	dd04      	ble.n	8011416 <__ulp+0x1a>
 801140c:	2000      	movs	r0, #0
 801140e:	4619      	mov	r1, r3
 8011410:	ec41 0b10 	vmov	d0, r0, r1
 8011414:	4770      	bx	lr
 8011416:	425b      	negs	r3, r3
 8011418:	151b      	asrs	r3, r3, #20
 801141a:	2b13      	cmp	r3, #19
 801141c:	f04f 0000 	mov.w	r0, #0
 8011420:	f04f 0100 	mov.w	r1, #0
 8011424:	dc04      	bgt.n	8011430 <__ulp+0x34>
 8011426:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801142a:	fa42 f103 	asr.w	r1, r2, r3
 801142e:	e7ef      	b.n	8011410 <__ulp+0x14>
 8011430:	3b14      	subs	r3, #20
 8011432:	2b1e      	cmp	r3, #30
 8011434:	f04f 0201 	mov.w	r2, #1
 8011438:	bfda      	itte	le
 801143a:	f1c3 031f 	rsble	r3, r3, #31
 801143e:	fa02 f303 	lslle.w	r3, r2, r3
 8011442:	4613      	movgt	r3, r2
 8011444:	4618      	mov	r0, r3
 8011446:	e7e3      	b.n	8011410 <__ulp+0x14>
 8011448:	7ff00000 	.word	0x7ff00000

0801144c <__b2d>:
 801144c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801144e:	6905      	ldr	r5, [r0, #16]
 8011450:	f100 0714 	add.w	r7, r0, #20
 8011454:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011458:	1f2e      	subs	r6, r5, #4
 801145a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801145e:	4620      	mov	r0, r4
 8011460:	f7ff fdc4 	bl	8010fec <__hi0bits>
 8011464:	f1c0 0320 	rsb	r3, r0, #32
 8011468:	280a      	cmp	r0, #10
 801146a:	600b      	str	r3, [r1, #0]
 801146c:	f8df c074 	ldr.w	ip, [pc, #116]	; 80114e4 <__b2d+0x98>
 8011470:	dc14      	bgt.n	801149c <__b2d+0x50>
 8011472:	f1c0 0e0b 	rsb	lr, r0, #11
 8011476:	fa24 f10e 	lsr.w	r1, r4, lr
 801147a:	42b7      	cmp	r7, r6
 801147c:	ea41 030c 	orr.w	r3, r1, ip
 8011480:	bf34      	ite	cc
 8011482:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011486:	2100      	movcs	r1, #0
 8011488:	3015      	adds	r0, #21
 801148a:	fa04 f000 	lsl.w	r0, r4, r0
 801148e:	fa21 f10e 	lsr.w	r1, r1, lr
 8011492:	ea40 0201 	orr.w	r2, r0, r1
 8011496:	ec43 2b10 	vmov	d0, r2, r3
 801149a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801149c:	42b7      	cmp	r7, r6
 801149e:	bf3a      	itte	cc
 80114a0:	f1a5 0608 	subcc.w	r6, r5, #8
 80114a4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80114a8:	2100      	movcs	r1, #0
 80114aa:	380b      	subs	r0, #11
 80114ac:	d015      	beq.n	80114da <__b2d+0x8e>
 80114ae:	4084      	lsls	r4, r0
 80114b0:	f1c0 0520 	rsb	r5, r0, #32
 80114b4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80114b8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80114bc:	42be      	cmp	r6, r7
 80114be:	fa21 fc05 	lsr.w	ip, r1, r5
 80114c2:	ea44 030c 	orr.w	r3, r4, ip
 80114c6:	bf8c      	ite	hi
 80114c8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80114cc:	2400      	movls	r4, #0
 80114ce:	fa01 f000 	lsl.w	r0, r1, r0
 80114d2:	40ec      	lsrs	r4, r5
 80114d4:	ea40 0204 	orr.w	r2, r0, r4
 80114d8:	e7dd      	b.n	8011496 <__b2d+0x4a>
 80114da:	ea44 030c 	orr.w	r3, r4, ip
 80114de:	460a      	mov	r2, r1
 80114e0:	e7d9      	b.n	8011496 <__b2d+0x4a>
 80114e2:	bf00      	nop
 80114e4:	3ff00000 	.word	0x3ff00000

080114e8 <__d2b>:
 80114e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80114ec:	460e      	mov	r6, r1
 80114ee:	2101      	movs	r1, #1
 80114f0:	ec59 8b10 	vmov	r8, r9, d0
 80114f4:	4615      	mov	r5, r2
 80114f6:	f7ff fcb5 	bl	8010e64 <_Balloc>
 80114fa:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80114fe:	4607      	mov	r7, r0
 8011500:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011504:	bb34      	cbnz	r4, 8011554 <__d2b+0x6c>
 8011506:	9301      	str	r3, [sp, #4]
 8011508:	f1b8 0300 	subs.w	r3, r8, #0
 801150c:	d027      	beq.n	801155e <__d2b+0x76>
 801150e:	a802      	add	r0, sp, #8
 8011510:	f840 3d08 	str.w	r3, [r0, #-8]!
 8011514:	f7ff fd89 	bl	801102a <__lo0bits>
 8011518:	9900      	ldr	r1, [sp, #0]
 801151a:	b1f0      	cbz	r0, 801155a <__d2b+0x72>
 801151c:	9a01      	ldr	r2, [sp, #4]
 801151e:	f1c0 0320 	rsb	r3, r0, #32
 8011522:	fa02 f303 	lsl.w	r3, r2, r3
 8011526:	430b      	orrs	r3, r1
 8011528:	40c2      	lsrs	r2, r0
 801152a:	617b      	str	r3, [r7, #20]
 801152c:	9201      	str	r2, [sp, #4]
 801152e:	9b01      	ldr	r3, [sp, #4]
 8011530:	61bb      	str	r3, [r7, #24]
 8011532:	2b00      	cmp	r3, #0
 8011534:	bf14      	ite	ne
 8011536:	2102      	movne	r1, #2
 8011538:	2101      	moveq	r1, #1
 801153a:	6139      	str	r1, [r7, #16]
 801153c:	b1c4      	cbz	r4, 8011570 <__d2b+0x88>
 801153e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8011542:	4404      	add	r4, r0
 8011544:	6034      	str	r4, [r6, #0]
 8011546:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801154a:	6028      	str	r0, [r5, #0]
 801154c:	4638      	mov	r0, r7
 801154e:	b003      	add	sp, #12
 8011550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011558:	e7d5      	b.n	8011506 <__d2b+0x1e>
 801155a:	6179      	str	r1, [r7, #20]
 801155c:	e7e7      	b.n	801152e <__d2b+0x46>
 801155e:	a801      	add	r0, sp, #4
 8011560:	f7ff fd63 	bl	801102a <__lo0bits>
 8011564:	9b01      	ldr	r3, [sp, #4]
 8011566:	617b      	str	r3, [r7, #20]
 8011568:	2101      	movs	r1, #1
 801156a:	6139      	str	r1, [r7, #16]
 801156c:	3020      	adds	r0, #32
 801156e:	e7e5      	b.n	801153c <__d2b+0x54>
 8011570:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011574:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011578:	6030      	str	r0, [r6, #0]
 801157a:	6918      	ldr	r0, [r3, #16]
 801157c:	f7ff fd36 	bl	8010fec <__hi0bits>
 8011580:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011584:	e7e1      	b.n	801154a <__d2b+0x62>

08011586 <__ratio>:
 8011586:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801158a:	4688      	mov	r8, r1
 801158c:	4669      	mov	r1, sp
 801158e:	4681      	mov	r9, r0
 8011590:	f7ff ff5c 	bl	801144c <__b2d>
 8011594:	a901      	add	r1, sp, #4
 8011596:	4640      	mov	r0, r8
 8011598:	ec57 6b10 	vmov	r6, r7, d0
 801159c:	f7ff ff56 	bl	801144c <__b2d>
 80115a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80115a4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80115a8:	eba3 0c02 	sub.w	ip, r3, r2
 80115ac:	e9dd 3200 	ldrd	r3, r2, [sp]
 80115b0:	1a9b      	subs	r3, r3, r2
 80115b2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80115b6:	ec5b ab10 	vmov	sl, fp, d0
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	bfce      	itee	gt
 80115be:	463a      	movgt	r2, r7
 80115c0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80115c4:	465a      	movle	r2, fp
 80115c6:	4659      	mov	r1, fp
 80115c8:	463d      	mov	r5, r7
 80115ca:	bfd4      	ite	le
 80115cc:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80115d0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80115d4:	4630      	mov	r0, r6
 80115d6:	ee10 2a10 	vmov	r2, s0
 80115da:	460b      	mov	r3, r1
 80115dc:	4629      	mov	r1, r5
 80115de:	f7ef f95d 	bl	800089c <__aeabi_ddiv>
 80115e2:	ec41 0b10 	vmov	d0, r0, r1
 80115e6:	b003      	add	sp, #12
 80115e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080115ec <__copybits>:
 80115ec:	3901      	subs	r1, #1
 80115ee:	b510      	push	{r4, lr}
 80115f0:	1149      	asrs	r1, r1, #5
 80115f2:	6914      	ldr	r4, [r2, #16]
 80115f4:	3101      	adds	r1, #1
 80115f6:	f102 0314 	add.w	r3, r2, #20
 80115fa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80115fe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011602:	42a3      	cmp	r3, r4
 8011604:	4602      	mov	r2, r0
 8011606:	d303      	bcc.n	8011610 <__copybits+0x24>
 8011608:	2300      	movs	r3, #0
 801160a:	428a      	cmp	r2, r1
 801160c:	d305      	bcc.n	801161a <__copybits+0x2e>
 801160e:	bd10      	pop	{r4, pc}
 8011610:	f853 2b04 	ldr.w	r2, [r3], #4
 8011614:	f840 2b04 	str.w	r2, [r0], #4
 8011618:	e7f3      	b.n	8011602 <__copybits+0x16>
 801161a:	f842 3b04 	str.w	r3, [r2], #4
 801161e:	e7f4      	b.n	801160a <__copybits+0x1e>

08011620 <__any_on>:
 8011620:	f100 0214 	add.w	r2, r0, #20
 8011624:	6900      	ldr	r0, [r0, #16]
 8011626:	114b      	asrs	r3, r1, #5
 8011628:	4298      	cmp	r0, r3
 801162a:	b510      	push	{r4, lr}
 801162c:	db11      	blt.n	8011652 <__any_on+0x32>
 801162e:	dd0a      	ble.n	8011646 <__any_on+0x26>
 8011630:	f011 011f 	ands.w	r1, r1, #31
 8011634:	d007      	beq.n	8011646 <__any_on+0x26>
 8011636:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801163a:	fa24 f001 	lsr.w	r0, r4, r1
 801163e:	fa00 f101 	lsl.w	r1, r0, r1
 8011642:	428c      	cmp	r4, r1
 8011644:	d10b      	bne.n	801165e <__any_on+0x3e>
 8011646:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801164a:	4293      	cmp	r3, r2
 801164c:	d803      	bhi.n	8011656 <__any_on+0x36>
 801164e:	2000      	movs	r0, #0
 8011650:	bd10      	pop	{r4, pc}
 8011652:	4603      	mov	r3, r0
 8011654:	e7f7      	b.n	8011646 <__any_on+0x26>
 8011656:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801165a:	2900      	cmp	r1, #0
 801165c:	d0f5      	beq.n	801164a <__any_on+0x2a>
 801165e:	2001      	movs	r0, #1
 8011660:	e7f6      	b.n	8011650 <__any_on+0x30>

08011662 <_calloc_r>:
 8011662:	b538      	push	{r3, r4, r5, lr}
 8011664:	fb02 f401 	mul.w	r4, r2, r1
 8011668:	4621      	mov	r1, r4
 801166a:	f000 f857 	bl	801171c <_malloc_r>
 801166e:	4605      	mov	r5, r0
 8011670:	b118      	cbz	r0, 801167a <_calloc_r+0x18>
 8011672:	4622      	mov	r2, r4
 8011674:	2100      	movs	r1, #0
 8011676:	f7fc f95a 	bl	800d92e <memset>
 801167a:	4628      	mov	r0, r5
 801167c:	bd38      	pop	{r3, r4, r5, pc}
	...

08011680 <_free_r>:
 8011680:	b538      	push	{r3, r4, r5, lr}
 8011682:	4605      	mov	r5, r0
 8011684:	2900      	cmp	r1, #0
 8011686:	d045      	beq.n	8011714 <_free_r+0x94>
 8011688:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801168c:	1f0c      	subs	r4, r1, #4
 801168e:	2b00      	cmp	r3, #0
 8011690:	bfb8      	it	lt
 8011692:	18e4      	addlt	r4, r4, r3
 8011694:	f000 fc45 	bl	8011f22 <__malloc_lock>
 8011698:	4a1f      	ldr	r2, [pc, #124]	; (8011718 <_free_r+0x98>)
 801169a:	6813      	ldr	r3, [r2, #0]
 801169c:	4610      	mov	r0, r2
 801169e:	b933      	cbnz	r3, 80116ae <_free_r+0x2e>
 80116a0:	6063      	str	r3, [r4, #4]
 80116a2:	6014      	str	r4, [r2, #0]
 80116a4:	4628      	mov	r0, r5
 80116a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80116aa:	f000 bc3b 	b.w	8011f24 <__malloc_unlock>
 80116ae:	42a3      	cmp	r3, r4
 80116b0:	d90c      	bls.n	80116cc <_free_r+0x4c>
 80116b2:	6821      	ldr	r1, [r4, #0]
 80116b4:	1862      	adds	r2, r4, r1
 80116b6:	4293      	cmp	r3, r2
 80116b8:	bf04      	itt	eq
 80116ba:	681a      	ldreq	r2, [r3, #0]
 80116bc:	685b      	ldreq	r3, [r3, #4]
 80116be:	6063      	str	r3, [r4, #4]
 80116c0:	bf04      	itt	eq
 80116c2:	1852      	addeq	r2, r2, r1
 80116c4:	6022      	streq	r2, [r4, #0]
 80116c6:	6004      	str	r4, [r0, #0]
 80116c8:	e7ec      	b.n	80116a4 <_free_r+0x24>
 80116ca:	4613      	mov	r3, r2
 80116cc:	685a      	ldr	r2, [r3, #4]
 80116ce:	b10a      	cbz	r2, 80116d4 <_free_r+0x54>
 80116d0:	42a2      	cmp	r2, r4
 80116d2:	d9fa      	bls.n	80116ca <_free_r+0x4a>
 80116d4:	6819      	ldr	r1, [r3, #0]
 80116d6:	1858      	adds	r0, r3, r1
 80116d8:	42a0      	cmp	r0, r4
 80116da:	d10b      	bne.n	80116f4 <_free_r+0x74>
 80116dc:	6820      	ldr	r0, [r4, #0]
 80116de:	4401      	add	r1, r0
 80116e0:	1858      	adds	r0, r3, r1
 80116e2:	4282      	cmp	r2, r0
 80116e4:	6019      	str	r1, [r3, #0]
 80116e6:	d1dd      	bne.n	80116a4 <_free_r+0x24>
 80116e8:	6810      	ldr	r0, [r2, #0]
 80116ea:	6852      	ldr	r2, [r2, #4]
 80116ec:	605a      	str	r2, [r3, #4]
 80116ee:	4401      	add	r1, r0
 80116f0:	6019      	str	r1, [r3, #0]
 80116f2:	e7d7      	b.n	80116a4 <_free_r+0x24>
 80116f4:	d902      	bls.n	80116fc <_free_r+0x7c>
 80116f6:	230c      	movs	r3, #12
 80116f8:	602b      	str	r3, [r5, #0]
 80116fa:	e7d3      	b.n	80116a4 <_free_r+0x24>
 80116fc:	6820      	ldr	r0, [r4, #0]
 80116fe:	1821      	adds	r1, r4, r0
 8011700:	428a      	cmp	r2, r1
 8011702:	bf04      	itt	eq
 8011704:	6811      	ldreq	r1, [r2, #0]
 8011706:	6852      	ldreq	r2, [r2, #4]
 8011708:	6062      	str	r2, [r4, #4]
 801170a:	bf04      	itt	eq
 801170c:	1809      	addeq	r1, r1, r0
 801170e:	6021      	streq	r1, [r4, #0]
 8011710:	605c      	str	r4, [r3, #4]
 8011712:	e7c7      	b.n	80116a4 <_free_r+0x24>
 8011714:	bd38      	pop	{r3, r4, r5, pc}
 8011716:	bf00      	nop
 8011718:	200002a8 	.word	0x200002a8

0801171c <_malloc_r>:
 801171c:	b570      	push	{r4, r5, r6, lr}
 801171e:	1ccd      	adds	r5, r1, #3
 8011720:	f025 0503 	bic.w	r5, r5, #3
 8011724:	3508      	adds	r5, #8
 8011726:	2d0c      	cmp	r5, #12
 8011728:	bf38      	it	cc
 801172a:	250c      	movcc	r5, #12
 801172c:	2d00      	cmp	r5, #0
 801172e:	4606      	mov	r6, r0
 8011730:	db01      	blt.n	8011736 <_malloc_r+0x1a>
 8011732:	42a9      	cmp	r1, r5
 8011734:	d903      	bls.n	801173e <_malloc_r+0x22>
 8011736:	230c      	movs	r3, #12
 8011738:	6033      	str	r3, [r6, #0]
 801173a:	2000      	movs	r0, #0
 801173c:	bd70      	pop	{r4, r5, r6, pc}
 801173e:	f000 fbf0 	bl	8011f22 <__malloc_lock>
 8011742:	4a21      	ldr	r2, [pc, #132]	; (80117c8 <_malloc_r+0xac>)
 8011744:	6814      	ldr	r4, [r2, #0]
 8011746:	4621      	mov	r1, r4
 8011748:	b991      	cbnz	r1, 8011770 <_malloc_r+0x54>
 801174a:	4c20      	ldr	r4, [pc, #128]	; (80117cc <_malloc_r+0xb0>)
 801174c:	6823      	ldr	r3, [r4, #0]
 801174e:	b91b      	cbnz	r3, 8011758 <_malloc_r+0x3c>
 8011750:	4630      	mov	r0, r6
 8011752:	f000 fb05 	bl	8011d60 <_sbrk_r>
 8011756:	6020      	str	r0, [r4, #0]
 8011758:	4629      	mov	r1, r5
 801175a:	4630      	mov	r0, r6
 801175c:	f000 fb00 	bl	8011d60 <_sbrk_r>
 8011760:	1c43      	adds	r3, r0, #1
 8011762:	d124      	bne.n	80117ae <_malloc_r+0x92>
 8011764:	230c      	movs	r3, #12
 8011766:	6033      	str	r3, [r6, #0]
 8011768:	4630      	mov	r0, r6
 801176a:	f000 fbdb 	bl	8011f24 <__malloc_unlock>
 801176e:	e7e4      	b.n	801173a <_malloc_r+0x1e>
 8011770:	680b      	ldr	r3, [r1, #0]
 8011772:	1b5b      	subs	r3, r3, r5
 8011774:	d418      	bmi.n	80117a8 <_malloc_r+0x8c>
 8011776:	2b0b      	cmp	r3, #11
 8011778:	d90f      	bls.n	801179a <_malloc_r+0x7e>
 801177a:	600b      	str	r3, [r1, #0]
 801177c:	50cd      	str	r5, [r1, r3]
 801177e:	18cc      	adds	r4, r1, r3
 8011780:	4630      	mov	r0, r6
 8011782:	f000 fbcf 	bl	8011f24 <__malloc_unlock>
 8011786:	f104 000b 	add.w	r0, r4, #11
 801178a:	1d23      	adds	r3, r4, #4
 801178c:	f020 0007 	bic.w	r0, r0, #7
 8011790:	1ac3      	subs	r3, r0, r3
 8011792:	d0d3      	beq.n	801173c <_malloc_r+0x20>
 8011794:	425a      	negs	r2, r3
 8011796:	50e2      	str	r2, [r4, r3]
 8011798:	e7d0      	b.n	801173c <_malloc_r+0x20>
 801179a:	428c      	cmp	r4, r1
 801179c:	684b      	ldr	r3, [r1, #4]
 801179e:	bf16      	itet	ne
 80117a0:	6063      	strne	r3, [r4, #4]
 80117a2:	6013      	streq	r3, [r2, #0]
 80117a4:	460c      	movne	r4, r1
 80117a6:	e7eb      	b.n	8011780 <_malloc_r+0x64>
 80117a8:	460c      	mov	r4, r1
 80117aa:	6849      	ldr	r1, [r1, #4]
 80117ac:	e7cc      	b.n	8011748 <_malloc_r+0x2c>
 80117ae:	1cc4      	adds	r4, r0, #3
 80117b0:	f024 0403 	bic.w	r4, r4, #3
 80117b4:	42a0      	cmp	r0, r4
 80117b6:	d005      	beq.n	80117c4 <_malloc_r+0xa8>
 80117b8:	1a21      	subs	r1, r4, r0
 80117ba:	4630      	mov	r0, r6
 80117bc:	f000 fad0 	bl	8011d60 <_sbrk_r>
 80117c0:	3001      	adds	r0, #1
 80117c2:	d0cf      	beq.n	8011764 <_malloc_r+0x48>
 80117c4:	6025      	str	r5, [r4, #0]
 80117c6:	e7db      	b.n	8011780 <_malloc_r+0x64>
 80117c8:	200002a8 	.word	0x200002a8
 80117cc:	200002ac 	.word	0x200002ac

080117d0 <__ssputs_r>:
 80117d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80117d4:	688e      	ldr	r6, [r1, #8]
 80117d6:	429e      	cmp	r6, r3
 80117d8:	4682      	mov	sl, r0
 80117da:	460c      	mov	r4, r1
 80117dc:	4690      	mov	r8, r2
 80117de:	4699      	mov	r9, r3
 80117e0:	d837      	bhi.n	8011852 <__ssputs_r+0x82>
 80117e2:	898a      	ldrh	r2, [r1, #12]
 80117e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80117e8:	d031      	beq.n	801184e <__ssputs_r+0x7e>
 80117ea:	6825      	ldr	r5, [r4, #0]
 80117ec:	6909      	ldr	r1, [r1, #16]
 80117ee:	1a6f      	subs	r7, r5, r1
 80117f0:	6965      	ldr	r5, [r4, #20]
 80117f2:	2302      	movs	r3, #2
 80117f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80117f8:	fb95 f5f3 	sdiv	r5, r5, r3
 80117fc:	f109 0301 	add.w	r3, r9, #1
 8011800:	443b      	add	r3, r7
 8011802:	429d      	cmp	r5, r3
 8011804:	bf38      	it	cc
 8011806:	461d      	movcc	r5, r3
 8011808:	0553      	lsls	r3, r2, #21
 801180a:	d530      	bpl.n	801186e <__ssputs_r+0x9e>
 801180c:	4629      	mov	r1, r5
 801180e:	f7ff ff85 	bl	801171c <_malloc_r>
 8011812:	4606      	mov	r6, r0
 8011814:	b950      	cbnz	r0, 801182c <__ssputs_r+0x5c>
 8011816:	230c      	movs	r3, #12
 8011818:	f8ca 3000 	str.w	r3, [sl]
 801181c:	89a3      	ldrh	r3, [r4, #12]
 801181e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011822:	81a3      	strh	r3, [r4, #12]
 8011824:	f04f 30ff 	mov.w	r0, #4294967295
 8011828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801182c:	463a      	mov	r2, r7
 801182e:	6921      	ldr	r1, [r4, #16]
 8011830:	f7fc f872 	bl	800d918 <memcpy>
 8011834:	89a3      	ldrh	r3, [r4, #12]
 8011836:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801183a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801183e:	81a3      	strh	r3, [r4, #12]
 8011840:	6126      	str	r6, [r4, #16]
 8011842:	6165      	str	r5, [r4, #20]
 8011844:	443e      	add	r6, r7
 8011846:	1bed      	subs	r5, r5, r7
 8011848:	6026      	str	r6, [r4, #0]
 801184a:	60a5      	str	r5, [r4, #8]
 801184c:	464e      	mov	r6, r9
 801184e:	454e      	cmp	r6, r9
 8011850:	d900      	bls.n	8011854 <__ssputs_r+0x84>
 8011852:	464e      	mov	r6, r9
 8011854:	4632      	mov	r2, r6
 8011856:	4641      	mov	r1, r8
 8011858:	6820      	ldr	r0, [r4, #0]
 801185a:	f000 fb49 	bl	8011ef0 <memmove>
 801185e:	68a3      	ldr	r3, [r4, #8]
 8011860:	1b9b      	subs	r3, r3, r6
 8011862:	60a3      	str	r3, [r4, #8]
 8011864:	6823      	ldr	r3, [r4, #0]
 8011866:	441e      	add	r6, r3
 8011868:	6026      	str	r6, [r4, #0]
 801186a:	2000      	movs	r0, #0
 801186c:	e7dc      	b.n	8011828 <__ssputs_r+0x58>
 801186e:	462a      	mov	r2, r5
 8011870:	f000 fb59 	bl	8011f26 <_realloc_r>
 8011874:	4606      	mov	r6, r0
 8011876:	2800      	cmp	r0, #0
 8011878:	d1e2      	bne.n	8011840 <__ssputs_r+0x70>
 801187a:	6921      	ldr	r1, [r4, #16]
 801187c:	4650      	mov	r0, sl
 801187e:	f7ff feff 	bl	8011680 <_free_r>
 8011882:	e7c8      	b.n	8011816 <__ssputs_r+0x46>

08011884 <_svfiprintf_r>:
 8011884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011888:	461d      	mov	r5, r3
 801188a:	898b      	ldrh	r3, [r1, #12]
 801188c:	061f      	lsls	r7, r3, #24
 801188e:	b09d      	sub	sp, #116	; 0x74
 8011890:	4680      	mov	r8, r0
 8011892:	460c      	mov	r4, r1
 8011894:	4616      	mov	r6, r2
 8011896:	d50f      	bpl.n	80118b8 <_svfiprintf_r+0x34>
 8011898:	690b      	ldr	r3, [r1, #16]
 801189a:	b96b      	cbnz	r3, 80118b8 <_svfiprintf_r+0x34>
 801189c:	2140      	movs	r1, #64	; 0x40
 801189e:	f7ff ff3d 	bl	801171c <_malloc_r>
 80118a2:	6020      	str	r0, [r4, #0]
 80118a4:	6120      	str	r0, [r4, #16]
 80118a6:	b928      	cbnz	r0, 80118b4 <_svfiprintf_r+0x30>
 80118a8:	230c      	movs	r3, #12
 80118aa:	f8c8 3000 	str.w	r3, [r8]
 80118ae:	f04f 30ff 	mov.w	r0, #4294967295
 80118b2:	e0c8      	b.n	8011a46 <_svfiprintf_r+0x1c2>
 80118b4:	2340      	movs	r3, #64	; 0x40
 80118b6:	6163      	str	r3, [r4, #20]
 80118b8:	2300      	movs	r3, #0
 80118ba:	9309      	str	r3, [sp, #36]	; 0x24
 80118bc:	2320      	movs	r3, #32
 80118be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80118c2:	2330      	movs	r3, #48	; 0x30
 80118c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80118c8:	9503      	str	r5, [sp, #12]
 80118ca:	f04f 0b01 	mov.w	fp, #1
 80118ce:	4637      	mov	r7, r6
 80118d0:	463d      	mov	r5, r7
 80118d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80118d6:	b10b      	cbz	r3, 80118dc <_svfiprintf_r+0x58>
 80118d8:	2b25      	cmp	r3, #37	; 0x25
 80118da:	d13e      	bne.n	801195a <_svfiprintf_r+0xd6>
 80118dc:	ebb7 0a06 	subs.w	sl, r7, r6
 80118e0:	d00b      	beq.n	80118fa <_svfiprintf_r+0x76>
 80118e2:	4653      	mov	r3, sl
 80118e4:	4632      	mov	r2, r6
 80118e6:	4621      	mov	r1, r4
 80118e8:	4640      	mov	r0, r8
 80118ea:	f7ff ff71 	bl	80117d0 <__ssputs_r>
 80118ee:	3001      	adds	r0, #1
 80118f0:	f000 80a4 	beq.w	8011a3c <_svfiprintf_r+0x1b8>
 80118f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118f6:	4453      	add	r3, sl
 80118f8:	9309      	str	r3, [sp, #36]	; 0x24
 80118fa:	783b      	ldrb	r3, [r7, #0]
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	f000 809d 	beq.w	8011a3c <_svfiprintf_r+0x1b8>
 8011902:	2300      	movs	r3, #0
 8011904:	f04f 32ff 	mov.w	r2, #4294967295
 8011908:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801190c:	9304      	str	r3, [sp, #16]
 801190e:	9307      	str	r3, [sp, #28]
 8011910:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011914:	931a      	str	r3, [sp, #104]	; 0x68
 8011916:	462f      	mov	r7, r5
 8011918:	2205      	movs	r2, #5
 801191a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801191e:	4850      	ldr	r0, [pc, #320]	; (8011a60 <_svfiprintf_r+0x1dc>)
 8011920:	f7ee fc86 	bl	8000230 <memchr>
 8011924:	9b04      	ldr	r3, [sp, #16]
 8011926:	b9d0      	cbnz	r0, 801195e <_svfiprintf_r+0xda>
 8011928:	06d9      	lsls	r1, r3, #27
 801192a:	bf44      	itt	mi
 801192c:	2220      	movmi	r2, #32
 801192e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011932:	071a      	lsls	r2, r3, #28
 8011934:	bf44      	itt	mi
 8011936:	222b      	movmi	r2, #43	; 0x2b
 8011938:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801193c:	782a      	ldrb	r2, [r5, #0]
 801193e:	2a2a      	cmp	r2, #42	; 0x2a
 8011940:	d015      	beq.n	801196e <_svfiprintf_r+0xea>
 8011942:	9a07      	ldr	r2, [sp, #28]
 8011944:	462f      	mov	r7, r5
 8011946:	2000      	movs	r0, #0
 8011948:	250a      	movs	r5, #10
 801194a:	4639      	mov	r1, r7
 801194c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011950:	3b30      	subs	r3, #48	; 0x30
 8011952:	2b09      	cmp	r3, #9
 8011954:	d94d      	bls.n	80119f2 <_svfiprintf_r+0x16e>
 8011956:	b1b8      	cbz	r0, 8011988 <_svfiprintf_r+0x104>
 8011958:	e00f      	b.n	801197a <_svfiprintf_r+0xf6>
 801195a:	462f      	mov	r7, r5
 801195c:	e7b8      	b.n	80118d0 <_svfiprintf_r+0x4c>
 801195e:	4a40      	ldr	r2, [pc, #256]	; (8011a60 <_svfiprintf_r+0x1dc>)
 8011960:	1a80      	subs	r0, r0, r2
 8011962:	fa0b f000 	lsl.w	r0, fp, r0
 8011966:	4318      	orrs	r0, r3
 8011968:	9004      	str	r0, [sp, #16]
 801196a:	463d      	mov	r5, r7
 801196c:	e7d3      	b.n	8011916 <_svfiprintf_r+0x92>
 801196e:	9a03      	ldr	r2, [sp, #12]
 8011970:	1d11      	adds	r1, r2, #4
 8011972:	6812      	ldr	r2, [r2, #0]
 8011974:	9103      	str	r1, [sp, #12]
 8011976:	2a00      	cmp	r2, #0
 8011978:	db01      	blt.n	801197e <_svfiprintf_r+0xfa>
 801197a:	9207      	str	r2, [sp, #28]
 801197c:	e004      	b.n	8011988 <_svfiprintf_r+0x104>
 801197e:	4252      	negs	r2, r2
 8011980:	f043 0302 	orr.w	r3, r3, #2
 8011984:	9207      	str	r2, [sp, #28]
 8011986:	9304      	str	r3, [sp, #16]
 8011988:	783b      	ldrb	r3, [r7, #0]
 801198a:	2b2e      	cmp	r3, #46	; 0x2e
 801198c:	d10c      	bne.n	80119a8 <_svfiprintf_r+0x124>
 801198e:	787b      	ldrb	r3, [r7, #1]
 8011990:	2b2a      	cmp	r3, #42	; 0x2a
 8011992:	d133      	bne.n	80119fc <_svfiprintf_r+0x178>
 8011994:	9b03      	ldr	r3, [sp, #12]
 8011996:	1d1a      	adds	r2, r3, #4
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	9203      	str	r2, [sp, #12]
 801199c:	2b00      	cmp	r3, #0
 801199e:	bfb8      	it	lt
 80119a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80119a4:	3702      	adds	r7, #2
 80119a6:	9305      	str	r3, [sp, #20]
 80119a8:	4d2e      	ldr	r5, [pc, #184]	; (8011a64 <_svfiprintf_r+0x1e0>)
 80119aa:	7839      	ldrb	r1, [r7, #0]
 80119ac:	2203      	movs	r2, #3
 80119ae:	4628      	mov	r0, r5
 80119b0:	f7ee fc3e 	bl	8000230 <memchr>
 80119b4:	b138      	cbz	r0, 80119c6 <_svfiprintf_r+0x142>
 80119b6:	2340      	movs	r3, #64	; 0x40
 80119b8:	1b40      	subs	r0, r0, r5
 80119ba:	fa03 f000 	lsl.w	r0, r3, r0
 80119be:	9b04      	ldr	r3, [sp, #16]
 80119c0:	4303      	orrs	r3, r0
 80119c2:	3701      	adds	r7, #1
 80119c4:	9304      	str	r3, [sp, #16]
 80119c6:	7839      	ldrb	r1, [r7, #0]
 80119c8:	4827      	ldr	r0, [pc, #156]	; (8011a68 <_svfiprintf_r+0x1e4>)
 80119ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80119ce:	2206      	movs	r2, #6
 80119d0:	1c7e      	adds	r6, r7, #1
 80119d2:	f7ee fc2d 	bl	8000230 <memchr>
 80119d6:	2800      	cmp	r0, #0
 80119d8:	d038      	beq.n	8011a4c <_svfiprintf_r+0x1c8>
 80119da:	4b24      	ldr	r3, [pc, #144]	; (8011a6c <_svfiprintf_r+0x1e8>)
 80119dc:	bb13      	cbnz	r3, 8011a24 <_svfiprintf_r+0x1a0>
 80119de:	9b03      	ldr	r3, [sp, #12]
 80119e0:	3307      	adds	r3, #7
 80119e2:	f023 0307 	bic.w	r3, r3, #7
 80119e6:	3308      	adds	r3, #8
 80119e8:	9303      	str	r3, [sp, #12]
 80119ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80119ec:	444b      	add	r3, r9
 80119ee:	9309      	str	r3, [sp, #36]	; 0x24
 80119f0:	e76d      	b.n	80118ce <_svfiprintf_r+0x4a>
 80119f2:	fb05 3202 	mla	r2, r5, r2, r3
 80119f6:	2001      	movs	r0, #1
 80119f8:	460f      	mov	r7, r1
 80119fa:	e7a6      	b.n	801194a <_svfiprintf_r+0xc6>
 80119fc:	2300      	movs	r3, #0
 80119fe:	3701      	adds	r7, #1
 8011a00:	9305      	str	r3, [sp, #20]
 8011a02:	4619      	mov	r1, r3
 8011a04:	250a      	movs	r5, #10
 8011a06:	4638      	mov	r0, r7
 8011a08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a0c:	3a30      	subs	r2, #48	; 0x30
 8011a0e:	2a09      	cmp	r2, #9
 8011a10:	d903      	bls.n	8011a1a <_svfiprintf_r+0x196>
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d0c8      	beq.n	80119a8 <_svfiprintf_r+0x124>
 8011a16:	9105      	str	r1, [sp, #20]
 8011a18:	e7c6      	b.n	80119a8 <_svfiprintf_r+0x124>
 8011a1a:	fb05 2101 	mla	r1, r5, r1, r2
 8011a1e:	2301      	movs	r3, #1
 8011a20:	4607      	mov	r7, r0
 8011a22:	e7f0      	b.n	8011a06 <_svfiprintf_r+0x182>
 8011a24:	ab03      	add	r3, sp, #12
 8011a26:	9300      	str	r3, [sp, #0]
 8011a28:	4622      	mov	r2, r4
 8011a2a:	4b11      	ldr	r3, [pc, #68]	; (8011a70 <_svfiprintf_r+0x1ec>)
 8011a2c:	a904      	add	r1, sp, #16
 8011a2e:	4640      	mov	r0, r8
 8011a30:	f7fc f81a 	bl	800da68 <_printf_float>
 8011a34:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011a38:	4681      	mov	r9, r0
 8011a3a:	d1d6      	bne.n	80119ea <_svfiprintf_r+0x166>
 8011a3c:	89a3      	ldrh	r3, [r4, #12]
 8011a3e:	065b      	lsls	r3, r3, #25
 8011a40:	f53f af35 	bmi.w	80118ae <_svfiprintf_r+0x2a>
 8011a44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011a46:	b01d      	add	sp, #116	; 0x74
 8011a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a4c:	ab03      	add	r3, sp, #12
 8011a4e:	9300      	str	r3, [sp, #0]
 8011a50:	4622      	mov	r2, r4
 8011a52:	4b07      	ldr	r3, [pc, #28]	; (8011a70 <_svfiprintf_r+0x1ec>)
 8011a54:	a904      	add	r1, sp, #16
 8011a56:	4640      	mov	r0, r8
 8011a58:	f7fc fabc 	bl	800dfd4 <_printf_i>
 8011a5c:	e7ea      	b.n	8011a34 <_svfiprintf_r+0x1b0>
 8011a5e:	bf00      	nop
 8011a60:	0801509c 	.word	0x0801509c
 8011a64:	080150a2 	.word	0x080150a2
 8011a68:	080150a6 	.word	0x080150a6
 8011a6c:	0800da69 	.word	0x0800da69
 8011a70:	080117d1 	.word	0x080117d1

08011a74 <__sfputc_r>:
 8011a74:	6893      	ldr	r3, [r2, #8]
 8011a76:	3b01      	subs	r3, #1
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	b410      	push	{r4}
 8011a7c:	6093      	str	r3, [r2, #8]
 8011a7e:	da08      	bge.n	8011a92 <__sfputc_r+0x1e>
 8011a80:	6994      	ldr	r4, [r2, #24]
 8011a82:	42a3      	cmp	r3, r4
 8011a84:	db01      	blt.n	8011a8a <__sfputc_r+0x16>
 8011a86:	290a      	cmp	r1, #10
 8011a88:	d103      	bne.n	8011a92 <__sfputc_r+0x1e>
 8011a8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a8e:	f7fd bdb1 	b.w	800f5f4 <__swbuf_r>
 8011a92:	6813      	ldr	r3, [r2, #0]
 8011a94:	1c58      	adds	r0, r3, #1
 8011a96:	6010      	str	r0, [r2, #0]
 8011a98:	7019      	strb	r1, [r3, #0]
 8011a9a:	4608      	mov	r0, r1
 8011a9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011aa0:	4770      	bx	lr

08011aa2 <__sfputs_r>:
 8011aa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011aa4:	4606      	mov	r6, r0
 8011aa6:	460f      	mov	r7, r1
 8011aa8:	4614      	mov	r4, r2
 8011aaa:	18d5      	adds	r5, r2, r3
 8011aac:	42ac      	cmp	r4, r5
 8011aae:	d101      	bne.n	8011ab4 <__sfputs_r+0x12>
 8011ab0:	2000      	movs	r0, #0
 8011ab2:	e007      	b.n	8011ac4 <__sfputs_r+0x22>
 8011ab4:	463a      	mov	r2, r7
 8011ab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011aba:	4630      	mov	r0, r6
 8011abc:	f7ff ffda 	bl	8011a74 <__sfputc_r>
 8011ac0:	1c43      	adds	r3, r0, #1
 8011ac2:	d1f3      	bne.n	8011aac <__sfputs_r+0xa>
 8011ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011ac8 <_vfiprintf_r>:
 8011ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011acc:	460c      	mov	r4, r1
 8011ace:	b09d      	sub	sp, #116	; 0x74
 8011ad0:	4617      	mov	r7, r2
 8011ad2:	461d      	mov	r5, r3
 8011ad4:	4606      	mov	r6, r0
 8011ad6:	b118      	cbz	r0, 8011ae0 <_vfiprintf_r+0x18>
 8011ad8:	6983      	ldr	r3, [r0, #24]
 8011ada:	b90b      	cbnz	r3, 8011ae0 <_vfiprintf_r+0x18>
 8011adc:	f7fe fd80 	bl	80105e0 <__sinit>
 8011ae0:	4b7c      	ldr	r3, [pc, #496]	; (8011cd4 <_vfiprintf_r+0x20c>)
 8011ae2:	429c      	cmp	r4, r3
 8011ae4:	d158      	bne.n	8011b98 <_vfiprintf_r+0xd0>
 8011ae6:	6874      	ldr	r4, [r6, #4]
 8011ae8:	89a3      	ldrh	r3, [r4, #12]
 8011aea:	0718      	lsls	r0, r3, #28
 8011aec:	d55e      	bpl.n	8011bac <_vfiprintf_r+0xe4>
 8011aee:	6923      	ldr	r3, [r4, #16]
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d05b      	beq.n	8011bac <_vfiprintf_r+0xe4>
 8011af4:	2300      	movs	r3, #0
 8011af6:	9309      	str	r3, [sp, #36]	; 0x24
 8011af8:	2320      	movs	r3, #32
 8011afa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011afe:	2330      	movs	r3, #48	; 0x30
 8011b00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011b04:	9503      	str	r5, [sp, #12]
 8011b06:	f04f 0b01 	mov.w	fp, #1
 8011b0a:	46b8      	mov	r8, r7
 8011b0c:	4645      	mov	r5, r8
 8011b0e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011b12:	b10b      	cbz	r3, 8011b18 <_vfiprintf_r+0x50>
 8011b14:	2b25      	cmp	r3, #37	; 0x25
 8011b16:	d154      	bne.n	8011bc2 <_vfiprintf_r+0xfa>
 8011b18:	ebb8 0a07 	subs.w	sl, r8, r7
 8011b1c:	d00b      	beq.n	8011b36 <_vfiprintf_r+0x6e>
 8011b1e:	4653      	mov	r3, sl
 8011b20:	463a      	mov	r2, r7
 8011b22:	4621      	mov	r1, r4
 8011b24:	4630      	mov	r0, r6
 8011b26:	f7ff ffbc 	bl	8011aa2 <__sfputs_r>
 8011b2a:	3001      	adds	r0, #1
 8011b2c:	f000 80c2 	beq.w	8011cb4 <_vfiprintf_r+0x1ec>
 8011b30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b32:	4453      	add	r3, sl
 8011b34:	9309      	str	r3, [sp, #36]	; 0x24
 8011b36:	f898 3000 	ldrb.w	r3, [r8]
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	f000 80ba 	beq.w	8011cb4 <_vfiprintf_r+0x1ec>
 8011b40:	2300      	movs	r3, #0
 8011b42:	f04f 32ff 	mov.w	r2, #4294967295
 8011b46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b4a:	9304      	str	r3, [sp, #16]
 8011b4c:	9307      	str	r3, [sp, #28]
 8011b4e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011b52:	931a      	str	r3, [sp, #104]	; 0x68
 8011b54:	46a8      	mov	r8, r5
 8011b56:	2205      	movs	r2, #5
 8011b58:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011b5c:	485e      	ldr	r0, [pc, #376]	; (8011cd8 <_vfiprintf_r+0x210>)
 8011b5e:	f7ee fb67 	bl	8000230 <memchr>
 8011b62:	9b04      	ldr	r3, [sp, #16]
 8011b64:	bb78      	cbnz	r0, 8011bc6 <_vfiprintf_r+0xfe>
 8011b66:	06d9      	lsls	r1, r3, #27
 8011b68:	bf44      	itt	mi
 8011b6a:	2220      	movmi	r2, #32
 8011b6c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011b70:	071a      	lsls	r2, r3, #28
 8011b72:	bf44      	itt	mi
 8011b74:	222b      	movmi	r2, #43	; 0x2b
 8011b76:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011b7a:	782a      	ldrb	r2, [r5, #0]
 8011b7c:	2a2a      	cmp	r2, #42	; 0x2a
 8011b7e:	d02a      	beq.n	8011bd6 <_vfiprintf_r+0x10e>
 8011b80:	9a07      	ldr	r2, [sp, #28]
 8011b82:	46a8      	mov	r8, r5
 8011b84:	2000      	movs	r0, #0
 8011b86:	250a      	movs	r5, #10
 8011b88:	4641      	mov	r1, r8
 8011b8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b8e:	3b30      	subs	r3, #48	; 0x30
 8011b90:	2b09      	cmp	r3, #9
 8011b92:	d969      	bls.n	8011c68 <_vfiprintf_r+0x1a0>
 8011b94:	b360      	cbz	r0, 8011bf0 <_vfiprintf_r+0x128>
 8011b96:	e024      	b.n	8011be2 <_vfiprintf_r+0x11a>
 8011b98:	4b50      	ldr	r3, [pc, #320]	; (8011cdc <_vfiprintf_r+0x214>)
 8011b9a:	429c      	cmp	r4, r3
 8011b9c:	d101      	bne.n	8011ba2 <_vfiprintf_r+0xda>
 8011b9e:	68b4      	ldr	r4, [r6, #8]
 8011ba0:	e7a2      	b.n	8011ae8 <_vfiprintf_r+0x20>
 8011ba2:	4b4f      	ldr	r3, [pc, #316]	; (8011ce0 <_vfiprintf_r+0x218>)
 8011ba4:	429c      	cmp	r4, r3
 8011ba6:	bf08      	it	eq
 8011ba8:	68f4      	ldreq	r4, [r6, #12]
 8011baa:	e79d      	b.n	8011ae8 <_vfiprintf_r+0x20>
 8011bac:	4621      	mov	r1, r4
 8011bae:	4630      	mov	r0, r6
 8011bb0:	f7fd fd72 	bl	800f698 <__swsetup_r>
 8011bb4:	2800      	cmp	r0, #0
 8011bb6:	d09d      	beq.n	8011af4 <_vfiprintf_r+0x2c>
 8011bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8011bbc:	b01d      	add	sp, #116	; 0x74
 8011bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bc2:	46a8      	mov	r8, r5
 8011bc4:	e7a2      	b.n	8011b0c <_vfiprintf_r+0x44>
 8011bc6:	4a44      	ldr	r2, [pc, #272]	; (8011cd8 <_vfiprintf_r+0x210>)
 8011bc8:	1a80      	subs	r0, r0, r2
 8011bca:	fa0b f000 	lsl.w	r0, fp, r0
 8011bce:	4318      	orrs	r0, r3
 8011bd0:	9004      	str	r0, [sp, #16]
 8011bd2:	4645      	mov	r5, r8
 8011bd4:	e7be      	b.n	8011b54 <_vfiprintf_r+0x8c>
 8011bd6:	9a03      	ldr	r2, [sp, #12]
 8011bd8:	1d11      	adds	r1, r2, #4
 8011bda:	6812      	ldr	r2, [r2, #0]
 8011bdc:	9103      	str	r1, [sp, #12]
 8011bde:	2a00      	cmp	r2, #0
 8011be0:	db01      	blt.n	8011be6 <_vfiprintf_r+0x11e>
 8011be2:	9207      	str	r2, [sp, #28]
 8011be4:	e004      	b.n	8011bf0 <_vfiprintf_r+0x128>
 8011be6:	4252      	negs	r2, r2
 8011be8:	f043 0302 	orr.w	r3, r3, #2
 8011bec:	9207      	str	r2, [sp, #28]
 8011bee:	9304      	str	r3, [sp, #16]
 8011bf0:	f898 3000 	ldrb.w	r3, [r8]
 8011bf4:	2b2e      	cmp	r3, #46	; 0x2e
 8011bf6:	d10e      	bne.n	8011c16 <_vfiprintf_r+0x14e>
 8011bf8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011bfc:	2b2a      	cmp	r3, #42	; 0x2a
 8011bfe:	d138      	bne.n	8011c72 <_vfiprintf_r+0x1aa>
 8011c00:	9b03      	ldr	r3, [sp, #12]
 8011c02:	1d1a      	adds	r2, r3, #4
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	9203      	str	r2, [sp, #12]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	bfb8      	it	lt
 8011c0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011c10:	f108 0802 	add.w	r8, r8, #2
 8011c14:	9305      	str	r3, [sp, #20]
 8011c16:	4d33      	ldr	r5, [pc, #204]	; (8011ce4 <_vfiprintf_r+0x21c>)
 8011c18:	f898 1000 	ldrb.w	r1, [r8]
 8011c1c:	2203      	movs	r2, #3
 8011c1e:	4628      	mov	r0, r5
 8011c20:	f7ee fb06 	bl	8000230 <memchr>
 8011c24:	b140      	cbz	r0, 8011c38 <_vfiprintf_r+0x170>
 8011c26:	2340      	movs	r3, #64	; 0x40
 8011c28:	1b40      	subs	r0, r0, r5
 8011c2a:	fa03 f000 	lsl.w	r0, r3, r0
 8011c2e:	9b04      	ldr	r3, [sp, #16]
 8011c30:	4303      	orrs	r3, r0
 8011c32:	f108 0801 	add.w	r8, r8, #1
 8011c36:	9304      	str	r3, [sp, #16]
 8011c38:	f898 1000 	ldrb.w	r1, [r8]
 8011c3c:	482a      	ldr	r0, [pc, #168]	; (8011ce8 <_vfiprintf_r+0x220>)
 8011c3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011c42:	2206      	movs	r2, #6
 8011c44:	f108 0701 	add.w	r7, r8, #1
 8011c48:	f7ee faf2 	bl	8000230 <memchr>
 8011c4c:	2800      	cmp	r0, #0
 8011c4e:	d037      	beq.n	8011cc0 <_vfiprintf_r+0x1f8>
 8011c50:	4b26      	ldr	r3, [pc, #152]	; (8011cec <_vfiprintf_r+0x224>)
 8011c52:	bb1b      	cbnz	r3, 8011c9c <_vfiprintf_r+0x1d4>
 8011c54:	9b03      	ldr	r3, [sp, #12]
 8011c56:	3307      	adds	r3, #7
 8011c58:	f023 0307 	bic.w	r3, r3, #7
 8011c5c:	3308      	adds	r3, #8
 8011c5e:	9303      	str	r3, [sp, #12]
 8011c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c62:	444b      	add	r3, r9
 8011c64:	9309      	str	r3, [sp, #36]	; 0x24
 8011c66:	e750      	b.n	8011b0a <_vfiprintf_r+0x42>
 8011c68:	fb05 3202 	mla	r2, r5, r2, r3
 8011c6c:	2001      	movs	r0, #1
 8011c6e:	4688      	mov	r8, r1
 8011c70:	e78a      	b.n	8011b88 <_vfiprintf_r+0xc0>
 8011c72:	2300      	movs	r3, #0
 8011c74:	f108 0801 	add.w	r8, r8, #1
 8011c78:	9305      	str	r3, [sp, #20]
 8011c7a:	4619      	mov	r1, r3
 8011c7c:	250a      	movs	r5, #10
 8011c7e:	4640      	mov	r0, r8
 8011c80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c84:	3a30      	subs	r2, #48	; 0x30
 8011c86:	2a09      	cmp	r2, #9
 8011c88:	d903      	bls.n	8011c92 <_vfiprintf_r+0x1ca>
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d0c3      	beq.n	8011c16 <_vfiprintf_r+0x14e>
 8011c8e:	9105      	str	r1, [sp, #20]
 8011c90:	e7c1      	b.n	8011c16 <_vfiprintf_r+0x14e>
 8011c92:	fb05 2101 	mla	r1, r5, r1, r2
 8011c96:	2301      	movs	r3, #1
 8011c98:	4680      	mov	r8, r0
 8011c9a:	e7f0      	b.n	8011c7e <_vfiprintf_r+0x1b6>
 8011c9c:	ab03      	add	r3, sp, #12
 8011c9e:	9300      	str	r3, [sp, #0]
 8011ca0:	4622      	mov	r2, r4
 8011ca2:	4b13      	ldr	r3, [pc, #76]	; (8011cf0 <_vfiprintf_r+0x228>)
 8011ca4:	a904      	add	r1, sp, #16
 8011ca6:	4630      	mov	r0, r6
 8011ca8:	f7fb fede 	bl	800da68 <_printf_float>
 8011cac:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011cb0:	4681      	mov	r9, r0
 8011cb2:	d1d5      	bne.n	8011c60 <_vfiprintf_r+0x198>
 8011cb4:	89a3      	ldrh	r3, [r4, #12]
 8011cb6:	065b      	lsls	r3, r3, #25
 8011cb8:	f53f af7e 	bmi.w	8011bb8 <_vfiprintf_r+0xf0>
 8011cbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011cbe:	e77d      	b.n	8011bbc <_vfiprintf_r+0xf4>
 8011cc0:	ab03      	add	r3, sp, #12
 8011cc2:	9300      	str	r3, [sp, #0]
 8011cc4:	4622      	mov	r2, r4
 8011cc6:	4b0a      	ldr	r3, [pc, #40]	; (8011cf0 <_vfiprintf_r+0x228>)
 8011cc8:	a904      	add	r1, sp, #16
 8011cca:	4630      	mov	r0, r6
 8011ccc:	f7fc f982 	bl	800dfd4 <_printf_i>
 8011cd0:	e7ec      	b.n	8011cac <_vfiprintf_r+0x1e4>
 8011cd2:	bf00      	nop
 8011cd4:	08014f50 	.word	0x08014f50
 8011cd8:	0801509c 	.word	0x0801509c
 8011cdc:	08014f70 	.word	0x08014f70
 8011ce0:	08014f30 	.word	0x08014f30
 8011ce4:	080150a2 	.word	0x080150a2
 8011ce8:	080150a6 	.word	0x080150a6
 8011cec:	0800da69 	.word	0x0800da69
 8011cf0:	08011aa3 	.word	0x08011aa3

08011cf4 <_putc_r>:
 8011cf4:	b570      	push	{r4, r5, r6, lr}
 8011cf6:	460d      	mov	r5, r1
 8011cf8:	4614      	mov	r4, r2
 8011cfa:	4606      	mov	r6, r0
 8011cfc:	b118      	cbz	r0, 8011d06 <_putc_r+0x12>
 8011cfe:	6983      	ldr	r3, [r0, #24]
 8011d00:	b90b      	cbnz	r3, 8011d06 <_putc_r+0x12>
 8011d02:	f7fe fc6d 	bl	80105e0 <__sinit>
 8011d06:	4b13      	ldr	r3, [pc, #76]	; (8011d54 <_putc_r+0x60>)
 8011d08:	429c      	cmp	r4, r3
 8011d0a:	d112      	bne.n	8011d32 <_putc_r+0x3e>
 8011d0c:	6874      	ldr	r4, [r6, #4]
 8011d0e:	68a3      	ldr	r3, [r4, #8]
 8011d10:	3b01      	subs	r3, #1
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	60a3      	str	r3, [r4, #8]
 8011d16:	da16      	bge.n	8011d46 <_putc_r+0x52>
 8011d18:	69a2      	ldr	r2, [r4, #24]
 8011d1a:	4293      	cmp	r3, r2
 8011d1c:	db02      	blt.n	8011d24 <_putc_r+0x30>
 8011d1e:	b2eb      	uxtb	r3, r5
 8011d20:	2b0a      	cmp	r3, #10
 8011d22:	d110      	bne.n	8011d46 <_putc_r+0x52>
 8011d24:	4622      	mov	r2, r4
 8011d26:	4629      	mov	r1, r5
 8011d28:	4630      	mov	r0, r6
 8011d2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011d2e:	f7fd bc61 	b.w	800f5f4 <__swbuf_r>
 8011d32:	4b09      	ldr	r3, [pc, #36]	; (8011d58 <_putc_r+0x64>)
 8011d34:	429c      	cmp	r4, r3
 8011d36:	d101      	bne.n	8011d3c <_putc_r+0x48>
 8011d38:	68b4      	ldr	r4, [r6, #8]
 8011d3a:	e7e8      	b.n	8011d0e <_putc_r+0x1a>
 8011d3c:	4b07      	ldr	r3, [pc, #28]	; (8011d5c <_putc_r+0x68>)
 8011d3e:	429c      	cmp	r4, r3
 8011d40:	bf08      	it	eq
 8011d42:	68f4      	ldreq	r4, [r6, #12]
 8011d44:	e7e3      	b.n	8011d0e <_putc_r+0x1a>
 8011d46:	6823      	ldr	r3, [r4, #0]
 8011d48:	1c5a      	adds	r2, r3, #1
 8011d4a:	6022      	str	r2, [r4, #0]
 8011d4c:	701d      	strb	r5, [r3, #0]
 8011d4e:	b2e8      	uxtb	r0, r5
 8011d50:	bd70      	pop	{r4, r5, r6, pc}
 8011d52:	bf00      	nop
 8011d54:	08014f50 	.word	0x08014f50
 8011d58:	08014f70 	.word	0x08014f70
 8011d5c:	08014f30 	.word	0x08014f30

08011d60 <_sbrk_r>:
 8011d60:	b538      	push	{r3, r4, r5, lr}
 8011d62:	4c06      	ldr	r4, [pc, #24]	; (8011d7c <_sbrk_r+0x1c>)
 8011d64:	2300      	movs	r3, #0
 8011d66:	4605      	mov	r5, r0
 8011d68:	4608      	mov	r0, r1
 8011d6a:	6023      	str	r3, [r4, #0]
 8011d6c:	f7f2 fafa 	bl	8004364 <_sbrk>
 8011d70:	1c43      	adds	r3, r0, #1
 8011d72:	d102      	bne.n	8011d7a <_sbrk_r+0x1a>
 8011d74:	6823      	ldr	r3, [r4, #0]
 8011d76:	b103      	cbz	r3, 8011d7a <_sbrk_r+0x1a>
 8011d78:	602b      	str	r3, [r5, #0]
 8011d7a:	bd38      	pop	{r3, r4, r5, pc}
 8011d7c:	20004590 	.word	0x20004590

08011d80 <__sread>:
 8011d80:	b510      	push	{r4, lr}
 8011d82:	460c      	mov	r4, r1
 8011d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d88:	f000 f8f4 	bl	8011f74 <_read_r>
 8011d8c:	2800      	cmp	r0, #0
 8011d8e:	bfab      	itete	ge
 8011d90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011d92:	89a3      	ldrhlt	r3, [r4, #12]
 8011d94:	181b      	addge	r3, r3, r0
 8011d96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011d9a:	bfac      	ite	ge
 8011d9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8011d9e:	81a3      	strhlt	r3, [r4, #12]
 8011da0:	bd10      	pop	{r4, pc}

08011da2 <__swrite>:
 8011da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011da6:	461f      	mov	r7, r3
 8011da8:	898b      	ldrh	r3, [r1, #12]
 8011daa:	05db      	lsls	r3, r3, #23
 8011dac:	4605      	mov	r5, r0
 8011dae:	460c      	mov	r4, r1
 8011db0:	4616      	mov	r6, r2
 8011db2:	d505      	bpl.n	8011dc0 <__swrite+0x1e>
 8011db4:	2302      	movs	r3, #2
 8011db6:	2200      	movs	r2, #0
 8011db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011dbc:	f000 f886 	bl	8011ecc <_lseek_r>
 8011dc0:	89a3      	ldrh	r3, [r4, #12]
 8011dc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011dc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011dca:	81a3      	strh	r3, [r4, #12]
 8011dcc:	4632      	mov	r2, r6
 8011dce:	463b      	mov	r3, r7
 8011dd0:	4628      	mov	r0, r5
 8011dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011dd6:	f000 b835 	b.w	8011e44 <_write_r>

08011dda <__sseek>:
 8011dda:	b510      	push	{r4, lr}
 8011ddc:	460c      	mov	r4, r1
 8011dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011de2:	f000 f873 	bl	8011ecc <_lseek_r>
 8011de6:	1c43      	adds	r3, r0, #1
 8011de8:	89a3      	ldrh	r3, [r4, #12]
 8011dea:	bf15      	itete	ne
 8011dec:	6560      	strne	r0, [r4, #84]	; 0x54
 8011dee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011df2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011df6:	81a3      	strheq	r3, [r4, #12]
 8011df8:	bf18      	it	ne
 8011dfa:	81a3      	strhne	r3, [r4, #12]
 8011dfc:	bd10      	pop	{r4, pc}

08011dfe <__sclose>:
 8011dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e02:	f000 b831 	b.w	8011e68 <_close_r>

08011e06 <strncmp>:
 8011e06:	b510      	push	{r4, lr}
 8011e08:	b16a      	cbz	r2, 8011e26 <strncmp+0x20>
 8011e0a:	3901      	subs	r1, #1
 8011e0c:	1884      	adds	r4, r0, r2
 8011e0e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011e12:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011e16:	4293      	cmp	r3, r2
 8011e18:	d103      	bne.n	8011e22 <strncmp+0x1c>
 8011e1a:	42a0      	cmp	r0, r4
 8011e1c:	d001      	beq.n	8011e22 <strncmp+0x1c>
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d1f5      	bne.n	8011e0e <strncmp+0x8>
 8011e22:	1a98      	subs	r0, r3, r2
 8011e24:	bd10      	pop	{r4, pc}
 8011e26:	4610      	mov	r0, r2
 8011e28:	e7fc      	b.n	8011e24 <strncmp+0x1e>

08011e2a <__ascii_wctomb>:
 8011e2a:	b149      	cbz	r1, 8011e40 <__ascii_wctomb+0x16>
 8011e2c:	2aff      	cmp	r2, #255	; 0xff
 8011e2e:	bf85      	ittet	hi
 8011e30:	238a      	movhi	r3, #138	; 0x8a
 8011e32:	6003      	strhi	r3, [r0, #0]
 8011e34:	700a      	strbls	r2, [r1, #0]
 8011e36:	f04f 30ff 	movhi.w	r0, #4294967295
 8011e3a:	bf98      	it	ls
 8011e3c:	2001      	movls	r0, #1
 8011e3e:	4770      	bx	lr
 8011e40:	4608      	mov	r0, r1
 8011e42:	4770      	bx	lr

08011e44 <_write_r>:
 8011e44:	b538      	push	{r3, r4, r5, lr}
 8011e46:	4c07      	ldr	r4, [pc, #28]	; (8011e64 <_write_r+0x20>)
 8011e48:	4605      	mov	r5, r0
 8011e4a:	4608      	mov	r0, r1
 8011e4c:	4611      	mov	r1, r2
 8011e4e:	2200      	movs	r2, #0
 8011e50:	6022      	str	r2, [r4, #0]
 8011e52:	461a      	mov	r2, r3
 8011e54:	f7f2 fa35 	bl	80042c2 <_write>
 8011e58:	1c43      	adds	r3, r0, #1
 8011e5a:	d102      	bne.n	8011e62 <_write_r+0x1e>
 8011e5c:	6823      	ldr	r3, [r4, #0]
 8011e5e:	b103      	cbz	r3, 8011e62 <_write_r+0x1e>
 8011e60:	602b      	str	r3, [r5, #0]
 8011e62:	bd38      	pop	{r3, r4, r5, pc}
 8011e64:	20004590 	.word	0x20004590

08011e68 <_close_r>:
 8011e68:	b538      	push	{r3, r4, r5, lr}
 8011e6a:	4c06      	ldr	r4, [pc, #24]	; (8011e84 <_close_r+0x1c>)
 8011e6c:	2300      	movs	r3, #0
 8011e6e:	4605      	mov	r5, r0
 8011e70:	4608      	mov	r0, r1
 8011e72:	6023      	str	r3, [r4, #0]
 8011e74:	f7f2 fa41 	bl	80042fa <_close>
 8011e78:	1c43      	adds	r3, r0, #1
 8011e7a:	d102      	bne.n	8011e82 <_close_r+0x1a>
 8011e7c:	6823      	ldr	r3, [r4, #0]
 8011e7e:	b103      	cbz	r3, 8011e82 <_close_r+0x1a>
 8011e80:	602b      	str	r3, [r5, #0]
 8011e82:	bd38      	pop	{r3, r4, r5, pc}
 8011e84:	20004590 	.word	0x20004590

08011e88 <_fstat_r>:
 8011e88:	b538      	push	{r3, r4, r5, lr}
 8011e8a:	4c07      	ldr	r4, [pc, #28]	; (8011ea8 <_fstat_r+0x20>)
 8011e8c:	2300      	movs	r3, #0
 8011e8e:	4605      	mov	r5, r0
 8011e90:	4608      	mov	r0, r1
 8011e92:	4611      	mov	r1, r2
 8011e94:	6023      	str	r3, [r4, #0]
 8011e96:	f7f2 fa3c 	bl	8004312 <_fstat>
 8011e9a:	1c43      	adds	r3, r0, #1
 8011e9c:	d102      	bne.n	8011ea4 <_fstat_r+0x1c>
 8011e9e:	6823      	ldr	r3, [r4, #0]
 8011ea0:	b103      	cbz	r3, 8011ea4 <_fstat_r+0x1c>
 8011ea2:	602b      	str	r3, [r5, #0]
 8011ea4:	bd38      	pop	{r3, r4, r5, pc}
 8011ea6:	bf00      	nop
 8011ea8:	20004590 	.word	0x20004590

08011eac <_isatty_r>:
 8011eac:	b538      	push	{r3, r4, r5, lr}
 8011eae:	4c06      	ldr	r4, [pc, #24]	; (8011ec8 <_isatty_r+0x1c>)
 8011eb0:	2300      	movs	r3, #0
 8011eb2:	4605      	mov	r5, r0
 8011eb4:	4608      	mov	r0, r1
 8011eb6:	6023      	str	r3, [r4, #0]
 8011eb8:	f7f2 fa3b 	bl	8004332 <_isatty>
 8011ebc:	1c43      	adds	r3, r0, #1
 8011ebe:	d102      	bne.n	8011ec6 <_isatty_r+0x1a>
 8011ec0:	6823      	ldr	r3, [r4, #0]
 8011ec2:	b103      	cbz	r3, 8011ec6 <_isatty_r+0x1a>
 8011ec4:	602b      	str	r3, [r5, #0]
 8011ec6:	bd38      	pop	{r3, r4, r5, pc}
 8011ec8:	20004590 	.word	0x20004590

08011ecc <_lseek_r>:
 8011ecc:	b538      	push	{r3, r4, r5, lr}
 8011ece:	4c07      	ldr	r4, [pc, #28]	; (8011eec <_lseek_r+0x20>)
 8011ed0:	4605      	mov	r5, r0
 8011ed2:	4608      	mov	r0, r1
 8011ed4:	4611      	mov	r1, r2
 8011ed6:	2200      	movs	r2, #0
 8011ed8:	6022      	str	r2, [r4, #0]
 8011eda:	461a      	mov	r2, r3
 8011edc:	f7f2 fa34 	bl	8004348 <_lseek>
 8011ee0:	1c43      	adds	r3, r0, #1
 8011ee2:	d102      	bne.n	8011eea <_lseek_r+0x1e>
 8011ee4:	6823      	ldr	r3, [r4, #0]
 8011ee6:	b103      	cbz	r3, 8011eea <_lseek_r+0x1e>
 8011ee8:	602b      	str	r3, [r5, #0]
 8011eea:	bd38      	pop	{r3, r4, r5, pc}
 8011eec:	20004590 	.word	0x20004590

08011ef0 <memmove>:
 8011ef0:	4288      	cmp	r0, r1
 8011ef2:	b510      	push	{r4, lr}
 8011ef4:	eb01 0302 	add.w	r3, r1, r2
 8011ef8:	d807      	bhi.n	8011f0a <memmove+0x1a>
 8011efa:	1e42      	subs	r2, r0, #1
 8011efc:	4299      	cmp	r1, r3
 8011efe:	d00a      	beq.n	8011f16 <memmove+0x26>
 8011f00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011f04:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011f08:	e7f8      	b.n	8011efc <memmove+0xc>
 8011f0a:	4283      	cmp	r3, r0
 8011f0c:	d9f5      	bls.n	8011efa <memmove+0xa>
 8011f0e:	1881      	adds	r1, r0, r2
 8011f10:	1ad2      	subs	r2, r2, r3
 8011f12:	42d3      	cmn	r3, r2
 8011f14:	d100      	bne.n	8011f18 <memmove+0x28>
 8011f16:	bd10      	pop	{r4, pc}
 8011f18:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011f1c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011f20:	e7f7      	b.n	8011f12 <memmove+0x22>

08011f22 <__malloc_lock>:
 8011f22:	4770      	bx	lr

08011f24 <__malloc_unlock>:
 8011f24:	4770      	bx	lr

08011f26 <_realloc_r>:
 8011f26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f28:	4607      	mov	r7, r0
 8011f2a:	4614      	mov	r4, r2
 8011f2c:	460e      	mov	r6, r1
 8011f2e:	b921      	cbnz	r1, 8011f3a <_realloc_r+0x14>
 8011f30:	4611      	mov	r1, r2
 8011f32:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011f36:	f7ff bbf1 	b.w	801171c <_malloc_r>
 8011f3a:	b922      	cbnz	r2, 8011f46 <_realloc_r+0x20>
 8011f3c:	f7ff fba0 	bl	8011680 <_free_r>
 8011f40:	4625      	mov	r5, r4
 8011f42:	4628      	mov	r0, r5
 8011f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f46:	f000 f827 	bl	8011f98 <_malloc_usable_size_r>
 8011f4a:	42a0      	cmp	r0, r4
 8011f4c:	d20f      	bcs.n	8011f6e <_realloc_r+0x48>
 8011f4e:	4621      	mov	r1, r4
 8011f50:	4638      	mov	r0, r7
 8011f52:	f7ff fbe3 	bl	801171c <_malloc_r>
 8011f56:	4605      	mov	r5, r0
 8011f58:	2800      	cmp	r0, #0
 8011f5a:	d0f2      	beq.n	8011f42 <_realloc_r+0x1c>
 8011f5c:	4631      	mov	r1, r6
 8011f5e:	4622      	mov	r2, r4
 8011f60:	f7fb fcda 	bl	800d918 <memcpy>
 8011f64:	4631      	mov	r1, r6
 8011f66:	4638      	mov	r0, r7
 8011f68:	f7ff fb8a 	bl	8011680 <_free_r>
 8011f6c:	e7e9      	b.n	8011f42 <_realloc_r+0x1c>
 8011f6e:	4635      	mov	r5, r6
 8011f70:	e7e7      	b.n	8011f42 <_realloc_r+0x1c>
	...

08011f74 <_read_r>:
 8011f74:	b538      	push	{r3, r4, r5, lr}
 8011f76:	4c07      	ldr	r4, [pc, #28]	; (8011f94 <_read_r+0x20>)
 8011f78:	4605      	mov	r5, r0
 8011f7a:	4608      	mov	r0, r1
 8011f7c:	4611      	mov	r1, r2
 8011f7e:	2200      	movs	r2, #0
 8011f80:	6022      	str	r2, [r4, #0]
 8011f82:	461a      	mov	r2, r3
 8011f84:	f7f2 f980 	bl	8004288 <_read>
 8011f88:	1c43      	adds	r3, r0, #1
 8011f8a:	d102      	bne.n	8011f92 <_read_r+0x1e>
 8011f8c:	6823      	ldr	r3, [r4, #0]
 8011f8e:	b103      	cbz	r3, 8011f92 <_read_r+0x1e>
 8011f90:	602b      	str	r3, [r5, #0]
 8011f92:	bd38      	pop	{r3, r4, r5, pc}
 8011f94:	20004590 	.word	0x20004590

08011f98 <_malloc_usable_size_r>:
 8011f98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011f9c:	1f18      	subs	r0, r3, #4
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	bfbc      	itt	lt
 8011fa2:	580b      	ldrlt	r3, [r1, r0]
 8011fa4:	18c0      	addlt	r0, r0, r3
 8011fa6:	4770      	bx	lr

08011fa8 <cos>:
 8011fa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011faa:	ec51 0b10 	vmov	r0, r1, d0
 8011fae:	4a1e      	ldr	r2, [pc, #120]	; (8012028 <cos+0x80>)
 8011fb0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011fb4:	4293      	cmp	r3, r2
 8011fb6:	dc06      	bgt.n	8011fc6 <cos+0x1e>
 8011fb8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8012020 <cos+0x78>
 8011fbc:	f000 fb80 	bl	80126c0 <__kernel_cos>
 8011fc0:	ec51 0b10 	vmov	r0, r1, d0
 8011fc4:	e007      	b.n	8011fd6 <cos+0x2e>
 8011fc6:	4a19      	ldr	r2, [pc, #100]	; (801202c <cos+0x84>)
 8011fc8:	4293      	cmp	r3, r2
 8011fca:	dd09      	ble.n	8011fe0 <cos+0x38>
 8011fcc:	ee10 2a10 	vmov	r2, s0
 8011fd0:	460b      	mov	r3, r1
 8011fd2:	f7ee f981 	bl	80002d8 <__aeabi_dsub>
 8011fd6:	ec41 0b10 	vmov	d0, r0, r1
 8011fda:	b005      	add	sp, #20
 8011fdc:	f85d fb04 	ldr.w	pc, [sp], #4
 8011fe0:	4668      	mov	r0, sp
 8011fe2:	f000 f8c9 	bl	8012178 <__ieee754_rem_pio2>
 8011fe6:	f000 0003 	and.w	r0, r0, #3
 8011fea:	2801      	cmp	r0, #1
 8011fec:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011ff0:	ed9d 0b00 	vldr	d0, [sp]
 8011ff4:	d007      	beq.n	8012006 <cos+0x5e>
 8011ff6:	2802      	cmp	r0, #2
 8011ff8:	d00e      	beq.n	8012018 <cos+0x70>
 8011ffa:	2800      	cmp	r0, #0
 8011ffc:	d0de      	beq.n	8011fbc <cos+0x14>
 8011ffe:	2001      	movs	r0, #1
 8012000:	f000 ff66 	bl	8012ed0 <__kernel_sin>
 8012004:	e7dc      	b.n	8011fc0 <cos+0x18>
 8012006:	f000 ff63 	bl	8012ed0 <__kernel_sin>
 801200a:	ec53 2b10 	vmov	r2, r3, d0
 801200e:	ee10 0a10 	vmov	r0, s0
 8012012:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012016:	e7de      	b.n	8011fd6 <cos+0x2e>
 8012018:	f000 fb52 	bl	80126c0 <__kernel_cos>
 801201c:	e7f5      	b.n	801200a <cos+0x62>
 801201e:	bf00      	nop
	...
 8012028:	3fe921fb 	.word	0x3fe921fb
 801202c:	7fefffff 	.word	0x7fefffff

08012030 <sin>:
 8012030:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012032:	ec51 0b10 	vmov	r0, r1, d0
 8012036:	4a20      	ldr	r2, [pc, #128]	; (80120b8 <sin+0x88>)
 8012038:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801203c:	4293      	cmp	r3, r2
 801203e:	dc07      	bgt.n	8012050 <sin+0x20>
 8012040:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80120b0 <sin+0x80>
 8012044:	2000      	movs	r0, #0
 8012046:	f000 ff43 	bl	8012ed0 <__kernel_sin>
 801204a:	ec51 0b10 	vmov	r0, r1, d0
 801204e:	e007      	b.n	8012060 <sin+0x30>
 8012050:	4a1a      	ldr	r2, [pc, #104]	; (80120bc <sin+0x8c>)
 8012052:	4293      	cmp	r3, r2
 8012054:	dd09      	ble.n	801206a <sin+0x3a>
 8012056:	ee10 2a10 	vmov	r2, s0
 801205a:	460b      	mov	r3, r1
 801205c:	f7ee f93c 	bl	80002d8 <__aeabi_dsub>
 8012060:	ec41 0b10 	vmov	d0, r0, r1
 8012064:	b005      	add	sp, #20
 8012066:	f85d fb04 	ldr.w	pc, [sp], #4
 801206a:	4668      	mov	r0, sp
 801206c:	f000 f884 	bl	8012178 <__ieee754_rem_pio2>
 8012070:	f000 0003 	and.w	r0, r0, #3
 8012074:	2801      	cmp	r0, #1
 8012076:	ed9d 1b02 	vldr	d1, [sp, #8]
 801207a:	ed9d 0b00 	vldr	d0, [sp]
 801207e:	d004      	beq.n	801208a <sin+0x5a>
 8012080:	2802      	cmp	r0, #2
 8012082:	d005      	beq.n	8012090 <sin+0x60>
 8012084:	b970      	cbnz	r0, 80120a4 <sin+0x74>
 8012086:	2001      	movs	r0, #1
 8012088:	e7dd      	b.n	8012046 <sin+0x16>
 801208a:	f000 fb19 	bl	80126c0 <__kernel_cos>
 801208e:	e7dc      	b.n	801204a <sin+0x1a>
 8012090:	2001      	movs	r0, #1
 8012092:	f000 ff1d 	bl	8012ed0 <__kernel_sin>
 8012096:	ec53 2b10 	vmov	r2, r3, d0
 801209a:	ee10 0a10 	vmov	r0, s0
 801209e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80120a2:	e7dd      	b.n	8012060 <sin+0x30>
 80120a4:	f000 fb0c 	bl	80126c0 <__kernel_cos>
 80120a8:	e7f5      	b.n	8012096 <sin+0x66>
 80120aa:	bf00      	nop
 80120ac:	f3af 8000 	nop.w
	...
 80120b8:	3fe921fb 	.word	0x3fe921fb
 80120bc:	7fefffff 	.word	0x7fefffff

080120c0 <sqrt>:
 80120c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80120c4:	ed2d 8b02 	vpush	{d8}
 80120c8:	b08b      	sub	sp, #44	; 0x2c
 80120ca:	ec55 4b10 	vmov	r4, r5, d0
 80120ce:	f000 fa45 	bl	801255c <__ieee754_sqrt>
 80120d2:	4b26      	ldr	r3, [pc, #152]	; (801216c <sqrt+0xac>)
 80120d4:	eeb0 8a40 	vmov.f32	s16, s0
 80120d8:	eef0 8a60 	vmov.f32	s17, s1
 80120dc:	f993 6000 	ldrsb.w	r6, [r3]
 80120e0:	1c73      	adds	r3, r6, #1
 80120e2:	d02a      	beq.n	801213a <sqrt+0x7a>
 80120e4:	4622      	mov	r2, r4
 80120e6:	462b      	mov	r3, r5
 80120e8:	4620      	mov	r0, r4
 80120ea:	4629      	mov	r1, r5
 80120ec:	f7ee fd46 	bl	8000b7c <__aeabi_dcmpun>
 80120f0:	4607      	mov	r7, r0
 80120f2:	bb10      	cbnz	r0, 801213a <sqrt+0x7a>
 80120f4:	f04f 0800 	mov.w	r8, #0
 80120f8:	f04f 0900 	mov.w	r9, #0
 80120fc:	4642      	mov	r2, r8
 80120fe:	464b      	mov	r3, r9
 8012100:	4620      	mov	r0, r4
 8012102:	4629      	mov	r1, r5
 8012104:	f7ee fd12 	bl	8000b2c <__aeabi_dcmplt>
 8012108:	b1b8      	cbz	r0, 801213a <sqrt+0x7a>
 801210a:	2301      	movs	r3, #1
 801210c:	9300      	str	r3, [sp, #0]
 801210e:	4b18      	ldr	r3, [pc, #96]	; (8012170 <sqrt+0xb0>)
 8012110:	9301      	str	r3, [sp, #4]
 8012112:	9708      	str	r7, [sp, #32]
 8012114:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8012118:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801211c:	b9b6      	cbnz	r6, 801214c <sqrt+0x8c>
 801211e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8012122:	4668      	mov	r0, sp
 8012124:	f001 f81c 	bl	8013160 <matherr>
 8012128:	b1d0      	cbz	r0, 8012160 <sqrt+0xa0>
 801212a:	9b08      	ldr	r3, [sp, #32]
 801212c:	b11b      	cbz	r3, 8012136 <sqrt+0x76>
 801212e:	f7fb fbc9 	bl	800d8c4 <__errno>
 8012132:	9b08      	ldr	r3, [sp, #32]
 8012134:	6003      	str	r3, [r0, #0]
 8012136:	ed9d 8b06 	vldr	d8, [sp, #24]
 801213a:	eeb0 0a48 	vmov.f32	s0, s16
 801213e:	eef0 0a68 	vmov.f32	s1, s17
 8012142:	b00b      	add	sp, #44	; 0x2c
 8012144:	ecbd 8b02 	vpop	{d8}
 8012148:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801214c:	4642      	mov	r2, r8
 801214e:	464b      	mov	r3, r9
 8012150:	4640      	mov	r0, r8
 8012152:	4649      	mov	r1, r9
 8012154:	f7ee fba2 	bl	800089c <__aeabi_ddiv>
 8012158:	2e02      	cmp	r6, #2
 801215a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801215e:	d1e0      	bne.n	8012122 <sqrt+0x62>
 8012160:	f7fb fbb0 	bl	800d8c4 <__errno>
 8012164:	2321      	movs	r3, #33	; 0x21
 8012166:	6003      	str	r3, [r0, #0]
 8012168:	e7df      	b.n	801212a <sqrt+0x6a>
 801216a:	bf00      	nop
 801216c:	200001f0 	.word	0x200001f0
 8012170:	080151ae 	.word	0x080151ae
 8012174:	00000000 	.word	0x00000000

08012178 <__ieee754_rem_pio2>:
 8012178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801217c:	ec57 6b10 	vmov	r6, r7, d0
 8012180:	4bc3      	ldr	r3, [pc, #780]	; (8012490 <__ieee754_rem_pio2+0x318>)
 8012182:	b08d      	sub	sp, #52	; 0x34
 8012184:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8012188:	4598      	cmp	r8, r3
 801218a:	4604      	mov	r4, r0
 801218c:	9704      	str	r7, [sp, #16]
 801218e:	dc07      	bgt.n	80121a0 <__ieee754_rem_pio2+0x28>
 8012190:	2200      	movs	r2, #0
 8012192:	2300      	movs	r3, #0
 8012194:	ed84 0b00 	vstr	d0, [r4]
 8012198:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801219c:	2500      	movs	r5, #0
 801219e:	e027      	b.n	80121f0 <__ieee754_rem_pio2+0x78>
 80121a0:	4bbc      	ldr	r3, [pc, #752]	; (8012494 <__ieee754_rem_pio2+0x31c>)
 80121a2:	4598      	cmp	r8, r3
 80121a4:	dc75      	bgt.n	8012292 <__ieee754_rem_pio2+0x11a>
 80121a6:	9b04      	ldr	r3, [sp, #16]
 80121a8:	4dbb      	ldr	r5, [pc, #748]	; (8012498 <__ieee754_rem_pio2+0x320>)
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	ee10 0a10 	vmov	r0, s0
 80121b0:	a3a9      	add	r3, pc, #676	; (adr r3, 8012458 <__ieee754_rem_pio2+0x2e0>)
 80121b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121b6:	4639      	mov	r1, r7
 80121b8:	dd36      	ble.n	8012228 <__ieee754_rem_pio2+0xb0>
 80121ba:	f7ee f88d 	bl	80002d8 <__aeabi_dsub>
 80121be:	45a8      	cmp	r8, r5
 80121c0:	4606      	mov	r6, r0
 80121c2:	460f      	mov	r7, r1
 80121c4:	d018      	beq.n	80121f8 <__ieee754_rem_pio2+0x80>
 80121c6:	a3a6      	add	r3, pc, #664	; (adr r3, 8012460 <__ieee754_rem_pio2+0x2e8>)
 80121c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121cc:	f7ee f884 	bl	80002d8 <__aeabi_dsub>
 80121d0:	4602      	mov	r2, r0
 80121d2:	460b      	mov	r3, r1
 80121d4:	e9c4 2300 	strd	r2, r3, [r4]
 80121d8:	4630      	mov	r0, r6
 80121da:	4639      	mov	r1, r7
 80121dc:	f7ee f87c 	bl	80002d8 <__aeabi_dsub>
 80121e0:	a39f      	add	r3, pc, #636	; (adr r3, 8012460 <__ieee754_rem_pio2+0x2e8>)
 80121e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121e6:	f7ee f877 	bl	80002d8 <__aeabi_dsub>
 80121ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80121ee:	2501      	movs	r5, #1
 80121f0:	4628      	mov	r0, r5
 80121f2:	b00d      	add	sp, #52	; 0x34
 80121f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121f8:	a39b      	add	r3, pc, #620	; (adr r3, 8012468 <__ieee754_rem_pio2+0x2f0>)
 80121fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121fe:	f7ee f86b 	bl	80002d8 <__aeabi_dsub>
 8012202:	a39b      	add	r3, pc, #620	; (adr r3, 8012470 <__ieee754_rem_pio2+0x2f8>)
 8012204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012208:	4606      	mov	r6, r0
 801220a:	460f      	mov	r7, r1
 801220c:	f7ee f864 	bl	80002d8 <__aeabi_dsub>
 8012210:	4602      	mov	r2, r0
 8012212:	460b      	mov	r3, r1
 8012214:	e9c4 2300 	strd	r2, r3, [r4]
 8012218:	4630      	mov	r0, r6
 801221a:	4639      	mov	r1, r7
 801221c:	f7ee f85c 	bl	80002d8 <__aeabi_dsub>
 8012220:	a393      	add	r3, pc, #588	; (adr r3, 8012470 <__ieee754_rem_pio2+0x2f8>)
 8012222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012226:	e7de      	b.n	80121e6 <__ieee754_rem_pio2+0x6e>
 8012228:	f7ee f858 	bl	80002dc <__adddf3>
 801222c:	45a8      	cmp	r8, r5
 801222e:	4606      	mov	r6, r0
 8012230:	460f      	mov	r7, r1
 8012232:	d016      	beq.n	8012262 <__ieee754_rem_pio2+0xea>
 8012234:	a38a      	add	r3, pc, #552	; (adr r3, 8012460 <__ieee754_rem_pio2+0x2e8>)
 8012236:	e9d3 2300 	ldrd	r2, r3, [r3]
 801223a:	f7ee f84f 	bl	80002dc <__adddf3>
 801223e:	4602      	mov	r2, r0
 8012240:	460b      	mov	r3, r1
 8012242:	e9c4 2300 	strd	r2, r3, [r4]
 8012246:	4630      	mov	r0, r6
 8012248:	4639      	mov	r1, r7
 801224a:	f7ee f845 	bl	80002d8 <__aeabi_dsub>
 801224e:	a384      	add	r3, pc, #528	; (adr r3, 8012460 <__ieee754_rem_pio2+0x2e8>)
 8012250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012254:	f7ee f842 	bl	80002dc <__adddf3>
 8012258:	f04f 35ff 	mov.w	r5, #4294967295
 801225c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012260:	e7c6      	b.n	80121f0 <__ieee754_rem_pio2+0x78>
 8012262:	a381      	add	r3, pc, #516	; (adr r3, 8012468 <__ieee754_rem_pio2+0x2f0>)
 8012264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012268:	f7ee f838 	bl	80002dc <__adddf3>
 801226c:	a380      	add	r3, pc, #512	; (adr r3, 8012470 <__ieee754_rem_pio2+0x2f8>)
 801226e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012272:	4606      	mov	r6, r0
 8012274:	460f      	mov	r7, r1
 8012276:	f7ee f831 	bl	80002dc <__adddf3>
 801227a:	4602      	mov	r2, r0
 801227c:	460b      	mov	r3, r1
 801227e:	e9c4 2300 	strd	r2, r3, [r4]
 8012282:	4630      	mov	r0, r6
 8012284:	4639      	mov	r1, r7
 8012286:	f7ee f827 	bl	80002d8 <__aeabi_dsub>
 801228a:	a379      	add	r3, pc, #484	; (adr r3, 8012470 <__ieee754_rem_pio2+0x2f8>)
 801228c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012290:	e7e0      	b.n	8012254 <__ieee754_rem_pio2+0xdc>
 8012292:	4b82      	ldr	r3, [pc, #520]	; (801249c <__ieee754_rem_pio2+0x324>)
 8012294:	4598      	cmp	r8, r3
 8012296:	f300 80d0 	bgt.w	801243a <__ieee754_rem_pio2+0x2c2>
 801229a:	f000 fed3 	bl	8013044 <fabs>
 801229e:	ec57 6b10 	vmov	r6, r7, d0
 80122a2:	ee10 0a10 	vmov	r0, s0
 80122a6:	a374      	add	r3, pc, #464	; (adr r3, 8012478 <__ieee754_rem_pio2+0x300>)
 80122a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122ac:	4639      	mov	r1, r7
 80122ae:	f7ee f9cb 	bl	8000648 <__aeabi_dmul>
 80122b2:	2200      	movs	r2, #0
 80122b4:	4b7a      	ldr	r3, [pc, #488]	; (80124a0 <__ieee754_rem_pio2+0x328>)
 80122b6:	f7ee f811 	bl	80002dc <__adddf3>
 80122ba:	f7ee fc75 	bl	8000ba8 <__aeabi_d2iz>
 80122be:	4605      	mov	r5, r0
 80122c0:	f7ee f958 	bl	8000574 <__aeabi_i2d>
 80122c4:	a364      	add	r3, pc, #400	; (adr r3, 8012458 <__ieee754_rem_pio2+0x2e0>)
 80122c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80122ce:	f7ee f9bb 	bl	8000648 <__aeabi_dmul>
 80122d2:	4602      	mov	r2, r0
 80122d4:	460b      	mov	r3, r1
 80122d6:	4630      	mov	r0, r6
 80122d8:	4639      	mov	r1, r7
 80122da:	f7ed fffd 	bl	80002d8 <__aeabi_dsub>
 80122de:	a360      	add	r3, pc, #384	; (adr r3, 8012460 <__ieee754_rem_pio2+0x2e8>)
 80122e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122e4:	4682      	mov	sl, r0
 80122e6:	468b      	mov	fp, r1
 80122e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80122ec:	f7ee f9ac 	bl	8000648 <__aeabi_dmul>
 80122f0:	2d1f      	cmp	r5, #31
 80122f2:	4606      	mov	r6, r0
 80122f4:	460f      	mov	r7, r1
 80122f6:	dc0c      	bgt.n	8012312 <__ieee754_rem_pio2+0x19a>
 80122f8:	1e6a      	subs	r2, r5, #1
 80122fa:	4b6a      	ldr	r3, [pc, #424]	; (80124a4 <__ieee754_rem_pio2+0x32c>)
 80122fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012300:	4543      	cmp	r3, r8
 8012302:	d006      	beq.n	8012312 <__ieee754_rem_pio2+0x19a>
 8012304:	4632      	mov	r2, r6
 8012306:	463b      	mov	r3, r7
 8012308:	4650      	mov	r0, sl
 801230a:	4659      	mov	r1, fp
 801230c:	f7ed ffe4 	bl	80002d8 <__aeabi_dsub>
 8012310:	e00e      	b.n	8012330 <__ieee754_rem_pio2+0x1b8>
 8012312:	4632      	mov	r2, r6
 8012314:	463b      	mov	r3, r7
 8012316:	4650      	mov	r0, sl
 8012318:	4659      	mov	r1, fp
 801231a:	f7ed ffdd 	bl	80002d8 <__aeabi_dsub>
 801231e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8012322:	9305      	str	r3, [sp, #20]
 8012324:	9a05      	ldr	r2, [sp, #20]
 8012326:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801232a:	1ad3      	subs	r3, r2, r3
 801232c:	2b10      	cmp	r3, #16
 801232e:	dc02      	bgt.n	8012336 <__ieee754_rem_pio2+0x1be>
 8012330:	e9c4 0100 	strd	r0, r1, [r4]
 8012334:	e039      	b.n	80123aa <__ieee754_rem_pio2+0x232>
 8012336:	a34c      	add	r3, pc, #304	; (adr r3, 8012468 <__ieee754_rem_pio2+0x2f0>)
 8012338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801233c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012340:	f7ee f982 	bl	8000648 <__aeabi_dmul>
 8012344:	4606      	mov	r6, r0
 8012346:	460f      	mov	r7, r1
 8012348:	4602      	mov	r2, r0
 801234a:	460b      	mov	r3, r1
 801234c:	4650      	mov	r0, sl
 801234e:	4659      	mov	r1, fp
 8012350:	f7ed ffc2 	bl	80002d8 <__aeabi_dsub>
 8012354:	4602      	mov	r2, r0
 8012356:	460b      	mov	r3, r1
 8012358:	4680      	mov	r8, r0
 801235a:	4689      	mov	r9, r1
 801235c:	4650      	mov	r0, sl
 801235e:	4659      	mov	r1, fp
 8012360:	f7ed ffba 	bl	80002d8 <__aeabi_dsub>
 8012364:	4632      	mov	r2, r6
 8012366:	463b      	mov	r3, r7
 8012368:	f7ed ffb6 	bl	80002d8 <__aeabi_dsub>
 801236c:	a340      	add	r3, pc, #256	; (adr r3, 8012470 <__ieee754_rem_pio2+0x2f8>)
 801236e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012372:	4606      	mov	r6, r0
 8012374:	460f      	mov	r7, r1
 8012376:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801237a:	f7ee f965 	bl	8000648 <__aeabi_dmul>
 801237e:	4632      	mov	r2, r6
 8012380:	463b      	mov	r3, r7
 8012382:	f7ed ffa9 	bl	80002d8 <__aeabi_dsub>
 8012386:	4602      	mov	r2, r0
 8012388:	460b      	mov	r3, r1
 801238a:	4606      	mov	r6, r0
 801238c:	460f      	mov	r7, r1
 801238e:	4640      	mov	r0, r8
 8012390:	4649      	mov	r1, r9
 8012392:	f7ed ffa1 	bl	80002d8 <__aeabi_dsub>
 8012396:	9a05      	ldr	r2, [sp, #20]
 8012398:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801239c:	1ad3      	subs	r3, r2, r3
 801239e:	2b31      	cmp	r3, #49	; 0x31
 80123a0:	dc20      	bgt.n	80123e4 <__ieee754_rem_pio2+0x26c>
 80123a2:	e9c4 0100 	strd	r0, r1, [r4]
 80123a6:	46c2      	mov	sl, r8
 80123a8:	46cb      	mov	fp, r9
 80123aa:	e9d4 8900 	ldrd	r8, r9, [r4]
 80123ae:	4650      	mov	r0, sl
 80123b0:	4642      	mov	r2, r8
 80123b2:	464b      	mov	r3, r9
 80123b4:	4659      	mov	r1, fp
 80123b6:	f7ed ff8f 	bl	80002d8 <__aeabi_dsub>
 80123ba:	463b      	mov	r3, r7
 80123bc:	4632      	mov	r2, r6
 80123be:	f7ed ff8b 	bl	80002d8 <__aeabi_dsub>
 80123c2:	9b04      	ldr	r3, [sp, #16]
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80123ca:	f6bf af11 	bge.w	80121f0 <__ieee754_rem_pio2+0x78>
 80123ce:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80123d2:	6063      	str	r3, [r4, #4]
 80123d4:	f8c4 8000 	str.w	r8, [r4]
 80123d8:	60a0      	str	r0, [r4, #8]
 80123da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80123de:	60e3      	str	r3, [r4, #12]
 80123e0:	426d      	negs	r5, r5
 80123e2:	e705      	b.n	80121f0 <__ieee754_rem_pio2+0x78>
 80123e4:	a326      	add	r3, pc, #152	; (adr r3, 8012480 <__ieee754_rem_pio2+0x308>)
 80123e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80123ee:	f7ee f92b 	bl	8000648 <__aeabi_dmul>
 80123f2:	4606      	mov	r6, r0
 80123f4:	460f      	mov	r7, r1
 80123f6:	4602      	mov	r2, r0
 80123f8:	460b      	mov	r3, r1
 80123fa:	4640      	mov	r0, r8
 80123fc:	4649      	mov	r1, r9
 80123fe:	f7ed ff6b 	bl	80002d8 <__aeabi_dsub>
 8012402:	4602      	mov	r2, r0
 8012404:	460b      	mov	r3, r1
 8012406:	4682      	mov	sl, r0
 8012408:	468b      	mov	fp, r1
 801240a:	4640      	mov	r0, r8
 801240c:	4649      	mov	r1, r9
 801240e:	f7ed ff63 	bl	80002d8 <__aeabi_dsub>
 8012412:	4632      	mov	r2, r6
 8012414:	463b      	mov	r3, r7
 8012416:	f7ed ff5f 	bl	80002d8 <__aeabi_dsub>
 801241a:	a31b      	add	r3, pc, #108	; (adr r3, 8012488 <__ieee754_rem_pio2+0x310>)
 801241c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012420:	4606      	mov	r6, r0
 8012422:	460f      	mov	r7, r1
 8012424:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012428:	f7ee f90e 	bl	8000648 <__aeabi_dmul>
 801242c:	4632      	mov	r2, r6
 801242e:	463b      	mov	r3, r7
 8012430:	f7ed ff52 	bl	80002d8 <__aeabi_dsub>
 8012434:	4606      	mov	r6, r0
 8012436:	460f      	mov	r7, r1
 8012438:	e764      	b.n	8012304 <__ieee754_rem_pio2+0x18c>
 801243a:	4b1b      	ldr	r3, [pc, #108]	; (80124a8 <__ieee754_rem_pio2+0x330>)
 801243c:	4598      	cmp	r8, r3
 801243e:	dd35      	ble.n	80124ac <__ieee754_rem_pio2+0x334>
 8012440:	ee10 2a10 	vmov	r2, s0
 8012444:	463b      	mov	r3, r7
 8012446:	4630      	mov	r0, r6
 8012448:	4639      	mov	r1, r7
 801244a:	f7ed ff45 	bl	80002d8 <__aeabi_dsub>
 801244e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012452:	e9c4 0100 	strd	r0, r1, [r4]
 8012456:	e6a1      	b.n	801219c <__ieee754_rem_pio2+0x24>
 8012458:	54400000 	.word	0x54400000
 801245c:	3ff921fb 	.word	0x3ff921fb
 8012460:	1a626331 	.word	0x1a626331
 8012464:	3dd0b461 	.word	0x3dd0b461
 8012468:	1a600000 	.word	0x1a600000
 801246c:	3dd0b461 	.word	0x3dd0b461
 8012470:	2e037073 	.word	0x2e037073
 8012474:	3ba3198a 	.word	0x3ba3198a
 8012478:	6dc9c883 	.word	0x6dc9c883
 801247c:	3fe45f30 	.word	0x3fe45f30
 8012480:	2e000000 	.word	0x2e000000
 8012484:	3ba3198a 	.word	0x3ba3198a
 8012488:	252049c1 	.word	0x252049c1
 801248c:	397b839a 	.word	0x397b839a
 8012490:	3fe921fb 	.word	0x3fe921fb
 8012494:	4002d97b 	.word	0x4002d97b
 8012498:	3ff921fb 	.word	0x3ff921fb
 801249c:	413921fb 	.word	0x413921fb
 80124a0:	3fe00000 	.word	0x3fe00000
 80124a4:	080151b4 	.word	0x080151b4
 80124a8:	7fefffff 	.word	0x7fefffff
 80124ac:	ea4f 5528 	mov.w	r5, r8, asr #20
 80124b0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80124b4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80124b8:	4630      	mov	r0, r6
 80124ba:	460f      	mov	r7, r1
 80124bc:	f7ee fb74 	bl	8000ba8 <__aeabi_d2iz>
 80124c0:	f7ee f858 	bl	8000574 <__aeabi_i2d>
 80124c4:	4602      	mov	r2, r0
 80124c6:	460b      	mov	r3, r1
 80124c8:	4630      	mov	r0, r6
 80124ca:	4639      	mov	r1, r7
 80124cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80124d0:	f7ed ff02 	bl	80002d8 <__aeabi_dsub>
 80124d4:	2200      	movs	r2, #0
 80124d6:	4b1f      	ldr	r3, [pc, #124]	; (8012554 <__ieee754_rem_pio2+0x3dc>)
 80124d8:	f7ee f8b6 	bl	8000648 <__aeabi_dmul>
 80124dc:	460f      	mov	r7, r1
 80124de:	4606      	mov	r6, r0
 80124e0:	f7ee fb62 	bl	8000ba8 <__aeabi_d2iz>
 80124e4:	f7ee f846 	bl	8000574 <__aeabi_i2d>
 80124e8:	4602      	mov	r2, r0
 80124ea:	460b      	mov	r3, r1
 80124ec:	4630      	mov	r0, r6
 80124ee:	4639      	mov	r1, r7
 80124f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80124f4:	f7ed fef0 	bl	80002d8 <__aeabi_dsub>
 80124f8:	2200      	movs	r2, #0
 80124fa:	4b16      	ldr	r3, [pc, #88]	; (8012554 <__ieee754_rem_pio2+0x3dc>)
 80124fc:	f7ee f8a4 	bl	8000648 <__aeabi_dmul>
 8012500:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8012504:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8012508:	f04f 0803 	mov.w	r8, #3
 801250c:	2600      	movs	r6, #0
 801250e:	2700      	movs	r7, #0
 8012510:	4632      	mov	r2, r6
 8012512:	463b      	mov	r3, r7
 8012514:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8012518:	f108 3aff 	add.w	sl, r8, #4294967295
 801251c:	f7ee fafc 	bl	8000b18 <__aeabi_dcmpeq>
 8012520:	b9b0      	cbnz	r0, 8012550 <__ieee754_rem_pio2+0x3d8>
 8012522:	4b0d      	ldr	r3, [pc, #52]	; (8012558 <__ieee754_rem_pio2+0x3e0>)
 8012524:	9301      	str	r3, [sp, #4]
 8012526:	2302      	movs	r3, #2
 8012528:	9300      	str	r3, [sp, #0]
 801252a:	462a      	mov	r2, r5
 801252c:	4643      	mov	r3, r8
 801252e:	4621      	mov	r1, r4
 8012530:	a806      	add	r0, sp, #24
 8012532:	f000 f98d 	bl	8012850 <__kernel_rem_pio2>
 8012536:	9b04      	ldr	r3, [sp, #16]
 8012538:	2b00      	cmp	r3, #0
 801253a:	4605      	mov	r5, r0
 801253c:	f6bf ae58 	bge.w	80121f0 <__ieee754_rem_pio2+0x78>
 8012540:	6863      	ldr	r3, [r4, #4]
 8012542:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012546:	6063      	str	r3, [r4, #4]
 8012548:	68e3      	ldr	r3, [r4, #12]
 801254a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801254e:	e746      	b.n	80123de <__ieee754_rem_pio2+0x266>
 8012550:	46d0      	mov	r8, sl
 8012552:	e7dd      	b.n	8012510 <__ieee754_rem_pio2+0x398>
 8012554:	41700000 	.word	0x41700000
 8012558:	08015234 	.word	0x08015234

0801255c <__ieee754_sqrt>:
 801255c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012560:	4955      	ldr	r1, [pc, #340]	; (80126b8 <__ieee754_sqrt+0x15c>)
 8012562:	ec55 4b10 	vmov	r4, r5, d0
 8012566:	43a9      	bics	r1, r5
 8012568:	462b      	mov	r3, r5
 801256a:	462a      	mov	r2, r5
 801256c:	d112      	bne.n	8012594 <__ieee754_sqrt+0x38>
 801256e:	ee10 2a10 	vmov	r2, s0
 8012572:	ee10 0a10 	vmov	r0, s0
 8012576:	4629      	mov	r1, r5
 8012578:	f7ee f866 	bl	8000648 <__aeabi_dmul>
 801257c:	4602      	mov	r2, r0
 801257e:	460b      	mov	r3, r1
 8012580:	4620      	mov	r0, r4
 8012582:	4629      	mov	r1, r5
 8012584:	f7ed feaa 	bl	80002dc <__adddf3>
 8012588:	4604      	mov	r4, r0
 801258a:	460d      	mov	r5, r1
 801258c:	ec45 4b10 	vmov	d0, r4, r5
 8012590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012594:	2d00      	cmp	r5, #0
 8012596:	ee10 0a10 	vmov	r0, s0
 801259a:	4621      	mov	r1, r4
 801259c:	dc0f      	bgt.n	80125be <__ieee754_sqrt+0x62>
 801259e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80125a2:	4330      	orrs	r0, r6
 80125a4:	d0f2      	beq.n	801258c <__ieee754_sqrt+0x30>
 80125a6:	b155      	cbz	r5, 80125be <__ieee754_sqrt+0x62>
 80125a8:	ee10 2a10 	vmov	r2, s0
 80125ac:	4620      	mov	r0, r4
 80125ae:	4629      	mov	r1, r5
 80125b0:	f7ed fe92 	bl	80002d8 <__aeabi_dsub>
 80125b4:	4602      	mov	r2, r0
 80125b6:	460b      	mov	r3, r1
 80125b8:	f7ee f970 	bl	800089c <__aeabi_ddiv>
 80125bc:	e7e4      	b.n	8012588 <__ieee754_sqrt+0x2c>
 80125be:	151b      	asrs	r3, r3, #20
 80125c0:	d073      	beq.n	80126aa <__ieee754_sqrt+0x14e>
 80125c2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80125c6:	07dd      	lsls	r5, r3, #31
 80125c8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80125cc:	bf48      	it	mi
 80125ce:	0fc8      	lsrmi	r0, r1, #31
 80125d0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80125d4:	bf44      	itt	mi
 80125d6:	0049      	lslmi	r1, r1, #1
 80125d8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80125dc:	2500      	movs	r5, #0
 80125de:	1058      	asrs	r0, r3, #1
 80125e0:	0fcb      	lsrs	r3, r1, #31
 80125e2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80125e6:	0049      	lsls	r1, r1, #1
 80125e8:	2316      	movs	r3, #22
 80125ea:	462c      	mov	r4, r5
 80125ec:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80125f0:	19a7      	adds	r7, r4, r6
 80125f2:	4297      	cmp	r7, r2
 80125f4:	bfde      	ittt	le
 80125f6:	19bc      	addle	r4, r7, r6
 80125f8:	1bd2      	suble	r2, r2, r7
 80125fa:	19ad      	addle	r5, r5, r6
 80125fc:	0fcf      	lsrs	r7, r1, #31
 80125fe:	3b01      	subs	r3, #1
 8012600:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8012604:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012608:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801260c:	d1f0      	bne.n	80125f0 <__ieee754_sqrt+0x94>
 801260e:	f04f 0c20 	mov.w	ip, #32
 8012612:	469e      	mov	lr, r3
 8012614:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012618:	42a2      	cmp	r2, r4
 801261a:	eb06 070e 	add.w	r7, r6, lr
 801261e:	dc02      	bgt.n	8012626 <__ieee754_sqrt+0xca>
 8012620:	d112      	bne.n	8012648 <__ieee754_sqrt+0xec>
 8012622:	428f      	cmp	r7, r1
 8012624:	d810      	bhi.n	8012648 <__ieee754_sqrt+0xec>
 8012626:	2f00      	cmp	r7, #0
 8012628:	eb07 0e06 	add.w	lr, r7, r6
 801262c:	da42      	bge.n	80126b4 <__ieee754_sqrt+0x158>
 801262e:	f1be 0f00 	cmp.w	lr, #0
 8012632:	db3f      	blt.n	80126b4 <__ieee754_sqrt+0x158>
 8012634:	f104 0801 	add.w	r8, r4, #1
 8012638:	1b12      	subs	r2, r2, r4
 801263a:	428f      	cmp	r7, r1
 801263c:	bf88      	it	hi
 801263e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8012642:	1bc9      	subs	r1, r1, r7
 8012644:	4433      	add	r3, r6
 8012646:	4644      	mov	r4, r8
 8012648:	0052      	lsls	r2, r2, #1
 801264a:	f1bc 0c01 	subs.w	ip, ip, #1
 801264e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8012652:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012656:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801265a:	d1dd      	bne.n	8012618 <__ieee754_sqrt+0xbc>
 801265c:	430a      	orrs	r2, r1
 801265e:	d006      	beq.n	801266e <__ieee754_sqrt+0x112>
 8012660:	1c5c      	adds	r4, r3, #1
 8012662:	bf13      	iteet	ne
 8012664:	3301      	addne	r3, #1
 8012666:	3501      	addeq	r5, #1
 8012668:	4663      	moveq	r3, ip
 801266a:	f023 0301 	bicne.w	r3, r3, #1
 801266e:	106a      	asrs	r2, r5, #1
 8012670:	085b      	lsrs	r3, r3, #1
 8012672:	07e9      	lsls	r1, r5, #31
 8012674:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8012678:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801267c:	bf48      	it	mi
 801267e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8012682:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8012686:	461c      	mov	r4, r3
 8012688:	e780      	b.n	801258c <__ieee754_sqrt+0x30>
 801268a:	0aca      	lsrs	r2, r1, #11
 801268c:	3815      	subs	r0, #21
 801268e:	0549      	lsls	r1, r1, #21
 8012690:	2a00      	cmp	r2, #0
 8012692:	d0fa      	beq.n	801268a <__ieee754_sqrt+0x12e>
 8012694:	02d6      	lsls	r6, r2, #11
 8012696:	d50a      	bpl.n	80126ae <__ieee754_sqrt+0x152>
 8012698:	f1c3 0420 	rsb	r4, r3, #32
 801269c:	fa21 f404 	lsr.w	r4, r1, r4
 80126a0:	1e5d      	subs	r5, r3, #1
 80126a2:	4099      	lsls	r1, r3
 80126a4:	4322      	orrs	r2, r4
 80126a6:	1b43      	subs	r3, r0, r5
 80126a8:	e78b      	b.n	80125c2 <__ieee754_sqrt+0x66>
 80126aa:	4618      	mov	r0, r3
 80126ac:	e7f0      	b.n	8012690 <__ieee754_sqrt+0x134>
 80126ae:	0052      	lsls	r2, r2, #1
 80126b0:	3301      	adds	r3, #1
 80126b2:	e7ef      	b.n	8012694 <__ieee754_sqrt+0x138>
 80126b4:	46a0      	mov	r8, r4
 80126b6:	e7bf      	b.n	8012638 <__ieee754_sqrt+0xdc>
 80126b8:	7ff00000 	.word	0x7ff00000
 80126bc:	00000000 	.word	0x00000000

080126c0 <__kernel_cos>:
 80126c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126c4:	ec59 8b10 	vmov	r8, r9, d0
 80126c8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 80126cc:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80126d0:	ed2d 8b02 	vpush	{d8}
 80126d4:	eeb0 8a41 	vmov.f32	s16, s2
 80126d8:	eef0 8a61 	vmov.f32	s17, s3
 80126dc:	da07      	bge.n	80126ee <__kernel_cos+0x2e>
 80126de:	ee10 0a10 	vmov	r0, s0
 80126e2:	4649      	mov	r1, r9
 80126e4:	f7ee fa60 	bl	8000ba8 <__aeabi_d2iz>
 80126e8:	2800      	cmp	r0, #0
 80126ea:	f000 8089 	beq.w	8012800 <__kernel_cos+0x140>
 80126ee:	4642      	mov	r2, r8
 80126f0:	464b      	mov	r3, r9
 80126f2:	4640      	mov	r0, r8
 80126f4:	4649      	mov	r1, r9
 80126f6:	f7ed ffa7 	bl	8000648 <__aeabi_dmul>
 80126fa:	2200      	movs	r2, #0
 80126fc:	4b4e      	ldr	r3, [pc, #312]	; (8012838 <__kernel_cos+0x178>)
 80126fe:	4604      	mov	r4, r0
 8012700:	460d      	mov	r5, r1
 8012702:	f7ed ffa1 	bl	8000648 <__aeabi_dmul>
 8012706:	a340      	add	r3, pc, #256	; (adr r3, 8012808 <__kernel_cos+0x148>)
 8012708:	e9d3 2300 	ldrd	r2, r3, [r3]
 801270c:	4682      	mov	sl, r0
 801270e:	468b      	mov	fp, r1
 8012710:	4620      	mov	r0, r4
 8012712:	4629      	mov	r1, r5
 8012714:	f7ed ff98 	bl	8000648 <__aeabi_dmul>
 8012718:	a33d      	add	r3, pc, #244	; (adr r3, 8012810 <__kernel_cos+0x150>)
 801271a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801271e:	f7ed fddd 	bl	80002dc <__adddf3>
 8012722:	4622      	mov	r2, r4
 8012724:	462b      	mov	r3, r5
 8012726:	f7ed ff8f 	bl	8000648 <__aeabi_dmul>
 801272a:	a33b      	add	r3, pc, #236	; (adr r3, 8012818 <__kernel_cos+0x158>)
 801272c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012730:	f7ed fdd2 	bl	80002d8 <__aeabi_dsub>
 8012734:	4622      	mov	r2, r4
 8012736:	462b      	mov	r3, r5
 8012738:	f7ed ff86 	bl	8000648 <__aeabi_dmul>
 801273c:	a338      	add	r3, pc, #224	; (adr r3, 8012820 <__kernel_cos+0x160>)
 801273e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012742:	f7ed fdcb 	bl	80002dc <__adddf3>
 8012746:	4622      	mov	r2, r4
 8012748:	462b      	mov	r3, r5
 801274a:	f7ed ff7d 	bl	8000648 <__aeabi_dmul>
 801274e:	a336      	add	r3, pc, #216	; (adr r3, 8012828 <__kernel_cos+0x168>)
 8012750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012754:	f7ed fdc0 	bl	80002d8 <__aeabi_dsub>
 8012758:	4622      	mov	r2, r4
 801275a:	462b      	mov	r3, r5
 801275c:	f7ed ff74 	bl	8000648 <__aeabi_dmul>
 8012760:	a333      	add	r3, pc, #204	; (adr r3, 8012830 <__kernel_cos+0x170>)
 8012762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012766:	f7ed fdb9 	bl	80002dc <__adddf3>
 801276a:	4622      	mov	r2, r4
 801276c:	462b      	mov	r3, r5
 801276e:	f7ed ff6b 	bl	8000648 <__aeabi_dmul>
 8012772:	4622      	mov	r2, r4
 8012774:	462b      	mov	r3, r5
 8012776:	f7ed ff67 	bl	8000648 <__aeabi_dmul>
 801277a:	ec53 2b18 	vmov	r2, r3, d8
 801277e:	4604      	mov	r4, r0
 8012780:	460d      	mov	r5, r1
 8012782:	4640      	mov	r0, r8
 8012784:	4649      	mov	r1, r9
 8012786:	f7ed ff5f 	bl	8000648 <__aeabi_dmul>
 801278a:	460b      	mov	r3, r1
 801278c:	4602      	mov	r2, r0
 801278e:	4629      	mov	r1, r5
 8012790:	4620      	mov	r0, r4
 8012792:	f7ed fda1 	bl	80002d8 <__aeabi_dsub>
 8012796:	4b29      	ldr	r3, [pc, #164]	; (801283c <__kernel_cos+0x17c>)
 8012798:	429e      	cmp	r6, r3
 801279a:	4680      	mov	r8, r0
 801279c:	4689      	mov	r9, r1
 801279e:	dc11      	bgt.n	80127c4 <__kernel_cos+0x104>
 80127a0:	4602      	mov	r2, r0
 80127a2:	460b      	mov	r3, r1
 80127a4:	4650      	mov	r0, sl
 80127a6:	4659      	mov	r1, fp
 80127a8:	f7ed fd96 	bl	80002d8 <__aeabi_dsub>
 80127ac:	460b      	mov	r3, r1
 80127ae:	4924      	ldr	r1, [pc, #144]	; (8012840 <__kernel_cos+0x180>)
 80127b0:	4602      	mov	r2, r0
 80127b2:	2000      	movs	r0, #0
 80127b4:	f7ed fd90 	bl	80002d8 <__aeabi_dsub>
 80127b8:	ecbd 8b02 	vpop	{d8}
 80127bc:	ec41 0b10 	vmov	d0, r0, r1
 80127c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127c4:	4b1f      	ldr	r3, [pc, #124]	; (8012844 <__kernel_cos+0x184>)
 80127c6:	491e      	ldr	r1, [pc, #120]	; (8012840 <__kernel_cos+0x180>)
 80127c8:	429e      	cmp	r6, r3
 80127ca:	bfcc      	ite	gt
 80127cc:	4d1e      	ldrgt	r5, [pc, #120]	; (8012848 <__kernel_cos+0x188>)
 80127ce:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80127d2:	2400      	movs	r4, #0
 80127d4:	4622      	mov	r2, r4
 80127d6:	462b      	mov	r3, r5
 80127d8:	2000      	movs	r0, #0
 80127da:	f7ed fd7d 	bl	80002d8 <__aeabi_dsub>
 80127de:	4622      	mov	r2, r4
 80127e0:	4606      	mov	r6, r0
 80127e2:	460f      	mov	r7, r1
 80127e4:	462b      	mov	r3, r5
 80127e6:	4650      	mov	r0, sl
 80127e8:	4659      	mov	r1, fp
 80127ea:	f7ed fd75 	bl	80002d8 <__aeabi_dsub>
 80127ee:	4642      	mov	r2, r8
 80127f0:	464b      	mov	r3, r9
 80127f2:	f7ed fd71 	bl	80002d8 <__aeabi_dsub>
 80127f6:	4602      	mov	r2, r0
 80127f8:	460b      	mov	r3, r1
 80127fa:	4630      	mov	r0, r6
 80127fc:	4639      	mov	r1, r7
 80127fe:	e7d9      	b.n	80127b4 <__kernel_cos+0xf4>
 8012800:	2000      	movs	r0, #0
 8012802:	490f      	ldr	r1, [pc, #60]	; (8012840 <__kernel_cos+0x180>)
 8012804:	e7d8      	b.n	80127b8 <__kernel_cos+0xf8>
 8012806:	bf00      	nop
 8012808:	be8838d4 	.word	0xbe8838d4
 801280c:	bda8fae9 	.word	0xbda8fae9
 8012810:	bdb4b1c4 	.word	0xbdb4b1c4
 8012814:	3e21ee9e 	.word	0x3e21ee9e
 8012818:	809c52ad 	.word	0x809c52ad
 801281c:	3e927e4f 	.word	0x3e927e4f
 8012820:	19cb1590 	.word	0x19cb1590
 8012824:	3efa01a0 	.word	0x3efa01a0
 8012828:	16c15177 	.word	0x16c15177
 801282c:	3f56c16c 	.word	0x3f56c16c
 8012830:	5555554c 	.word	0x5555554c
 8012834:	3fa55555 	.word	0x3fa55555
 8012838:	3fe00000 	.word	0x3fe00000
 801283c:	3fd33332 	.word	0x3fd33332
 8012840:	3ff00000 	.word	0x3ff00000
 8012844:	3fe90000 	.word	0x3fe90000
 8012848:	3fd20000 	.word	0x3fd20000
 801284c:	00000000 	.word	0x00000000

08012850 <__kernel_rem_pio2>:
 8012850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012854:	ed2d 8b02 	vpush	{d8}
 8012858:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801285c:	1ed4      	subs	r4, r2, #3
 801285e:	9308      	str	r3, [sp, #32]
 8012860:	9101      	str	r1, [sp, #4]
 8012862:	4bc5      	ldr	r3, [pc, #788]	; (8012b78 <__kernel_rem_pio2+0x328>)
 8012864:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8012866:	9009      	str	r0, [sp, #36]	; 0x24
 8012868:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801286c:	9304      	str	r3, [sp, #16]
 801286e:	9b08      	ldr	r3, [sp, #32]
 8012870:	3b01      	subs	r3, #1
 8012872:	9307      	str	r3, [sp, #28]
 8012874:	2318      	movs	r3, #24
 8012876:	fb94 f4f3 	sdiv	r4, r4, r3
 801287a:	f06f 0317 	mvn.w	r3, #23
 801287e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8012882:	fb04 3303 	mla	r3, r4, r3, r3
 8012886:	eb03 0a02 	add.w	sl, r3, r2
 801288a:	9b04      	ldr	r3, [sp, #16]
 801288c:	9a07      	ldr	r2, [sp, #28]
 801288e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012b68 <__kernel_rem_pio2+0x318>
 8012892:	eb03 0802 	add.w	r8, r3, r2
 8012896:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012898:	1aa7      	subs	r7, r4, r2
 801289a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801289e:	ae22      	add	r6, sp, #136	; 0x88
 80128a0:	2500      	movs	r5, #0
 80128a2:	4545      	cmp	r5, r8
 80128a4:	dd13      	ble.n	80128ce <__kernel_rem_pio2+0x7e>
 80128a6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012b68 <__kernel_rem_pio2+0x318>
 80128aa:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80128ae:	2600      	movs	r6, #0
 80128b0:	9b04      	ldr	r3, [sp, #16]
 80128b2:	429e      	cmp	r6, r3
 80128b4:	dc32      	bgt.n	801291c <__kernel_rem_pio2+0xcc>
 80128b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80128b8:	9302      	str	r3, [sp, #8]
 80128ba:	9b08      	ldr	r3, [sp, #32]
 80128bc:	199d      	adds	r5, r3, r6
 80128be:	ab22      	add	r3, sp, #136	; 0x88
 80128c0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80128c4:	9306      	str	r3, [sp, #24]
 80128c6:	ec59 8b18 	vmov	r8, r9, d8
 80128ca:	2700      	movs	r7, #0
 80128cc:	e01f      	b.n	801290e <__kernel_rem_pio2+0xbe>
 80128ce:	42ef      	cmn	r7, r5
 80128d0:	d407      	bmi.n	80128e2 <__kernel_rem_pio2+0x92>
 80128d2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80128d6:	f7ed fe4d 	bl	8000574 <__aeabi_i2d>
 80128da:	e8e6 0102 	strd	r0, r1, [r6], #8
 80128de:	3501      	adds	r5, #1
 80128e0:	e7df      	b.n	80128a2 <__kernel_rem_pio2+0x52>
 80128e2:	ec51 0b18 	vmov	r0, r1, d8
 80128e6:	e7f8      	b.n	80128da <__kernel_rem_pio2+0x8a>
 80128e8:	9906      	ldr	r1, [sp, #24]
 80128ea:	9d02      	ldr	r5, [sp, #8]
 80128ec:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80128f0:	9106      	str	r1, [sp, #24]
 80128f2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80128f6:	9502      	str	r5, [sp, #8]
 80128f8:	f7ed fea6 	bl	8000648 <__aeabi_dmul>
 80128fc:	4602      	mov	r2, r0
 80128fe:	460b      	mov	r3, r1
 8012900:	4640      	mov	r0, r8
 8012902:	4649      	mov	r1, r9
 8012904:	f7ed fcea 	bl	80002dc <__adddf3>
 8012908:	3701      	adds	r7, #1
 801290a:	4680      	mov	r8, r0
 801290c:	4689      	mov	r9, r1
 801290e:	9b07      	ldr	r3, [sp, #28]
 8012910:	429f      	cmp	r7, r3
 8012912:	dde9      	ble.n	80128e8 <__kernel_rem_pio2+0x98>
 8012914:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012918:	3601      	adds	r6, #1
 801291a:	e7c9      	b.n	80128b0 <__kernel_rem_pio2+0x60>
 801291c:	9b04      	ldr	r3, [sp, #16]
 801291e:	aa0e      	add	r2, sp, #56	; 0x38
 8012920:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012924:	930c      	str	r3, [sp, #48]	; 0x30
 8012926:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012928:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801292c:	9c04      	ldr	r4, [sp, #16]
 801292e:	930b      	str	r3, [sp, #44]	; 0x2c
 8012930:	ab9a      	add	r3, sp, #616	; 0x268
 8012932:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8012936:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801293a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801293e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8012942:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8012946:	ab9a      	add	r3, sp, #616	; 0x268
 8012948:	445b      	add	r3, fp
 801294a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 801294e:	2500      	movs	r5, #0
 8012950:	1b63      	subs	r3, r4, r5
 8012952:	2b00      	cmp	r3, #0
 8012954:	dc78      	bgt.n	8012a48 <__kernel_rem_pio2+0x1f8>
 8012956:	4650      	mov	r0, sl
 8012958:	ec49 8b10 	vmov	d0, r8, r9
 801295c:	f000 fc04 	bl	8013168 <scalbn>
 8012960:	ec57 6b10 	vmov	r6, r7, d0
 8012964:	2200      	movs	r2, #0
 8012966:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801296a:	ee10 0a10 	vmov	r0, s0
 801296e:	4639      	mov	r1, r7
 8012970:	f7ed fe6a 	bl	8000648 <__aeabi_dmul>
 8012974:	ec41 0b10 	vmov	d0, r0, r1
 8012978:	f000 fb6e 	bl	8013058 <floor>
 801297c:	2200      	movs	r2, #0
 801297e:	ec51 0b10 	vmov	r0, r1, d0
 8012982:	4b7e      	ldr	r3, [pc, #504]	; (8012b7c <__kernel_rem_pio2+0x32c>)
 8012984:	f7ed fe60 	bl	8000648 <__aeabi_dmul>
 8012988:	4602      	mov	r2, r0
 801298a:	460b      	mov	r3, r1
 801298c:	4630      	mov	r0, r6
 801298e:	4639      	mov	r1, r7
 8012990:	f7ed fca2 	bl	80002d8 <__aeabi_dsub>
 8012994:	460f      	mov	r7, r1
 8012996:	4606      	mov	r6, r0
 8012998:	f7ee f906 	bl	8000ba8 <__aeabi_d2iz>
 801299c:	9006      	str	r0, [sp, #24]
 801299e:	f7ed fde9 	bl	8000574 <__aeabi_i2d>
 80129a2:	4602      	mov	r2, r0
 80129a4:	460b      	mov	r3, r1
 80129a6:	4630      	mov	r0, r6
 80129a8:	4639      	mov	r1, r7
 80129aa:	f7ed fc95 	bl	80002d8 <__aeabi_dsub>
 80129ae:	f1ba 0f00 	cmp.w	sl, #0
 80129b2:	4606      	mov	r6, r0
 80129b4:	460f      	mov	r7, r1
 80129b6:	dd6c      	ble.n	8012a92 <__kernel_rem_pio2+0x242>
 80129b8:	1e62      	subs	r2, r4, #1
 80129ba:	ab0e      	add	r3, sp, #56	; 0x38
 80129bc:	f1ca 0118 	rsb	r1, sl, #24
 80129c0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80129c4:	9d06      	ldr	r5, [sp, #24]
 80129c6:	fa40 f301 	asr.w	r3, r0, r1
 80129ca:	441d      	add	r5, r3
 80129cc:	408b      	lsls	r3, r1
 80129ce:	1ac0      	subs	r0, r0, r3
 80129d0:	ab0e      	add	r3, sp, #56	; 0x38
 80129d2:	9506      	str	r5, [sp, #24]
 80129d4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80129d8:	f1ca 0317 	rsb	r3, sl, #23
 80129dc:	fa40 f303 	asr.w	r3, r0, r3
 80129e0:	9302      	str	r3, [sp, #8]
 80129e2:	9b02      	ldr	r3, [sp, #8]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	dd62      	ble.n	8012aae <__kernel_rem_pio2+0x25e>
 80129e8:	9b06      	ldr	r3, [sp, #24]
 80129ea:	2200      	movs	r2, #0
 80129ec:	3301      	adds	r3, #1
 80129ee:	9306      	str	r3, [sp, #24]
 80129f0:	4615      	mov	r5, r2
 80129f2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80129f6:	4294      	cmp	r4, r2
 80129f8:	f300 8095 	bgt.w	8012b26 <__kernel_rem_pio2+0x2d6>
 80129fc:	f1ba 0f00 	cmp.w	sl, #0
 8012a00:	dd07      	ble.n	8012a12 <__kernel_rem_pio2+0x1c2>
 8012a02:	f1ba 0f01 	cmp.w	sl, #1
 8012a06:	f000 80a2 	beq.w	8012b4e <__kernel_rem_pio2+0x2fe>
 8012a0a:	f1ba 0f02 	cmp.w	sl, #2
 8012a0e:	f000 80c1 	beq.w	8012b94 <__kernel_rem_pio2+0x344>
 8012a12:	9b02      	ldr	r3, [sp, #8]
 8012a14:	2b02      	cmp	r3, #2
 8012a16:	d14a      	bne.n	8012aae <__kernel_rem_pio2+0x25e>
 8012a18:	4632      	mov	r2, r6
 8012a1a:	463b      	mov	r3, r7
 8012a1c:	2000      	movs	r0, #0
 8012a1e:	4958      	ldr	r1, [pc, #352]	; (8012b80 <__kernel_rem_pio2+0x330>)
 8012a20:	f7ed fc5a 	bl	80002d8 <__aeabi_dsub>
 8012a24:	4606      	mov	r6, r0
 8012a26:	460f      	mov	r7, r1
 8012a28:	2d00      	cmp	r5, #0
 8012a2a:	d040      	beq.n	8012aae <__kernel_rem_pio2+0x25e>
 8012a2c:	4650      	mov	r0, sl
 8012a2e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012b70 <__kernel_rem_pio2+0x320>
 8012a32:	f000 fb99 	bl	8013168 <scalbn>
 8012a36:	4630      	mov	r0, r6
 8012a38:	4639      	mov	r1, r7
 8012a3a:	ec53 2b10 	vmov	r2, r3, d0
 8012a3e:	f7ed fc4b 	bl	80002d8 <__aeabi_dsub>
 8012a42:	4606      	mov	r6, r0
 8012a44:	460f      	mov	r7, r1
 8012a46:	e032      	b.n	8012aae <__kernel_rem_pio2+0x25e>
 8012a48:	2200      	movs	r2, #0
 8012a4a:	4b4e      	ldr	r3, [pc, #312]	; (8012b84 <__kernel_rem_pio2+0x334>)
 8012a4c:	4640      	mov	r0, r8
 8012a4e:	4649      	mov	r1, r9
 8012a50:	f7ed fdfa 	bl	8000648 <__aeabi_dmul>
 8012a54:	f7ee f8a8 	bl	8000ba8 <__aeabi_d2iz>
 8012a58:	f7ed fd8c 	bl	8000574 <__aeabi_i2d>
 8012a5c:	2200      	movs	r2, #0
 8012a5e:	4b4a      	ldr	r3, [pc, #296]	; (8012b88 <__kernel_rem_pio2+0x338>)
 8012a60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a64:	f7ed fdf0 	bl	8000648 <__aeabi_dmul>
 8012a68:	4602      	mov	r2, r0
 8012a6a:	460b      	mov	r3, r1
 8012a6c:	4640      	mov	r0, r8
 8012a6e:	4649      	mov	r1, r9
 8012a70:	f7ed fc32 	bl	80002d8 <__aeabi_dsub>
 8012a74:	f7ee f898 	bl	8000ba8 <__aeabi_d2iz>
 8012a78:	ab0e      	add	r3, sp, #56	; 0x38
 8012a7a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012a7e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8012a82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012a86:	f7ed fc29 	bl	80002dc <__adddf3>
 8012a8a:	3501      	adds	r5, #1
 8012a8c:	4680      	mov	r8, r0
 8012a8e:	4689      	mov	r9, r1
 8012a90:	e75e      	b.n	8012950 <__kernel_rem_pio2+0x100>
 8012a92:	d105      	bne.n	8012aa0 <__kernel_rem_pio2+0x250>
 8012a94:	1e63      	subs	r3, r4, #1
 8012a96:	aa0e      	add	r2, sp, #56	; 0x38
 8012a98:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012a9c:	15c3      	asrs	r3, r0, #23
 8012a9e:	e79f      	b.n	80129e0 <__kernel_rem_pio2+0x190>
 8012aa0:	2200      	movs	r2, #0
 8012aa2:	4b3a      	ldr	r3, [pc, #232]	; (8012b8c <__kernel_rem_pio2+0x33c>)
 8012aa4:	f7ee f856 	bl	8000b54 <__aeabi_dcmpge>
 8012aa8:	2800      	cmp	r0, #0
 8012aaa:	d139      	bne.n	8012b20 <__kernel_rem_pio2+0x2d0>
 8012aac:	9002      	str	r0, [sp, #8]
 8012aae:	2200      	movs	r2, #0
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	4630      	mov	r0, r6
 8012ab4:	4639      	mov	r1, r7
 8012ab6:	f7ee f82f 	bl	8000b18 <__aeabi_dcmpeq>
 8012aba:	2800      	cmp	r0, #0
 8012abc:	f000 80c7 	beq.w	8012c4e <__kernel_rem_pio2+0x3fe>
 8012ac0:	1e65      	subs	r5, r4, #1
 8012ac2:	462b      	mov	r3, r5
 8012ac4:	2200      	movs	r2, #0
 8012ac6:	9904      	ldr	r1, [sp, #16]
 8012ac8:	428b      	cmp	r3, r1
 8012aca:	da6a      	bge.n	8012ba2 <__kernel_rem_pio2+0x352>
 8012acc:	2a00      	cmp	r2, #0
 8012ace:	f000 8088 	beq.w	8012be2 <__kernel_rem_pio2+0x392>
 8012ad2:	ab0e      	add	r3, sp, #56	; 0x38
 8012ad4:	f1aa 0a18 	sub.w	sl, sl, #24
 8012ad8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	f000 80b4 	beq.w	8012c4a <__kernel_rem_pio2+0x3fa>
 8012ae2:	4650      	mov	r0, sl
 8012ae4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012b70 <__kernel_rem_pio2+0x320>
 8012ae8:	f000 fb3e 	bl	8013168 <scalbn>
 8012aec:	00ec      	lsls	r4, r5, #3
 8012aee:	ab72      	add	r3, sp, #456	; 0x1c8
 8012af0:	191e      	adds	r6, r3, r4
 8012af2:	ec59 8b10 	vmov	r8, r9, d0
 8012af6:	f106 0a08 	add.w	sl, r6, #8
 8012afa:	462f      	mov	r7, r5
 8012afc:	2f00      	cmp	r7, #0
 8012afe:	f280 80df 	bge.w	8012cc0 <__kernel_rem_pio2+0x470>
 8012b02:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012b68 <__kernel_rem_pio2+0x318>
 8012b06:	f04f 0a00 	mov.w	sl, #0
 8012b0a:	eba5 030a 	sub.w	r3, r5, sl
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	f2c0 810a 	blt.w	8012d28 <__kernel_rem_pio2+0x4d8>
 8012b14:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012b90 <__kernel_rem_pio2+0x340>
 8012b18:	ec59 8b18 	vmov	r8, r9, d8
 8012b1c:	2700      	movs	r7, #0
 8012b1e:	e0f5      	b.n	8012d0c <__kernel_rem_pio2+0x4bc>
 8012b20:	2302      	movs	r3, #2
 8012b22:	9302      	str	r3, [sp, #8]
 8012b24:	e760      	b.n	80129e8 <__kernel_rem_pio2+0x198>
 8012b26:	ab0e      	add	r3, sp, #56	; 0x38
 8012b28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b2c:	b94d      	cbnz	r5, 8012b42 <__kernel_rem_pio2+0x2f2>
 8012b2e:	b12b      	cbz	r3, 8012b3c <__kernel_rem_pio2+0x2ec>
 8012b30:	a80e      	add	r0, sp, #56	; 0x38
 8012b32:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012b36:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012b3a:	2301      	movs	r3, #1
 8012b3c:	3201      	adds	r2, #1
 8012b3e:	461d      	mov	r5, r3
 8012b40:	e759      	b.n	80129f6 <__kernel_rem_pio2+0x1a6>
 8012b42:	a80e      	add	r0, sp, #56	; 0x38
 8012b44:	1acb      	subs	r3, r1, r3
 8012b46:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012b4a:	462b      	mov	r3, r5
 8012b4c:	e7f6      	b.n	8012b3c <__kernel_rem_pio2+0x2ec>
 8012b4e:	1e62      	subs	r2, r4, #1
 8012b50:	ab0e      	add	r3, sp, #56	; 0x38
 8012b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b56:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012b5a:	a90e      	add	r1, sp, #56	; 0x38
 8012b5c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012b60:	e757      	b.n	8012a12 <__kernel_rem_pio2+0x1c2>
 8012b62:	bf00      	nop
 8012b64:	f3af 8000 	nop.w
	...
 8012b74:	3ff00000 	.word	0x3ff00000
 8012b78:	08015380 	.word	0x08015380
 8012b7c:	40200000 	.word	0x40200000
 8012b80:	3ff00000 	.word	0x3ff00000
 8012b84:	3e700000 	.word	0x3e700000
 8012b88:	41700000 	.word	0x41700000
 8012b8c:	3fe00000 	.word	0x3fe00000
 8012b90:	08015340 	.word	0x08015340
 8012b94:	1e62      	subs	r2, r4, #1
 8012b96:	ab0e      	add	r3, sp, #56	; 0x38
 8012b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b9c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012ba0:	e7db      	b.n	8012b5a <__kernel_rem_pio2+0x30a>
 8012ba2:	a90e      	add	r1, sp, #56	; 0x38
 8012ba4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012ba8:	3b01      	subs	r3, #1
 8012baa:	430a      	orrs	r2, r1
 8012bac:	e78b      	b.n	8012ac6 <__kernel_rem_pio2+0x276>
 8012bae:	3301      	adds	r3, #1
 8012bb0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012bb4:	2900      	cmp	r1, #0
 8012bb6:	d0fa      	beq.n	8012bae <__kernel_rem_pio2+0x35e>
 8012bb8:	9a08      	ldr	r2, [sp, #32]
 8012bba:	4422      	add	r2, r4
 8012bbc:	00d2      	lsls	r2, r2, #3
 8012bbe:	a922      	add	r1, sp, #136	; 0x88
 8012bc0:	18e3      	adds	r3, r4, r3
 8012bc2:	9206      	str	r2, [sp, #24]
 8012bc4:	440a      	add	r2, r1
 8012bc6:	9302      	str	r3, [sp, #8]
 8012bc8:	f10b 0108 	add.w	r1, fp, #8
 8012bcc:	f102 0308 	add.w	r3, r2, #8
 8012bd0:	1c66      	adds	r6, r4, #1
 8012bd2:	910a      	str	r1, [sp, #40]	; 0x28
 8012bd4:	2500      	movs	r5, #0
 8012bd6:	930d      	str	r3, [sp, #52]	; 0x34
 8012bd8:	9b02      	ldr	r3, [sp, #8]
 8012bda:	42b3      	cmp	r3, r6
 8012bdc:	da04      	bge.n	8012be8 <__kernel_rem_pio2+0x398>
 8012bde:	461c      	mov	r4, r3
 8012be0:	e6a6      	b.n	8012930 <__kernel_rem_pio2+0xe0>
 8012be2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012be4:	2301      	movs	r3, #1
 8012be6:	e7e3      	b.n	8012bb0 <__kernel_rem_pio2+0x360>
 8012be8:	9b06      	ldr	r3, [sp, #24]
 8012bea:	18ef      	adds	r7, r5, r3
 8012bec:	ab22      	add	r3, sp, #136	; 0x88
 8012bee:	441f      	add	r7, r3
 8012bf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012bf2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012bf6:	f7ed fcbd 	bl	8000574 <__aeabi_i2d>
 8012bfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bfc:	461c      	mov	r4, r3
 8012bfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012c00:	e9c7 0100 	strd	r0, r1, [r7]
 8012c04:	eb03 0b05 	add.w	fp, r3, r5
 8012c08:	2700      	movs	r7, #0
 8012c0a:	f04f 0800 	mov.w	r8, #0
 8012c0e:	f04f 0900 	mov.w	r9, #0
 8012c12:	9b07      	ldr	r3, [sp, #28]
 8012c14:	429f      	cmp	r7, r3
 8012c16:	dd08      	ble.n	8012c2a <__kernel_rem_pio2+0x3da>
 8012c18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c1a:	aa72      	add	r2, sp, #456	; 0x1c8
 8012c1c:	18eb      	adds	r3, r5, r3
 8012c1e:	4413      	add	r3, r2
 8012c20:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8012c24:	3601      	adds	r6, #1
 8012c26:	3508      	adds	r5, #8
 8012c28:	e7d6      	b.n	8012bd8 <__kernel_rem_pio2+0x388>
 8012c2a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012c2e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012c32:	f7ed fd09 	bl	8000648 <__aeabi_dmul>
 8012c36:	4602      	mov	r2, r0
 8012c38:	460b      	mov	r3, r1
 8012c3a:	4640      	mov	r0, r8
 8012c3c:	4649      	mov	r1, r9
 8012c3e:	f7ed fb4d 	bl	80002dc <__adddf3>
 8012c42:	3701      	adds	r7, #1
 8012c44:	4680      	mov	r8, r0
 8012c46:	4689      	mov	r9, r1
 8012c48:	e7e3      	b.n	8012c12 <__kernel_rem_pio2+0x3c2>
 8012c4a:	3d01      	subs	r5, #1
 8012c4c:	e741      	b.n	8012ad2 <__kernel_rem_pio2+0x282>
 8012c4e:	f1ca 0000 	rsb	r0, sl, #0
 8012c52:	ec47 6b10 	vmov	d0, r6, r7
 8012c56:	f000 fa87 	bl	8013168 <scalbn>
 8012c5a:	ec57 6b10 	vmov	r6, r7, d0
 8012c5e:	2200      	movs	r2, #0
 8012c60:	4b99      	ldr	r3, [pc, #612]	; (8012ec8 <__kernel_rem_pio2+0x678>)
 8012c62:	ee10 0a10 	vmov	r0, s0
 8012c66:	4639      	mov	r1, r7
 8012c68:	f7ed ff74 	bl	8000b54 <__aeabi_dcmpge>
 8012c6c:	b1f8      	cbz	r0, 8012cae <__kernel_rem_pio2+0x45e>
 8012c6e:	2200      	movs	r2, #0
 8012c70:	4b96      	ldr	r3, [pc, #600]	; (8012ecc <__kernel_rem_pio2+0x67c>)
 8012c72:	4630      	mov	r0, r6
 8012c74:	4639      	mov	r1, r7
 8012c76:	f7ed fce7 	bl	8000648 <__aeabi_dmul>
 8012c7a:	f7ed ff95 	bl	8000ba8 <__aeabi_d2iz>
 8012c7e:	4680      	mov	r8, r0
 8012c80:	f7ed fc78 	bl	8000574 <__aeabi_i2d>
 8012c84:	2200      	movs	r2, #0
 8012c86:	4b90      	ldr	r3, [pc, #576]	; (8012ec8 <__kernel_rem_pio2+0x678>)
 8012c88:	f7ed fcde 	bl	8000648 <__aeabi_dmul>
 8012c8c:	460b      	mov	r3, r1
 8012c8e:	4602      	mov	r2, r0
 8012c90:	4639      	mov	r1, r7
 8012c92:	4630      	mov	r0, r6
 8012c94:	f7ed fb20 	bl	80002d8 <__aeabi_dsub>
 8012c98:	f7ed ff86 	bl	8000ba8 <__aeabi_d2iz>
 8012c9c:	1c65      	adds	r5, r4, #1
 8012c9e:	ab0e      	add	r3, sp, #56	; 0x38
 8012ca0:	f10a 0a18 	add.w	sl, sl, #24
 8012ca4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012ca8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012cac:	e719      	b.n	8012ae2 <__kernel_rem_pio2+0x292>
 8012cae:	4630      	mov	r0, r6
 8012cb0:	4639      	mov	r1, r7
 8012cb2:	f7ed ff79 	bl	8000ba8 <__aeabi_d2iz>
 8012cb6:	ab0e      	add	r3, sp, #56	; 0x38
 8012cb8:	4625      	mov	r5, r4
 8012cba:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012cbe:	e710      	b.n	8012ae2 <__kernel_rem_pio2+0x292>
 8012cc0:	ab0e      	add	r3, sp, #56	; 0x38
 8012cc2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8012cc6:	f7ed fc55 	bl	8000574 <__aeabi_i2d>
 8012cca:	4642      	mov	r2, r8
 8012ccc:	464b      	mov	r3, r9
 8012cce:	f7ed fcbb 	bl	8000648 <__aeabi_dmul>
 8012cd2:	2200      	movs	r2, #0
 8012cd4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012cd8:	4b7c      	ldr	r3, [pc, #496]	; (8012ecc <__kernel_rem_pio2+0x67c>)
 8012cda:	4640      	mov	r0, r8
 8012cdc:	4649      	mov	r1, r9
 8012cde:	f7ed fcb3 	bl	8000648 <__aeabi_dmul>
 8012ce2:	3f01      	subs	r7, #1
 8012ce4:	4680      	mov	r8, r0
 8012ce6:	4689      	mov	r9, r1
 8012ce8:	e708      	b.n	8012afc <__kernel_rem_pio2+0x2ac>
 8012cea:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8012cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cf2:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8012cf6:	f7ed fca7 	bl	8000648 <__aeabi_dmul>
 8012cfa:	4602      	mov	r2, r0
 8012cfc:	460b      	mov	r3, r1
 8012cfe:	4640      	mov	r0, r8
 8012d00:	4649      	mov	r1, r9
 8012d02:	f7ed faeb 	bl	80002dc <__adddf3>
 8012d06:	3701      	adds	r7, #1
 8012d08:	4680      	mov	r8, r0
 8012d0a:	4689      	mov	r9, r1
 8012d0c:	9b04      	ldr	r3, [sp, #16]
 8012d0e:	429f      	cmp	r7, r3
 8012d10:	dc01      	bgt.n	8012d16 <__kernel_rem_pio2+0x4c6>
 8012d12:	45ba      	cmp	sl, r7
 8012d14:	dae9      	bge.n	8012cea <__kernel_rem_pio2+0x49a>
 8012d16:	ab4a      	add	r3, sp, #296	; 0x128
 8012d18:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012d1c:	e9c3 8900 	strd	r8, r9, [r3]
 8012d20:	f10a 0a01 	add.w	sl, sl, #1
 8012d24:	3e08      	subs	r6, #8
 8012d26:	e6f0      	b.n	8012b0a <__kernel_rem_pio2+0x2ba>
 8012d28:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012d2a:	2b03      	cmp	r3, #3
 8012d2c:	d85b      	bhi.n	8012de6 <__kernel_rem_pio2+0x596>
 8012d2e:	e8df f003 	tbb	[pc, r3]
 8012d32:	264a      	.short	0x264a
 8012d34:	0226      	.short	0x0226
 8012d36:	ab9a      	add	r3, sp, #616	; 0x268
 8012d38:	441c      	add	r4, r3
 8012d3a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012d3e:	46a2      	mov	sl, r4
 8012d40:	46ab      	mov	fp, r5
 8012d42:	f1bb 0f00 	cmp.w	fp, #0
 8012d46:	dc6c      	bgt.n	8012e22 <__kernel_rem_pio2+0x5d2>
 8012d48:	46a2      	mov	sl, r4
 8012d4a:	46ab      	mov	fp, r5
 8012d4c:	f1bb 0f01 	cmp.w	fp, #1
 8012d50:	f300 8086 	bgt.w	8012e60 <__kernel_rem_pio2+0x610>
 8012d54:	2000      	movs	r0, #0
 8012d56:	2100      	movs	r1, #0
 8012d58:	2d01      	cmp	r5, #1
 8012d5a:	f300 80a0 	bgt.w	8012e9e <__kernel_rem_pio2+0x64e>
 8012d5e:	9b02      	ldr	r3, [sp, #8]
 8012d60:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8012d64:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	f040 809e 	bne.w	8012eaa <__kernel_rem_pio2+0x65a>
 8012d6e:	9b01      	ldr	r3, [sp, #4]
 8012d70:	e9c3 7800 	strd	r7, r8, [r3]
 8012d74:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012d78:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012d7c:	e033      	b.n	8012de6 <__kernel_rem_pio2+0x596>
 8012d7e:	3408      	adds	r4, #8
 8012d80:	ab4a      	add	r3, sp, #296	; 0x128
 8012d82:	441c      	add	r4, r3
 8012d84:	462e      	mov	r6, r5
 8012d86:	2000      	movs	r0, #0
 8012d88:	2100      	movs	r1, #0
 8012d8a:	2e00      	cmp	r6, #0
 8012d8c:	da3a      	bge.n	8012e04 <__kernel_rem_pio2+0x5b4>
 8012d8e:	9b02      	ldr	r3, [sp, #8]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d03d      	beq.n	8012e10 <__kernel_rem_pio2+0x5c0>
 8012d94:	4602      	mov	r2, r0
 8012d96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012d9a:	9c01      	ldr	r4, [sp, #4]
 8012d9c:	e9c4 2300 	strd	r2, r3, [r4]
 8012da0:	4602      	mov	r2, r0
 8012da2:	460b      	mov	r3, r1
 8012da4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012da8:	f7ed fa96 	bl	80002d8 <__aeabi_dsub>
 8012dac:	ae4c      	add	r6, sp, #304	; 0x130
 8012dae:	2401      	movs	r4, #1
 8012db0:	42a5      	cmp	r5, r4
 8012db2:	da30      	bge.n	8012e16 <__kernel_rem_pio2+0x5c6>
 8012db4:	9b02      	ldr	r3, [sp, #8]
 8012db6:	b113      	cbz	r3, 8012dbe <__kernel_rem_pio2+0x56e>
 8012db8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012dbc:	4619      	mov	r1, r3
 8012dbe:	9b01      	ldr	r3, [sp, #4]
 8012dc0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012dc4:	e00f      	b.n	8012de6 <__kernel_rem_pio2+0x596>
 8012dc6:	ab9a      	add	r3, sp, #616	; 0x268
 8012dc8:	441c      	add	r4, r3
 8012dca:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012dce:	2000      	movs	r0, #0
 8012dd0:	2100      	movs	r1, #0
 8012dd2:	2d00      	cmp	r5, #0
 8012dd4:	da10      	bge.n	8012df8 <__kernel_rem_pio2+0x5a8>
 8012dd6:	9b02      	ldr	r3, [sp, #8]
 8012dd8:	b113      	cbz	r3, 8012de0 <__kernel_rem_pio2+0x590>
 8012dda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012dde:	4619      	mov	r1, r3
 8012de0:	9b01      	ldr	r3, [sp, #4]
 8012de2:	e9c3 0100 	strd	r0, r1, [r3]
 8012de6:	9b06      	ldr	r3, [sp, #24]
 8012de8:	f003 0007 	and.w	r0, r3, #7
 8012dec:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012df0:	ecbd 8b02 	vpop	{d8}
 8012df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012df8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012dfc:	f7ed fa6e 	bl	80002dc <__adddf3>
 8012e00:	3d01      	subs	r5, #1
 8012e02:	e7e6      	b.n	8012dd2 <__kernel_rem_pio2+0x582>
 8012e04:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012e08:	f7ed fa68 	bl	80002dc <__adddf3>
 8012e0c:	3e01      	subs	r6, #1
 8012e0e:	e7bc      	b.n	8012d8a <__kernel_rem_pio2+0x53a>
 8012e10:	4602      	mov	r2, r0
 8012e12:	460b      	mov	r3, r1
 8012e14:	e7c1      	b.n	8012d9a <__kernel_rem_pio2+0x54a>
 8012e16:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012e1a:	f7ed fa5f 	bl	80002dc <__adddf3>
 8012e1e:	3401      	adds	r4, #1
 8012e20:	e7c6      	b.n	8012db0 <__kernel_rem_pio2+0x560>
 8012e22:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8012e26:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012e2a:	4640      	mov	r0, r8
 8012e2c:	ec53 2b17 	vmov	r2, r3, d7
 8012e30:	4649      	mov	r1, r9
 8012e32:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012e36:	f7ed fa51 	bl	80002dc <__adddf3>
 8012e3a:	4602      	mov	r2, r0
 8012e3c:	460b      	mov	r3, r1
 8012e3e:	4606      	mov	r6, r0
 8012e40:	460f      	mov	r7, r1
 8012e42:	4640      	mov	r0, r8
 8012e44:	4649      	mov	r1, r9
 8012e46:	f7ed fa47 	bl	80002d8 <__aeabi_dsub>
 8012e4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e4e:	f7ed fa45 	bl	80002dc <__adddf3>
 8012e52:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012e56:	e9ca 0100 	strd	r0, r1, [sl]
 8012e5a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8012e5e:	e770      	b.n	8012d42 <__kernel_rem_pio2+0x4f2>
 8012e60:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8012e64:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012e68:	4630      	mov	r0, r6
 8012e6a:	ec53 2b17 	vmov	r2, r3, d7
 8012e6e:	4639      	mov	r1, r7
 8012e70:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012e74:	f7ed fa32 	bl	80002dc <__adddf3>
 8012e78:	4602      	mov	r2, r0
 8012e7a:	460b      	mov	r3, r1
 8012e7c:	4680      	mov	r8, r0
 8012e7e:	4689      	mov	r9, r1
 8012e80:	4630      	mov	r0, r6
 8012e82:	4639      	mov	r1, r7
 8012e84:	f7ed fa28 	bl	80002d8 <__aeabi_dsub>
 8012e88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e8c:	f7ed fa26 	bl	80002dc <__adddf3>
 8012e90:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012e94:	e9ca 0100 	strd	r0, r1, [sl]
 8012e98:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8012e9c:	e756      	b.n	8012d4c <__kernel_rem_pio2+0x4fc>
 8012e9e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012ea2:	f7ed fa1b 	bl	80002dc <__adddf3>
 8012ea6:	3d01      	subs	r5, #1
 8012ea8:	e756      	b.n	8012d58 <__kernel_rem_pio2+0x508>
 8012eaa:	9b01      	ldr	r3, [sp, #4]
 8012eac:	9a01      	ldr	r2, [sp, #4]
 8012eae:	601f      	str	r7, [r3, #0]
 8012eb0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8012eb4:	605c      	str	r4, [r3, #4]
 8012eb6:	609d      	str	r5, [r3, #8]
 8012eb8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012ebc:	60d3      	str	r3, [r2, #12]
 8012ebe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012ec2:	6110      	str	r0, [r2, #16]
 8012ec4:	6153      	str	r3, [r2, #20]
 8012ec6:	e78e      	b.n	8012de6 <__kernel_rem_pio2+0x596>
 8012ec8:	41700000 	.word	0x41700000
 8012ecc:	3e700000 	.word	0x3e700000

08012ed0 <__kernel_sin>:
 8012ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ed4:	ec55 4b10 	vmov	r4, r5, d0
 8012ed8:	b085      	sub	sp, #20
 8012eda:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012ede:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8012ee2:	ed8d 1b00 	vstr	d1, [sp]
 8012ee6:	9002      	str	r0, [sp, #8]
 8012ee8:	da06      	bge.n	8012ef8 <__kernel_sin+0x28>
 8012eea:	ee10 0a10 	vmov	r0, s0
 8012eee:	4629      	mov	r1, r5
 8012ef0:	f7ed fe5a 	bl	8000ba8 <__aeabi_d2iz>
 8012ef4:	2800      	cmp	r0, #0
 8012ef6:	d051      	beq.n	8012f9c <__kernel_sin+0xcc>
 8012ef8:	4622      	mov	r2, r4
 8012efa:	462b      	mov	r3, r5
 8012efc:	4620      	mov	r0, r4
 8012efe:	4629      	mov	r1, r5
 8012f00:	f7ed fba2 	bl	8000648 <__aeabi_dmul>
 8012f04:	4682      	mov	sl, r0
 8012f06:	468b      	mov	fp, r1
 8012f08:	4602      	mov	r2, r0
 8012f0a:	460b      	mov	r3, r1
 8012f0c:	4620      	mov	r0, r4
 8012f0e:	4629      	mov	r1, r5
 8012f10:	f7ed fb9a 	bl	8000648 <__aeabi_dmul>
 8012f14:	a341      	add	r3, pc, #260	; (adr r3, 801301c <__kernel_sin+0x14c>)
 8012f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f1a:	4680      	mov	r8, r0
 8012f1c:	4689      	mov	r9, r1
 8012f1e:	4650      	mov	r0, sl
 8012f20:	4659      	mov	r1, fp
 8012f22:	f7ed fb91 	bl	8000648 <__aeabi_dmul>
 8012f26:	a33f      	add	r3, pc, #252	; (adr r3, 8013024 <__kernel_sin+0x154>)
 8012f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f2c:	f7ed f9d4 	bl	80002d8 <__aeabi_dsub>
 8012f30:	4652      	mov	r2, sl
 8012f32:	465b      	mov	r3, fp
 8012f34:	f7ed fb88 	bl	8000648 <__aeabi_dmul>
 8012f38:	a33c      	add	r3, pc, #240	; (adr r3, 801302c <__kernel_sin+0x15c>)
 8012f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f3e:	f7ed f9cd 	bl	80002dc <__adddf3>
 8012f42:	4652      	mov	r2, sl
 8012f44:	465b      	mov	r3, fp
 8012f46:	f7ed fb7f 	bl	8000648 <__aeabi_dmul>
 8012f4a:	a33a      	add	r3, pc, #232	; (adr r3, 8013034 <__kernel_sin+0x164>)
 8012f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f50:	f7ed f9c2 	bl	80002d8 <__aeabi_dsub>
 8012f54:	4652      	mov	r2, sl
 8012f56:	465b      	mov	r3, fp
 8012f58:	f7ed fb76 	bl	8000648 <__aeabi_dmul>
 8012f5c:	a337      	add	r3, pc, #220	; (adr r3, 801303c <__kernel_sin+0x16c>)
 8012f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f62:	f7ed f9bb 	bl	80002dc <__adddf3>
 8012f66:	9b02      	ldr	r3, [sp, #8]
 8012f68:	4606      	mov	r6, r0
 8012f6a:	460f      	mov	r7, r1
 8012f6c:	b9db      	cbnz	r3, 8012fa6 <__kernel_sin+0xd6>
 8012f6e:	4602      	mov	r2, r0
 8012f70:	460b      	mov	r3, r1
 8012f72:	4650      	mov	r0, sl
 8012f74:	4659      	mov	r1, fp
 8012f76:	f7ed fb67 	bl	8000648 <__aeabi_dmul>
 8012f7a:	a325      	add	r3, pc, #148	; (adr r3, 8013010 <__kernel_sin+0x140>)
 8012f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f80:	f7ed f9aa 	bl	80002d8 <__aeabi_dsub>
 8012f84:	4642      	mov	r2, r8
 8012f86:	464b      	mov	r3, r9
 8012f88:	f7ed fb5e 	bl	8000648 <__aeabi_dmul>
 8012f8c:	4602      	mov	r2, r0
 8012f8e:	460b      	mov	r3, r1
 8012f90:	4620      	mov	r0, r4
 8012f92:	4629      	mov	r1, r5
 8012f94:	f7ed f9a2 	bl	80002dc <__adddf3>
 8012f98:	4604      	mov	r4, r0
 8012f9a:	460d      	mov	r5, r1
 8012f9c:	ec45 4b10 	vmov	d0, r4, r5
 8012fa0:	b005      	add	sp, #20
 8012fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fa6:	2200      	movs	r2, #0
 8012fa8:	4b1b      	ldr	r3, [pc, #108]	; (8013018 <__kernel_sin+0x148>)
 8012faa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012fae:	f7ed fb4b 	bl	8000648 <__aeabi_dmul>
 8012fb2:	4632      	mov	r2, r6
 8012fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012fb8:	463b      	mov	r3, r7
 8012fba:	4640      	mov	r0, r8
 8012fbc:	4649      	mov	r1, r9
 8012fbe:	f7ed fb43 	bl	8000648 <__aeabi_dmul>
 8012fc2:	4602      	mov	r2, r0
 8012fc4:	460b      	mov	r3, r1
 8012fc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012fca:	f7ed f985 	bl	80002d8 <__aeabi_dsub>
 8012fce:	4652      	mov	r2, sl
 8012fd0:	465b      	mov	r3, fp
 8012fd2:	f7ed fb39 	bl	8000648 <__aeabi_dmul>
 8012fd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012fda:	f7ed f97d 	bl	80002d8 <__aeabi_dsub>
 8012fde:	a30c      	add	r3, pc, #48	; (adr r3, 8013010 <__kernel_sin+0x140>)
 8012fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fe4:	4606      	mov	r6, r0
 8012fe6:	460f      	mov	r7, r1
 8012fe8:	4640      	mov	r0, r8
 8012fea:	4649      	mov	r1, r9
 8012fec:	f7ed fb2c 	bl	8000648 <__aeabi_dmul>
 8012ff0:	4602      	mov	r2, r0
 8012ff2:	460b      	mov	r3, r1
 8012ff4:	4630      	mov	r0, r6
 8012ff6:	4639      	mov	r1, r7
 8012ff8:	f7ed f970 	bl	80002dc <__adddf3>
 8012ffc:	4602      	mov	r2, r0
 8012ffe:	460b      	mov	r3, r1
 8013000:	4620      	mov	r0, r4
 8013002:	4629      	mov	r1, r5
 8013004:	f7ed f968 	bl	80002d8 <__aeabi_dsub>
 8013008:	e7c6      	b.n	8012f98 <__kernel_sin+0xc8>
 801300a:	bf00      	nop
 801300c:	f3af 8000 	nop.w
 8013010:	55555549 	.word	0x55555549
 8013014:	3fc55555 	.word	0x3fc55555
 8013018:	3fe00000 	.word	0x3fe00000
 801301c:	5acfd57c 	.word	0x5acfd57c
 8013020:	3de5d93a 	.word	0x3de5d93a
 8013024:	8a2b9ceb 	.word	0x8a2b9ceb
 8013028:	3e5ae5e6 	.word	0x3e5ae5e6
 801302c:	57b1fe7d 	.word	0x57b1fe7d
 8013030:	3ec71de3 	.word	0x3ec71de3
 8013034:	19c161d5 	.word	0x19c161d5
 8013038:	3f2a01a0 	.word	0x3f2a01a0
 801303c:	1110f8a6 	.word	0x1110f8a6
 8013040:	3f811111 	.word	0x3f811111

08013044 <fabs>:
 8013044:	ec51 0b10 	vmov	r0, r1, d0
 8013048:	ee10 2a10 	vmov	r2, s0
 801304c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013050:	ec43 2b10 	vmov	d0, r2, r3
 8013054:	4770      	bx	lr
	...

08013058 <floor>:
 8013058:	ec51 0b10 	vmov	r0, r1, d0
 801305c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013060:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8013064:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013068:	2e13      	cmp	r6, #19
 801306a:	460c      	mov	r4, r1
 801306c:	ee10 5a10 	vmov	r5, s0
 8013070:	4680      	mov	r8, r0
 8013072:	dc34      	bgt.n	80130de <floor+0x86>
 8013074:	2e00      	cmp	r6, #0
 8013076:	da16      	bge.n	80130a6 <floor+0x4e>
 8013078:	a335      	add	r3, pc, #212	; (adr r3, 8013150 <floor+0xf8>)
 801307a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801307e:	f7ed f92d 	bl	80002dc <__adddf3>
 8013082:	2200      	movs	r2, #0
 8013084:	2300      	movs	r3, #0
 8013086:	f7ed fd6f 	bl	8000b68 <__aeabi_dcmpgt>
 801308a:	b148      	cbz	r0, 80130a0 <floor+0x48>
 801308c:	2c00      	cmp	r4, #0
 801308e:	da59      	bge.n	8013144 <floor+0xec>
 8013090:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8013094:	4a30      	ldr	r2, [pc, #192]	; (8013158 <floor+0x100>)
 8013096:	432b      	orrs	r3, r5
 8013098:	2500      	movs	r5, #0
 801309a:	42ab      	cmp	r3, r5
 801309c:	bf18      	it	ne
 801309e:	4614      	movne	r4, r2
 80130a0:	4621      	mov	r1, r4
 80130a2:	4628      	mov	r0, r5
 80130a4:	e025      	b.n	80130f2 <floor+0x9a>
 80130a6:	4f2d      	ldr	r7, [pc, #180]	; (801315c <floor+0x104>)
 80130a8:	4137      	asrs	r7, r6
 80130aa:	ea01 0307 	and.w	r3, r1, r7
 80130ae:	4303      	orrs	r3, r0
 80130b0:	d01f      	beq.n	80130f2 <floor+0x9a>
 80130b2:	a327      	add	r3, pc, #156	; (adr r3, 8013150 <floor+0xf8>)
 80130b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130b8:	f7ed f910 	bl	80002dc <__adddf3>
 80130bc:	2200      	movs	r2, #0
 80130be:	2300      	movs	r3, #0
 80130c0:	f7ed fd52 	bl	8000b68 <__aeabi_dcmpgt>
 80130c4:	2800      	cmp	r0, #0
 80130c6:	d0eb      	beq.n	80130a0 <floor+0x48>
 80130c8:	2c00      	cmp	r4, #0
 80130ca:	bfbe      	ittt	lt
 80130cc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80130d0:	fa43 f606 	asrlt.w	r6, r3, r6
 80130d4:	19a4      	addlt	r4, r4, r6
 80130d6:	ea24 0407 	bic.w	r4, r4, r7
 80130da:	2500      	movs	r5, #0
 80130dc:	e7e0      	b.n	80130a0 <floor+0x48>
 80130de:	2e33      	cmp	r6, #51	; 0x33
 80130e0:	dd0b      	ble.n	80130fa <floor+0xa2>
 80130e2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80130e6:	d104      	bne.n	80130f2 <floor+0x9a>
 80130e8:	ee10 2a10 	vmov	r2, s0
 80130ec:	460b      	mov	r3, r1
 80130ee:	f7ed f8f5 	bl	80002dc <__adddf3>
 80130f2:	ec41 0b10 	vmov	d0, r0, r1
 80130f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130fa:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80130fe:	f04f 33ff 	mov.w	r3, #4294967295
 8013102:	fa23 f707 	lsr.w	r7, r3, r7
 8013106:	4207      	tst	r7, r0
 8013108:	d0f3      	beq.n	80130f2 <floor+0x9a>
 801310a:	a311      	add	r3, pc, #68	; (adr r3, 8013150 <floor+0xf8>)
 801310c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013110:	f7ed f8e4 	bl	80002dc <__adddf3>
 8013114:	2200      	movs	r2, #0
 8013116:	2300      	movs	r3, #0
 8013118:	f7ed fd26 	bl	8000b68 <__aeabi_dcmpgt>
 801311c:	2800      	cmp	r0, #0
 801311e:	d0bf      	beq.n	80130a0 <floor+0x48>
 8013120:	2c00      	cmp	r4, #0
 8013122:	da02      	bge.n	801312a <floor+0xd2>
 8013124:	2e14      	cmp	r6, #20
 8013126:	d103      	bne.n	8013130 <floor+0xd8>
 8013128:	3401      	adds	r4, #1
 801312a:	ea25 0507 	bic.w	r5, r5, r7
 801312e:	e7b7      	b.n	80130a0 <floor+0x48>
 8013130:	2301      	movs	r3, #1
 8013132:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8013136:	fa03 f606 	lsl.w	r6, r3, r6
 801313a:	4435      	add	r5, r6
 801313c:	4545      	cmp	r5, r8
 801313e:	bf38      	it	cc
 8013140:	18e4      	addcc	r4, r4, r3
 8013142:	e7f2      	b.n	801312a <floor+0xd2>
 8013144:	2500      	movs	r5, #0
 8013146:	462c      	mov	r4, r5
 8013148:	e7aa      	b.n	80130a0 <floor+0x48>
 801314a:	bf00      	nop
 801314c:	f3af 8000 	nop.w
 8013150:	8800759c 	.word	0x8800759c
 8013154:	7e37e43c 	.word	0x7e37e43c
 8013158:	bff00000 	.word	0xbff00000
 801315c:	000fffff 	.word	0x000fffff

08013160 <matherr>:
 8013160:	2000      	movs	r0, #0
 8013162:	4770      	bx	lr
 8013164:	0000      	movs	r0, r0
	...

08013168 <scalbn>:
 8013168:	b570      	push	{r4, r5, r6, lr}
 801316a:	ec55 4b10 	vmov	r4, r5, d0
 801316e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013172:	4606      	mov	r6, r0
 8013174:	462b      	mov	r3, r5
 8013176:	b9aa      	cbnz	r2, 80131a4 <scalbn+0x3c>
 8013178:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801317c:	4323      	orrs	r3, r4
 801317e:	d03b      	beq.n	80131f8 <scalbn+0x90>
 8013180:	4b31      	ldr	r3, [pc, #196]	; (8013248 <scalbn+0xe0>)
 8013182:	4629      	mov	r1, r5
 8013184:	2200      	movs	r2, #0
 8013186:	ee10 0a10 	vmov	r0, s0
 801318a:	f7ed fa5d 	bl	8000648 <__aeabi_dmul>
 801318e:	4b2f      	ldr	r3, [pc, #188]	; (801324c <scalbn+0xe4>)
 8013190:	429e      	cmp	r6, r3
 8013192:	4604      	mov	r4, r0
 8013194:	460d      	mov	r5, r1
 8013196:	da12      	bge.n	80131be <scalbn+0x56>
 8013198:	a327      	add	r3, pc, #156	; (adr r3, 8013238 <scalbn+0xd0>)
 801319a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801319e:	f7ed fa53 	bl	8000648 <__aeabi_dmul>
 80131a2:	e009      	b.n	80131b8 <scalbn+0x50>
 80131a4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80131a8:	428a      	cmp	r2, r1
 80131aa:	d10c      	bne.n	80131c6 <scalbn+0x5e>
 80131ac:	ee10 2a10 	vmov	r2, s0
 80131b0:	4620      	mov	r0, r4
 80131b2:	4629      	mov	r1, r5
 80131b4:	f7ed f892 	bl	80002dc <__adddf3>
 80131b8:	4604      	mov	r4, r0
 80131ba:	460d      	mov	r5, r1
 80131bc:	e01c      	b.n	80131f8 <scalbn+0x90>
 80131be:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80131c2:	460b      	mov	r3, r1
 80131c4:	3a36      	subs	r2, #54	; 0x36
 80131c6:	4432      	add	r2, r6
 80131c8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80131cc:	428a      	cmp	r2, r1
 80131ce:	dd0b      	ble.n	80131e8 <scalbn+0x80>
 80131d0:	ec45 4b11 	vmov	d1, r4, r5
 80131d4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013240 <scalbn+0xd8>
 80131d8:	f000 f83c 	bl	8013254 <copysign>
 80131dc:	a318      	add	r3, pc, #96	; (adr r3, 8013240 <scalbn+0xd8>)
 80131de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131e2:	ec51 0b10 	vmov	r0, r1, d0
 80131e6:	e7da      	b.n	801319e <scalbn+0x36>
 80131e8:	2a00      	cmp	r2, #0
 80131ea:	dd08      	ble.n	80131fe <scalbn+0x96>
 80131ec:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80131f0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80131f4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80131f8:	ec45 4b10 	vmov	d0, r4, r5
 80131fc:	bd70      	pop	{r4, r5, r6, pc}
 80131fe:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013202:	da0d      	bge.n	8013220 <scalbn+0xb8>
 8013204:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013208:	429e      	cmp	r6, r3
 801320a:	ec45 4b11 	vmov	d1, r4, r5
 801320e:	dce1      	bgt.n	80131d4 <scalbn+0x6c>
 8013210:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013238 <scalbn+0xd0>
 8013214:	f000 f81e 	bl	8013254 <copysign>
 8013218:	a307      	add	r3, pc, #28	; (adr r3, 8013238 <scalbn+0xd0>)
 801321a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801321e:	e7e0      	b.n	80131e2 <scalbn+0x7a>
 8013220:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013224:	3236      	adds	r2, #54	; 0x36
 8013226:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801322a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801322e:	4620      	mov	r0, r4
 8013230:	4629      	mov	r1, r5
 8013232:	2200      	movs	r2, #0
 8013234:	4b06      	ldr	r3, [pc, #24]	; (8013250 <scalbn+0xe8>)
 8013236:	e7b2      	b.n	801319e <scalbn+0x36>
 8013238:	c2f8f359 	.word	0xc2f8f359
 801323c:	01a56e1f 	.word	0x01a56e1f
 8013240:	8800759c 	.word	0x8800759c
 8013244:	7e37e43c 	.word	0x7e37e43c
 8013248:	43500000 	.word	0x43500000
 801324c:	ffff3cb0 	.word	0xffff3cb0
 8013250:	3c900000 	.word	0x3c900000

08013254 <copysign>:
 8013254:	ec51 0b10 	vmov	r0, r1, d0
 8013258:	ee11 0a90 	vmov	r0, s3
 801325c:	ee10 2a10 	vmov	r2, s0
 8013260:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013264:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8013268:	ea41 0300 	orr.w	r3, r1, r0
 801326c:	ec43 2b10 	vmov	d0, r2, r3
 8013270:	4770      	bx	lr
	...

08013274 <_init>:
 8013274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013276:	bf00      	nop
 8013278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801327a:	bc08      	pop	{r3}
 801327c:	469e      	mov	lr, r3
 801327e:	4770      	bx	lr

08013280 <_fini>:
 8013280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013282:	bf00      	nop
 8013284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013286:	bc08      	pop	{r3}
 8013288:	469e      	mov	lr, r3
 801328a:	4770      	bx	lr
