Report file after 1000000 simulations:

1.) Summary of most leaking (and already active) probing sets per clock cycle: 

Cycle 1: @[\first_module/d_share1(1), \secon_module/c0_stage1_share1(1)] ==> [\rand_bit_cycle1[42](1), \sbox_input_share1[6](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[38](1), \sbox_input_share2[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[12](1)] -log10(p) = 4.34765 --> OKAY
Cycle 2: @[\first_module/wire_output_cd_stage1_share3(1), \output_sbox_share2[7](2)] ==> [sbox_out_num7_domain_6_reg(2), sbox_out_num7_domain_5_reg(2), sbox_out_num7_domain_4_reg(2), \rand_bit_cycle2[10](1), \rand_bit_cycle2[25](1)] -log10(p) = 4.33471 --> OKAY
Cycle 3: @[inner_plus_cross_module_equation_num7_domain_9(2), N37(3)] ==> [\rand_bit_cycle3[17](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 5.20129 --> LEAKAGE
Cycle 4: @[\secon_module/c_share2(3), \secon_module/wire_output_b_stage1_share1(4)] ==> [\secon_module/output_b_stage1_share1(4), \rand_bit_cycle2[32](4), \sbox_input_share3[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[30](3)] -log10(p) = 5.07123 --> LEAKAGE
Cycle 5: @[\secon_module/wire_output_ac_stage1_share2(2), N29(5)] ==> [\rand_bit_cycle3[15](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \secon_module/a0c0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_c_stage1_share2(2), \rand_bit_cycle2[51](2)] -log10(p) = 5.08182 --> LEAKAGE

2.) Summary of the most leakging (and already active) probing sets: 

@[inner_plus_cross_module_equation_num7_domain_9(2), N37(3)] ==> [\rand_bit_cycle3[17](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 5.20129 --> LEAKAGE
@[\secon_module/wire_output_ac_stage1_share2(2), N29(5)] ==> [\rand_bit_cycle3[15](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \secon_module/a0c0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_c_stage1_share2(2), \rand_bit_cycle2[51](2)] -log10(p) = 5.08182 --> LEAKAGE
@[\secon_module/c_share2(3), \secon_module/wire_output_b_stage1_share1(4)] ==> [\secon_module/output_b_stage1_share1(4), \rand_bit_cycle2[32](4), \sbox_input_share3[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[30](3)] -log10(p) = 5.07123 --> LEAKAGE
@[N6(2), \first_module/d_share2(4)] ==> [\sbox_input_share3[3](4), \rand_bit_cycle1[8](4), \rand_bit_cycle1[4](4), \rand_bit_cycle3[3](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 5.03085 --> LEAKAGE
@[inner_plus_cross_module_equation_num7_domain_9(2), N5(3)] ==> [\rand_bit_cycle3[2](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 4.90254 --> OKAY
@[\first_module/wire_output_bc_stage1_share2(4), \first_module/wire_output_c_stage1_share3(5)] ==> [\rand_bit_cycle2[3](5), \rand_bit_cycle2[18](5), \first_module/b0c0_stage1_share2_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/output_b_stage1_share2(4), \first_module/output_c_stage1_share2(4), \rand_bit_cycle2[23](4)] -log10(p) = 4.65577 --> OKAY
@[\secon_module/a0d0_stage1_share1(3), \first_module/wire_output_d_stage1_share2(5)] ==> [\first_module/d_pipelined_share1_reg(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[19](5), \rand_bit_cycle1[46](3), \sbox_input_share1[4](3), \sbox_input_share1[7](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[39](3)] -log10(p) = 4.45476 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share3(3), N51(5)] ==> [\rand_bit_cycle3[24](5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \rand_bit_cycle2[45](3), \rand_bit_cycle2[60](3)] -log10(p) = 4.43654 --> OKAY
@[\secon_module/c_share1(3), \first_module/wire_output_acd_stage1_share3(4)] ==> [\rand_bit_cycle2[13](4), \rand_bit_cycle2[28](4), \sbox_input_share2[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[38](3)] -log10(p) = 4.41033 --> OKAY
@[\secon_module/a_share1(1), \output_sbox_share2[3](3)] ==> [sbox_out_num3_domain_6_reg(3), sbox_out_num3_domain_5_reg(3), sbox_out_num3_domain_4_reg(3), \sbox_input_share2[4](1), \rand_bit_cycle1[32](1), \rand_bit_cycle1[36](1)] -log10(p) = 4.35364 --> OKAY
@[\first_module/d_share1(1), \secon_module/c0_stage1_share1(1)] ==> [\rand_bit_cycle1[42](1), \sbox_input_share1[6](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[38](1), \sbox_input_share2[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[12](1)] -log10(p) = 4.34765 --> OKAY
@[\first_module/wire_output_cd_stage1_share3(1), \output_sbox_share2[7](2)] ==> [sbox_out_num7_domain_6_reg(2), sbox_out_num7_domain_5_reg(2), sbox_out_num7_domain_4_reg(2), \rand_bit_cycle2[10](1), \rand_bit_cycle2[25](1)] -log10(p) = 4.33471 --> OKAY
@[\output_sbox_share2[5](3), \secon_module/wire_output_acd_stage1_share2(3)] ==> [\secon_module/a0c0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/c0d0_stage1_share2_reg(3), \secon_module/a0c0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[58](3), sbox_out_num5_domain_6_reg(3), sbox_out_num5_domain_5_reg(3), sbox_out_num5_domain_4_reg(3)] -log10(p) = 4.29022 --> OKAY
@[\first_module/wire_output_acd_stage1_share3(1), inner_plus_cross_module_equation_num4_domain_9(2)] ==> [\secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), \rand_bit_cycle2[13](1), \rand_bit_cycle2[28](1)] -log10(p) = 4.28815 --> OKAY
@[\secon_module/wire_output_abd_stage1_share3(3), \first_module/wire_output_abcd_stage1_share1(4)] ==> [\first_module/a0b0_stage1_share1_reg(4), \first_module/a0c0_stage1_share1_reg(4), \first_module/a0d0_stage1_share1_reg(4), \first_module/b0c0_stage1_share1_reg(4), \first_module/b0d0_stage1_share1_reg(4), \first_module/c0d0_stage1_share1_reg(4), \first_module/a0b0c0_stage1_share1_reg(4), \first_module/a0b0d0_stage1_share1_reg(4), \first_module/a0c0d0_stage1_share1_reg(4), \first_module/b0c0d0_stage1_share1_reg(4), \first_module/a0b0c0d0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[15](4), \rand_bit_cycle2[42](3), \rand_bit_cycle2[57](3)] -log10(p) = 4.27428 --> OKAY
@[\first_module/a_share2(1), \secon_module/wire_output_ac_stage1_share1(3)] ==> [\secon_module/a0c0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[36](3), \sbox_input_share3[0](1), \rand_bit_cycle1[5](1), \rand_bit_cycle1[1](1)] -log10(p) = 4.26389 --> OKAY
@[\output_sbox_share2[7](3), N20(3)] ==> [\rand_bit_cycle3[10](3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3), sbox_out_num7_domain_6_reg(3), sbox_out_num7_domain_5_reg(3), sbox_out_num7_domain_4_reg(3)] -log10(p) = 4.25732 --> OKAY
@[N5(3), \output_sbox_share2[0](5)] ==> [sbox_out_num0_domain_6_reg(5), sbox_out_num0_domain_5_reg(5), sbox_out_num0_domain_4_reg(5), \rand_bit_cycle3[2](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 4.25674 --> OKAY
@[N10(4), \first_module/wire_output_ac_stage1_share1(4)] ==> [\first_module/a0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[6](4), \rand_bit_cycle3[4](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 4.20668 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share3(1), \first_module/wire_output_abd_stage1_share1(3)] ==> [\first_module/a0b0_stage1_share1_reg(3), \first_module/a0d0_stage1_share1_reg(3), \first_module/b0d0_stage1_share1_reg(3), \first_module/a0b0d0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_b_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[12](3), \rand_bit_cycle2[45](1), \rand_bit_cycle2[60](1)] -log10(p) = 4.19455 --> OKAY
@[\first_module/wire_output_cd_stage1_share2(2), \secon_module/wire_output_bc_stage1_share1(2)] ==> [\secon_module/b0c0_stage1_share1_reg(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[38](2), \first_module/c0d0_stage1_share2_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_c_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[25](2)] -log10(p) = 4.16516 --> OKAY
@[\first_module/wire_output_ac_stage1_share2(1), inner_plus_cross_module_equation_num5_domain_9(2)] ==> [\secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), \first_module/a0c0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_c_stage1_share2(1), \rand_bit_cycle2[21](1)] -log10(p) = 4.149 --> OKAY
@[\secon_module/b0d0_stage1_share1(2), N2(5)] ==> [\rand_bit_cycle3[2](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle1[48](2), \sbox_input_share1[5](2), \sbox_input_share1[7](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[39](2)] -log10(p) = 4.14317 --> OKAY
@[N25(2), \secon_module/wire_output_abc_stage1_share3(5)] ==> [\rand_bit_cycle2[41](5), \rand_bit_cycle2[56](5), \rand_bit_cycle3[12](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 4.14279 --> OKAY
@[\first_module/wire_output_d_stage1_share3(1), \secon_module/c_share2(3)] ==> [\sbox_input_share3[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[30](3), \rand_bit_cycle2[4](1), \rand_bit_cycle2[19](1)] -log10(p) = 4.13623 --> OKAY
@[\secon_module/wire_output_ad_stage1_share1(2), \secon_module/c_share2(5)] ==> [\sbox_input_share3[6](5), \rand_bit_cycle1[34](5), \rand_bit_cycle1[30](5), \secon_module/a0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[37](2)] -log10(p) = 4.13158 --> OKAY
@[\secon_module/wire_output_bc_stage1_share1(1), \secon_module/wire_output_ac_stage1_share1(3)] ==> [\secon_module/a0c0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[36](3), \secon_module/b0c0_stage1_share1_reg(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[38](1)] -log10(p) = 4.12476 --> OKAY
@[\first_module/a_share2(4), \secon_module/a0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[45](4), \sbox_input_share1[4](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[38](4), \sbox_input_share3[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[1](4)] -log10(p) = 4.09118 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(3), \first_module/wire_output_cd_stage1_share2(5)] ==> [\first_module/c0d0_stage1_share2_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[25](5), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[27](3)] -log10(p) = 4.08926 --> OKAY
@[\secon_module/wire_output_c_stage1_share1(1), \output_sbox_share1[1](4)] ==> [sbox_out_num1_domain_3_reg(4), sbox_out_num1_domain_2_reg(4), sbox_out_num1_domain_1_reg(4), \secon_module/output_c_stage1_share1(1), \rand_bit_cycle2[33](1)] -log10(p) = 4.08807 --> OKAY
@[\secon_module/wire_output_c_stage1_share1(1), N25(2)] ==> [\rand_bit_cycle3[12](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), \secon_module/output_c_stage1_share1(1), \rand_bit_cycle2[33](1)] -log10(p) = 4.08429 --> OKAY
@[\output_sbox_share3[4](5), \first_module/wire_output_ac_stage1_share1(5)] ==> [\first_module/a0c0_stage1_share1_reg(5), \first_module/output_a_stage1_share1(5), \first_module/output_c_stage1_share1(5), \first_module/a_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \rand_bit_cycle2[6](5), sbox_out_num4_domain_9_reg(5), sbox_out_num4_domain_8_reg(5), sbox_out_num4_domain_7_reg(5)] -log10(p) = 4.08121 --> OKAY
@[\output_sbox_share3[2](3), \first_module/wire_output_ad_stage1_share2(3)] ==> [\first_module/a0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[22](3), sbox_out_num2_domain_9_reg(3), sbox_out_num2_domain_8_reg(3), sbox_out_num2_domain_7_reg(3)] -log10(p) = 4.06601 --> OKAY
@[N45(4), N1(5)] ==> [\rand_bit_cycle3[1](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \rand_bit_cycle3[21](4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 4.05133 --> OKAY
@[\first_module/wire_output_acd_stage1_share1(4), \first_module/wire_output_bcd_stage1_share2(5)] ==> [\first_module/b0c0_stage1_share2_reg(5), \first_module/b0d0_stage1_share2_reg(5), \first_module/c0d0_stage1_share2_reg(5), \first_module/b0c0d0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[29](5), \first_module/a0c0_stage1_share1_reg(4), \first_module/a0d0_stage1_share1_reg(4), \first_module/c0d0_stage1_share1_reg(4), \first_module/a0c0d0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[13](4)] -log10(p) = 4.04821 --> OKAY
@[\output_sbox_share3[4](4), N24(4)] ==> [\rand_bit_cycle3[11](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), sbox_out_num4_domain_9_reg(4), sbox_out_num4_domain_8_reg(4), sbox_out_num4_domain_7_reg(4)] -log10(p) = 4.03883 --> OKAY
@[\secon_module/a0c0d0_stage1_share1(1), N17(5)] ==> [\rand_bit_cycle3[9](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \rand_bit_cycle1[52](1), \sbox_input_share1[4](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[36](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1)] -log10(p) = 4.03882 --> OKAY
@[\secon_module/c_share1(1), N31(2)] ==> [\rand_bit_cycle3[15](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), \sbox_input_share2[6](1), \rand_bit_cycle1[34](1), \rand_bit_cycle1[38](1)] -log10(p) = 4.0122 --> OKAY
@[\output_sbox_share1[0](4), \output_sbox_share2[2](5)] ==> [sbox_out_num2_domain_6_reg(5), sbox_out_num2_domain_5_reg(5), sbox_out_num2_domain_4_reg(5), sbox_out_num0_domain_3_reg(4), sbox_out_num0_domain_2_reg(4), sbox_out_num0_domain_1_reg(4)] -log10(p) = 3.99166 --> OKAY
@[\first_module/b0d0_stage1_share1(1), N31(2)] ==> [\rand_bit_cycle3[15](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), \rand_bit_cycle1[21](1), \sbox_input_share1[1](1), \sbox_input_share1[3](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.98452 --> OKAY
@[N37(2), \secon_module/a0c0d0_stage1_share1(3)] ==> [\rand_bit_cycle1[52](3), \sbox_input_share1[4](3), \sbox_input_share1[6](3), \sbox_input_share1[7](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[38](3), \rand_bit_cycle1[39](3), \rand_bit_cycle3[17](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.97437 --> OKAY
@[\secon_module/wire_output_a_stage1_share1(4), \first_module/wire_output_acd_stage1_share2(5)] ==> [\first_module/a0c0_stage1_share2_reg(5), \first_module/a0d0_stage1_share2_reg(5), \first_module/c0d0_stage1_share2_reg(5), \first_module/a0c0d0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[28](5), \secon_module/output_a_stage1_share1(4), \rand_bit_cycle2[31](4)] -log10(p) = 3.96368 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share2(1), N50(5)] ==> [\rand_bit_cycle3[23](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \secon_module/b0c0_stage1_share2_reg(1), \secon_module/b0d0_stage1_share2_reg(1), \secon_module/c0d0_stage1_share2_reg(1), \secon_module/b0c0d0_stage1_share2_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \secon_module/output_b_stage1_share2(1), \secon_module/output_c_stage1_share2(1), \secon_module/output_d_stage1_share2(1), \rand_bit_cycle2[59](1)] -log10(p) = 3.96079 --> OKAY
@[\first_module/d0_stage1_share1(3), \first_module/c0_stage1_share1(3)] ==> [\rand_bit_cycle1[15](3), \rand_bit_cycle1[16](3), \sbox_input_share1[2](3), \sbox_input_share1[3](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[11](3), \rand_bit_cycle1[12](3)] -log10(p) = 3.95377 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(2), inner_plus_cross_module_equation_num3_domain_1(4)] ==> [\secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \first_module/b0c0_stage1_share1_reg(2), \first_module/output_b_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[8](2)] -log10(p) = 3.94228 --> OKAY
@[\secon_module/c_share1(3), \first_module/wire_output_d_stage1_share1(5)] ==> [\first_module/output_d_stage1_share1(5), \rand_bit_cycle2[4](5), \sbox_input_share2[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[38](3)] -log10(p) = 3.94145 --> OKAY
@[\output_sbox_share2[7](2), \secon_module/c_share2(5)] ==> [\sbox_input_share3[6](5), \rand_bit_cycle1[34](5), \rand_bit_cycle1[30](5), sbox_out_num7_domain_6_reg(2), sbox_out_num7_domain_5_reg(2), sbox_out_num7_domain_4_reg(2)] -log10(p) = 3.93465 --> OKAY
@[N45(2), \first_module/wire_output_ab_stage1_share1(5)] ==> [\first_module/a0b0_stage1_share1_reg(5), \first_module/output_a_stage1_share1(5), \first_module/output_b_stage1_share1(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \rand_bit_cycle2[5](5), \rand_bit_cycle3[21](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.93336 --> OKAY
@[\first_module/wire_output_acd_stage1_share1(2), \secon_module/wire_output_acd_stage1_share1(2)] ==> [\secon_module/a0c0_stage1_share1_reg(2), \secon_module/a0d0_stage1_share1_reg(2), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/a0c0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[43](2), \first_module/a0c0_stage1_share1_reg(2), \first_module/a0d0_stage1_share1_reg(2), \first_module/c0d0_stage1_share1_reg(2), \first_module/a0c0d0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[13](2)] -log10(p) = 3.93261 --> OKAY
@[\secon_module/wire_output_bd_stage1_share2(2), \secon_module/c0_stage1_share1(2)] ==> [\rand_bit_cycle1[42](2), \sbox_input_share1[6](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[38](2), \secon_module/b0d0_stage1_share2_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_b_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[54](2)] -log10(p) = 3.92662 --> OKAY
@[\secon_module/d_share2(1), \first_module/wire_output_abc_stage1_share1(4)] ==> [\first_module/a0b0_stage1_share1_reg(4), \first_module/a0c0_stage1_share1_reg(4), \first_module/b0c0_stage1_share1_reg(4), \first_module/a0b0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[11](4), \sbox_input_share3[7](1), \rand_bit_cycle1[35](1), \rand_bit_cycle1[31](1)] -log10(p) = 3.92418 --> OKAY
@[N27(3), \first_module/a0c0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[25](5), \sbox_input_share1[0](5), \sbox_input_share1[2](5), \sbox_input_share1[3](5), \rand_bit_cycle1[1](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[9](5), \rand_bit_cycle1[11](5), \rand_bit_cycle1[12](5), \rand_bit_cycle3[14](3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.92335 --> OKAY
@[N25(2), \secon_module/wire_output_d_stage1_share3(5)] ==> [\rand_bit_cycle2[34](5), \rand_bit_cycle2[49](5), \rand_bit_cycle3[12](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.92283 --> OKAY
@[\first_module/wire_output_d_stage1_share3(2), \first_module/wire_output_ad_stage1_share2(2)] ==> [\first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[4](2), \rand_bit_cycle2[19](2), \rand_bit_cycle2[22](2)] -log10(p) = 3.91581 --> OKAY
@[\first_module/c0d0_stage1_share1(2), \first_module/c0d0_stage1_share1(3)] ==> [\rand_bit_cycle1[22](3), \sbox_input_share1[2](3), \sbox_input_share1[3](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[11](3), \rand_bit_cycle1[12](3), \rand_bit_cycle1[22](2), \sbox_input_share1[2](2), \sbox_input_share1[3](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[11](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.91572 --> OKAY
@[\secon_module/a0b0c0d0_stage1_share1(1), \first_module/wire_output_ab_stage1_share2(3)] ==> [\first_module/a0b0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \rand_bit_cycle2[20](3), \sbox_input_share1[4](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[36](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1), \rand_bit_cycle1[54](1)] -log10(p) = 3.91334 --> OKAY
@[\output_sbox_share3[4](2), \output_sbox_share3[1](2)] ==> [sbox_out_num1_domain_9_reg(2), sbox_out_num1_domain_8_reg(2), sbox_out_num1_domain_7_reg(2), sbox_out_num4_domain_9_reg(2), sbox_out_num4_domain_8_reg(2), sbox_out_num4_domain_7_reg(2)] -log10(p) = 3.89881 --> OKAY
@[\secon_module/c0_stage1_share1(1), N18(3)] ==> [\rand_bit_cycle3[8](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \rand_bit_cycle1[42](1), \sbox_input_share1[6](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.89745 --> OKAY
@[\first_module/b0c0d0_stage1_share1(2), \secon_module/wire_output_bcd_stage1_share1(4)] ==> [\secon_module/b0c0_stage1_share1_reg(4), \secon_module/b0d0_stage1_share1_reg(4), \secon_module/c0d0_stage1_share1_reg(4), \secon_module/b0c0d0_stage1_share1_reg(4), \secon_module/output_b_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[44](4), \rand_bit_cycle1[26](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \sbox_input_share1[3](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.89195 --> OKAY
@[\first_module/wire_output_c_stage1_share3(2), \output_sbox_share2[0](5)] ==> [sbox_out_num0_domain_6_reg(5), sbox_out_num0_domain_5_reg(5), sbox_out_num0_domain_4_reg(5), \rand_bit_cycle2[3](2), \rand_bit_cycle2[18](2)] -log10(p) = 3.88297 --> OKAY
@[\secon_module/wire_output_ad_stage1_share3(3), \secon_module/wire_output_abd_stage1_share3(4)] ==> [\rand_bit_cycle2[42](4), \rand_bit_cycle2[57](4), \rand_bit_cycle2[37](3), \rand_bit_cycle2[52](3)] -log10(p) = 3.87503 --> OKAY
@[N6(2), \output_sbox_share2[0](4)] ==> [sbox_out_num0_domain_6_reg(4), sbox_out_num0_domain_5_reg(4), sbox_out_num0_domain_4_reg(4), \rand_bit_cycle3[3](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.86994 --> OKAY
@[N36(2), \output_sbox_share3[1](5)] ==> [sbox_out_num1_domain_9_reg(5), sbox_out_num1_domain_8_reg(5), sbox_out_num1_domain_7_reg(5), \rand_bit_cycle3[18](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.86967 --> OKAY
@[\secon_module/wire_output_c_stage1_share3(2), \secon_module/wire_output_bd_stage1_share1(4)] ==> [\secon_module/b0d0_stage1_share1_reg(4), \secon_module/output_b_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[39](4), \rand_bit_cycle2[33](2), \rand_bit_cycle2[48](2)] -log10(p) = 3.85562 --> OKAY
@[\secon_module/b0c0d0_stage1_share1(3), \secon_module/a0_stage1_share1(4)] ==> [\rand_bit_cycle1[40](4), \sbox_input_share1[4](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[53](3), \sbox_input_share1[5](3), \sbox_input_share1[6](3), \sbox_input_share1[7](3), \rand_bit_cycle1[29](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[37](3), \rand_bit_cycle1[38](3), \rand_bit_cycle1[39](3)] -log10(p) = 3.85389 --> OKAY
@[\first_module/wire_output_a_stage1_share1(1), \secon_module/wire_output_abc_stage1_share2(4)] ==> [\secon_module/a0b0_stage1_share2_reg(4), \secon_module/a0c0_stage1_share2_reg(4), \secon_module/b0c0_stage1_share2_reg(4), \secon_module/a0b0c0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_b_stage1_share2(4), \secon_module/output_c_stage1_share2(4), \rand_bit_cycle2[56](4), \first_module/output_a_stage1_share1(1), \rand_bit_cycle2[1](1)] -log10(p) = 3.84937 --> OKAY
@[\first_module/wire_output_ad_stage1_share2(1), \first_module/wire_output_bd_stage1_share2(2)] ==> [\first_module/b0d0_stage1_share2_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_b_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[24](2), \first_module/a0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[22](1)] -log10(p) = 3.84297 --> OKAY
@[N6(2), \first_module/wire_output_ab_stage1_share1(5)] ==> [\first_module/a0b0_stage1_share1_reg(5), \first_module/output_a_stage1_share1(5), \first_module/output_b_stage1_share1(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \rand_bit_cycle2[5](5), \rand_bit_cycle3[3](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.84091 --> OKAY
@[\secon_module/a0b0c0_stage1_share1(3), N17(5)] ==> [\rand_bit_cycle3[9](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \rand_bit_cycle1[50](3), \sbox_input_share1[4](3), \sbox_input_share1[5](3), \sbox_input_share1[6](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[29](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[37](3), \rand_bit_cycle1[38](3)] -log10(p) = 3.83948 --> OKAY
@[\first_module/wire_output_ad_stage1_share3(1), \output_sbox_share1[0](3)] ==> [sbox_out_num0_domain_3_reg(3), sbox_out_num0_domain_2_reg(3), sbox_out_num0_domain_1_reg(3), \rand_bit_cycle2[7](1), \rand_bit_cycle2[22](1)] -log10(p) = 3.82997 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share1(2), N33(3)] ==> [\rand_bit_cycle3[16](3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3), \secon_module/b0c0_stage1_share1_reg(2), \secon_module/b0d0_stage1_share1_reg(2), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/b0c0d0_stage1_share1_reg(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[44](2)] -log10(p) = 3.82679 --> OKAY
@[\output_sbox_share1[4](3), \secon_module/wire_output_abd_stage1_share3(4)] ==> [\rand_bit_cycle2[42](4), \rand_bit_cycle2[57](4), sbox_out_num4_domain_3_reg(3), sbox_out_num4_domain_2_reg(3), sbox_out_num4_domain_1_reg(3)] -log10(p) = 3.82093 --> OKAY
@[\secon_module/wire_output_abc_stage1_share3(1), \secon_module/c_share1(3)] ==> [\sbox_input_share2[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[38](3), \rand_bit_cycle2[41](1), \rand_bit_cycle2[56](1)] -log10(p) = 3.82088 --> OKAY
@[\secon_module/wire_output_bd_stage1_share2(3), N7(5)] ==> [\secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[54](3)] -log10(p) = 3.81336 --> OKAY
@[N10(2), \secon_module/wire_output_ad_stage1_share1(4)] ==> [\secon_module/a0d0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[37](4), \rand_bit_cycle3[4](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.80224 --> OKAY
@[\output_sbox_share1[4](2), N8(3)] ==> [\rand_bit_cycle3[4](3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3), sbox_out_num4_domain_3_reg(2), sbox_out_num4_domain_2_reg(2), sbox_out_num4_domain_1_reg(2)] -log10(p) = 3.79815 --> OKAY
@[N38(2), \first_module/d_share2(4)] ==> [\sbox_input_share3[3](4), \rand_bit_cycle1[8](4), \rand_bit_cycle1[4](4), \rand_bit_cycle3[18](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.79747 --> OKAY
@[\secon_module/wire_output_ac_stage1_share2(3), \first_module/wire_output_a_stage1_share1(5)] ==> [\first_module/output_a_stage1_share1(5), \rand_bit_cycle2[1](5), \secon_module/a0c0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[51](3)] -log10(p) = 3.79508 --> OKAY
@[\secon_module/wire_output_b_stage1_share3(3), \secon_module/wire_output_ac_stage1_share1(4)] ==> [\secon_module/a0c0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[36](4), \rand_bit_cycle2[32](3), \rand_bit_cycle2[47](3)] -log10(p) = 3.794 --> OKAY
@[N15(1), \first_module/wire_output_bd_stage1_share2(2)] ==> [\first_module/b0d0_stage1_share2_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_b_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[24](2), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.77891 --> OKAY
@[N18(1), \first_module/wire_output_bd_stage1_share2(2)] ==> [\first_module/b0d0_stage1_share2_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_b_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[24](2), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.77891 --> OKAY
@[\first_module/a_share1(2), \first_module/c0_stage1_share1(3)] ==> [\rand_bit_cycle1[15](3), \sbox_input_share1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[11](3), \sbox_input_share2[0](2), \rand_bit_cycle1[5](2), \rand_bit_cycle1[9](2)] -log10(p) = 3.77598 --> OKAY
@[\output_sbox_share3[1](2), \secon_module/c_share1(3)] ==> [\sbox_input_share2[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[38](3), sbox_out_num1_domain_9_reg(2), sbox_out_num1_domain_8_reg(2), sbox_out_num1_domain_7_reg(2)] -log10(p) = 3.76914 --> OKAY
@[\secon_module/c_share1(3), \secon_module/wire_output_ad_stage1_share3(4)] ==> [\rand_bit_cycle2[37](4), \rand_bit_cycle2[52](4), \sbox_input_share2[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[38](3)] -log10(p) = 3.76727 --> OKAY
@[\first_module/wire_output_abd_stage1_share1(3), \secon_module/c0_stage1_share1(4)] ==> [\rand_bit_cycle1[42](4), \sbox_input_share1[6](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[38](4), \first_module/a0b0_stage1_share1_reg(3), \first_module/a0d0_stage1_share1_reg(3), \first_module/b0d0_stage1_share1_reg(3), \first_module/a0b0d0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_b_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[12](3)] -log10(p) = 3.76383 --> OKAY
@[N25(2), \first_module/d_pipelined_share2_reg(3)] ==> [\first_module/d_pipelined_share2_reg(3), \rand_bit_cycle3[12](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.76214 --> OKAY
@[\secon_module/b0c0_stage1_share1(1), \secon_module/wire_output_bcd_stage1_share3(5)] ==> [\rand_bit_cycle2[44](5), \rand_bit_cycle2[59](5), \rand_bit_cycle1[47](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.75617 --> OKAY
@[\secon_module/b_share1(2), \secon_module/wire_output_bc_stage1_share3(5)] ==> [\rand_bit_cycle2[38](5), \rand_bit_cycle2[53](5), \sbox_input_share2[5](2), \rand_bit_cycle1[33](2), \rand_bit_cycle1[37](2)] -log10(p) = 3.75314 --> OKAY
@[\first_module/b0d0_stage1_share1(2), \secon_module/c_share1(4)] ==> [\sbox_input_share2[6](4), \rand_bit_cycle1[34](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[21](2), \sbox_input_share1[1](2), \sbox_input_share1[3](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.75019 --> OKAY
@[N31(2), \first_module/wire_output_bc_stage1_share1(5)] ==> [\first_module/b0c0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_c_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \rand_bit_cycle2[8](5), \rand_bit_cycle3[15](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.74883 --> OKAY
@[N11(2), \first_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[6](3), \rand_bit_cycle2[21](3), \rand_bit_cycle3[6](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.7421 --> OKAY
@[N13(1), \first_module/a_share2(3)] ==> [\sbox_input_share3[0](3), \rand_bit_cycle1[5](3), \rand_bit_cycle1[1](3), \rand_bit_cycle3[6](1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.7416 --> OKAY
@[N11(1), \first_module/a_share2(3)] ==> [\sbox_input_share3[0](3), \rand_bit_cycle1[5](3), \rand_bit_cycle1[1](3), \rand_bit_cycle3[6](1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.7416 --> OKAY
@[\first_module/wire_output_acd_stage1_share3(4), \secon_module/wire_output_bc_stage1_share3(5)] ==> [\rand_bit_cycle2[38](5), \rand_bit_cycle2[53](5), \rand_bit_cycle2[13](4), \rand_bit_cycle2[28](4)] -log10(p) = 3.74032 --> OKAY
@[\first_module/wire_output_ad_stage1_share2(2), N43(5)] ==> [\rand_bit_cycle3[21](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2)] -log10(p) = 3.73255 --> OKAY
@[N19(2), \first_module/wire_output_ab_stage1_share2(5)] ==> [\first_module/a0b0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_b_stage1_share2(5), \rand_bit_cycle2[20](5), \rand_bit_cycle3[9](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.72617 --> OKAY
@[\first_module/wire_output_cd_stage1_share1(3), N11(5)] ==> [\rand_bit_cycle3[6](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \first_module/c0d0_stage1_share1_reg(3), \first_module/output_c_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[10](3)] -log10(p) = 3.72319 --> OKAY
@[\secon_module/wire_output_abd_stage1_share3(2), N5(3)] ==> [\rand_bit_cycle3[2](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \rand_bit_cycle2[42](2), \rand_bit_cycle2[57](2)] -log10(p) = 3.72204 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(3), \secon_module/wire_output_abc_stage1_share3(5)] ==> [\rand_bit_cycle2[41](5), \rand_bit_cycle2[56](5), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3)] -log10(p) = 3.71829 --> OKAY
@[\first_module/wire_output_bcd_stage1_share3(3), \secon_module/wire_output_ac_stage1_share1(3)] ==> [\secon_module/a0c0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[36](3), \rand_bit_cycle2[14](3), \rand_bit_cycle2[29](3)] -log10(p) = 3.70271 --> OKAY
@[\secon_module/a0_stage1_share1(1), N48(2)] ==> [\rand_bit_cycle3[22](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2), \rand_bit_cycle1[40](1), \sbox_input_share1[4](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[36](1)] -log10(p) = 3.70096 --> OKAY
@[\first_module/wire_output_acd_stage1_share2(1), inner_plus_cross_module_equation_num3_domain_9(2)] ==> [\secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), \first_module/a0c0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/c0d0_stage1_share2_reg(1), \first_module/a0c0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_c_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[28](1)] -log10(p) = 3.69378 --> OKAY
@[\first_module/wire_output_acd_stage1_share1(1), inner_plus_cross_module_equation_num5_domain_9(2)] ==> [\secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), \first_module/a0c0_stage1_share1_reg(1), \first_module/a0d0_stage1_share1_reg(1), \first_module/c0d0_stage1_share1_reg(1), \first_module/a0c0d0_stage1_share1_reg(1), \first_module/output_a_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/a_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[13](1)] -log10(p) = 3.69086 --> OKAY
@[\output_sbox_share2[1](3), \secon_module/a_pipelined_share2_reg(4)] ==> [\secon_module/a_pipelined_share2_reg(4), sbox_out_num1_domain_6_reg(3), sbox_out_num1_domain_5_reg(3), sbox_out_num1_domain_4_reg(3)] -log10(p) = 3.68249 --> OKAY
@[\secon_module/wire_output_ab_stage1_share2(4), \first_module/c0_stage1_share1(5)] ==> [\rand_bit_cycle1[15](5), \sbox_input_share1[2](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[11](5), \secon_module/a0b0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_b_stage1_share2(4), \rand_bit_cycle2[50](4)] -log10(p) = 3.67426 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \first_module/c0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[22](5), \sbox_input_share1[2](5), \sbox_input_share1[3](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[11](5), \rand_bit_cycle1[12](5), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 3.66756 --> OKAY
@[\secon_module/wire_output_abd_stage1_share1(1), \secon_module/a0c0_stage1_share1(1)] ==> [\rand_bit_cycle1[45](1), \sbox_input_share1[4](1), \sbox_input_share1[6](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[36](1), \rand_bit_cycle1[38](1), \secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0d0_stage1_share1_reg(1), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/a0b0d0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[42](1)] -log10(p) = 3.66582 --> OKAY
@[\secon_module/a0b0d0_stage1_share1(2), \secon_module/wire_output_ac_stage1_share1(4)] ==> [\secon_module/a0c0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[36](4), \rand_bit_cycle1[51](2), \sbox_input_share1[4](2), \sbox_input_share1[5](2), \sbox_input_share1[7](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[39](2)] -log10(p) = 3.66152 --> OKAY
@[N38(1), \first_module/wire_output_abcd_stage1_share2(4)] ==> [\first_module/a0b0_stage1_share2_reg(4), \first_module/a0c0_stage1_share2_reg(4), \first_module/a0d0_stage1_share2_reg(4), \first_module/b0c0_stage1_share2_reg(4), \first_module/b0d0_stage1_share2_reg(4), \first_module/c0d0_stage1_share2_reg(4), \first_module/a0b0c0_stage1_share2_reg(4), \first_module/a0b0d0_stage1_share2_reg(4), \first_module/a0c0d0_stage1_share2_reg(4), \first_module/b0c0d0_stage1_share2_reg(4), \first_module/a0b0c0d0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_b_stage1_share2(4), \first_module/output_c_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[30](4), \rand_bit_cycle3[18](1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.65934 --> OKAY
@[N36(1), \first_module/wire_output_abcd_stage1_share2(4)] ==> [\first_module/a0b0_stage1_share2_reg(4), \first_module/a0c0_stage1_share2_reg(4), \first_module/a0d0_stage1_share2_reg(4), \first_module/b0c0_stage1_share2_reg(4), \first_module/b0d0_stage1_share2_reg(4), \first_module/c0d0_stage1_share2_reg(4), \first_module/a0b0c0_stage1_share2_reg(4), \first_module/a0b0d0_stage1_share2_reg(4), \first_module/a0c0d0_stage1_share2_reg(4), \first_module/b0c0d0_stage1_share2_reg(4), \first_module/a0b0c0d0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_b_stage1_share2(4), \first_module/output_c_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[30](4), \rand_bit_cycle3[18](1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.65934 --> OKAY
@[N36(2), \secon_module/wire_output_ac_stage1_share1(3)] ==> [\secon_module/a0c0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[36](3), \rand_bit_cycle3[18](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.65544 --> OKAY
@[N49(2), \first_module/wire_output_abc_stage1_share2(5)] ==> [\first_module/a0b0_stage1_share2_reg(5), \first_module/a0c0_stage1_share2_reg(5), \first_module/b0c0_stage1_share2_reg(5), \first_module/a0b0c0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \rand_bit_cycle2[26](5), \rand_bit_cycle3[24](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.65251 --> OKAY
@[\first_module/wire_output_ac_stage1_share2(3), \first_module/wire_output_ac_stage1_share1(3)] ==> [\first_module/a0c0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_c_stage1_share2(3), \rand_bit_cycle2[6](3), \rand_bit_cycle2[21](3)] -log10(p) = 3.65216 --> OKAY
@[\output_sbox_share3[2](2), \first_module/wire_output_bd_stage1_share2(2)] ==> [\first_module/b0d0_stage1_share2_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_b_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[24](2), sbox_out_num2_domain_9_reg(2), sbox_out_num2_domain_8_reg(2), sbox_out_num2_domain_7_reg(2)] -log10(p) = 3.64636 --> OKAY
@[\output_sbox_share2[2](2), \first_module/wire_output_c_stage1_share1(3)] ==> [\first_module/output_c_stage1_share1(3), \rand_bit_cycle2[3](3), sbox_out_num2_domain_6_reg(2), sbox_out_num2_domain_5_reg(2), sbox_out_num2_domain_4_reg(2)] -log10(p) = 3.6446 --> OKAY
@[inner_plus_cross_module_equation_num2_domain_9(2), \first_module/wire_output_abcd_stage1_share3(5)] ==> [\rand_bit_cycle2[15](5), \rand_bit_cycle2[30](5), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.63937 --> OKAY
@[N45(2), \first_module/wire_output_ad_stage1_share2(5)] ==> [\first_module/a0d0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[22](5), \rand_bit_cycle3[21](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.63821 --> OKAY
@[\secon_module/wire_output_a_stage1_share3(1), \secon_module/d_share2(4)] ==> [\sbox_input_share3[7](4), \rand_bit_cycle1[35](4), \rand_bit_cycle1[31](4), \rand_bit_cycle2[31](1), \rand_bit_cycle2[46](1)] -log10(p) = 3.63419 --> OKAY
@[\secon_module/a_share2(1), \secon_module/c_share2(3)] ==> [\sbox_input_share3[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[30](3), \sbox_input_share3[4](1), \rand_bit_cycle1[32](1), \rand_bit_cycle1[28](1)] -log10(p) = 3.62455 --> OKAY
@[\secon_module/b0c0d0_stage1_share1(2), \first_module/wire_output_b_stage1_share1(5)] ==> [\first_module/output_b_stage1_share1(5), \rand_bit_cycle2[2](5), \rand_bit_cycle1[53](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \sbox_input_share1[7](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2), \rand_bit_cycle1[39](2)] -log10(p) = 3.61778 --> OKAY
@[\first_module/wire_output_d_stage1_share2(1), \first_module/a0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[19](5), \sbox_input_share1[0](5), \sbox_input_share1[3](5), \rand_bit_cycle1[1](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[9](5), \rand_bit_cycle1[12](5), \first_module/d_pipelined_share1_reg(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[19](1)] -log10(p) = 3.60968 --> OKAY
@[\first_module/a0_stage1_share1(2), N37(4)] ==> [\rand_bit_cycle3[17](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle1[13](2), \sbox_input_share1[0](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[9](2)] -log10(p) = 3.60967 --> OKAY
@[N26(1), \secon_module/wire_output_d_stage1_share2(1)] ==> [\secon_module/d_pipelined_share1_reg(1), \secon_module/output_d_stage1_share2(1), \rand_bit_cycle2[49](1), \rand_bit_cycle3[13](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.60737 --> OKAY
@[N28(1), \secon_module/wire_output_d_stage1_share2(1)] ==> [\secon_module/d_pipelined_share1_reg(1), \secon_module/output_d_stage1_share2(1), \rand_bit_cycle2[49](1), \rand_bit_cycle3[13](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.60737 --> OKAY
@[\secon_module/a0b0_stage1_share1(2), \secon_module/wire_output_b_stage1_share2(5)] ==> [\secon_module/b_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \rand_bit_cycle2[47](5), \rand_bit_cycle1[44](2), \sbox_input_share1[4](2), \sbox_input_share1[5](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[37](2)] -log10(p) = 3.59989 --> OKAY
@[\first_module/wire_output_bd_stage1_share2(2), \first_module/b_share1(3)] ==> [\sbox_input_share2[1](3), \rand_bit_cycle1[6](3), \rand_bit_cycle1[10](3), \first_module/b0d0_stage1_share2_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_b_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[24](2)] -log10(p) = 3.59591 --> OKAY
@[N19(2), \first_module/wire_output_b_stage1_share2(5)] ==> [\first_module/b_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \rand_bit_cycle2[17](5), \rand_bit_cycle3[9](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.59192 --> OKAY
@[\first_module/wire_output_cd_stage1_share2(2), \first_module/c_share2(4)] ==> [\sbox_input_share3[2](4), \rand_bit_cycle1[7](4), \rand_bit_cycle1[3](4), \first_module/c0d0_stage1_share2_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_c_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[25](2)] -log10(p) = 3.59184 --> OKAY
@[\first_module/wire_output_abc_stage1_share1(2), \first_module/wire_output_bc_stage1_share1(5)] ==> [\first_module/b0c0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_c_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \rand_bit_cycle2[8](5), \first_module/a0b0_stage1_share1_reg(2), \first_module/a0c0_stage1_share1_reg(2), \first_module/b0c0_stage1_share1_reg(2), \first_module/a0b0c0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_b_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[11](2)] -log10(p) = 3.58482 --> OKAY
@[\first_module/b_share2(1), \secon_module/wire_output_ad_stage1_share2(3)] ==> [\secon_module/a0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[52](3), \sbox_input_share3[1](1), \rand_bit_cycle1[6](1), \rand_bit_cycle1[2](1)] -log10(p) = 3.57697 --> OKAY
@[\secon_module/b0c0d0_stage1_share1(2), \first_module/wire_output_bcd_stage1_share3(3)] ==> [\rand_bit_cycle2[14](3), \rand_bit_cycle2[29](3), \rand_bit_cycle1[53](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \sbox_input_share1[7](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2), \rand_bit_cycle1[39](2)] -log10(p) = 3.57465 --> OKAY
@[N47(1), N31(2)] ==> [\rand_bit_cycle3[15](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), \rand_bit_cycle3[23](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.57395 --> OKAY
@[N50(1), N31(2)] ==> [\rand_bit_cycle3[15](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), \rand_bit_cycle3[23](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.57395 --> OKAY
@[\first_module/wire_output_bd_stage1_share2(2), \first_module/wire_output_cd_stage1_share2(4)] ==> [\first_module/c0d0_stage1_share2_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_c_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[25](4), \first_module/b0d0_stage1_share2_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_b_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[24](2)] -log10(p) = 3.565 --> OKAY
@[\secon_module/a0b0c0_stage1_share1(1), \secon_module/wire_output_ab_stage1_share2(3)] ==> [\secon_module/a0b0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \rand_bit_cycle2[50](3), \rand_bit_cycle1[50](1), \sbox_input_share1[4](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[36](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.56008 --> OKAY
@[\first_module/c_share2(2), \secon_module/wire_output_acd_stage1_share3(5)] ==> [\rand_bit_cycle2[43](5), \rand_bit_cycle2[58](5), \sbox_input_share3[2](2), \rand_bit_cycle1[7](2), \rand_bit_cycle1[3](2)] -log10(p) = 3.55309 --> OKAY
@[\first_module/b_share2(1), N24(4)] ==> [\rand_bit_cycle3[11](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \sbox_input_share3[1](1), \rand_bit_cycle1[6](1), \rand_bit_cycle1[2](1)] -log10(p) = 3.54952 --> OKAY
@[\first_module/wire_output_ac_stage1_share1(3), \first_module/wire_output_bc_stage1_share2(5)] ==> [\first_module/b0c0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \rand_bit_cycle2[23](5), \first_module/a0c0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[6](3)] -log10(p) = 3.54584 --> OKAY
@[\first_module/wire_output_acd_stage1_share3(1), N6(2)] ==> [\rand_bit_cycle3[3](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), \rand_bit_cycle2[13](1), \rand_bit_cycle2[28](1)] -log10(p) = 3.54314 --> OKAY
@[N6(2), \first_module/wire_output_b_stage1_share3(5)] ==> [\rand_bit_cycle2[2](5), \rand_bit_cycle2[17](5), \rand_bit_cycle3[3](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.54047 --> OKAY
@[\output_sbox_share1[1](4), \secon_module/b0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[48](5), \sbox_input_share1[5](5), \sbox_input_share1[7](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[31](5), \rand_bit_cycle1[37](5), \rand_bit_cycle1[39](5), sbox_out_num1_domain_3_reg(4), sbox_out_num1_domain_2_reg(4), sbox_out_num1_domain_1_reg(4)] -log10(p) = 3.53959 --> OKAY
@[\secon_module/c_share1(3), \secon_module/wire_output_abc_stage1_share3(4)] ==> [\rand_bit_cycle2[41](4), \rand_bit_cycle2[56](4), \sbox_input_share2[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[38](3)] -log10(p) = 3.53587 --> OKAY
@[N13(2), \first_module/wire_output_b_stage1_share2(5)] ==> [\first_module/b_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \rand_bit_cycle2[17](5), \rand_bit_cycle3[6](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.53377 --> OKAY
@[\secon_module/wire_output_bd_stage1_share1(1), \first_module/wire_output_cd_stage1_share2(2)] ==> [\first_module/c0d0_stage1_share2_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_c_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[25](2), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[39](1)] -log10(p) = 3.53116 --> OKAY
@[\secon_module/wire_output_bc_stage1_share1(1), \secon_module/c_share1(3)] ==> [\sbox_input_share2[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[38](3), \secon_module/b0c0_stage1_share1_reg(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[38](1)] -log10(p) = 3.52619 --> OKAY
@[\first_module/b0c0d0_stage1_share1(2), \secon_module/wire_output_d_stage1_share1(5)] ==> [\secon_module/output_d_stage1_share1(5), \rand_bit_cycle2[34](5), \rand_bit_cycle1[26](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \sbox_input_share1[3](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.52437 --> OKAY
@[\first_module/wire_output_bc_stage1_share3(1), \secon_module/wire_output_abd_stage1_share2(4)] ==> [\secon_module/a0b0_stage1_share2_reg(4), \secon_module/a0d0_stage1_share2_reg(4), \secon_module/b0d0_stage1_share2_reg(4), \secon_module/a0b0d0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_b_stage1_share2(4), \secon_module/output_d_stage1_share2(4), \rand_bit_cycle2[57](4), \rand_bit_cycle2[8](1), \rand_bit_cycle2[23](1)] -log10(p) = 3.51913 --> OKAY
@[N10(4), \secon_module/b0c0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[53](5), \sbox_input_share1[5](5), \sbox_input_share1[6](5), \sbox_input_share1[7](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[30](5), \rand_bit_cycle1[31](5), \rand_bit_cycle1[37](5), \rand_bit_cycle1[38](5), \rand_bit_cycle1[39](5), \rand_bit_cycle3[4](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.51894 --> OKAY
@[\first_module/wire_output_ac_stage1_share2(2), N19(5)] ==> [\rand_bit_cycle3[9](5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \first_module/a0c0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_c_stage1_share2(2), \rand_bit_cycle2[21](2)] -log10(p) = 3.51892 --> OKAY
@[\secon_module/wire_output_ac_stage1_share2(4), N14(5)] ==> [\rand_bit_cycle3[7](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \secon_module/a0c0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_c_stage1_share2(4), \rand_bit_cycle2[51](4)] -log10(p) = 3.51807 --> OKAY
@[\first_module/wire_output_d_stage1_share3(5), \secon_module/c0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[49](5), \sbox_input_share1[6](5), \sbox_input_share1[7](5), \rand_bit_cycle1[30](5), \rand_bit_cycle1[31](5), \rand_bit_cycle1[38](5), \rand_bit_cycle1[39](5), \rand_bit_cycle2[4](5), \rand_bit_cycle2[19](5)] -log10(p) = 3.51732 --> OKAY
@[\output_sbox_share1[0](3), \secon_module/wire_output_ab_stage1_share2(3)] ==> [\secon_module/a0b0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \rand_bit_cycle2[50](3), sbox_out_num0_domain_3_reg(3), sbox_out_num0_domain_2_reg(3), sbox_out_num0_domain_1_reg(3)] -log10(p) = 3.51281 --> OKAY
@[N25(2), \output_sbox_share2[7](5)] ==> [sbox_out_num7_domain_6_reg(5), sbox_out_num7_domain_5_reg(5), sbox_out_num7_domain_4_reg(5), \rand_bit_cycle3[12](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.51064 --> OKAY
@[N23(3), \secon_module/wire_output_acd_stage1_share2(3)] ==> [\secon_module/a0c0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/c0d0_stage1_share2_reg(3), \secon_module/a0c0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[58](3), \rand_bit_cycle3[12](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.50821 --> OKAY
@[\first_module/a0_stage1_share1(4), \secon_module/wire_output_ad_stage1_share2(5)] ==> [\secon_module/a0d0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[52](5), \rand_bit_cycle1[13](4), \sbox_input_share1[0](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[9](4)] -log10(p) = 3.50301 --> OKAY
@[inner_plus_cross_module_equation_num0_domain_9(2), \secon_module/wire_output_abd_stage1_share3(3)] ==> [\rand_bit_cycle2[42](3), \rand_bit_cycle2[57](3), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.49445 --> OKAY
@[\secon_module/wire_output_a_stage1_share2(4), \first_module/b0c0_stage1_share1(5)] ==> [\rand_bit_cycle1[20](5), \sbox_input_share1[1](5), \sbox_input_share1[2](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[10](5), \rand_bit_cycle1[11](5), \secon_module/a_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \rand_bit_cycle2[46](4)] -log10(p) = 3.49152 --> OKAY
@[\first_module/wire_output_abc_stage1_share3(1), \secon_module/a0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[45](4), \sbox_input_share1[4](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[38](4), \rand_bit_cycle2[11](1), \rand_bit_cycle2[26](1)] -log10(p) = 3.48901 --> OKAY
@[\first_module/b0d0_stage1_share1(1), N6(3)] ==> [\rand_bit_cycle3[3](3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3), \rand_bit_cycle1[21](1), \sbox_input_share1[1](1), \sbox_input_share1[3](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.48883 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(5), \secon_module/wire_output_bcd_stage1_share2(5)] ==> [\secon_module/b0c0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/c0d0_stage1_share2_reg(5), \secon_module/b0c0d0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[59](5), \first_module/a0b0_stage1_share2_reg(5), \first_module/a0c0_stage1_share2_reg(5), \first_module/a0d0_stage1_share2_reg(5), \first_module/b0c0_stage1_share2_reg(5), \first_module/b0d0_stage1_share2_reg(5), \first_module/c0d0_stage1_share2_reg(5), \first_module/a0b0c0_stage1_share2_reg(5), \first_module/a0b0d0_stage1_share2_reg(5), \first_module/a0c0d0_stage1_share2_reg(5), \first_module/b0c0d0_stage1_share2_reg(5), \first_module/a0b0c0d0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[30](5)] -log10(p) = 3.48779 --> OKAY
@[N29(2), \secon_module/wire_output_abd_stage1_share2(4)] ==> [\secon_module/a0b0_stage1_share2_reg(4), \secon_module/a0d0_stage1_share2_reg(4), \secon_module/b0d0_stage1_share2_reg(4), \secon_module/a0b0d0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_b_stage1_share2(4), \secon_module/output_d_stage1_share2(4), \rand_bit_cycle2[57](4), \rand_bit_cycle3[15](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.48737 --> OKAY
@[\first_module/wire_output_c_stage1_share2(3), \first_module/wire_output_bc_stage1_share2(5)] ==> [\first_module/b0c0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \rand_bit_cycle2[23](5), \first_module/c_pipelined_share1_reg(3), \first_module/output_c_stage1_share2(3), \rand_bit_cycle2[18](3)] -log10(p) = 3.48386 --> OKAY
@[\output_sbox_share3[2](2), \first_module/wire_output_ac_stage1_share2(2)] ==> [\first_module/a0c0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_c_stage1_share2(2), \rand_bit_cycle2[21](2), sbox_out_num2_domain_9_reg(2), sbox_out_num2_domain_8_reg(2), sbox_out_num2_domain_7_reg(2)] -log10(p) = 3.48305 --> OKAY
@[\first_module/wire_output_ac_stage1_share2(2), \secon_module/wire_output_b_stage1_share3(5)] ==> [\rand_bit_cycle2[32](5), \rand_bit_cycle2[47](5), \first_module/a0c0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_c_stage1_share2(2), \rand_bit_cycle2[21](2)] -log10(p) = 3.48225 --> OKAY
@[\output_sbox_share3[4](3), \secon_module/wire_output_bd_stage1_share1(3)] ==> [\secon_module/b0d0_stage1_share1_reg(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[39](3), sbox_out_num4_domain_9_reg(3), sbox_out_num4_domain_8_reg(3), sbox_out_num4_domain_7_reg(3)] -log10(p) = 3.4812 --> OKAY
@[N19(2), \secon_module/wire_output_ac_stage1_share2(5)] ==> [\secon_module/a0c0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \rand_bit_cycle2[51](5), \rand_bit_cycle3[9](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.48068 --> OKAY
@[\secon_module/wire_output_ac_stage1_share2(3), \secon_module/c0_stage1_share1(3)] ==> [\rand_bit_cycle1[42](3), \sbox_input_share1[6](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[38](3), \secon_module/a0c0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[51](3)] -log10(p) = 3.47447 --> OKAY
@[\output_sbox_share2[0](3), \first_module/wire_output_d_stage1_share3(5)] ==> [\rand_bit_cycle2[4](5), \rand_bit_cycle2[19](5), sbox_out_num0_domain_6_reg(3), sbox_out_num0_domain_5_reg(3), sbox_out_num0_domain_4_reg(3)] -log10(p) = 3.46736 --> OKAY
@[\first_module/wire_output_cd_stage1_share3(1), \secon_module/wire_output_d_stage1_share3(5)] ==> [\rand_bit_cycle2[34](5), \rand_bit_cycle2[49](5), \rand_bit_cycle2[10](1), \rand_bit_cycle2[25](1)] -log10(p) = 3.45891 --> OKAY
@[\first_module/a_share1(2), N33(3)] ==> [\rand_bit_cycle3[16](3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3), \sbox_input_share2[0](2), \rand_bit_cycle1[5](2), \rand_bit_cycle1[9](2)] -log10(p) = 3.44937 --> OKAY
@[\secon_module/c0_stage1_share1(3), \first_module/wire_output_ab_stage1_share1(4)] ==> [\first_module/a0b0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \rand_bit_cycle2[5](4), \rand_bit_cycle1[42](3), \sbox_input_share1[6](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[38](3)] -log10(p) = 3.44785 --> OKAY
@[N6(2), \first_module/wire_output_cd_stage1_share3(4)] ==> [\rand_bit_cycle2[10](4), \rand_bit_cycle2[25](4), \rand_bit_cycle3[3](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.44754 --> OKAY
@[N28(4), \first_module/wire_output_ac_stage1_share1(4)] ==> [\first_module/a0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[6](4), \rand_bit_cycle3[13](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.4471 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share1(3), \secon_module/wire_output_a_stage1_share2(5)] ==> [\secon_module/a_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \rand_bit_cycle2[46](5), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/b0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/b0c0d0_stage1_share1_reg(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[44](3)] -log10(p) = 3.44415 --> OKAY
@[\first_module/wire_output_abc_stage1_share3(4), N1(5)] ==> [\rand_bit_cycle3[1](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \rand_bit_cycle2[11](4), \rand_bit_cycle2[26](4)] -log10(p) = 3.44354 --> OKAY
@[\first_module/wire_output_c_stage1_share1(1), N25(2)] ==> [\rand_bit_cycle3[12](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), \first_module/output_c_stage1_share1(1), \rand_bit_cycle2[3](1)] -log10(p) = 3.4393 --> OKAY
@[\secon_module/wire_output_abc_stage1_share3(2), \first_module/b0c0_stage1_share1(5)] ==> [\rand_bit_cycle1[20](5), \sbox_input_share1[1](5), \sbox_input_share1[2](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[10](5), \rand_bit_cycle1[11](5), \rand_bit_cycle2[41](2), \rand_bit_cycle2[56](2)] -log10(p) = 3.43859 --> OKAY
@[\secon_module/b0c0d0_stage1_share1(1), \secon_module/a0b0c0_stage1_share1(5)] ==> [\rand_bit_cycle1[50](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \sbox_input_share1[6](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[30](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \rand_bit_cycle1[38](5), \rand_bit_cycle1[53](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.4368 --> OKAY
@[\output_sbox_share1[7](2), \first_module/wire_output_cd_stage1_share2(4)] ==> [\first_module/c0d0_stage1_share2_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_c_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[25](4), sbox_out_num7_domain_3_reg(2), sbox_out_num7_domain_2_reg(2), sbox_out_num7_domain_1_reg(2)] -log10(p) = 3.43672 --> OKAY
@[\secon_module/wire_output_ab_stage1_share3(1), \secon_module/a0d0_stage1_share1(2)] ==> [\rand_bit_cycle1[46](2), \sbox_input_share1[4](2), \sbox_input_share1[7](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[39](2), \rand_bit_cycle2[35](1), \rand_bit_cycle2[50](1)] -log10(p) = 3.43449 --> OKAY
@[N33(3), \first_module/b_share1(4)] ==> [\sbox_input_share2[1](4), \rand_bit_cycle1[6](4), \rand_bit_cycle1[10](4), \rand_bit_cycle3[16](3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3)] -log10(p) = 3.43398 --> OKAY
@[\output_sbox_share1[6](2), \secon_module/wire_output_acd_stage1_share2(3)] ==> [\secon_module/a0c0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/c0d0_stage1_share2_reg(3), \secon_module/a0c0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[58](3), sbox_out_num6_domain_3_reg(2), sbox_out_num6_domain_2_reg(2), sbox_out_num6_domain_1_reg(2)] -log10(p) = 3.43176 --> OKAY
@[\secon_module/c0_stage1_share1(4), \first_module/wire_output_d_stage1_share3(5)] ==> [\rand_bit_cycle2[4](5), \rand_bit_cycle2[19](5), \rand_bit_cycle1[42](4), \sbox_input_share1[6](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[38](4)] -log10(p) = 3.4301 --> OKAY
@[\output_sbox_share2[0](3), \secon_module/c_share1(3)] ==> [\sbox_input_share2[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[38](3), sbox_out_num0_domain_6_reg(3), sbox_out_num0_domain_5_reg(3), sbox_out_num0_domain_4_reg(3)] -log10(p) = 3.42963 --> OKAY
@[\secon_module/wire_output_bd_stage1_share1(4), \first_module/wire_output_ad_stage1_share1(5)] ==> [\first_module/a0d0_stage1_share1_reg(5), \first_module/output_a_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/a_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[7](5), \secon_module/b0d0_stage1_share1_reg(4), \secon_module/output_b_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[39](4)] -log10(p) = 3.42891 --> OKAY
@[\secon_module/wire_output_ab_stage1_share2(1), \secon_module/b0c0d0_stage1_share1(2)] ==> [\rand_bit_cycle1[53](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \sbox_input_share1[7](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2), \rand_bit_cycle1[39](2), \secon_module/a0b0_stage1_share2_reg(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/output_a_stage1_share2(1), \secon_module/output_b_stage1_share2(1), \rand_bit_cycle2[50](1)] -log10(p) = 3.42806 --> OKAY
@[N24(3), \first_module/wire_output_a_stage1_share1(5)] ==> [\first_module/output_a_stage1_share1(5), \rand_bit_cycle2[1](5), \rand_bit_cycle3[11](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.41972 --> OKAY
@[\first_module/c_pipelined_share2_reg(3), \secon_module/c_share1(3)] ==> [\sbox_input_share2[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[38](3), \first_module/c_pipelined_share2_reg(3)] -log10(p) = 3.41925 --> OKAY
@[\first_module/wire_output_c_stage1_share2(2), \secon_module/wire_output_ab_stage1_share3(4)] ==> [\rand_bit_cycle2[35](4), \rand_bit_cycle2[50](4), \first_module/c_pipelined_share1_reg(2), \first_module/output_c_stage1_share2(2), \rand_bit_cycle2[18](2)] -log10(p) = 3.41919 --> OKAY
@[inner_plus_cross_module_equation_num3_domain_9(3), \secon_module/wire_output_a_stage1_share1(3)] ==> [\secon_module/output_a_stage1_share1(3), \rand_bit_cycle2[31](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.41817 --> OKAY
@[N17(2), \first_module/wire_output_abc_stage1_share2(5)] ==> [\first_module/a0b0_stage1_share2_reg(5), \first_module/a0c0_stage1_share2_reg(5), \first_module/b0c0_stage1_share2_reg(5), \first_module/a0b0c0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \rand_bit_cycle2[26](5), \rand_bit_cycle3[9](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.41344 --> OKAY
@[\first_module/wire_output_abd_stage1_share3(1), \first_module/a_share1(5)] ==> [\sbox_input_share2[0](5), \rand_bit_cycle1[5](5), \rand_bit_cycle1[9](5), \rand_bit_cycle2[12](1), \rand_bit_cycle2[27](1)] -log10(p) = 3.41077 --> OKAY
@[\first_module/b_share1(2), \first_module/c0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[22](5), \sbox_input_share1[2](5), \sbox_input_share1[3](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[11](5), \rand_bit_cycle1[12](5), \sbox_input_share2[1](2), \rand_bit_cycle1[6](2), \rand_bit_cycle1[10](2)] -log10(p) = 3.40999 --> OKAY
@[N19(2), N47(4)] ==> [\rand_bit_cycle3[23](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle3[9](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.40797 --> OKAY
@[N6(2), \first_module/wire_output_ab_stage1_share2(5)] ==> [\first_module/a0b0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_b_stage1_share2(5), \rand_bit_cycle2[20](5), \rand_bit_cycle3[3](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.40634 --> OKAY
@[N45(2), \secon_module/b_pipelined_share2_reg(5)] ==> [\secon_module/b_pipelined_share2_reg(5), \rand_bit_cycle3[21](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.40209 --> OKAY
@[\secon_module/wire_output_b_stage1_share2(1), inner_plus_cross_module_equation_num4_domain_9(2)] ==> [\secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), \secon_module/b_pipelined_share1_reg(1), \secon_module/output_b_stage1_share2(1), \rand_bit_cycle2[47](1)] -log10(p) = 3.39994 --> OKAY
@[\first_module/wire_output_acd_stage1_share2(1), N6(2)] ==> [\rand_bit_cycle3[3](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), \first_module/a0c0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/c0d0_stage1_share2_reg(1), \first_module/a0c0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_c_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[28](1)] -log10(p) = 3.3993 --> OKAY
@[\secon_module/a0d0_stage1_share1(2), \first_module/a_share2(4)] ==> [\sbox_input_share3[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[46](2), \sbox_input_share1[4](2), \sbox_input_share1[7](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[39](2)] -log10(p) = 3.39875 --> OKAY
@[\first_module/wire_output_acd_stage1_share2(3), \secon_module/wire_output_bd_stage1_share3(4)] ==> [\rand_bit_cycle2[39](4), \rand_bit_cycle2[54](4), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[28](3)] -log10(p) = 3.39791 --> OKAY
