vendor_name = ModelSim
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_mult_stage.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/clk_divider.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/datatypes.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/dual_port_SRAM.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/instruction_decoder.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/mux_21.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/opcodes.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_counter.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/register_file.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_adder.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_mult.sv
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/programs/prog_3.hex
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/v8/CPU_top.sdc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/v8/db/altsyncram_37s1.tdf
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/v8/db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif
source_file = 1, /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/v8/db/CPU_top.cbx.xml
design_name = CPU_top
instance = comp, \led[0]~output , led[0]~output, CPU_top, 1
instance = comp, \led[1]~output , led[1]~output, CPU_top, 1
instance = comp, \led[2]~output , led[2]~output, CPU_top, 1
instance = comp, \led[3]~output , led[3]~output, CPU_top, 1
instance = comp, \led[4]~output , led[4]~output, CPU_top, 1
instance = comp, \led[5]~output , led[5]~output, CPU_top, 1
instance = comp, \led[6]~output , led[6]~output, CPU_top, 1
instance = comp, \led[7]~output , led[7]~output, CPU_top, 1
instance = comp, \fastclk~input , fastclk~input, CPU_top, 1
instance = comp, \fastclk~inputCLKENA0 , fastclk~inputCLKENA0, CPU_top, 1
instance = comp, \cd0|count[0]~0 , cd0|count[0]~0, CPU_top, 1
instance = comp, \cd0|count[0] , cd0|count[0], CPU_top, 1
instance = comp, \cd0|Add0~93 , cd0|Add0~93, CPU_top, 1
instance = comp, \cd0|count[1] , cd0|count[1], CPU_top, 1
instance = comp, \cd0|Add0~89 , cd0|Add0~89, CPU_top, 1
instance = comp, \cd0|count[2]~feeder , cd0|count[2]~feeder, CPU_top, 1
instance = comp, \cd0|count[2] , cd0|count[2], CPU_top, 1
instance = comp, \cd0|Add0~85 , cd0|Add0~85, CPU_top, 1
instance = comp, \cd0|count[3] , cd0|count[3], CPU_top, 1
instance = comp, \cd0|Add0~81 , cd0|Add0~81, CPU_top, 1
instance = comp, \cd0|count[4]~feeder , cd0|count[4]~feeder, CPU_top, 1
instance = comp, \cd0|count[4] , cd0|count[4], CPU_top, 1
instance = comp, \cd0|Add0~77 , cd0|Add0~77, CPU_top, 1
instance = comp, \cd0|count[5] , cd0|count[5], CPU_top, 1
instance = comp, \cd0|Add0~73 , cd0|Add0~73, CPU_top, 1
instance = comp, \cd0|count[6] , cd0|count[6], CPU_top, 1
instance = comp, \cd0|Add0~69 , cd0|Add0~69, CPU_top, 1
instance = comp, \cd0|count[7] , cd0|count[7], CPU_top, 1
instance = comp, \cd0|Add0~65 , cd0|Add0~65, CPU_top, 1
instance = comp, \cd0|count[8] , cd0|count[8], CPU_top, 1
instance = comp, \cd0|Add0~61 , cd0|Add0~61, CPU_top, 1
instance = comp, \cd0|count[9] , cd0|count[9], CPU_top, 1
instance = comp, \cd0|Add0~57 , cd0|Add0~57, CPU_top, 1
instance = comp, \cd0|count[10] , cd0|count[10], CPU_top, 1
instance = comp, \cd0|Add0~53 , cd0|Add0~53, CPU_top, 1
instance = comp, \cd0|count[11] , cd0|count[11], CPU_top, 1
instance = comp, \cd0|Add0~49 , cd0|Add0~49, CPU_top, 1
instance = comp, \cd0|count[12] , cd0|count[12], CPU_top, 1
instance = comp, \cd0|Add0~45 , cd0|Add0~45, CPU_top, 1
instance = comp, \cd0|count[13] , cd0|count[13], CPU_top, 1
instance = comp, \cd0|Add0~41 , cd0|Add0~41, CPU_top, 1
instance = comp, \cd0|count[14] , cd0|count[14], CPU_top, 1
instance = comp, \cd0|Add0~37 , cd0|Add0~37, CPU_top, 1
instance = comp, \cd0|count[15] , cd0|count[15], CPU_top, 1
instance = comp, \cd0|Add0~33 , cd0|Add0~33, CPU_top, 1
instance = comp, \cd0|count[16] , cd0|count[16], CPU_top, 1
instance = comp, \cd0|Add0~29 , cd0|Add0~29, CPU_top, 1
instance = comp, \cd0|count[17] , cd0|count[17], CPU_top, 1
instance = comp, \cd0|Add0~25 , cd0|Add0~25, CPU_top, 1
instance = comp, \cd0|count[18] , cd0|count[18], CPU_top, 1
instance = comp, \cd0|Add0~21 , cd0|Add0~21, CPU_top, 1
instance = comp, \cd0|count[19] , cd0|count[19], CPU_top, 1
instance = comp, \cd0|Add0~17 , cd0|Add0~17, CPU_top, 1
instance = comp, \cd0|count[20] , cd0|count[20], CPU_top, 1
instance = comp, \cd0|Add0~13 , cd0|Add0~13, CPU_top, 1
instance = comp, \cd0|count[21] , cd0|count[21], CPU_top, 1
instance = comp, \cd0|Add0~9 , cd0|Add0~9, CPU_top, 1
instance = comp, \cd0|count[22] , cd0|count[22], CPU_top, 1
instance = comp, \cd0|Add0~5 , cd0|Add0~5, CPU_top, 1
instance = comp, \cd0|count[23] , cd0|count[23], CPU_top, 1
instance = comp, \cd0|Add0~1 , cd0|Add0~1, CPU_top, 1
instance = comp, \cd0|count[24]~feeder , cd0|count[24]~feeder, CPU_top, 1
instance = comp, \cd0|count[24] , cd0|count[24], CPU_top, 1
instance = comp, \cpu0|pc|count[0]~3 , cpu0|pc|count[0]~3, CPU_top, 1
instance = comp, \n_reset~input , n_reset~input, CPU_top, 1
instance = comp, \cpu0|pc|count[0] , cpu0|pc|count[0], CPU_top, 1
instance = comp, \ready_in~input , ready_in~input, CPU_top, 1
instance = comp, \cpu0|ready_in_p , cpu0|ready_in_p, CPU_top, 1
instance = comp, \cpu0|pc|count[1]~2 , cpu0|pc|count[1]~2, CPU_top, 1
instance = comp, \cpu0|pc|count[1] , cpu0|pc|count[1], CPU_top, 1
instance = comp, \cpu0|pc|count[2]~1 , cpu0|pc|count[2]~1, CPU_top, 1
instance = comp, \cpu0|pc|count[2] , cpu0|pc|count[2], CPU_top, 1
instance = comp, \cpu0|PC_en~0 , cpu0|PC_en~0, CPU_top, 1
instance = comp, \cpu0|pc|count[3]~0 , cpu0|pc|count[3]~0, CPU_top, 1
instance = comp, \cpu0|pc|count[3] , cpu0|pc|count[3], CPU_top, 1
instance = comp, \cpu0|id|Decoder0~0 , cpu0|id|Decoder0~0, CPU_top, 1
instance = comp, \cpu0|f_move_p , cpu0|f_move_p, CPU_top, 1
instance = comp, \cpu0|id|Decoder0~1 , cpu0|id|Decoder0~1, CPU_top, 1
instance = comp, \cpu0|f_load_p , cpu0|f_load_p, CPU_top, 1
instance = comp, \cpu0|pc|count[1]~DUPLICATE , cpu0|pc|count[1]~DUPLICATE, CPU_top, 1
instance = comp, \cpu0|id|WideOr3~0 , cpu0|id|WideOr3~0, CPU_top, 1
instance = comp, \cpu0|id|WideOr0~0 , cpu0|id|WideOr0~0, CPU_top, 1
instance = comp, \cpu0|we , cpu0|we, CPU_top, 1
instance = comp, \cpu0|pm|prog_mem~5 , cpu0|pm|prog_mem~5, CPU_top, 1
instance = comp, \cpu0|wr_addr[0]~feeder , cpu0|wr_addr[0]~feeder, CPU_top, 1
instance = comp, \cpu0|wr_addr[0] , cpu0|wr_addr[0], CPU_top, 1
instance = comp, \cpu0|pm|prog_mem~6 , cpu0|pm|prog_mem~6, CPU_top, 1
instance = comp, \cpu0|wr_addr[1] , cpu0|wr_addr[1], CPU_top, 1
instance = comp, \cpu0|pm|prog_mem~2 , cpu0|pm|prog_mem~2, CPU_top, 1
instance = comp, \cpu0|pm|prog_mem~3 , cpu0|pm|prog_mem~3, CPU_top, 1
instance = comp, \cpu0|id|WideOr2~0 , cpu0|id|WideOr2~0, CPU_top, 1
instance = comp, \cpu0|pm|prog_mem~0 , cpu0|pm|prog_mem~0, CPU_top, 1
instance = comp, \~GND , ~GND, CPU_top, 1
instance = comp, \cpu0|id|WideOr1~0 , cpu0|id|WideOr1~0, CPU_top, 1
instance = comp, \cpu0|alu|op_e_reg[6] , cpu0|alu|op_e_reg[6], CPU_top, 1
instance = comp, \cpu0|rf|sr0|gpr_rtl_1|auto_generated|ram_block1a0 , cpu0|rf|sr0|gpr_rtl_1|auto_generated|ram_block1a0, CPU_top, 1
instance = comp, \sw[7]~input , sw[7]~input, CPU_top, 1
instance = comp, \cpu0|sw[0][7] , cpu0|sw[0][7], CPU_top, 1
instance = comp, \cpu0|sw[1][7] , cpu0|sw[1][7], CPU_top, 1
instance = comp, \cpu0|id|f_clr~0 , cpu0|id|f_clr~0, CPU_top, 1
instance = comp, \cpu0|alu|am1|op_b_reg~0 , cpu0|alu|am1|op_b_reg~0, CPU_top, 1
instance = comp, \cpu0|alu|am1|op_d_reg~0 , cpu0|alu|am1|op_d_reg~0, CPU_top, 1
instance = comp, \cpu0|pm|prog_mem~1 , cpu0|pm|prog_mem~1, CPU_top, 1
instance = comp, \cpu0|alu|am1|op_d_reg~1 , cpu0|alu|am1|op_d_reg~1, CPU_top, 1
instance = comp, \cpu0|alu|am1|op_d_reg~2 , cpu0|alu|am1|op_d_reg~2, CPU_top, 1
instance = comp, \cpu0|alu|am1|op_d_reg~3 , cpu0|alu|am1|op_d_reg~3, CPU_top, 1
instance = comp, \cpu0|pm|prog_mem~4 , cpu0|pm|prog_mem~4, CPU_top, 1
instance = comp, \cpu0|alu|am1|op_d_reg~4 , cpu0|alu|am1|op_d_reg~4, CPU_top, 1
instance = comp, \cpu0|alu|am1|op_d_reg~5 , cpu0|alu|am1|op_d_reg~5, CPU_top, 1
instance = comp, \cpu0|alu|am1|op_d_reg~6 , cpu0|alu|am1|op_d_reg~6, CPU_top, 1
instance = comp, \cpu0|alu|am1|m0|Mult0~8 , cpu0|alu|am1|m0|Mult0~8, CPU_top, 1
instance = comp, \cpu0|rf|sr0|gpr_rtl_0|auto_generated|ram_block1a0 , cpu0|rf|sr0|gpr_rtl_0|auto_generated|ram_block1a0, CPU_top, 1
instance = comp, \cpu0|alu|am1|m1|Mult0~8 , cpu0|alu|am1|m1|Mult0~8, CPU_top, 1
instance = comp, \cpu0|alu|op_e_reg[7] , cpu0|alu|op_e_reg[7], CPU_top, 1
instance = comp, \cpu0|alu|op_e_reg[5] , cpu0|alu|op_e_reg[5], CPU_top, 1
instance = comp, \cpu0|alu|op_e_reg[4] , cpu0|alu|op_e_reg[4], CPU_top, 1
instance = comp, \cpu0|alu|op_e_reg[3] , cpu0|alu|op_e_reg[3], CPU_top, 1
instance = comp, \cpu0|alu|op_e_reg[2] , cpu0|alu|op_e_reg[2], CPU_top, 1
instance = comp, \cpu0|alu|op_e_reg[0] , cpu0|alu|op_e_reg[0], CPU_top, 1
instance = comp, \cpu0|alu|a1|Add0~1 , cpu0|alu|a1|Add0~1, CPU_top, 1
instance = comp, \cpu0|alu|a1|Add0~5 , cpu0|alu|a1|Add0~5, CPU_top, 1
instance = comp, \cpu0|alu|a1|Add0~9 , cpu0|alu|a1|Add0~9, CPU_top, 1
instance = comp, \cpu0|alu|a1|Add0~13 , cpu0|alu|a1|Add0~13, CPU_top, 1
instance = comp, \cpu0|alu|a1|Add0~17 , cpu0|alu|a1|Add0~17, CPU_top, 1
instance = comp, \cpu0|alu|a1|Add0~21 , cpu0|alu|a1|Add0~21, CPU_top, 1
instance = comp, \cpu0|alu|a1|Add0~25 , cpu0|alu|a1|Add0~25, CPU_top, 1
instance = comp, \cpu0|alu|a1|Add0~29 , cpu0|alu|a1|Add0~29, CPU_top, 1
instance = comp, \cpu0|sw_mux|out[7]~7 , cpu0|sw_mux|out[7]~7, CPU_top, 1
instance = comp, \sw[6]~input , sw[6]~input, CPU_top, 1
instance = comp, \cpu0|sw[0][6]~feeder , cpu0|sw[0][6]~feeder, CPU_top, 1
instance = comp, \cpu0|sw[0][6] , cpu0|sw[0][6], CPU_top, 1
instance = comp, \cpu0|sw[1][6] , cpu0|sw[1][6], CPU_top, 1
instance = comp, \cpu0|sw_mux|out[6]~6 , cpu0|sw_mux|out[6]~6, CPU_top, 1
instance = comp, \sw[5]~input , sw[5]~input, CPU_top, 1
instance = comp, \cpu0|sw[0][5] , cpu0|sw[0][5], CPU_top, 1
instance = comp, \cpu0|sw[1][5] , cpu0|sw[1][5], CPU_top, 1
instance = comp, \cpu0|sw_mux|out[5]~5 , cpu0|sw_mux|out[5]~5, CPU_top, 1
instance = comp, \sw[4]~input , sw[4]~input, CPU_top, 1
instance = comp, \cpu0|sw[0][4] , cpu0|sw[0][4], CPU_top, 1
instance = comp, \cpu0|sw[1][4] , cpu0|sw[1][4], CPU_top, 1
instance = comp, \cpu0|sw_mux|out[4]~4 , cpu0|sw_mux|out[4]~4, CPU_top, 1
instance = comp, \sw[3]~input , sw[3]~input, CPU_top, 1
instance = comp, \cpu0|sw[0][3] , cpu0|sw[0][3], CPU_top, 1
instance = comp, \cpu0|sw[1][3] , cpu0|sw[1][3], CPU_top, 1
instance = comp, \cpu0|sw_mux|out[3]~3 , cpu0|sw_mux|out[3]~3, CPU_top, 1
instance = comp, \sw[2]~input , sw[2]~input, CPU_top, 1
instance = comp, \cpu0|sw[0][2] , cpu0|sw[0][2], CPU_top, 1
instance = comp, \cpu0|sw[1][2] , cpu0|sw[1][2], CPU_top, 1
instance = comp, \cpu0|sw_mux|out[2]~2 , cpu0|sw_mux|out[2]~2, CPU_top, 1
instance = comp, \sw[1]~input , sw[1]~input, CPU_top, 1
instance = comp, \cpu0|sw[0][1] , cpu0|sw[0][1], CPU_top, 1
instance = comp, \cpu0|sw[1][1] , cpu0|sw[1][1], CPU_top, 1
instance = comp, \cpu0|sw_mux|out[1]~1 , cpu0|sw_mux|out[1]~1, CPU_top, 1
instance = comp, \sw[0]~input , sw[0]~input, CPU_top, 1
instance = comp, \cpu0|sw[0][0] , cpu0|sw[0][0], CPU_top, 1
instance = comp, \cpu0|sw[1][0] , cpu0|sw[1][0], CPU_top, 1
instance = comp, \cpu0|sw_mux|out[0]~0 , cpu0|sw_mux|out[0]~0, CPU_top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, CPU_top, 1
