<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p260" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_260{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_260{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_260{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_260{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_260{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_260{left:69px;bottom:1054px;letter-spacing:-0.37px;}
#t7_260{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_260{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t9_260{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_260{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tb_260{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_260{left:69px;bottom:896px;letter-spacing:0.13px;}
#td_260{left:151px;bottom:896px;letter-spacing:0.16px;word-spacing:0.01px;}
#te_260{left:69px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_260{left:69px;bottom:855px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tg_260{left:69px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_260{left:69px;bottom:780px;letter-spacing:0.13px;}
#ti_260{left:151px;bottom:780px;letter-spacing:0.15px;word-spacing:0.01px;}
#tj_260{left:69px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_260{left:69px;bottom:739px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#tl_260{left:241px;bottom:739px;}
#tm_260{left:253px;bottom:739px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#tn_260{left:69px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_260{left:69px;bottom:706px;letter-spacing:-0.14px;}
#tp_260{left:69px;bottom:656px;letter-spacing:-0.1px;}
#tq_260{left:154px;bottom:656px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#tr_260{left:69px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#ts_260{left:69px;bottom:615px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_260{left:69px;bottom:598px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tu_260{left:69px;bottom:581px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_260{left:69px;bottom:557px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_260{left:69px;bottom:540px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tx_260{left:69px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ty_260{left:69px;bottom:499px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tz_260{left:69px;bottom:474px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t10_260{left:69px;bottom:457px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t11_260{left:69px;bottom:441px;letter-spacing:-0.14px;}
#t12_260{left:69px;bottom:391px;letter-spacing:-0.09px;}
#t13_260{left:154px;bottom:391px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t14_260{left:69px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t15_260{left:69px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t16_260{left:69px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_260{left:69px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_260{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t19_260{left:69px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_260{left:69px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1b_260{left:69px;bottom:241px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#t1c_260{left:69px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t1d_260{left:69px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_260{left:69px;bottom:191px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_260{left:69px;bottom:165px;}
#t1g_260{left:95px;bottom:168px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_260{left:826px;bottom:175px;}
#t1i_260{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1j_260{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t1k_260{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_260{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_260{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_260{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_260{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_260{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s6_260{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_260{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s8_260{font-size:11px;font-family:Verdana_13-;color:#000;}
.s9_260{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts260" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg260Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg260" style="-webkit-user-select: none;"><object width="935" height="1210" data="260/260.svg" type="image/svg+xml" id="pdf260" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_260" class="t s1_260">10-12 </span><span id="t2_260" class="t s1_260">Vol. 1 </span>
<span id="t3_260" class="t s2_260">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t4_260" class="t s3_260">The PMULHUW (multiply packed unsigned word integers and store high result) instruction performs a SIMD </span>
<span id="t5_260" class="t s3_260">unsigned multiply of the words in the two source operands and returns the high word of each result to an MMX </span>
<span id="t6_260" class="t s3_260">register. </span>
<span id="t7_260" class="t s3_260">The PSADBW (compute sum of absolute differences) instruction computes the SIMD absolute differences of the </span>
<span id="t8_260" class="t s3_260">corresponding unsigned byte integers in two source operands, sums the differences, and stores the sum in the low </span>
<span id="t9_260" class="t s3_260">word of the destination operand. </span>
<span id="ta_260" class="t s3_260">The PSHUFW (shuffle packed word integers) instruction shuffles the words in the source operand according to the </span>
<span id="tb_260" class="t s3_260">order specified by an 8-bit immediate operand and returns the result to the destination operand. </span>
<span id="tc_260" class="t s4_260">10.4.5 </span><span id="td_260" class="t s4_260">MXCSR State Management Instructions </span>
<span id="te_260" class="t s3_260">The MXCSR state management instructions (LDMXCSR and STMXCSR) load and save the state of the MXCSR </span>
<span id="tf_260" class="t s3_260">register, respectively. The LDMXCSR instruction loads the MXCSR register from memory, while the STMXCSR </span>
<span id="tg_260" class="t s3_260">instruction stores the contents of the register to memory. </span>
<span id="th_260" class="t s4_260">10.4.6 </span><span id="ti_260" class="t s4_260">Cacheability Control, Prefetch, and Memory Ordering Instructions </span>
<span id="tj_260" class="t s3_260">Intel SSE introduced several new instructions to give programs more control over the caching of data. They also </span>
<span id="tk_260" class="t s3_260">introduces the PREFETCH</span><span id="tl_260" class="t s5_260">h </span><span id="tm_260" class="t s3_260">instructions, which provide the ability to prefetch data to a specified cache level, and the </span>
<span id="tn_260" class="t s3_260">SFENCE instruction, which enforces program ordering on stores. These instructions are described in the following </span>
<span id="to_260" class="t s3_260">sections. </span>
<span id="tp_260" class="t s6_260">10.4.6.1 </span><span id="tq_260" class="t s6_260">Cacheability Control Instructions </span>
<span id="tr_260" class="t s3_260">The following three instructions enable data from the MMX and XMM registers to be stored to memory using a non- </span>
<span id="ts_260" class="t s3_260">temporal hint. The non-temporal hint directs the processor to store the data to memory without writing the data </span>
<span id="tt_260" class="t s3_260">into the cache hierarchy. See Section 10.4.6.2, “Caching of Temporal vs. Non-Temporal Data,” for information </span>
<span id="tu_260" class="t s3_260">about non-temporal stores and hints. </span>
<span id="tv_260" class="t s3_260">The MOVNTQ (store quadword using non-temporal hint) instruction stores packed integer data from an MMX </span>
<span id="tw_260" class="t s3_260">register to memory, using a non-temporal hint. </span>
<span id="tx_260" class="t s3_260">The MOVNTPS (store packed single precision floating-point values using non-temporal hint) instruction stores </span>
<span id="ty_260" class="t s3_260">packed floating-point data from an XMM register to memory, using a non-temporal hint. </span>
<span id="tz_260" class="t s3_260">The MASKMOVQ (store selected bytes of quadword) instruction stores selected byte integers from an MMX register </span>
<span id="t10_260" class="t s3_260">to memory, using a byte mask to selectively write the individual bytes. This instruction also uses a non-temporal </span>
<span id="t11_260" class="t s3_260">hint. </span>
<span id="t12_260" class="t s6_260">10.4.6.2 </span><span id="t13_260" class="t s6_260">Caching of Temporal vs. Non-Temporal Data </span>
<span id="t14_260" class="t s3_260">Data referenced by a program can be temporal (data will be used again) or non-temporal (data will be referenced </span>
<span id="t15_260" class="t s3_260">once and not reused in the immediate future). For example, program code is generally temporal, whereas, multi- </span>
<span id="t16_260" class="t s3_260">media data, such as the display list in a 3-D graphics application, is often non-temporal. To make efficient use of </span>
<span id="t17_260" class="t s3_260">the processor’s caches, it is generally desirable to cache temporal data and not cache non-temporal data. Over- </span>
<span id="t18_260" class="t s3_260">loading the processor’s caches with non-temporal data is sometimes referred to as “polluting the caches.” The Intel </span>
<span id="t19_260" class="t s3_260">SSE and SSE2 cacheability control instructions enable a program to write non-temporal data to memory in a </span>
<span id="t1a_260" class="t s3_260">manner that minimizes pollution of caches. </span>
<span id="t1b_260" class="t s3_260">These Intel SSE and SSE2 non-temporal store instructions minimize cache pollutions by treating the memory being </span>
<span id="t1c_260" class="t s3_260">accessed as the write combining (WC) type. If a program specifies a non-temporal store with one of these instruc- </span>
<span id="t1d_260" class="t s3_260">tions and the memory type of the destination region is write back (WB), write through (WT), or write combining </span>
<span id="t1e_260" class="t s3_260">(WC), the processor will do the following: </span>
<span id="t1f_260" class="t s7_260">• </span><span id="t1g_260" class="t s3_260">If the memory location being written to is present in the cache hierarchy, the data in the caches is evicted. </span>
<span id="t1h_260" class="t s8_260">1 </span>
<span id="t1i_260" class="t s9_260">1. </span><span id="t1j_260" class="t s9_260">Some older CPU implementations (e.g., Pentium M) allowed addresses being written with a non-temporal store instruction to be </span>
<span id="t1k_260" class="t s9_260">updated in-place if the memory type was not WC and line was already in the cache. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
