"http://ieeexplore.ieee.org/search/searchresult.jsp?bulkSetSize=2000&queryText%3DComputer-Aided+Design+.LB.ICCAD.RB.%2C+2008+IEEE%2FACM+International+Conference",2015/06/23 15:05:48
"Document Title",Authors,"Author Affiliations","Publication Title",Date Added To Xplore,"Year","Volume","Issue","Start Page","End Page","Abstract","ISSN","ISBN","EISBN","DOI",PDF Link,"Author Keywords","IEEE Terms","INSPEC Controlled Terms","INSPEC Non-Controlled Terms","MeSH Terms",Article Citation Count,Patent Citation Count,"Reference Count","Copyright Year","Online Date",Issue Date,"Meeting Date","Publisher",Document Identifier
"Statistical modeling of metal-gate Work-Function Variability in emerging device technologies and implications for circuit design","Dadgour, H.; De, V.; Banerjee, K.","Dept. of Electr. & Comput. Eng., Univ. of California, Santa Barbara, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","270","277","For the first time, a new source of random threshold voltage (V<sub>th</sub>) fluctuation in emerging metal-gate transistors is identified, analytically modeled and investigated for its device and circuit-level implications. The new source of variability, christened work-function variation (WFV), is caused by the dependency of metal work-function on the orientation of its grains. A statistical framework is developed, which enables estimation of the key parameters of work-function distribution by identifying the physical dimensions of the devices and properties of materials used in the fabrication. This paper offers three major contributions for process, device and circuit designers. First, the proposed model can be employed to identify suitable materials and fabrication processes that can reduce the impact of Vth fluctuation due to WFV. For instance, four types of metal nitride gate materials (TiN and TaN for NMOS and WN and MoN for PMOS devices) are studied and it is shown that TiN and WN result in lower Vth fluctuation. Second, device engineers can benefit from the result of this work by evaluating the WFV level of various types of classical or non-classical metal-gate CMOS transistors. As an example, it is shown that FinFET transistors are less affected by WFV compared to FD-SOI and bulk-Si devices due to their larger gate area. Third, circuit designers can utilize this model to investigate the impact of such a variation on the key performance and reliability parameters of the circuits. For instance, an SRAM cell is analyzed in the presence of V<sub>th</sub> fluctuations due to WFV and it is shown that such variations can result in considerable performance and reliability degradation.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681585","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681585","","Circuit synthesis;Fabrication;FinFETs;Fluctuations;Inorganic materials;MOS devices;Random access memory;Semiconductor device modeling;Threshold voltage;Tin","CMOS integrated circuits;integrated circuit design;parameter estimation;statistical analysis;tantalum compounds;titanium compounds","FinFET transistor;NMOS;PMOS devices;SRAM cell;TaN;TiN;christened work-function variation;circuit design;circuit-level implication;fabrication processes;metal-gate work-function variability;nonclassical metal-gate CMOS transistors;parameter estimation;random threshold voltage fluctuation;reliability parameter;statistical modeling;work-function distribution","","21","","42","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A novel sequential circuit optimization with clock gating logic","Yu-Min Kuo; Shih-Hung Weng; Shih-Chieh Chang","Dept. of CS, Nat. Tsing Hua Univ., Hsinchu","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","230","233","To save power consumption, it has been shown that the clock signal can be gated without changing the functionality under certain clock-gating conditions. We observe that the clock-gating conditions and the next-state function of a Flip-Flop (FF) are correlated and can be used for sequential optimization. We show that the implementation of the next-state function of any FF can be just an inverter if the clock signal is appropriately gated. By exploiting the flexibility between the clock-gating conditions and the next-state function, we propose an iterative optimization technique to minimize the overall timing.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681579","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681579","","Character generation;Clocks;Counting circuits;Energy consumption;Flip-flops;Inverters;Latches;Pulse circuits;Sequential circuits;Timing","flip-flops;optimisation;sequential circuits","clock gating logic;flip-flop;iterative optimization;next-state function;sequential circuit optimization;timing","","2","","13","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Adjustment-based modeling for Statistical Static Timing Analysis with high dimension of variability","Lin Xie; Davoodi, A.; Jun Zhang; Tai-Hsuan Wu","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","181","184","This paper presents an adjustment-based modeling framework for statistical static timing analysis (SSTA) when the dimension of parameter variability is high. Instead of building a complex model between the circuit timing and parameter variability, we build a model which adjusts an approximate variation-aware timing into an accurate one. The intuition is that it is simpler to build a model which adjusts an approximate estimate into an accurate one. It is also more efficient to obtain an approximate circuit timing model. The combination of these two observations makes the use of an adjustment-based model a good choice for SSTA with high dimension of parameter variability. To build the adjustment model, we use a simulation-based approach, which is based on Gaussian Process. Combined with intelligent sampling, we show that an adjustment-based model can more effectively capture the nonlinearity of the circuit timing with respect to parameter variability compared to polynomial modeling. We also show that with only 200 samples of the circuit timing and 42 independent parameter variations, adjustment-based modeling obtains higher accuracy than direct SSTA using quadratic modeling.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681571","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681571","","Circuit simulation;Delay;Flexible printed circuits;Gaussian processes;Integrated circuit interconnections;Monte Carlo methods;Polynomials;Sampling methods;Statistical analysis;Timing","Gaussian processes;polynomials;timing circuits","Gaussian process;adjustment-based modeling;circuit timing;intelligent sampling;parameter variability;quadratic modeling;statistical static timing analysis;variation-aware timing","","2","","12","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Scalable and scalably-verifiable sequential synthesis","Mishchenko, A.; Case, M.; Brayton, R.; Jang, S.","Dept. of EECS, Univ. of California, Berkeley, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","234","241","This paper describes an efficient implementation of sequential synthesis that uses induction to detect and merge sequentially-equivalent nodes. State-encoding, scan chains, and test vectors are essentially preserved. Moreover, the sequential synthesis results are sequentially verifiable using an independent inductive prover similar to that used for synthesis, with guaranteed completeness. Experiments with this sequential synthesis show effectiveness. When applied to a set of 20 industrial benchmarks ranging up to 26 K registers and up to 53 K 6 -LUTs, average reductions in register and area are 12.9% and 13.1% respectively while delay is reduced by 1.4%. When applied to the largest academic benchmarks, an average reduction in both registers and area is more than 30%. The associated sequential verification is also scalable and runs about 2times slower than synthesis. The implementation is available in the synthesis and verification system ABC.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681580","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681580","","Benchmark testing;Boolean functions;Circuit synthesis;Combinational circuits;Delay;Flexible printed circuits;Registers;Signal synthesis;Sufficient conditions;Variable structure systems","delays;network synthesis;sequential circuits;table lookup","LUTs;delay;registers;scan chains;sequential synthesis;sequentially- equivalent nodes;state-encoding;test vectors","","13","","27","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Post-silicon timing characterization by compressed sensing","Koushanfar, F.; Boufounos, P.; Shamsi, D.","","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","185","189","We address post-silicon characterization of the unique gate delays and their timing distributions on each manufactured IC. Our proposed approach is based upon the new theory of compressed sensing. The first step in performing timing measurements is to find the sensitizable paths by traditional testing methods. Next, we show that the timing variations are sparse in the wavelet domain. The sparsity is exploited for estimation of the gate delays using the compressed sensing theory. This estimation method requires significantly less number of timing measurements compared to the case where the dependence between the gate delays is not directly integrated within the estimation framework. We discuss a number of applications for the new post-silicon timing characterization method. Experimental results on benchmark circuits show that using compressed sensing theory can characterize the post-silicon variations with a mean accurately of 95% in the pertinent sparse basis.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681572","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681572","","Circuit testing;Compressed sensing;Delay estimation;Integrated circuit measurements;Integrated circuit modeling;Performance evaluation;Semiconductor device measurement;Semiconductor device modeling;Timing;Wavelet domain","elemental semiconductors;integrated circuit measurement;integrated circuit testing;silicon;timing","compressed sensing;gate delays estimation;post-silicon timing;timing distributions;timing measurements;unique gate delays","","13","4","18","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Author index","","","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","xxvi","xxxiv","The author index contains an entry for each author and coauthor included in the proceedings record.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681542","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681542","","","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A statistical approach for full-chip gate-oxide reliability analysis","Chopra, K.; Cheng Zhuo; Blaauw, D.; Sylvester, D.","Department of Electrical Engineering & Computer Science, University of Michigan, Ann Arbor, 48109 USA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","698","705","Gate oxide breakdown is a key factor limiting the useful lifetime of an integrated circuit. Unfortunately, the conventional approach for full chip oxide reliability analysis assumes a uniform oxide-thickness for all devices. In practice, however, gate-oxide thickness varies from die-to-die and within-die and as the precision of process control worsens an alternative reliability analysis approach is needed. In this work, we propose a statistical framework for chip level gate oxide reliability analysis while considering both die-to-die and within-die components of thickness variation. The thickness of each device is modeled as a distinct random variable and thus the full chip reliability estimation problem is defined on a huge sample space of several million devices. We observe that the full chip oxide reliability is independent of the relative location of the individual devices. This enables us to transform the problem such that the resulting representation can be expressed in terms of only two distinct random variables. Using this transformation we present a computationally efficient and accurate approach for estimating the full chip reliability while considering spatial correlations of gateoxide thickness. We show that, compared to Monte Carlo simulation, the proposed method incurs an error of only 1âˆ¼6% while improving the runtime by around three orders.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681653","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681653","","Dielectrics;Electric breakdown;Electron traps;Integrated circuit reliability;Lead compounds;Leakage current;Performance analysis;Random variables;Temperature;Voltage","","","","10","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"[Copyright notice]","","","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","xxxv","xxxv","The following topics are dealt with: logic-and-high-level synthesis; test power temperature control; system-level thermal and power management; circuit optimization and modeling; system-level simulation; analog and memory IC design; graphene electronics; CAD design; DFM methods for advanced lithography; system-level optimization in highly parallel architectures; thermal analysis and optimization; path delay anomaly identification; and oscillator macromodeling.","1092-3152","978-1-4244-2819-9","","10.1109/ICCAD.2008.4681543","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681543","","","analogue integrated circuits;circuit CAD;circuit optimisation;design for manufacture;high level synthesis;integrated circuit design;integrated circuit modelling;integrated logic circuits;integrated memory circuits;lithography;logic design;oscillators;temperature control;thermal analysis;thermal management (packaging)","CAD design;DFM methods;advanced lithography;analog-and-memory IC design;circuit modelling;circuit optimization;design-for-manufacturability;graphene electronics;logic-and-high-level synthesis;oscillator macromodeling;path delay anomaly identification;system-level optimization;system-level power management;system-level simulation;system-level thermal management;test power temperature control;thermal analysis","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"FastRoute3.0: A fast and high quality global router based on virtual capacity","Yanheng Zhang; Yue Xu; Chu, C.","Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","344","349","As an easily implemented approach, ripup and reroute has been employed by most of todaypsilas global routers, which iteratively applies maze routing to refine solution quality. But traditional maze routing is susceptible to get stuck at local optimal results. In this work, we will present a fast and high quality global router FastRoute3.0, with the new technique named virtual capacity. Virtual capacity is proposed to guide the global router at maze routing stage to achieve higher quality results in terms of overflow and runtime. During maze routing stage, virtual capacity works as a substitute for the real edge capacity in calculating the maze routing cost. There are two sub techniques included: (1) virtual capacity initialization, (2) virtual capacity update. Before the maze routing stage, FastRoute3.0 initializes the virtual capacity by subtracting the predicted overflow generated by adaptive congestion estimation (ACE) from the real edge capacity. And in the following maze routing iterations, we further reduce the virtual capacity by the amount of existing overflow(edge usage minus real edge capacity) for the edges that are still congested. To avoid excessive ldquopushing-awayrdquo of routing wires, the virtual capacity is increased by a fixed percentage of the existing overflow if edge usage is smaller than real edge capacity. Experimental results show that FastRoute3.0 is highly proficient dealing with ISPD98, ISPD07 and ISPD08 benchmark suites. The results outperform published ripup and reroute based academic global routers in both routability and runtime. In particular, (1) FastRoute3.0 completes routing all the ISPD98 benchmarks. (2) For ISPD07 and ISPD08 global routing contest benchmarks, it generates 12 out of 16 congestion free solutions. (3) The total runtime is enhanced greatly.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681596","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681596","","Circuits;Cost function;Iterative methods;Routing;Runtime;Timing;Very large scale integration;Wires","VLSI;benchmark testing;circuit layout CAD;integrated circuit design;network routing","ISPD07 benchmark;ISPD08 benchmark;ISPD98 benchmark;VLSI design;adaptive congestion estimation;global router FastRoute3.0;maze routing stage;real edge capacity;virtual capacity","","11","","15","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Pyramids: An efficient computational geometry-based approach for timing-driven placement","Tao Luo; Papa, D.A.; Zhuo Li; Sze, C.N.; Alpert, C.J.; Pan, D.Z.","","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","204","211","The purpose of global placement is to find non-overlapping locations for cells, typically while minimizing a wirelength objective. Because of this objective, however, when more timing information about the design is known, some cells will inevitably be sub-optimally placed from a timing perspective. In this paper, we present two new techniques to incrementally improve placements by moving cells to their optimal timing locations. We call our approach Pyramids, since it uses pyramid-shaped delay surfaces to solve for the optimal location, rather than running a more expensive linear programming solver. We show how to apply these techniques to timing-driven detailed placement and also for more accurate late-stage incremental timing correction. Experimental results validate the effectiveness of Pyramids by showing significantly improved timing after an industrial placement algorithm. Furthermore, compared to the linear programming solvers, the speedup of Pyramids solver is 373times vs. CLP and 448times vs. GLPK.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681575","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681575","","Delay effects;Design automation;Design optimization;Flip-flops;Integrated circuit interconnections;Latches;Linear programming;Mathematical programming;Timing;Wire","integrated circuit interconnections;integrated circuit layout","computational geometry-based approach;optimal timing locations;timing-driven placement","","0","","18","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Evaluation of voltage interpolation to address process variations","Brownell, K.; Gu-Yeon Wei; Brooks, D.","Sch. of Eng. & Appl. Sci., Harvard Univ., Cambridge, MA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","529","536","Post-fabrication tuning provides a promising design approach to mitigate the performance and power overheads of process variation in advanced fabrication technologies. This paper explores design considerations and VLSI-CAD support for a recently proposed post-fabrication tuning knob called voltage interpolation. The paper discusses design tradeoffs between circuit tuning range and static power overheads that can be performed within the synthesis flow of the design process. The paper explores the scheme for a 64-core chip-multiprocessor machine using industrial-grade design blocks and shows that the scheme can be used to mitigate overhead arising from random and correlated within-die process variations. The analysis shows that the scheme can match the nominal delay target with a 10% power cost, or for the same power budget, incur only a 9% delay overhead after variations.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681626","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681626","","CMOS technology;Circuit optimization;Costs;Delay;Fabrication;Frequency;Interpolation;Transistors;Tuning;Voltage","VLSI;circuit CAD;interpolation;multiprocessing systems","64-core chip-multiprocessor machine;VLSI-CAD;industrial-grade design blocks;tuning knob;voltage interpolation","","2","4","18","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A novel fixed-outline floorplanner with zero deadspace for hierarchical design","Ou He; Sheqin Dong; Jinian Bian; Goto, S.; Chung-Kuan Cheng","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","16","23","Fixed-outline floorplanning, which enables hierarchical design, is considered more and more important nowadays. In this paper, a novel SA-based Fixed-outline Floorplanner with the Optimal Area utilization named SAFFOA is introduced to improve the total wirelength. The basic idea is to build and solve a group of four quadratic equations in four variables iteratively, which can handle the fixed-outline constraint of any aspect ratio. A new topological representation called Ordered Quadtree is then custom-made for this basic idea to facilitate its integration into SA iterations. After the fixed-outline constraint with 100% area utilization is achieved, we will solve the tradeoff between the chip area and wirelength and thus concentrate on the latter in SA process. Experimental results show that the chip wirelength is decreased by about 16.8% and 8.6% on average, compared with two previous fixed-outline floorplanners on soft modules, which are both proved to be better than Parquet. Besides, our method is still competitive on the wirelength, even if compared with some leading-edge outline-free floorplanners. At last, Local Refinement is also adopted to guide the SA process and reshape soft modules to meet the constraint on their aspect ratios (ARs). With its help, SAFFOA can still generate feasible floorplans with no deadspace under a strict AR constraint such as [0.5,2].","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681546","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681546","Fixed-outline;Floorplanner;Soft Modules;Zero Deadspace","Analog circuits;Circuit simulation;Computer science;Design engineering;Equations;Hardware;Helium;Production systems;Shape;Simulated annealing","circuit layout;hierarchical systems;trees (electrical)","aspect ratios;chip wirelength;fixed-outline floorplanning;leading-edge outline-free floorplanners;optimal area utilization;ordered quadtree;quadratic equations;soft modules","","6","","25","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Robust FPGA resynthesis based on fault-tolerant Boolean matching","Yu Hu; Zhe Feng; Lei He; Majumdar, R.","Electr. Eng. Dept., Univ. of California, Los Angeles, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","706","713","We present FPGA logic synthesis algorithms for stochastic fault rate reduction in the presence of both permanent and transient defects. We develop an algorithm for fault tolerant Boolean matching (FTBM), which exploits the flexibility of the LUT configuration to maximize the stochastic yield rate for a logic function. Using FTBM, we propose a robust resynthesis algorithm (ROSE) which maximizes stochastic yield rate for an entire circuit. Finally, we show that existing PLB (programmable logic block) templates for area-aware Boolean matching and logic resynthesis are not effective for fault tolerance, and propose a new robust template with path re-convergence. Compared to the state-of-the-art academic technology mapper Berkeley ABC, ROSE using the proposed robust PLB template reduces the fault rate by 25% with 1% fewer LUTs, and increases MTBF (mean time between failures) by 31%, while preserving the optimal logic depth.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681654","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681654","","Boolean functions;Circuit faults;Fault tolerance;Field programmable gate arrays;Logic functions;Programmable logic arrays;Programmable logic devices;Robustness;Stochastic processes;Table lookup","Boolean functions;fault tolerance;field programmable gate arrays;logic devices;stochastic processes","FPGA resynthesis;fault tolerant Boolean matching;logic synthesis algorithms;programmable logic block;stochastic fault rate reduction;stochastic yield rate","","10","","44","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Network flow-based power optimization under timing constraints in MSV-driven floorplanning","Qiang Ma; Young, E.F.Y.","Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Hong Kong","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","1","8","Power consumption has become a crucial problem in modern circuit design. Multiple Supply Voltage (MSV) design is introduced to provide higher flexibility in controlling the power and performance trade-off. One important requirement of MSV design is that timing constraints of the circuit must be satisfied after voltage assignment of the cells. In this paper, we will show that the voltage assignment task on a given netlist can be formulated as a convex cost dual network flow problem and can be solved optimally in polynomial time using a cost-scaling algorithm when the delay choices of each module are continuous in the real or integer domain. We can make use of this approach to obtain a feasible voltage assignment solution in the general cases with power consumption approximating the minimum one. Furthermore, we will propose a framework to optimize power consumption and physical layout of a circuit simultaneously during the floorplanning stage, by embedding this cost-scaling solver into a simulated annealing based floorplanner. This is effective in practice due to the short running time of the solver. We compared our approach with the latest work [9] on the same problem, and the experimental results show that, using our framework, significant improvement on power saving (18% less power cost on average) can be achieved in much less running time (7times faster on average) for all the test cases, which confirms the effectiveness of our approach.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681544","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681544","","Circuit simulation;Circuit synthesis;Constraint optimization;Cost function;Delay effects;Energy consumption;Polynomials;Simulated annealing;Timing;Voltage control","circuit layout;power consumption;simulated annealing;timing","convex cost dual network flow problem;cost-scaling algorithm;floorplanning stage;multiple supply voltage;network flow-based power optimization;power consumption;power saving;simulated annealing;timing constraints","","9","","18","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure","Huan Ren; Dutt, S.","Dept. of ECE, Univ. of Illinois-Chicago, Chicago, IL","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","93","100","We propose a post-placement physical synthesis algorithm that can apply multiple circuit synthesis and placement transforms on a placed circuit to improve the critical path delay under area constraints by simultaneously considering the benefits and costs of all transforms (as opposed to considering them sequentially after applying each transform). The circuit transforms we employ include, but are not limited to, incremental placement, two types of buffer insertion, cell resizing and cell replication. The problem is modeled as a min-cost network flow problem, in which nodes represent circuit transform options. By carefully determining the structure of the network graph and the cost of each arc, a set of near-optimal transform options can be obtained as those whose corresponding nodes in the network graph have the min-cost flow passing through them. We also tie the transform selection network graph to a detailed placement network graph with TD arc costs for cell movements. This enables our algorithms to incorporate considerations of detailed placement cost for each synthesis transform along with the basic cost of applying the transform in the circuit. We have tested our algorithms on three sets of benchmarks under 3-10% area increase constraints, and obtained up to 48% and an average of 27.8% timing improvement. Our average improvement is relatively 40% better (8.2% better by an absolute measure) than applying the same set of transforms in a good sequential order that is used in many current techniques. Considering only synthesis transforms (no replacement), our technique is relatively 50% better than the sequential approach.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681557","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681557","","Benchmark testing;Circuit synthesis;Circuit testing;Costs;Delay;Discrete transforms;Integrated circuit synthesis;Joining processes;Network synthesis;Timing","integrated circuit design;network analysis","circuit transform;multiple circuit synthesis;network graph;physical synthesis algorithm","","4","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Placement based multiplier rewiring for cell-based designs","Fan Mo; Brayton, R.K.","Synplicity, Sunnyvale, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","430","433","We present an algorithm for improving the performance of carry-save-adder (CSA) style multipliers. Based on placement information, the algorithm exploits the arithmetic equivalence in the CSA multipliers and rewires to improve the slack of the multiplier.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681611","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681611","","Adders;Algorithm design and analysis;Arithmetic;Circuits;Delay estimation;Network topology;Pins;Signal processing algorithms;Timing;Wiring","digital signal processing chips;integrated circuit design;logic CAD;microprocessor chips;multiplying circuits","carry-save-adder multipliers;cell-based designs;digital integrated circuit designs;digital signal processors;microprocessors;placement based multiplier rewiring","","0","","14","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Graphene nanoribbon FETs: Technology exploration and CAD","Mohanram, K.; Guo, Jing","Dept. of Electr. & Comput. Eng., Rice Univ., Houston, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","412","415","Graphene nanoribbon FETs (GNRFETs) have emerged as a promising candidate for nanoelectronics applications. This paper summarizes (i) current understanding and prospects for GNRFETs as ultimately scaled, ideal ballistic transistors, (ii) physics-based modeling of GNRFETs to support circuit design and CAD, and (iii) variability and defects in GNRs and their impact on GNRFET circuit performance and reliability.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681607","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681607","","Application software;Circuit optimization;FETs;Fabrication;Lattices;MOSFETs;Nanoelectronics;Photonic band gap;Predictive models;Thermal conductivity","CAD;elemental semiconductors;field effect transistors;graphene;nanoelectronics;semiconductor device models;semiconductor device reliability","C;ballistic transistors;circuit design;circuit performance;computer-aided design;graphene nanoribbon FETs;nanoelectronics applications;reliability","","2","","43","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Decoupling capacitance allocation for timing with statistical noise model and timing analysis","Enami, T.; Hashimoto, M.; Sato, T.","Dept. Inf. Syst. Eng., Osaka Univ., Suita","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","420","425","This paper presents an allocation method of decoupling capacitance that explicitly considers timing. We have found and focused that decap does not necessarily improve a gate delay at all the switching timing within a cycle, and devised an efficient sensitivity calculation of timing to decap for decap allocation. The proposed method, which is based on a statistical noise modeling and timing analysis, accelerates the sensitivity calculation with an approximation and adjoint sensitivity analysis. Experimental results show that the decap allocation based on the sensitivity analysis efficiently optimizes the worst-case circuit delay within a given decap budget. Compared to the maximum decap placement, the delay improvement due to decap increases by 5% even while the total amount of decap is reduced to 40%.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681609","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681609","","Capacitance;Circuit noise;Clocks;Delay;Noise reduction;Power supplies;Sensitivity analysis;Timing;Voltage;Wire","integrated circuit layout;integrated circuit noise;sensitivity analysis","adjoint sensitivity analysis;circuit delay improvement;decoupling capacitance allocation;statistical noise model;switching timing;timing analysis","","1","","10","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Multi-layer global routing considering via and wire capacities","Chin-Hsiung Hsu; Huang-Yu Chen; Yao-Wen Chang","Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","350","355","Global routing for modern large-scale circuit designs has attracted much attention in the recent literature. Most of the state-of-the-art academic global routers just work on a simplified routing congestion model that ignores the essential via capacity for routing through multiple metal layers. Such a simplified model would easily cause fatal routability problems in subsequent detailed routing. To remedy this deficiency, we present in this paper a more effective congestion metric that considers both the in-tile nets and the residual via capacity for global routing. With this congestion metric, we develop a new global router that features two novel routing algorithms for congestion optimization, namely least-flexibility-first routing and multi-source multi-sink escaping-point routing. The least-flexibility-first routing processes the nets with the least flexibility first, facilitating a quick prediction of congestion hot spots for the subsequent nets. Enjoying lower time complexity than traditional maze and A*-search routing, in particular, the linear-time escaping-point routing guarantees to find the optimal solution and achieves the theoretical lower-bound time complexity. Experimental results show that our global router can achieve very high-quality routing solutions with more reasonable via usage, which can benefit and correctly guide subsequent detailed routing.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681597","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681597","","Circuit synthesis;Degradation;Design engineering;Design for manufacture;Large-scale systems;Manufacturing;Routing;Tiles;Transistors;Wire","circuit optimisation;network routing","A*-search routing;congestion metric;in-tile nets;large-scale circuit designs;least-flexibility-first routing;multi-layer global routing;multi-source multi-sink escaping-point routing;optimization;via-and-wire capacities","","10","","17","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A framework for predictive dynamic temperature management of microprocessor systems","Khan, O.; Kundu, S.","Dept. of Electr. & Comput. Eng., Univ. of Massachusetts, Amherst, MA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","258","263","The sustained push for performance, transistor count and instruction level parallelism has reached a point where IC thermal issues are at the forefront of design constraints. Many of the current systems deploy dynamic voltage and frequency scaling (DVFS) to address thermal emergencies. DVFS has certain limitations in terms of response lag, scalability and being reactive. On the other hand, several hardware based control theoretic schemes have been proposed to deliver optimal performance, but such schemes come at high cost and lack flexibility and scalability. In this paper, we present an alternative thermal monitoring and management system that utilizes software and hardware components, based on virtual machine concept. The proposed scheme delivers targeted, localized, and preemptive thermal management at low cost, adapts well to a multitasking environment, while delivering maximum performance under thermal stress.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681583","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681583","","Disaster management;Dynamic voltage scaling;Frequency;Hardware;Microprocessors;Optimal control;Scalability;Temperature;Thermal management;Thermal stresses","microcomputers;thermal management (packaging);thermal stresses;transistor circuits;virtual machines","dynamic voltage;frequency scaling;microprocessor systems;multitasking environment;thermal emergencies;thermal management system;thermal stress;transistor count","","5","2","18","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"On the decreasing significance of large standard cells in technology mapping","Seo, J.; Markov, I.L.; Sylvester, D.; Blaauw, D.","Dept. of EECS, Univ. of Michigan, Ann Arbor, MI","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","116","121","Technology scaling reduces gate delays while wire delays may increase. Our work studies the interaction of this phenomenon with technology mapping and its impact on modern EDA flows. In particular, we demonstrate that the use of larger standard cells increases the number of long wires and may undermine circuit delay optimization at 65 nm and below. Experiments with 130 nm, 90 nm, 65 nm, and 45 nm industrial CMOS technology suggest that limiting the use of larger standard cells in technology mapping becomes more effective at 65 nm and 45 nm node, resulting in up to 12% improvement in critical path delay on large benchmark circuits.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681561","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681561","","CMOS technology;Capacitance;Circuit optimization;Delay;Field programmable gate arrays;Integrated circuit interconnections;Logic circuits;Microprocessors;Pulse inverters;Wires","SPICE;delays;logic gates","NAND gates;circuit delay optimization;critical path delay;gate delays;industrial CMOS technology;larger standard cells;technology mapping;wire delays","","2","","17","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Practical, fast Monte Carlo statistical static timing analysis: Why and how","Singhee, A.; Singhal, S.; Rutenbar, R.A.","T.J. Watson Res. Center, IBM, Yorktown Heights, NY","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","190","195","Statistical static timing analysis (SSTA) has emerged as an essential tool for nanoscale designs. Monte Carlo methods are universally employed to validate the accuracy of the approximations made in all SSTA tools, but Monte Carlo itself is never employed as a strategy for practical SSTA. It is widely believed to be ldquotoo slowrdquo - despite an uncomfortable lack of rigorous studies to support this belief. We offer the first large-scale study to refute this belief. We synthesize recent results from fast quasi-Monte Carlo (QMC) deterministic sampling and efficient Karhunen-Loeve expansion (KLE) models of spatial correlation to show that Monte Carlo SSTA need not be slow. Indeed, we show for the ISCAS89 circuits, a few hundred, well-chosen sample points can achieve errors within 5%, with no assumptions on gate models, wire models, or the core STA engine, with runtimes less than 90 s.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681573","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681573","","Circuit analysis computing;Delay estimation;Error correction;Flexible printed circuits;Monte Carlo methods;Sampling methods;Semiconductor device modeling;Semiconductor process modeling;Size control;Timing","Karhunen-Loeve transforms;Monte Carlo methods;program diagnostics;sampling methods;timing circuits","ISCAS89 circuits;Karhunen-Loeve expansion models;core STA engine;fast quasiMonte Carlo deterministic sampling;gate models;spatial correlation;statistical static timing analysis;wire models","","15","1","30","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Comprehensive procedure for fast and accurate coupled oscillator network simulation","Bhansali, P.; Srivastava, S.; Xiaolue Lai; Roychowdhury, J.","Dept. of Electr. & Comput. Eng., Univ. of Minnesota, Minneapolis, MN","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","815","820","Coupled oscillator networks occur in various domains such as biology, astrophysics and electronics. In this paper, we present a comprehensive procedure for rapid and accurate simulation of large coupled oscillator networks using widely accepted, fully-nonlinear perturbation projection vector (PPV) phase macromodels. We validate our method against full simulation of 20times20 coupled network of Brusselator biochemical oscillator and obtain computational speedups of 170x over full simulation. Furthermore, we apply the method to study self-organization phenomenon of Brusselator under asymmetric coupling and time period variations.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681670","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681670","","Astrophysics;Biological system modeling;Biology computing;Computational biology;Computational modeling;Computer networks;Computer simulation;Heart;Oscillators;Pacemakers","circuit simulation;oscillators","Brusselator biochemical oscillator;asymmetric coupling;coupled oscillator network simulation;fully-nonlinear perturbation projection vector;phase macromodel;self-organization phenomenon;time period variation","","0","","13","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A polynomial time approximation scheme for timing constrained minimum cost layer assignment","Shiyan Hu; Zhuo Li; Alpert, C.J.","Dept. of Electr. & Comput. Eng., Michigan Technol. Univ., Houghton, MI","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","112","115","As VLSI technology enters the nanoscale regime, interconnect delay becomes the bottleneck of circuit performance. Compared to gate delays, wires are becoming increasingly resistive which makes it more difficult to propagate signals across the chip. However, more advanced technologies (65 nm and 45 nm) provide relief as the number of metal layers continues to increase. The wires on the upper metal layers are much less resistive and can be used to drive further and faster than on thin metals. This provides an entirely new dimension to the traditional wire sizing problem, namely, layer assignment for efficient timing closure. Assigning all wires to thick metals improves timing, however, routability of the design may be hurt. The challenge is to assign minimal amount of wires to thick metals to meet timing constraints. In this paper, the minimum cost layer assignment problem is proven to be NP-Complete. As a theoretical solution for NP-complete problems, a polynomial time approximation scheme is proposed. The new algorithm can approximate the optimal layer assignment solution by a factor of 1 + isin in O(mlog logm <b>ldr</b> n<sup>3</sup>/isin<sup>2</sup>) time for 0 < isin < 1, where n is the number of nodes in the tree and m is the number of routing layers. This work presents the first theoretical advance for the timing-driven minimum cost layer assignment problem. In addition to its theoretical guarantee, the new algorithm is highly practical. Our experiments on 500 test cases demonstrate that the new algorithm can run 2times faster than the optimal dynamic programming algorithm with only 2% additional wire.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681560","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681560","","Circuit optimization;Costs;Integrated circuit interconnections;NP-complete problem;Polynomials;Propagation delay;Routing;Timing;Very large scale integration;Wires","VLSI;delays;integrated circuit interconnections;network routing;polynomial approximation","VLSI technology;interconnect delay;nanoscale regime;polynomial time approximation scheme;routing layers;timing-driven minimum cost layer assignment problem;upper metal layers;wire sizing problem","","2","","15","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Thermal-aware reliability analysis for Platform FPGAs","Mangalagiri, P.; Sungmin Bae; Krishnan, R.; Yuan Xie; Narayanan, V.","Dept. of Comput. Sci. & Eng., Pennsylvania State Universiy, State College, PA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","722","727","Increasing levels of integration in field programmable gate arrays, have resulted in high on-chip power densities, and temperatures. The heterogeneity of components and scaled feature sizes in platform FPGAs have made them vulnerable to various temperature dependent failure mechanisms. Hence, we need to introduce temperature awareness in tackling such failures that affect the lifetime reliability of FPGAs. In this paper, we present a dynamic thermal-aware reliability management (DTRM) framework to analyze the impact of temperature variations on the longterm/lifetime reliability of Platform FPGAs. We first study the temperature variations, both across and with-in designs, due to the use of various hard-blocks within a 65 nm platform FPGA. In the presence of such variations, we demonstrate the vulnerability of Platform FPGAs to two different hard-failures, namely, Electromigration, and time dependent dielectric breakdown (TDDB). We also analyze the performance degradation caused by Negative Bias Temperature Instability (NBTI) in the presence of thermal-variations. We validate the temperature variations estimated by the DTRM framework using a ring oscillator based real-time temperature measurement technique.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681656","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681656","","Dielectric breakdown;Electromigration;Failure analysis;Field programmable gate arrays;Negative bias temperature instability;Niobium compounds;Performance analysis;Temperature dependence;Thermal degradation;Thermal management","electric breakdown;electromigration;field programmable gate arrays;integrated circuit reliability","dynamic thermal-aware reliability management;electromigration;field programmable gate arrays;lifetime reliability;on-chip power densities;platform FPGA;temperature dependent failure mechanisms;time dependent dielectric breakdown","","9","","17","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Synthesis from multi-cycle atomic actions as a solution to the timing closure problem","Karczmarek, M.; Arvind","Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","24","31","One solution to the timing closure problem is to perform infrequent operations in more than one cycle. Despite simplicity of the solution statement, it is not easily considered because it requires changes in RTL, which, in turn, exacerbates the verification problem. We offer a timing closure solution guaranteed to preserve functional correctness of designs expressed using atomic actions or rules. We exploit the fact that the semantics of atomic actions are untimed, that is, the time to execute an action is not specified. The current hardware synthesis technique from atomic actions assumes that each rule takes one clock cycle to complete its computation. Consequently, the rule with the longest combinational path determines the clock cycle of the entire design, often leading to needlessly slow circuits. We present a synthesis procedure for a system where the combinational circuits embodied in a rule can take multiple cycles without changing the semantics of the original design. We also present preliminary results based on an experimental compiler which uses the Bluespec (BSV) compiler front end and generates Verilog. The results show that the clock speed and the performance of circuits can be improved substantially by allowing slow paths to complete over multiple cycles. Our technique is orthogonal to solutions based on multiple clock domains.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681547","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681547","","Artificial intelligence;Central Processing Unit;Circuit synthesis;Clocks;Combinational circuits;Computer science;Delay estimation;Hardware design languages;Scheduling algorithm;Timing","combinational circuits;network synthesis;scheduling;timing circuits","clock cycle;combinational circuits;multi-cycle atomic actions;timing closure problem","","5","","14","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits","Yiming Li; Chih-Hong Hwang; Ta-Ching Yeh; Tien-Yeh Li","Dept. of Commun. Eng., Nat. Chiao Tung Univ., Hsinchu","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","278","285","Modeling of device variability is crucial for the accuracy of timing in circuits and systems, and the stability of high-frequency application. Unfortunately, due to the randomness of dopant position in device, the fluctuation of device gate capacitance is nonlinear and hard to be modeled in current compact models. Therefore, a large-scale statistically sound ldquoatomisticrdquo device/circuit coupled simulation approach is proposed to characterize the random-dopant-induced characteristic fluctuations in 16-nm-gate CMOS integrated circuits concurrently capturing the discrete-dopant-number- and discrete-dopant-position-induced fluctuations. The variations of transition time of digital circuit (inverter, NAND, and NOR gates) and high-frequency characteristic of common-source amplifier are estimated. For the digital circuits, the function-dependent and circuit-topology-dependent characteristic fluctuations resulted from random nature of discrete dopants is for the first time discussed. This study provides an insight into random-dopant- induced intrinsic timing and high-frequency characteristic fluctuations. The accuracy of the simulation technique is confirmed by the use of experimentally calibrated transistor physical model.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681586","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681586","Device variability;digital circuit;fluctuation;high frequency circuit;random dopant;timing","Accuracy;CMOS digital integrated circuits;CMOS integrated circuits;Circuit simulation;Digital circuits;Fluctuations;Large scale integration;Semiconductor device modeling;Semiconductor process modeling;Timing","CMOS digital integrated circuits;amplifiers;fluctuations;integrated circuit modelling;logic gates;nanoelectronics;semiconductor doping","NAND gate;NOR gate;common-source amplifier;discrete-dopant-position-induced fluctuations;gate capacitance;high-frequency integrated circuits;inverter;large-scale atomistic approach;nanoscale CMOS digital circuits;random-dopant-induced characteristic variability","","6","","33","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Texture Filter Memory â€” a power-efficient and scalable texture memory architecture for mobile graphics processors","Silpa, B.V.N.; Patney, A.; Krishna, T.; Panda, P.R.; Visweswaran, G.S.","Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., New Delhi","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","559","564","With increasing interest in sophisticated graphics capabilities in mobile systems, energy consumption of graphics hardware is becoming a major design concern in addition to the traditional performance enhancement criteria. Among the different steps in the graphics processing pipeline, we have observed that memory accesses during texture mapping - a highly memory intensive phase - contribute 30-40% of the energy consumed in typical embedded graphics processors. This makes the texture mapping subsystem an attractive candidate for energy optimization. We argue that a standard cache hierarchy, commonly used by researchers and commercial graphics processors for texture mapping, is wasteful of energy, and propose the Texture Filter Memory, an energy efficient architecture that exploits locality and the relatively high degree of predictability in texture memory access patterns. Our architecture consumes 75% lesser energy for texturing in a fixed function pipeline, incurring no performance overhead and a small area overhead over conventional texture mapping hardware.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681631","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681631","","Central Processing Unit;Computer graphics;Energy consumption;Filters;Geometry;Hardware;Layout;Memory architecture;Mobile computing;Pipelines","computer graphics;coprocessors;image texture","mobile graphics processors;texture filter memory;texture mapping","","3","","24","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method","Ruiming Li; Shey, A.-J.; Laudes, M.","Sun Microsyst. Inc., Santa Clara, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","783","789","Crosstalk noise becomes one of the critical issues gating design closure for nano-meter designs. Pessimism in noise analysis can lead to significant additional time spent addressing false violations. Taking logic correlation into consideration, noise analysis can reduce pessimism significantly by eliminating false noise signals [1]-[3][5]-[7][10]-[13]. Eliminating the aggressors from the aggressor candidate set that can not switch simultaneously restricted by the logic exclusivity (LE) relationship among them can save simulation time as well. The LE problem, being proved as NP-complete, is basically to determine the subset (possibly multiple equivalent subsets) of a given aggressor candidate set which has the largest combined weight out of all possible subsets governed by logic exclusivity constraints. This paper presents a new approach in resolving the LE problem, which employs a gain guided backtrack search technique that does not require exhaustive search of all the binary paths to reach an optimal solution. We first prove that under certain conditions, if the gain at each level is non-negative, then the result will be optimal. Based on this theorem, a new algorithm is developed. The experimental results demonstrate the efficiency and accuracy of this approach. The algorithm can quickly find the optimal solutions for most cases from industry designs and outperforms other methods.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681665","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681665","","Algorithm design and analysis;Analytical models;Crosstalk;Integrated circuit noise;Logic design;Noise reduction;Signal analysis;Sun;Switches;Very large scale integration","VLSI;backtracking;crosstalk;integrated circuit design;logic analysers;optimisation","NP-complete problem;crosstalk noise;false noise elimination;gain guided backtracking method;guided backtrack search technique;logic correlation;logic exclusivity constraints;nanometer designs;noise analysis","","2","","14","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"NTHU-Route 2.0: A fast and stable global router","Yen-Jung Chang; Yu-Ting Lee; Ting-Chi Wang","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","338","343","We present in this paper a fast and stable global router called NTHU-Route 2.0 that improves the solution quality and runtime of a state-of-the-art router, NTHU-Route, by the following enhancements: (1) a new history based cost function, (2) new ordering methods for congested region identification and rip-up and reroute, and (3) two implementation techniques. The experimental results show that NTHU-Router 2.0 solves all ISPD98 benchmarks with very good quality. Moreover, it routes 7 of 8 ISPD07 benchmarks without any overflow. In particular, for one of the ISPD07 benchmarks which are thought to be difficult cases previously, NTHU-Route 2.0 can completely eliminate its total overflow. NTHU-Route 2.0 also successfully solves 12 of 16 ISPD08 benchmarks without causing any overflow.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681595","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681595","","Computer science;Cost function;Delay;History;Integrated circuit interconnections;Joining processes;Pins;Routing;Runtime;Very large scale integration","VLSI;integrated circuit design;network routing","ISPD07 benchmarks;ISPD98 benchmarks;NTHU-Route 2.0;VLSI design;stable global router;state-of-the-art router","","29","5","20","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"SPM management using Markov chain based data access prediction","Yemliha, T.; Srikantaiah, S.; Kandemir, M.; Ozturk, O.","Syracuse Univ., Syracuse, NY","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","565","569","Leveraging the power of scratchpad memories (SPMs) available in most embedded systems today is crucial to extract maximum performance from application programs. While regular accesses like scalar values and array expressions with affine subscript functions have been tractable for compiler analysis (to be prefetched into SPM), irregular accesses like pointer accesses and indexed array accesses have not been easily amenable for compiler analysis. This paper presents an SPM management technique using Markov chain based data access prediction for such irregular accesses. Our approach takes advantage of inherent, but hidden reuse in data accesses made by irregular references. We have implemented our proposed approach using an optimizing compiler. In this paper, we also present a thorough comparison of our different dynamic prediction schemes with other SPM management schemes. SPM management using our approaches produces 12.7% to 28.5% improvements in performance across a range of applications with both regular and irregular access patterns, with an average improvement of 20.8%.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681632","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681632","","Embedded system;Energy management;Hardware;Memory management;Pattern analysis;Power system management;Predictive models;Prefetching;Runtime;Scanning probe microscopy","Markov processes;SRAM chips;embedded systems;information retrieval;program compilers","Markov chain;SPM management;SRAM;affine subscript functions;compiler analysis;data access prediction;dynamic prediction;embedded systems;indexed array accesses;pointer accesses;scratchpad memories","","2","","22","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"ICCAD 2008 - Awards","","","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","ix","ix","","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681531","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681531","","Awards","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Mixed-signal simulation challenges and solutions","Chang, Henry; Walker, William; Maneatis, John G.; Croix, John","DesignerÃ‚Â¿s Guide Consulting, Los Altos, CA, USA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","xiii","xiii","The design of complex mixed-signal system-on-a-chip (SOC) designer poses challenging requirements on the simulation design environment. The simulation platform has to include simulations at the behavioral, gate and transistor-level which have traditionally been done in separate environments. As the scaling trend continues, the designer needs additional accuracy and capacity, new capabilities such as efficient statistical simulation that takes into account layout dependent effects. In this panel we have representatives from the CAD and design community discussing the challenges and current solutions available to the mixed-signal simulation challenge.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681539","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681539","","CMOS technology;Circuit simulation;Costs;DH-HEMTs;Design automation;Environmental economics;Moore's Law;Physics;Process design;System-on-a-chip","","","","1","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Correct-by-construction microarchitectural pipelining","Kam, T.; Kishinevsky, M.; Cortadella, J.; Galceran-Oms, M.","Strategic CAD Labs., Intel Corp., Oregon, OH","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","434","441","This paper presents a method for correct-by-construction microarchitectural pipelining that handles cyclic systems with dependencies between iterations. Our method combines previously known bypass and retiming transformations with a few transformations valid only for elastic systems with early evaluation (namely, empty FIFO insertion, FIFO capacity sizing, insertion of anti-tokens, and introducing early evaluation multiplexors). By converting the design to a synchronous elastic form and then applying this extended set of transformations, one can pipeline a functional specification with an automatically generated distributed controller that implements stalling logic resolving data hazards off the critical path of the design. We have developed an interactive toolkit for exploring elastic microarchitectural transformations. The method is illustrated by pipelining a few simple examples of instruction set architecture ISA specifications.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681612","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681612","","Delay;Distributed control;Hazards;Logic;Microarchitecture;Pipeline processing;Radio frequency;Synchronous generators;Systolic arrays;Throughput","controllers;iterative methods;logic circuits;multiplexing equipment;pipeline processing","FIFO capacity sizing;anti-token insertion;automatically generated distributed controller;bypass transformations;correct-by-construction microarchitectural pipelining;cyclic systems;elastic microarchitectural transformations;empty FIFO insertion;evaluation multiplexors;interactive toolkit;iterations;logic resolving data hazards;retiming transformations","","4","","21","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"MAPS: Multi-Algorithm Parallel circuit Simulation","Xiaoji Ye; Wei Dong; Peng Li; Nassif, S.","Dept. of ECE, Texas A&M Univ., College Station, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","73","78","The emergence of multi-core and many-core processors has introduced new opportunities and challenges to EDA research and development. While the availability of increasing parallel computing power holds new promise to address many computing challenges in CAD, the leverage of hardware parallelism can only be possible with a new generation of parallel CAD applications. In this paper, we propose a novel multi-algorithm parallel circuit simulation approach (MAPS) and its multi-core implementation to expedite one of the most fundamental CAD applications: transistor-level transient circuit simulation. MAPS starts multiple simulation algorithms in parallel for a given simulation task. By properly synchronizing these algorithms on-the-fly, we exploit the diversity in simulation algorithms to achieve possibly superlinear overall speedup in transient simulation. In addition, our unique multi-algorithm framework allows unique safe exploration of simulation methods that are conventionally discarded due to convergence concerns. As a coarse grained parallel simulation approach, the implementation of MAPS demands a minimum of parallel programming effort and allows for reuse of existing serial simulation codes.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681554","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681554","","Circuit simulation;Clustering algorithms;Computational modeling;Convergence;Hardware;Multicore processing;Parallel processing;Parallel programming;Runtime;Supercomputers","circuit CAD;circuit simulation;parallel programming","CAD;multi-algorithm parallel circuit simulation;multi-core implementation;parallel programming;serial simulation codes;transistor-level transient circuit simulation","","15","","23","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Optimization-based framework for simultaneous circuit-and-system design-space exploration: A high-speed link example","Sredojevic, R.; Stojanovic, V.","Dept. of Electr. Eng. & Comput. Sci., Massachusetts Inst. of Technol., Cambridge, MA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","314","321","Connecting system-level performance models with circuit information has been a long-standing problem in analog/mixed-signal front-ends, like radios and high-speed links. High-speed links are particularly hard to analyze because of the complex interplay of device/circuit parasitics and channel filtering operation. In this paper we introduce optimization-based framework for link design-space exploration, connecting the link transmission quality and top-level filter settings with circuit power, sizing and biasing. We derive a special analytical discrete time representation that avoids the size explosion of the symbolic problem description improving the parsing and solver time by orders of magnitude and making this joint optimization possible in real-time. This robust and accurate problem formulation is derived in signomial form and is compatible with existing optimization approaches to circuit sizing. We demonstrate this optimization framework on a link design-space exploration example, investigating trade-offs between the transmit pre-emphasis and linear receiver equalizer and their impact on overall link power vs. data rate.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681592","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681592","","Circuit optimization;Circuits and systems;Decision feedback equalizers;Design optimization;Equations;Filters;Phase locked loops;Power system modeling;Radio transmitters;Timing","filtering theory;network synthesis;optimisation","analog-mixed-signal front-ends;channel filtering;high-speed link example;optimization-based framework;simultaneous circuit-and-system design-space exploration;system-level performance models;top-level filter settings","","8","","18","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization","Yesin Ryu; Taewhan Kim","Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ., Seoul","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","416","419","A new approach to the problem of clock buffer polarity assignment for minimizing power/ground noise on the clock network is presented. The previous approaches solve the assignment problem in two separate steps: (step 1) generating a clock routing tree of minimum total wirelength, satisfying the clock skew constraint and then (step 2) inserting buffering elements with their polarities under the objective of minimizing power/ground noise while satisfying the clock skew constraint. Yet, there is no easy way to predict the result of step 2 during step 1. In our approach, we place the primary importance on the cost of power/ground noise. Consequently, we try to minimize the cost of power/ground noise first and then to construct a clock routing tree later while satisfying the clock skew constraint. Through experimentation using several benchmark circuits, it is shown that this approach is quite effective and produces very good solutions, reducing the power/ground noise by 75% and the peak current by 26% at the expense of 5% wirelength overhead compared to that produced by the conventional approach.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681608","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681608","","Circuit noise;Clocks;Costs;Inverters;Noise generators;Noise reduction;Power generation;Power supplies;Routing;Switches","buffer circuits;clocks;network routing;trees (electrical)","benchmark circuits;clock buffer polarity assignment;clock network;clock routing tree;clock skew constraint;ground noise minimization;power noise minimization;wirelength overhead","","6","","13","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Hardware protection and authentication through netlist level obfuscation","Chakraborty, R.S.; Bhunia, S.","Dept. of Electr. Eng. & Comput. Sci., Case Western Reserve Univ., Cleveland, OH","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","674","677","Hardware intellectual property (IP) cores have emerged as an integral part of modern system-on-chip (SoC) designs. However, IP vendors are facing major challenges to protect hardware IPs and to prevent revenue loss due to IP piracy. In this paper, we propose a novel design methodology for hardware IP protection and authentication using netlist level authentication. The proposed methodology can be integrated in the SoC design and manufacturing flow to provide hardware protection to the IP vendors, the chip designer, and the system designer. Simulation results on ISCAS-89 benchmark circuits show that we can achieve high levels of security through a well-formulated obfuscation scheme at less than 10% area overhead under delay constraint.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681649","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681649","Design for security;IP piracy;hardware authentication;hardware obfuscation;hardware protection","Authentication;Circuit simulation;Delay;Design methodology;Hardware;Intellectual property;Manufacturing;Protection;Security;System-on-a-chip","authorisation;benchmark testing;industrial property;system-on-chip","IP vendors;ISCAS-89 benchmark circuits;hardware IP protection;hardware intellectual property cores;netlist level authentication;netlist level obfuscation;system-on-chip","","19","1","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Double patterning technology friendly detailed routing","Minsik Cho; Yongchan Ban; Pan, D.Z.","Dept. of ECE, Univ. of Texas at Austin, Austin, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","506","511","Double patterning technology (DPT) is a most likely lithography solution for 32/22 nm technology nodes as of 2008 due to the delay of extreme ultra violet lithography. However, it should hurdle two challenges before being introduced to mass production, layout decomposition and overlay error. In this paper, we present the first detailed routing algorithm for DPT to improve layout decomposability and robustness against overlay error, by minimizing indecomposable wirelength and the number of stitches. Experimental results show that the proposed approach improves the quality of layout significantly in terms of decomposability and the number of stitches with 3.6x speedup, compared with a current industrial DPT design flow.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681622","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681622","","Bridges;Delay;Inorganic materials;Lithography;Manufacturing;Mass production;Optical sensors;Robustness;Routing;Ultraviolet sources","ultraviolet lithography","double patterning technology;extreme ultra violet lithography;layout decomposition;mass production;overlay error;routing algorithm","","24","14","17","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Verifying external interrupts of embedded microprocessor in SoC with on-chip bus","Fu-Ching Yang; Jing-Kun Zhong; Ing-Jer Huang","Dept. of Comput. Sci. & Eng., Nat. Sun Yat-sen Univ., Kaohsiung","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","372","377","The microprocessor verification challenge becomes higher in the on-chip bus (OCB) than in the unit-level. Especially for the external interrupts, since they interface with other IP components, they suffer from the complicated bus protocol and IP conflict problems. This paper proposes a automatic method to verify the microprocessor external interrupt behaviors on the OCB. The verification approach is based on the Processor External Interrupt Verification Tool (PEVT) whose simulation environment is direct-connected memory. In this paper, we implement the PEVT-SoC and successfully verify two SoC platforms, one academic microprocessor and one public domain microprocessor. An interesting bug appears that is impossible to be discovered in the memory bus and not easy to be identified on the OCB. The result shows that the PEVT-SoC effectively shortens the verification time regardless of the system complexity and can be easily migrated to different platforms/microprocessors. With little human effort, even an inexperience designer can generate extensive verification cases in a systematic way.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681600","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681600","","Computer science;Design engineering;Hardware;Humans;Intellectual property;Microprocessors;Pins;Pipelines;Protocols;System-on-a-chip","embedded systems;interrupts;microcomputers;system buses;system-on-chip","IP components;bus protocol;direct-connected memory;microprocessor verification;on-chip bus;processor external interrupt verification tool;public domain microprocessor","","0","","8","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"On capture power-aware test data compression for scan-based testing","Jia Li; Xiao Liu; Yubin Zhang; Yu Hu; Xiaowei Li; Qiang Xu","Key Lab. of Comput. Syst. & Archit., CAS, Beijing","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","67","72","Large test data volume and high test power are two of the major concerns for the industry when testing large integrated circuits. With given test cubes in scan-based testing, the ldquodonpsilat-carerdquo bits can be exploited for test data compression and/or test power reduction. Prior work either targets only one of these two issues or considers to reduce test data volume and scan shift power together. In this paper, we propose a novel capture power-aware test compression scheme that is able to keep scan capture power under a safe limit with little loss in test compression ratio. Experimental results on benchmark circuits demonstrate the efficacy of the proposed approach.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681553","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681553","","Automatic testing;Benchmark testing;Circuit testing;Integrated circuit technology;Integrated circuit testing;Laboratories;Power engineering computing;Power system reliability;System testing;Test data compression","data compression;monolithic integrated circuits;power aware computing;power consumption","data volume;integrated circuit testing;power-aware test data compression;scan capture power;scan-based testing;test compression ratio;test power reduction","","11","2","19","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A Voltage-Frequency Island aware energy optimization framework for networks-on-chip","Wooyoung Jang; Duo Ding; Pan, D.Z.","Dept. of Electr. & Comput. Eng., Univ. of Texas at Austin, Austin, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","264","269","In this paper, we present a partitioning, mapping, and routing optimization framework for energy-efficient VFI (voltage-frequency island) based network-on-chip. Unlike the recent work [10] which only performs partitioning together with voltage-frequency assignment for a given mesh network layout, our framework consists of three key VFI-aware components, i.e., VFI-aware partitioning, VFI-aware mapping, and VFI-aware routing. Thus our technique effectively reduces VFI overheads such as mixed clock FIFOs and voltage level converters by over 82% and energy consumption by over 9% compared with the previous state-of-art works [10].","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681584","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681584","","Clocks;Energy consumption;Energy efficiency;Frequency;Mesh networks;Network-on-a-chip;Routing;System-on-a-chip;Threshold voltage;Tiles","energy consumption;network routing;network-on-chip;optimisation","energy consumption;mesh network layout;mixed clock FIFOs;networks-on-chip;routing optimization framework;voltage-frequency assignment;voltage-frequency island aware energy optimization framework","","8","","18","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Verification of arithmetic datapaths using polynomial function models and congruence solving","Tew, N.; Kalla, P.; Shekhar, N.; Gopalakrishnan, S.","ECE Dept., Univ. of Utah, Salt Lake City, UT","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","122","128","This paper addresses the problem of solving finite word-length (bit-vector) arithmetic with applications to equivalence verification of arithmetic datapaths. Arithmetic datapath designs perform a sequence of add, mult, shift, compare, concatenate, extract, etc., operations over bit-vectors. We show that such arithmetic operations can be modeled, as constraints, using a system of polynomial functions of the type f : Z<sub>2</sub>n<sub>1</sub> times Z<sub>2</sub>n<sub>2</sub> times <b>ldrldrldr</b> times Z<sub>2</sub>n<sub>d</sub> rarr Z<sub>2</sub>m. This enables the use of modulo-arithmetic based decision procedures for solving such problems in one unified domain. We devise a decision procedure using Newtonpsilas p-adic iteration to solve such arithmetic with composite moduli, while properly accounting for the word-sizes of the operands. We describe our implementation and show how the basic p-adic approach can be improved upon. Experiments are performed over some communication and signal processing designs that perform non-linear and polynomial arithmetic over word-level inputs. Results demonstrate the potential and limitations of our approach, when compared against SAT-based approaches.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681562","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681562","","Arithmetic;Cities and towns;Communication system control;Digital signal processing;Engineering profession;Engines;Multimedia communication;Multimedia systems;Polynomials;Signal processing","digital arithmetic;polynomials","Newton p-adic iteration;arithmetic datapaths verification;arithmetic operations;congruence solving;finite word-length arithmetic;modulo-arithmetic based decision procedures;polynomial arithmetic;polynomial function models","","2","","27","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits","Yongho Lee; Deog-Kyoon Jeong; Taewhan Kim","Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ., Seoul","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","169","172","Power gating in circuits is one of the effective technologies to allow low leakage and high performance operations. This work aims to analyze and establish the relations between the three important design parameters in power gated circuits: (i) the maximum current flowing from/to power/ground (ii) the wakeup (sleep to active mode transition) time delay and (iii) the number of sleep transistors. With the understanding of relations between the parameters, we propose solutions to the two problems: (1) finding logic clusters and their wakeup schedule to minimize the sleep transistor overhead under the constraints of wakeup time and peak current and (2) finding logic clusters and their wakeup schedule to minimize the wakeup time under the constraints of peak current and the number of sleep transistors. From an experimentation using ISCAS benchmarks, it is shown that our proposed technique is able to explore the search space, finding solutions with 65% ~ 77% reduced number of sleep transistors and 30% ~ 36% reduced wakeup time delay, compared to the results by the previous work.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681569","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681569","","CMOS technology;Computer science;Delay effects;Dynamic voltage scaling;Energy consumption;Logic circuits;Power supplies;Space exploration;Time factors;Transistors","delays;logic arrays;power supply circuits;transistors","logic clusters;power gated circuits;power-ground current;sleep transistors;transistor overhead;wakeup schedule;wakeup time delay","","5","","9","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"On efficient Monte Carlo-based Statistical Static Timing Analysis of digital circuits","Jaffari, J.; Anis, M.","Spry Design Autom, Waterloo, ON","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","196","203","The Monte-Carlo (MC) technique is a well-known solution for statistical analysis. In contrast to probabilistic (non-Monte Carlo) statistical static timing analysis (SSTA) techniques, which are typically derived from simple statistical or timing models, the MC-based SSTA technique encompasses complicated timing and process variation models. However, a precise analysis that involves a traditional MC-based technique requires many timing simulation runs (1000s). In this paper, the behavior of the critical delay of digital circuits is investigated by using a Legendre polynomial-based ANOVA decomposition. The analysis verifies that the variance of the critical delay is mainly due to the pairwise interactions among the principal components (PCs) of the process parameters. Based on this fact, recent progress on the MC-based SSTA, through Latin hypercube sampling (LHS), is also studied. It is shown that this technique is prone to inefficient critical delay variance and quantile estimating. Inspired by the decomposition observations, an efficient algorithm is proposed which produces optimally low L2-discrepancy quasi-MC (QMC) samples which significantly improve the precision of critical delay statistical estimations, compared with that of the MC, LHS, and traditional QMC techniques.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681574","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681574","","Analysis of variance;Analytical models;Circuit analysis;Circuit simulation;Delay estimation;Digital circuits;Personal communication networks;Polynomials;Statistical analysis;Timing","Legendre polynomials;Monte Carlo methods;VLSI;decomposition;digital circuits;principal component analysis","Latin hypercube sampling;Legendre polynomial-based ANOVA decomposition;Monte Carlo-based statistical static timing analysis;critical delay statistical estimation;digital VLSI circuits;principal components;process variation models;timing models","","8","","29","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Parameterized transient thermal behavioral modeling for chip multiprocessors","Duo Li; Tan, S.X.-D.; Pacheco, E.H.; Tirumala, M.","Dept. of Electr. Eng., Univ. of California, Riverside, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","611","617","In this paper, we propose a new architecture-level parameterized transient thermal behavioral modeling algorithm for emerging thermal related design and optimization problems for high-performance chip-multiprocessor (CMP) design. We propose a new approach, called ParThermPOF, to build the parameterized thermal performance models from the given architecture thermal and power information. The new method can include a number of parameters such as the locations of thermal sensors in a heat sink, different components (heat sink, heat spread, core, cache, etc.), thermal conductivity of heat sink materials, etc. The method consists of two steps: first, response surface method based on low-order polynomials is applied to build the parameterized models at each time point for all the given sampling nodes in the parameter space. Second, an improved generalized pencil-of-function (GPOF) method is employed to build the transfer-function based behavioral models for each time-varying coefficient of the polynomials generated in the first step. Experimental results on a practical quad-core microprocessor show that the generated parameterized thermal model matchs the given data very well. ParThermPOF is very suitable for design space exploration and optimization where both time and system parameters need to be considered.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681640","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681640","","Algorithm design and analysis;Conducting materials;Design optimization;Heat sinks;Microprocessors;Polynomials;Response surface methodology;Sampling methods;Thermal conductivity;Thermal sensors","heat sinks;multiprocessing systems;optimisation;thermal conductivity","ParThermPOF;architecture-level parameterized transient thermal behavioral modeling algorithm;generalized pencil-of-function;heat sink;high-performance chip-multiprocessor;optimization;polynomial time-varying coefficient;quad-core microprocessor;thermal conductivity;thermal sensors","","0","1","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"On the numbers of variables to represent sparse logic functions","Sasao, T.","Dept. of Comput. Sci. & Electron., Kyushu Inst. of Technol., Iizuka","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","45","51","In an incompletely specified function f, donpsilat care values can be chosen to minimize the number of variables to represent f. It is shown that, in incompletely specified functions with k 0psilas and k 1psilas, the probability that f can be represented with only p = 2[log<sub>2</sub>(k + 1)] variables is greater than e<sup>-1</sup> = 0.36788. In the case of multiple-output functions, where only the outputs for k input combinations are specified, most functions can be represented with at most p = 2[log<sub>2</sub>(k+1)] <sup>-1</sup> variables. Experimental data is shown to support this. Because of this property, an IP address table can be realized with a small amount of memory.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681550","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681550","","Computer science;Input variables;Logic functions;Minimization;Programmable logic arrays;Table lookup","IP networks;minimisation of switching nets;probability","IP address;input combinations;logic functions;multiple-output functions;probability","","7","","13","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Exact basic geometric operations on arbitrary angle polygons using only fixed size integer coordinates","Lvov, A.; Finkler, U.","T.J. Watson Res. Center, IBM, Yorktown Heights, NY","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","494","498","As the semiconductor technology is scaling down to nanometer regime, accurate layout analysis requires operations with simulated contours of VLSI layouts which are non-rectilinear.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681620","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681620","","Analytical models;Arithmetic;Geometry;Kernel;Manufacturing processes;Optical distortion;Performance analysis;Roundoff errors;Shape;Very large scale integration","VLSI;geometry;integrated circuit layout","VLSI layouts;arbitrary angle polygons;exact basic geometric operations;fixed size integer coordinates;layout analysis;semiconductor technology","","2","","27","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Performance estimation and slack matching for pipelined asynchronous architectures with choice","Gill, G.; Gupta, V.; Singh, M.","Dept. of Comput. Sci., Univ. of North Carolina, Chapel Hill, NC","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","449","456","This paper presents a fast analytical method for estimating the throughput of pipelined asynchronous systems, and then applies that method to develop a fast solution to the problem of pipelining ldquoslack matchingrdquo. The approach targets systems with hierarchical topologies, which typically result when high-level (block structured) language specifications are compiled into data-driven circuit implementations. A significant contribution is that our approach is the first to efficiently handle architectures with choice (i.e. the presence of conditional computation constructs such if-then-else and conditional loops).","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681614","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681614","","Circuits;Computer architecture;Delay;Design optimization;Information analysis;Latches;Performance analysis;Pipeline processing;Runtime;Throughput","asynchronous circuits;performance evaluation","FIFO stages;MILP formulation;data-driven circuit implementations;high-level language specifications;performance estimation;pipelined asynchronous architectures;slack matching","","10","2","19","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Power supply signal calibration techniques for improving detection resolution to hardware Trojans","Rad, R.M.; Xiaoxiao Wang; Tehranipoor, M.; Plusquellic, J.","Dept. of CSEE, Univ. of Maryland, Baltimore, MD","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","632","639","Chip design and fabrication is becoming increasingly vulnerable to malicious activities and alternations with globalization. An adversary can introduce a Trojan designed to disable and/or destroy a system at some future time (Time Bomb) or the Trojan may serve to leak confidential information covertly to the adversary. This paper proposes a taxonomy for Trojan classification and then describes a statistical approach for detecting hardware Trojans that is based on the analysis of an ICs power supply transient signals. A key component to improving the resolution of power analysis techniques to Trojans is calibrating for process and test environment (PE) variations. The main focus of this research is on the evaluation of four signal calibration techniques, each designed to reduce the adverse impact of PE variations on our statistical Trojan detection method.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681643","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681643","","Calibration;Chip scale packaging;Fabrication;Globalization;Hardware;Power supplies;Signal analysis;Signal resolution;Taxonomy;Weapons","invasive software;power supply circuits","Trojan classification taxonomy;chip design;detection resolution;hardware Trojans;power supply signal calibration;power supply transient signals;process environment variation;test environment variation","","43","","17","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Smoothed form of nonlinear phase macromodel for oscillators","Gourary, M.M.; Rusakov, S.G.; Ulyanov, S.L.; Zharov, M.M.; Mulvaney, B.J.; Gullapalli, K.K.","IPPM, Russian Acad. of Sci., Moscow","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","807","814","This paper proposes an improvement to the well-known oscillator nonlinear phase macromodel based on Floquet theory. A smoothed form of the nonlinear phase macromodel is derived by eliminating highly oscillatory terms in the macromodel, resulting in a significant speed-up in transient simulation. For an LC oscillator under sinusoidal excitation the new macromodel is equivalent to the Adler model. Numerical experiments confirm a considerable decrease of computational efforts. It is further shown that the new macromodel allows one to perform phase noise analysis of locked oscillators under arbitrary periodic injection.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681669","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681669","","Circuit simulation;Computational modeling;Differential equations;Frequency;Injection-locked oscillators;Nonlinear equations;Performance analysis;Phase noise;Ring oscillators;Stability analysis","injection locked oscillators;phase noise;transient analysis","Adler model;Floquet theory;LC oscillator;arbitrary periodic injection;oscillator nonlinear phase macromodel based;phase noise analysis;sinusoidal excitation;transient simulation","","1","","20","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Integrated circuit design with NEM relays","Chen, F.; Hei Kam; Markovic, D.; Tsu-Jae King Liu; Stojanovic, V.; Alon, E.","Dept. of EECS, Massachusetts Inst. of Technol., Cambridge, MA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","750","757","To overcome the energy-efficiency limitations imposed by finite sub-threshold slope in CMOS transistors, this paper explores the design of integrated circuits based on nano-electro-mechanical (NEM) relays. A dynamical Verilog-A model of the NEM relay is described and correlated to device measurements. Using this model we explore NEM relay design strategies for digital logic and I/O that can significantly improve the energy efficiency of the whole VLSI system. By exploiting the low effective threshold voltage and zero leakage achievable with these relays, we show that NEM relay-based adders can achieve an order of magnitude or more improvement in energy efficiency over CMOS adders with ns-range delays and with no area penalty. By applying parallelism, this improvement in energy-efficiency can be achieved at higher throughputs as well, at the cost of increased area. Similar improvements in high-speed I/O energy are also predicted by making use of the relays to implement highly energy-efficient digital-to-analog and analog-to-digital converters.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681660","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681660","","Adders;CMOS integrated circuits;CMOS logic circuits;Digital relays;Energy efficiency;Hardware design languages;Integrated circuit measurements;Integrated circuit synthesis;Logic devices;Semiconductor device modeling","CMOS integrated circuits;VLSI;hardware description languages;integrated circuit design;logic design;nanoelectromechanical devices;relays","CMOS transistors;NEM relays;VLSI system;Verilog-A model;analog-to-digital converters;digital-to-analog converters;integrated circuit design;nanoelectromechanical relays","","37","3","24","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Linear analysis of random process variability","Wang, V.; Markovic, D.","Univ. of California, Los Angeles, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","292","296","This paper describes an alternate method to Monte Carlo for calculating circuit node voltage and branch current variances due to random process variability. Recent results show that the complex models traditionally used to describe random process variations of a transistor can be replaced by a single independent current noise source with a variance dependent on the transistorpsilas size and operating points. As a result, each transistor affected by random process variability can be modeled as a deterministic device in parallel with a current noise source. By replacing all the transistors in a circuit with this model, the spatial voltage variances of circuit nodes can be calculated through linear small-signal analysis. The idea is presented in this paper and a tool implemented for Berkeley SPICE is described. The results of the variability SPICE tool match the results from Monte Carlo run in SPECTRE, with an accuracy determined by the accuracy of the random process variability model. For example, the standard deviations computed by the tool are within a 5.0% accuracy of those calculated through measured silicon data which has a fitting error of 5.4%. The Monte Carlo method computes node variances in a time proportional to the number of circuit nodes and the number of iterations, whereas the computation time required by the variability tool is only a function of the number of circuit nodes. For large analog designs this results in a significant speed-up in the amount of time required to calculate circuit node variances.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681588","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681588","","Analysis of variance;Circuit noise;Circuit simulation;Differential amplifiers;Integrated circuit noise;Monte Carlo methods;Random processes;SPICE;Silicon;Voltage","Monte Carlo methods;SPICE;integrated circuit design;random processes","Monte Carlo;SPICE;linear analysis;linear small-signal analysis;random process variability","","3","","11","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Effective IR-drop reduction in at-speed scan testing using distribution-controlling X-Identification","Miyase, K.; Noda, K.; Ito, H.; Hatayama, K.; Aikyo, T.; Yamato, Y.; Furukawa, H.; Xiaoqing Wen; Kajihara, S.","Kyushu Inst. of Technol., Iizuka","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","52","58","Test data modification based on test relaxation and X-filling is the preferable approach for reducing excessive IR-drop in at-speed scan testing to avoid test-induced yield loss. However, none of the existing test relaxation methods can control the distribution of identified donpsilat care bits (X-bits), thus adversely affecting the effectiveness of IR-drop reduction. In this paper, we propose a novel test relaxation method, called Distribution-Controlling X-Identification (DC-XID), which controls the distribution of X-bits identified from a set of fully-specified test vectors for the purpose of effectively reducing IR-drop. Experimental results on large industrial circuits demonstrate the effectiveness and practicality of the proposed method in reducing IR-drop, without any impact on fault coverage, test data volume, or test circuit size.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681551","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681551","","Circuit faults;Circuit testing;Clocks;Delay;Energy consumption;Lab-on-a-chip;Logic;Relaxation methods;Switching circuits;Very large scale integration","integrated circuit testing","IR-drop reduction;at-speed scan testing;distribution-controlling X-identification;test data modification;test relaxation","","8","","24","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Process variation aware system-level task allocation using stochastic ordering of delay distributions","Singhal, L.; Bozorgzadeh, E.","Univ. of California, Irvine, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","570","574","Design variability due to within-die and die-to-die variations has potential to significantly reduce the maximum operating frequency and effective performance of the system in future process technology generations. When multiple cores in MPSoC have different delay distributions, the problem of assigning tasks to the cores become challenging. This paper targets system level task allocation to stochastically minimize the total execution time of an application on MPSoC under process variation. In this work, we first introduce stochastically optimal task allocation problem. We provide formal theorems of the optimality of the solution in simple scenarios. We extend our theoretical work for generic cases in normal distribution. The proposed techniques enable efficient computation of task allocation using non-stochastic analysis. We apply these techniques in allocating tasks in the embedded system benchmark suites on MPSoC. We show that deterministic solution for system-level task allocation on widely used benchmark topologies and distributions (normal distribution) is almost as good as the best probabilistic solution.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681633","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681633","","Clocks;Delay effects;Embedded system;Frequency;Gaussian distribution;Hardware;Random variables;Stochastic processes;Stochastic systems;Topology","CAD;embedded systems;multiprocessing systems;stochastic processes;system-on-chip","MPSoC;delay distributions;embedded system benchmark topology;multiprocessor system-on-chip;process variation aware system-level task allocation;stochastic ordering","","6","","12","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"To SAT or not to SAT: Ashenhurst decomposition in a large scale","Hsuan-Po Lin; Jiang, J.R.; Ruei-Rung Lee","Dept. of Electr. Eng./Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","32","37","Functional decomposition is a fundamental operation in logic synthesis. Prior BDD-based approaches to functional decomposition suffer from the memory explosion problem and do not scale well to large Boolean functions. Variable partitioning has to be specified a priori and often restricted to a few bound-set variables. Moreover, non-disjoint decomposition requires substantial sophistication. This paper shows that, when Ashenhurst decomposition (the simplest and preferable functional decomposition) is considered, both single-and multiple-output decomposition can be formulated with satisfiability solving, Craig interpolation, and functional dependency. Variable partitioning can be automated and integrated into the decomposition process without the bound-set size restriction. The computation naturally extends to non-disjoint decomposition. Experimental results show that the proposed method can effectively decompose functions with up to 300 input variables.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681548","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681548","","Binary decision diagrams;Boolean functions;Circuit synthesis;Data structures;Explosions;Field programmable gate arrays;Input variables;Interpolation;Large-scale systems;Logic","Boolean functions;computability;functional equations;interpolation","Ashenhurst decomposition;Craig interpolation;functional decomposition;large Boolean functions;logic synthesis;memory explosion problem;satisfiability solving","","6","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Accurate energy breakeven time estimation for run-time power gating","Hao Xu; Wen-Ben Jone; Vemuri, R.","Dept. of Electr. & Comput. Eng., Univ. of Cincinnati, Cincinnati, OH","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","161","168","Run-time Power Gating (RTPG) is a recent technique, which aims at aggressively reducing leakage power consumption. Energy breakeven time (EBT), or equivalent sleep time has been proposed as a critical figure of merit of RTPG. Our research introduces the definition of average EBT in a run-time environment. We develop a method to estimate the average EBT for any given circuit block, considering the impact of circuit states. HSPICE simulation results on ISCAS85 benchmark circuits show that the average EBT model has on the average 1.8% error. The CAD tool implemented based on the model can perform fast estimations with a speedup of 3000times over HSPICE.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681568","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681568","","Circuit simulation;Energy consumption;Gate leakage;Leakage current;MOSFET circuits;Power MOSFET;Power generation;Runtime environment;State estimation;Subthreshold current","MOSFET circuits;SPICE;benchmark testing;circuit CAD;circuit simulation;leakage currents;logic gates","CAD;HSPICE simulation;ISCAS85 benchmark circuits;MOSFET;NAND gate;NMOS;circuit block;energy breakeven time;equivalent sleep time;leakage power consumption;run-time power gating","","5","","14","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Hybrid CMOS-STTRAM non-volatile FPGA: Design challenges and optimization approaches","Paul, S.; Mukhopadhyay, S.; Bhunia, S.","Dept. of EECS, Case Western Reserve Univ., Cleveland, OH","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","589","592","Research efforts to develop a novel memory technology that combines the desired traits of non-volatility, high endurance, high speed and low power have resulted in the emergence of Spin Torque Transfer-RAM (STTRAM) as a promising next generation universal memory. However, the prospect of developing a non-volatile FPGA framework with STTRAM exploiting its high integration density remains largely unexplored. In this paper, we propose a novel CMOS-STTRAM hybrid FPGA framework; identify the key design challenges; and propose optimization techniques at circuit, architecture and application mapping levels. Simulation results show that a STTRAM based optimized FPGA framework achieves an average improvement of 48.38% in area, 22.28% in delay and 16.1% in dynamic power for ISCAS benchmark circuits over a conventional CMOS based FPGA design.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681636","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681636","Emerging memory technologies;STTRAM;non-volatile FPGA","CMOS technology;Circuits;Design optimization;Field programmable gate arrays;Magnetic tunneling;Magnetization;Nonvolatile memory;Phase change random access memory;Random access memory;Tunneling magnetoresistance","CMOS logic circuits;CMOS memory circuits;field programmable gate arrays;logic design;low-power electronics;random-access storage","CMOS-STTRAM;field programmable gate arrays;nonvolatile RAM;spin torque transfer-RAM","","7","","13","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Guaranteed stable projection-based model reduction for indefinite and unstable linear systems","Bond, B.N.; Daniel, L.","Res. Lab. in Electron., Massachusetts Inst. of Technol., Cambridge, MA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","728","735","In this work we present a stability-preserving projection framework for model reduction of linear systems. Specifically, given one projection matrix (e.g. a right-projection matrix), we derive a set of linear constraints for the other projection matrix (e.g. the left-projection matrix) resulting in a projection framework that is guaranteed to generate a stable reduced model. Several efficient techniques for solving the proposed system of constraints are presented, including an optimization problem formulation for finding the optimal stabilizing projection, and a formulation with computational complexity independent of the size of the original system. The resulting algorithms can create accurate stable and passive models of arbitrary indefinite systems at a significantly cheaper cost than existing methods such as balanced truncation. Nevertheless, our algorithms integrate fully and effortlessly with most of the available standard model order reduction approaches for very large systems generated in VLSI applications (such as moment-matching methods, POD, or poor manpsilas TBR), which can guarantee stability and passivity only in very specialized cases. Our algorithms have been tested on a large variety of typical VLSI applications, including field-solver-extracted models of RF inductors for analog applications, power distribution grids for large VLSI digital integrated circuits, and MEMS devices for sensing and actuation applications. The results have been successfully compared to those from existing and much more expensive stabilizing reduction techniques.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681657","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681657","","Circuit stability;Circuit testing;Computational complexity;Constraint optimization;Costs;Integrated circuit modeling;Integrated circuit testing;Linear systems;Reduced order systems;Very large scale integration","VLSI;computational complexity;digital integrated circuits;inductors;linear systems;micromechanical devices;optimisation","MEMS devices;RF inductors;VLSI digital integrated circuits;analog applications;computational complexity;field-solver-extracted models;indefinite linear systems;left-projection matrix;moment-matching methods;optimization;power distribution grids;right-projection matrix;stable projection-based model reduction;unstable linear systems","","4","","24","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Path-RO: A novel on-chip critical path delay measurement under process variations","Xiaoxiao Wang; Tehranipoor, M.; Datta, R.","Dept. of ECE, Univ. of Connecticut, Storrs, CT","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","640","646","As technology scales to 45 nm and below, process variations will present significant impact on path delay. This trend makes the deviation between simulated path delay and actual path delay in a manufactured chip more significant. In this paper, we propose a new on-chip path delay measurement structure called path-based ring oscillator (Path-RO). The proposed method creates an oscillator from a targeted path for which it is used to measure path delay on-chip under the impact of process variations. To alleviate accuracy degradation caused by the architecture itself, a high-accuracy calibration process is presented. Through experimental results on Path-ROs inserted in ITCpsila99 b19 benchmark, we obtain path delay distribution under different process variations. The accuracy and efficiency of path delay measurement using Path-RO are also verified by comparing the results obtained from post-layout Hspice simulations.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681644","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681644","","Calibration;Circuit testing;Counting circuits;Delay;Detectors;Frequency measurement;Monitoring;Performance evaluation;Phase detection;Ring oscillators","CMOS integrated circuits;circuit simulation;integrated circuit design;integrated circuit measurement","CMOS;ITCpsila99 b19 benchmark;Path-RO;on-chip critical path delay measurement;path-based ring oscillator;post-layout Hspice simulation;size 45 nm","","29","1","20","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"CAD for displays!","Jepsen, Mary Lou","Pixel Qi, USA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","x","x","We take displays for granted in devices like our laptops, television, cell phones, and cars -to name a few places. The TFT LCD processes in use now are as mature as CMOS was 20 years ago, which is when we started seeing ASIC companies doing fabless chip design and investing heavily in CAD. Today, the display, as I believe I showed while working on the OLPC, is really just an ASIC!","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681532","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681532","","","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Architecting parallel programs","Phillips, Joel; Keutzer, Kurt; Wrinn, Michael","Cadence Research Labs, Berkeley, CA, USA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","xi","xi","The current shift from sequential to multicore and manycore processors presents serious challenges to software developers. A significant part of the industrial and research communities believes that either a) they can squeak by or b) the right compiler, parallel language etc will save them. Such ad hoc responses are likely to prove neither correct nor sustainable. To systematically find and exploit parallelism, and to achieve forward scalability - that is, designs which efficiently scale to much larger numbers of cores -- will require re-architecting software applications such as EDA.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681535","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681535","","Algorithm design and analysis;Application software;Availability;Buildings;Change detection algorithms;Electronic design automation and methodology;Error correction;Power system modeling;Power system reliability;Predictive models","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Automated extraction of expert knowledge in analog topology selection and sizing","McConaghy, T.; Palmers, P.; Gielen, G.; Steyaert, M.","ESAT-MICAS, K.U. Leuven, Leuven","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","392","395","This paper presents a methodology for analog designers to maintain their insights into the relationship among performance specifications, topology choice, and sizing variables, despite those insights being constantly challenged by changing process nodes and new specs. The methodology is to take a data-mining perspective on a Pareto Optimal Set of sized analog circuit topologies, then doing: extraction of a specs-to-topology decision tree; global nonlinear sensitivity analysis on topology and sizing variables; and determining analytical expressions of performance tradeoffs. These approaches are all complementary as they answer different designer questions. Once the knowledge is extracted, it can be readily distributed to help other designers, without needing further synthesis. Results are shown for operational amplifier design on a database containing thousands of Pareto Optimal designs across five objectives.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681603","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681603","","Analytical models;CMOS technology;Circuit simulation;Circuit topology;Databases;Decision trees;Design automation;Operational amplifiers;Performance analysis;Space technology","Pareto analysis;analogue circuits;circuit optimisation;data mining;electronic engineering computing;expert systems;network topology;operational amplifiers","Pareto optimal set;analog circuit topology;analog topology selection;analog topology sizing;datamining perspective;expert knowledge automated extraction;operational amplifier design;performance specifications;sizing variables;specs-to-topology decision tree;topology choice","","4","","14","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems","Chenjie Gu; Roychowdhury, J.","","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","85","92","Previous model order reduction methods fit into the framework of identifying the low-order linear subspace and using the linear projection to project the full state space into the low-order subspace. Despite its simplicity, the macromodel might automatically include redundancies. In this paper, we present a model order reduction approach, named maniMOR, which extends the linear projection framework to a general nonlinear projection framework. The two key ideas of maniMOR are (1) it explicitly separates the construction of the low-order subspace and projection operation; (2) it constructs a nonlinear manifold which captures important system responses and defines the corresponding nonlinear projection operator. The low-order manifold subspace in maniMOR is identified by stitching together the low-order linear subspaces around a set of sample points on the manifold. After the manifold is determined, it is embedded into a global nonlinear coordinate system. The projection function is defined in a piece-wise linear manner, and the model evaluation is conducted directly in the manifold subspace using cheap matrix-vector product computations. As a result, a compact model is generated by pre- computing all the functions and Jacobians and storing them in a look-up table. We apply maniMOR on two analog circuits and a bio-chemical system to validate its correctness. Extensive comparisons with the results of the full model and other macromodels are provided. Experimental results show that maniMOR manages to obtain a huge reduction - e.g., from 52 to 5 for the I/O buffer circuit and from 304 to 30 for yeast pheromone pathway system. This is less than half of the size of the TPWL model with the same accuracy. With great promise to capture important system responses, maniMOR presents a novel and powerful paradigm for nonlinear model reduction, and casts inspirations for further researches.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681556","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681556","","Analog circuits;Chemicals;Jacobian matrices;Nonlinear dynamical systems;Nonlinear systems;Piecewise linear techniques;Power system modeling;Reduced order systems;State-space methods;Time varying systems","Jacobian matrices;analogue circuits;biochemistry;circuit CAD;reduced order systems","Jacobian functions;analog circuits;biochemical system;general nonlinear projection framework;linear projection framework;low-order subspace;maniMOR;matrix-vector product computations;model order reduction;nonlinear model reduction;nonlinear projection operator","","11","","22","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects","Kuen-Yu Tsai; Meng-Fu You; Yi-Chang Lu; Ng, Philip C.W.","Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","286","291","Non-ideal pattern transfer from drawn circuit layout to manufactured nanometer transistors can severely affect electrical characteristics such as drive current, leakage current, and threshold voltage. Obtaining accurate electrical models of non-rectangular transistors due to sub-wavelength lithography effects is indispensable for DFM-aware nanometer IC design. In this paper, TCAD device simulations are utilized to quantify the accuracy of a standard equivalent gate length extraction approach for non-rectangular transistors. It is verified that threshold voltage and current density are non-uniform along the channel width due to narrow-width related edge effects, leading to significant inaccuracy in the sub-threshold region. A new EGL extraction method utilizing location-dependent weighting factors and convex parameter extraction techniques is proposed to account for the current density non-uniformity. Preliminary results verified by TCAD simulations indicate that the accuracy of leakage current estimation for non-rectangular transistors can be significantly improved. The method is readily applicable to calibration with real silicon data.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681587","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681587","","Calibration;Circuit simulation;Current density;Electric variables;Integrated circuit modeling;Leakage current;Lithography;Manufacturing;Parameter extraction;Threshold voltage","circuit simulation;current density;design for manufacture;integrated circuit design;leakage currents;lithography;nanotechnology;transistors","DFM-aware nanometer IC design;TCAD device simulation;circuit layout;convex parameter extraction techniques;current density nonuniformity;electrical characteristics;leakage current estimation;location-dependent weighting factor;manufactured nanometer transistor;nonideal pattern transfer;nonrectangular gate transistor;standard equivalent gate length extraction approach;sub-wavelength lithography effect;threshold voltage","","0","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Process variability-aware transient fault modeling and analysis","Chopra, K.; Cheng Zhuo; Blaauw, D.; Sylvester, D.","Electr. & Comput. Eng. Dept., Carnegie Mellon Univ., Pittsburgh, PA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","685","690","Due to reduction in device feature size and supply voltage, the sensitivity of digital systems to transient faults is increasing dramatically. As technology scales further, the increase in transistor integration capacity also leads to the increase in process and environmental variations. Despite these difficulties, it is expected that systems remain reliable while delivering the required performance. Reliability and variability are emerging as new design challenges, thus pointing to the importance of modeling and analysis of transient faults and variation sources for the purpose of guiding the design process. This work presents a symbolic approach to modeling the effect of transient faults in digital circuits in the presence of variability due to process manufacturing. The results show that using a nominal case and not including variability effects, can underestimate the SER by 5% for the 50% yield point and by 10% for the 90% yield point.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681651","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681651","","Circuit faults;Electromagnetic transients;Error analysis;Logic circuits;Manufacturing processes;Process design;Propagation delay;Semiconductor process modeling;Transient analysis;Voltage","Monte Carlo methods;electric breakdown;integrated circuit reliability;monolithic integrated circuits","Monte Carlo simulation;chip level gate oxide breakdown analysis;die-to-die components;distinct random variable;full-chip gate-oxide reliability analysis;integrated circuit;transformation;within-die components","","3","","20","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors","Rao, R.; Vrudhula, S.","Dept. of Comput. Sci. & Eng., Arizona State Univ., Tempe, AZ","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","537","542","We address the problem of efficient online computation of the speeds of different cores of a multi-core processor to maximize the throughput (which is expressed as a weighted sum of the speeds), subject to an upper bound on the core temperatures. We first compute the solution for steady-state thermal conditions by solving a linear program. We then present two approaches to computing the transient speed curves for each core: (i) a local solution, which involves solving a linear program every time step (of about 10 ms), and (ii) a global solution, which computes the optimal speed curve over a large time window (of about 100 s) by solving a non-linear program. We showed that the local solution is insensitive to the weights assigned in the performance objective (hence the need for the global solution). This is because a reduction in the speed of a core can only reduce the temperature of the other cores over much larger time periods (of the order of several seconds). The local solution is then completely determined by the temperature constraint equations. We show that the constraint matrix exhibits a special property - it can be expressed as the sum of a diagonal matrix and a matrix with identical rows. This allows us to solve the multi-core thermal constraint equations analytically to determine the (temporally) local optimum speeds. Further, we showed that due to this property, the steady-state speed solution selects a set of threads to operate at maximum temperature, and turns off all unused cores. Hence, to ensure that all available threads are scheduled, we impose a ldquofairnessrdquo constraint. Finally, we show how the open-loop speed control methods proposed above could be used together with a feedback controller to achieve robustness to model uncertainty.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681627","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681627","","Adaptive control;Equations;Multicore processing;Robust control;Steady-state;Temperature;Throughput;Upper bound;Velocity control;Yarn","microprocessor chips;open loop systems","feedback controller;linear program;local solution;multicore thermal constraint equations;open-loop speed control methods;steady-state speed solution;temperature constraint equations;thermally constrained multicore processors;transient speed curves","","16","","20","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"The analysis of cyclic circuits with Boolean satisfiability","Backes, J.; Fett, B.; Riedel, M.D.","Dept. of Electr. & Comput. Eng., Univ. of Minnesota, Minneapolis, MN","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","143","148","The accepted wisdom is that combinational circuits must have acyclic (i.e., loop-free or feed-forward) topologies. And yet simple examples suggest that this need not be so. In previous work, we advocated the design of cyclic combinational circuits (i.e., circuits with loops or feedback paths). We proposed a synthesis methodology and demonstrated that it produces significant improvements in area and in delay. The analysis method that we used to validate cyclic circuits was based on binary decision diagrams. In this paper, we propose a much more efficient technique for analysis based on Boolean satisfiability (SAT).","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681565","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681565","","Boolean functions;Circuit analysis;Circuit synthesis;Circuit topology;Combinational circuits;Data structures;Delay;Feedback circuits;Feedback loop;Feedforward systems","Boolean functions;binary decision diagrams;combinational circuits","Boolean satisfiability;acyclic topologies;binary decision diagrams;combinational circuits;cyclic circuits;delay;synthesis methodology","","2","","27","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Area-I/O flip-chip routing for chip-package co-design","Jia-Wei Fang; Yao-Wen Chang","Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","518","522","The area-I/O flip-chip package provides a high chip-density solution to the demand of more I/Opsilas in VLSI designs; it can achieve smaller package size, shorter wirelength, and better signal and power integrity. In this paper, we introduce the routing problem for chip and package co-design and present the first work in the literature to handle the multiple Re-Distribution Layer (RDL) routing problem for flip-chip designs, considering pin and layer assignment, total wirelength minimization, and chip-package co-design. Our router adopts a two-stage technique of global routing followed by RDL routing. The global routing assigns each block port to a unique bump pad via an I/O pad and decides the RDL routing among I/O pads and bump pads. Based on the minimum-cost maximum-flow algorithm, we can guarantee 100% RDL routing completion after the assignment and the optimal solution with the minimum wirelength. The RDL routing efficiently distributes the routing points between two adjacent bump pads and then generates a 100% routable sequence to complete the routing. Experimental results based on 10 industry designs demonstrate that our router can achieve 100% routability and the optimal routing wirelength under reasonable CPU times, while related works cannot.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681624","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681624","","Design engineering;Electronics packaging;Inductance;Joining processes;Large-scale systems;Routing;Signal design;Very large scale integration","VLSI;chip scale packaging;flip-chip devices;input-output programs","VLSI designs;area-I/O flip-chip routing;bump pads;chip-package codesign;minimum-cost maximum-flow algorithm;multiple redistribution layer routing problem;routing wirelength","","12","1","8","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Advancing supercomputer performance through interconnection topology synthesis","Yi Zhu; Taylor, M.; Baden, S.B.; Cheng, C.-K.","Dept. of Comput. Sci. & Eng., Univ. of California, San Diego, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","555","558","In todaypsilas many-core era, the interconnection networks have been the key factor that dominates the performance of a computer system. In this paper, we propose a design flow to discover the best topology in terms of the communication latency and physical constraints. First a set of representative candidate topologies are generated for the interconnection networks among computing chips; then an efficient multi-commodity flow algorithm is devised to evaluate the performance. The experiments show that the best topologies identified by our algorithm can achieve better average latency compared to the existing networks.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681630","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681630","","Computer networks;Connectors;Delay;Multiprocessing systems;Multiprocessor interconnection networks;Network synthesis;Network topology;Pins;Supercomputers;Wires","logic design;mainframes;microprocessor chips;parallel machines","communication latency;computer system;computing chips;interconnection networks;interconnection topology synthesis;multi-commodity flow algorithm;physical constraints;supercomputer performance","","0","3","12","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Breaking the simulation barrier: SRAM evaluation through norm minimization","Dolecek, L.; Qazi, M.; Shah, D.; Chandrakasan, A.","Dept. of Electr. Eng. & Comput. Sci., Massachusetts Inst. of Technol., Cambridge, MA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","322","329","With process variation becoming a growing concern in deep submicron technologies, the ability to efficiently obtain an accurate estimate of failure probability of SRAM components is becoming a central issue. In this paper we present a general methodology for a fast and accurate evaluation of the failure probability of memory designs. The proposed statistical method, which we call importance sampling through norm minimization principle, reduces the variance of the estimator to produce quick estimates. It builds upon the importance sampling, while using a novel norm minimization principle inspired by the classical theory of Large Deviations. Our method can be applied for a wide class of problems, and our illustrative examples are the data retention voltage and the read/write failure tradeoff for 6T SRAM in 32 nm technology. The method yields computational savings on the order of 10000x over the standard Monte Carlo approach in the context of failure probability estimation for SRAM considered in this paper.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681593","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681593","","Computational modeling;Computer simulation;Discrete event simulation;Failure analysis;Minimization methods;Monte Carlo methods;Probability;Random access memory;Statistical analysis;Voltage","SRAM chips;estimation theory;failure analysis;importance sampling;minimisation","SRAM components;estimator;failure probability;importance sampling;large deviations theory;memory designs;norm minimization;read-write failure tradeoff;retention voltage;standard Monte Carlo approach;statistical method","","31","4","21","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Fault tolerant placement and defect reconfiguration for nano-FPGAs","Agarwal, A.; Cong, J.; Tagiku, B.","Dept. of Comput. Sci., Univ. of California at Los Angeles, Los Angeles, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","714","721","When manufacturing nano-devices, defects are a certainty and reliability becomes a critical issue. Until now, the most pervasive methods used to address reliability, involve injecting spare resources. However, these methods use predetermined spare placement that is not optimized for each netlist. This is the first work (to the best of our knowledge) that addresses the problem of fault tolerance for nano-FPGAs at the placement stage; fault tolerant placements are generated that are amenable to fast defect reconfiguration through replacement of defective logic elements with spares. We propose a simulated-annealing based placement algorithm that produces placements with the objective of maximizing the chances of successful recovery from faults in logic elements within the circuitpsilas timing constraints. In addition, our study of the fault reconfiguration problem shows it is NP-Complete, and we propose a fast scheme for achieving a good reconfiguration solution for a random or clustered fault map. Experimental results show that these techniques can increase the probability of successful fault reconfiguration by 55% (compared to a uniform spare distribution scheme), without significantly degrading the circuit performance.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681655","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681655","","Circuit faults;Circuit optimization;Circuit simulation;Degradation;Fault tolerance;Logic circuits;Manufacturing;Optimization methods;Reconfigurable logic;Timing","fault tolerance;field programmable gate arrays;nanoelectronics;simulated annealing;timing","circuit timing constraints;clustered fault map;defect reconfiguration;defective logic elements;fault tolerant placement;nanoFPGA;placement algorithm;simulated annealing","","3","","20","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits","Hyein Lee; Seungwhun Paik; Youngsoo Shin","Dept. of Electr. Eng., KAIST, Daejeon","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","224","229","Pulsed latches, latches driven by a brief clock pulse, offer the convenience of flip-flop-like timing verification and optimization, while retaining superior design parameters of latches over flip-flops. But, pulsed latch-based design using a single pulse width has a limitation in reducing clock period. The limitation still exists even if clock skew scheduling is employed, since the amount of skew that can be assigned is practically limited due to process variations. The problem of allocating pulse width (out of discrete number of predefined widths) and scheduling clock skew (within prescribed upper bound) is formulated, for the first time, for optimizing pulsed latch-based sequential circuits. An allocation algorithm called PWCS_Optimize is proposed to solve the problem. Experiments with 65-nm technology demonstrate that small number of variety of pulse widths (up to 5) combined with clock skews (up to 10% of clock period) yield minimum clock period for many benchmark circuits. The design flow including PWCS_Optimize, placement and routing, and synthesis of local and global clock trees is presented and assessed with example circuits.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681578","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681578","","Clocks;Design optimization;Flip-flops;Latches;Pulse circuits;Routing;Sequential circuits;Space vector pulse width modulation;Timing;Upper bound","benchmark testing;clocks;flip-flops;sequential circuits","allocation algorithm;benchmark circuits;clock skew scheduling;design flow;flip-flops;global clock trees;local clock trees;pulse width allocation;pulsed latches;routing;sequential circuits","","1","","13","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Efficient block-based parameterized timing analysis covering all potentially critical paths","Heloue, K.R.; Onaissi, S.; Najm, F.N.","Dept. of ECE, Univ. of Toronto, Toronto, ON","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","173","180","In order for the results of timing analysis to be useful, they must provide insight and guidance on how the circuit may be improved so as to fix any reported timing problems. A limitation of many recent variability-aware timing analysis techniques is that, while they report delay distributions, or verify multiple corners, they do not provide the required guidance for re-design. We propose an efficient block-based parameterized timing analysis technique that can accurately capture circuit delay at every point in the parameter space, by reporting all paths that can become critical. Using an efficient pruning algorithm, only those potentially critical paths are carried forward, while all other paths are discarded during propagation. This allows one to examine local robustness to parameters in different regions of the parameter space, not by considering differential sensitivity at a point (which would be useless in this context) but by knowledge of the paths that can become critical at nearby points in parameter space. We give a formal definition of this problem and propose a technique for solving it that improves on the state of the art, both in terms of theoretical computational complexity and in terms of run time on various test circuits.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681570","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681570","","Circuit testing;Clocks;Computational complexity;Delay estimation;Land surface temperature;Random variables;Robustness;Signal processing;Timing;Voltage","computational complexity;critical path analysis;delays;network analysis;timing","circuit delay;computational complexity;delay distributions;efficient block-based parameterized timing analysis;potentially critical paths;variability-aware timing analysis","","6","1","10","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A capacitance solver for incremental variation-aware extraction","El-Moselhy, T.A.; Elfadel, I.M.; Daniel, L.","Res. Lab. in Electron., Massachusetts Inst. of Technol., Cambridge, MA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","662","669","Lithographic limitations and manufacturing uncertainties are resulting in fabricated shapes on wafer that are topologically equivalent, but geometrically different from the corresponding drawn shapes. While first-order sensitivity information can measure the change in pattern parasitics when the shape variations are small, there is still a need for a high-order algorithm that can extract parasitic variations incrementally in the presence of a large number of simultaneous shape variations. This paper proposes such an algorithm based on the wellknown method of floating random walk (FRW). Specifically, we formalize the notion of random path sharing between several conductors undergoing shape perturbations and use it as a basis of a fast capacitance sensitivity extraction algorithm and a fast incremental variational capacitance extraction algorithm. The efficiency of these algorithms is further improved with a novel FRW method for dealing with layered media. Our numerical examples show a 10X speed up with respect to the boundary-element method adjoint or finite-difference sensitivity extraction, and more than 560X speed up with respect to a non-incremental FRW method for a high-order variational extraction.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681647","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681647","","Computational complexity;Computational geometry;Conductors;Data mining;Finite difference methods;Parasitic capacitance;Random access memory;Recycling;Shape measurement;Stochastic resonance","boundary-value problems;capacitance measurement;finite difference methods;perturbation theory","boundary-element method;capacitance;capacitance solver;extraction algorithm;finite-difference sensitivity extraction;floating random walk;high-order algorithm;incremental variation-aware extraction;layered media;lithography;pattern parasitics;random path sharing;shape perturbations","","11","","13","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Table of contents","","","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","xiv","xxv","Presents the table of contents of the proceedings.","1092-3152","978-1-4244-2819-9","","10.1109/ICCAD.2008.4681541","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681541","","","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"STEEL: A technique for stress-enhanced standard cell library design","Cline, B.T.; Joshi, V.; Sylvester, D.; Blaauw, D.","Dept. of Electr. Eng. & Comput. Sci., Univ. of Michigan, Ann Arbor, MI","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","691","697","Mobility degradation and device scaling limitations have led process engineers to develop new techniques that introduce mechanical stress in MOSFET channels, which results in enhanced carrier transport. New fabrication steps strive to increase carrier mobility which, consequently, increases both I<sub>on</sub> and I<sub>off</sub> in CMOS devices. However, most stress-enhancement techniques are dependent on layout parameters and their effects can be exploited within standard cell library design. In this work, we propose a new standard cell library design methodology that shares V<sub>DD</sub> and V<sub>SS</sub> source/drain connections across standard cell boundaries. Such sharing allows for increased channel stress in both the corresponding device as well as its neighboring devices. Using an industrial 65 nm process and standard cell library, we show that our standard cell design methodology can be seamlessly integrated into current, state-of-the-art digital IC design flows. The new shared source/ drain technique improves critical path delay by 11% on average over a number of benchmarks for only a ~35% increase in leakage. Furthermore, stress-enhanced standard cell libraries offer a superior power/ delay tradeoff compared to dual-V<sub>th</sub> across a wide range of operating points with reduced manufacturing costs. Specifically, our stress-enhanced library (with a single V<sub>th</sub>) consumes ~2.5X less leakage than its dual-V<sub>th</sub> counterpart.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681652","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681652","","Degradation;Delay;Design methodology;Digital integrated circuits;Fabrication;MOSFET circuits;Manufacturing;Software libraries;Steel;Stress","CMOS integrated circuits;MOSFET;carrier mobility;electrical faults","MOSFET channels;carrier mobility;carrier transport;channel stress;critical path delay;digital IC design;mechanical stress;source-drain connections;stress-enhanced standard cell library design","","4","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"What can brain researchers learn from computer engineers and vice versa?","Chklovskii, Dmitri","Janelia Farm, Howard Hughes Medical Institute, Ashburn, VA, USA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","x","x","The human brain is a network containing a hundred billion neurons, each communicating with several thousand others. As the wiring for neuronal communication draws on limited space and energy resources, evolution had to optimize their use. This principle of minimizing wiring costs, similar to that in computer design, explains many features of brain architecture, including placement and shape of many neurons. However, the shape of some neurons and their synaptic properties remained unexplained. This led us to the principle of maximization of brainâ€™s ability to store information. Combination of the two principles provides a systematic view of brain architecture, necessary to explain brain function. It would be interesting to see whether advances in understanding brain function will make impact on computer design.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681533","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681533","","Application specific integrated circuits;Biomedical engineering;Cellular phones;Costs;Holography;Liquid crystal displays;Mass production;Neurons;Portable computers;Thin film transistors","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"MUTE-AES: A multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm","Ambrose, J.A.; Parameswaran, S.; Ignjatovic, A.","Sch. of Comput. Sci. & Eng., Univ. of New South Wales, Sydney, NSW","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","678","684","Side channel attack based upon the analysis of power traces is an effective way of obtaining the encryption key from secure processors. Power traces can be used to detect bitflips which betray the secure key. Balancing the bitflips with opposite bitflips have been proposed, by the use of opposite logic. This is an expensive solution, where the balancing processor continues to balance even when encryption is not carried out in the processor.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681650","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681650","","Algorithm design and analysis;Cryptography;Embedded system;Hamming weight;Information analysis;Information security;Mobile handsets;Performance analysis;Personal digital assistants;Power system security","cryptography;embedded systems;multiprocessing systems","bitllips;cryptographic program;differential power analysis;dual processor architecture;embedded systems;encryption key;multiprocessor algorithmic balancing technique;side channel attack","","10","3","36","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Routing for chip-package-board co-design considering differential pairs","Jia-Wei Fang; Kuan-Hsien Ho; Yao-Wen Chang","Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","512","517","Nanometer effects have complicated the designs of chips as well as packages and printed circuit boards (PCBpsilas). In order to improve the performance, convergence, and signal integrity of the design, chip-package-board co-design is strongly recommended by industry. In this paper, we present the first routing algorithm in the literature for chip-package-board co-design with differential-pair considerations. Our algorithm is based on linear programming and integer linear programming and guarantees to find an optimal solution for the addressed problem. It first creates global-routing paths among chips, packages, and a PCB. Without loss of the solution optimality, our routing formulation can reduce the numbers of integer variables (constraints) by 95% (99%) on average. Then, any-angle routing is applied to complete the routing. Experimental results based on five real industry designs show that our router can achieve 100% routability and the optimal global-routing wirelength and satisfy all differential-pair constraints, under reasonable CPU times, whereas recent related work results in much inferior solution quality.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681623","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681623","","Electromagnetic interference;Electronics packaging;Fingers;Integer linear programming;Linear programming;Noise cancellation;Printed circuits;Routing;Signal design;Wire","chip-on-board packaging;integer programming;linear programming;network routing;network synthesis;printed circuit design","chip-package-board co-design;differential-pair constraint;integer linear programming;nanometer effect;optimal global-routing wirelength;printed circuit boards;routing algorithm","","8","","7","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"SRAM dynamic stability: Theory, variability and analysis","Wei Dong; Peng Li; Huang, G.M.","Dept. of ECE, Texas A&M Univ., College Station, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","378","385","Technology scaling in sub-100 nm regime has significantly shrunk the SRAM stability margins in data retention, read and write operations. Conventional static noise margins (SNMs) are unable to capture nonlinear cell dynamics and become inappropriate for state-of-the-art SRAMs with shrinking access time and/or advanced dynamic read-write-assist circuits. Using the insights gained from rigorous nonlinear system theory, we define the much needed SRAM dynamic noise margins (DNMs). The newly defined DNMs not only capture key SRAM nonlinear dynamical characteristics but also provide valuable design insights. Furthermore, we show how system theory can be exploited to develop CAD algorithms that can analyze SRAM dynamic stability characteristics three orders of magnitude faster than a brute-force approach while maintaining SPICE-level accuracy. We also demonstrate a parametric dynamic stability analysis approach suitable for low-probability cell failures, leading to three orders of magnitude runtime speedup for yield analysis under high-sigma parameter variations.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681601","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681601","","Algorithm design and analysis;Circuit noise;Circuit stability;Design automation;Failure analysis;Nonlinear dynamical systems;Nonlinear systems;Random access memory;Runtime;Stability analysis","CAD;SPICE;SRAM chips;noise;nonlinear dynamical systems;stability","CAD;SPICE;SRAM;dynamic read-write-assist circuits;nonlinear cell dynamics;nonlinear system theory;parametric dynamic stability;static noise margins","","14","","19","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Transition-aware decoupling-capacitor allocation in power noise reduction","Po-Yuan Chen; Che-Yu Liu; TingTing Hwang","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","426","429","Dynamic power noises may not only degrade the circuit performance but also reduce the noise margin which may result in the functional errors in integrated circuit. Decoupling capacitor (decap) allocation is one of the most effective way in reducing serious dynamic power noises (hotspots). To allocate decap before placement, we observed that not only locations but also rising time of functional cells are required to accurately predict power noises. Compared to a previous work which only takes neighborhood relation into consideration, our method is more efficient in reducing hotspots. Furthermore, to reduce the hotspots after placement, instead of only using the empty space as proposed in the previous work, we move out cells in the area with serious power noise area (hot area). The obtained empty space can be used to accommodate decaps to further reduce the hotspots. The experimental result shows, compared to the previous work [1], our estimation function to allocate decap before placement is 23% better in reducing power noises. Moreover, compared to a method which fills decaps to all remaining empty space, our cell move algorithm can almost eliminate all the remaining hot grid nodes and hot cells. In summary, compared to the original circuits (without decap), about 60% of hotspots can be removed using our prediction function before placement, and most of the remaining hotspots are removed by our cell moving step after placement.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681610","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681610","","Capacitors;Circuit noise;Circuit optimization;Clocks;Computer science;Degradation;Dynamic voltage scaling;Integrated circuit noise;Noise reduction;Power supplies","VLSI;capacitors;integrated circuit design;power supply circuits","VLSI design;estimation function;hot cells;hot grid nodes;integrated circuit;power noise reduction;prediction function;transition-aware decoupling-capacitor allocation","","1","","11","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Characterization and modeling of graphene field-effect devices","Shepard, K.L.; Meric, I.; Kim, P.","Dept. of Electr. Eng., Columbia Univ., New York, NY","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","406","411","The novel electronic properties of graphene, including a linear energy dispersion relation and purely two-dimensional structure, have led to intense research into possible applications of this material in nanoscale devices. In this paper, we review the unique electronic properties of graphene that give it the potential for high frequency electronic applications. We then present the latest results on the current-voltage characteristics of top-gated graphene FETs. These devices show unique characteristics related to the ambipolar nature of the graphene channel. In addition, the devices show very high saturation velocities, suggesting the possibility for superior high frequency performance. Our initial devices have transconductances as high as 150 muS/mum despite low on-off current ratios, making the devices very suitable for analog/RF applications.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681606","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681606","","Charge carrier processes;Dielectric substrates;Dispersion;Electrons;Electrostatics;FETs;Nanotubes;Photonic band gap;Physics;Quantum capacitance","carbon nanotubes;field effect transistors;graphene;nanotechnology","analog-RF application;carbon nanotubes;current-voltage characteristic;graphene field-effect device modelling;high frequency electronic application;linear energy dispersion relation;nanoscale devices;purely two-dimensional structure;top-gated graphene FET;transconductance;very high saturation velocities","","4","1","34","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Challenges at 45nm and beyond","Bailey, Dan; Soenen, Eric; Gupta, Puneet; Villarrubia, Paul; Sang Dhong,","Advanced Micro Devices, Inc., Austin, TX, USA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","xiii","xiii","Design at 45nm technologies and below is a risky proposition because of the many design challenges involved: variability, leakage, verification complexity, poor analog device performance, etc. In this panel, experienced designers coming from different backgrounds talk about how they have overcome some of the design and CAD challenges in 45nm, what CAD challenges still exist and how the CAD community can help.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681538","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681538","","CMOS technology;Circuit simulation;Costs;DH-HEMTs;Design automation;Environmental economics;Moore's Law;Physics;Process design;System-on-a-chip","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Using test data to improve IC quality and yield","Gattiker, A.","IBM Res., Austin Res. Lab., Austin, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","771","777","The complexity of interactions in todaypsilas manufacturing processes makes test structures and experiments inadequate as sole drivers of yield-learning and design-for-manufacturing [DfM]. They must be driven by product impact. Product-impact-oriented test-based learning provides insight into the nature of model-hardware mismatches and variability that exist on and impact real products. That insight can be used to drive both parametric and defect-oriented process actions and DfM.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681663","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681663","","Circuit testing;Design for manufacture;FETs;Frequency;Integrated circuit testing;Manufacturing processes;Packaging;Power measurement;Process design;Semiconductor device modeling","design for manufacture;integrated circuit testing;integrated circuit yield","design-for-manufacturing;integrated circuit quality;integrated circuit yield;model-hardware mismatches;product-impact-oriented test;test data","","3","","23","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Impulse sensitivity function analysis of periodic circuits","Jaeha Kim; Leibowitz, B.S.; Jeeradit, M.","Rambus Inc., Los Altos, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","386","391","This paper describes an efficient method to characterize the impulse sensitivity function (ISF) of a periodic circuit via periodic AC (PAC) analysis. The paper extends the application of ISF from oscillators to other periodic circuits including flip-flops, latches, clocked comparators, and regenerative amplifiers, in order to characterize their important characteristics such as set-up and hold times, regeneration gain, metastability probability, and sampling aperture/bandwidth. Recognizing that the generalized ISF is a subset of a time-varying impulse response, the ISF is efficiently computed based on periodic time-varying system analysis techniques. Compared to the previous ISF characterization method based on transient simulations, a speed-up of ~5times is achieved.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681602","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681602","Simulation;impulse sensitivity function;periodic AC analysis","Apertures;Bandwidth;Circuit analysis;Clocks;Flip-flops;Latches;Metastasis;Oscillators;Sampling methods;Time varying systems","amplifiers;flip-flops;network analysis;oscillators","clocked comparators;flip-flops;impulse sensitivity function;impulse sensitivity function analysis;latches;metastability probability;oscillators;periodic AC analysis;periodic circuits;regeneration gain;regenerative amplifiers;time-varying impulse response","","6","","19","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Silicon feedback to improve frequency of high-performance microprocessors - an overview","Kashyap, C.; Bastani, P.; Killpack, K.; Amin, C.","Intel Corp., Hillsboro, OR","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","778","782","In modern high-performance microprocessors designed using advanced process technologies, the frequency of the part is often slower than what the static timing analysis tools predict before tape out. We give an overview of techniques used to observe the failing path on the tester, identify the dominant devices impacting the delay of the path, and learn from the failing path to fix other similar paths in the design. In particular, we describe a support vector machine based approach for learning from speedpaths observed in silicon.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681664","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681664","Learning;Speedpath;Timing analysis","Delay;Feedback;Frequency;Machine learning;Microprocessors;Process design;Silicon;Support vector machines;Testing;Timing","elemental semiconductors;feedback;microprocessor chips;silicon;support vector machines;timing","Si;high-performance microprocessors;silicon feedback;speedpaths;static timing analysis tools;support vector machine","","0","5","12","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction","Mogal, H.D.; Bazargan, K.","Dept. of Electr. & Comput. Eng., Univ. of Minnesota, Minneapolis, MN","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","302","305","This paper presents a new approach to active sub-threshold leakage reduction using task migration. The main idea is to replicate a hot module in a design so as to actively migrate its computation at regular intervals, reducing the on-chip temperature and thereby the sub-threshold leakage. We observe that choosing which blocks to migrate and their placement in a floorplan is a chicken-and-egg problem. To solve this, we propose a two step floorplanning methodology, wherein, given a base floorplan, we first choose the modules to replicate and then effectively utilize the deadspaces in it by exploiting the lateral conduction of heat in the floorplan to place a modulepsilas replica. With an optimized floorplan, using task migration we obtain an average savings of 29% in the active sub-threshold leakage at the expense of about 6% additional area.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681590","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681590","","Circuits;Disaster management;Silicon;Subthreshold current;Temperature dependence;Temperature sensors;Thermal engineering;Thermal management;Threshold voltage;Voltage control","CMOS integrated circuits;integrated circuit design;transistors","CMOS;active sub-threshold leakage reduction;chicken-and-egg problem;hot module design;low transistor threshold voltage;on-chip temperature;task migration;thermal-aware floorplanning","","3","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A succinct memory model for automated design debugging","Keng, B.; Mangassarian, H.; Veneris, A.","ECE Dept., Univ. of Toronto, Toronto, ON","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","137","142","In todaypsilas complex SoC designs, verification and debugging are becoming ever more crucial and increasingly time-consuming tasks. The prevalence of embedded memories adds to the difficulty of the problem by exponentially increasing the state-space of the design. In this work, a novel memory model for design debugging is presented. It models memory succinctly by avoiding an explicit representation for each memory bit. The method uses the simulation of the erroneous design to guide the debugging process. This results in a parameterizable formal encoding that grows linearly with the erroneous trace length, significantly reducing the memory requirements of the debugging problem. In addition, the proposed model is extended to handle an arbitrary initial memory configuration, as well as non-cycle accurate output traces where only a final expected memory state is available for comparison. Experiments on industrial designs show a 96% average reduction in memory usage along with a noticeable performance improvement compared to previous work.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681564","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681564","","Clocks;Debugging;Encoding;Error correction;Explosions;Logic arrays;Memory management;Runtime;Sequential circuits;Very large scale integration","logic design;system-on-chip","SoC designs;arbitrary initial memory configuration;automated design debugging;erroneous trace length;succinct memory model;time-consuming tasks","","0","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Foreword","","","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","viii","viii","Presents the introductory welcome message from the conference proceedings.","1092-3152","978-1-4244-2819-9","","10.1109/ICCAD.2008.4681530","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681530","","Biology computing;Circuits;Computer displays;Design automation;Hardware;Humans;Nominations and elections;Portable computers;Technological innovation","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions","Strasser, M.; Eick, M.; Grab, H.; Schlichtmann, U.; Johannes, F.M.","Inst. for Electron. Design Autom., Tech. Univ. Miinchen, Munich","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","306","313","The analog placement algorithm Plantage, presented in this paper, generates placements for analog circuits with comprehensive placement constraints. Plantage is based on a hierarchically bounded enumeration of basic building blocks, using B*-trees. The practically relevant solution space is thereby enumerated quasi-complete. The sets of possible placements of the basic building blocks are represented and combined in a new efficient way, using enhanced shape functions. The result of Plantage is the Pareto front of placements with respect to different aspect ratios. The whole approach is deterministic, in contrast to existing analog placement algorithms.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681591","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681591","","Analog circuits;Analog integrated circuits;Capacitors;Digital circuits;Electronic design automation and methodology;Equations;Gravity;Hydrogen;Shape;Voltage","Pareto analysis;analogue circuits;trees (mathematics)","B*-trees;Pareto front of placement;analog placement algorithm Plantage;deterministic analog circuit placement;enhanced shape function;hierarchically bounded enumeration","","22","1","29","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Temperature aware task sequencing and voltage scaling","Jayaseelan, R.; Mitra, T.","Dept. of Comput. Sci., Nat. Univ. of Singapore, Singapore","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","618","623","On-chip power density and temperature are rising exponentially with decreasing feature sizes. This alarming trend calls for temperature management at every level of system design. In this paper, we propose task sequencing as a powerful and complimentary mechanism to voltage scaling in improving the thermal profile of an embedded system executing a set of periodic heterogenous tasks under timing constraints. We first derive the peak temperature of a repeating task sequence analytically and develop a heuristic to construct the task sequence that minimizes the peak temperature. Experimental evaluation shows that our task sequencing heuristic achieves peak temperature within 0.5degC of the optimal solution and 7.47degC lower, on an average, compared to the worst sequence for a large range of embedded task sets. We also propose an iterative algorithm that combines task sequencing with voltage scaling to further lower the peak temperature while satisfying the timing constraints. For embedded task sets, our combined task sequencing and voltage scaling approach achieves, on an average, 2.1degC - 6.94degC reduction in peak temperature compared to voltage scaling alone.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681641","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681641","","Cooling;Costs;Embedded system;Energy consumption;Packaging;Power system management;Temperature;Thermal management;Timing;Voltage","power aware computing;thermal management (packaging)","on-chip power density;temperature aware task sequencing;voltage scaling","","15","","22","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Constraint graph-based macro placement for modern mixed-size circuit designs","Hsin-Chen Chen; Yi-Lin Chuang; Yao-Wen Chang; Yung-Chung Chang","Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","218","223","In this paper, we propose a constraint graph-based macro placement algorithm that removes macro overlaps and optimizes macro positions for modern mixed-size circuit designs. Improving over the constraint graph by working only on its essential edges without loss of the solution quality, our algorithm can search for high-quality macro placement solutions effectively and efficiently. Instead of packing macros along chip boundaries like most recent previous work, our placer can determine a non-compacted macro placement by linear programming and placement region cost evaluation and handle various placement constraints/objectives. Compared with various leading academic macro placers, our algorithm can consistently and significantly reduce the wirelengths for designs with different utilization rates, implying that our macro placer is robust and has very high quality.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681577","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681577","","Algorithm design and analysis;Circuit synthesis;Cities and towns;Constraint optimization;Costs;Design engineering;Linear programming;Logic circuits;Logic design;System-on-a-chip","constraint theory;graph theory;integrated circuit design","constraint graph-based macro placement;linear programming;macro positions optimizes;mixed-size circuit designs;placement region cost evaluation","","5","","19","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Proactive temperature balancing for low cost thermal management in MPSoCs","Coskun, A.K.; Rosing, T.S.; Gross, K.C.","Univ. of California, San Diego, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","250","257","Designing thermal management strategies that reduce the impact of hot spots and on-die temperature variations at low performance cost is a very significant challenge for multiprocessor system-on-chips (MPSoCs). In this work, we present a proactive MPSoC thermal management approach, which predicts the future temperature and adjusts the job allocation on the MPSoC to minimize the impact of thermal hot spots and temperature variations without degrading performance. In addition, we implement and compare several reactive and proactive management strategies, and demonstrate that our proactive temperature-aware MPSoC job allocation technique is able to dramatically reduce the adverse effects of temperature at very low performance cost. We show experimental results using a simulator as well as an implementation on an UltraSPARC T1 system.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681582","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681582","","Autoregressive processes;Cooling;Costs;Energy management;Multiprocessing systems;Power system management;Power system reliability;Temperature;Thermal degradation;Thermal management","multiprocessing systems;system-on-chip;thermal management (packaging)","job allocation technique;multiprocessor system-on-chips;on-die temperature;thermal hot spots;thermal management","","17","3","28","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Lightweight secure PUFs","Majzoobi, M.; Koushanfar, F.; Potkonjak, M.","Electr. & Comput. Eng. Dept., Rice Univ., Houston, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","670","673","To ensure security and robustness of the next generation of Physically Unclonable Functions (PUFs), we have developed a new methodology for PUF design. Our approach employs integration of three key principles: (i) inclusion of multiple delay lines for creation of each response bit; (ii) transformations and combination of the challenge bits; and (iii) combination of the outputs from multiple delay lines; to create modular, easy to parameterize, secure and reliable PUF structures. Statistical analysis of the new structure and its comparison with existing PUFs indicates a significantly lower predictability, and higher resilience against circuit faults, reverse engineering and other security attacks.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681648","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681648","","Circuits;Delay lines;Design methodology;Embedded system;Feeds;Manufacturing;Reverse engineering;Robustness;Security;Switches","cryptography;embedded systems;field programmable gate arrays;logic CAD","PUF structures;challenge input bits;embedded systems;multiple delay lines;physically unclonable functions;security mechanisms;statistical analysis","","32","8","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"BSG-Route: A length-matching router for general topology","Tan Yan; Wong, M.D.F.","Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","499","505","Length-matching routing is a very important issue for PCB routing. Previous length-matching routers [1]-[3] all have assumptions on the routing topology whereas practical designs may be free of any topological constraint. In this paper, we propose a router that deals with general topology. Unlike previous routers, our router does not impose any restriction on the routing topology. Moreover, our router is gridless. Its performance does not depend on the routing grid size of the input while routers do. This is a big advantage because modern PCB routing configurations usually imply huge routing grids. The novelty of this work is that we view the length-matching routing problem as an area assignment problem and use a placement structure, Bounded-Sliceline Grid (BSG), to help solving the problem. Experimental results show that our router can handle practical designs that previous routers canpsilat handle. For designs that they could handle, our router runs much faster. For example, in one of our data, we obtain the result in 88 seconds while the router takes more than one day.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681621","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681621","","Clocks;Frequency;Laboratories;Large-scale systems;Printed circuits;Routing;Topology;Wire;Wiring","network routing;network topology;printed circuit design","BSG-Route;PCB routing configurations;area assignment problem;bounded-sliceline grid;general topology;length-matching router;length-matching routing problem;placement structure;printed circuit board;routing grid size;routing topology","","12","","9","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"MC-Sim: An efficient simulation tool for MPSoC designs","Cong, J.; Gururaj, K.; Han, G.; Kaplan, A.; Naik, M.; Reinman, G.","Comput. Sci. Dept., Univ. of California, Los Angeles, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","364","371","The ability to integrate diverse components such as processor cores, memories, custom hardware blocks and complex network-on-chip (NoC) communication frameworks onto a single chip has greatly increased the design space available for system-on-chip (SoC) designers. Efficient and accurate performance estimation tools are needed to assist the designer in making design decisions. In this paper, we present MC-Sim, a heterogeneous multi-core simulator framework which is capable of accurately simulating a variety of processor, memory, NoC configurations and application specific coprocessors. We also describe a methodology to automatically generate fast, cycle-true behavioral, C-based simulators for coprocessors using a high-level synthesis tool and integrate them with MC-Sim, thus augmenting it with the capacity to simulate coprocessors. Our C-based simulators provide on an average 45times improvement in simulation speed over that of RTL descriptions. We have used this framework to simulate a number of real-life applications such as the MPEG4 decoder and litho-simulation, and experimented with a number of design choices. Our simulator framework is able to accurately model the performance of these applications (only 7% off the actual implementation) and allows us to explore the design space rapidly and achieve interesting design implementations.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681599","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681599","","Application specific integrated circuits;Circuit simulation;Computational modeling;Coprocessors;Costs;Fabrics;Manufacturing processes;Network-on-a-chip;Operating systems;Space exploration","decoding;system-on-chip","C-based simulators;MPEQ4 decoder;complex network-on-chip communication frameworks;coprocessors;heterogeneous multi-core simulator framework;lithosimulation;system-on-chip designers","","4","","41","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"ThermalScope: Multi-scale thermal analysis for nanometer-scale integrated circuits","Allec, N.; Hassan, Z.; Li Shang; Dick, R.P.; Yang, Ronggui","ECE Dept., Queen''s Univ., Kingston, ON","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","603","610","Thermal analysis has long been essential for designing reliable, high-performance, cost-effective integrated circuits (ICs). Increasing power densities are making this problem more important. Characterizing the thermal profile of an IC quickly enough to allow feedback on the thermal effects of tentative design changes is a daunting problem, and its complexity is increasing. The move to nanoscale fabrication processes is increasing the importance of quantum thermal phenomena such as ballistic phonon transport. Accurate thermal analysis of nanoscale ICs containing hundreds of millions of devices requires characterization of thermal effects on length scales that vary by several orders of magnitude, from nanoscale quantum thermal effects to centimeter-scale cooling package impact. Existing chip.package thermal analysis methods based on classical Fourier heat transfer cannot capture nanoscale quantum thermal effects. However, accurate device-level modeling techniques, such as molecular dynamics methods, are far too slow for use in full-chip IC thermal analysis. In this work, we propose and develop ThermalScope, a multi-scale thermal analysis method for nanoscale IC design. It unifies microscopic and macroscopic thermal physics modeling methods, i.e., the Fourier and Boltzmann transport modeling methods. Moreover, it supports adaptive multi-resolution modeling. Together, these ideas enable efficient and accurate characterization of nanoscale quantum heat transport as well as chip.package level heat flow. ThermalScope is designed for full-chip thermal analysis of billion-transistor nanoscale IC designs, with accuracy at the scale of individual devices. ThermalScope enables accurate characterization of temperature-related effects, such as variation in leakage power and delay. ThermalScope has been implemented in software and used for full-chip thermal analysis and temperature-dependent leakage analysis of an IC design with more than 150 million transistors. It will be publi- - cly released for free academic and personal use.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681639","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681639","","Circuit analysis;Cooling;Fabrication;Feedback;Heat transfer;Integrated circuit modeling;Integrated circuit reliability;Nanoscale devices;Packaging;Phonons","heat transfer;integrated circuit design;integrated circuit modelling;integrated circuit packaging;integrated circuit reliability;nanotechnology;thermal analysis","Boltzmann transport modeling methods;ThermalScope;billion-transistor nanoscale IC designs;centimeter-scale cooling package;classical Fourier heat transfer;cost-effective integrated circuits;device-level modeling techniques;leakage power;macroscopic thermal physics modeling methods;microscopic physics modeling methods;molecular dynamics methods;multiscale thermal analysis;nanometer-scale integrated circuits;nanoscale fabrication processes;nanoscale quantum thermal effects;package thermal analysis methods;power densities;temperature-dependent leakage analysis;temperature-related effects","","14","","23","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Overlay aware interconnect and timing variation modeling for Double Patterning Technology","Jae-seok Yang; Pan, D.Z.","Dept. of ECE, Univ. of Texas at Austin, Austin, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","488","493","As double patterning technology (DPT) becomes the only solution for 32-nm lithography process, we need to investigate how DPT affects the performance of a chip. In this paper, we present an efficient modeling of timing variation with overlay which is inevitable for DPT. Our work makes it possible to analyze timing with overlay variables. Since the variation of metal space caused by overlay results in coupling capacitance variation, we first model metal spacing variation with individual overlay sources. Then, all overlay sources are considered to determine the worst timing with coupling capacitance variation. Non-parallel pattern caused by overlay is converted to parallel one with equivalent spacing having the same delay to be applicable of a traditional RC extraction flow. To verify our work, we use identical interconnects having different positions and different layout decompositions. Experimental result shows that the delay has a variation from 7.8% to 9.1% depending on their locations. The well decomposed structure shows only 2.7% delay variation.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681619","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681619","","Apertures;Capacitance;Conductors;Delay;Lenses;Light sources;Lithography;Shipbuilding industry;Throughput;Timing","delays;integrated circuit interconnections;integrated circuit modelling;lithography","RC extraction flow;coupling capacitance variation;delay variation;double patterning technology;lithography process;metal spacing variation modelling;nonparallel pattern;overlay aware interconnect;size 32 nm;timing variation modeling","","12","","9","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Layout decomposition for double patterning lithography","Kahng, A.B.; Chul-Hong Park; Xu, X.; Hailong Yao","CSE Dept., UC San Diego, San Diego, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","465","472","In double patterning lithography (DPL) layout decomposition for 45 nm and below process nodes, two features must be assigned opposite colors (corresponding to different exposures) if their spacing is less than the minimum coloring spacing [11, 9, 5]. However, there exist pattern configurations for which pattern features separated by less than the minimum color spacing cannot be assigned different colors. In such cases, DPL requires that a layout feature be split into two parts. We address this problem using a layout decomposition algorithm that includes graph construction, conflict cycle detection, and node splitting processes. We evaluate our technique on both real-world and artificially generated test cases in 45 nm technology. Experimental results show that our proposed layout decomposition method effectively decomposes given layouts to satisfy the key goals of minimized line-ends and maximized overlap margin. There are no design rule violations in the final decomposed layout.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681616","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681616","","Circuits;Costs;Etching;Lithography;Optical materials;Page description languages;Permission;Production;Resists;Ultraviolet sources","decomposition;lithography","double patterning lithography;graph construction;layout decomposition;layout decomposition algorithm;maximized overlap margin;minimum coloring spacing;size 45 nm","","44","14","19","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Statistical path selection for at-speed test","Zolotov, V.; Jinjun Xiong; Fatemi, H.; Visweswariah, C.","Thomas J. Watson Res. Center, IBM, Yorktown Heights, NY","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","624","631","Process variations make at-speed testing significantly more difficult. They cause subtle delay changes that are distributed rather than the localized nature of a traditional fault model. Due to parametric variations, different paths can be critical in different parts of the process space, and the union of such paths must be tested to obtain good process space coverage. This paper proposes a novel branch-and-bound algorithm that elegantly and efficiently solves the hitherto open problem of statistical path tracing. The resulting paths are used for at-speed structural testing. A new Test Quality Metric (TQM) is proposed and paths which maximize this metric are selected. After chip timing has been performed, the path selection procedure is extremely efficient. Path selection for a multi-million gate chip design can be completed in a matter of seconds.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681642","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681642","","Application specific integrated circuits;Automatic test pattern generation;Chip scale packaging;Circuit faults;Circuit testing;Clocks;Fault detection;Propagation delay;Timing;Total quality management","application specific integrated circuits;statistical analysis;timing","application-specific integrated circuits;at-speed test;branch-and-bound algorithm;chip timing;statistical path selection;test quality metric","","20","4","12","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"ROAdNoC: Runtime observability for an adaptive network on chip architecture","Faruque, M.A.A.; Ebi, T.; Henkel, J.","Dept.for Embedded Syst., Univ. of Karlsruhe, Karlsruhe","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","543","548","Hard-to-predict system behavior and/or reliability issues resulting from migrating to new technology nodes requires considering runtime adaptivity in future on-chip systems. Run-time observability is a prerequisite for runtime adaptivity as it is providing necessary system information gathered on-the-fly. We are presenting the first comprehensive runtime observability infrastructure for an adaptive network on chip architecture which is flexible (e.g. in choosing the routing path), hardly intrusive, and requires little additional overhead (around 0.7% of the total link bandwidth). The hardware overhead is negligible, too, and is in fact less than the hardware savings due to resource multiplexing capabilities that are achieved through runtime observability/adaptivity. As an example, our on-demand buffer assignment scheme increases the buffer utilization and decreases the overall buffer requirements by an average of 42% (the buffer area amounts to about 60% of the entire router area [19]) in our case study analysis compared to a fixed buffer assignment scheme [7]. Our runtime observability on an average also increases the connection success rate by 62% compared to the case without runtime observability for the applications from the E3S benchmark suite [6]. We show the advantages obtained through runtime observability and compare with state-of-the art communication-centric designs.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681628","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681628","","Adaptive systems;Application software;Bandwidth;Hardware;Monitoring;Network-on-a-chip;Observability;Routing;Runtime;System-on-a-chip","buffer circuits;multiplexing;network routing;network-on-chip","adaptive network on chip architecture;buffer assignment scheme;buffer utilization;fixed buffer assignment scheme;on-chip systems;resource multiplexing;router area","","9","","20","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Frequency-Aware PPV: A robust phase macromodel for accurate oscillator noise analysis","Xiaolue Lai","Cadence Design Syst., Inc., San Jose, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","803","806","Perturbation projection vector (PPV) is an established technique for oscillator phase noise analysis; However, the PPV method significantly loses accuracy when circuits have large time constants, resulting in over-estimation of oscillator phase noise. In this paper, we show the problem of the PPV phase equation that it ignores the dynamics of oscillator frequency responses, and propose an improved PPV technique: Frequency-Aware PPV (FW-PPV). Using the FW-PPV technique, we derive analytical phase noise equations, which work accurately for all oscillators, especially for oscillators with large time constants. We apply the proposed technique on real oscillator circuits, and compare the results to Cadence Spectre RF. Simulation results show that our method has better accuracy than previous approaches.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681668","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681668","","Analytical models;Circuit noise;Circuit simulation;Digital systems;Equations;Injection-locked oscillators;Noise robustness;Phase noise;Predictive models;Radio frequency","oscillators","Cadence Spectre RF;accurate oscillator noise analysis;frequency-aware PPV;oscillator frequency responses dynamics;perturbation projection vector;robust phase macromodel","","0","","8","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Diastolic arrays: Throughput-driven reconfigurable computing","Myong Hyon Cho; Chih-Chi Cheng; Kinsy, M.; Suh, G.E.; Devadas, S.","Massachusetts Inst. of Technol., Cambrige, MA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","457","464","Diastolic arrays are arrays of processing elements that communicate exclusively through First-In First-Out (FIFO) queues. FIFO virtualization units enable relaxed timing of data transfers, and include hardware support to guarantee bandwidth and buffer space for all data transfers, which may follow composite paths through the network. We show that the architecture of diastolic arrays enables efficient synthesis from high-level specifications of communicating finite state machines so average throughput is maximized. Preliminary results are presented on an H.264 decoding benchmark.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681615","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681615","","Automata;Bandwidth;Decoding;Delay;Entropy;Hardware;Routing;Space technology;Table lookup;Throughput","data communication equipment;decoding;queueing theory;reconfigurable architectures","FIFO virtualization;buffer space;communicating finite state machines;data transfers;decoding benchmark;diastolic arrays;first-in first-out queues;throughput-driven reconfigurable computing","","4","","19","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method","Boyuan Yan; Tan, S.X.-D.; Gengsheng Chen; Lifeng Wu","Dept. of Electr. Eng., Univ. of California, Riverside, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","744","749","Fast analysis of power grid networks has been a challenging problem for many years. The huge size renders circuit simulation inefficient and the large number of inputs further limits the application of existing Krylov-subspace macromodeling algorithms. However, strong locality has been observed that two nodes geometrically far have very small electrical impact on each other because of the exponential attenuation. However, no systematic approaches have been proposed to exploit such locality. In this paper, we propose a novel modeling and simulation scheme, which can automatically identify the dominant inputs for a given observed node in a power grid network. This enables us to build extremely compact models by projecting the system onto the locally dominant Krylov subspace corresponding to those dominant inputs only. The resulting simulation can be very fast with the compact models if we only need to view the responses of a few nodes under many different inputs. Experimental results show that the proposed method can have at least 100X speedup over SPICE-like simulations on a number of large power grid networks up to 1 M nodes.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681659","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681659","","Application specific integrated circuits;Attenuation;Circuit analysis;Filters;Microelectronics;Network-on-a-chip;Power grids;Power system modeling;System-on-a-chip;Transfer functions","SPICE;VLSI;circuit simulation;integrated circuit modelling;power grids","Krylov-subspace macromodeling algorithms;SPICE-like simulations;VLSI systems;circuit simulation;exponential attenuation;locally dominant Krylov subspace method;on-chip power grid network modelling","","3","","15","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Efficient and accurate eye diagram prediction for high speed signaling","Rui Shi; Wenjian Yu; Yi Zhu; Chung-Kuan Cheng; Kuh, E.S.","Dept. of Comput. Sci. & Eng., UC San Diego, San Diego, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","655","661","This paper introduces an accumulative prediction method to predict the eye diagram for high speed signaling systems. We use the step responses of pull-up and pull-down to extract the worst-case eye diagram, including the eye height and jitter. Furthermore, the method produces the input patterns of the worst-case intersymbol interference. The algorithm handles signals of either symmetric or asymmetric rise/fall time. Experimental results demonstrate the accuracy and efficiency of the proposed method.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681646","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681646","","Communication system signaling;Computer science;Distortion;Interference constraints;Intersymbol interference;Jitter;Prediction methods;Signal analysis;System performance;Voltage","circuit noise;intersymbol interference;network synthesis;signalling;timing jitter","eye diagram prediction;eye height;high speed signaling systems;worst-case eye diagram;worst-case intersymbol interference","","13","","10","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Performance optimization of elastic systems using buffer resizing and buffer insertion","Bufistov, D.; Julvez, J.; Cortadella, J.","Univ. Politec. de Catalunya, Barcelona","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","442","448","Buffer resizing and buffer insertion are two transformation techniques for the performance optimization of elastic systems. Different approaches for each technique have already been proposed in the literature. Both techniques increase the storage capacity and can potentially contribute to improve the throughput of the system. Each technique offers a different trade-off between area cost and latency. This paper presents a method that combines both techniques to achieve the maximum possible throughput while minimizing the cost of the implementation. The provided method is based on mixed integer linear programming. A set of experiments is designed to show the feasibility of the approach.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681613","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681613","","Costs;Delay;Elasticity;Electronic switching systems;Integrated circuit interconnections;Mixed integer linear programming;Optimization;Power system interconnection;Protocols;Throughput","buffer circuits;circuit optimisation;integer programming;linear programming","buffer insertion;buffer resizing;cost of the implementation;elastic systems;integer linear programming;performance optimization;storage capacity;transformation techniques","","4","","22","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Linear constraint graph for floorplan optimization with soft blocks","Jia Wang; Hai Zhou","Electr. & Comput. Eng., Illinois Inst. of Technol., Chicago, IL","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","9","15","In this paper, we propose the linear constraint graph (LCG) as an efficient general floorplan representation. For n blocks, an LCG has at most 2n+3 vertices and at most 6n+2 edges. Operations with direct geometric meanings are developed to perturb the LCGs. We apply the LCGs to the floorplan optimization with soft blocks to leverage its advantage in terms of the sizes of the graphs, which will improve the efficiency of solving a complex mathematical program in the inner loop of the optimization that decide the block shapes without introducing overlaps to the non-slicing floorplans. Experimental results confirm that the LCGs are effective and efficient.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681545","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681545","","Bars;Circuit synthesis;Computer science;Constraint optimization;Design optimization;Shape;Space exploration;TV;Topology;Very large scale integration","circuit layout;graphs","complex mathematical program;direct geometric meanings;floorplan optimization;linear constraint graph;soft blocks","","1","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"PaRS: Fast and near-optimal grid-based cell sizing for library-based design","Tai-Hsuan Wu; Davoodi, A.","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin-Madison, Madison, WI","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","107","111","We propose PaRS, a parallel and randomized tool which solves the discrete gate sizing (cell sizing) problem on a grid. PaRS is formulated based on an optimization framework known as Nested Partitions which uses parallelism and randomization from a novel perspective to better identify the optimization direction. It achieves near-optimal solutions for minimizing total power and area subject to meeting a delay constraint. The embarrassingly-parallel nature of PaRS makes it highly efficient. We show small algorithm run-times, in at most minutes for circuits with over 47,000 cells. We make comparison with the optimal solution generated by a custom and parallel branch-and-bound algorithm. Consequently, we are able to generate the optimal solution within hours. While the optimal algorithm uses up to 200 nodes in our grid, PaRS achieves its speedups and near-optimal solutions using only 20 nodes.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681559","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681559","","Circuits;Delay effects;Delay estimation;Design engineering;Grid computing;Libraries;Parallel processing;Partitioning algorithms;Runtime;Sampling methods","circuit CAD;integrated circuit design;parallel algorithms;tree searching","PaRS algorithm;branch-and-bound algorithm;cell sizing;gate sizing;library-based design;nested partitions;parallel-randomized tool","","5","","11","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"FBT: Filled Buffer Technique to reduce code size for VLIW processors","Bonny, Talal; Henkel, J.","Dept.for Embedded Syst., Univ. of Karlsruhe, Karlsruhe","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","549","554","VLIW processors provide higher performance and better efficiency etc. than RISC processors in specific domains like multimedia applications etc. A disadvantage is the bloated code size of the compiled application code. Therefore, reducing the application code size is a design key issue for VLIW processors. In this paper we adapt a hardware-supported approach called ldquoDeflaterdquo which has been used before in data compression. It can significantly reduce the code size compared to state-of-the-art approaches for VLIW processors as we will show within this work. In fact, we enhance the ldquoDeflaterdquo algorithm by using a new technique called Filled Buffer Technique which can be applied to any Lempel-Ziv family algorithms to improve compression ratio in average by more than 13% compared to the sole ldquoDeflaterdquo algorithm. Using our Filled Buffer Technique in conjunction with ldquoV2Frdquo improves the compression ratio by 10%. We have conducted evaluations using a representative set of benchmarks (from Mediabench and Mibench) and have applied our scheme to two VLIW processors, namely TMS320C62x and TMS320C64x. We achieved allover compression ratios as low as 44% using the ldquoDeflaterdquo algorithm (61% and 56% in average for TMS320C62x and TMS320C64x, respectively).","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681629","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681629","","Data compression;Decoding;Embedded system;Encoding;Flyback transformers;Multimedia systems;Reduced instruction set computing;Silicon;Throughput;VLIW","data compression;multiprocessing systems","Deflate algorithm;Lempel-Ziv family algorithms;TMS320C62x;TMS320C64x;VLIW processors;compression ratio;filled buffer technique;hardware-supported approach","","1","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Reliable system design: Models, metrics and design techniques","Mitra, Subhasish; Iyer, Ravishankar K.; Trivedi, Kishor; Tschanz, James W.","Stanford Univ., CA, USA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","xi","xi","Design of reliable systems meeting stringent quality, reliability, and availability requirements is becoming increasingly difficult in advanced technologies. The current design paradigm, which assumes that no gate or interconnect will ever operate incorrectly within the lifetime of a product, must change to cope with this situation. Future systems must be designed with built-in mechanisms for failure tolerance, prediction, detection and recovery during normal system operation. This tutorial will focus on models and metrics for designing reliable systems, algorithms and tools for modeling and evaluating such systems, will discuss a broad spectrum of techniques for building such systems with support for concurrent error detection, failure prediction, error correction, recovery, and self-repair. Complex interplay between power, performance and reliability requirements in future systems, and associated constraints will also be discussed.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681534","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681534","","Algorithm design and analysis;Application software;Availability;Buildings;Change detection algorithms;Electronic design automation and methodology;Error correction;Power system modeling;Power system reliability;Predictive models","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Physical models for electron transport in graphene nanoribbons and their junctions","Naeemi, A.; Meindl, J.D.","Georgia Inst. of Technol., Atlanta, GA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","400","405","Physics-based equivalent circuit models are presented for armchair and zigzag graphene nanoribbons (GNRs), and their conductances have been benchmarked against those of carbon nanotubes and copper wires. It is demonstrated that GNRs that have large coherence length behave like waveguides for electrons. This poses both challenges and opportunities for designing graphene nanoelectronic circuits.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681605","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681605","","Carbon nanotubes;Copper;Electrons;Fabrication;Geometry;Integrated circuit interconnections;Nonhomogeneous media;Semiconductivity;Temperature;Wires","carbon nanotubes;equivalent circuits;graphene;nanoelectronics;nanowires;network synthesis","carbon nanotubes;coherence length;copper wires;electron transport;graphene nanoelectronic circuit design;graphene nanoribbon;physics-based equivalent circuit model;waveguides;zigzag graphene nanoribbon","","0","","26","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing","Ghasemazar, M.; Pedram, M.","Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","155","160","In this paper, we present a technique to optimize the energy-delay product of a synchronous linear pipeline circuit with dynamic error detection and correction capability running. The technique dynamically adjusts the supply voltage level and clock frequency of the design by exploiting slacks that are present in various stages of the pipeline. The key enabler is the utilization of soft-edge flip-flops to allow time borrowing between consecutive stages of the pipeline in order to provide the timing-critical stages with more time to complete their computations resulting in lower error probability. This raises the effective throughput of the pipeline for a fixed energy consumption level, or alternatively, lowers the energy consumption for the same effective throughput. We formulate the problem of optimally selecting the transparency window sizes of the soft-edge flip-flops and the frequency level of the pipeline circuit at different voltage levels so as to optimize the energy cost of the achieved throughput. Experimental results show the efficacy of the problem formulation and solution technique.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681567","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681567","","Circuits;Clocks;Costs;Energy consumption;Error correction;Flip-flops;Frequency;Pipelines;Throughput;Voltage","error correction;error detection;error statistics;flip-flops;logic design","energy consumption level;energy-delay product;error correction capability;error detection capability;error probability;soft-edge flip-flops;synchronous linear pipeline circuit;transparency window sizes","","2","","18","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Module locking in biochemical synthesis","Fett, B.; Riedel, M.D.","Dept. of Electr. & Comput. Eng., Univ. of Minnesota, Minneapolis, MN","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","758","764","We are developing a framework for computation with biochemical reactions with a focus on synthesizing specific logical functionality, a task analogous to technology-independent logic synthesis. Our method synthesizes biochemical reactions that compute output quantities of molecular types as a function of input quantities, either deterministically or probabilistically. An important constraint is the timing, captured in the relative rates of the biochemical reactions: all the outputs of a given phase must be produced before the next phase can begin consuming them as inputs. To achieve this synchronization, the reaction rates must sometimes be separated by orders of magnitude: some much faster than others, some much slower. This might be costly or infeasible given a specific library of biochemical reactions. In this paper, we describe a novel mechanism for locking the computation of biochemical modules - analogous to handshaking mechanisms in asynchronous circuit design. With locking, our method synthesizes robust computation that is nearly rate independent, requiring at most two speeds (ldquofastrdquo and ldquoslowrdquo). The trade-off is with respect to the size of the solution: more reactions are needed. We characterize this trade-off for interand intra-module locking in general and for a variety of specific modules that we have designed. In particular, we discuss locking in detail for a stochastic module that implements probabilistic computation, producing different combinations of molecular types according to specified probability distributions.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681661","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681661","","Asynchronous circuits;Biology computing;Circuit synthesis;Design automation;Libraries;Logic;Proteins;Robustness;Synthetic biology;Timing","biochemistry;biocomputing;molecular biophysics;probability;stochastic processes","asynchronous circuit design;biochemical synthesis;handshaking mechanisms;intermodule locking;intramodule locking;probabilistic computation;probability distributions;stochastic module;synchronization;technology-independent logic synthesis","","4","","26","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Design and optimization of a digital microfluidic biochip for protein crystallization","Tao Xu; Chakrabarty, K.; Pamula, V.K.","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","297","301","Proteins crystallization is a commonly used technique for protein analysis and subsequent drug design. It predicts the three-dimensional arrangement of the constituent amino acids, which in turn indicates the specific biological function of a protein. Protein crystallization experiments are typically carried out manually on multi-well plates in the laboratory. These experiments are slow, expensive, and error-prone. We present the design of a multi-well plate microfluidic biochip for protein crystallization; this biochip can transfer protein samples, prepare candidate solutions, and carry out crystallization automatically. To reduce the manufacturing cost of such devices, we present an efficient algorithm to generate a pin-assignment plan for the proposed design. The resulting biochip enables control of a large number of on-chip electrodes using only a small number of pins. Based on the pin-constrained chip design, we present an efficient shuttle-passenger-like droplet manipulation method to achieve high-throughput and defect-tolerant well loading.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681589","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681589","","Algorithm design and analysis;Amino acids;Costs;Crystallization;Design optimization;Drugs;Laboratories;Manufacturing;Microfluidics;Proteins","bioMEMS;biochemistry;crystallisation;digital integrated circuits;microfluidics;plates (structures);proteomics","amino acids;crystallization;digital microfluidic biochip;multi-well plates;on-chip electrodes;protein;shuttle-passenger-like droplet manipulation;three-dimensional arrangement","","1","5","18","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Special Issues in Flash","Tei-Wei Kuo; Yuan-Hao Chang; Po-Chun Huang; Chang, Che-Wei","National Taiwan University","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081202","2008","","","821","826","While flash memory has been widely adopted in the implementations of various storage systems, it recently receives a lot of attention in various system-component designs. With the unique characteristics of flash memory, it is highly challenging in the designs of management software, especially when reliability and cost management become major concerns. In this paper, popular implementations of the management software will be summarized, and the behavior analysis of flash-memory storage systems will then be addressed. Challenge issues for current and future implementations, especially on reliability and filesystem considerations, and some potential solutions will be presented.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4694174","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4694174","","","","","","14","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Automated abstraction by incremental refinement in interpolant-based model checking","Cabodi, G.; Camurati, P.; Murciano, M.","Dipt. di Autom. ed Inf., Politec. di Torino, Torino","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","129","136","This paper addresses the field of unbounded model checking (UMC) based on SAT engines, where Craig interpolants have recently gained wide acceptance as an automated abstraction technique. We start from the observation that interpolants can be quite effective on large verification instances. As they operate on SAT-generated refutation proofs, interpolants are very good at automatically abstract facts that are not significant for proofs. In this work, we push forward the new idea of generating abstractions without resorting to SAT proofs, and to accept (reject) abstractions whenever they (do not) fulfill given adequacy constraints. We propose an integrated approach smoothly combining the capabilities of interpolation with abstraction and over-approximation techniques, that do not directly derive from SAT refutation proofs. The driving idea of this combination is to incrementally generate, by refinement, an abstract (over-approximate) image, built up from equivalences, implications, ternary and localization abstraction, then (eventually) from SAT refutation proofs. Experimental results, derived from the verification of hard problems, show the robustness of our approach.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681563","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681563","","Binary decision diagrams;Boolean functions;Circuits;Data structures;Engines;Explosions;Interpolation;Performance analysis;Robustness;State-space methods","approximation theory;computability;interpolation","Craig interpolants;automated abstraction technique;incremental refinement;interpolant-based model checking;over-approximation techniques;unbounded model checking","","4","","26","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Guiding global placement with wire density","Tsota, K.; Cheng-Kok Koh; Balakrishnan, V.","Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","212","217","This paper presents an efficient technique for the estimation of the routed wirelength during global placement using the wire density of the net. The proposed method identifies congested regions of the chip and incorporates the model of the routed wirelength into the objective function in order to effectively alleviate these regions from congestion. The method is integrated in the analytical placement framework and the two-level structure improves the scalability of the placer and speeds up the algorithm. The proposed analytical placer provides the best-so-far average routed wirelength in the IBM version2 benchmark suite.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681576","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681576","","Algorithm design and analysis;Circuits;Clustering algorithms;Minimization;Phased arrays;Pins;Routing;Scalability;Very large scale integration;Wire","VLSI;integrated circuit design;network routing","IBM version2 benchmark suite;VLSI physical design;objective function;routed wirelength estimation;wire density","","10","","22","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"System-level thermal aware design of applications with uncertain execution time","Sushu Zhang; Chatha, K.S.","Dept. of Comput. Sci. & Eng., Arizona State Univ., Tempe, AZ","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","242","249","The paper introduces the problem of system-level thermal aware design of applications with uncertain run time on an embedded processor equipped with dynamic voltage/frequency scaling features. The problem takes as inputs a task sequence, cycle time distribution of each task, and processor thermal model. The solution specifies a voltage/frequency assignment to the tasks such that the expected latency is minimized subject to the probability that the peak temperature constraint is not violated is no less than a designer specified value. We prove that the problem is at least NP-hard, and present optimal and (1 + epsi) fully polynomial time approximation scheme as solutions. To the best of our knowledge, this paper is the first work that addresses the stochastic version of the system-level thermal-aware design problem. We evaluate the effectiveness of our techniques by experimenting with realistic and synthetic benchmarks.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681581","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681581","","Clocks;Delay;Dynamic voltage scaling;Embedded system;Frequency;Microprocessors;Polynomials;Power system management;Temperature;Thermal management","circuit CAD;computational complexity;embedded systems;integrated circuit design;optimisation;polynomial approximation;stochastic processes;thermal analysis;uncertain systems","embedded processor;polynomial time approximation;stochastic version;system-level thermal aware design;uncertain run time","","6","","20","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Electrically driven optical proximity correction based on linear programming","Banerjee, S.; Elakkumanan, P.; Liebmann, L.W.; Orshansky, M.","Dept. of Electr. & Comput. Eng., Univ. of Texas at Austin, Austin, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","473","479","Conventional optical proximity correction (OPC) tools aim to minimize edge placement errors (EPE) due to the optical and resist process by moving mask edges. However, in low-k1 lithography, especially at 45 nm and beyond, printing perfect polygons is practically impossible to achieve. In addition, prohibitively high mask complexity is incurred, leading to high mask cost. Given the impossibility of perfect printing, we argue that aiming to reduce the error of electrical discrepancy between the ideal and the printed contours is a more reasonable strategy. In fact, we show that contours with non-minimal EPE may result in closer match to the desired electrical performance. Towards achieving this objective, we developed a new electrically driven OPC (ED-OPC) algorithm. The tool combines lithography simulation with accurate electrical modeling of resist contours to predict the on/off current through a transistor gate. The computation of mask edge movements is cast as a linear program based on optical and electrical sensitivities. The objective is to minimize the error in saturation current between printed and target shapes. This optimization is then solved with fast runtime. The results on industrial 45 nm SOI layouts using high-NA immersion lithography models show up to a 5% improvement in accuracy of timing over conventional OPC. This is achieved at less than 26% runtime overheads, while also lowering mask complexity by up to 43%. The results confirm that better timing accuracy can be achieved despite larger edge placement error.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681617","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681617","","Accuracy;Linear programming;Lithography;Optical saturation;Optical sensors;Predictive models;Printing;Resists;Runtime;Timing","immersion lithography;linear programming;masks;proximity effect (lithography);resists;silicon-on-insulator","SOI layouts;edge placement errors;electrically driven optical proximity correction;high-NA immersion lithography models;linear programming;lithography simulation;low-k1 lithography;mask complexity;mask edge movements;resist process;saturation current;size 45 nm;timing accuracy;transistor gate","","7","1","12","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A low-overhead fault tolerance scheme for TSV-based 3D network on chip links","Loi, I.; Mitra, S.; Lee, T.H.; Fujita, Shinobu; Benini, L.","DEIS, Univ. of Bologna, Bologna","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","598","602","Three-dimensional die stacking integration provides the ability to stack multiple layers of processed silicon with a large number of vertical interconnects. Through Silicon Vias (TSVs) provide a promising area- and power-efficient way to support communication between different stack layers. Unfortunately, low TSV yield significantly impacts design of three-dimensional die stacks with a large number of TSVs. This paper presents a defect-tolerance technique for TSVs-based multi-bit links through an efficient and effective use of redundancy. This technique is ideally suited for three-dimensional network-on-chip (NoC) links. Simulation results demonstrate significant yield improvement, from 66% to 98%, with a low area cost (17% on a vertical link in a NoC switch, which leads a modest 2.1% increase the total switch area) in 130 nm technology, with minimal impact of VLSI design and test flows.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681638","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681638","","Costs;Fault tolerance;Network-on-a-chip;Redundancy;Silicon;Stacking;Switches;Testing;Through-silicon vias;Very large scale integration","fault tolerance;network-on-chip","3D network-on-chip links;NoC switch;VLSI design;low-overhead fault tolerance;through silicon vias multi-bit links","","53","","21","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Game-theoretic timing analysis","Seshia, S.A.; Rakhlin, A.","EECS Dept., UC, Berkeley, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","575","582","Estimating the worst-case execution time (WCET) of tasks is a key step in the design of reliable real-time software and systems. In this paper, we present a new, game-theoretic approach to estimating WCET based on performing directed measurements on the target platform. We model the estimation problem as a game between our algorithm (player) and the environment of the program (adversary), where the player seeks to find the longest path through the program while the adversary sets environment parameters to thwart the player. We present both theoretical and experimental results demonstrating the utility of our approach. On the theoretical side, we prove that our algorithm can converge to find the longest path with high probability. Experimental results indicate that our approach is competitive with an existing technique based on static analysis and integer programming. Moreover, the approach can be easily applied to even complex hardware/software platforms.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681634","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681634","","Algorithm design and analysis;Design methodology;Embedded system;Hardware;Linear programming;Performance evaluation;Predictive models;Real time systems;Software systems;Timing","electronic engineering computing;embedded systems;game theory;integer programming;timing","complex hardware-software platforms;game-theoretic timing analysis;integer programming;real-time software;static analysis;worst-case execution time","","3","","20","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Context-sensitive static transistor-level IR analysis","Weiqing Guo; Yu Zhong; Burd, T.","Adv. Micro Devices, Silicon design CAD, Sunnyvale, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","797","802","With advances in semiconductor process technology, chip power density has dramatically increased, making power grid integrity a critical concern at all stages of the design process. Given the inherent difficulty of capturing worst-case IR drops for all logic gates with dynamic vectors, a static flow is essential for verifying grid integrity on complex chip designs, especially microprocessors. A novel static transistor-level IR drop analysis flow which significantly reduces the conservatism of other static flows is presented. The key feature of this flow is a fast NAND decision diagram (NDD) algorithm, a lightweight variant of a boolean decision diagram (BDD) with the capacity to effectively process device transition exclusions in a per logical-device, context-sensitive fashion, thereby radically reducing the conservatism typical of static analysis.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681667","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681667","","Circuits;Design automation;Logic design;Logic devices;Logic gates;Microprocessors;Performance analysis;Power grids;Silicon;Switches","Boolean functions;decision diagrams;logic gates;power grids;transistors","NAND decision diagram algorithm;boolean decision diagram;chip power density;context-sensitive static transistor-level IR analysis;logic gates;microprocessors;power grid;static flow;worst-case IR drops","","1","","17","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Integrated code and data placement in two-dimensional mesh based chip multiprocessors","Yemliha, T.; Srikantaiah, S.; Kandemir, M.; Karakoy, M.; Irwin, M.J.","Syracuse Univ., Syracuse, NY","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","583","588","As transistor sizes continue to shrink and the number of transistors per chip keeps increasing, chip multiprocessors (CMPs) are becoming a promising alternative to remain on the current performance trajectory for both high-end systems and embedded systems. Since future technologies offer the promise of being able to integrate billions of transistors on a chip, the prospects of having hundreds to thousands of processors on a single chip along with an underlying memory hierarchy and an interconnection system is entirely feasible. This paper proposes a compiler directed integrated code and data placement scheme for two-dimensional mesh based CMP architectures. The proposed approach uses a Code-Data Affinity Graph (CDAG) to represent the relationship between loop iterations and array data and then assigns the sets of loop iterations to processing cores and sets of data blocks to on-chip memories. During the mapping process, the on-chip memory capacity and load imbalance across different cores and the topology of the NoC are taken into account. In this paper, we present two variants of our approach: depth-first placement (DFP) and breadth-first placement (BFP), and compare them to three alternate code/data mapping schemes. The experimental evaluation shows that our CDAG based placement schemes are very successful in practice, achieving average performance improvements of 19.9% (DFP) and 16.8% (BFP), and average energy improvements of 29.7% (DFP) and 27.8% (BFP).","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681635","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681635","","Costs;Educational institutions;Embedded system;Memory management;Network interfaces;Network-on-a-chip;Program processors;Programming profession;Topology;Transistors","multiprocessing systems;program compilers","breadth-first placement;chip multiprocessors;code mapping;code-data affinity graph;compiler directed integrated code;data blocks;data mapping;data placement;depth-first placement;loop iterations;on-chip memories;two-dimensional mesh","","0","","21","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"On the modeling of resistance in graphene nanoribbon (GNR) for future interconnect applications","Ragheb, T.; Massoud, Y.","Electr. & Comput. Eng. Dept., Rice Univ., Houston, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","593","597","In this paper, we present a comprehensive model for the resistance in graphene nanoribbon (GNR) interconnects. We use the recent experimental and theoretical results to model the impact of stacking of graphene layers in multi-layer GNR interconnects. We compare the resistance of GNR interconnects with both single-walled carbon nanotube (SWCNT) bundle interconnects and conventional copper interconnects. Our simulation results demonstrate the performance superiority of multi-layer GNR interconnects over conventional copper interconnects at small widths (Lt 15 nm). Consequently, multi-layer GNR interconnects demonstrate a great potential to replace conventional copper interconnects in future technologies.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681637","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681637","","Atomic layer deposition;Bonding;Carbon nanotubes;Copper;Electric resistance;Fabrication;Nonhomogeneous media;Scattering;Shape control;Stacking","carbon;electrical resistivity;interconnections;multilayers;nanostructured materials","C;copper interconnects;graphene nanoribbon;multi-layer interconnects;resistance;single-walled carbon nanotube","","8","","42","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Sparse Implicit Projection (SIP) for reduction of general many-terminal networks","Zuochang Ye; Vasilyev, D.; Zhenhai Zhu; Phillips, J.R.","Cadence Res. Labs., Berkeley, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","736","743","This paper is concerned with model order reduction of large scale dynamic systems that have sparse matrix representations, particularly systems with large numbers of input/output ldquoports.rdquo We present an algorithm that combines the advantages of widely-used approaches such as PRIMA and TICER but avoids many of the drawbacks of both. The resulting algorithm is capable of high-order rational approximation, exploits network sparsity, preserves passivity, can be extended to general non-symmetric systems, and can be applied to networks with hundreds or thousands of ports. We develop a common mathematical framework that can encompass all three algorithms, show mathematical relations between them, and point out certain special cases where they are equivalent. We show examples from analysis of industrial on-chip RC/RLC networks that demonstrate performance advantages of more than three orders of magnitude.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681658","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681658","","Capacitance;Computer networks;Coupling circuits;Electronic design automation and methodology;High performance computing;Inductance;Laboratories;Mutual coupling;Sparse matrices;Transfer functions","RC circuits;RLC circuits;large-scale systems;network analysis;sparse matrices","high-order rational approximation;large scale dynamic systems;on-chip RC/RLC networks;sparse implicit projection;sparse matrix representations","","2","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Multigrid on GPU: Tackling Power Grid Analysis on parallel SIMT platforms","Zhuo Feng; Peng Li","Dept. of Electr. & Comput. Eng., Texas A&M Univ., College Station, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","647","654","The challenging task of analyzing on-chip power (ground) distribution networks with multi-million node complexity and beyond is key to todaypsilas large chip designs. For the first time, we show how to exploit recent massively parallel single-instruction multiple-thread (SIMT) based graphics processing unit (GPU) platforms to tackle power grid analysis with promising performance. Several key enablers including GPU-specific algorithm design, circuit topology transformation, workload partitioning, performance tuning are embodied in our GPU-accelerated hybrid multigrid algorithm, GpuHMD, and its implementation. In particular, a proper interplay between algorithm design and SIMT architecture consideration is shown to be essential to achieve good runtime performance. Different from the standard CPU based CAD development, care must be taken to balance between computing and memory access, reduce random memory access patterns and simplify flow control to achieve efficiency on the GPU platform. Extensive experiments on industrial and synthetic benchmarks have shown that the proposed GpuHMD engine can achieve 100times runtime speedup over a state-of-the-art direct solver and be more than 15times faster than the CPU based multigrid implementation. The DC analysis of a 1.6 million-node industrial power grid benchmark can be accurately solved in three seconds with less than 50 MB memory on a commodity GPU. It is observed that the proposed approach scales favorably with the circuit complexity, at a rate about one second per million nodes.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681645","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681645","","Algorithm design and analysis;Central Processing Unit;Chip scale packaging;Circuit topology;Graphics;Network-on-a-chip;Partitioning algorithms;Performance analysis;Power grids;Runtime","differential equations;distribution networks;network topology;power grids","CPU based multigrid implementation;GPU-accelerated hybrid multigrid algorithm;GPU-specinc algorithm design;circuit topology transformation;multimillion node complexity;on-chip power distribution networks;performance tuning;random memory access patterns;single-instruction multiple-thread based graphics processing unit platforms;workload partitioning","","39","","17","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique","Jinyu Zhang; Wei Xiong; Yan Wang; Zhiping Yu","Inst. of Microelectron., Tsinghua Univ., Beijing","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","480","487","An efficient algorithm based on the pixel-based mask representation is proposed for fast synthesis of model-based inverse lithography technology (ILT) to improve the resolution and pattern fidelity in optical lithography. This new algorithm reduces N<sup>2</sup> intensity computations to three (3) equivalent intensity computations per iteration, where N<sup>2</sup> is the total number of pixels in a mask. This algorithm has been demonstrated using different critical dimensions (CDs) and different mask technologies with incoherence and partial-coherence image models. This algorithm is about 60 times faster and more effective than the current gradient-based algorithm. The final image fidelity has quite a weak dependence on the initial condition. Good fidelity images are achieved when CD is reduced to 45 nm.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681618","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681618","","Cost function;Heuristic algorithms;Inverse problems;Lithography;Microelectronics;Nonlinear optics;Optical distortion;Optimization methods;Pixel;Ultraviolet sources","gradient methods;optimisation;photolithography","critical dimensions;gradient methods;inverse lithography technology;mask representation;optical lithography;partial-coherence image models;pattern fidelity;pixel manipulation;size 45 nm","","1","1","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Embedded software verification: Challenges and solutions","Chao Wang,; Ganai, Malay; Lahiri, Shuvendu; Kroening, Daniel","NEC Labs America, Princeton, NJ, USA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","xii","xii","Embedded software are becoming more and more pervasive in our lives, and many application domains have very high reliability requirements. Ensuring high software quality while still maintaining software productivity is a challenging task. In order to address this challenge, more formal analysis and automated verification techniques are needed in addition to standard software testing.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681536","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681536","","Application software;Arithmetic;Chaos;Embedded software;Lithography;Nanolithography;National electric code;Productivity;Software maintenance;Software quality","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Importance sampled circuit learning ensembles for robust analog IC design","Peng Gao; McConaghy, T.; Gielen, G.","ESAT-MICAS, K.U. Leuven, Leuven","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","396","399","This paper presents ISCLEs, a novel and robust analog design method that promises to scale with Moorepsilas Law, by doing boosting-style importance sampling on digital-sized circuits to achieve the target analog behavior. ISCLEs consists of: (1) a boosting algorithm developed specifically for circuit assembly; (2) an ISCLEs-specific library of possible digital-sized circuit blocks; and (3) a recently-developed multi-topology sizing technique to automatically determine each blockpsilas topology and device sizes. ISCLEs is demonstrated on design of a sinusoidal function generator and a flash A/D converter, showing promise to robustly scale with shrinking process geometries.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681604","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681604","","Analog integrated circuits;Assembly;Boosting;Circuit topology;Design methodology;Monte Carlo methods;Moore's Law;Robustness;Signal generators;Software libraries","analogue integrated circuits;analogue-digital conversion;importance sampling;integrated circuit design;waveform generators","ISCLEs-specific library;Moores Law;analog IC design;block topology;boosting algorithm;digital-sized circuits;flash A-D converter;importance sampling;learning ensembles;multi-topology sizing technique;sinusoidal function generator","","3","","16","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"System-level power estimation using an on-chip bus performance monitoring unit","Youngjin Cho; Younghyun Kim; Sangyoung Park; Naehyuck Chang","Dept. of EECS, Seoul Nat. Univ., Seoul","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","149","154","In this paper we propose an on-chip bus PMU which makes accurate estimates of system power consumption from a first-order linear power model by utilizing system-level activity information exchanged on the on-chip bus. It can easily be customized for different on-chip and off-chip memory devices, and is not dependent on a specific CPU core. We model memory devices using energy state machines, describe them in XML, and use that description automatic synthesis of the PMU.We compare the short-term accuracy of the proposed PMU with a cycle-accurate system-level power estimator, and assess its long-term accuracy with a real hardware prototype. Experimental results show that the the power estimation deviates less than 5% from real measurements.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681566","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681566","","Energy consumption;Energy states;Hardware;Monitoring;Phasor measurement units;Power system modeling;Prototypes;State estimation;System-on-a-chip;XML","digital integrated circuits;low-power electronics;system-on-chip","energy state machines;on-chip bus performance monitoring unit;system-level power estimation","","9","","12","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Robust reconfigurable filter design using analytic variability quantification techniques","Nieuwoudt, A.; Kawa, J.; Massoud, Y.","Dept. of Electr. & Comput. Eng., Rice Univ., Houston, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","765","770","In this paper, we develop a variability-aware design methodology for reconfigurable filters used in multi-standard wireless systems. To model the impact of statistical circuit component variations on the predicted manufacturing yield, we implement several different analytic variability quantification techniques based on a double-sided implementation of the first and second order reliability methods (FORM and SORM), which provide several orders of magnitude improvement in computational complexity over statistical sampling methods. Leveraging these efficient analytic variability quantification techniques, we employ an optimization approach using Sequential Quadratic Programming to simultaneously determine the fixed and tunable/switchable circuit element values in an arbitrary-order canonical filter to improve the overall robustness of the filter design when statistical variations are present. The results indicate that reconfigurable filters and impedance matching networks designed using the proposed methodology meet the specified performance requirements with a 26% average absolute yield improvement over circuits designed using deterministic techniques.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681662","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681662","","Circuits;Computational complexity;Design methodology;Design optimization;Filters;Predictive models;Quadratic programming;Robustness;Sampling methods;Virtual manufacturing","band-pass filters;circuit reliability;impedance matching;passive filters;software radio","analytic variability quantification techniques;double sided implementation;first order reliability methods;impedance matching networks;reconfigurable filters;robust reconfigurable filter design;second order reliability methods;variability aware design","","3","","26","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"More Moore: Foolish, feasible, or fundamentally different?","Kuehlmann, Andreas; Aitken, Rob; Bautista, Jerry; Maly, Wojceich; Rabaey, Jan","Cadence Design System, Berkeley, CA, USA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","xiii","xiii","Mooreâ€™s law has been a foundation of modern electronics, sustained primarily by scaling. But can this continue despite the serious problems of litho, variability, device physics, and cost? This panel looks at several possibilities. Perhaps Mooreâ€™s law will muddle through, as it has so far, with a combination of tools, process, and design. But even if technically possible, Mooreâ€™s law is in practice driven by economics, and economics might turn against further scaling. Also, weâ€™ve all seen how performance of single cores has topped out, despite scaling. Might this be a fundamental problem with planar technologies, prompting the need to go 3-D to get further performance increases? Or might CMOS itself give way to other technologies, allowing Mooreâ€™s law yet another respite? Compare and contrast for yourself these four very different visions of the future of your job, your industry, and your personal gadgets.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681540","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681540","","CMOS technology;Circuit simulation;Costs;DH-HEMTs;Design automation;Environmental economics;Moore's Law;Physics;Process design;System-on-a-chip","","","","1","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Delay-optimal simultaneous technology mapping and placement with applications to timing optimization","Yifang Liu; Shelar, R.S.; Jiang Hu","Dept. of ECE, Texas A&M Univ., College Station, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","101","106","Technology mapping and placement have significant impact on the delays in standard cell based very large scale integrated (VLSI) circuits. Traditionally, these steps are applied separately to optimize delays, possibly since efficient algorithms that allow the simultaneous exploration of the mapping and placement solution spaces are unknown. In this paper, we present an exact polynomial time algorithm for delay-optimal placement of a tree and extend the same to simultaneous technology mapping and placement for optimal delay in the tree. We extend the algorithm by employing Lagrangian relaxation technique, which assesses the timing criticality of paths beyond a tree, to optimize the delays in directed acyclic graphs (DAGs). Experimental results on benchmark circuits in a 70 nm technology show that our algorithms improve timing significantly with remarkably less run-times compared to a competitive approach of iterative conventional timing driven mapping and multi-level placement.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681558","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681558","","Delay effects;Integrated circuit technology;Iterative algorithms;Lagrangian functions;Polynomials;Simultaneous localization and mapping;Space technology;Timing;Tree graphs;Very large scale integration","VLSI;delays;directed graphs;iterative methods;polynomials;trees (mathematics)","Lagrangian relaxation technique;VLSI circuit;delay-optimal placement;delay-optimal simultaneous technology mapping;directed acyclic graphs;exact polynomial time algorithm;iterative conventional timing driven mapping;multilevel placement;size 70 nm;standard cell based very large scale integrated circuit;timing optimization","","3","","17","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Constrained aggressor et selection for maximum coupling noise","Sinha, D.; Schaeffer, G.; Abbaspour, S.; Rubin, A.; Borkam, F.","IBM Syst. & Technol. Group, EDA, Hopewell Junction, NY","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","790","796","In this paper, we consider the problem of selecting a set of aggressor nets that maximize crosstalk induced noise or delay pushout on a coupled victim net, under given logical constraints. We formulate the problem mathematically, and propose efficient Lagrangian Relaxation and network flow based approaches that guarantee an optimal solution. We also formulate and solve this problem while considering the noise susceptibility of the victimpsilas receiving gate. Experimental results show that the proposed approaches are run-time efficient by factors of up to 800times in comparison to an exhaustive search approach, and reduce timing pessimism by up to 36%.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681666","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681666","","Boolean functions;Crosstalk;Delay estimation;Electronic design automation and methodology;Geometry;Lagrangian functions;Noise figure;Runtime;Switches;Timing","crosstalk;delay circuits;integrated circuit interconnections;integrated circuit noise;switching circuits","Lagrangian relaxation;constrained aggressor set selection;crosstalk;interconnect delay variations;maximum coupling noise;pessimism reduction;potential false switchings","","1","","13","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Yield-aware hierarchical optimization of large analog integrated circuits","Guo Yu; Peng Li","Dept. of Electr. & Comput. Eng., Texas A&M Univ., College Station, TX","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","79","84","Hierarchical optimization using building circuit block pareto performance models is an efficient and well established approach for optimizing the nominal performances of large analog circuits. However, the extension to yield-aware hierarchical methodology, as dictated by the need for safeguarding chip manufacturability in scaled technologies, is completely nontrivial. We address two fundamental difficulties in achieving such a methodology: yield-aware pareto performance characterization at the building block level and yield-aware system-level optimization problem formulation. It is shown that our approach is not only able to effectively capture the block performance trade-offs at different yield levels, but also correctly formulate the whole system yield and efficiently perform system-level optimization in presence of process variations. Our approach extends the efficiency of hierarchical analog optimization, enjoyed for improving nominal circuit performances, to yield-aware optimization. Our methodology is demonstrated by the hierarchical optimization of a phased locked loop (PLL) consisting of multiple circuit blocks.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681555","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681555","","Analog circuits;Analog integrated circuits;Integrated circuit modeling;Integrated circuit yield;Manufacturing;Optimization methods;Pareto optimization;Phase locked loops;Robustness;Yield estimation","analogue integrated circuits;hierarchical systems;optimisation;phase locked loops","analog integrated circuits;multiple circuit blocks;phased locked loop;yield-aware hierarchical optimization;yield-aware system-level optimization","","2","","15","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Conference comittees","","","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","iii","vii","Provides a listing of current committee members.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681529","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681529","","","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Temperature-aware test scheduling for multiprocessor systems-on-chip","Bild, D.R.; Misra, S.; Chantemy, T.; Kumar, P.; Dick, R.P.; Huy, X.S.; Li Shangz; Choudhary, A.","EECS Dept., Northwestern Univ., Evanston, IL","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","59","66","Increasing power densities due to process scaling, combined with high switching activity and poor cooling environments during testing, have the potential to result in high integrated circuit (IC) temperatures. This has the potential to damage ICs and cause good ICs to be discarded due to temperature-induced timing faults. We first study the power impact of scan chain testing for the ISCAS89 benchmarks. We find that the scan-chain test power consumption is 1.6times higher for at-speed testing than normal operating power consumption. We conclude that if the testing frequency is less than half of the normal frequency, then the testing power consumption may in fact be lower. However, due to differences in the cooling environments, the peak die temperatures may still be higher. Second, we present an optimal formulation for minimal-duration temperature-constrained test scheduling. Our results improve on the test schedule time of the best existing algorithm by 10.8% on average for a packaged IC thermal environment. We also present an efficient heuristic that generally produces the same results as the optimal algorithm, while requiring little CPU time, even for large problem instances.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681552","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681552","","Circuit testing;Cooling;Energy consumption;Frequency;Integrated circuit testing;Multiprocessing systems;Switching circuits;System testing;Temperature;Timing","integrated circuit packaging;integrated circuit testing;processor scheduling;system-on-chip","ISCAS89 benchmarks;integrated circuit temperatures;minimal-duration temperature-constrained test scheduling;multiprocessor systems-on-chip;packaged IC thermal environment;power densities;process scaling;scan chain testing;temperature-aware test scheduling;temperature-induced timing faults","","10","","21","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Race analysis for SystemC using model checking","Blanc, N.; Kroening, D.","ETH Zurich, Zurich","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","356","363","SystemC is a system-level modeling language that offers a wide range of features to describe concurrent systems at different levels of abstraction. The SystemC standard permits simulators to implement a deterministic scheduling policy, which often hides concurrency-related design flaws. We present a novel compiler for SystemC that integrates a formal and scalable race analysis. This analysis combines both classic static analysis and model checking techniques. The outcome of the analysis is not only valuable to diagnose the effect of race conditions, but can also be used to improve simulation performance dramatically. Our compiler produces a simulator that uses the race analysis information at runtime to perform partial-order reduction, thereby eliminating context switches that do not affect the result of the simulation. Experimental results show simulation speedups of one order of magnitude and better.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681598","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681598","","Analytical models;Computational modeling;Concurrent computing;Context modeling;Interleaved codes;Job shop scheduling;Performance analysis;Processor scheduling;Runtime;Yarn","C language;object-oriented languages;program verification;scheduling","SystemC;deterministic scheduling policy;formal race analysis;model checking;scalable race analysis;system-level modeling language","","6","","27","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Boolean factoring and decomposition of logic networks","Mishchenko, A.; Brayton, R.; Chatterjee, S.","Dept. of EECS, Univ. of California, Berkeley, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","38","44","This paper presents new methods for restructuring logic networks based on fast Boolean techniques. The basis for these are 1) a cut-based view of a logic network, 2) exploiting the uniqueness and speed of disjoint-support decompositions, 3) a new heuristic for speeding these up, 4) extending these to general decompositions, and 5) limiting local transformations to functions with 16 or less inputs so that fast truth table manipulations can be used in all operations. Boolean methods lessen the structural bias of algebraic methods, while still allowing for high speed and multiple iterations. Experimental results on K-LUT networks show an average additional reduction of 5.4% in LUT count, while preserving delay, compared to heavily optimized versions of the same networks.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681549","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681549","","Boolean functions;Computer networks;Inverters;Joining processes;Logic circuits;Logic design;Logic functions;Logic gates;Table lookup;Wires","Boolean functions;logic circuits;matrix decomposition;table lookup","Boolean factoring;K-LUT networks;disjoint-support decompositions;local transformations;logic networks","","10","","41","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Obstacle-avoiding rectilinear Steiner tree construction","Liang Li; Young, E.F.Y.","Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Hong Kong","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","523","528","In todaypsilas VLSI designs, there can be many blockages in a routing region. The obstacle-avoiding rectilinear Steiner minimum tree (OARSMT) problem has become an important problem in the physical design stage of VLSI circuits. This problem has attracted a lot of attentions in research and several approaches have been proposed to solve this problem effectively. In this paper, we will present a heuristic maze routing based approach to solve this OARSMT problem. It is commonly believed that maze routing based approaches can only handle small scale problems and there is a lack of an effective multi-terminal variant to handle multi-pin nets in practice. We will show in this paper that maze routing based approaches can also handle large scale OARSMT problems effectively. Our approach is based on the searching process as in maze routing and can handle multi-pin nets very well in both solution quality, running time and memory space usage. We have compared our results with those of the previous works and can show that we can out-perform the best previous results on this problem [15] by giving an OARSMT with 2.01% less wire length on average and can make a 27.04% improvement in wire length in comparison with a lower bound of the optimal solution on average, while the running times are all very short and comparable to those in [15]. Besides, due to the flexibility of maze routing, we can handle different kinds of obstacles with different convex or concave rectilinear shapes directly without a need to partition each blockage into a set of rectangular sub-blockages, which will increase the size of the problem.","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681625","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681625","","Ant colony optimization;Circuits;Computer science;Large-scale systems;Pins;Routing;Shape;Steiner trees;Very large scale integration;Wire","VLSI;circuit layout CAD;integrated circuit layout;network routing;trees (mathematics)","VLSI circuits;heuristic maze routing;multipin nets;obstacle-avoiding rectilinear Steiner minimum tree","","0","","15","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Introduction","","","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","i","ii","Presents the introductory welcome message from the conference proceedings.","1092-3152","978-1-4244-2819-9","","10.1109/ICCAD.2008.4681528","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681528","","","","","","0","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Nanolithography and CAD challenges for 32nm/22nm and beyond","Pan, David Z.; Renwick, Stephen; Singh, Vivek; Huckabay, Judy","Univ. of Texas, Austin, USA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","xii","xii","The semiconductor industry is stuck at 193nm lithography as the main workhorse for manufacturing integrated circuits of 45nm and most likely 32nm nodes. On one hand, many novel approaches are being developed to extend the 193nm lithography, including immersion, double patterning, and exotic resolution enhancement techniques. On the other hand, next generation lithography, in particular, extreme ultra violet lithography (EUVL) is projected by ITRS as the main contender for technology nodes at or below 22nm, though significant challenges still exist from both technology and economy aspects. This tutorial will cover key nanolithography and CAD challenges with possible solutions for 32nm/22nm (and beyond?), from the underlying hardware/equipment perspectives (for double patterning, EUV, and so on), to the computational lithography aspects (extreme RET, inverse lithography, pixelated mask, etc.), and to the key EDA issues on nanolithofriendly layouts (e.g., double patterning compliance layout, and so on).","1092-3152","978-1-4244-2819-9","978-1-4244-2820-5","10.1109/ICCAD.2008.4681537","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681537","","Application software;Arithmetic;Chaos;Embedded software;Lithography;Nanolithography;National electric code;Productivity;Software maintenance;Software quality","","","","1","","","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"Power supply noise aware workload assignment for multi-core systems","Todri, A.; Marek-Sadowska, M.; Kozhaya, J.","ECE Dept., UCSB, Santa Barbara, CA","Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on","20081118","2008","","","330","337","As the industry moves from single- to multicore processors, the challenges of how to reliably design and analyze power delivery for such systems also arise. We study various workload assignments to cores and their impact on the global power grid noise. We develop metrics to estimate the amount of noise propagated from core to core and propose a power supply noise aware workload assignment method. In our experiments, we show that performance loss can be significant if workload assignment is not properly made.","1092-3152","978-1-4244-2819-9","","10.1109/ICCAD.2008.4681594","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4681594","","Clocks;Multicore processing;Noise generators;Packaging;Performance loss;Power grids;Power supplies;Power system modeling;Power system reliability;System performance","integrated circuit design;integrated circuit reliability;microprocessor chips;power supply circuits","design reliability;multicore processor;multicore system;power supply noise aware workload assignment;single processor","","5","3","12","","","10-13 Nov. 2008","","IEEE","IEEE Conference Publications"
"GLADE: A modern global router considering layer directives","Yen-Jung Chang; Tsung-Hsien Lee; Ting-Chi Wang","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu, Taiwan","Computer-Aided Design (ICCAD), 2010 IEEE/ACM International Conference on","20101203","2010","","","319","323","Global routing is a very crucial stage in a design cycle, because it physically plans the routes of nets on a chip. In order to boost the research and development of global routing techniques, ISPD held contests and released benchmarks in 2007 and 2008, respectively. However, the contests may lead researchers away from facing other real problems in practice. In this paper we study a new global routing problem that not only considers traditional routing objectives such as overflow and wirelength but also focuses on honoring layer directives that are usually specified for timing-critical nets to alleviate performance degrading. Based on novel extensions of an academic router, we present a new global router called GLADE for the addressed problem. The experimental results show that GLADE can effectively generate a high-quality solution, which balances the metrics under consideration, for each test case from the set of recently released ICCAD 2009 benchmarks.","1092-3152","978-1-4244-8193-4","","10.1109/ICCAD.2010.5654094","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5654094","","Asia;Benchmark testing;Design automation;Measurement;Routing;Three dimensional displays;Wire","network routing;network-on-chip","GLADE;ICCAD 2009;ISPD;global router;layer directive;network-on-a-chip","","5","","22","","","7-11 Nov. 2010","","IEEE","IEEE Conference Publications"
