{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577421385091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577421385091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 12:36:24 2019 " "Processing started: Fri Dec 27 12:36:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577421385091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577421385091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockTest -c clockTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockTest -c clockTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577421385091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577421386036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clocking.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clocking " "Found entity 1: alarm_clocking" {  } { { "alarm_clocking.v" "" { Text "D:/software/hhhhh/alarm_clocking.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktest.v 1 1 " "Found 1 design units, including 1 entities, in source file clocktest.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockTest " "Found entity 1: clockTest" {  } { { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decide_option.v 1 1 " "Found 1 design units, including 1 entities, in source file decide_option.v" { { "Info" "ISGN_ENTITY_NAME" "1 decide_option " "Found entity 1: decide_option" {  } { { "decide_option.v" "" { Text "D:/software/hhhhh/decide_option.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenPIN " "Found entity 1: fenPIN" {  } { { "fenPIN.v" "" { Text "D:/software/hhhhh/fenPIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file hour_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_alarm " "Found entity 1: hour_alarm" {  } { { "hour_alarm.v" "" { Text "D:/software/hhhhh/hour_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manual_clocking.v 1 1 " "Found 1 design units, including 1 entities, in source file manual_clocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 manual_clocking " "Found entity 1: manual_clocking" {  } { { "manual_clocking.v" "" { Text "D:/software/hhhhh/manual_clocking.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "self_clocking.v 1 1 " "Found 1 design units, including 1 entities, in source file self_clocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 self_clocking " "Found entity 1: self_clocking" {  } { { "self_clocking.v" "" { Text "D:/software/hhhhh/self_clocking.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file set_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_alarm " "Found entity 1: set_alarm" {  } { { "set_alarm.v" "" { Text "D:/software/hhhhh/set_alarm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_final_time.v 1 1 " "Found 1 design units, including 1 entities, in source file set_final_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_final_time " "Found entity 1: set_final_time" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show.v 1 1 " "Found 1 design units, including 1 entities, in source file show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Found entity 1: show" {  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "key_debounce.v" "" { Text "D:/software/hhhhh/key_debounce.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421386163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421386163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockTest " "Elaborating entity \"clockTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577421387236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenPIN fenPIN:u_fenPIN " "Elaborating entity \"fenPIN\" for hierarchy \"fenPIN:u_fenPIN\"" {  } { { "clockTest.v" "u_fenPIN" { Text "D:/software/hhhhh/clockTest.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_clocking self_clocking:u_self_clocking " "Elaborating entity \"self_clocking\" for hierarchy \"self_clocking:u_self_clocking\"" {  } { { "clockTest.v" "u_self_clocking" { Text "D:/software/hhhhh/clockTest.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manual_clocking manual_clocking:u_manual_clocking " "Elaborating entity \"manual_clocking\" for hierarchy \"manual_clocking:u_manual_clocking\"" {  } { { "clockTest.v" "u_manual_clocking" { Text "D:/software/hhhhh/clockTest.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce manual_clocking:u_manual_clocking\|key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"manual_clocking:u_manual_clocking\|key_debounce:u_key_debounce\"" {  } { { "manual_clocking.v" "u_key_debounce" { Text "D:/software/hhhhh/manual_clocking.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarm set_alarm:u_set_alarm " "Elaborating entity \"set_alarm\" for hierarchy \"set_alarm:u_set_alarm\"" {  } { { "clockTest.v" "u_set_alarm" { Text "D:/software/hhhhh/clockTest.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clocking alarm_clocking:u_alarm_clocking " "Elaborating entity \"alarm_clocking\" for hierarchy \"alarm_clocking:u_alarm_clocking\"" {  } { { "clockTest.v" "u_alarm_clocking" { Text "D:/software/hhhhh/clockTest.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decide_option decide_option:u_decide_option " "Elaborating entity \"decide_option\" for hierarchy \"decide_option:u_decide_option\"" {  } { { "clockTest.v" "u_decide_option" { Text "D:/software/hhhhh/clockTest.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:u_count " "Elaborating entity \"count\" for hierarchy \"count:u_count\"" {  } { { "clockTest.v" "u_count" { Text "D:/software/hhhhh/clockTest.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387279 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_1 count.v(20) " "Verilog HDL Always Construct warning at count.v(20): variable \"sec_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421387281 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_2 count.v(22) " "Verilog HDL Always Construct warning at count.v(22): variable \"sec_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421387281 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_3 count.v(24) " "Verilog HDL Always Construct warning at count.v(24): variable \"sec_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421387281 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_4 count.v(26) " "Verilog HDL Always Construct warning at count.v(26): variable \"sec_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421387281 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_4 count.v(30) " "Verilog HDL Always Construct warning at count.v(30): variable \"sec_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421387281 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_3 count.v(33) " "Verilog HDL Always Construct warning at count.v(33): variable \"sec_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421387281 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_2 count.v(36) " "Verilog HDL Always Construct warning at count.v(36): variable \"sec_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421387281 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec_1 count.v(39) " "Verilog HDL Always Construct warning at count.v(39): variable \"sec_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421387281 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_1 count.v(11) " "Verilog HDL Always Construct warning at count.v(11): inferring latch(es) for variable \"sec_1\", which holds its previous value in one or more paths through the always construct" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421387281 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_2 count.v(11) " "Verilog HDL Always Construct warning at count.v(11): inferring latch(es) for variable \"sec_2\", which holds its previous value in one or more paths through the always construct" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421387282 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_3 count.v(11) " "Verilog HDL Always Construct warning at count.v(11): inferring latch(es) for variable \"sec_3\", which holds its previous value in one or more paths through the always construct" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421387282 "|clockTest|count:u_count"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_4 count.v(11) " "Verilog HDL Always Construct warning at count.v(11): inferring latch(es) for variable \"sec_4\", which holds its previous value in one or more paths through the always construct" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421387282 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_4\[0\] count.v(11) " "Inferred latch for \"sec_4\[0\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387282 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_4\[1\] count.v(11) " "Inferred latch for \"sec_4\[1\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387282 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_4\[2\] count.v(11) " "Inferred latch for \"sec_4\[2\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_4\[3\] count.v(11) " "Inferred latch for \"sec_4\[3\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_3\[0\] count.v(11) " "Inferred latch for \"sec_3\[0\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_3\[1\] count.v(11) " "Inferred latch for \"sec_3\[1\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_3\[2\] count.v(11) " "Inferred latch for \"sec_3\[2\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_3\[3\] count.v(11) " "Inferred latch for \"sec_3\[3\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_2\[0\] count.v(11) " "Inferred latch for \"sec_2\[0\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_2\[1\] count.v(11) " "Inferred latch for \"sec_2\[1\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_2\[2\] count.v(11) " "Inferred latch for \"sec_2\[2\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_2\[3\] count.v(11) " "Inferred latch for \"sec_2\[3\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_1\[0\] count.v(11) " "Inferred latch for \"sec_1\[0\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_1\[1\] count.v(11) " "Inferred latch for \"sec_1\[1\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387283 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_1\[2\] count.v(11) " "Inferred latch for \"sec_1\[2\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387284 "|clockTest|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_1\[3\] count.v(11) " "Inferred latch for \"sec_1\[3\]\" at count.v(11)" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387284 "|clockTest|count:u_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_final_time set_final_time:u_set_final_time " "Elaborating entity \"set_final_time\" for hierarchy \"set_final_time:u_set_final_time\"" {  } { { "clockTest.v" "u_set_final_time" { Text "D:/software/hhhhh/clockTest.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387286 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "secL set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"secL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421387288 "|clockTest|set_final_time:u_set_final_time"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "secH set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"secH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421387288 "|clockTest|set_final_time:u_set_final_time"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minL set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"minL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421387288 "|clockTest|set_final_time:u_set_final_time"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minH set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"minH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hourL set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"hourL\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hourH set_final_time.v(39) " "Verilog HDL Always Construct warning at set_final_time.v(39): inferring latch(es) for variable \"hourH\", which holds its previous value in one or more paths through the always construct" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[0\] set_final_time.v(39) " "Inferred latch for \"hourH\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[1\] set_final_time.v(39) " "Inferred latch for \"hourH\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[2\] set_final_time.v(39) " "Inferred latch for \"hourH\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourH\[3\] set_final_time.v(39) " "Inferred latch for \"hourH\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[0\] set_final_time.v(39) " "Inferred latch for \"hourL\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[1\] set_final_time.v(39) " "Inferred latch for \"hourL\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[2\] set_final_time.v(39) " "Inferred latch for \"hourL\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourL\[3\] set_final_time.v(39) " "Inferred latch for \"hourL\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[0\] set_final_time.v(39) " "Inferred latch for \"minH\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[1\] set_final_time.v(39) " "Inferred latch for \"minH\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387289 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[2\] set_final_time.v(39) " "Inferred latch for \"minH\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minH\[3\] set_final_time.v(39) " "Inferred latch for \"minH\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[0\] set_final_time.v(39) " "Inferred latch for \"minL\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[1\] set_final_time.v(39) " "Inferred latch for \"minL\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[2\] set_final_time.v(39) " "Inferred latch for \"minL\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minL\[3\] set_final_time.v(39) " "Inferred latch for \"minL\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[0\] set_final_time.v(39) " "Inferred latch for \"secH\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[1\] set_final_time.v(39) " "Inferred latch for \"secH\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[2\] set_final_time.v(39) " "Inferred latch for \"secH\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secH\[3\] set_final_time.v(39) " "Inferred latch for \"secH\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[0\] set_final_time.v(39) " "Inferred latch for \"secL\[0\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[1\] set_final_time.v(39) " "Inferred latch for \"secL\[1\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[2\] set_final_time.v(39) " "Inferred latch for \"secL\[2\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387290 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secL\[3\] set_final_time.v(39) " "Inferred latch for \"secL\[3\]\" at set_final_time.v(39)" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577421387292 "|clockTest|set_final_time:u_set_final_time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_alarm hour_alarm:u_hour_alarm " "Elaborating entity \"hour_alarm\" for hierarchy \"hour_alarm:u_hour_alarm\"" {  } { { "clockTest.v" "u_hour_alarm" { Text "D:/software/hhhhh/clockTest.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show show:u_show " "Elaborating entity \"show\" for hierarchy \"show:u_show\"" {  } { { "clockTest.v" "u_show" { Text "D:/software/hhhhh/clockTest.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577421387298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_ctrl_secL show.v(22) " "Verilog HDL or VHDL warning at show.v(22): object \"led_ctrl_secL\" assigned a value but never read" {  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577421387300 "|clockTest|show:u_show"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_ctrl_secH show.v(23) " "Verilog HDL or VHDL warning at show.v(23): object \"led_ctrl_secH\" assigned a value but never read" {  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577421387300 "|clockTest|show:u_show"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led0 show.v(37) " "Verilog HDL Always Construct warning at show.v(37): variable \"led0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421387300 "|clockTest|show:u_show"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led1 show.v(53) " "Verilog HDL Always Construct warning at show.v(53): variable \"led1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577421387300 "|clockTest|show:u_show"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qp14 " "Found entity 1: altsyncram_qp14" {  } { { "db/altsyncram_qp14.tdf" "" { Text "D:/software/hhhhh/db/altsyncram_qp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421389393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421389393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "D:/software/hhhhh/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421389662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421389662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/software/hhhhh/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421389829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421389829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "D:/software/hhhhh/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421390065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421390065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "D:/software/hhhhh/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421390179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421390179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "D:/software/hhhhh/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421390370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421390370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "D:/software/hhhhh/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421390573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421390573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "D:/software/hhhhh/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421390684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421390684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/software/hhhhh/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421390878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421390878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/software/hhhhh/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577421390994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577421390994 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421391146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourH\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|hourL\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|hourL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minH\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|minH\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[3\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[3\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[2\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[2\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[1\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[1\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "set_final_time:u_set_final_time\|minL\[0\] " "LATCH primitive \"set_final_time:u_set_final_time\|minL\[0\]\" is permanently enabled" {  } { { "set_final_time.v" "" { Text "D:/software/hhhhh/set_final_time.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1577421391878 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alarm_clocking.v" "" { Text "D:/software/hhhhh/alarm_clocking.v" 20 -1 0 } } { "hour_alarm.v" "" { Text "D:/software/hhhhh/hour_alarm.v" 13 -1 0 } } { "self_clocking.v" "" { Text "D:/software/hhhhh/self_clocking.v" 32 -1 0 } } { "key_debounce.v" "" { Text "D:/software/hhhhh/key_debounce.v" 12 -1 0 } } { "key_debounce.v" "" { Text "D:/software/hhhhh/key_debounce.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1577421392798 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1577421392811 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digital_tube_1\[7\] VCC " "Pin \"digital_tube_1\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577421393139 "|clockTest|digital_tube_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digital_tube_2\[7\] VCC " "Pin \"digital_tube_2\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577421393139 "|clockTest|digital_tube_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digital_tube_3\[7\] VCC " "Pin \"digital_tube_3\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577421393139 "|clockTest|digital_tube_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digital_tube_4\[7\] VCC " "Pin \"digital_tube_4\[7\]\" is stuck at VCC" {  } { { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577421393139 "|clockTest|digital_tube_4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577421393139 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 81 85 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 81 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1577421394517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577421394562 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421394562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1486 " "Implemented 1486 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577421395004 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577421395004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1394 " "Implemented 1394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577421395004 ""} { "Info" "ICUT_CUT_TM_RAMS" "42 " "Implemented 42 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1577421395004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577421395004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577421395117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 12:36:35 2019 " "Processing ended: Fri Dec 27 12:36:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577421395117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577421395117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577421395117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577421395117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577421396640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577421396647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 12:36:35 2019 " "Processing started: Fri Dec 27 12:36:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577421396647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577421396647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clockTest -c clockTest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clockTest -c clockTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577421396647 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1577421396763 ""}
{ "Info" "0" "" "Project  = clockTest" {  } {  } 0 0 "Project  = clockTest" 0 0 "Fitter" 0 0 1577421396763 ""}
{ "Info" "0" "" "Revision = clockTest" {  } {  } 0 0 "Revision = clockTest" 0 0 "Fitter" 0 0 1577421396763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1577421397082 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clockTest EP2C35F672C8 " "Selected device EP2C35F672C8 for design \"clockTest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577421397149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577421397204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577421397204 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577421397350 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577421398359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577421398359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577421398359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C8 " "Device EP2C70F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577421398359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577421398359 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577421398359 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 3547 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577421398366 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 3548 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577421398366 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 3549 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577421398366 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577421398366 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1577421398369 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 45 " "No exact pin location assignment(s) for 1 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "auto_stp_external_clock_0 " "Pin auto_stp_external_clock_0 not assigned to an exact location on the device" {  } { { "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "d:/software/quartus/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577421398625 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1577421398625 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1577421398945 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1577421398954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1577421398954 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1577421398954 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1577421398954 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clockTest.sdc " "Synopsys Design Constraints File file not found: 'clockTest.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577421398974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_show\|led1~0\|datac " "Node \"u_show\|led1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398978 ""} { "Warning" "WSTA_SCC_NODE" "u_show\|led1~0\|combout " "Node \"u_show\|led1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398978 ""}  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1577421398978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_show\|led0~0\|datac " "Node \"u_show\|led0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398978 ""} { "Warning" "WSTA_SCC_NODE" "u_show\|led0~0\|combout " "Node \"u_show\|led0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398978 ""}  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1577421398978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_count\|sec_4\[0\]~0\|combout " "Node \"u_count\|sec_4\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398981 ""} { "Warning" "WSTA_SCC_NODE" "u_count\|sec_4\[0\]~0\|dataa " "Node \"u_count\|sec_4\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398981 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1577421398981 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_count\|sec_3\[0\]~1\|combout " "Node \"u_count\|sec_3\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398981 ""} { "Warning" "WSTA_SCC_NODE" "u_count\|sec_3\[0\]~1\|datab " "Node \"u_count\|sec_3\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398981 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1577421398981 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_count\|sec_2\[0\]~0\|combout " "Node \"u_count\|sec_2\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398981 ""} { "Warning" "WSTA_SCC_NODE" "u_count\|sec_2\[0\]~0\|dataa " "Node \"u_count\|sec_2\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398981 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1577421398981 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_count\|sec_1\[0\]~0\|combout " "Node \"u_count\|sec_1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398982 ""} { "Warning" "WSTA_SCC_NODE" "u_count\|sec_1\[0\]~0\|datac " "Node \"u_count\|sec_1\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421398982 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1577421398982 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fenPIN:u_fenPIN\|clk_div " "Node: fenPIN:u_fenPIN\|clk_div was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577421398985 "|clockTest|fenPIN:u_fenPIN|clk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577421398985 "|clockTest|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "add_time " "Node: add_time was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577421398986 "|clockTest|add_time"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw2 " "Node: sw2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577421398986 "|clockTest|sw2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577421398986 "|clockTest|auto_stp_external_clock_0"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1577421399015 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1577421399016 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1577421399016 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1577421399016 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1577421399016 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node auto_stp_external_clock_0 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577421399164 ""}  } { { "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "d:/software/quartus/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577421399164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN AF14 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node clk (placed in PIN AF14 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577421399164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[40\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[40\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 2040 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577421399164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[40\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[40\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 2082 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577421399164 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577421399164 ""}  } { { "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/install/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/software/quartus/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "clockTest.v" "" { Text "D:/software/hhhhh/clockTest.v" 2 0 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577421399164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577421399164 ""}  } { { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 891 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577421399164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenPIN:u_fenPIN\|clk_div  " "Automatically promoted node fenPIN:u_fenPIN\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577421399166 ""}  } { { "fenPIN.v" "" { Text "D:/software/hhhhh/fenPIN.v" 5 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenPIN:u_fenPIN|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577421399166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count:u_count\|sec_2\[3\]~2  " "Automatically promoted node count:u_count\|sec_2\[3\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577421399166 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count:u_count|sec_2[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577421399166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count:u_count\|sec_3\[3\]~0  " "Automatically promoted node count:u_count\|sec_3\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577421399166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count:u_count\|sec_4\[0\]~0 " "Destination node count:u_count\|sec_4\[0\]~0" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count:u_count|sec_4[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577421399166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count:u_count\|sec_3\[0\]~1 " "Destination node count:u_count\|sec_3\[0\]~1" {  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count:u_count|sec_3[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577421399166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577421399166 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count:u_count|sec_3[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577421399166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count:u_count\|sec_4\[3\]~2  " "Automatically promoted node count:u_count\|sec_4\[3\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577421399167 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count:u_count|sec_4[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577421399167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577421399167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 2587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577421399167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577421399167 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 1980 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577421399167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577421399168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 1211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577421399168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 2475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577421399168 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577421399168 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/software/quartus/install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus/install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 1006 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577421399168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577421399170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577421399170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 1110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577421399170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 1212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577421399170 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577421399170 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/quartus/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/install/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/software/hhhhh/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577421399170 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577421399536 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577421399545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577421399545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577421399550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577421399556 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577421399563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577421399563 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577421399566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577421399614 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1577421399616 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577421399616 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577421399696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577421401487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577421402218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577421402251 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577421403237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577421403239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577421403623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "D:/software/hhhhh/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1577421405642 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577421405642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577421406046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1577421406065 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1577421406065 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577421406065 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1577421406162 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577421406167 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alarm_led 0 " "Pin \"alarm_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour_led 0 " "Pin \"hour_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_1\[0\] 0 " "Pin \"digital_tube_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_1\[1\] 0 " "Pin \"digital_tube_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_1\[2\] 0 " "Pin \"digital_tube_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_1\[3\] 0 " "Pin \"digital_tube_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_1\[4\] 0 " "Pin \"digital_tube_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_1\[5\] 0 " "Pin \"digital_tube_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_1\[6\] 0 " "Pin \"digital_tube_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_1\[7\] 0 " "Pin \"digital_tube_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_2\[0\] 0 " "Pin \"digital_tube_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_2\[1\] 0 " "Pin \"digital_tube_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_2\[2\] 0 " "Pin \"digital_tube_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_2\[3\] 0 " "Pin \"digital_tube_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_2\[4\] 0 " "Pin \"digital_tube_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_2\[5\] 0 " "Pin \"digital_tube_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_2\[6\] 0 " "Pin \"digital_tube_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_2\[7\] 0 " "Pin \"digital_tube_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_3\[0\] 0 " "Pin \"digital_tube_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_3\[1\] 0 " "Pin \"digital_tube_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_3\[2\] 0 " "Pin \"digital_tube_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_3\[3\] 0 " "Pin \"digital_tube_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_3\[4\] 0 " "Pin \"digital_tube_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_3\[5\] 0 " "Pin \"digital_tube_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_3\[6\] 0 " "Pin \"digital_tube_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_3\[7\] 0 " "Pin \"digital_tube_3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_4\[0\] 0 " "Pin \"digital_tube_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_4\[1\] 0 " "Pin \"digital_tube_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_4\[2\] 0 " "Pin \"digital_tube_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_4\[3\] 0 " "Pin \"digital_tube_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_4\[4\] 0 " "Pin \"digital_tube_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_4\[5\] 0 " "Pin \"digital_tube_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_4\[6\] 0 " "Pin \"digital_tube_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digital_tube_4\[7\] 0 " "Pin \"digital_tube_4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0 0 " "Pin \"led0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1 0 " "Pin \"led1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1577421406237 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1577421406237 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577421406667 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577421406826 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577421407283 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577421407955 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1577421408003 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1577421408232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/software/hhhhh/clockTest.fit.smsg " "Generated suppressed messages file D:/software/hhhhh/clockTest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577421408613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5312 " "Peak virtual memory: 5312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577421409577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 12:36:49 2019 " "Processing ended: Fri Dec 27 12:36:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577421409577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577421409577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577421409577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577421409577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577421410812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577421410813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 12:36:50 2019 " "Processing started: Fri Dec 27 12:36:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577421410813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577421410813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clockTest -c clockTest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clockTest -c clockTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577421410813 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1577421413368 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577421413471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577421414617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 12:36:54 2019 " "Processing ended: Fri Dec 27 12:36:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577421414617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577421414617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577421414617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577421414617 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577421415346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577421416254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577421416255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 12:36:55 2019 " "Processing started: Fri Dec 27 12:36:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577421416255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577421416255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clockTest -c clockTest " "Command: quartus_sta clockTest -c clockTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577421416255 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1577421416384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577421416709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577421416777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577421416777 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1577421417026 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1577421417082 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1577421417082 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1577421417082 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1577421417082 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clockTest.sdc " "Synopsys Design Constraints File file not found: 'clockTest.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1577421417095 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_show\|led1~0\|datac " "Node \"u_show\|led1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417095 ""} { "Warning" "WSTA_SCC_NODE" "u_show\|led1~0\|combout " "Node \"u_show\|led1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417095 ""}  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1577421417095 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_show\|led0~0\|datac " "Node \"u_show\|led0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417108 ""} { "Warning" "WSTA_SCC_NODE" "u_show\|led0~0\|combout " "Node \"u_show\|led0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417108 ""}  } { { "show.v" "" { Text "D:/software/hhhhh/show.v" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1577421417108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_count\|sec_4\[0\]~0\|combout " "Node \"u_count\|sec_4\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417109 ""} { "Warning" "WSTA_SCC_NODE" "u_count\|sec_4\[0\]~0\|datab " "Node \"u_count\|sec_4\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417109 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1577421417109 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_count\|sec_3\[0\]~1\|combout " "Node \"u_count\|sec_3\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417110 ""} { "Warning" "WSTA_SCC_NODE" "u_count\|sec_3\[0\]~1\|datac " "Node \"u_count\|sec_3\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417110 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1577421417110 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_count\|sec_2\[0\]~0\|combout " "Node \"u_count\|sec_2\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417111 ""} { "Warning" "WSTA_SCC_NODE" "u_count\|sec_2\[0\]~0\|dataa " "Node \"u_count\|sec_2\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417111 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1577421417111 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_count\|sec_1\[0\]~0\|combout " "Node \"u_count\|sec_1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417111 ""} { "Warning" "WSTA_SCC_NODE" "u_count\|sec_1\[0\]~0\|dataa " "Node \"u_count\|sec_1\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577421417111 ""}  } { { "count.v" "" { Text "D:/software/hhhhh/count.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1577421417111 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fenPIN:u_fenPIN\|clk_div " "Node: fenPIN:u_fenPIN\|clk_div was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1577421417112 "|clockTest|fenPIN:u_fenPIN|clk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "add_time " "Node: add_time was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1577421417112 "|clockTest|add_time"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1577421417112 "|clockTest|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw2 " "Node: sw2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1577421417114 "|clockTest|sw2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1577421417114 "|clockTest|auto_stp_external_clock_0"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1577421417131 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1577421417159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577421417163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577421417175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577421417181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577421417187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577421417199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577421417205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577421417205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577421417205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577421417205 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1577421417265 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1577421417267 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fenPIN:u_fenPIN\|clk_div " "Node: fenPIN:u_fenPIN\|clk_div was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1577421417346 "|clockTest|fenPIN:u_fenPIN|clk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "add_time " "Node: add_time was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1577421417346 "|clockTest|add_time"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1577421417346 "|clockTest|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw2 " "Node: sw2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1577421417352 "|clockTest|sw2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1577421417352 "|clockTest|auto_stp_external_clock_0"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577421417369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577421417381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577421417393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577421417404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577421417416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577421417416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577421417416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577421417416 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1577421417463 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577421417535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577421417540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577421417733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 12:36:57 2019 " "Processing ended: Fri Dec 27 12:36:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577421417733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577421417733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577421417733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577421417733 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577421419068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577421419068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 12:36:58 2019 " "Processing started: Fri Dec 27 12:36:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577421419068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577421419068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clockTest -c clockTest " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clockTest -c clockTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577421419068 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "clockTest.vo\", \"clockTest_fast.vo clockTest_v.sdo clockTest_v_fast.sdo D:/software/hhhhh/simulation/modelsim/ simulation " "Generated files \"clockTest.vo\", \"clockTest_fast.vo\", \"clockTest_v.sdo\" and \"clockTest_v_fast.sdo\" in directory \"D:/software/hhhhh/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1577421422157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577421422454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 12:37:02 2019 " "Processing ended: Fri Dec 27 12:37:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577421422454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577421422454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577421422454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577421422454 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577421423195 ""}
