settings:
    lib_name:               test_pdk

    units:
        time:               fs
        voltage:            mV
        current:            uA
        pulling_resistance: kOhm
        leakage_power:      pW
        capacitive_load:    pF
        energy:             aJ

    temperature:            23.4 # celsius

    logic_thresholds:
        low:  0.3
        high: 0.7

    named_nodes:
        primary_power:
            name:       VCC
            voltage:    1.8
        primary_ground:
            name:       VEE
            voltage:    0
        pwell:
            name:       VPB
            voltage:    0
        nwell:
            name:       VNB
            voltage:    1.8

    simulation:
        backend: ngspice-subprocess

    logic_thresholds:
        low: 0.3
        high: 0.7
        rising: 0.55
        falling: 0.45

    multithreaded: False
    results_dir: test_pdk_lib
    debug: True
    omit_on_failure: False

    # We don't test cell_defaults here intentionally

