[{"commit":{"message":"Merge cmxx instructions of different conditions into a single function."},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4"},{"filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp"}],"sha":"cd425ef16738f960a5db34b8cfc5fe880ed39c22"},{"commit":{"message":"Merge branch 'openjdk:master' into add_cmp0_neon"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad"}],"sha":"32df021fdb49352458ae3e44549d7c3966f6d8aa"},{"commit":{"message":"Remove some switch-case stmts in c2_MacroAssembler_aarch64.cpp and avoid\nunsigned comparison."},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.hpp"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/VectorCompareWithZeroTest.java"}],"sha":"2431d1e4f590d7a86be59cd2b80f017713b552fb"},{"commit":{"message":"Revert \"Remove switch-case stmts in c2_MacroAssembler_aarch64.cpp\"\n\nThis reverts commit d899238d0cb98fdf375b3011670495c3bfe8bbaf."},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.hpp"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/VectorCompareWithZeroTest.java"}],"sha":"a1d0b0e307bfae4f26d4cc61166b853af3b2ebe2"},{"commit":{"message":"Merge branch 'openjdk:master' into add_cmp0_neon"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4"}],"sha":"3e46cb2ba94abe5c7a0022b394deab22ae15754c"},{"commit":{"message":"Remove switch-case stmts in c2_MacroAssembler_aarch64.cpp"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.hpp"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/VectorCompareWithZeroTest.java"}],"sha":"d899238d0cb98fdf375b3011670495c3bfe8bbaf"},{"commit":{"message":"Merge fcm<cc> instruction encoding functions into a single function."},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp"},{"filename":"test\/hotspot\/gtest\/aarch64\/aarch64-asmtest.py"},{"filename":"test\/hotspot\/gtest\/aarch64\/asmtest.out.h"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/VectorCompareWithZeroTest.java"}],"sha":"59a702de6746d3916380f6ca2ddf92418dbaabd2"},{"commit":{"message":"Merge branch 'openjdk:master' into add_cmp0_neon"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.hpp"}],"sha":"48fd7347e866b06466ac95447dab8c04dd69abf7"},{"commit":{"message":"Resolving the merge conflicts caused by test\/hotspot\/gtest\/aarch64\/asmtest.out.h\n\nChange-Id: I896b879c8b7097a99e35fc1e53abab646240281a"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4"},{"filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp"},{"filename":"test\/hotspot\/gtest\/aarch64\/aarch64-asmtest.py"},{"filename":"test\/hotspot\/gtest\/aarch64\/asmtest.out.h"},{"filename":"test\/hotspot\/jtreg\/compiler\/lib\/ir_framework\/IRNode.java"}],"sha":"0c5b1c62107d0fa39bbd355db86a152d079a96cc"},{"commit":{"message":"8297753: AArch64: Add optimized rules for vector compare with zero on NEON\n\nWe can use the compare-with-zero instructions like cmgt(zero)[1]\nimmediately to avoid the extra scalar2vector operations.\n\nThe following instruction sequence\n```\nmovi  v16.4s, #0x0\ncmgt  v16.4s, v17.4s, v16.4s\n```\ncan be optimized to:\n```\ncmgt v16.4s, v17.4s, #0x0\n```\nThis patch does the following:\n1. Add NEON floating-point compare-with-zero instructions.\n2. Add optimized match rules to generate the compare-with-zero\ninstructions.\n\n[1]: https:\/\/developer.arm.com\/documentation\/ddi0602\/2022-06\/SIMD-FP-Instructions\/CMGT--zero---Compare-signed-Greater-than-zero--vector--\n\nChange-Id: If026b477a0cad809bd201feafbfc9ab301a1b569"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4"},{"filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.hpp"},{"filename":"test\/hotspot\/gtest\/aarch64\/aarch64-asmtest.py"},{"filename":"test\/hotspot\/gtest\/aarch64\/asmtest.out.h"},{"filename":"test\/hotspot\/jtreg\/compiler\/lib\/ir_framework\/IRNode.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/VectorCompareWithZeroTest.java"}],"sha":"ce4af5fd7867276ce15f5a92d99992585acfc9ef"}]