<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.13">
  <compounddef id="stm32f10x__tim_8c" kind="file" language="C++">
    <compoundname>stm32f10x_tim.c</compoundname>
    <includes refid="stm32f10x__tim_8h" local="yes">stm32f10x_tim.h</includes>
    <includes refid="stm32f10x__rcc_8h" local="yes">stm32f10x_rcc.h</includes>
    <incdepgraph>
      <node id="1029">
        <label>system_stm32f10x.h</label>
        <link refid="system__stm32f10x_8h"/>
      </node>
      <node id="1023">
        <label>stm32f10x_tim.h</label>
        <link refid="stm32f10x__tim_8h"/>
        <childnode refid="1024" relation="include">
        </childnode>
      </node>
      <node id="1026">
        <label>stdint.h</label>
      </node>
      <node id="1025">
        <label>core_cm3.h</label>
        <link refid="core__cm3_8h"/>
        <childnode refid="1026" relation="include">
        </childnode>
        <childnode refid="1027" relation="include">
        </childnode>
        <childnode refid="1028" relation="include">
        </childnode>
      </node>
      <node id="1028">
        <label>core_cmFunc.h</label>
        <link refid="core__cm_func_8h"/>
      </node>
      <node id="1030">
        <label>stm32f10x_rcc.h</label>
        <link refid="stm32f10x__rcc_8h"/>
        <childnode refid="1024" relation="include">
        </childnode>
      </node>
      <node id="1027">
        <label>core_cmInstr.h</label>
        <link refid="core__cm_instr_8h"/>
      </node>
      <node id="1024">
        <label>stm32f10x.h</label>
        <link refid="stm32f10x_8h"/>
        <childnode refid="1025" relation="include">
        </childnode>
        <childnode refid="1029" relation="include">
        </childnode>
        <childnode refid="1026" relation="include">
        </childnode>
      </node>
      <node id="1022">
        <label>C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c</label>
        <link refid="stm32f10x__tim_8c"/>
        <childnode refid="1023" relation="include">
        </childnode>
        <childnode refid="1030" relation="include">
        </childnode>
      </node>
    </incdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___t_i_m___private___defines_1ga43819484b70fd8f2f2aa02d4131c9841" prot="public" static="no">
        <name>SMCR_ETR_Mask</name>
        <initializer>((uint16_t)0x00FF)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="48" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="48" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___t_i_m___private___defines_1ga76469c9f56da4e7705336a6ac0248196" prot="public" static="no">
        <name>CCMR_Offset</name>
        <initializer>((uint16_t)0x0018)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="49" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="49" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___t_i_m___private___defines_1ga17c4ed624aa62f19fd496c3f3bd61137" prot="public" static="no">
        <name>CCER_CCE_Set</name>
        <initializer>((uint16_t)0x0001)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="50" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="50" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___t_i_m___private___defines_1ga167dfdf613827d1fdf2e4152497b4bd5" prot="public" static="no">
        <name>CCER_CCNE_Set</name>
        <initializer>((uint16_t)0x0004)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="51" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="51" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="group___t_i_m___private___functions_1gac8dbcb0d903cc0a3491155b5b4fbee65" prot="public" static="yes" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>static void TI1_Config</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</argsstring>
        <name>TI1_Config</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICPolarity</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICSelection</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICFilter</declname>
        </param>
        <briefdescription>
<para>Configure the TI1 as Input. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>: The Input Polarity. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPolarity_Rising </para></listitem>
<listitem><para>TIM_ICPolarity_Falling </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICSelection</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the input to be used. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1. </para></listitem>
<listitem><para>TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2. </para></listitem>
<listitem><para>TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICFilter</parametername>
</parameternamelist>
<parameterdescription>
<para>Specifies the Input Capture Filter. This parameter must be a value between 0x00 and 0x0F. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="77" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2712" bodyend="2741"/>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gafed528b30af910d7e55ebd1d22a9a58f" prot="public" static="yes" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>static void TI2_Config</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</argsstring>
        <name>TI2_Config</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICPolarity</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICSelection</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICFilter</declname>
        </param>
        <briefdescription>
<para>Configure the TI2 as Input. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>: The Input Polarity. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPolarity_Rising </para></listitem>
<listitem><para>TIM_ICPolarity_Falling </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICSelection</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the input to be used. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2. </para></listitem>
<listitem><para>TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1. </para></listitem>
<listitem><para>TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICFilter</parametername>
</parameternamelist>
<parameterdescription>
<para>Specifies the Input Capture Filter. This parameter must be a value between 0x00 and 0x0F. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="79" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2759" bodyend="2790"/>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gae0776241db23f0f31950476804dad588" prot="public" static="yes" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>static void TI3_Config</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</argsstring>
        <name>TI3_Config</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICPolarity</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICSelection</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICFilter</declname>
        </param>
        <briefdescription>
<para>Configure the TI3 as Input. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>: The Input Polarity. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPolarity_Rising </para></listitem>
<listitem><para>TIM_ICPolarity_Falling </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICSelection</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the input to be used. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3. </para></listitem>
<listitem><para>TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4. </para></listitem>
<listitem><para>TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICFilter</parametername>
</parameternamelist>
<parameterdescription>
<para>Specifies the Input Capture Filter. This parameter must be a value between 0x00 and 0x0F. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="81" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2808" bodyend="2838"/>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaee26c0ada47174264fcd624cad3a91aa" prot="public" static="yes" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>static void TI4_Config</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</argsstring>
        <name>TI4_Config</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICPolarity</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICSelection</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICFilter</declname>
        </param>
        <briefdescription>
<para>Configure the TI4 as Input. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>: The Input Polarity. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPolarity_Rising </para></listitem>
<listitem><para>TIM_ICPolarity_Falling </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICSelection</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the input to be used. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4. </para></listitem>
<listitem><para>TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3. </para></listitem>
<listitem><para>TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICFilter</parametername>
</parameternamelist>
<parameterdescription>
<para>Specifies the Input Capture Filter. This parameter must be a value between 0x00 and 0x0F. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="83" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2856" bodyend="2887"/>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga1659cc0ce503ac151568e0c7c02b1ba5" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_DeInit</definition>
        <argsstring>(TIM_TypeDef *TIMx)</argsstring>
        <name>TIM_DeInit</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <briefdescription>
<para>Deinitializes the TIMx peripheral registers to their default reset values. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="122" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="122" bodyend="215"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" compoundref="stm32f10x_8h" startline="1417">TIM1</references>
        <references refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" compoundref="stm32f10x__rcc_8c" startline="1185" endline="1198">RCC_APB2PeriphResetCmd</references>
        <references refid="group___a_p_b2__peripheral_1ga0d9babf212897db0b3aa852f8a71160b" compoundref="stm32f10x__rcc_8h" startline="507">RCC_APB2Periph_TIM1</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" compoundref="stm32f10x_8h" startline="521">ENABLE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b" compoundref="stm32f10x_8h" startline="1380">TIM2</references>
        <references refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" compoundref="stm32f10x__rcc_8c" startline="1216" endline="1229">RCC_APB1PeriphResetCmd</references>
        <references refid="group___a_p_b1__peripheral_1ga742bab2f04cebe587574b53f7107aeaf" compoundref="stm32f10x__rcc_8h" startline="528">RCC_APB1Periph_TIM2</references>
        <references refid="group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9" compoundref="stm32f10x_8h" startline="1381">TIM3</references>
        <references refid="group___a_p_b1__peripheral_1gad4454f63a511a256e55aad55c03beb76" compoundref="stm32f10x__rcc_8h" startline="529">RCC_APB1Periph_TIM3</references>
        <references refid="group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec" compoundref="stm32f10x_8h" startline="1382">TIM4</references>
        <references refid="group___a_p_b1__peripheral_1ga80f9f3720804a97210b723696bd94d83" compoundref="stm32f10x__rcc_8h" startline="530">RCC_APB1Periph_TIM4</references>
        <references refid="group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14" compoundref="stm32f10x_8h" startline="1383">TIM5</references>
        <references refid="group___a_p_b1__peripheral_1ga4905c26000a571fa01fc057fe31d254a" compoundref="stm32f10x__rcc_8h" startline="531">RCC_APB1Periph_TIM5</references>
        <references refid="group___peripheral__declaration_1gac7b4ed55f9201b498b38c962cca97314" compoundref="stm32f10x_8h" startline="1384">TIM6</references>
        <references refid="group___a_p_b1__peripheral_1ga4974e8b8f11d54fbc0bac1988ff6254c" compoundref="stm32f10x__rcc_8h" startline="532">RCC_APB1Periph_TIM6</references>
        <references refid="group___peripheral__declaration_1ga49267c49946fd61db6af8b49bcf16394" compoundref="stm32f10x_8h" startline="1385">TIM7</references>
        <references refid="group___a_p_b1__peripheral_1ga9415b0c46db5318bdee3f868c16b8d35" compoundref="stm32f10x__rcc_8h" startline="533">RCC_APB1Periph_TIM7</references>
        <references refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" compoundref="stm32f10x_8h" startline="1419">TIM8</references>
        <references refid="group___a_p_b2__peripheral_1gac951d41a08140a7d38a4faff8dd1e03e" compoundref="stm32f10x__rcc_8h" startline="509">RCC_APB2Periph_TIM8</references>
        <references refid="group___peripheral__declaration_1gaf52b4b4c36110a0addfa98059f54a50e" compoundref="stm32f10x_8h" startline="1425">TIM9</references>
        <references refid="group___a_p_b2__peripheral_1ga24d0145dc172bc27ed580770cf15e4d9" compoundref="stm32f10x__rcc_8h" startline="515">RCC_APB2Periph_TIM9</references>
        <references refid="group___peripheral__declaration_1ga46b2ad3f5f506f0f8df0d2ec3e767267" compoundref="stm32f10x_8h" startline="1426">TIM10</references>
        <references refid="group___a_p_b2__peripheral_1ga75069120ecbe86920b39c2b75c909438" compoundref="stm32f10x__rcc_8h" startline="516">RCC_APB2Periph_TIM10</references>
        <references refid="group___peripheral__declaration_1gacfd11ef966c7165f57e2cebe0abc71ad" compoundref="stm32f10x_8h" startline="1427">TIM11</references>
        <references refid="group___a_p_b2__peripheral_1gaba591104f4e31b1e8ce98c269035850f" compoundref="stm32f10x__rcc_8h" startline="517">RCC_APB2Periph_TIM11</references>
        <references refid="group___peripheral__declaration_1ga2397f8a0f8e7aa10cf8e8c049e431e53" compoundref="stm32f10x_8h" startline="1386">TIM12</references>
        <references refid="group___a_p_b1__peripheral_1ga0a4ec40233160ca20adaa571073e7bcd" compoundref="stm32f10x__rcc_8h" startline="534">RCC_APB1Periph_TIM12</references>
        <references refid="group___peripheral__declaration_1ga5a959a833074d59bf6cc7fb437c65b18" compoundref="stm32f10x_8h" startline="1387">TIM13</references>
        <references refid="group___a_p_b1__peripheral_1ga34397b722f46f31e898136fb51a7523a" compoundref="stm32f10x__rcc_8h" startline="535">RCC_APB1Periph_TIM13</references>
        <references refid="group___peripheral__declaration_1ga2dd30f46fad69dd73e1d8941a43daffe" compoundref="stm32f10x_8h" startline="1388">TIM14</references>
        <references refid="group___a_p_b1__peripheral_1ga7100c45768eea1484f6fd519b53e287d" compoundref="stm32f10x__rcc_8h" startline="536">RCC_APB1Periph_TIM14</references>
        <references refid="group___peripheral__declaration_1ga87e4b442041d1c03a6af113fbe04a182" compoundref="stm32f10x_8h" startline="1422">TIM15</references>
        <references refid="group___a_p_b2__peripheral_1ga774f9082c3331890c06b9fd9deafe549" compoundref="stm32f10x__rcc_8h" startline="512">RCC_APB2Periph_TIM15</references>
        <references refid="group___peripheral__declaration_1ga73ec606e7dacf17e18c661e8ff8c7c8d" compoundref="stm32f10x_8h" startline="1423">TIM16</references>
        <references refid="group___a_p_b2__peripheral_1ga739d0a5fe583f07f5b6fa320f2d2e53a" compoundref="stm32f10x__rcc_8h" startline="513">RCC_APB2Periph_TIM16</references>
        <references refid="group___peripheral__declaration_1ga65aea6c8b36439e44ad6cde0e6891aab" compoundref="stm32f10x_8h" startline="1424">TIM17</references>
        <references refid="group___a_p_b2__peripheral_1ga5a6217b6200d6679dc7bee4522d6038a" compoundref="stm32f10x__rcc_8h" startline="514">RCC_APB2Periph_TIM17</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga83fd58c9416802d9638bbe1715c98932" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_TimeBaseInit</definition>
        <argsstring>(TIM_TypeDef *TIMx, TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</argsstring>
        <name>TIM_TimeBaseInit</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="struct_t_i_m___time_base_init_type_def" kindref="compound">TIM_TimeBaseInitTypeDef</ref> *</type>
          <declname>TIM_TimeBaseInitStruct</declname>
        </param>
        <briefdescription>
<para>Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM_TimeBaseInitStruct. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_TimeBaseInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_t_i_m___time_base_init_type_def" kindref="compound">TIM_TimeBaseInitTypeDef</ref> structure that contains the configuration information for the specified TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="226" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="226" bodyend="269"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___t_i_m___counter___mode_1ga9543fec190793e800d5d1b1b853636f5" compoundref="stm32f10x__tim_8h" startline="374">IS_TIM_COUNTER_MODE</references>
        <references refid="struct_t_i_m___time_base_init_type_def_1a0de4138cd939566bc667f21df089e195" compoundref="stm32f10x__tim_8h" startline="62">TIM_TimeBaseInitTypeDef::TIM_CounterMode</references>
        <references refid="group___t_i_m___clock___division___c_k_d_1ga9298ec9ad2d578a4c54e6c0dd4c03946" compoundref="stm32f10x__tim_8h" startline="358">IS_TIM_CKD_DIV</references>
        <references refid="struct_t_i_m___time_base_init_type_def_1ab473f51adaa9474702e454fc8c24a407" compoundref="stm32f10x__tim_8h" startline="69">TIM_TimeBaseInitTypeDef::TIM_ClockDivision</references>
        <references refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" compoundref="stm32f10x_8h" startline="1188">TIM_TypeDef::CR1</references>
        <references refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" compoundref="stm32f10x_8h" startline="1417">TIM1</references>
        <references refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" compoundref="stm32f10x_8h" startline="1419">TIM8</references>
        <references refid="group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b" compoundref="stm32f10x_8h" startline="1380">TIM2</references>
        <references refid="group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9" compoundref="stm32f10x_8h" startline="1381">TIM3</references>
        <references refid="group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec" compoundref="stm32f10x_8h" startline="1382">TIM4</references>
        <references refid="group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14" compoundref="stm32f10x_8h" startline="1383">TIM5</references>
        <references refid="group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa" compoundref="stm32f10x_8h" startline="4195">TIM_CR1_DIR</references>
        <references refid="group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1" compoundref="stm32f10x_8h" startline="4197">TIM_CR1_CMS</references>
        <references refid="group___peripheral__declaration_1gac7b4ed55f9201b498b38c962cca97314" compoundref="stm32f10x_8h" startline="1384">TIM6</references>
        <references refid="group___peripheral__declaration_1ga49267c49946fd61db6af8b49bcf16394" compoundref="stm32f10x_8h" startline="1385">TIM7</references>
        <references refid="group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72" compoundref="stm32f10x_8h" startline="4203">TIM_CR1_CKD</references>
        <references refid="struct_t_i_m___type_def_1a32ceda49b331ef9f61567ef9ffdf045e" compoundref="stm32f10x_8h" startline="1210">TIM_TypeDef::ARR</references>
        <references refid="struct_t_i_m___time_base_init_type_def_1aeb5b90dc8f8a1ab85584e732789b2ee4" compoundref="stm32f10x__tim_8h" startline="65">TIM_TimeBaseInitTypeDef::TIM_Period</references>
        <references refid="struct_t_i_m___type_def_1ad58e05db30d309608402a69d87c36505" compoundref="stm32f10x_8h" startline="1208">TIM_TypeDef::PSC</references>
        <references refid="struct_t_i_m___time_base_init_type_def_1a6d3c8632780db819b2eb811e71ce251e" compoundref="stm32f10x__tim_8h" startline="59">TIM_TimeBaseInitTypeDef::TIM_Prescaler</references>
        <references refid="group___peripheral__declaration_1ga87e4b442041d1c03a6af113fbe04a182" compoundref="stm32f10x_8h" startline="1422">TIM15</references>
        <references refid="group___peripheral__declaration_1ga73ec606e7dacf17e18c661e8ff8c7c8d" compoundref="stm32f10x_8h" startline="1423">TIM16</references>
        <references refid="group___peripheral__declaration_1ga65aea6c8b36439e44ad6cde0e6891aab" compoundref="stm32f10x_8h" startline="1424">TIM17</references>
        <references refid="struct_t_i_m___type_def_1aa6957ece6ee709031ab5241d6019fcce" compoundref="stm32f10x_8h" startline="1212">TIM_TypeDef::RCR</references>
        <references refid="struct_t_i_m___time_base_init_type_def_1a81648259851390e090e1f507dfea7de8" compoundref="stm32f10x__tim_8h" startline="72">TIM_TimeBaseInitTypeDef::TIM_RepetitionCounter</references>
        <references refid="struct_t_i_m___type_def_1a724fd21b7131fb9ac78c1b661dee3a8d" compoundref="stm32f10x_8h" startline="1198">TIM_TypeDef::EGR</references>
        <references refid="group___t_i_m___prescaler___reload___mode_1ga9ba55481ccdcb64268b7b9f2095bfc17" compoundref="stm32f10x__tim_8h" startline="812">TIM_PSCReloadMode_Immediate</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gafcdb6ff00158862aef7fed5e7a554a3e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC1Init</definition>
        <argsstring>(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</argsstring>
        <name>TIM_OC1Init</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref> *</type>
          <declname>TIM_OCInitStruct</declname>
        </param>
        <briefdescription>
<para>Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref> structure that contains the configuration information for the specified TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="279" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="279" bodyend="351"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga93d898976e236c135bfd02a0c213c8ec" compoundref="stm32f10x__tim_8h" startline="300">IS_TIM_OC_MODE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" compoundref="stm32f10x__tim_8h" startline="88">TIM_OCInitTypeDef::TIM_OCMode</references>
        <references refid="group___t_i_m___output___compare__state_1ga5848617f830d2de688eaff50ed279679" compoundref="stm32f10x__tim_8h" startline="413">IS_TIM_OUTPUT_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" compoundref="stm32f10x__tim_8h" startline="91">TIM_OCInitTypeDef::TIM_OutputState</references>
        <references refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" compoundref="stm32f10x__tim_8h" startline="389">IS_TIM_OC_POLARITY</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" compoundref="stm32f10x__tim_8h" startline="101">TIM_OCInitTypeDef::TIM_OCPolarity</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937" compoundref="stm32f10x_8h" startline="4396">TIM_CCER_CC1E</references>
        <references refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" compoundref="stm32f10x_8h" startline="1190">TIM_TypeDef::CR2</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b" compoundref="stm32f10x_8h" startline="4301">TIM_CCMR1_OC1M</references>
        <references refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" compoundref="stm32f10x_8h" startline="4294">TIM_CCMR1_CC1S</references>
        <references refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" compoundref="stm32f10x_8h" startline="4397">TIM_CCER_CC1P</references>
        <references refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" compoundref="stm32f10x_8h" startline="1417">TIM1</references>
        <references refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" compoundref="stm32f10x_8h" startline="1419">TIM8</references>
        <references refid="group___peripheral__declaration_1ga87e4b442041d1c03a6af113fbe04a182" compoundref="stm32f10x_8h" startline="1422">TIM15</references>
        <references refid="group___peripheral__declaration_1ga73ec606e7dacf17e18c661e8ff8c7c8d" compoundref="stm32f10x_8h" startline="1423">TIM16</references>
        <references refid="group___peripheral__declaration_1ga65aea6c8b36439e44ad6cde0e6891aab" compoundref="stm32f10x_8h" startline="1424">TIM17</references>
        <references refid="group___t_i_m___output___compare___n__state_1ga81e27a982d9707f699451f30314c4274" compoundref="stm32f10x__tim_8h" startline="425">IS_TIM_OUTPUTN_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" compoundref="stm32f10x__tim_8h" startline="94">TIM_OCInitTypeDef::TIM_OutputNState</references>
        <references refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" compoundref="stm32f10x__tim_8h" startline="401">IS_TIM_OCN_POLARITY</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" compoundref="stm32f10x__tim_8h" startline="104">TIM_OCInitTypeDef::TIM_OCNPolarity</references>
        <references refid="group___t_i_m___output___compare___n___idle___state_1ga0987091d1d03ba2db065efb66eff3951" compoundref="stm32f10x__tim_8h" startline="549">IS_TIM_OCNIDLE_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" compoundref="stm32f10x__tim_8h" startline="112">TIM_OCInitTypeDef::TIM_OCNIdleState</references>
        <references refid="group___t_i_m___output___compare___idle___state_1ga69c62dcc15f9d39108b19b64205d689e" compoundref="stm32f10x__tim_8h" startline="537">IS_TIM_OCIDLE_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" compoundref="stm32f10x__tim_8h" startline="108">TIM_OCInitTypeDef::TIM_OCIdleState</references>
        <references refid="group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36" compoundref="stm32f10x_8h" startline="4399">TIM_CCER_CC1NP</references>
        <references refid="group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e" compoundref="stm32f10x_8h" startline="4398">TIM_CCER_CC1NE</references>
        <references refid="group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358" compoundref="stm32f10x_8h" startline="4218">TIM_CR2_OIS1</references>
        <references refid="group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69" compoundref="stm32f10x_8h" startline="4219">TIM_CR2_OIS1N</references>
        <references refid="struct_t_i_m___type_def_1a537cdfa9f0229951c2d624be6de74977" compoundref="stm32f10x_8h" startline="1214">TIM_TypeDef::CCR1</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a186a3729af4e52f73f96590d805412a3" compoundref="stm32f10x__tim_8h" startline="98">TIM_OCInitTypeDef::TIM_Pulse</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga2017455121d910d6ff63ac6f219842c5" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC2Init</definition>
        <argsstring>(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</argsstring>
        <name>TIM_OC2Init</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref> *</type>
          <declname>TIM_OCInitStruct</declname>
        </param>
        <briefdescription>
<para>Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref> structure that contains the configuration information for the specified TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="362" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="362" bodyend="434"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga93d898976e236c135bfd02a0c213c8ec" compoundref="stm32f10x__tim_8h" startline="300">IS_TIM_OC_MODE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" compoundref="stm32f10x__tim_8h" startline="88">TIM_OCInitTypeDef::TIM_OCMode</references>
        <references refid="group___t_i_m___output___compare__state_1ga5848617f830d2de688eaff50ed279679" compoundref="stm32f10x__tim_8h" startline="413">IS_TIM_OUTPUT_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" compoundref="stm32f10x__tim_8h" startline="91">TIM_OCInitTypeDef::TIM_OutputState</references>
        <references refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" compoundref="stm32f10x__tim_8h" startline="389">IS_TIM_OC_POLARITY</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" compoundref="stm32f10x__tim_8h" startline="101">TIM_OCInitTypeDef::TIM_OCPolarity</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c" compoundref="stm32f10x_8h" startline="4400">TIM_CCER_CC2E</references>
        <references refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" compoundref="stm32f10x_8h" startline="1190">TIM_TypeDef::CR2</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f" compoundref="stm32f10x_8h" startline="4315">TIM_CCMR1_OC2M</references>
        <references refid="group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf" compoundref="stm32f10x_8h" startline="4308">TIM_CCMR1_CC2S</references>
        <references refid="group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912" compoundref="stm32f10x_8h" startline="4401">TIM_CCER_CC2P</references>
        <references refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" compoundref="stm32f10x_8h" startline="1417">TIM1</references>
        <references refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" compoundref="stm32f10x_8h" startline="1419">TIM8</references>
        <references refid="group___t_i_m___output___compare___n__state_1ga81e27a982d9707f699451f30314c4274" compoundref="stm32f10x__tim_8h" startline="425">IS_TIM_OUTPUTN_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" compoundref="stm32f10x__tim_8h" startline="94">TIM_OCInitTypeDef::TIM_OutputNState</references>
        <references refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" compoundref="stm32f10x__tim_8h" startline="401">IS_TIM_OCN_POLARITY</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" compoundref="stm32f10x__tim_8h" startline="104">TIM_OCInitTypeDef::TIM_OCNPolarity</references>
        <references refid="group___t_i_m___output___compare___n___idle___state_1ga0987091d1d03ba2db065efb66eff3951" compoundref="stm32f10x__tim_8h" startline="549">IS_TIM_OCNIDLE_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" compoundref="stm32f10x__tim_8h" startline="112">TIM_OCInitTypeDef::TIM_OCNIdleState</references>
        <references refid="group___t_i_m___output___compare___idle___state_1ga69c62dcc15f9d39108b19b64205d689e" compoundref="stm32f10x__tim_8h" startline="537">IS_TIM_OCIDLE_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" compoundref="stm32f10x__tim_8h" startline="108">TIM_OCInitTypeDef::TIM_OCIdleState</references>
        <references refid="group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f" compoundref="stm32f10x_8h" startline="4403">TIM_CCER_CC2NP</references>
        <references refid="group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156" compoundref="stm32f10x_8h" startline="4402">TIM_CCER_CC2NE</references>
        <references refid="group___peripheral___registers___bits___definition_1ga61467648a433bd887683b9a4760021fa" compoundref="stm32f10x_8h" startline="4220">TIM_CR2_OIS2</references>
        <references refid="group___peripheral___registers___bits___definition_1ga769146db660b832f3ef26f892b567bd4" compoundref="stm32f10x_8h" startline="4221">TIM_CR2_OIS2N</references>
        <references refid="struct_t_i_m___type_def_1ae72bdd579eec96a3b863fb1720195f50" compoundref="stm32f10x_8h" startline="1216">TIM_TypeDef::CCR2</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a186a3729af4e52f73f96590d805412a3" compoundref="stm32f10x__tim_8h" startline="98">TIM_OCInitTypeDef::TIM_Pulse</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga90d4a358d4e6d4c5ed17dc1d6beb5f30" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC3Init</definition>
        <argsstring>(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</argsstring>
        <name>TIM_OC3Init</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref> *</type>
          <declname>TIM_OCInitStruct</declname>
        </param>
        <briefdescription>
<para>Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref> structure that contains the configuration information for the specified TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="444" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="444" bodyend="513"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga93d898976e236c135bfd02a0c213c8ec" compoundref="stm32f10x__tim_8h" startline="300">IS_TIM_OC_MODE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" compoundref="stm32f10x__tim_8h" startline="88">TIM_OCInitTypeDef::TIM_OCMode</references>
        <references refid="group___t_i_m___output___compare__state_1ga5848617f830d2de688eaff50ed279679" compoundref="stm32f10x__tim_8h" startline="413">IS_TIM_OUTPUT_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" compoundref="stm32f10x__tim_8h" startline="91">TIM_OCInitTypeDef::TIM_OutputState</references>
        <references refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" compoundref="stm32f10x__tim_8h" startline="389">IS_TIM_OC_POLARITY</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" compoundref="stm32f10x__tim_8h" startline="101">TIM_OCInitTypeDef::TIM_OCPolarity</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f" compoundref="stm32f10x_8h" startline="4404">TIM_CCER_CC3E</references>
        <references refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" compoundref="stm32f10x_8h" startline="1190">TIM_TypeDef::CR2</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a" compoundref="stm32f10x_8h" startline="4352">TIM_CCMR2_OC3M</references>
        <references refid="group___peripheral___registers___bits___definition_1ga2eabcc7e322b02c9c406b3ff70308260" compoundref="stm32f10x_8h" startline="4345">TIM_CCMR2_CC3S</references>
        <references refid="group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5" compoundref="stm32f10x_8h" startline="4405">TIM_CCER_CC3P</references>
        <references refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" compoundref="stm32f10x_8h" startline="1417">TIM1</references>
        <references refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" compoundref="stm32f10x_8h" startline="1419">TIM8</references>
        <references refid="group___t_i_m___output___compare___n__state_1ga81e27a982d9707f699451f30314c4274" compoundref="stm32f10x__tim_8h" startline="425">IS_TIM_OUTPUTN_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" compoundref="stm32f10x__tim_8h" startline="94">TIM_OCInitTypeDef::TIM_OutputNState</references>
        <references refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" compoundref="stm32f10x__tim_8h" startline="401">IS_TIM_OCN_POLARITY</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" compoundref="stm32f10x__tim_8h" startline="104">TIM_OCInitTypeDef::TIM_OCNPolarity</references>
        <references refid="group___t_i_m___output___compare___n___idle___state_1ga0987091d1d03ba2db065efb66eff3951" compoundref="stm32f10x__tim_8h" startline="549">IS_TIM_OCNIDLE_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" compoundref="stm32f10x__tim_8h" startline="112">TIM_OCInitTypeDef::TIM_OCNIdleState</references>
        <references refid="group___t_i_m___output___compare___idle___state_1ga69c62dcc15f9d39108b19b64205d689e" compoundref="stm32f10x__tim_8h" startline="537">IS_TIM_OCIDLE_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" compoundref="stm32f10x__tim_8h" startline="108">TIM_OCInitTypeDef::TIM_OCIdleState</references>
        <references refid="group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521" compoundref="stm32f10x_8h" startline="4407">TIM_CCER_CC3NP</references>
        <references refid="group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa" compoundref="stm32f10x_8h" startline="4406">TIM_CCER_CC3NE</references>
        <references refid="group___peripheral___registers___bits___definition_1gad974d7c91edf6f1bd47e892b3b6f7565" compoundref="stm32f10x_8h" startline="4222">TIM_CR2_OIS3</references>
        <references refid="group___peripheral___registers___bits___definition_1ga20fb9b62a7e8d114fbd180abd9f8ceae" compoundref="stm32f10x_8h" startline="4223">TIM_CR2_OIS3N</references>
        <references refid="struct_t_i_m___type_def_1ad8c1bcb20bf3080af8440994a247cc9c" compoundref="stm32f10x_8h" startline="1218">TIM_TypeDef::CCR3</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a186a3729af4e52f73f96590d805412a3" compoundref="stm32f10x__tim_8h" startline="98">TIM_OCInitTypeDef::TIM_Pulse</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga64571ebbb58cac39a9e760050175f11c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC4Init</definition>
        <argsstring>(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</argsstring>
        <name>TIM_OC4Init</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref> *</type>
          <declname>TIM_OCInitStruct</declname>
        </param>
        <briefdescription>
<para>Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref> structure that contains the configuration information for the specified TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="523" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="523" bodyend="577"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga93d898976e236c135bfd02a0c213c8ec" compoundref="stm32f10x__tim_8h" startline="300">IS_TIM_OC_MODE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" compoundref="stm32f10x__tim_8h" startline="88">TIM_OCInitTypeDef::TIM_OCMode</references>
        <references refid="group___t_i_m___output___compare__state_1ga5848617f830d2de688eaff50ed279679" compoundref="stm32f10x__tim_8h" startline="413">IS_TIM_OUTPUT_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" compoundref="stm32f10x__tim_8h" startline="91">TIM_OCInitTypeDef::TIM_OutputState</references>
        <references refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" compoundref="stm32f10x__tim_8h" startline="389">IS_TIM_OC_POLARITY</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" compoundref="stm32f10x__tim_8h" startline="101">TIM_OCInitTypeDef::TIM_OCPolarity</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621" compoundref="stm32f10x_8h" startline="4408">TIM_CCER_CC4E</references>
        <references refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" compoundref="stm32f10x_8h" startline="1190">TIM_TypeDef::CR2</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b" compoundref="stm32f10x_8h" startline="4366">TIM_CCMR2_OC4M</references>
        <references refid="group___peripheral___registers___bits___definition_1ga294e216b50edd1c2f891143e1f971048" compoundref="stm32f10x_8h" startline="4359">TIM_CCMR2_CC4S</references>
        <references refid="group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1" compoundref="stm32f10x_8h" startline="4409">TIM_CCER_CC4P</references>
        <references refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" compoundref="stm32f10x_8h" startline="1417">TIM1</references>
        <references refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" compoundref="stm32f10x_8h" startline="1419">TIM8</references>
        <references refid="group___t_i_m___output___compare___idle___state_1ga69c62dcc15f9d39108b19b64205d689e" compoundref="stm32f10x__tim_8h" startline="537">IS_TIM_OCIDLE_STATE</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" compoundref="stm32f10x__tim_8h" startline="108">TIM_OCInitTypeDef::TIM_OCIdleState</references>
        <references refid="group___peripheral___registers___bits___definition_1gad644f2f4b26e46587abedc8d3164e56e" compoundref="stm32f10x_8h" startline="4224">TIM_CR2_OIS4</references>
        <references refid="struct_t_i_m___type_def_1a858fde116b024a952326715731650bc2" compoundref="stm32f10x_8h" startline="1220">TIM_TypeDef::CCR4</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a186a3729af4e52f73f96590d805412a3" compoundref="stm32f10x__tim_8h" startline="98">TIM_OCInitTypeDef::TIM_Pulse</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga9e6a153dd6552e4e1188eba227316f7f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ICInit</definition>
        <argsstring>(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</argsstring>
        <name>TIM_ICInit</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="struct_t_i_m___i_c_init_type_def" kindref="compound">TIM_ICInitTypeDef</ref> *</type>
          <declname>TIM_ICInitStruct</declname>
        </param>
        <briefdescription>
<para>Initializes the TIM peripheral according to the specified parameters in the TIM_ICInitStruct. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_t_i_m___i_c_init_type_def" kindref="compound">TIM_ICInitTypeDef</ref> structure that contains the configuration information for the specified TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="587" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="587" bodyend="644"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___channel_1gae9721e3731e5fd983c83a9c1d32ef03d" compoundref="stm32f10x__tim_8h" startline="338">IS_TIM_CHANNEL</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1ab9404ee3d95aaa7a478ed99562c736d2" compoundref="stm32f10x__tim_8h" startline="124">TIM_ICInitTypeDef::TIM_Channel</references>
        <references refid="group___t_i_m___input___capture___selection_1ga623d8592109f4702829ae7fc3806bcb8" compoundref="stm32f10x__tim_8h" startline="582">IS_TIM_IC_SELECTION</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" compoundref="stm32f10x__tim_8h" startline="130">TIM_ICInitTypeDef::TIM_ICSelection</references>
        <references refid="group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321" compoundref="stm32f10x__tim_8h" startline="597">IS_TIM_IC_PRESCALER</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" compoundref="stm32f10x__tim_8h" startline="133">TIM_ICInitTypeDef::TIM_ICPrescaler</references>
        <references refid="group___t_i_m___input___capture___filer___value_1ga19ecc5fc2e1ce1697c3dbbb9809ca243" compoundref="stm32f10x__tim_8h" startline="1008">IS_TIM_IC_FILTER</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" compoundref="stm32f10x__tim_8h" startline="136">TIM_ICInitTypeDef::TIM_ICFilter</references>
        <references refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" compoundref="stm32f10x_8h" startline="1417">TIM1</references>
        <references refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" compoundref="stm32f10x_8h" startline="1419">TIM8</references>
        <references refid="group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b" compoundref="stm32f10x_8h" startline="1380">TIM2</references>
        <references refid="group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9" compoundref="stm32f10x_8h" startline="1381">TIM3</references>
        <references refid="group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec" compoundref="stm32f10x_8h" startline="1382">TIM4</references>
        <references refid="group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14" compoundref="stm32f10x_8h" startline="1383">TIM5</references>
        <references refid="group___t_i_m___input___capture___polarity_1ga6aff2fe442fd9662a0bb8731134cda89" compoundref="stm32f10x__tim_8h" startline="562">IS_TIM_IC_POLARITY</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" compoundref="stm32f10x__tim_8h" startline="127">TIM_ICInitTypeDef::TIM_ICPolarity</references>
        <references refid="group___t_i_m___input___capture___polarity_1gaaae722dd6c33a224df267c703824b94c" compoundref="stm32f10x__tim_8h" startline="564">IS_TIM_IC_POLARITY_LITE</references>
        <references refid="group___t_i_m___channel_1ga69ea7f558f02c63dd1082d784d2449bd" compoundref="stm32f10x__tim_8h" startline="334">TIM_Channel_1</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaa71f9296556310f85628d6c748a06475" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_PWMIConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</argsstring>
        <name>TIM_PWMIConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="struct_t_i_m___i_c_init_type_def" kindref="compound">TIM_ICInitTypeDef</ref> *</type>
          <declname>TIM_ICInitStruct</declname>
        </param>
        <briefdescription>
<para>Configures the TIM peripheral according to the specified parameters in the TIM_ICInitStruct to measure an external PWM signal. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_t_i_m___i_c_init_type_def" kindref="compound">TIM_ICInitTypeDef</ref> structure that contains the configuration information for the specified TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="654" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="654" bodyend="702"/>
        <references refid="group___t_i_m___input___capture___polarity_1gabe598596b7dbcac446a4918105fa95a6" compoundref="stm32f10x__tim_8h" startline="559">TIM_ICPolarity_Rising</references>
        <references refid="group___t_i_m___input___capture___selection_1ga3d38876044457b7faefe951d367ac8c3" compoundref="stm32f10x__tim_8h" startline="575">TIM_ICSelection_DirectTI</references>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" compoundref="stm32f10x__tim_8h" startline="127">TIM_ICInitTypeDef::TIM_ICPolarity</references>
        <references refid="group___t_i_m___input___capture___polarity_1ga70c6f5ed30a236bac4c690928e742243" compoundref="stm32f10x__tim_8h" startline="560">TIM_ICPolarity_Falling</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" compoundref="stm32f10x__tim_8h" startline="130">TIM_ICInitTypeDef::TIM_ICSelection</references>
        <references refid="group___t_i_m___input___capture___selection_1ga2289b684133ac0b81ddfcd860d01b144" compoundref="stm32f10x__tim_8h" startline="578">TIM_ICSelection_IndirectTI</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1ab9404ee3d95aaa7a478ed99562c736d2" compoundref="stm32f10x__tim_8h" startline="124">TIM_ICInitTypeDef::TIM_Channel</references>
        <references refid="group___t_i_m___channel_1ga69ea7f558f02c63dd1082d784d2449bd" compoundref="stm32f10x__tim_8h" startline="334">TIM_Channel_1</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga3df4ba3f0727f63ce621e2b2e6035d4f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_BDTRConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</argsstring>
        <name>TIM_BDTRConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="struct_t_i_m___b_d_t_r_init_type_def" kindref="compound">TIM_BDTRInitTypeDef</ref> *</type>
          <declname>TIM_BDTRInitStruct</declname>
        </param>
        <briefdescription>
<para>Configures the: Break feature, dead time, Lock level, the OSSI, the OSSR State and the AOE(automatic output enable). </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 or 8 to select the TIM </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_BDTRInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_t_i_m___b_d_t_r_init_type_def" kindref="compound">TIM_BDTRInitTypeDef</ref> structure that contains the BDTR Register configuration information for the TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="712" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="712" bodyend="728"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga3c489ac3294f0d8f2ec097da909bc8e0" compoundref="stm32f10x__tim_8h" startline="198">IS_TIM_LIST2_PERIPH</references>
        <references refid="group___o_s_s_r___off___state___selection__for___run__mode__state_1ga48b4f15f6346e28087edbb9af2ba4f63" compoundref="stm32f10x__tim_8h" startline="525">IS_TIM_OSSR_STATE</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1a8f34ad7bc4764bd3ff372cadde468072" compoundref="stm32f10x__tim_8h" startline="148">TIM_BDTRInitTypeDef::TIM_OSSRState</references>
        <references refid="group___o_s_s_i___off___state___selection__for___idle__mode__state_1gad24fc8836152903b408239284cecfab1" compoundref="stm32f10x__tim_8h" startline="513">IS_TIM_OSSI_STATE</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1ad8891e3739a7db8a45343d4e2f9d2824" compoundref="stm32f10x__tim_8h" startline="151">TIM_BDTRInitTypeDef::TIM_OSSIState</references>
        <references refid="group___lock__level_1gacf5e70717f6d13af301331bb043f5d48" compoundref="stm32f10x__tim_8h" startline="499">IS_TIM_LOCK_LEVEL</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1aa5296a7b194d25b16899f6a98da01f03" compoundref="stm32f10x__tim_8h" startline="154">TIM_BDTRInitTypeDef::TIM_LOCKLevel</references>
        <references refid="group___break___input__enable__disable_1ga29dd5484bdc69a467387bd8059b69f0e" compoundref="stm32f10x__tim_8h" startline="461">IS_TIM_BREAK_STATE</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1a9fcf20632d0377727476a98f7183be56" compoundref="stm32f10x__tim_8h" startline="161">TIM_BDTRInitTypeDef::TIM_Break</references>
        <references refid="group___break___polarity_1gaa29e33e74c5ff10972357ddd3f47f078" compoundref="stm32f10x__tim_8h" startline="473">IS_TIM_BREAK_POLARITY</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1a5731e4e786b66f35cfe4798d6157619e" compoundref="stm32f10x__tim_8h" startline="164">TIM_BDTRInitTypeDef::TIM_BreakPolarity</references>
        <references refid="group___t_i_m___a_o_e___bit___set___reset_1gaabce6b8865d80929bf69c6c3c7780846" compoundref="stm32f10x__tim_8h" startline="485">IS_TIM_AUTOMATIC_OUTPUT_STATE</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1a6c056e29af67fd8a32919104ea48eea2" compoundref="stm32f10x__tim_8h" startline="167">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</references>
        <references refid="struct_t_i_m___type_def_1a32bbedb8b418359c6873375ec949cf8b" compoundref="stm32f10x_8h" startline="1222">TIM_TypeDef::BDTR</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1a01ccbaffccdb3068b8a60c912579b1a2" compoundref="stm32f10x__tim_8h" startline="157">TIM_BDTRInitTypeDef::TIM_DeadTime</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga1556a0b9a5d53506875fd7de0cbc6b1f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_TimeBaseStructInit</definition>
        <argsstring>(TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</argsstring>
        <name>TIM_TimeBaseStructInit</name>
        <param>
          <type><ref refid="struct_t_i_m___time_base_init_type_def" kindref="compound">TIM_TimeBaseInitTypeDef</ref> *</type>
          <declname>TIM_TimeBaseInitStruct</declname>
        </param>
        <briefdescription>
<para>Fills each TIM_TimeBaseInitStruct member with its default value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIM_TimeBaseInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>: pointer to a <ref refid="struct_t_i_m___time_base_init_type_def" kindref="compound">TIM_TimeBaseInitTypeDef</ref> structure which will be initialized. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="736" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="736" bodyend="744"/>
        <references refid="struct_t_i_m___time_base_init_type_def_1aeb5b90dc8f8a1ab85584e732789b2ee4" compoundref="stm32f10x__tim_8h" startline="65">TIM_TimeBaseInitTypeDef::TIM_Period</references>
        <references refid="struct_t_i_m___time_base_init_type_def_1a6d3c8632780db819b2eb811e71ce251e" compoundref="stm32f10x__tim_8h" startline="59">TIM_TimeBaseInitTypeDef::TIM_Prescaler</references>
        <references refid="struct_t_i_m___time_base_init_type_def_1ab473f51adaa9474702e454fc8c24a407" compoundref="stm32f10x__tim_8h" startline="69">TIM_TimeBaseInitTypeDef::TIM_ClockDivision</references>
        <references refid="group___t_i_m___clock___division___c_k_d_1ga88691a07b3976791977d280045b3c850" compoundref="stm32f10x__tim_8h" startline="355">TIM_CKD_DIV1</references>
        <references refid="struct_t_i_m___time_base_init_type_def_1a0de4138cd939566bc667f21df089e195" compoundref="stm32f10x__tim_8h" startline="62">TIM_TimeBaseInitTypeDef::TIM_CounterMode</references>
        <references refid="group___t_i_m___counter___mode_1gaf4cd3ce74af3122507b77c8f6e79c832" compoundref="stm32f10x__tim_8h" startline="369">TIM_CounterMode_Up</references>
        <references refid="struct_t_i_m___time_base_init_type_def_1a81648259851390e090e1f507dfea7de8" compoundref="stm32f10x__tim_8h" startline="72">TIM_TimeBaseInitTypeDef::TIM_RepetitionCounter</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga394683c78ae02837882e36014e11643e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OCStructInit</definition>
        <argsstring>(TIM_OCInitTypeDef *TIM_OCInitStruct)</argsstring>
        <name>TIM_OCStructInit</name>
        <param>
          <type><ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref> *</type>
          <declname>TIM_OCInitStruct</declname>
        </param>
        <briefdescription>
<para>Fills each TIM_OCInitStruct member with its default value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIM_OCInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>: pointer to a <ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref> structure which will be initialized. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="752" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="752" bodyend="763"/>
        <references refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" compoundref="stm32f10x__tim_8h" startline="88">TIM_OCInitTypeDef::TIM_OCMode</references>
        <references refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga54d5745fade3b2f8ea1325e7447ca760" compoundref="stm32f10x__tim_8h" startline="294">TIM_OCMode_Timing</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" compoundref="stm32f10x__tim_8h" startline="91">TIM_OCInitTypeDef::TIM_OutputState</references>
        <references refid="group___t_i_m___output___compare__state_1ga4ad0f484cfa16b5190654da8278940d0" compoundref="stm32f10x__tim_8h" startline="411">TIM_OutputState_Disable</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" compoundref="stm32f10x__tim_8h" startline="94">TIM_OCInitTypeDef::TIM_OutputNState</references>
        <references refid="group___t_i_m___output___compare___n__state_1gade8506a50fd6ba58273e9da81f6b0b54" compoundref="stm32f10x__tim_8h" startline="423">TIM_OutputNState_Disable</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a186a3729af4e52f73f96590d805412a3" compoundref="stm32f10x__tim_8h" startline="98">TIM_OCInitTypeDef::TIM_Pulse</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" compoundref="stm32f10x__tim_8h" startline="101">TIM_OCInitTypeDef::TIM_OCPolarity</references>
        <references refid="group___t_i_m___output___compare___polarity_1gaba2f2de6fd722b8973e0eddeb8644022" compoundref="stm32f10x__tim_8h" startline="387">TIM_OCPolarity_High</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" compoundref="stm32f10x__tim_8h" startline="104">TIM_OCInitTypeDef::TIM_OCNPolarity</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" compoundref="stm32f10x__tim_8h" startline="108">TIM_OCInitTypeDef::TIM_OCIdleState</references>
        <references refid="group___t_i_m___output___compare___idle___state_1gace5465bc9e90ba7862b3af9e6cc9b97e" compoundref="stm32f10x__tim_8h" startline="536">TIM_OCIdleState_Reset</references>
        <references refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" compoundref="stm32f10x__tim_8h" startline="112">TIM_OCInitTypeDef::TIM_OCNIdleState</references>
        <references refid="group___t_i_m___output___compare___n___idle___state_1ga329a32820cdba0af9c4b7a04177e8fdd" compoundref="stm32f10x__tim_8h" startline="548">TIM_OCNIdleState_Reset</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga5005dac8e4e8a4c7fc2a0ef05b77cc50" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ICStructInit</definition>
        <argsstring>(TIM_ICInitTypeDef *TIM_ICInitStruct)</argsstring>
        <name>TIM_ICStructInit</name>
        <param>
          <type><ref refid="struct_t_i_m___i_c_init_type_def" kindref="compound">TIM_ICInitTypeDef</ref> *</type>
          <declname>TIM_ICInitStruct</declname>
        </param>
        <briefdescription>
<para>Fills each TIM_ICInitStruct member with its default value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIM_ICInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_t_i_m___i_c_init_type_def" kindref="compound">TIM_ICInitTypeDef</ref> structure which will be initialized. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="771" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="771" bodyend="779"/>
        <references refid="struct_t_i_m___i_c_init_type_def_1ab9404ee3d95aaa7a478ed99562c736d2" compoundref="stm32f10x__tim_8h" startline="124">TIM_ICInitTypeDef::TIM_Channel</references>
        <references refid="group___t_i_m___channel_1ga69ea7f558f02c63dd1082d784d2449bd" compoundref="stm32f10x__tim_8h" startline="334">TIM_Channel_1</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" compoundref="stm32f10x__tim_8h" startline="127">TIM_ICInitTypeDef::TIM_ICPolarity</references>
        <references refid="group___t_i_m___input___capture___polarity_1gabe598596b7dbcac446a4918105fa95a6" compoundref="stm32f10x__tim_8h" startline="559">TIM_ICPolarity_Rising</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" compoundref="stm32f10x__tim_8h" startline="130">TIM_ICInitTypeDef::TIM_ICSelection</references>
        <references refid="group___t_i_m___input___capture___selection_1ga3d38876044457b7faefe951d367ac8c3" compoundref="stm32f10x__tim_8h" startline="575">TIM_ICSelection_DirectTI</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" compoundref="stm32f10x__tim_8h" startline="133">TIM_ICInitTypeDef::TIM_ICPrescaler</references>
        <references refid="group___t_i_m___input___capture___prescaler_1ga8acb44abe3147d883685c1f9f1ce410e" compoundref="stm32f10x__tim_8h" startline="593">TIM_ICPSC_DIV1</references>
        <references refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" compoundref="stm32f10x__tim_8h" startline="136">TIM_ICInitTypeDef::TIM_ICFilter</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaea0f49938cda8ae0738162194798afc6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_BDTRStructInit</definition>
        <argsstring>(TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</argsstring>
        <name>TIM_BDTRStructInit</name>
        <param>
          <type><ref refid="struct_t_i_m___b_d_t_r_init_type_def" kindref="compound">TIM_BDTRInitTypeDef</ref> *</type>
          <declname>TIM_BDTRInitStruct</declname>
        </param>
        <briefdescription>
<para>Fills each TIM_BDTRInitStruct member with its default value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIM_BDTRInitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_t_i_m___b_d_t_r_init_type_def" kindref="compound">TIM_BDTRInitTypeDef</ref> structure which will be initialized. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="787" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="787" bodyend="797"/>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1a8f34ad7bc4764bd3ff372cadde468072" compoundref="stm32f10x__tim_8h" startline="148">TIM_BDTRInitTypeDef::TIM_OSSRState</references>
        <references refid="group___o_s_s_r___off___state___selection__for___run__mode__state_1ga766dfd8b3c32ec1b8b446f0e2dbe7b97" compoundref="stm32f10x__tim_8h" startline="524">TIM_OSSRState_Disable</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1ad8891e3739a7db8a45343d4e2f9d2824" compoundref="stm32f10x__tim_8h" startline="151">TIM_BDTRInitTypeDef::TIM_OSSIState</references>
        <references refid="group___o_s_s_i___off___state___selection__for___idle__mode__state_1gae1962736fd5cad82e97a5814ef6758bd" compoundref="stm32f10x__tim_8h" startline="512">TIM_OSSIState_Disable</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1aa5296a7b194d25b16899f6a98da01f03" compoundref="stm32f10x__tim_8h" startline="154">TIM_BDTRInitTypeDef::TIM_LOCKLevel</references>
        <references refid="group___lock__level_1ga84d318c62d3e5dfe7082610d03e11f2f" compoundref="stm32f10x__tim_8h" startline="495">TIM_LOCKLevel_OFF</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1a01ccbaffccdb3068b8a60c912579b1a2" compoundref="stm32f10x__tim_8h" startline="157">TIM_BDTRInitTypeDef::TIM_DeadTime</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1a9fcf20632d0377727476a98f7183be56" compoundref="stm32f10x__tim_8h" startline="161">TIM_BDTRInitTypeDef::TIM_Break</references>
        <references refid="group___break___input__enable__disable_1ga31ba16dd70ad4d99adc911f7bf6662e5" compoundref="stm32f10x__tim_8h" startline="460">TIM_Break_Disable</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1a5731e4e786b66f35cfe4798d6157619e" compoundref="stm32f10x__tim_8h" startline="164">TIM_BDTRInitTypeDef::TIM_BreakPolarity</references>
        <references refid="group___break___polarity_1ga565656ca81d17f9a1807afe3971dff6e" compoundref="stm32f10x__tim_8h" startline="471">TIM_BreakPolarity_Low</references>
        <references refid="struct_t_i_m___b_d_t_r_init_type_def_1a6c056e29af67fd8a32919104ea48eea2" compoundref="stm32f10x__tim_8h" startline="167">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</references>
        <references refid="group___t_i_m___a_o_e___bit___set___reset_1ga0f80ba4fbadd434bc82ca63e904ace41" compoundref="stm32f10x__tim_8h" startline="484">TIM_AutomaticOutput_Disable</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga2bdc275bcbd2ce9d1ba632e6c89896b7" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_Cmd</definition>
        <argsstring>(TIM_TypeDef *TIMx, FunctionalState NewState)</argsstring>
        <name>TIM_Cmd</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Enables or disables the specified TIM peripheral. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIMx peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIMx peripheral. This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="806" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="806" bodyend="822"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" compoundref="stm32f10x_8h" startline="1188">TIM_TypeDef::CR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a" compoundref="stm32f10x_8h" startline="4191">TIM_CR1_CEN</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga3e59ebced2ab8e0b817c460f1670e97d" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_CtrlPWMOutputs</definition>
        <argsstring>(TIM_TypeDef *TIMx, FunctionalState NewState)</argsstring>
        <name>TIM_CtrlPWMOutputs</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Enables or disables the TIM peripheral Main Outputs. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIM peripheral Main Outputs. This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="831" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="831" bodyend="846"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga3c489ac3294f0d8f2ec097da909bc8e0" compoundref="stm32f10x__tim_8h" startline="198">IS_TIM_LIST2_PERIPH</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_t_i_m___type_def_1a32bbedb8b418359c6873375ec949cf8b" compoundref="stm32f10x_8h" startline="1222">TIM_TypeDef::BDTR</references>
        <references refid="group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc" compoundref="stm32f10x_8h" startline="4456">TIM_BDTR_MOE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga70e3d6c09d55ee69002e154c85cd40e4" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ITConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_IT, FunctionalState NewState)</argsstring>
        <name>TIM_ITConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_IT</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Enables or disables the specified TIM interrupts. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIMx peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_IT</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIM interrupts sources to be enabled or disabled. This parameter can be any combination of the following values: <itemizedlist>
<listitem><para>TIM_IT_Update: TIM update Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC1: TIM Capture Compare 1 Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC2: TIM Capture Compare 2 Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC3: TIM Capture Compare 3 Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC4: TIM Capture Compare 4 Interrupt source </para></listitem>
<listitem><para>TIM_IT_COM: TIM Commutation Interrupt source </para></listitem>
<listitem><para>TIM_IT_Trigger: TIM Trigger Interrupt source </para></listitem>
<listitem><para>TIM_IT_Break: TIM Break Interrupt source </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="note"><para><itemizedlist>
<listitem><para>TIM6 and TIM7 can only generate an update interrupt.</para></listitem><listitem><para>TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger.</para></listitem><listitem><para>TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.</para></listitem><listitem><para>TIM_IT_Break is used only with TIM1, TIM8 and TIM15.</para></listitem><listitem><para>TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17. </para></listitem></itemizedlist>
</para></simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIM interrupts. This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="872" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="872" bodyend="889"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___t_i_m__interrupt__sources_1ga14fce0f8dbe0925e45b415b34bd162c9" compoundref="stm32f10x__tim_8h" startline="617">IS_TIM_IT</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_t_i_m___type_def_1a25b145e57a694bb384eee08fcd107c3a" compoundref="stm32f10x_8h" startline="1194">TIM_TypeDef::DIER</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga38bd4ffda920dd4f7655a0a2c6100a6e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_GenerateEvent</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_EventSource)</argsstring>
        <name>TIM_GenerateEvent</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_EventSource</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx event to be generate by software. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_EventSource</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the event source. This parameter can be one or more of the following values: <itemizedlist>
<listitem><para>TIM_EventSource_Update: <ref refid="class_timer" kindref="compound">Timer</ref> update Event source </para></listitem>
<listitem><para>TIM_EventSource_CC1: <ref refid="class_timer" kindref="compound">Timer</ref> Capture Compare 1 Event source </para></listitem>
<listitem><para>TIM_EventSource_CC2: <ref refid="class_timer" kindref="compound">Timer</ref> Capture Compare 2 Event source </para></listitem>
<listitem><para>TIM_EventSource_CC3: <ref refid="class_timer" kindref="compound">Timer</ref> Capture Compare 3 Event source </para></listitem>
<listitem><para>TIM_EventSource_CC4: <ref refid="class_timer" kindref="compound">Timer</ref> Capture Compare 4 Event source </para></listitem>
<listitem><para>TIM_EventSource_COM: <ref refid="class_timer" kindref="compound">Timer</ref> COM event source </para></listitem>
<listitem><para>TIM_EventSource_Trigger: <ref refid="class_timer" kindref="compound">Timer</ref> Trigger Event source </para></listitem>
<listitem><para>TIM_EventSource_Break: <ref refid="class_timer" kindref="compound">Timer</ref> Break event source </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="note"><para><itemizedlist>
<listitem><para>TIM6 and TIM7 can only generate an update event.</para></listitem><listitem><para>TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8. </para></listitem></itemizedlist>
</para></simplesect>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="909" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="909" bodyend="917"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___t_i_m___event___source_1ga4ac88c3e43c8250114ea81a6e052d58a" compoundref="stm32f10x__tim_8h" startline="858">IS_TIM_EVENT_SOURCE</references>
        <references refid="struct_t_i_m___type_def_1a724fd21b7131fb9ac78c1b661dee3a8d" compoundref="stm32f10x_8h" startline="1198">TIM_TypeDef::EGR</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gad7156f84c436c8ac92cd789611826d09" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_DMAConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)</argsstring>
        <name>TIM_DMAConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_DMABase</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_DMABurstLength</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx&apos;s DMA interface. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 15, 16 or 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_DMABase</parametername>
</parameternamelist>
<parameterdescription>
<para>DMA Base address. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR, TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR, TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER, TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR, TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2, TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR, TIM_DMABase_DCR. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_DMABurstLength</parametername>
</parameternamelist>
<parameterdescription>
<para>DMA Burst length. This parameter can be one value between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="937" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="937" bodyend="945"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga9c2699fd3d0c0901f8ac706c3d2dfe10" compoundref="stm32f10x__tim_8h" startline="213">IS_TIM_LIST4_PERIPH</references>
        <references refid="group___t_i_m___d_m_a___base__address_1gaf565551f2619b1368fed7ef1ba7414de" compoundref="stm32f10x__tim_8h" startline="654">IS_TIM_DMA_BASE</references>
        <references refid="group___t_i_m___d_m_a___burst___length_1gafd09cf0887b01a15101ba7dd6e2b4ba7" compoundref="stm32f10x__tim_8h" startline="699">IS_TIM_DMA_LENGTH</references>
        <references refid="struct_t_i_m___type_def_1ad3186a43824621f049e7eff37c88ad4e" compoundref="stm32f10x_8h" startline="1224">TIM_TypeDef::DCR</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga24700389cfa3ea9b42234933b23f1399" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_DMACmd</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_DMASource, FunctionalState NewState)</argsstring>
        <name>TIM_DMACmd</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_DMASource</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Enables or disables the TIMx&apos;s DMA Requests. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_DMASource</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the DMA Request sources. This parameter can be any combination of the following values: <itemizedlist>
<listitem><para>TIM_DMA_Update: TIM update Interrupt source </para></listitem>
<listitem><para>TIM_DMA_CC1: TIM Capture Compare 1 DMA source </para></listitem>
<listitem><para>TIM_DMA_CC2: TIM Capture Compare 2 DMA source </para></listitem>
<listitem><para>TIM_DMA_CC3: TIM Capture Compare 3 DMA source </para></listitem>
<listitem><para>TIM_DMA_CC4: TIM Capture Compare 4 DMA source </para></listitem>
<listitem><para>TIM_DMA_COM: TIM Commutation DMA source </para></listitem>
<listitem><para>TIM_DMA_Trigger: TIM Trigger DMA source </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the DMA Request sources. This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="964" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="964" bodyend="981"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga24ff46311f2d074ec6bd93f2972d1d9b" compoundref="stm32f10x__tim_8h" startline="274">IS_TIM_LIST9_PERIPH</references>
        <references refid="group___t_i_m___d_m_a__sources_1gafb9cb1995ea4cd37db6032d80a49cd47" compoundref="stm32f10x__tim_8h" startline="732">IS_TIM_DMA_SOURCE</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_t_i_m___type_def_1a25b145e57a694bb384eee08fcd107c3a" compoundref="stm32f10x_8h" startline="1194">TIM_TypeDef::DIER</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga2394f0221709c0659874f9a4184cf86e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_InternalClockConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx)</argsstring>
        <name>TIM_InternalClockConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx internal Clock. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="989" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="989" bodyend="995"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" compoundref="stm32f10x_8h" startline="1192">TIM_TypeDef::SMCR</references>
        <references refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" compoundref="stm32f10x_8h" startline="4227">TIM_SMCR_SMS</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gabef227d21d9e121e6a4ec5ab6223f5a9" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ITRxExternalClockConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</argsstring>
        <name>TIM_ITRxExternalClockConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_InputTriggerSource</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Internal Trigger as External Clock. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ITRSource</parametername>
</parameternamelist>
<parameterdescription>
<para>Trigger source. This parameter can be one of the following values: </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_TS_ITR0</parametername>
</parameternamelist>
<parameterdescription>
<para>Internal Trigger 0 </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_TS_ITR1</parametername>
</parameternamelist>
<parameterdescription>
<para>Internal Trigger 1 </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_TS_ITR2</parametername>
</parameternamelist>
<parameterdescription>
<para>Internal Trigger 2 </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_TS_ITR3</parametername>
</parameternamelist>
<parameterdescription>
<para>Internal Trigger 3 </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1008" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1008" bodyend="1017"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___internal___trigger___selection_1ga1ce6c387021e2fdaf3fa3d7cd3eae962" compoundref="stm32f10x__tim_8h" startline="774">IS_TIM_INTERNAL_TRIGGER_SELECTION</references>
        <references refid="group___t_i_m___private___functions_1ga4252583c6ae8a73d6fc66f7e951dbc35" compoundref="stm32f10x__tim_8c" startline="1229" endline="1243">TIM_SelectInputTrigger</references>
        <references refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" compoundref="stm32f10x_8h" startline="1192">TIM_TypeDef::SMCR</references>
        <references refid="group___t_i_m___slave___mode_1ga34427a693157ab177fead9871185bd35" compoundref="stm32f10x__tim_8h" startline="948">TIM_SlaveMode_External1</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaf460e7d9c9969044e364130e209937fc" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_TIxExternalClockConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter)</argsstring>
        <name>TIM_TIxExternalClockConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_TIxExternalCLKSource</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICPolarity</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>ICFilter</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Trigger as External Clock. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_TIxExternalCLKSource</parametername>
</parameternamelist>
<parameterdescription>
<para>Trigger source. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector </para></listitem>
<listitem><para>TIM_TIxExternalCLK1Source_TI1: Filtered <ref refid="class_timer" kindref="compound">Timer</ref> Input 1 </para></listitem>
<listitem><para>TIM_TIxExternalCLK1Source_TI2: Filtered <ref refid="class_timer" kindref="compound">Timer</ref> Input 2 </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIx Polarity. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPolarity_Rising </para></listitem>
<listitem><para>TIM_ICPolarity_Falling </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>ICFilter</parametername>
</parameternamelist>
<parameterdescription>
<para>: specifies the filter value. This parameter must be a value between 0x0 and 0xF. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1035" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1035" bodyend="1056"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___t_ix___external___clock___source_1gabfa9cd6cf6e9df4bff8d6cdf16c6b374" compoundref="stm32f10x__tim_8h" startline="789">IS_TIM_TIXCLK_SOURCE</references>
        <references refid="group___t_i_m___input___capture___polarity_1ga6aff2fe442fd9662a0bb8731134cda89" compoundref="stm32f10x__tim_8h" startline="562">IS_TIM_IC_POLARITY</references>
        <references refid="group___t_i_m___input___capture___filer___value_1ga19ecc5fc2e1ce1697c3dbbb9809ca243" compoundref="stm32f10x__tim_8h" startline="1008">IS_TIM_IC_FILTER</references>
        <references refid="group___t_i_m___t_ix___external___clock___source_1gafa3c6345a7e1c3668b2e7e4d61a79491" compoundref="stm32f10x__tim_8h" startline="787">TIM_TIxExternalCLK1Source_TI2</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga47c05638b93aabcd641dbc8859e1b2df" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ETRClockMode1Config</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</argsstring>
        <name>TIM_ETRClockMode1Config</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ExtTRGPrescaler</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ExtTRGPolarity</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>ExtTRGFilter</declname>
        </param>
        <briefdescription>
<para>Configures the External clock Mode1. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ExtTRGPrescaler</parametername>
</parameternamelist>
<parameterdescription>
<para>The external Trigger Prescaler. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF. </para></listitem>
<listitem><para>TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2. </para></listitem>
<listitem><para>TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4. </para></listitem>
<listitem><para>TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ExtTRGPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>The external Trigger Polarity. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ExtTRGPolarity_Inverted: active low or falling edge active. </para></listitem>
<listitem><para>TIM_ExtTRGPolarity_NonInverted: active high or rising edge active. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>ExtTRGFilter</parametername>
</parameternamelist>
<parameterdescription>
<para>External Trigger Filter. This parameter must be a value between 0x00 and 0x0F </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1075" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1075" bodyend="1098"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___external___trigger___prescaler_1ga615587e6aae397d9fe8166004e7324f2" compoundref="stm32f10x__tim_8h" startline="746">IS_TIM_EXT_PRESCALER</references>
        <references refid="group___t_i_m___external___trigger___polarity_1ga489ea1fed28375dec49cf1b8dfac47ca" compoundref="stm32f10x__tim_8h" startline="801">IS_TIM_EXT_POLARITY</references>
        <references refid="group___t_i_m___external___trigger___filter_1ga500df0646edcf07316a55a652502ca87" compoundref="stm32f10x__tim_8h" startline="1017">IS_TIM_EXT_FILTER</references>
        <references refid="group___t_i_m___private___functions_1ga8bdde400b7a30f3e747fe8e4962c0abe" compoundref="stm32f10x__tim_8c" startline="1148" endline="1164">TIM_ETRConfig</references>
        <references refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" compoundref="stm32f10x_8h" startline="1192">TIM_TypeDef::SMCR</references>
        <references refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" compoundref="stm32f10x_8h" startline="4227">TIM_SMCR_SMS</references>
        <references refid="group___t_i_m___slave___mode_1ga34427a693157ab177fead9871185bd35" compoundref="stm32f10x__tim_8h" startline="948">TIM_SlaveMode_External1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc" compoundref="stm32f10x_8h" startline="4232">TIM_SMCR_TS</references>
        <references refid="group___t_i_m___internal___trigger___selection_1gaece08e02e056613a882aa7ff0a6ccc2d" compoundref="stm32f10x__tim_8h" startline="765">TIM_TS_ETRF</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga0a9cbcbab32326cbbdaf4c111f59ec20" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ETRClockMode2Config</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</argsstring>
        <name>TIM_ETRClockMode2Config</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ExtTRGPrescaler</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ExtTRGPolarity</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>ExtTRGFilter</declname>
        </param>
        <briefdescription>
<para>Configures the External clock Mode2. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ExtTRGPrescaler</parametername>
</parameternamelist>
<parameterdescription>
<para>The external Trigger Prescaler. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF. </para></listitem>
<listitem><para>TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2. </para></listitem>
<listitem><para>TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4. </para></listitem>
<listitem><para>TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ExtTRGPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>The external Trigger Polarity. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ExtTRGPolarity_Inverted: active low or falling edge active. </para></listitem>
<listitem><para>TIM_ExtTRGPolarity_NonInverted: active high or rising edge active. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>ExtTRGFilter</parametername>
</parameternamelist>
<parameterdescription>
<para>External Trigger Filter. This parameter must be a value between 0x00 and 0x0F </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1117" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1117" bodyend="1129"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___external___trigger___prescaler_1ga615587e6aae397d9fe8166004e7324f2" compoundref="stm32f10x__tim_8h" startline="746">IS_TIM_EXT_PRESCALER</references>
        <references refid="group___t_i_m___external___trigger___polarity_1ga489ea1fed28375dec49cf1b8dfac47ca" compoundref="stm32f10x__tim_8h" startline="801">IS_TIM_EXT_POLARITY</references>
        <references refid="group___t_i_m___external___trigger___filter_1ga500df0646edcf07316a55a652502ca87" compoundref="stm32f10x__tim_8h" startline="1017">IS_TIM_EXT_FILTER</references>
        <references refid="group___t_i_m___private___functions_1ga8bdde400b7a30f3e747fe8e4962c0abe" compoundref="stm32f10x__tim_8c" startline="1148" endline="1164">TIM_ETRConfig</references>
        <references refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" compoundref="stm32f10x_8h" startline="1192">TIM_TypeDef::SMCR</references>
        <references refid="group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651" compoundref="stm32f10x_8h" startline="4249">TIM_SMCR_ECE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga8bdde400b7a30f3e747fe8e4962c0abe" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ETRConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</argsstring>
        <name>TIM_ETRConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ExtTRGPrescaler</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ExtTRGPolarity</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>ExtTRGFilter</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx External Trigger (ETR). </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ExtTRGPrescaler</parametername>
</parameternamelist>
<parameterdescription>
<para>The external Trigger Prescaler. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF. </para></listitem>
<listitem><para>TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2. </para></listitem>
<listitem><para>TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4. </para></listitem>
<listitem><para>TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ExtTRGPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>The external Trigger Polarity. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ExtTRGPolarity_Inverted: active low or falling edge active. </para></listitem>
<listitem><para>TIM_ExtTRGPolarity_NonInverted: active high or rising edge active. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>ExtTRGFilter</parametername>
</parameternamelist>
<parameterdescription>
<para>External Trigger Filter. This parameter must be a value between 0x00 and 0x0F </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1148" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1148" bodyend="1164"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___external___trigger___prescaler_1ga615587e6aae397d9fe8166004e7324f2" compoundref="stm32f10x__tim_8h" startline="746">IS_TIM_EXT_PRESCALER</references>
        <references refid="group___t_i_m___external___trigger___polarity_1ga489ea1fed28375dec49cf1b8dfac47ca" compoundref="stm32f10x__tim_8h" startline="801">IS_TIM_EXT_POLARITY</references>
        <references refid="group___t_i_m___external___trigger___filter_1ga500df0646edcf07316a55a652502ca87" compoundref="stm32f10x__tim_8h" startline="1017">IS_TIM_EXT_FILTER</references>
        <references refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" compoundref="stm32f10x_8h" startline="1192">TIM_TypeDef::SMCR</references>
        <references refid="group___t_i_m___private___defines_1ga43819484b70fd8f2f2aa02d4131c9841" compoundref="stm32f10x__tim_8c" startline="48">SMCR_ETR_Mask</references>
        <referencedby refid="group___t_i_m___private___functions_1ga47c05638b93aabcd641dbc8859e1b2df" compoundref="stm32f10x__tim_8c" startline="1075" endline="1098">TIM_ETRClockMode1Config</referencedby>
        <referencedby refid="group___t_i_m___private___functions_1ga0a9cbcbab32326cbbdaf4c111f59ec20" compoundref="stm32f10x__tim_8c" startline="1117" endline="1129">TIM_ETRClockMode2Config</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga45c6fd9041baf7f64c121e0172f305c7" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_PrescalerConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)</argsstring>
        <name>TIM_PrescalerConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>Prescaler</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_PSCReloadMode</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Prescaler. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>Prescaler</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Prescaler Register value </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_PSCReloadMode</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIM Prescaler Reload mode This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event. </para></listitem>
<listitem><para>TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1176" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1176" bodyend="1185"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___t_i_m___prescaler___reload___mode_1ga156317fc6b2c1f6f2e1da9dfa555ecf4" compoundref="stm32f10x__tim_8h" startline="813">IS_TIM_PRESCALER_RELOAD</references>
        <references refid="struct_t_i_m___type_def_1ad58e05db30d309608402a69d87c36505" compoundref="stm32f10x_8h" startline="1208">TIM_TypeDef::PSC</references>
        <references refid="struct_t_i_m___type_def_1a724fd21b7131fb9ac78c1b661dee3a8d" compoundref="stm32f10x_8h" startline="1198">TIM_TypeDef::EGR</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga93941c1db20bf3794f377307df90a67b" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_CounterModeConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_CounterMode)</argsstring>
        <name>TIM_CounterModeConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_CounterMode</declname>
        </param>
        <briefdescription>
<para>Specifies the TIMx Counter Mode to be used. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_CounterMode</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Counter Mode to be used This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_CounterMode_Up: TIM Up Counting Mode </para></listitem>
<listitem><para>TIM_CounterMode_Down: TIM Down Counting Mode </para></listitem>
<listitem><para>TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1 </para></listitem>
<listitem><para>TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2 </para></listitem>
<listitem><para>TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3 </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1199" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1199" bodyend="1212"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___counter___mode_1ga9543fec190793e800d5d1b1b853636f5" compoundref="stm32f10x__tim_8h" startline="374">IS_TIM_COUNTER_MODE</references>
        <references refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" compoundref="stm32f10x_8h" startline="1188">TIM_TypeDef::CR1</references>
        <references refid="group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa" compoundref="stm32f10x_8h" startline="4195">TIM_CR1_DIR</references>
        <references refid="group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1" compoundref="stm32f10x_8h" startline="4197">TIM_CR1_CMS</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga4252583c6ae8a73d6fc66f7e951dbc35" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SelectInputTrigger</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</argsstring>
        <name>TIM_SelectInputTrigger</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_InputTriggerSource</declname>
        </param>
        <briefdescription>
<para>Selects the Input Trigger source. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_InputTriggerSource</parametername>
</parameternamelist>
<parameterdescription>
<para>The Input Trigger source. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_TS_ITR0: Internal Trigger 0 </para></listitem>
<listitem><para>TIM_TS_ITR1: Internal Trigger 1 </para></listitem>
<listitem><para>TIM_TS_ITR2: Internal Trigger 2 </para></listitem>
<listitem><para>TIM_TS_ITR3: Internal Trigger 3 </para></listitem>
<listitem><para>TIM_TS_TI1F_ED: TI1 Edge Detector </para></listitem>
<listitem><para>TIM_TS_TI1FP1: Filtered <ref refid="class_timer" kindref="compound">Timer</ref> Input 1 </para></listitem>
<listitem><para>TIM_TS_TI2FP2: Filtered <ref refid="class_timer" kindref="compound">Timer</ref> Input 2 </para></listitem>
<listitem><para>TIM_TS_ETRF: External Trigger input </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1229" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1229" bodyend="1243"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___internal___trigger___selection_1ga36e47cf625c695a368a68280e950dfbc" compoundref="stm32f10x__tim_8h" startline="766">IS_TIM_TRIGGER_SELECTION</references>
        <references refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" compoundref="stm32f10x_8h" startline="1192">TIM_TypeDef::SMCR</references>
        <references refid="group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc" compoundref="stm32f10x_8h" startline="4232">TIM_SMCR_TS</references>
        <referencedby refid="group___t_i_m___private___functions_1gabef227d21d9e121e6a4ec5ab6223f5a9" compoundref="stm32f10x__tim_8c" startline="1008" endline="1017">TIM_ITRxExternalClockConfig</referencedby>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga0fc7e76c47a3bd1ba1ebc71427832b51" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_EncoderInterfaceConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)</argsstring>
        <name>TIM_EncoderInterfaceConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_EncoderMode</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_IC1Polarity</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_IC2Polarity</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Encoder Interface. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_EncoderMode</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIMx Encoder Mode. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level. </para></listitem>
<listitem><para>TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level. </para></listitem>
<listitem><para>TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending on the level of the other input. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_IC1Polarity</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the IC1 Polarity This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPolarity_Falling: IC Falling edge. </para></listitem>
<listitem><para>TIM_ICPolarity_Rising: IC Rising edge. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_IC2Polarity</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the IC2 Polarity This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPolarity_Falling: IC Falling edge. </para></listitem>
<listitem><para>TIM_ICPolarity_Rising: IC Rising edge. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1264" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1264" bodyend="1304"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga90232c3966a578fbd9be2b228f225cb4" compoundref="stm32f10x__tim_8h" startline="224">IS_TIM_LIST5_PERIPH</references>
        <references refid="group___t_i_m___encoder___mode_1ga9dd5baa6b2a44e0f25068a650cbfdd1b" compoundref="stm32f10x__tim_8h" startline="838">IS_TIM_ENCODER_MODE</references>
        <references refid="group___t_i_m___input___capture___polarity_1ga6aff2fe442fd9662a0bb8731134cda89" compoundref="stm32f10x__tim_8h" startline="562">IS_TIM_IC_POLARITY</references>
        <references refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" compoundref="stm32f10x_8h" startline="1192">TIM_TypeDef::SMCR</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" compoundref="stm32f10x_8h" startline="4227">TIM_SMCR_SMS</references>
        <references refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" compoundref="stm32f10x_8h" startline="4294">TIM_CCMR1_CC1S</references>
        <references refid="group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf" compoundref="stm32f10x_8h" startline="4308">TIM_CCMR1_CC2S</references>
        <references refid="group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d" compoundref="stm32f10x_8h" startline="4295">TIM_CCMR1_CC1S_0</references>
        <references refid="group___peripheral___registers___bits___definition_1ga52bb0e50c11c35dcf42aeff7f1c22874" compoundref="stm32f10x_8h" startline="4309">TIM_CCMR1_CC2S_0</references>
        <references refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" compoundref="stm32f10x_8h" startline="4397">TIM_CCER_CC1P</references>
        <references refid="group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912" compoundref="stm32f10x_8h" startline="4401">TIM_CCER_CC2P</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga4f58c12e6493a0d8b9555c9097b831d6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ForcedOC1Config</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</argsstring>
        <name>TIM_ForcedOC1Config</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ForcedAction</declname>
        </param>
        <briefdescription>
<para>Forces the TIMx output 1 waveform to active or inactive level. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ForcedAction</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ForcedAction_Active: Force active level on OC1REF </para></listitem>
<listitem><para>TIM_ForcedAction_InActive: Force inactive level on OC1REF. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1315" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1315" bodyend="1328"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="group___t_i_m___forced___action_1gaa2cb16f281d32c95ab974dc5157bfa63" compoundref="stm32f10x__tim_8h" startline="825">IS_TIM_FORCED_ACTION</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b" compoundref="stm32f10x_8h" startline="4301">TIM_CCMR1_OC1M</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga3d2902b6fbab8dd55cd531055ffcc63d" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ForcedOC2Config</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</argsstring>
        <name>TIM_ForcedOC2Config</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ForcedAction</declname>
        </param>
        <briefdescription>
<para>Forces the TIMx output 2 waveform to active or inactive level. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ForcedAction</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ForcedAction_Active: Force active level on OC2REF </para></listitem>
<listitem><para>TIM_ForcedAction_InActive: Force inactive level on OC2REF. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1339" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1339" bodyend="1352"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___forced___action_1gaa2cb16f281d32c95ab974dc5157bfa63" compoundref="stm32f10x__tim_8h" startline="825">IS_TIM_FORCED_ACTION</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f" compoundref="stm32f10x_8h" startline="4315">TIM_CCMR1_OC2M</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga920b0fb4ca44fceffd1c3e441feebd8f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ForcedOC3Config</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</argsstring>
        <name>TIM_ForcedOC3Config</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ForcedAction</declname>
        </param>
        <briefdescription>
<para>Forces the TIMx output 3 waveform to active or inactive level. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ForcedAction</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ForcedAction_Active: Force active level on OC3REF </para></listitem>
<listitem><para>TIM_ForcedAction_InActive: Force inactive level on OC3REF. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1363" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1363" bodyend="1376"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___forced___action_1gaa2cb16f281d32c95ab974dc5157bfa63" compoundref="stm32f10x__tim_8h" startline="825">IS_TIM_FORCED_ACTION</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a" compoundref="stm32f10x_8h" startline="4352">TIM_CCMR2_OC3M</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaf0a0bbe74251e56d4b835d20b0a3aa63" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ForcedOC4Config</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</argsstring>
        <name>TIM_ForcedOC4Config</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ForcedAction</declname>
        </param>
        <briefdescription>
<para>Forces the TIMx output 4 waveform to active or inactive level. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ForcedAction</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ForcedAction_Active: Force active level on OC4REF </para></listitem>
<listitem><para>TIM_ForcedAction_InActive: Force inactive level on OC4REF. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1387" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1387" bodyend="1400"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___forced___action_1gaa2cb16f281d32c95ab974dc5157bfa63" compoundref="stm32f10x__tim_8h" startline="825">IS_TIM_FORCED_ACTION</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b" compoundref="stm32f10x_8h" startline="4366">TIM_CCMR2_OC4M</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga42b44b9fc2b0798d733720dd6bac1ac0" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ARRPreloadConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, FunctionalState NewState)</argsstring>
        <name>TIM_ARRPreloadConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Enables or disables TIMx peripheral Preload register on ARR. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIMx peripheral Preload register This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1409" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1409" bodyend="1424"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" compoundref="stm32f10x_8h" startline="1188">TIM_TypeDef::CR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd" compoundref="stm32f10x_8h" startline="4201">TIM_CR1_ARPE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaff2e7f9959b1b36e830df028c14accc8" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SelectCOM</definition>
        <argsstring>(TIM_TypeDef *TIMx, FunctionalState NewState)</argsstring>
        <name>TIM_SelectCOM</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Selects the TIM peripheral Commutation event. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Commutation event. This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1433" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1433" bodyend="1448"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga3c489ac3294f0d8f2ec097da909bc8e0" compoundref="stm32f10x__tim_8h" startline="198">IS_TIM_LIST2_PERIPH</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" compoundref="stm32f10x_8h" startline="1190">TIM_TypeDef::CR2</references>
        <references refid="group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5" compoundref="stm32f10x_8h" startline="4209">TIM_CR2_CCUS</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga5273cb65acb885fe7982827b1c6b7d75" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SelectCCDMA</definition>
        <argsstring>(TIM_TypeDef *TIMx, FunctionalState NewState)</argsstring>
        <name>TIM_SelectCCDMA</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Selects the TIMx peripheral Capture Compare DMA source. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 15, 16 or 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Capture Compare DMA source This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1458" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1458" bodyend="1473"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga9c2699fd3d0c0901f8ac706c3d2dfe10" compoundref="stm32f10x__tim_8h" startline="213">IS_TIM_LIST4_PERIPH</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" compoundref="stm32f10x_8h" startline="1190">TIM_TypeDef::CR2</references>
        <references refid="group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e" compoundref="stm32f10x_8h" startline="4210">TIM_CR2_CCDS</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga0a935254e44312b1d78e8684a58db3c1" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_CCPreloadControl</definition>
        <argsstring>(TIM_TypeDef *TIMx, FunctionalState NewState)</argsstring>
        <name>TIM_CCPreloadControl</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Sets or Resets the TIM peripheral Capture Compare Preload Control bit. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8 or 15 to select the TIMx peripheral </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Capture Compare Preload Control bit This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1483" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1483" bodyend="1498"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga90232c3966a578fbd9be2b228f225cb4" compoundref="stm32f10x__tim_8h" startline="224">IS_TIM_LIST5_PERIPH</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" compoundref="stm32f10x_8h" startline="1190">TIM_TypeDef::CR2</references>
        <references refid="group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e" compoundref="stm32f10x_8h" startline="4208">TIM_CR2_CCPC</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga60e6c29ad8f919bef616cf8e3306dd64" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC1PreloadConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</argsstring>
        <name>TIM_OC1PreloadConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCPreload</declname>
        </param>
        <briefdescription>
<para>Enables or disables the TIMx peripheral Preload register on CCR1. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCPreload</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCPreload_Enable </para></listitem>
<listitem><para>TIM_OCPreload_Disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1509" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1509" bodyend="1522"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="group___t_i_m___output___compare___preload___state_1ga48cc07c5e87b5fd7549b7668f1598ab5" compoundref="stm32f10x__tim_8h" startline="886">IS_TIM_OCPRELOAD_STATE</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb" compoundref="stm32f10x_8h" startline="4299">TIM_CCMR1_OC1PE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga75b4614c6dd2cd52f2c5becdb6590c10" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC2PreloadConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</argsstring>
        <name>TIM_OC2PreloadConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCPreload</declname>
        </param>
        <briefdescription>
<para>Enables or disables the TIMx peripheral Preload register on CCR2. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCPreload</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCPreload_Enable </para></listitem>
<listitem><para>TIM_OCPreload_Disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1534" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1534" bodyend="1547"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___output___compare___preload___state_1ga48cc07c5e87b5fd7549b7668f1598ab5" compoundref="stm32f10x__tim_8h" startline="886">IS_TIM_OCPRELOAD_STATE</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1gabddbf508732039730125ab3e87e9d370" compoundref="stm32f10x_8h" startline="4313">TIM_CCMR1_OC2PE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga8b2391685a519e60e596b7d596f86f09" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC3PreloadConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</argsstring>
        <name>TIM_OC3PreloadConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCPreload</declname>
        </param>
        <briefdescription>
<para>Enables or disables the TIMx peripheral Preload register on CCR3. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCPreload</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCPreload_Enable </para></listitem>
<listitem><para>TIM_OCPreload_Disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1558" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1558" bodyend="1571"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare___preload___state_1ga48cc07c5e87b5fd7549b7668f1598ab5" compoundref="stm32f10x__tim_8h" startline="886">IS_TIM_OCPRELOAD_STATE</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1ga276fd2250d2b085b73ef51cb4c099d24" compoundref="stm32f10x_8h" startline="4350">TIM_CCMR2_OC3PE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga8bf4dfb35ff0c7b494dd96579f50b1ec" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC4PreloadConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</argsstring>
        <name>TIM_OC4PreloadConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCPreload</declname>
        </param>
        <briefdescription>
<para>Enables or disables the TIMx peripheral Preload register on CCR4. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCPreload</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCPreload_Enable </para></listitem>
<listitem><para>TIM_OCPreload_Disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1582" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1582" bodyend="1595"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare___preload___state_1ga48cc07c5e87b5fd7549b7668f1598ab5" compoundref="stm32f10x__tim_8h" startline="886">IS_TIM_OCPRELOAD_STATE</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1ga3e951cd3f6593e321cf79b662a1deaaa" compoundref="stm32f10x_8h" startline="4364">TIM_CCMR2_OC4PE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaec82031ca62f31f5483195c09752a83a" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC1FastConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</argsstring>
        <name>TIM_OC1FastConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCFast</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Output Compare 1 Fast feature. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCFast</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCFast_Enable: TIM output compare fast enable </para></listitem>
<listitem><para>TIM_OCFast_Disable: TIM output compare fast disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1606" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1606" bodyend="1620"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="group___t_i_m___output___compare___fast___state_1ga65ad85cb4ba48660e8f519a1f6c298d2" compoundref="stm32f10x__tim_8h" startline="898">IS_TIM_OCFAST_STATE</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e" compoundref="stm32f10x_8h" startline="4298">TIM_CCMR1_OC1FE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga413359c87f46c69f1ffe2dc8fb3a65e7" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC2FastConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</argsstring>
        <name>TIM_OC2FastConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCFast</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Output Compare 2 Fast feature. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCFast</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCFast_Enable: TIM output compare fast enable </para></listitem>
<listitem><para>TIM_OCFast_Disable: TIM output compare fast disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1632" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1632" bodyend="1646"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___output___compare___fast___state_1ga65ad85cb4ba48660e8f519a1f6c298d2" compoundref="stm32f10x__tim_8h" startline="898">IS_TIM_OCFAST_STATE</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga3bf610cf77c3c6c936ce7c4f85992e6c" compoundref="stm32f10x_8h" startline="4312">TIM_CCMR1_OC2FE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gab2f3698e6e56bd9b0a4be7056ba789e1" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC3FastConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</argsstring>
        <name>TIM_OC3FastConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCFast</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Output Compare 3 Fast feature. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCFast</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCFast_Enable: TIM output compare fast enable </para></listitem>
<listitem><para>TIM_OCFast_Disable: TIM output compare fast disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1657" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1657" bodyend="1671"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare___fast___state_1ga65ad85cb4ba48660e8f519a1f6c298d2" compoundref="stm32f10x__tim_8h" startline="898">IS_TIM_OCFAST_STATE</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1gae6d8d2847058747ce23a648668ce4dba" compoundref="stm32f10x_8h" startline="4349">TIM_CCMR2_OC3FE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga58279a04e8ea5333f1079d3cce8dde12" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC4FastConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</argsstring>
        <name>TIM_OC4FastConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCFast</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Output Compare 4 Fast feature. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCFast</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCFast_Enable: TIM output compare fast enable </para></listitem>
<listitem><para>TIM_OCFast_Disable: TIM output compare fast disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1682" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1682" bodyend="1696"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare___fast___state_1ga65ad85cb4ba48660e8f519a1f6c298d2" compoundref="stm32f10x__tim_8h" startline="898">IS_TIM_OCFAST_STATE</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1ga70dc197250c2699d470aea1a7a42ad57" compoundref="stm32f10x_8h" startline="4363">TIM_CCMR2_OC4FE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga34e926cd8a99cfcc7480b2d6de5118b6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ClearOC1Ref</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</argsstring>
        <name>TIM_ClearOC1Ref</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCClear</declname>
        </param>
        <briefdescription>
<para>Clears or safeguards the OCREF1 signal on an external event. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCClear</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCClear_Enable: TIM Output clear enable </para></listitem>
<listitem><para>TIM_OCClear_Disable: TIM Output clear disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1707" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1707" bodyend="1722"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare___clear___state_1ga5297586b42da9263ac4f767c83202fed" compoundref="stm32f10x__tim_8h" startline="911">IS_TIM_OCCLEAR_STATE</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba" compoundref="stm32f10x_8h" startline="4306">TIM_CCMR1_OC1CE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gac474ebc815d24c8a589969e0c68b27b0" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ClearOC2Ref</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</argsstring>
        <name>TIM_ClearOC2Ref</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCClear</declname>
        </param>
        <briefdescription>
<para>Clears or safeguards the OCREF2 signal on an external event. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCClear</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCClear_Enable: TIM Output clear enable </para></listitem>
<listitem><para>TIM_OCClear_Disable: TIM Output clear disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1733" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1733" bodyend="1746"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare___clear___state_1ga5297586b42da9263ac4f767c83202fed" compoundref="stm32f10x__tim_8h" startline="911">IS_TIM_OCCLEAR_STATE</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga19a8dd4ea04d262ec4e97b5c7a8677a5" compoundref="stm32f10x_8h" startline="4320">TIM_CCMR1_OC2CE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga0bd9476a14bd346c319945ec4fa2bc67" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ClearOC3Ref</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</argsstring>
        <name>TIM_ClearOC3Ref</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCClear</declname>
        </param>
        <briefdescription>
<para>Clears or safeguards the OCREF3 signal on an external event. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCClear</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCClear_Enable: TIM Output clear enable </para></listitem>
<listitem><para>TIM_OCClear_Disable: TIM Output clear disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1757" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1757" bodyend="1770"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare___clear___state_1ga5297586b42da9263ac4f767c83202fed" compoundref="stm32f10x__tim_8h" startline="911">IS_TIM_OCCLEAR_STATE</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1ga4209d414df704ce96c54abb2ea2df66a" compoundref="stm32f10x_8h" startline="4357">TIM_CCMR2_OC3CE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaeee5fa66b26e7c6f71850272dc3028f3" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ClearOC4Ref</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</argsstring>
        <name>TIM_ClearOC4Ref</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCClear</declname>
        </param>
        <briefdescription>
<para>Clears or safeguards the OCREF4 signal on an external event. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCClear</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCClear_Enable: TIM Output clear enable </para></listitem>
<listitem><para>TIM_OCClear_Disable: TIM Output clear disable </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1781" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1781" bodyend="1794"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare___clear___state_1ga5297586b42da9263ac4f767c83202fed" compoundref="stm32f10x__tim_8h" startline="911">IS_TIM_OCCLEAR_STATE</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1ga1447dfe94bdd234382bb1f43307ea5c3" compoundref="stm32f10x_8h" startline="4371">TIM_CCMR2_OC4CE</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga03878f78163485c8a3508cff2111c297" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC1PolarityConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</argsstring>
        <name>TIM_OC1PolarityConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCPolarity</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx channel 1 polarity. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the OC1 Polarity This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCPolarity_High: Output Compare active high </para></listitem>
<listitem><para>TIM_OCPolarity_Low: Output Compare active low </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1805" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1805" bodyend="1817"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" compoundref="stm32f10x__tim_8h" startline="389">IS_TIM_OC_POLARITY</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" compoundref="stm32f10x_8h" startline="4397">TIM_CCER_CC1P</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga3cb91578e7dd34ea7d09862482960445" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC1NPolarityConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</argsstring>
        <name>TIM_OC1NPolarityConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCNPolarity</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Channel 1N polarity. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCNPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the OC1N Polarity This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCNPolarity_High: Output Compare active high </para></listitem>
<listitem><para>TIM_OCNPolarity_Low: Output Compare active low </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1828" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1828" bodyend="1841"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga3c489ac3294f0d8f2ec097da909bc8e0" compoundref="stm32f10x__tim_8h" startline="198">IS_TIM_LIST2_PERIPH</references>
        <references refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" compoundref="stm32f10x__tim_8h" startline="401">IS_TIM_OCN_POLARITY</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36" compoundref="stm32f10x_8h" startline="4399">TIM_CCER_CC1NP</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga6831cacaac1ef50291af94db94450797" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC2PolarityConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</argsstring>
        <name>TIM_OC2PolarityConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCPolarity</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx channel 2 polarity. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the OC2 Polarity This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCPolarity_High: Output Compare active high </para></listitem>
<listitem><para>TIM_OCPolarity_Low: Output Compare active low </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1852" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1852" bodyend="1864"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" compoundref="stm32f10x__tim_8h" startline="389">IS_TIM_OC_POLARITY</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912" compoundref="stm32f10x_8h" startline="4401">TIM_CCER_CC2P</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga2fa6ea3a89f446b52b4e699272b70cad" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC2NPolarityConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</argsstring>
        <name>TIM_OC2NPolarityConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCNPolarity</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Channel 2N polarity. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCNPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the OC2N Polarity This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCNPolarity_High: Output Compare active high </para></listitem>
<listitem><para>TIM_OCNPolarity_Low: Output Compare active low </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1875" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1875" bodyend="1888"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga1abea04e3837b7683d8e8dc33441677f" compoundref="stm32f10x__tim_8h" startline="194">IS_TIM_LIST1_PERIPH</references>
        <references refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" compoundref="stm32f10x__tim_8h" startline="401">IS_TIM_OCN_POLARITY</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f" compoundref="stm32f10x_8h" startline="4403">TIM_CCER_CC2NP</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga1ef43b03fe666495e80aac9741ae7ab0" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC3PolarityConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</argsstring>
        <name>TIM_OC3PolarityConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCPolarity</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx channel 3 polarity. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the OC3 Polarity This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCPolarity_High: Output Compare active high </para></listitem>
<listitem><para>TIM_OCPolarity_Low: Output Compare active low </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1899" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1899" bodyend="1911"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" compoundref="stm32f10x__tim_8h" startline="389">IS_TIM_OC_POLARITY</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5" compoundref="stm32f10x_8h" startline="4405">TIM_CCER_CC3P</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gac710acc5b682e892584fc6f089f61dc2" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC3NPolarityConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</argsstring>
        <name>TIM_OC3NPolarityConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCNPolarity</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Channel 3N polarity. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCNPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the OC3N Polarity This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCNPolarity_High: Output Compare active high </para></listitem>
<listitem><para>TIM_OCNPolarity_Low: Output Compare active low </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1922" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1922" bodyend="1936"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga1abea04e3837b7683d8e8dc33441677f" compoundref="stm32f10x__tim_8h" startline="194">IS_TIM_LIST1_PERIPH</references>
        <references refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" compoundref="stm32f10x__tim_8h" startline="401">IS_TIM_OCN_POLARITY</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521" compoundref="stm32f10x_8h" startline="4407">TIM_CCER_CC3NP</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gad678410f7c7244f83daad93ce9d1056e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_OC4PolarityConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</argsstring>
        <name>TIM_OC4PolarityConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCPolarity</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx channel 4 polarity. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCPolarity</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the OC4 Polarity This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCPolarity_High: Output Compare active high </para></listitem>
<listitem><para>TIM_OCPolarity_Low: Output Compare active low </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1947" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1947" bodyend="1959"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" compoundref="stm32f10x__tim_8h" startline="389">IS_TIM_OC_POLARITY</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1" compoundref="stm32f10x_8h" startline="4409">TIM_CCER_CC4P</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga3ecc4647d9ede261beb5e0535cf29ebb" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_CCxCmd</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</argsstring>
        <name>TIM_CCxCmd</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_Channel</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_CCx</declname>
        </param>
        <briefdescription>
<para>Enables or disables the TIM Capture Compare Channel x. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_Channel</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIM Channel This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_Channel_1: TIM Channel 1 </para></listitem>
<listitem><para>TIM_Channel_2: TIM Channel 2 </para></listitem>
<listitem><para>TIM_Channel_3: TIM Channel 3 </para></listitem>
<listitem><para>TIM_Channel_4: TIM Channel 4 </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_CCx</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIM Channel CCxE bit new state. This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="1980" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="1980" bodyend="1996"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="group___t_i_m___channel_1gae9721e3731e5fd983c83a9c1d32ef03d" compoundref="stm32f10x__tim_8h" startline="338">IS_TIM_CHANNEL</references>
        <references refid="group___t_i_m___capture___compare__state_1ga5b7461e8c9c25f6fa082118c95b02ba1" compoundref="stm32f10x__tim_8h" startline="437">IS_TIM_CCX</references>
        <references refid="group___t_i_m___private___defines_1ga17c4ed624aa62f19fd496c3f3bd61137" compoundref="stm32f10x__tim_8c" startline="50">CCER_CCE_Set</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga304ff7c8a1615498da749bf2507e9f2b" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_CCxNCmd</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</argsstring>
        <name>TIM_CCxNCmd</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_Channel</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_CCxN</declname>
        </param>
        <briefdescription>
<para>Enables or disables the TIM Capture Compare Channel xN. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_Channel</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIM Channel This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_Channel_1: TIM Channel 1 </para></listitem>
<listitem><para>TIM_Channel_2: TIM Channel 2 </para></listitem>
<listitem><para>TIM_Channel_3: TIM Channel 3 </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_CCxN</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIM Channel CCxNE bit new state. This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2010" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2010" bodyend="2026"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga3c489ac3294f0d8f2ec097da909bc8e0" compoundref="stm32f10x__tim_8h" startline="198">IS_TIM_LIST2_PERIPH</references>
        <references refid="group___t_i_m___channel_1ga6f44459b7dfc4138bbc2c3795311c48c" compoundref="stm32f10x__tim_8h" startline="344">IS_TIM_COMPLEMENTARY_CHANNEL</references>
        <references refid="group___t_i_m___capture___compare___n__state_1gad5a9f961e44c8d7c24066ac37ec79cbc" compoundref="stm32f10x__tim_8h" startline="449">IS_TIM_CCXN</references>
        <references refid="group___t_i_m___private___defines_1ga167dfdf613827d1fdf2e4152497b4bd5" compoundref="stm32f10x__tim_8c" startline="51">CCER_CCNE_Set</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga83ea0af5a7c1af521236ce5e4d2c42b0" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SelectOCxM</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</argsstring>
        <name>TIM_SelectOCxM</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_Channel</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OCMode</declname>
        </param>
        <briefdescription>
<para>Selects the TIM Output Compare Mode. </para>        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>This function disables the selected channel before changing the Output Compare Mode. User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions. </para></simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_Channel</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIM Channel This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_Channel_1: TIM Channel 1 </para></listitem>
<listitem><para>TIM_Channel_2: TIM Channel 2 </para></listitem>
<listitem><para>TIM_Channel_3: TIM Channel 3 </para></listitem>
<listitem><para>TIM_Channel_4: TIM Channel 4 </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OCMode</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIM Output Compare Mode. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OCMode_Timing </para></listitem>
<listitem><para>TIM_OCMode_Active </para></listitem>
<listitem><para>TIM_OCMode_Toggle </para></listitem>
<listitem><para>TIM_OCMode_PWM1 </para></listitem>
<listitem><para>TIM_OCMode_PWM2 </para></listitem>
<listitem><para>TIM_ForcedAction_Active </para></listitem>
<listitem><para>TIM_ForcedAction_InActive </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2051" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2051" bodyend="2089"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="group___t_i_m___channel_1gae9721e3731e5fd983c83a9c1d32ef03d" compoundref="stm32f10x__tim_8h" startline="338">IS_TIM_CHANNEL</references>
        <references refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga45f530dd241d3b0787b5c2d62cd1b98f" compoundref="stm32f10x__tim_8h" startline="306">IS_TIM_OCM</references>
        <references refid="group___t_i_m___private___defines_1ga76469c9f56da4e7705336a6ac0248196" compoundref="stm32f10x__tim_8c" startline="49">CCMR_Offset</references>
        <references refid="group___t_i_m___private___defines_1ga17c4ed624aa62f19fd496c3f3bd61137" compoundref="stm32f10x__tim_8c" startline="50">CCER_CCE_Set</references>
        <references refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" compoundref="stm32f10x_8h" startline="1204">TIM_TypeDef::CCER</references>
        <references refid="group___t_i_m___channel_1ga69ea7f558f02c63dd1082d784d2449bd" compoundref="stm32f10x__tim_8h" startline="334">TIM_Channel_1</references>
        <references refid="group___t_i_m___channel_1ga012711b19e8c91f6f352801a3dc0bcc9" compoundref="stm32f10x__tim_8h" startline="336">TIM_Channel_3</references>
        <references refid="core__cm0_8h_1aec43007d9998a0a0e01faede4133d6be" compoundref="core__cm0_8h" startline="221">__IO</references>
        <references refid="group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b" compoundref="stm32f10x_8h" startline="4301">TIM_CCMR1_OC1M</references>
        <references refid="group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f" compoundref="stm32f10x_8h" startline="4315">TIM_CCMR1_OC2M</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gace2384dd33e849a054f61b8e1fc7e7c3" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_UpdateDisableConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, FunctionalState NewState)</argsstring>
        <name>TIM_UpdateDisableConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Enables or Disables the TIMx Update event. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIMx UDIS bit This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2103" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2103" bodyend="2118"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" compoundref="stm32f10x_8h" startline="1188">TIM_TypeDef::CR1</references>
        <references refid="group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c" compoundref="stm32f10x_8h" startline="4192">TIM_CR1_UDIS</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga1d7a8f952e209de142499e67a653fc1f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_UpdateRequestConfig</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_UpdateSource)</argsstring>
        <name>TIM_UpdateRequestConfig</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_UpdateSource</declname>
        </param>
        <briefdescription>
<para>Configures the TIMx Update Request Interrupt source. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_UpdateSource</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Update source. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow or the setting of UG bit, or an update generation through the slave mode controller. </para></listitem>
<listitem><para>TIM_UpdateSource_Global: Source of update is counter overflow/underflow. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2131" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2131" bodyend="2146"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___t_i_m___update___source_1ga7c916798d8f5f4a828afadceb5d38a95" compoundref="stm32f10x__tim_8h" startline="874">IS_TIM_UPDATE_SOURCE</references>
        <references refid="group___t_i_m___update___source_1ga32c67bc3f8211a2c7b44ee9fe1523875" compoundref="stm32f10x__tim_8h" startline="868">TIM_UpdateSource_Global</references>
        <references refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" compoundref="stm32f10x_8h" startline="1188">TIM_TypeDef::CR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b" compoundref="stm32f10x_8h" startline="4193">TIM_CR1_URS</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga42c2d1025a3937c9d9f38631af86ffa4" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SelectHallSensor</definition>
        <argsstring>(TIM_TypeDef *TIMx, FunctionalState NewState)</argsstring>
        <name>TIM_SelectHallSensor</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Enables or disables the TIMx&apos;s Hall sensor interface. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIMx Hall sensor interface. This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2155" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2155" bodyend="2170"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" compoundref="stm32f10x_8h" startline="1190">TIM_TypeDef::CR2</references>
        <references refid="group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c" compoundref="stm32f10x_8h" startline="4217">TIM_CR2_TI1S</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gadd2cca5fac6c1291dc4339098d5c9562" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SelectOnePulseMode</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_OPMode)</argsstring>
        <name>TIM_SelectOnePulseMode</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_OPMode</declname>
        </param>
        <briefdescription>
<para>Selects the TIMx&apos;s One Pulse Mode. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_OPMode</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the OPM Mode to be used. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_OPMode_Single </para></listitem>
<listitem><para>TIM_OPMode_Repetitive </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2181" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2181" bodyend="2190"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___t_i_m___one___pulse___mode_1ga3f4a4305b4feacb4322eb4a358e54637" compoundref="stm32f10x__tim_8h" startline="324">IS_TIM_OPM_MODE</references>
        <references refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" compoundref="stm32f10x_8h" startline="1188">TIM_TypeDef::CR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29" compoundref="stm32f10x_8h" startline="4194">TIM_CR1_OPM</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga28745aaa549e2067e42c19569209e6c6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SelectOutputTrigger</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_TRGOSource)</argsstring>
        <name>TIM_SelectOutputTrigger</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_TRGOSource</declname>
        </param>
        <briefdescription>
<para>Selects the TIMx Trigger Output Mode. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_TRGOSource</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Trigger Output source. This paramter can be one of the following values:</para></parameterdescription>
</parameteritem>
</parameterlist>
<itemizedlist>
<listitem><para>For all TIMx <itemizedlist>
<listitem><para>TIM_TRGOSource_Reset: The UG bit in the TIM_EGR register is used as the trigger output (TRGO). </para></listitem>
<listitem><para>TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO). </para></listitem>
<listitem><para>TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO).</para></listitem>
</itemizedlist>
</para></listitem><listitem><para>For all TIMx except TIM6 and TIM7 <itemizedlist>
<listitem><para>TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag is to be set, as soon as a capture or compare match occurs (TRGO). </para></listitem>
<listitem><para>TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO). </para></listitem>
<listitem><para>TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO). </para></listitem>
<listitem><para>TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO). </para></listitem>
<listitem><para>TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).</para></listitem>
</itemizedlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2213" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2213" bodyend="2222"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga421bba71d6e8fbe9a9d422ecd59e79be" compoundref="stm32f10x__tim_8h" startline="244">IS_TIM_LIST7_PERIPH</references>
        <references refid="group___t_i_m___trigger___output___source_1gadf4e4e0422bd9c108b184884781d2d46" compoundref="stm32f10x__tim_8h" startline="929">IS_TIM_TRGO_SOURCE</references>
        <references refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" compoundref="stm32f10x_8h" startline="1190">TIM_TypeDef::CR2</references>
        <references refid="group___peripheral___registers___bits___definition_1gaaa6987d980e5c4c71c7d0faa1eb97a45" compoundref="stm32f10x_8h" startline="4212">TIM_CR2_MMS</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga2f19ce1d90990691cf037e419ba08003" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SelectSlaveMode</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_SlaveMode)</argsstring>
        <name>TIM_SelectSlaveMode</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_SlaveMode</declname>
        </param>
        <briefdescription>
<para>Selects the TIMx Slave Mode. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_SlaveMode</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the <ref refid="class_timer" kindref="compound">Timer</ref> Slave Mode. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes the counter and triggers an update of the registers. </para></listitem>
<listitem><para>TIM_SlaveMode_Gated: The counter clock is enabled when the trigger signal (TRGI) is high. </para></listitem>
<listitem><para>TIM_SlaveMode_Trigger: The counter starts at a rising edge of the trigger TRGI. </para></listitem>
<listitem><para>TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2236" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2236" bodyend="2245"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___slave___mode_1ga7f0e666bc968c56df7f1f6c2465c89fb" compoundref="stm32f10x__tim_8h" startline="949">IS_TIM_SLAVE_MODE</references>
        <references refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" compoundref="stm32f10x_8h" startline="1192">TIM_TypeDef::SMCR</references>
        <references refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" compoundref="stm32f10x_8h" startline="4227">TIM_SMCR_SMS</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga4dcc3d11b670c381d0ff9cb7e9fd01e2" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SelectMasterSlaveMode</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_MasterSlaveMode)</argsstring>
        <name>TIM_SelectMasterSlaveMode</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_MasterSlaveMode</declname>
        </param>
        <briefdescription>
<para>Sets or Resets the TIMx Master/Slave Mode. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_MasterSlaveMode</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the <ref refid="class_timer" kindref="compound">Timer</ref> Master Slave Mode. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_MasterSlaveMode_Enable: synchronization between the current timer and its slaves (through TRGO). </para></listitem>
<listitem><para>TIM_MasterSlaveMode_Disable: No action </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2257" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2257" bodyend="2267"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___master___slave___mode_1ga53146701cf287a0eca43b9232dffac60" compoundref="stm32f10x__tim_8h" startline="963">IS_TIM_MSM_STATE</references>
        <references refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" compoundref="stm32f10x_8h" startline="1192">TIM_TypeDef::SMCR</references>
        <references refid="group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c" compoundref="stm32f10x_8h" startline="4237">TIM_SMCR_MSM</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaad2c31dc9c551b48f08b96ba49c4aa44" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetCounter</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t Counter)</argsstring>
        <name>TIM_SetCounter</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>Counter</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Counter Register value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>Counter</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Counter register new value. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2275" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2275" bodyend="2281"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1ad6920b90862a061dd50b13760cb07e68" compoundref="stm32f10x_8h" startline="1206">TIM_TypeDef::CNT</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga7880e4c00002d6421f9059a2ed841d5c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetAutoreload</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t Autoreload)</argsstring>
        <name>TIM_SetAutoreload</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>Autoreload</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Autoreload Register value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>Autoreload</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Autoreload register new value. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2289" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2289" bodyend="2295"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1a32ceda49b331ef9f61567ef9ffdf045e" compoundref="stm32f10x_8h" startline="1210">TIM_TypeDef::ARR</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gab3a6031f187cb8af62eb09a67b4fd2ad" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetCompare1</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t Compare1)</argsstring>
        <name>TIM_SetCompare1</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>Compare1</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Capture Compare1 Register value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>Compare1</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Capture Compare1 register new value. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2303" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2303" bodyend="2309"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1a537cdfa9f0229951c2d624be6de74977" compoundref="stm32f10x_8h" startline="1214">TIM_TypeDef::CCR1</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga0175ef4fabade443909002a63d4e9758" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetCompare2</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t Compare2)</argsstring>
        <name>TIM_SetCompare2</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>Compare2</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Capture Compare2 Register value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>Compare2</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Capture Compare2 register new value. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2317" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2317" bodyend="2323"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1ae72bdd579eec96a3b863fb1720195f50" compoundref="stm32f10x_8h" startline="1216">TIM_TypeDef::CCR2</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga416df50f4223351e366ae40a4ec163ae" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetCompare3</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t Compare3)</argsstring>
        <name>TIM_SetCompare3</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>Compare3</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Capture Compare3 Register value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>Compare3</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Capture Compare3 register new value. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2331" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2331" bodyend="2337"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1ad8c1bcb20bf3080af8440994a247cc9c" compoundref="stm32f10x_8h" startline="1218">TIM_TypeDef::CCR3</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaf428edf474804691d6f587e78c97a082" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetCompare4</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t Compare4)</argsstring>
        <name>TIM_SetCompare4</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>Compare4</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Capture Compare4 Register value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>Compare4</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Capture Compare4 register new value. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2345" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2345" bodyend="2351"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1a858fde116b024a952326715731650bc2" compoundref="stm32f10x_8h" startline="1220">TIM_TypeDef::CCR4</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gaf0f684dea88e222de9689d8ed0ca8805" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetIC1Prescaler</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</argsstring>
        <name>TIM_SetIC1Prescaler</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICPSC</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Input Capture 1 prescaler. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICPSC</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Input Capture1 prescaler new value. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPSC_DIV1: no prescaler </para></listitem>
<listitem><para>TIM_ICPSC_DIV2: capture is done once every 2 events </para></listitem>
<listitem><para>TIM_ICPSC_DIV4: capture is done once every 4 events </para></listitem>
<listitem><para>TIM_ICPSC_DIV8: capture is done once every 8 events </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2364" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2364" bodyend="2373"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321" compoundref="stm32f10x__tim_8h" startline="597">IS_TIM_IC_PRESCALER</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72" compoundref="stm32f10x_8h" startline="4324">TIM_CCMR1_IC1PSC</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga3cc4869b5fe73271808512c89322a325" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetIC2Prescaler</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</argsstring>
        <name>TIM_SetIC2Prescaler</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICPSC</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Input Capture 2 prescaler. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICPSC</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Input Capture2 prescaler new value. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPSC_DIV1: no prescaler </para></listitem>
<listitem><para>TIM_ICPSC_DIV2: capture is done once every 2 events </para></listitem>
<listitem><para>TIM_ICPSC_DIV4: capture is done once every 4 events </para></listitem>
<listitem><para>TIM_ICPSC_DIV8: capture is done once every 8 events </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2386" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2386" bodyend="2395"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321" compoundref="stm32f10x__tim_8h" startline="597">IS_TIM_IC_PRESCALER</references>
        <references refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" compoundref="stm32f10x_8h" startline="1200">TIM_TypeDef::CCMR1</references>
        <references refid="group___peripheral___registers___bits___definition_1ga5e8e704f9ce5742f45e15e3b3126aa9d" compoundref="stm32f10x_8h" startline="4334">TIM_CCMR1_IC2PSC</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga76f906383b8132ebe00dffadb70cf7f9" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetIC3Prescaler</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</argsstring>
        <name>TIM_SetIC3Prescaler</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICPSC</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Input Capture 3 prescaler. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICPSC</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Input Capture3 prescaler new value. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPSC_DIV1: no prescaler </para></listitem>
<listitem><para>TIM_ICPSC_DIV2: capture is done once every 2 events </para></listitem>
<listitem><para>TIM_ICPSC_DIV4: capture is done once every 4 events </para></listitem>
<listitem><para>TIM_ICPSC_DIV8: capture is done once every 8 events </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2408" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2408" bodyend="2417"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321" compoundref="stm32f10x__tim_8h" startline="597">IS_TIM_IC_PRESCALER</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1gafc3d11f2e968752bc9ec7131c986c3a6" compoundref="stm32f10x_8h" startline="4375">TIM_CCMR2_IC3PSC</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga0f2c784271356d6b64b8c0da64dbdbc2" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetIC4Prescaler</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</argsstring>
        <name>TIM_SetIC4Prescaler</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_ICPSC</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Input Capture 4 prescaler. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_ICPSC</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the Input Capture4 prescaler new value. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_ICPSC_DIV1: no prescaler </para></listitem>
<listitem><para>TIM_ICPSC_DIV2: capture is done once every 2 events </para></listitem>
<listitem><para>TIM_ICPSC_DIV4: capture is done once every 4 events </para></listitem>
<listitem><para>TIM_ICPSC_DIV8: capture is done once every 8 events </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2430" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2430" bodyend="2439"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321" compoundref="stm32f10x__tim_8h" startline="597">IS_TIM_IC_PRESCALER</references>
        <references refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" compoundref="stm32f10x_8h" startline="1202">TIM_TypeDef::CCMR2</references>
        <references refid="group___peripheral___registers___bits___definition_1ga6fd7591e2de10272f7fafb08cdd1b7b0" compoundref="stm32f10x_8h" startline="4385">TIM_CCMR2_IC4PSC</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga20ef804dc32c723662d11ee7da3baab2" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_SetClockDivision</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_CKD)</argsstring>
        <name>TIM_SetClockDivision</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_CKD</declname>
        </param>
        <briefdescription>
<para>Sets the TIMx Clock Division value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_CKD</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the clock division value. This parameter can be one of the following value: <itemizedlist>
<listitem><para>TIM_CKD_DIV1: TDTS = Tck_tim </para></listitem>
<listitem><para>TIM_CKD_DIV2: TDTS = 2*Tck_tim </para></listitem>
<listitem><para>TIM_CKD_DIV4: TDTS = 4*Tck_tim </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2452" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2452" bodyend="2461"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="group___t_i_m___clock___division___c_k_d_1ga9298ec9ad2d578a4c54e6c0dd4c03946" compoundref="stm32f10x__tim_8h" startline="358">IS_TIM_CKD_DIV</references>
        <references refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" compoundref="stm32f10x_8h" startline="1188">TIM_TypeDef::CR1</references>
        <references refid="group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72" compoundref="stm32f10x_8h" startline="4203">TIM_CR1_CKD</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga29eb9f7151ceea94c3988539a5ee91cf" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint16_t</type>
        <definition>uint16_t TIM_GetCapture1</definition>
        <argsstring>(TIM_TypeDef *TIMx)</argsstring>
        <name>TIM_GetCapture1</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <briefdescription>
<para>Gets the TIMx Input Capture 1 value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 except 6 and 7 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>Capture</parametername>
</parameternamelist>
<parameterdescription>
<para>Compare 1 Register value. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2468" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2468" bodyend="2474"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" compoundref="stm32f10x__tim_8h" startline="257">IS_TIM_LIST8_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1a537cdfa9f0229951c2d624be6de74977" compoundref="stm32f10x_8h" startline="1214">TIM_TypeDef::CCR1</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga437fcf00ee9d0a9df9150cc120efc5ad" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint16_t</type>
        <definition>uint16_t TIM_GetCapture2</definition>
        <argsstring>(TIM_TypeDef *TIMx)</argsstring>
        <name>TIM_GetCapture2</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <briefdescription>
<para>Gets the TIMx Input Capture 2 value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>Capture</parametername>
</parameternamelist>
<parameterdescription>
<para>Compare 2 Register value. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2481" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2481" bodyend="2487"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" compoundref="stm32f10x__tim_8h" startline="233">IS_TIM_LIST6_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1ae72bdd579eec96a3b863fb1720195f50" compoundref="stm32f10x_8h" startline="1216">TIM_TypeDef::CCR2</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gab71d1d3d8a15f3be9e74dca51fcca5fa" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint16_t</type>
        <definition>uint16_t TIM_GetCapture3</definition>
        <argsstring>(TIM_TypeDef *TIMx)</argsstring>
        <name>TIM_GetCapture3</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <briefdescription>
<para>Gets the TIMx Input Capture 3 value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>Capture</parametername>
</parameternamelist>
<parameterdescription>
<para>Compare 3 Register value. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2494" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2494" bodyend="2500"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1ad8c1bcb20bf3080af8440994a247cc9c" compoundref="stm32f10x_8h" startline="1218">TIM_TypeDef::CCR3</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga09049af04c8345849c6f82ccfae242a6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint16_t</type>
        <definition>uint16_t TIM_GetCapture4</definition>
        <argsstring>(TIM_TypeDef *TIMx)</argsstring>
        <name>TIM_GetCapture4</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <briefdescription>
<para>Gets the TIMx Input Capture 4 value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>Capture</parametername>
</parameternamelist>
<parameterdescription>
<para>Compare 4 Register value. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2507" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2507" bodyend="2513"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" compoundref="stm32f10x__tim_8h" startline="205">IS_TIM_LIST3_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1a858fde116b024a952326715731650bc2" compoundref="stm32f10x_8h" startline="1220">TIM_TypeDef::CCR4</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1gab6826b144ae70e206f51ae8af5318a93" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint16_t</type>
        <definition>uint16_t TIM_GetCounter</definition>
        <argsstring>(TIM_TypeDef *TIMx)</argsstring>
        <name>TIM_GetCounter</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <briefdescription>
<para>Gets the TIMx Counter value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>Counter</parametername>
</parameternamelist>
<parameterdescription>
<para>Register value. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2520" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2520" bodyend="2526"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1ad6920b90862a061dd50b13760cb07e68" compoundref="stm32f10x_8h" startline="1206">TIM_TypeDef::CNT</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga427eb6e533480e02a27cd0ca876183d6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint16_t</type>
        <definition>uint16_t TIM_GetPrescaler</definition>
        <argsstring>(TIM_TypeDef *TIMx)</argsstring>
        <name>TIM_GetPrescaler</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <briefdescription>
<para>Gets the TIMx Prescaler value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>Prescaler</parametername>
</parameternamelist>
<parameterdescription>
<para>Register value. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2533" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2533" bodyend="2539"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="struct_t_i_m___type_def_1ad58e05db30d309608402a69d87c36505" compoundref="stm32f10x_8h" startline="1208">TIM_TypeDef::PSC</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga0adcbbd5e838ec8642e7a9b80075f41f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group___exported__types_1ga89136caac2e14c55151f527ac02daaff" kindref="member">FlagStatus</ref></type>
        <definition>FlagStatus TIM_GetFlagStatus</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</argsstring>
        <name>TIM_GetFlagStatus</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_FLAG</declname>
        </param>
        <briefdescription>
<para>Checks whether the specified TIM flag is set or not. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_FLAG</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the flag to check. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_FLAG_Update: TIM update Flag </para></listitem>
<listitem><para>TIM_FLAG_CC1: TIM Capture Compare 1 Flag </para></listitem>
<listitem><para>TIM_FLAG_CC2: TIM Capture Compare 2 Flag </para></listitem>
<listitem><para>TIM_FLAG_CC3: TIM Capture Compare 3 Flag </para></listitem>
<listitem><para>TIM_FLAG_CC4: TIM Capture Compare 4 Flag </para></listitem>
<listitem><para>TIM_FLAG_COM: TIM Commutation Flag </para></listitem>
<listitem><para>TIM_FLAG_Trigger: TIM Trigger Flag </para></listitem>
<listitem><para>TIM_FLAG_Break: TIM Break Flag </para></listitem>
<listitem><para>TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag </para></listitem>
<listitem><para>TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag </para></listitem>
<listitem><para>TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag </para></listitem>
<listitem><para>TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="note"><para><itemizedlist>
<listitem><para>TIM6 and TIM7 can have only one update flag.</para></listitem><listitem><para>TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1, TIM_FLAG_CC2 or TIM_FLAG_Trigger.</para></listitem><listitem><para>TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.</para></listitem><listitem><para>TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15.</para></listitem><listitem><para>TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17. </para></listitem></itemizedlist>
</para></simplesect>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of TIM_FLAG (SET or RESET). </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2567" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2567" bodyend="2583"/>
        <references refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" compoundref="stm32f10x_8h" startline="519">RESET</references>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___t_i_m___flags_1ga6406de8131ae53ee29740c3e8627b098" compoundref="stm32f10x__tim_8h" startline="985">IS_TIM_GET_FLAG</references>
        <references refid="struct_t_i_m___type_def_1af686e22c1792dc59dfeffe451d47cf13" compoundref="stm32f10x_8h" startline="1196">TIM_TypeDef::SR</references>
        <references refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792" compoundref="stm32f10x_8h" startline="519">SET</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga46568c7b254941dc53e785342d60baf3" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ClearFlag</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</argsstring>
        <name>TIM_ClearFlag</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_FLAG</declname>
        </param>
        <briefdescription>
<para>Clears the TIMx&apos;s pending flags. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_FLAG</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the flag bit to clear. This parameter can be any combination of the following values: <itemizedlist>
<listitem><para>TIM_FLAG_Update: TIM update Flag </para></listitem>
<listitem><para>TIM_FLAG_CC1: TIM Capture Compare 1 Flag </para></listitem>
<listitem><para>TIM_FLAG_CC2: TIM Capture Compare 2 Flag </para></listitem>
<listitem><para>TIM_FLAG_CC3: TIM Capture Compare 3 Flag </para></listitem>
<listitem><para>TIM_FLAG_CC4: TIM Capture Compare 4 Flag </para></listitem>
<listitem><para>TIM_FLAG_COM: TIM Commutation Flag </para></listitem>
<listitem><para>TIM_FLAG_Trigger: TIM Trigger Flag </para></listitem>
<listitem><para>TIM_FLAG_Break: TIM Break Flag </para></listitem>
<listitem><para>TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag </para></listitem>
<listitem><para>TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag </para></listitem>
<listitem><para>TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag </para></listitem>
<listitem><para>TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="note"><para><itemizedlist>
<listitem><para>TIM6 and TIM7 can have only one update flag.</para></listitem><listitem><para>TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1, TIM_FLAG_CC2 or TIM_FLAG_Trigger.</para></listitem><listitem><para>TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.</para></listitem><listitem><para>TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15.</para></listitem><listitem><para>TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17. </para></listitem></itemizedlist>
</para></simplesect>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2611" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2611" bodyend="2619"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___t_i_m___flags_1gae60a1b5900de8354b2a4f017b2bd4f94" compoundref="stm32f10x__tim_8h" startline="999">IS_TIM_CLEAR_FLAG</references>
        <references refid="struct_t_i_m___type_def_1af686e22c1792dc59dfeffe451d47cf13" compoundref="stm32f10x_8h" startline="1196">TIM_TypeDef::SR</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga0827a0b411707304f76d33050727c24d" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group___exported__types_1gaacbd7ed539db0aacd973a0f6eca34074" kindref="member">ITStatus</ref></type>
        <definition>ITStatus TIM_GetITStatus</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_IT)</argsstring>
        <name>TIM_GetITStatus</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_IT</declname>
        </param>
        <briefdescription>
<para>Checks whether the TIM interrupt has occurred or not. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_IT</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the TIM interrupt source to check. This parameter can be one of the following values: <itemizedlist>
<listitem><para>TIM_IT_Update: TIM update Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC1: TIM Capture Compare 1 Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC2: TIM Capture Compare 2 Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC3: TIM Capture Compare 3 Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC4: TIM Capture Compare 4 Interrupt source </para></listitem>
<listitem><para>TIM_IT_COM: TIM Commutation Interrupt source </para></listitem>
<listitem><para>TIM_IT_Trigger: TIM Trigger Interrupt source </para></listitem>
<listitem><para>TIM_IT_Break: TIM Break Interrupt source </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="note"><para><itemizedlist>
<listitem><para>TIM6 and TIM7 can generate only an update interrupt.</para></listitem><listitem><para>TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger.</para></listitem><listitem><para>TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.</para></listitem><listitem><para>TIM_IT_Break is used only with TIM1, TIM8 and TIM15.</para></listitem><listitem><para>TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17. </para></listitem></itemizedlist>
</para></simplesect>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the TIM_IT(SET or RESET). </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2643" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2643" bodyend="2663"/>
        <references refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" compoundref="stm32f10x_8h" startline="519">RESET</references>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___t_i_m__interrupt__sources_1ga38e9d740c8d4ed8fcaced73816c124e6" compoundref="stm32f10x__tim_8h" startline="619">IS_TIM_GET_IT</references>
        <references refid="struct_t_i_m___type_def_1af686e22c1792dc59dfeffe451d47cf13" compoundref="stm32f10x_8h" startline="1196">TIM_TypeDef::SR</references>
        <references refid="struct_t_i_m___type_def_1a25b145e57a694bb384eee08fcd107c3a" compoundref="stm32f10x_8h" startline="1194">TIM_TypeDef::DIER</references>
        <references refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792" compoundref="stm32f10x_8h" startline="519">SET</references>
      </memberdef>
      <memberdef kind="function" id="group___t_i_m___private___functions_1ga9eb1e95af71ed380f51a2c6d585cc5d6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void TIM_ClearITPendingBit</definition>
        <argsstring>(TIM_TypeDef *TIMx, uint16_t TIM_IT)</argsstring>
        <name>TIM_ClearITPendingBit</name>
        <param>
          <type><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref> *</type>
          <declname>TIMx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>TIM_IT</declname>
        </param>
        <briefdescription>
<para>Clears the TIMx&apos;s interrupt pending bits. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>TIMx</parametername>
</parameternamelist>
<parameterdescription>
<para>where x can be 1 to 17 to select the TIM peripheral. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>TIM_IT</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the pending bit to clear. This parameter can be any combination of the following values: <itemizedlist>
<listitem><para>TIM_IT_Update: TIM1 update Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC1: TIM Capture Compare 1 Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC2: TIM Capture Compare 2 Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC3: TIM Capture Compare 3 Interrupt source </para></listitem>
<listitem><para>TIM_IT_CC4: TIM Capture Compare 4 Interrupt source </para></listitem>
<listitem><para>TIM_IT_COM: TIM Commutation Interrupt source </para></listitem>
<listitem><para>TIM_IT_Trigger: TIM Trigger Interrupt source </para></listitem>
<listitem><para>TIM_IT_Break: TIM Break Interrupt source </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="note"><para><itemizedlist>
<listitem><para>TIM6 and TIM7 can generate only an update interrupt.</para></listitem><listitem><para>TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger.</para></listitem><listitem><para>TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.</para></listitem><listitem><para>TIM_IT_Break is used only with TIM1, TIM8 and TIM15.</para></listitem><listitem><para>TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17. </para></listitem></itemizedlist>
</para></simplesect>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" line="2687" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c" bodystart="2687" bodyend="2694"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" compoundref="stm32f10x__tim_8h" startline="175">IS_TIM_ALL_PERIPH</references>
        <references refid="group___t_i_m__interrupt__sources_1ga14fce0f8dbe0925e45b415b34bd162c9" compoundref="stm32f10x__tim_8h" startline="617">IS_TIM_IT</references>
        <references refid="struct_t_i_m___type_def_1af686e22c1792dc59dfeffe451d47cf13" compoundref="stm32f10x_8h" startline="1196">TIM_TypeDef::SR</references>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>This file provides all the TIM firmware functions. </para>    </briefdescription>
    <detaileddescription>
<para><simplesect kind="author"><para>MCD Application Team </para></simplesect>
<simplesect kind="version"><para>V3.5.0 </para></simplesect>
<simplesect kind="date"><para>11-March-2011 </para></simplesect>
<simplesect kind="attention"><para></para></simplesect>
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</para><para><heading level="2"><center><copy/> COPYRIGHT 2011 STMicroelectronics</center></heading>
</para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="22"><highlight class="comment">/*<sp/>Includes<sp/>------------------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="stm32f10x__tim_8h" kindref="compound">stm32f10x_tim.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="stm32f10x__rcc_8h" kindref="compound">stm32f10x_rcc.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25"><highlight class="normal"></highlight></codeline>
<codeline lineno="47"><highlight class="comment">/*<sp/>----------------------<sp/>TIM<sp/>registers<sp/>bit<sp/>mask<sp/>------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48" refid="group___t_i_m___private___defines_1ga43819484b70fd8f2f2aa02d4131c9841" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SMCR_ETR_Mask<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint16_t)0x00FF)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="group___t_i_m___private___defines_1ga76469c9f56da4e7705336a6ac0248196" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CCMR_Offset<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint16_t)0x0018)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50" refid="group___t_i_m___private___defines_1ga17c4ed624aa62f19fd496c3f3bd61137" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CCER_CCE_Set<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint16_t)0x0001)<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51" refid="group___t_i_m___private___defines_1ga167dfdf613827d1fdf2e4152497b4bd5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CCER_CCNE_Set<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint16_t)0x0004)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight></codeline>
<codeline lineno="77"><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>TI1_Config(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPolarity,<sp/>uint16_t<sp/>TIM_ICSelection,</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_ICFilter);</highlight></codeline>
<codeline lineno="79"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>TI2_Config(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPolarity,<sp/>uint16_t<sp/>TIM_ICSelection,</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_ICFilter);</highlight></codeline>
<codeline lineno="81"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>TI3_Config(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPolarity,<sp/>uint16_t<sp/>TIM_ICSelection,</highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_ICFilter);</highlight></codeline>
<codeline lineno="83"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>TI4_Config(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPolarity,<sp/>uint16_t<sp/>TIM_ICSelection,</highlight></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_ICFilter);</highlight></codeline>
<codeline lineno="122" refid="group___t_i_m___private___functions_1ga1659cc0ce503ac151568e0c7c02b1ba5" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga1659cc0ce503ac151568e0c7c02b1ba5" kindref="member">TIM_DeInit</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx)</highlight></codeline>
<codeline lineno="123"><highlight class="normal">{</highlight></codeline>
<codeline lineno="124"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));<sp/></highlight></codeline>
<codeline lineno="126"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="127"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)</highlight></codeline>
<codeline lineno="128"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="129"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga0d9babf212897db0b3aa852f8a71160b" kindref="member">RCC_APB2Periph_TIM1</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="130"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga0d9babf212897db0b3aa852f8a71160b" kindref="member">RCC_APB2Periph_TIM1</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);<sp/><sp/></highlight></codeline>
<codeline lineno="131"><highlight class="normal"><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="132"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b" kindref="member">TIM2</ref>)</highlight></codeline>
<codeline lineno="133"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="134"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga742bab2f04cebe587574b53f7107aeaf" kindref="member">RCC_APB1Periph_TIM2</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="135"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga742bab2f04cebe587574b53f7107aeaf" kindref="member">RCC_APB1Periph_TIM2</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);</highlight></codeline>
<codeline lineno="136"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="137"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9" kindref="member">TIM3</ref>)</highlight></codeline>
<codeline lineno="138"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1gad4454f63a511a256e55aad55c03beb76" kindref="member">RCC_APB1Periph_TIM3</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="140"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1gad4454f63a511a256e55aad55c03beb76" kindref="member">RCC_APB1Periph_TIM3</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);</highlight></codeline>
<codeline lineno="141"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="142"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec" kindref="member">TIM4</ref>)</highlight></codeline>
<codeline lineno="143"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="144"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga80f9f3720804a97210b723696bd94d83" kindref="member">RCC_APB1Periph_TIM4</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="145"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga80f9f3720804a97210b723696bd94d83" kindref="member">RCC_APB1Periph_TIM4</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);</highlight></codeline>
<codeline lineno="146"><highlight class="normal"><sp/><sp/>}<sp/></highlight></codeline>
<codeline lineno="147"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14" kindref="member">TIM5</ref>)</highlight></codeline>
<codeline lineno="148"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="149"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga4905c26000a571fa01fc057fe31d254a" kindref="member">RCC_APB1Periph_TIM5</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="150"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga4905c26000a571fa01fc057fe31d254a" kindref="member">RCC_APB1Periph_TIM5</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);</highlight></codeline>
<codeline lineno="151"><highlight class="normal"><sp/><sp/>}<sp/></highlight></codeline>
<codeline lineno="152"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1gac7b4ed55f9201b498b38c962cca97314" kindref="member">TIM6</ref>)</highlight></codeline>
<codeline lineno="153"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="154"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga4974e8b8f11d54fbc0bac1988ff6254c" kindref="member">RCC_APB1Periph_TIM6</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="155"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga4974e8b8f11d54fbc0bac1988ff6254c" kindref="member">RCC_APB1Periph_TIM6</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);</highlight></codeline>
<codeline lineno="156"><highlight class="normal"><sp/><sp/>}<sp/></highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga49267c49946fd61db6af8b49bcf16394" kindref="member">TIM7</ref>)</highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga9415b0c46db5318bdee3f868c16b8d35" kindref="member">RCC_APB1Periph_TIM7</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="160"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga9415b0c46db5318bdee3f868c16b8d35" kindref="member">RCC_APB1Periph_TIM7</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);</highlight></codeline>
<codeline lineno="161"><highlight class="normal"><sp/><sp/>}<sp/></highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>)</highlight></codeline>
<codeline lineno="163"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="164"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1gac951d41a08140a7d38a4faff8dd1e03e" kindref="member">RCC_APB2Periph_TIM8</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="165"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1gac951d41a08140a7d38a4faff8dd1e03e" kindref="member">RCC_APB2Periph_TIM8</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);</highlight></codeline>
<codeline lineno="166"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="167"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1gaf52b4b4c36110a0addfa98059f54a50e" kindref="member">TIM9</ref>)</highlight></codeline>
<codeline lineno="168"><highlight class="normal"><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="169"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga24d0145dc172bc27ed580770cf15e4d9" kindref="member">RCC_APB2Periph_TIM9</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="170"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga24d0145dc172bc27ed580770cf15e4d9" kindref="member">RCC_APB2Periph_TIM9</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);<sp/><sp/></highlight></codeline>
<codeline lineno="171"><highlight class="normal"><sp/><sp/><sp/>}<sp/><sp/></highlight></codeline>
<codeline lineno="172"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga46b2ad3f5f506f0f8df0d2ec3e767267" kindref="member">TIM10</ref>)</highlight></codeline>
<codeline lineno="173"><highlight class="normal"><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="174"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga75069120ecbe86920b39c2b75c909438" kindref="member">RCC_APB2Periph_TIM10</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="175"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga75069120ecbe86920b39c2b75c909438" kindref="member">RCC_APB2Periph_TIM10</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);<sp/><sp/></highlight></codeline>
<codeline lineno="176"><highlight class="normal"><sp/><sp/>}<sp/><sp/></highlight></codeline>
<codeline lineno="177"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1gacfd11ef966c7165f57e2cebe0abc71ad" kindref="member">TIM11</ref>)<sp/></highlight></codeline>
<codeline lineno="178"><highlight class="normal"><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="179"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1gaba591104f4e31b1e8ce98c269035850f" kindref="member">RCC_APB2Periph_TIM11</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="180"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1gaba591104f4e31b1e8ce98c269035850f" kindref="member">RCC_APB2Periph_TIM11</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);<sp/><sp/></highlight></codeline>
<codeline lineno="181"><highlight class="normal"><sp/><sp/>}<sp/><sp/></highlight></codeline>
<codeline lineno="182"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2397f8a0f8e7aa10cf8e8c049e431e53" kindref="member">TIM12</ref>)</highlight></codeline>
<codeline lineno="183"><highlight class="normal"><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="184"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga0a4ec40233160ca20adaa571073e7bcd" kindref="member">RCC_APB1Periph_TIM12</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="185"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga0a4ec40233160ca20adaa571073e7bcd" kindref="member">RCC_APB1Periph_TIM12</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);<sp/><sp/></highlight></codeline>
<codeline lineno="186"><highlight class="normal"><sp/><sp/>}<sp/><sp/></highlight></codeline>
<codeline lineno="187"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga5a959a833074d59bf6cc7fb437c65b18" kindref="member">TIM13</ref>)<sp/></highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="189"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga34397b722f46f31e898136fb51a7523a" kindref="member">RCC_APB1Periph_TIM13</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="190"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga34397b722f46f31e898136fb51a7523a" kindref="member">RCC_APB1Periph_TIM13</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);<sp/><sp/></highlight></codeline>
<codeline lineno="191"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="192"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2dd30f46fad69dd73e1d8941a43daffe" kindref="member">TIM14</ref>)<sp/></highlight></codeline>
<codeline lineno="193"><highlight class="normal"><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="194"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga7100c45768eea1484f6fd519b53e287d" kindref="member">RCC_APB1Periph_TIM14</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="195"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gab197ae4369c10b92640a733b40ed2801" kindref="member">RCC_APB1PeriphResetCmd</ref>(<ref refid="group___a_p_b1__peripheral_1ga7100c45768eea1484f6fd519b53e287d" kindref="member">RCC_APB1Periph_TIM14</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);<sp/><sp/></highlight></codeline>
<codeline lineno="196"><highlight class="normal"><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="197"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga87e4b442041d1c03a6af113fbe04a182" kindref="member">TIM15</ref>)</highlight></codeline>
<codeline lineno="198"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="199"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga774f9082c3331890c06b9fd9deafe549" kindref="member">RCC_APB2Periph_TIM15</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="200"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga774f9082c3331890c06b9fd9deafe549" kindref="member">RCC_APB2Periph_TIM15</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);</highlight></codeline>
<codeline lineno="201"><highlight class="normal"><sp/><sp/>}<sp/></highlight></codeline>
<codeline lineno="202"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga73ec606e7dacf17e18c661e8ff8c7c8d" kindref="member">TIM16</ref>)</highlight></codeline>
<codeline lineno="203"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="204"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga739d0a5fe583f07f5b6fa320f2d2e53a" kindref="member">RCC_APB2Periph_TIM16</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="205"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga739d0a5fe583f07f5b6fa320f2d2e53a" kindref="member">RCC_APB2Periph_TIM16</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);</highlight></codeline>
<codeline lineno="206"><highlight class="normal"><sp/><sp/>}<sp/></highlight></codeline>
<codeline lineno="207"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="209"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga65aea6c8b36439e44ad6cde0e6891aab" kindref="member">TIM17</ref>)</highlight></codeline>
<codeline lineno="210"><highlight class="normal"><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="211"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga5a6217b6200d6679dc7bee4522d6038a" kindref="member">RCC_APB2Periph_TIM17</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf" kindref="member">ENABLE</ref>);</highlight></codeline>
<codeline lineno="212"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___r_c_c___exported___functions_1gad94553850ac07106a27ee85fec37efdf" kindref="member">RCC_APB2PeriphResetCmd</ref>(<ref refid="group___a_p_b2__peripheral_1ga5a6217b6200d6679dc7bee4522d6038a" kindref="member">RCC_APB2Periph_TIM17</ref>,<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>);</highlight></codeline>
<codeline lineno="213"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/><sp/></highlight></codeline>
<codeline lineno="214"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="215"><highlight class="normal">}</highlight></codeline>
<codeline lineno="216"><highlight class="normal"></highlight></codeline>
<codeline lineno="226" refid="group___t_i_m___private___functions_1ga83fd58c9416802d9638bbe1715c98932" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga83fd58c9416802d9638bbe1715c98932" kindref="member">TIM_TimeBaseInit</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="struct_t_i_m___time_base_init_type_def" kindref="compound">TIM_TimeBaseInitTypeDef</ref>*<sp/>TIM_TimeBaseInitStruct)</highlight></codeline>
<codeline lineno="227"><highlight class="normal">{</highlight></codeline>
<codeline lineno="228"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpcr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="229"><highlight class="normal"></highlight></codeline>
<codeline lineno="230"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="231"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));<sp/></highlight></codeline>
<codeline lineno="232"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___counter___mode_1ga9543fec190793e800d5d1b1b853636f5" kindref="member">IS_TIM_COUNTER_MODE</ref>(TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1a0de4138cd939566bc667f21df089e195" kindref="member">TIM_CounterMode</ref>));</highlight></codeline>
<codeline lineno="233"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___clock___division___c_k_d_1ga9298ec9ad2d578a4c54e6c0dd4c03946" kindref="member">IS_TIM_CKD_DIV</ref>(TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1ab473f51adaa9474702e454fc8c24a407" kindref="member">TIM_ClockDivision</ref>));</highlight></codeline>
<codeline lineno="234"><highlight class="normal"></highlight></codeline>
<codeline lineno="235"><highlight class="normal"><sp/><sp/>tmpcr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref>;<sp/><sp/></highlight></codeline>
<codeline lineno="236"><highlight class="normal"></highlight></codeline>
<codeline lineno="237"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>)||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b" kindref="member">TIM2</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9" kindref="member">TIM3</ref>)||</highlight></codeline>
<codeline lineno="238"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec" kindref="member">TIM4</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14" kindref="member">TIM5</ref>))<sp/></highlight></codeline>
<codeline lineno="239"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="240"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Counter<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="241"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr1<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)(<ref refid="group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa" kindref="member">TIM_CR1_DIR</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1" kindref="member">TIM_CR1_CMS</ref>)));</highlight></codeline>
<codeline lineno="242"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr1<sp/>|=<sp/>(uint32_t)TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1a0de4138cd939566bc667f21df089e195" kindref="member">TIM_CounterMode</ref>;</highlight></codeline>
<codeline lineno="243"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="244"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="245"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>!=<sp/><ref refid="group___peripheral__declaration_1gac7b4ed55f9201b498b38c962cca97314" kindref="member">TIM6</ref>)<sp/>&amp;&amp;<sp/>(TIMx<sp/>!=<sp/><ref refid="group___peripheral__declaration_1ga49267c49946fd61db6af8b49bcf16394" kindref="member">TIM7</ref>))</highlight></codeline>
<codeline lineno="246"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="247"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>clock<sp/>division<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="248"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr1<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72" kindref="member">TIM_CR1_CKD</ref>));</highlight></codeline>
<codeline lineno="249"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr1<sp/>|=<sp/>(uint32_t)TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1ab473f51adaa9474702e454fc8c24a407" kindref="member">TIM_ClockDivision</ref>;</highlight></codeline>
<codeline lineno="250"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="251"><highlight class="normal"></highlight></codeline>
<codeline lineno="252"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>=<sp/>tmpcr1;</highlight></codeline>
<codeline lineno="253"><highlight class="normal"></highlight></codeline>
<codeline lineno="254"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Autoreload<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="255"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a32ceda49b331ef9f61567ef9ffdf045e" kindref="member">ARR</ref><sp/>=<sp/>TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1aeb5b90dc8f8a1ab85584e732789b2ee4" kindref="member">TIM_Period</ref><sp/>;</highlight></codeline>
<codeline lineno="256"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="257"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Prescaler<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="258"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ad58e05db30d309608402a69d87c36505" kindref="member">PSC</ref><sp/>=<sp/>TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1a6d3c8632780db819b2eb811e71ce251e" kindref="member">TIM_Prescaler</ref>;</highlight></codeline>
<codeline lineno="259"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="260"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>)||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga87e4b442041d1c03a6af113fbe04a182" kindref="member">TIM15</ref>)||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga73ec606e7dacf17e18c661e8ff8c7c8d" kindref="member">TIM16</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga65aea6c8b36439e44ad6cde0e6891aab" kindref="member">TIM17</ref>))<sp/><sp/></highlight></codeline>
<codeline lineno="261"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="262"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Repetition<sp/>Counter<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="263"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1aa6957ece6ee709031ab5241d6019fcce" kindref="member">RCR</ref><sp/>=<sp/>TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1a81648259851390e090e1f507dfea7de8" kindref="member">TIM_RepetitionCounter</ref>;</highlight></codeline>
<codeline lineno="264"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="265"><highlight class="normal"></highlight></codeline>
<codeline lineno="266"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Generate<sp/>an<sp/>update<sp/>event<sp/>to<sp/>reload<sp/>the<sp/>Prescaler<sp/>and<sp/>the<sp/>Repetition<sp/>counter</highlight></codeline>
<codeline lineno="267"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/>values<sp/>immediately<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="268"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a724fd21b7131fb9ac78c1b661dee3a8d" kindref="member">EGR</ref><sp/>=<sp/><ref refid="group___t_i_m___prescaler___reload___mode_1ga9ba55481ccdcb64268b7b9f2095bfc17" kindref="member">TIM_PSCReloadMode_Immediate</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="269"><highlight class="normal">}</highlight></codeline>
<codeline lineno="270"><highlight class="normal"></highlight></codeline>
<codeline lineno="279" refid="group___t_i_m___private___functions_1gafcdb6ff00158862aef7fed5e7a554a3e" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gafcdb6ff00158862aef7fed5e7a554a3e" kindref="member">TIM_OC1Init</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref>*<sp/>TIM_OCInitStruct)</highlight></codeline>
<codeline lineno="280"><highlight class="normal">{</highlight></codeline>
<codeline lineno="281"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmrx<sp/>=<sp/>0,<sp/>tmpccer<sp/>=<sp/>0,<sp/>tmpcr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="282"><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="283"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="284"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="285"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga93d898976e236c135bfd02a0c213c8ec" kindref="member">IS_TIM_OC_MODE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" kindref="member">TIM_OCMode</ref>));</highlight></codeline>
<codeline lineno="286"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare__state_1ga5848617f830d2de688eaff50ed279679" kindref="member">IS_TIM_OUTPUT_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" kindref="member">TIM_OutputState</ref>));</highlight></codeline>
<codeline lineno="287"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" kindref="member">IS_TIM_OC_POLARITY</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" kindref="member">TIM_OCPolarity</ref>));<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="288"><highlight class="normal"><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>Channel<sp/>1:<sp/>Reset<sp/>the<sp/>CC1E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="289"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)(~(uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937" kindref="member">TIM_CCER_CC1E</ref>);</highlight></codeline>
<codeline lineno="290"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCER<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="291"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="292"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CR2<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="293"><highlight class="normal"><sp/><sp/>tmpcr2<sp/>=<sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref>;</highlight></codeline>
<codeline lineno="294"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="295"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="296"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="297"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="298"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Compare<sp/>Mode<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="299"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b" kindref="member">TIM_CCMR1_OC1M</ref>));</highlight></codeline>
<codeline lineno="300"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" kindref="member">TIM_CCMR1_CC1S</ref>));</highlight></codeline>
<codeline lineno="301"><highlight class="normal"></highlight></codeline>
<codeline lineno="302"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Output<sp/>Compare<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="303"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>|=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" kindref="member">TIM_OCMode</ref>;</highlight></codeline>
<codeline lineno="304"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="305"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Polarity<sp/>level<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="306"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref>));</highlight></codeline>
<codeline lineno="307"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>Compare<sp/>Polarity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="308"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" kindref="member">TIM_OCPolarity</ref>;</highlight></codeline>
<codeline lineno="309"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="310"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="311"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" kindref="member">TIM_OutputState</ref>;</highlight></codeline>
<codeline lineno="312"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="313"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>)||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga87e4b442041d1c03a6af113fbe04a182" kindref="member">TIM15</ref>)||</highlight></codeline>
<codeline lineno="314"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga73ec606e7dacf17e18c661e8ff8c7c8d" kindref="member">TIM16</ref>)||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga65aea6c8b36439e44ad6cde0e6891aab" kindref="member">TIM17</ref>))</highlight></codeline>
<codeline lineno="315"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="316"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n__state_1ga81e27a982d9707f699451f30314c4274" kindref="member">IS_TIM_OUTPUTN_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" kindref="member">TIM_OutputNState</ref>));</highlight></codeline>
<codeline lineno="317"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" kindref="member">IS_TIM_OCN_POLARITY</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" kindref="member">TIM_OCNPolarity</ref>));</highlight></codeline>
<codeline lineno="318"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n___idle___state_1ga0987091d1d03ba2db065efb66eff3951" kindref="member">IS_TIM_OCNIDLE_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" kindref="member">TIM_OCNIdleState</ref>));</highlight></codeline>
<codeline lineno="319"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___idle___state_1ga69c62dcc15f9d39108b19b64205d689e" kindref="member">IS_TIM_OCIDLE_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" kindref="member">TIM_OCIdleState</ref>));</highlight></codeline>
<codeline lineno="320"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="321"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>N<sp/>Polarity<sp/>level<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="322"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36" kindref="member">TIM_CCER_CC1NP</ref>));</highlight></codeline>
<codeline lineno="323"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>N<sp/>Polarity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="324"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" kindref="member">TIM_OCNPolarity</ref>;</highlight></codeline>
<codeline lineno="325"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="326"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>N<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="327"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e" kindref="member">TIM_CCER_CC1NE</ref>));<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="328"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>N<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="329"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" kindref="member">TIM_OutputNState</ref>;</highlight></codeline>
<codeline lineno="330"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="331"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Compare<sp/>and<sp/>Output<sp/>Compare<sp/>N<sp/>IDLE<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="332"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358" kindref="member">TIM_CR2_OIS1</ref>));</highlight></codeline>
<codeline lineno="333"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69" kindref="member">TIM_CR2_OIS1N</ref>));</highlight></codeline>
<codeline lineno="334"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="335"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>Idle<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="336"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>|=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" kindref="member">TIM_OCIdleState</ref>;</highlight></codeline>
<codeline lineno="337"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>N<sp/>Idle<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="338"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>|=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" kindref="member">TIM_OCNIdleState</ref>;</highlight></codeline>
<codeline lineno="339"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="340"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CR2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="341"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>=<sp/>tmpcr2;</highlight></codeline>
<codeline lineno="342"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="343"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="344"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmrx;</highlight></codeline>
<codeline lineno="345"><highlight class="normal"></highlight></codeline>
<codeline lineno="346"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Capture<sp/>Compare<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="347"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a537cdfa9f0229951c2d624be6de74977" kindref="member">CCR1</ref><sp/>=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a186a3729af4e52f73f96590d805412a3" kindref="member">TIM_Pulse</ref>;<sp/></highlight></codeline>
<codeline lineno="348"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="349"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="350"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="351"><highlight class="normal">}</highlight></codeline>
<codeline lineno="352"><highlight class="normal"></highlight></codeline>
<codeline lineno="362" refid="group___t_i_m___private___functions_1ga2017455121d910d6ff63ac6f219842c5" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga2017455121d910d6ff63ac6f219842c5" kindref="member">TIM_OC2Init</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref>*<sp/>TIM_OCInitStruct)</highlight></codeline>
<codeline lineno="363"><highlight class="normal">{</highlight></codeline>
<codeline lineno="364"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmrx<sp/>=<sp/>0,<sp/>tmpccer<sp/>=<sp/>0,<sp/>tmpcr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="365"><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="366"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="367"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));<sp/></highlight></codeline>
<codeline lineno="368"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga93d898976e236c135bfd02a0c213c8ec" kindref="member">IS_TIM_OC_MODE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" kindref="member">TIM_OCMode</ref>));</highlight></codeline>
<codeline lineno="369"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare__state_1ga5848617f830d2de688eaff50ed279679" kindref="member">IS_TIM_OUTPUT_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" kindref="member">TIM_OutputState</ref>));</highlight></codeline>
<codeline lineno="370"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" kindref="member">IS_TIM_OC_POLARITY</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" kindref="member">TIM_OCPolarity</ref>));<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="371"><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>Channel<sp/>2:<sp/>Reset<sp/>the<sp/>CC2E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="372"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c" kindref="member">TIM_CCER_CC2E</ref>));</highlight></codeline>
<codeline lineno="373"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="374"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCER<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="375"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="376"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CR2<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="377"><highlight class="normal"><sp/><sp/>tmpcr2<sp/>=<sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref>;</highlight></codeline>
<codeline lineno="378"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="379"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="380"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="381"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="382"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Compare<sp/>mode<sp/>and<sp/>Capture/Compare<sp/>selection<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="383"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f" kindref="member">TIM_CCMR1_OC2M</ref>));</highlight></codeline>
<codeline lineno="384"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf" kindref="member">TIM_CCMR1_CC2S</ref>));</highlight></codeline>
<codeline lineno="385"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="386"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Output<sp/>Compare<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="387"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" kindref="member">TIM_OCMode</ref><sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="388"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="389"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Polarity<sp/>level<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="390"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912" kindref="member">TIM_CCER_CC2P</ref>));</highlight></codeline>
<codeline lineno="391"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>Compare<sp/>Polarity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="392"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" kindref="member">TIM_OCPolarity</ref><sp/>&lt;&lt;<sp/>4);</highlight></codeline>
<codeline lineno="393"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="394"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="395"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" kindref="member">TIM_OutputState</ref><sp/>&lt;&lt;<sp/>4);</highlight></codeline>
<codeline lineno="396"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="397"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>))</highlight></codeline>
<codeline lineno="398"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="399"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n__state_1ga81e27a982d9707f699451f30314c4274" kindref="member">IS_TIM_OUTPUTN_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" kindref="member">TIM_OutputNState</ref>));</highlight></codeline>
<codeline lineno="400"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" kindref="member">IS_TIM_OCN_POLARITY</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" kindref="member">TIM_OCNPolarity</ref>));</highlight></codeline>
<codeline lineno="401"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n___idle___state_1ga0987091d1d03ba2db065efb66eff3951" kindref="member">IS_TIM_OCNIDLE_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" kindref="member">TIM_OCNIdleState</ref>));</highlight></codeline>
<codeline lineno="402"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___idle___state_1ga69c62dcc15f9d39108b19b64205d689e" kindref="member">IS_TIM_OCIDLE_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" kindref="member">TIM_OCIdleState</ref>));</highlight></codeline>
<codeline lineno="403"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="404"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>N<sp/>Polarity<sp/>level<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="405"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f" kindref="member">TIM_CCER_CC2NP</ref>));</highlight></codeline>
<codeline lineno="406"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>N<sp/>Polarity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="407"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" kindref="member">TIM_OCNPolarity</ref><sp/>&lt;&lt;<sp/>4);</highlight></codeline>
<codeline lineno="408"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="409"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>N<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="410"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156" kindref="member">TIM_CCER_CC2NE</ref>));<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="411"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>N<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="412"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" kindref="member">TIM_OutputNState</ref><sp/>&lt;&lt;<sp/>4);</highlight></codeline>
<codeline lineno="413"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="414"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Compare<sp/>and<sp/>Output<sp/>Compare<sp/>N<sp/>IDLE<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="415"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga61467648a433bd887683b9a4760021fa" kindref="member">TIM_CR2_OIS2</ref>));</highlight></codeline>
<codeline lineno="416"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga769146db660b832f3ef26f892b567bd4" kindref="member">TIM_CR2_OIS2N</ref>));</highlight></codeline>
<codeline lineno="417"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="418"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>Idle<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="419"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" kindref="member">TIM_OCIdleState</ref><sp/>&lt;&lt;<sp/>2);</highlight></codeline>
<codeline lineno="420"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>N<sp/>Idle<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="421"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" kindref="member">TIM_OCNIdleState</ref><sp/>&lt;&lt;<sp/>2);</highlight></codeline>
<codeline lineno="422"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="423"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CR2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="424"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>=<sp/>tmpcr2;</highlight></codeline>
<codeline lineno="425"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="426"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="427"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmrx;</highlight></codeline>
<codeline lineno="428"><highlight class="normal"></highlight></codeline>
<codeline lineno="429"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Capture<sp/>Compare<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="430"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ae72bdd579eec96a3b863fb1720195f50" kindref="member">CCR2</ref><sp/>=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a186a3729af4e52f73f96590d805412a3" kindref="member">TIM_Pulse</ref>;</highlight></codeline>
<codeline lineno="431"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="432"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="433"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="434"><highlight class="normal">}</highlight></codeline>
<codeline lineno="435"><highlight class="normal"></highlight></codeline>
<codeline lineno="444" refid="group___t_i_m___private___functions_1ga90d4a358d4e6d4c5ed17dc1d6beb5f30" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga90d4a358d4e6d4c5ed17dc1d6beb5f30" kindref="member">TIM_OC3Init</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref>*<sp/>TIM_OCInitStruct)</highlight></codeline>
<codeline lineno="445"><highlight class="normal">{</highlight></codeline>
<codeline lineno="446"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmrx<sp/>=<sp/>0,<sp/>tmpccer<sp/>=<sp/>0,<sp/>tmpcr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="447"><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="448"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="449"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));<sp/></highlight></codeline>
<codeline lineno="450"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga93d898976e236c135bfd02a0c213c8ec" kindref="member">IS_TIM_OC_MODE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" kindref="member">TIM_OCMode</ref>));</highlight></codeline>
<codeline lineno="451"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare__state_1ga5848617f830d2de688eaff50ed279679" kindref="member">IS_TIM_OUTPUT_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" kindref="member">TIM_OutputState</ref>));</highlight></codeline>
<codeline lineno="452"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" kindref="member">IS_TIM_OC_POLARITY</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" kindref="member">TIM_OCPolarity</ref>));<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="453"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>Channel<sp/>2:<sp/>Reset<sp/>the<sp/>CC2E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="454"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f" kindref="member">TIM_CCER_CC3E</ref>));</highlight></codeline>
<codeline lineno="455"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="456"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCER<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="457"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="458"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CR2<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="459"><highlight class="normal"><sp/><sp/>tmpcr2<sp/>=<sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref>;</highlight></codeline>
<codeline lineno="460"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="461"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCMR2<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="462"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="463"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="464"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Compare<sp/>mode<sp/>and<sp/>Capture/Compare<sp/>selection<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="465"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a" kindref="member">TIM_CCMR2_OC3M</ref>));</highlight></codeline>
<codeline lineno="466"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga2eabcc7e322b02c9c406b3ff70308260" kindref="member">TIM_CCMR2_CC3S</ref>));<sp/><sp/></highlight></codeline>
<codeline lineno="467"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Output<sp/>Compare<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="468"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>|=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" kindref="member">TIM_OCMode</ref>;</highlight></codeline>
<codeline lineno="469"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="470"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Polarity<sp/>level<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="471"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5" kindref="member">TIM_CCER_CC3P</ref>));</highlight></codeline>
<codeline lineno="472"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>Compare<sp/>Polarity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="473"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" kindref="member">TIM_OCPolarity</ref><sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="474"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="475"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="476"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" kindref="member">TIM_OutputState</ref><sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="477"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="478"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>))</highlight></codeline>
<codeline lineno="479"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="480"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n__state_1ga81e27a982d9707f699451f30314c4274" kindref="member">IS_TIM_OUTPUTN_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" kindref="member">TIM_OutputNState</ref>));</highlight></codeline>
<codeline lineno="481"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" kindref="member">IS_TIM_OCN_POLARITY</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" kindref="member">TIM_OCNPolarity</ref>));</highlight></codeline>
<codeline lineno="482"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n___idle___state_1ga0987091d1d03ba2db065efb66eff3951" kindref="member">IS_TIM_OCNIDLE_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" kindref="member">TIM_OCNIdleState</ref>));</highlight></codeline>
<codeline lineno="483"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___idle___state_1ga69c62dcc15f9d39108b19b64205d689e" kindref="member">IS_TIM_OCIDLE_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" kindref="member">TIM_OCIdleState</ref>));</highlight></codeline>
<codeline lineno="484"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="485"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>N<sp/>Polarity<sp/>level<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="486"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521" kindref="member">TIM_CCER_CC3NP</ref>));</highlight></codeline>
<codeline lineno="487"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>N<sp/>Polarity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="488"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" kindref="member">TIM_OCNPolarity</ref><sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="489"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>N<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="490"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa" kindref="member">TIM_CCER_CC3NE</ref>));</highlight></codeline>
<codeline lineno="491"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="492"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>N<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="493"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" kindref="member">TIM_OutputNState</ref><sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="494"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Compare<sp/>and<sp/>Output<sp/>Compare<sp/>N<sp/>IDLE<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="495"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gad974d7c91edf6f1bd47e892b3b6f7565" kindref="member">TIM_CR2_OIS3</ref>));</highlight></codeline>
<codeline lineno="496"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga20fb9b62a7e8d114fbd180abd9f8ceae" kindref="member">TIM_CR2_OIS3N</ref>));</highlight></codeline>
<codeline lineno="497"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>Idle<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="498"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" kindref="member">TIM_OCIdleState</ref><sp/>&lt;&lt;<sp/>4);</highlight></codeline>
<codeline lineno="499"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>N<sp/>Idle<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="500"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" kindref="member">TIM_OCNIdleState</ref><sp/>&lt;&lt;<sp/>4);</highlight></codeline>
<codeline lineno="501"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="502"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CR2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="503"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>=<sp/>tmpcr2;</highlight></codeline>
<codeline lineno="504"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="505"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="506"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmrx;</highlight></codeline>
<codeline lineno="507"><highlight class="normal"></highlight></codeline>
<codeline lineno="508"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Capture<sp/>Compare<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="509"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ad8c1bcb20bf3080af8440994a247cc9c" kindref="member">CCR3</ref><sp/>=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a186a3729af4e52f73f96590d805412a3" kindref="member">TIM_Pulse</ref>;</highlight></codeline>
<codeline lineno="510"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="511"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="512"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="513"><highlight class="normal">}</highlight></codeline>
<codeline lineno="514"><highlight class="normal"></highlight></codeline>
<codeline lineno="523" refid="group___t_i_m___private___functions_1ga64571ebbb58cac39a9e760050175f11c" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga64571ebbb58cac39a9e760050175f11c" kindref="member">TIM_OC4Init</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref>*<sp/>TIM_OCInitStruct)</highlight></codeline>
<codeline lineno="524"><highlight class="normal">{</highlight></codeline>
<codeline lineno="525"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmrx<sp/>=<sp/>0,<sp/>tmpccer<sp/>=<sp/>0,<sp/>tmpcr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="526"><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="527"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="528"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));<sp/></highlight></codeline>
<codeline lineno="529"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga93d898976e236c135bfd02a0c213c8ec" kindref="member">IS_TIM_OC_MODE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" kindref="member">TIM_OCMode</ref>));</highlight></codeline>
<codeline lineno="530"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare__state_1ga5848617f830d2de688eaff50ed279679" kindref="member">IS_TIM_OUTPUT_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" kindref="member">TIM_OutputState</ref>));</highlight></codeline>
<codeline lineno="531"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" kindref="member">IS_TIM_OC_POLARITY</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" kindref="member">TIM_OCPolarity</ref>));<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="532"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>Channel<sp/>2:<sp/>Reset<sp/>the<sp/>CC4E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="533"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621" kindref="member">TIM_CCER_CC4E</ref>));</highlight></codeline>
<codeline lineno="534"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="535"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCER<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="536"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="537"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CR2<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="538"><highlight class="normal"><sp/><sp/>tmpcr2<sp/>=<sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref>;</highlight></codeline>
<codeline lineno="539"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="540"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCMR2<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="541"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="542"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="543"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Compare<sp/>mode<sp/>and<sp/>Capture/Compare<sp/>selection<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="544"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b" kindref="member">TIM_CCMR2_OC4M</ref>));</highlight></codeline>
<codeline lineno="545"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga294e216b50edd1c2f891143e1f971048" kindref="member">TIM_CCMR2_CC4S</ref>));</highlight></codeline>
<codeline lineno="546"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="547"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Output<sp/>Compare<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="548"><highlight class="normal"><sp/><sp/>tmpccmrx<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" kindref="member">TIM_OCMode</ref><sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="549"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="550"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Polarity<sp/>level<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="551"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1" kindref="member">TIM_CCER_CC4P</ref>));</highlight></codeline>
<codeline lineno="552"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>Compare<sp/>Polarity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="553"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" kindref="member">TIM_OCPolarity</ref><sp/>&lt;&lt;<sp/>12);</highlight></codeline>
<codeline lineno="554"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="555"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="556"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" kindref="member">TIM_OutputState</ref><sp/>&lt;&lt;<sp/>12);</highlight></codeline>
<codeline lineno="557"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="558"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>))</highlight></codeline>
<codeline lineno="559"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="560"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___idle___state_1ga69c62dcc15f9d39108b19b64205d689e" kindref="member">IS_TIM_OCIDLE_STATE</ref>(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" kindref="member">TIM_OCIdleState</ref>));</highlight></codeline>
<codeline lineno="561"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Output<sp/>Compare<sp/>IDLE<sp/>State<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="562"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gad644f2f4b26e46587abedc8d3164e56e" kindref="member">TIM_CR2_OIS4</ref>));</highlight></codeline>
<codeline lineno="563"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Output<sp/>Idle<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="564"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpcr2<sp/>|=<sp/>(uint16_t)(TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" kindref="member">TIM_OCIdleState</ref><sp/>&lt;&lt;<sp/>6);</highlight></codeline>
<codeline lineno="565"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="566"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CR2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="567"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>=<sp/>tmpcr2;</highlight></codeline>
<codeline lineno="568"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="569"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="570"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmrx;</highlight></codeline>
<codeline lineno="571"><highlight class="normal"></highlight></codeline>
<codeline lineno="572"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Capture<sp/>Compare<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="573"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a858fde116b024a952326715731650bc2" kindref="member">CCR4</ref><sp/>=<sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a186a3729af4e52f73f96590d805412a3" kindref="member">TIM_Pulse</ref>;</highlight></codeline>
<codeline lineno="574"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="575"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="576"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="577"><highlight class="normal">}</highlight></codeline>
<codeline lineno="578"><highlight class="normal"></highlight></codeline>
<codeline lineno="587" refid="group___t_i_m___private___functions_1ga9e6a153dd6552e4e1188eba227316f7f" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga9e6a153dd6552e4e1188eba227316f7f" kindref="member">TIM_ICInit</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="struct_t_i_m___i_c_init_type_def" kindref="compound">TIM_ICInitTypeDef</ref>*<sp/>TIM_ICInitStruct)</highlight></codeline>
<codeline lineno="588"><highlight class="normal">{</highlight></codeline>
<codeline lineno="589"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="590"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___channel_1gae9721e3731e5fd983c83a9c1d32ef03d" kindref="member">IS_TIM_CHANNEL</ref>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ab9404ee3d95aaa7a478ed99562c736d2" kindref="member">TIM_Channel</ref>));<sp/><sp/></highlight></codeline>
<codeline lineno="591"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___selection_1ga623d8592109f4702829ae7fc3806bcb8" kindref="member">IS_TIM_IC_SELECTION</ref>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" kindref="member">TIM_ICSelection</ref>));</highlight></codeline>
<codeline lineno="592"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321" kindref="member">IS_TIM_IC_PRESCALER</ref>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" kindref="member">TIM_ICPrescaler</ref>));</highlight></codeline>
<codeline lineno="593"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___filer___value_1ga19ecc5fc2e1ce1697c3dbbb9809ca243" kindref="member">IS_TIM_IC_FILTER</ref>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" kindref="member">TIM_ICFilter</ref>));</highlight></codeline>
<codeline lineno="594"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="595"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b" kindref="member">TIM2</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9" kindref="member">TIM3</ref>)<sp/>||</highlight></codeline>
<codeline lineno="596"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec" kindref="member">TIM4</ref>)<sp/>||(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14" kindref="member">TIM5</ref>))</highlight></codeline>
<codeline lineno="597"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="598"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___polarity_1ga6aff2fe442fd9662a0bb8731134cda89" kindref="member">IS_TIM_IC_POLARITY</ref>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" kindref="member">TIM_ICPolarity</ref>));</highlight></codeline>
<codeline lineno="599"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="600"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="601"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="602"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___polarity_1gaaae722dd6c33a224df267c703824b94c" kindref="member">IS_TIM_IC_POLARITY_LITE</ref>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" kindref="member">TIM_ICPolarity</ref>));</highlight></codeline>
<codeline lineno="603"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="604"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ab9404ee3d95aaa7a478ed99562c736d2" kindref="member">TIM_Channel</ref><sp/>==<sp/><ref refid="group___t_i_m___channel_1ga69ea7f558f02c63dd1082d784d2449bd" kindref="member">TIM_Channel_1</ref>)</highlight></codeline>
<codeline lineno="605"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="606"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="607"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>TI1<sp/>Configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="608"><highlight class="normal"><sp/><sp/><sp/><sp/>TI1_Config(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" kindref="member">TIM_ICPolarity</ref>,</highlight></codeline>
<codeline lineno="609"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" kindref="member">TIM_ICSelection</ref>,</highlight></codeline>
<codeline lineno="610"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" kindref="member">TIM_ICFilter</ref>);</highlight></codeline>
<codeline lineno="611"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Input<sp/>Capture<sp/>Prescaler<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="612"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___t_i_m___private___functions_1gaf0f684dea88e222de9689d8ed0ca8805" kindref="member">TIM_SetIC1Prescaler</ref>(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" kindref="member">TIM_ICPrescaler</ref>);</highlight></codeline>
<codeline lineno="613"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="614"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ab9404ee3d95aaa7a478ed99562c736d2" kindref="member">TIM_Channel</ref><sp/>==<sp/><ref refid="group___t_i_m___channel_1ga03d7da8269a87a560f68985b4bd80931" kindref="member">TIM_Channel_2</ref>)</highlight></codeline>
<codeline lineno="615"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="616"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="617"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>TI2<sp/>Configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="618"><highlight class="normal"><sp/><sp/><sp/><sp/>TI2_Config(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" kindref="member">TIM_ICPolarity</ref>,</highlight></codeline>
<codeline lineno="619"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" kindref="member">TIM_ICSelection</ref>,</highlight></codeline>
<codeline lineno="620"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" kindref="member">TIM_ICFilter</ref>);</highlight></codeline>
<codeline lineno="621"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Input<sp/>Capture<sp/>Prescaler<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="622"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___t_i_m___private___functions_1ga3cc4869b5fe73271808512c89322a325" kindref="member">TIM_SetIC2Prescaler</ref>(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" kindref="member">TIM_ICPrescaler</ref>);</highlight></codeline>
<codeline lineno="623"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="624"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ab9404ee3d95aaa7a478ed99562c736d2" kindref="member">TIM_Channel</ref><sp/>==<sp/><ref refid="group___t_i_m___channel_1ga012711b19e8c91f6f352801a3dc0bcc9" kindref="member">TIM_Channel_3</ref>)</highlight></codeline>
<codeline lineno="625"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="626"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="627"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>TI3<sp/>Configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="628"><highlight class="normal"><sp/><sp/><sp/><sp/>TI3_Config(TIMx,<sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" kindref="member">TIM_ICPolarity</ref>,</highlight></codeline>
<codeline lineno="629"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" kindref="member">TIM_ICSelection</ref>,</highlight></codeline>
<codeline lineno="630"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" kindref="member">TIM_ICFilter</ref>);</highlight></codeline>
<codeline lineno="631"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Input<sp/>Capture<sp/>Prescaler<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="632"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___t_i_m___private___functions_1ga76f906383b8132ebe00dffadb70cf7f9" kindref="member">TIM_SetIC3Prescaler</ref>(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" kindref="member">TIM_ICPrescaler</ref>);</highlight></codeline>
<codeline lineno="633"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="634"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="635"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="636"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="637"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>TI4<sp/>Configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="638"><highlight class="normal"><sp/><sp/><sp/><sp/>TI4_Config(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" kindref="member">TIM_ICPolarity</ref>,</highlight></codeline>
<codeline lineno="639"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" kindref="member">TIM_ICSelection</ref>,</highlight></codeline>
<codeline lineno="640"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" kindref="member">TIM_ICFilter</ref>);</highlight></codeline>
<codeline lineno="641"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Input<sp/>Capture<sp/>Prescaler<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="642"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___t_i_m___private___functions_1ga0f2c784271356d6b64b8c0da64dbdbc2" kindref="member">TIM_SetIC4Prescaler</ref>(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" kindref="member">TIM_ICPrescaler</ref>);</highlight></codeline>
<codeline lineno="643"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="644"><highlight class="normal">}</highlight></codeline>
<codeline lineno="645"><highlight class="normal"></highlight></codeline>
<codeline lineno="654" refid="group___t_i_m___private___functions_1gaa71f9296556310f85628d6c748a06475" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gaa71f9296556310f85628d6c748a06475" kindref="member">TIM_PWMIConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="struct_t_i_m___i_c_init_type_def" kindref="compound">TIM_ICInitTypeDef</ref>*<sp/>TIM_ICInitStruct)</highlight></codeline>
<codeline lineno="655"><highlight class="normal">{</highlight></codeline>
<codeline lineno="656"><highlight class="normal"><sp/><sp/>uint16_t<sp/>icoppositepolarity<sp/>=<sp/><ref refid="group___t_i_m___input___capture___polarity_1gabe598596b7dbcac446a4918105fa95a6" kindref="member">TIM_ICPolarity_Rising</ref>;</highlight></codeline>
<codeline lineno="657"><highlight class="normal"><sp/><sp/>uint16_t<sp/>icoppositeselection<sp/>=<sp/><ref refid="group___t_i_m___input___capture___selection_1ga3d38876044457b7faefe951d367ac8c3" kindref="member">TIM_ICSelection_DirectTI</ref>;</highlight></codeline>
<codeline lineno="658"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="659"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="660"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Opposite<sp/>Input<sp/>Polarity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="661"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" kindref="member">TIM_ICPolarity</ref><sp/>==<sp/><ref refid="group___t_i_m___input___capture___polarity_1gabe598596b7dbcac446a4918105fa95a6" kindref="member">TIM_ICPolarity_Rising</ref>)</highlight></codeline>
<codeline lineno="662"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="663"><highlight class="normal"><sp/><sp/><sp/><sp/>icoppositepolarity<sp/>=<sp/><ref refid="group___t_i_m___input___capture___polarity_1ga70c6f5ed30a236bac4c690928e742243" kindref="member">TIM_ICPolarity_Falling</ref>;</highlight></codeline>
<codeline lineno="664"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="665"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="666"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="667"><highlight class="normal"><sp/><sp/><sp/><sp/>icoppositepolarity<sp/>=<sp/><ref refid="group___t_i_m___input___capture___polarity_1gabe598596b7dbcac446a4918105fa95a6" kindref="member">TIM_ICPolarity_Rising</ref>;</highlight></codeline>
<codeline lineno="668"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="669"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Opposite<sp/>Input<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="670"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" kindref="member">TIM_ICSelection</ref><sp/>==<sp/><ref refid="group___t_i_m___input___capture___selection_1ga3d38876044457b7faefe951d367ac8c3" kindref="member">TIM_ICSelection_DirectTI</ref>)</highlight></codeline>
<codeline lineno="671"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="672"><highlight class="normal"><sp/><sp/><sp/><sp/>icoppositeselection<sp/>=<sp/><ref refid="group___t_i_m___input___capture___selection_1ga2289b684133ac0b81ddfcd860d01b144" kindref="member">TIM_ICSelection_IndirectTI</ref>;</highlight></codeline>
<codeline lineno="673"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="674"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="675"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="676"><highlight class="normal"><sp/><sp/><sp/><sp/>icoppositeselection<sp/>=<sp/><ref refid="group___t_i_m___input___capture___selection_1ga3d38876044457b7faefe951d367ac8c3" kindref="member">TIM_ICSelection_DirectTI</ref>;</highlight></codeline>
<codeline lineno="677"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="678"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ab9404ee3d95aaa7a478ed99562c736d2" kindref="member">TIM_Channel</ref><sp/>==<sp/><ref refid="group___t_i_m___channel_1ga69ea7f558f02c63dd1082d784d2449bd" kindref="member">TIM_Channel_1</ref>)</highlight></codeline>
<codeline lineno="679"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="680"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>TI1<sp/>Configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="681"><highlight class="normal"><sp/><sp/><sp/><sp/>TI1_Config(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" kindref="member">TIM_ICPolarity</ref>,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" kindref="member">TIM_ICSelection</ref>,</highlight></codeline>
<codeline lineno="682"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" kindref="member">TIM_ICFilter</ref>);</highlight></codeline>
<codeline lineno="683"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Input<sp/>Capture<sp/>Prescaler<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="684"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___t_i_m___private___functions_1gaf0f684dea88e222de9689d8ed0ca8805" kindref="member">TIM_SetIC1Prescaler</ref>(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" kindref="member">TIM_ICPrescaler</ref>);</highlight></codeline>
<codeline lineno="685"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>TI2<sp/>Configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="686"><highlight class="normal"><sp/><sp/><sp/><sp/>TI2_Config(TIMx,<sp/>icoppositepolarity,<sp/>icoppositeselection,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" kindref="member">TIM_ICFilter</ref>);</highlight></codeline>
<codeline lineno="687"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Input<sp/>Capture<sp/>Prescaler<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="688"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___t_i_m___private___functions_1ga3cc4869b5fe73271808512c89322a325" kindref="member">TIM_SetIC2Prescaler</ref>(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" kindref="member">TIM_ICPrescaler</ref>);</highlight></codeline>
<codeline lineno="689"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="690"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="691"><highlight class="normal"><sp/><sp/>{<sp/></highlight></codeline>
<codeline lineno="692"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>TI2<sp/>Configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="693"><highlight class="normal"><sp/><sp/><sp/><sp/>TI2_Config(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" kindref="member">TIM_ICPolarity</ref>,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" kindref="member">TIM_ICSelection</ref>,</highlight></codeline>
<codeline lineno="694"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" kindref="member">TIM_ICFilter</ref>);</highlight></codeline>
<codeline lineno="695"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Input<sp/>Capture<sp/>Prescaler<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="696"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___t_i_m___private___functions_1ga3cc4869b5fe73271808512c89322a325" kindref="member">TIM_SetIC2Prescaler</ref>(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" kindref="member">TIM_ICPrescaler</ref>);</highlight></codeline>
<codeline lineno="697"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>TI1<sp/>Configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="698"><highlight class="normal"><sp/><sp/><sp/><sp/>TI1_Config(TIMx,<sp/>icoppositepolarity,<sp/>icoppositeselection,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" kindref="member">TIM_ICFilter</ref>);</highlight></codeline>
<codeline lineno="699"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Input<sp/>Capture<sp/>Prescaler<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="700"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___t_i_m___private___functions_1gaf0f684dea88e222de9689d8ed0ca8805" kindref="member">TIM_SetIC1Prescaler</ref>(TIMx,<sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" kindref="member">TIM_ICPrescaler</ref>);</highlight></codeline>
<codeline lineno="701"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="702"><highlight class="normal">}</highlight></codeline>
<codeline lineno="703"><highlight class="normal"></highlight></codeline>
<codeline lineno="712" refid="group___t_i_m___private___functions_1ga3df4ba3f0727f63ce621e2b2e6035d4f" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga3df4ba3f0727f63ce621e2b2e6035d4f" kindref="member">TIM_BDTRConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="struct_t_i_m___b_d_t_r_init_type_def" kindref="compound">TIM_BDTRInitTypeDef</ref><sp/>*TIM_BDTRInitStruct)</highlight></codeline>
<codeline lineno="713"><highlight class="normal">{</highlight></codeline>
<codeline lineno="714"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="715"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga3c489ac3294f0d8f2ec097da909bc8e0" kindref="member">IS_TIM_LIST2_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="716"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___o_s_s_r___off___state___selection__for___run__mode__state_1ga48b4f15f6346e28087edbb9af2ba4f63" kindref="member">IS_TIM_OSSR_STATE</ref>(TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a8f34ad7bc4764bd3ff372cadde468072" kindref="member">TIM_OSSRState</ref>));</highlight></codeline>
<codeline lineno="717"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___o_s_s_i___off___state___selection__for___idle__mode__state_1gad24fc8836152903b408239284cecfab1" kindref="member">IS_TIM_OSSI_STATE</ref>(TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1ad8891e3739a7db8a45343d4e2f9d2824" kindref="member">TIM_OSSIState</ref>));</highlight></codeline>
<codeline lineno="718"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___lock__level_1gacf5e70717f6d13af301331bb043f5d48" kindref="member">IS_TIM_LOCK_LEVEL</ref>(TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1aa5296a7b194d25b16899f6a98da01f03" kindref="member">TIM_LOCKLevel</ref>));</highlight></codeline>
<codeline lineno="719"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___break___input__enable__disable_1ga29dd5484bdc69a467387bd8059b69f0e" kindref="member">IS_TIM_BREAK_STATE</ref>(TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a9fcf20632d0377727476a98f7183be56" kindref="member">TIM_Break</ref>));</highlight></codeline>
<codeline lineno="720"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___break___polarity_1gaa29e33e74c5ff10972357ddd3f47f078" kindref="member">IS_TIM_BREAK_POLARITY</ref>(TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a5731e4e786b66f35cfe4798d6157619e" kindref="member">TIM_BreakPolarity</ref>));</highlight></codeline>
<codeline lineno="721"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___a_o_e___bit___set___reset_1gaabce6b8865d80929bf69c6c3c7780846" kindref="member">IS_TIM_AUTOMATIC_OUTPUT_STATE</ref>(TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a6c056e29af67fd8a32919104ea48eea2" kindref="member">TIM_AutomaticOutput</ref>));</highlight></codeline>
<codeline lineno="722"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Lock<sp/>level,<sp/>the<sp/>Break<sp/>enable<sp/>Bit<sp/>and<sp/>the<sp/>Ploarity,<sp/>the<sp/>OSSR<sp/>State,</highlight></codeline>
<codeline lineno="723"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/>the<sp/>OSSI<sp/>State,<sp/>the<sp/>dead<sp/>time<sp/>value<sp/>and<sp/>the<sp/>Automatic<sp/>Output<sp/>Enable<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="724"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a32bbedb8b418359c6873375ec949cf8b" kindref="member">BDTR</ref><sp/>=<sp/>(uint32_t)TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a8f34ad7bc4764bd3ff372cadde468072" kindref="member">TIM_OSSRState</ref><sp/>|<sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1ad8891e3739a7db8a45343d4e2f9d2824" kindref="member">TIM_OSSIState</ref><sp/>|</highlight></codeline>
<codeline lineno="725"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1aa5296a7b194d25b16899f6a98da01f03" kindref="member">TIM_LOCKLevel</ref><sp/>|<sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a01ccbaffccdb3068b8a60c912579b1a2" kindref="member">TIM_DeadTime</ref><sp/>|</highlight></codeline>
<codeline lineno="726"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a9fcf20632d0377727476a98f7183be56" kindref="member">TIM_Break</ref><sp/>|<sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a5731e4e786b66f35cfe4798d6157619e" kindref="member">TIM_BreakPolarity</ref><sp/>|</highlight></codeline>
<codeline lineno="727"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a6c056e29af67fd8a32919104ea48eea2" kindref="member">TIM_AutomaticOutput</ref>;</highlight></codeline>
<codeline lineno="728"><highlight class="normal">}</highlight></codeline>
<codeline lineno="729"><highlight class="normal"></highlight></codeline>
<codeline lineno="736" refid="group___t_i_m___private___functions_1ga1556a0b9a5d53506875fd7de0cbc6b1f" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga1556a0b9a5d53506875fd7de0cbc6b1f" kindref="member">TIM_TimeBaseStructInit</ref>(<ref refid="struct_t_i_m___time_base_init_type_def" kindref="compound">TIM_TimeBaseInitTypeDef</ref>*<sp/>TIM_TimeBaseInitStruct)</highlight></codeline>
<codeline lineno="737"><highlight class="normal">{</highlight></codeline>
<codeline lineno="738"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>default<sp/>configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="739"><highlight class="normal"><sp/><sp/>TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1aeb5b90dc8f8a1ab85584e732789b2ee4" kindref="member">TIM_Period</ref><sp/>=<sp/>0xFFFF;</highlight></codeline>
<codeline lineno="740"><highlight class="normal"><sp/><sp/>TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1a6d3c8632780db819b2eb811e71ce251e" kindref="member">TIM_Prescaler</ref><sp/>=<sp/>0x0000;</highlight></codeline>
<codeline lineno="741"><highlight class="normal"><sp/><sp/>TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1ab473f51adaa9474702e454fc8c24a407" kindref="member">TIM_ClockDivision</ref><sp/>=<sp/><ref refid="group___t_i_m___clock___division___c_k_d_1ga88691a07b3976791977d280045b3c850" kindref="member">TIM_CKD_DIV1</ref>;</highlight></codeline>
<codeline lineno="742"><highlight class="normal"><sp/><sp/>TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1a0de4138cd939566bc667f21df089e195" kindref="member">TIM_CounterMode</ref><sp/>=<sp/><ref refid="group___t_i_m___counter___mode_1gaf4cd3ce74af3122507b77c8f6e79c832" kindref="member">TIM_CounterMode_Up</ref>;</highlight></codeline>
<codeline lineno="743"><highlight class="normal"><sp/><sp/>TIM_TimeBaseInitStruct-&gt;<ref refid="struct_t_i_m___time_base_init_type_def_1a81648259851390e090e1f507dfea7de8" kindref="member">TIM_RepetitionCounter</ref><sp/>=<sp/>0x0000;</highlight></codeline>
<codeline lineno="744"><highlight class="normal">}</highlight></codeline>
<codeline lineno="745"><highlight class="normal"></highlight></codeline>
<codeline lineno="752" refid="group___t_i_m___private___functions_1ga394683c78ae02837882e36014e11643e" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga394683c78ae02837882e36014e11643e" kindref="member">TIM_OCStructInit</ref>(<ref refid="struct_t_i_m___o_c_init_type_def" kindref="compound">TIM_OCInitTypeDef</ref>*<sp/>TIM_OCInitStruct)</highlight></codeline>
<codeline lineno="753"><highlight class="normal">{</highlight></codeline>
<codeline lineno="754"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>default<sp/>configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="755"><highlight class="normal"><sp/><sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1ad4338ed2415b0d6d19589bf72b7ba3b0" kindref="member">TIM_OCMode</ref><sp/>=<sp/><ref refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga54d5745fade3b2f8ea1325e7447ca760" kindref="member">TIM_OCMode_Timing</ref>;</highlight></codeline>
<codeline lineno="756"><highlight class="normal"><sp/><sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2baca9c02d214d3125635a74e8d9aee4" kindref="member">TIM_OutputState</ref><sp/>=<sp/><ref refid="group___t_i_m___output___compare__state_1ga4ad0f484cfa16b5190654da8278940d0" kindref="member">TIM_OutputState_Disable</ref>;</highlight></codeline>
<codeline lineno="757"><highlight class="normal"><sp/><sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a933904d2f892d0b945a908b9257fe869" kindref="member">TIM_OutputNState</ref><sp/>=<sp/><ref refid="group___t_i_m___output___compare___n__state_1gade8506a50fd6ba58273e9da81f6b0b54" kindref="member">TIM_OutputNState_Disable</ref>;</highlight></codeline>
<codeline lineno="758"><highlight class="normal"><sp/><sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a186a3729af4e52f73f96590d805412a3" kindref="member">TIM_Pulse</ref><sp/>=<sp/>0x0000;</highlight></codeline>
<codeline lineno="759"><highlight class="normal"><sp/><sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a9ed3e2de4700d008729a916d8ba78486" kindref="member">TIM_OCPolarity</ref><sp/>=<sp/><ref refid="group___t_i_m___output___compare___polarity_1gaba2f2de6fd722b8973e0eddeb8644022" kindref="member">TIM_OCPolarity_High</ref>;</highlight></codeline>
<codeline lineno="760"><highlight class="normal"><sp/><sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a3e47e672810747302c9d0626ae2ccb17" kindref="member">TIM_OCNPolarity</ref><sp/>=<sp/><ref refid="group___t_i_m___output___compare___polarity_1gaba2f2de6fd722b8973e0eddeb8644022" kindref="member">TIM_OCPolarity_High</ref>;</highlight></codeline>
<codeline lineno="761"><highlight class="normal"><sp/><sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a2a28f2d62339e06caef12816e04a8f55" kindref="member">TIM_OCIdleState</ref><sp/>=<sp/><ref refid="group___t_i_m___output___compare___idle___state_1gace5465bc9e90ba7862b3af9e6cc9b97e" kindref="member">TIM_OCIdleState_Reset</ref>;</highlight></codeline>
<codeline lineno="762"><highlight class="normal"><sp/><sp/>TIM_OCInitStruct-&gt;<ref refid="struct_t_i_m___o_c_init_type_def_1a6cbbe6eb87c2ab49e4d68fa9703ce949" kindref="member">TIM_OCNIdleState</ref><sp/>=<sp/><ref refid="group___t_i_m___output___compare___n___idle___state_1ga329a32820cdba0af9c4b7a04177e8fdd" kindref="member">TIM_OCNIdleState_Reset</ref>;</highlight></codeline>
<codeline lineno="763"><highlight class="normal">}</highlight></codeline>
<codeline lineno="764"><highlight class="normal"></highlight></codeline>
<codeline lineno="771" refid="group___t_i_m___private___functions_1ga5005dac8e4e8a4c7fc2a0ef05b77cc50" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga5005dac8e4e8a4c7fc2a0ef05b77cc50" kindref="member">TIM_ICStructInit</ref>(<ref refid="struct_t_i_m___i_c_init_type_def" kindref="compound">TIM_ICInitTypeDef</ref>*<sp/>TIM_ICInitStruct)</highlight></codeline>
<codeline lineno="772"><highlight class="normal">{</highlight></codeline>
<codeline lineno="773"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>default<sp/>configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="774"><highlight class="normal"><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ab9404ee3d95aaa7a478ed99562c736d2" kindref="member">TIM_Channel</ref><sp/>=<sp/><ref refid="group___t_i_m___channel_1ga69ea7f558f02c63dd1082d784d2449bd" kindref="member">TIM_Channel_1</ref>;</highlight></codeline>
<codeline lineno="775"><highlight class="normal"><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a234c284efc36c0cc15a2ed0fb4435557" kindref="member">TIM_ICPolarity</ref><sp/>=<sp/><ref refid="group___t_i_m___input___capture___polarity_1gabe598596b7dbcac446a4918105fa95a6" kindref="member">TIM_ICPolarity_Rising</ref>;</highlight></codeline>
<codeline lineno="776"><highlight class="normal"><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a00b9a72e895a43dc18c69c96a149f080" kindref="member">TIM_ICSelection</ref><sp/>=<sp/><ref refid="group___t_i_m___input___capture___selection_1ga3d38876044457b7faefe951d367ac8c3" kindref="member">TIM_ICSelection_DirectTI</ref>;</highlight></codeline>
<codeline lineno="777"><highlight class="normal"><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1ac61c7fc999ace295ac81b304cabd61e0" kindref="member">TIM_ICPrescaler</ref><sp/>=<sp/><ref refid="group___t_i_m___input___capture___prescaler_1ga8acb44abe3147d883685c1f9f1ce410e" kindref="member">TIM_ICPSC_DIV1</ref>;</highlight></codeline>
<codeline lineno="778"><highlight class="normal"><sp/><sp/>TIM_ICInitStruct-&gt;<ref refid="struct_t_i_m___i_c_init_type_def_1a72539caa6e965e4fa89e3b21b188cf26" kindref="member">TIM_ICFilter</ref><sp/>=<sp/>0x00;</highlight></codeline>
<codeline lineno="779"><highlight class="normal">}</highlight></codeline>
<codeline lineno="780"><highlight class="normal"></highlight></codeline>
<codeline lineno="787" refid="group___t_i_m___private___functions_1gaea0f49938cda8ae0738162194798afc6" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gaea0f49938cda8ae0738162194798afc6" kindref="member">TIM_BDTRStructInit</ref>(<ref refid="struct_t_i_m___b_d_t_r_init_type_def" kindref="compound">TIM_BDTRInitTypeDef</ref>*<sp/>TIM_BDTRInitStruct)</highlight></codeline>
<codeline lineno="788"><highlight class="normal">{</highlight></codeline>
<codeline lineno="789"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>default<sp/>configuration<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="790"><highlight class="normal"><sp/><sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a8f34ad7bc4764bd3ff372cadde468072" kindref="member">TIM_OSSRState</ref><sp/>=<sp/><ref refid="group___o_s_s_r___off___state___selection__for___run__mode__state_1ga766dfd8b3c32ec1b8b446f0e2dbe7b97" kindref="member">TIM_OSSRState_Disable</ref>;</highlight></codeline>
<codeline lineno="791"><highlight class="normal"><sp/><sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1ad8891e3739a7db8a45343d4e2f9d2824" kindref="member">TIM_OSSIState</ref><sp/>=<sp/><ref refid="group___o_s_s_i___off___state___selection__for___idle__mode__state_1gae1962736fd5cad82e97a5814ef6758bd" kindref="member">TIM_OSSIState_Disable</ref>;</highlight></codeline>
<codeline lineno="792"><highlight class="normal"><sp/><sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1aa5296a7b194d25b16899f6a98da01f03" kindref="member">TIM_LOCKLevel</ref><sp/>=<sp/><ref refid="group___lock__level_1ga84d318c62d3e5dfe7082610d03e11f2f" kindref="member">TIM_LOCKLevel_OFF</ref>;</highlight></codeline>
<codeline lineno="793"><highlight class="normal"><sp/><sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a01ccbaffccdb3068b8a60c912579b1a2" kindref="member">TIM_DeadTime</ref><sp/>=<sp/>0x00;</highlight></codeline>
<codeline lineno="794"><highlight class="normal"><sp/><sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a9fcf20632d0377727476a98f7183be56" kindref="member">TIM_Break</ref><sp/>=<sp/><ref refid="group___break___input__enable__disable_1ga31ba16dd70ad4d99adc911f7bf6662e5" kindref="member">TIM_Break_Disable</ref>;</highlight></codeline>
<codeline lineno="795"><highlight class="normal"><sp/><sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a5731e4e786b66f35cfe4798d6157619e" kindref="member">TIM_BreakPolarity</ref><sp/>=<sp/><ref refid="group___break___polarity_1ga565656ca81d17f9a1807afe3971dff6e" kindref="member">TIM_BreakPolarity_Low</ref>;</highlight></codeline>
<codeline lineno="796"><highlight class="normal"><sp/><sp/>TIM_BDTRInitStruct-&gt;<ref refid="struct_t_i_m___b_d_t_r_init_type_def_1a6c056e29af67fd8a32919104ea48eea2" kindref="member">TIM_AutomaticOutput</ref><sp/>=<sp/><ref refid="group___t_i_m___a_o_e___bit___set___reset_1ga0f80ba4fbadd434bc82ca63e904ace41" kindref="member">TIM_AutomaticOutput_Disable</ref>;</highlight></codeline>
<codeline lineno="797"><highlight class="normal">}</highlight></codeline>
<codeline lineno="798"><highlight class="normal"></highlight></codeline>
<codeline lineno="806" refid="group___t_i_m___private___functions_1ga2bdc275bcbd2ce9d1ba632e6c89896b7" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga2bdc275bcbd2ce9d1ba632e6c89896b7" kindref="member">TIM_Cmd</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState)</highlight></codeline>
<codeline lineno="807"><highlight class="normal">{</highlight></codeline>
<codeline lineno="808"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="809"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="810"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" kindref="member">IS_FUNCTIONAL_STATE</ref>(NewState));</highlight></codeline>
<codeline lineno="811"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="812"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(NewState<sp/>!=<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>)</highlight></codeline>
<codeline lineno="813"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="814"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>TIM<sp/>Counter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="815"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a" kindref="member">TIM_CR1_CEN</ref>;</highlight></codeline>
<codeline lineno="816"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="817"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="818"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="819"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>TIM<sp/>Counter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="820"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a" kindref="member">TIM_CR1_CEN</ref>));</highlight></codeline>
<codeline lineno="821"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="822"><highlight class="normal">}</highlight></codeline>
<codeline lineno="823"><highlight class="normal"></highlight></codeline>
<codeline lineno="831" refid="group___t_i_m___private___functions_1ga3e59ebced2ab8e0b817c460f1670e97d" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga3e59ebced2ab8e0b817c460f1670e97d" kindref="member">TIM_CtrlPWMOutputs</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState)</highlight></codeline>
<codeline lineno="832"><highlight class="normal">{</highlight></codeline>
<codeline lineno="833"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="834"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga3c489ac3294f0d8f2ec097da909bc8e0" kindref="member">IS_TIM_LIST2_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="835"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" kindref="member">IS_FUNCTIONAL_STATE</ref>(NewState));</highlight></codeline>
<codeline lineno="836"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(NewState<sp/>!=<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>)</highlight></codeline>
<codeline lineno="837"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="838"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>TIM<sp/>Main<sp/>Output<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="839"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a32bbedb8b418359c6873375ec949cf8b" kindref="member">BDTR</ref><sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc" kindref="member">TIM_BDTR_MOE</ref>;</highlight></codeline>
<codeline lineno="840"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="841"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="842"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="843"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>TIM<sp/>Main<sp/>Output<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="844"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a32bbedb8b418359c6873375ec949cf8b" kindref="member">BDTR</ref><sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc" kindref="member">TIM_BDTR_MOE</ref>));</highlight></codeline>
<codeline lineno="845"><highlight class="normal"><sp/><sp/>}<sp/><sp/></highlight></codeline>
<codeline lineno="846"><highlight class="normal">}</highlight></codeline>
<codeline lineno="847"><highlight class="normal"></highlight></codeline>
<codeline lineno="872" refid="group___t_i_m___private___functions_1ga70e3d6c09d55ee69002e154c85cd40e4" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga70e3d6c09d55ee69002e154c85cd40e4" kindref="member">TIM_ITConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_IT,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState)</highlight></codeline>
<codeline lineno="873"><highlight class="normal">{<sp/><sp/></highlight></codeline>
<codeline lineno="874"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="875"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="876"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m__interrupt__sources_1ga14fce0f8dbe0925e45b415b34bd162c9" kindref="member">IS_TIM_IT</ref>(TIM_IT));</highlight></codeline>
<codeline lineno="877"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" kindref="member">IS_FUNCTIONAL_STATE</ref>(NewState));</highlight></codeline>
<codeline lineno="878"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="879"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(NewState<sp/>!=<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>)</highlight></codeline>
<codeline lineno="880"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="881"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>Interrupt<sp/>sources<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="882"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a25b145e57a694bb384eee08fcd107c3a" kindref="member">DIER</ref><sp/>|=<sp/>TIM_IT;</highlight></codeline>
<codeline lineno="883"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="884"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="885"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="886"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>Interrupt<sp/>sources<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="887"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a25b145e57a694bb384eee08fcd107c3a" kindref="member">DIER</ref><sp/>&amp;=<sp/>(uint16_t)~TIM_IT;</highlight></codeline>
<codeline lineno="888"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="889"><highlight class="normal">}</highlight></codeline>
<codeline lineno="890"><highlight class="normal"></highlight></codeline>
<codeline lineno="909" refid="group___t_i_m___private___functions_1ga38bd4ffda920dd4f7655a0a2c6100a6e" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga38bd4ffda920dd4f7655a0a2c6100a6e" kindref="member">TIM_GenerateEvent</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_EventSource)</highlight></codeline>
<codeline lineno="910"><highlight class="normal">{<sp/></highlight></codeline>
<codeline lineno="911"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="912"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="913"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___event___source_1ga4ac88c3e43c8250114ea81a6e052d58a" kindref="member">IS_TIM_EVENT_SOURCE</ref>(TIM_EventSource));</highlight></codeline>
<codeline lineno="914"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="915"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>event<sp/>sources<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="916"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a724fd21b7131fb9ac78c1b661dee3a8d" kindref="member">EGR</ref><sp/>=<sp/>TIM_EventSource;</highlight></codeline>
<codeline lineno="917"><highlight class="normal">}</highlight></codeline>
<codeline lineno="918"><highlight class="normal"></highlight></codeline>
<codeline lineno="937" refid="group___t_i_m___private___functions_1gad7156f84c436c8ac92cd789611826d09" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gad7156f84c436c8ac92cd789611826d09" kindref="member">TIM_DMAConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_DMABase,<sp/>uint16_t<sp/>TIM_DMABurstLength)</highlight></codeline>
<codeline lineno="938"><highlight class="normal">{</highlight></codeline>
<codeline lineno="939"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="940"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga9c2699fd3d0c0901f8ac706c3d2dfe10" kindref="member">IS_TIM_LIST4_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="941"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___d_m_a___base__address_1gaf565551f2619b1368fed7ef1ba7414de" kindref="member">IS_TIM_DMA_BASE</ref>(TIM_DMABase));</highlight></codeline>
<codeline lineno="942"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___d_m_a___burst___length_1gafd09cf0887b01a15101ba7dd6e2b4ba7" kindref="member">IS_TIM_DMA_LENGTH</ref>(TIM_DMABurstLength));</highlight></codeline>
<codeline lineno="943"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>DMA<sp/>Base<sp/>and<sp/>the<sp/>DMA<sp/>Burst<sp/>Length<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="944"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ad3186a43824621f049e7eff37c88ad4e" kindref="member">DCR</ref><sp/>=<sp/>TIM_DMABase<sp/>|<sp/>TIM_DMABurstLength;</highlight></codeline>
<codeline lineno="945"><highlight class="normal">}</highlight></codeline>
<codeline lineno="946"><highlight class="normal"></highlight></codeline>
<codeline lineno="964" refid="group___t_i_m___private___functions_1ga24700389cfa3ea9b42234933b23f1399" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga24700389cfa3ea9b42234933b23f1399" kindref="member">TIM_DMACmd</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_DMASource,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState)</highlight></codeline>
<codeline lineno="965"><highlight class="normal">{<sp/></highlight></codeline>
<codeline lineno="966"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="967"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga24ff46311f2d074ec6bd93f2972d1d9b" kindref="member">IS_TIM_LIST9_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="968"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___d_m_a__sources_1gafb9cb1995ea4cd37db6032d80a49cd47" kindref="member">IS_TIM_DMA_SOURCE</ref>(TIM_DMASource));</highlight></codeline>
<codeline lineno="969"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" kindref="member">IS_FUNCTIONAL_STATE</ref>(NewState));</highlight></codeline>
<codeline lineno="970"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="971"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(NewState<sp/>!=<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>)</highlight></codeline>
<codeline lineno="972"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="973"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>DMA<sp/>sources<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="974"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a25b145e57a694bb384eee08fcd107c3a" kindref="member">DIER</ref><sp/>|=<sp/>TIM_DMASource;<sp/></highlight></codeline>
<codeline lineno="975"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="976"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="977"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="978"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>DMA<sp/>sources<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="979"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a25b145e57a694bb384eee08fcd107c3a" kindref="member">DIER</ref><sp/>&amp;=<sp/>(uint16_t)~TIM_DMASource;</highlight></codeline>
<codeline lineno="980"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="981"><highlight class="normal">}</highlight></codeline>
<codeline lineno="982"><highlight class="normal"></highlight></codeline>
<codeline lineno="989" refid="group___t_i_m___private___functions_1ga2394f0221709c0659874f9a4184cf86e" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga2394f0221709c0659874f9a4184cf86e" kindref="member">TIM_InternalClockConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx)</highlight></codeline>
<codeline lineno="990"><highlight class="normal">{</highlight></codeline>
<codeline lineno="991"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="992"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="993"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>slave<sp/>mode<sp/>to<sp/>clock<sp/>the<sp/>prescaler<sp/>directly<sp/>with<sp/>the<sp/>internal<sp/>clock<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="994"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>&amp;=<sp/><sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" kindref="member">TIM_SMCR_SMS</ref>));</highlight></codeline>
<codeline lineno="995"><highlight class="normal">}</highlight></codeline>
<codeline lineno="996"><highlight class="normal"></highlight></codeline>
<codeline lineno="1008" refid="group___t_i_m___private___functions_1gabef227d21d9e121e6a4ec5ab6223f5a9" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gabef227d21d9e121e6a4ec5ab6223f5a9" kindref="member">TIM_ITRxExternalClockConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_InputTriggerSource)</highlight></codeline>
<codeline lineno="1009"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1010"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1011"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1012"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___internal___trigger___selection_1ga1ce6c387021e2fdaf3fa3d7cd3eae962" kindref="member">IS_TIM_INTERNAL_TRIGGER_SELECTION</ref>(TIM_InputTriggerSource));</highlight></codeline>
<codeline lineno="1013"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Internal<sp/>Trigger<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1014"><highlight class="normal"><sp/><sp/><ref refid="group___t_i_m___private___functions_1ga4252583c6ae8a73d6fc66f7e951dbc35" kindref="member">TIM_SelectInputTrigger</ref>(TIMx,<sp/>TIM_InputTriggerSource);</highlight></codeline>
<codeline lineno="1015"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>External<sp/>clock<sp/>mode1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1016"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>|=<sp/><ref refid="group___t_i_m___slave___mode_1ga34427a693157ab177fead9871185bd35" kindref="member">TIM_SlaveMode_External1</ref>;</highlight></codeline>
<codeline lineno="1017"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1018"><highlight class="normal"></highlight></codeline>
<codeline lineno="1035" refid="group___t_i_m___private___functions_1gaf460e7d9c9969044e364130e209937fc" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gaf460e7d9c9969044e364130e209937fc" kindref="member">TIM_TIxExternalClockConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_TIxExternalCLKSource,</highlight></codeline>
<codeline lineno="1036"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_ICPolarity,<sp/>uint16_t<sp/>ICFilter)</highlight></codeline>
<codeline lineno="1037"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1038"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1039"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1040"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___t_ix___external___clock___source_1gabfa9cd6cf6e9df4bff8d6cdf16c6b374" kindref="member">IS_TIM_TIXCLK_SOURCE</ref>(TIM_TIxExternalCLKSource));</highlight></codeline>
<codeline lineno="1041"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___polarity_1ga6aff2fe442fd9662a0bb8731134cda89" kindref="member">IS_TIM_IC_POLARITY</ref>(TIM_ICPolarity));</highlight></codeline>
<codeline lineno="1042"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___filer___value_1ga19ecc5fc2e1ce1697c3dbbb9809ca243" kindref="member">IS_TIM_IC_FILTER</ref>(ICFilter));</highlight></codeline>
<codeline lineno="1043"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>Timer<sp/>Input<sp/>Clock<sp/>Source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1044"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIM_TIxExternalCLKSource<sp/>==<sp/><ref refid="group___t_i_m___t_ix___external___clock___source_1gafa3c6345a7e1c3668b2e7e4d61a79491" kindref="member">TIM_TIxExternalCLK1Source_TI2</ref>)</highlight></codeline>
<codeline lineno="1045"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1046"><highlight class="normal"><sp/><sp/><sp/><sp/>TI2_Config(TIMx,<sp/>TIM_ICPolarity,<sp/><ref refid="group___t_i_m___input___capture___selection_1ga3d38876044457b7faefe951d367ac8c3" kindref="member">TIM_ICSelection_DirectTI</ref>,<sp/>ICFilter);</highlight></codeline>
<codeline lineno="1047"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1048"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1049"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1050"><highlight class="normal"><sp/><sp/><sp/><sp/>TI1_Config(TIMx,<sp/>TIM_ICPolarity,<sp/><ref refid="group___t_i_m___input___capture___selection_1ga3d38876044457b7faefe951d367ac8c3" kindref="member">TIM_ICSelection_DirectTI</ref>,<sp/>ICFilter);</highlight></codeline>
<codeline lineno="1051"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1052"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Trigger<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1053"><highlight class="normal"><sp/><sp/><ref refid="group___t_i_m___private___functions_1ga4252583c6ae8a73d6fc66f7e951dbc35" kindref="member">TIM_SelectInputTrigger</ref>(TIMx,<sp/>TIM_TIxExternalCLKSource);</highlight></codeline>
<codeline lineno="1054"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>External<sp/>clock<sp/>mode1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1055"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>|=<sp/><ref refid="group___t_i_m___slave___mode_1ga34427a693157ab177fead9871185bd35" kindref="member">TIM_SlaveMode_External1</ref>;</highlight></codeline>
<codeline lineno="1056"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1057"><highlight class="normal"></highlight></codeline>
<codeline lineno="1075" refid="group___t_i_m___private___functions_1ga47c05638b93aabcd641dbc8859e1b2df" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga47c05638b93aabcd641dbc8859e1b2df" kindref="member">TIM_ETRClockMode1Config</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ExtTRGPrescaler,<sp/>uint16_t<sp/>TIM_ExtTRGPolarity,</highlight></codeline>
<codeline lineno="1076"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>ExtTRGFilter)</highlight></codeline>
<codeline lineno="1077"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1078"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpsmcr<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1079"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1080"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1081"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___external___trigger___prescaler_1ga615587e6aae397d9fe8166004e7324f2" kindref="member">IS_TIM_EXT_PRESCALER</ref>(TIM_ExtTRGPrescaler));</highlight></codeline>
<codeline lineno="1082"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___external___trigger___polarity_1ga489ea1fed28375dec49cf1b8dfac47ca" kindref="member">IS_TIM_EXT_POLARITY</ref>(TIM_ExtTRGPolarity));</highlight></codeline>
<codeline lineno="1083"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___external___trigger___filter_1ga500df0646edcf07316a55a652502ca87" kindref="member">IS_TIM_EXT_FILTER</ref>(ExtTRGFilter));</highlight></codeline>
<codeline lineno="1084"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>ETR<sp/>Clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1085"><highlight class="normal"><sp/><sp/><ref refid="group___t_i_m___private___functions_1ga8bdde400b7a30f3e747fe8e4962c0abe" kindref="member">TIM_ETRConfig</ref>(TIMx,<sp/>TIM_ExtTRGPrescaler,<sp/>TIM_ExtTRGPolarity,<sp/>ExtTRGFilter);</highlight></codeline>
<codeline lineno="1086"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1087"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>SMCR<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1088"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref>;</highlight></codeline>
<codeline lineno="1089"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>SMS<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1090"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" kindref="member">TIM_SMCR_SMS</ref>));</highlight></codeline>
<codeline lineno="1091"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>External<sp/>clock<sp/>mode1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1092"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>|=<sp/><ref refid="group___t_i_m___slave___mode_1ga34427a693157ab177fead9871185bd35" kindref="member">TIM_SlaveMode_External1</ref>;</highlight></codeline>
<codeline lineno="1093"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Trigger<sp/>selection<sp/>:<sp/>ETRF<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1094"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc" kindref="member">TIM_SMCR_TS</ref>));</highlight></codeline>
<codeline lineno="1095"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>|=<sp/><ref refid="group___t_i_m___internal___trigger___selection_1gaece08e02e056613a882aa7ff0a6ccc2d" kindref="member">TIM_TS_ETRF</ref>;</highlight></codeline>
<codeline lineno="1096"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>SMCR<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1097"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>=<sp/>tmpsmcr;</highlight></codeline>
<codeline lineno="1098"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1099"><highlight class="normal"></highlight></codeline>
<codeline lineno="1117" refid="group___t_i_m___private___functions_1ga0a9cbcbab32326cbbdaf4c111f59ec20" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga0a9cbcbab32326cbbdaf4c111f59ec20" kindref="member">TIM_ETRClockMode2Config</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ExtTRGPrescaler,<sp/></highlight></codeline>
<codeline lineno="1118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_ExtTRGPolarity,<sp/>uint16_t<sp/>ExtTRGFilter)</highlight></codeline>
<codeline lineno="1119"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1120"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1121"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1122"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___external___trigger___prescaler_1ga615587e6aae397d9fe8166004e7324f2" kindref="member">IS_TIM_EXT_PRESCALER</ref>(TIM_ExtTRGPrescaler));</highlight></codeline>
<codeline lineno="1123"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___external___trigger___polarity_1ga489ea1fed28375dec49cf1b8dfac47ca" kindref="member">IS_TIM_EXT_POLARITY</ref>(TIM_ExtTRGPolarity));</highlight></codeline>
<codeline lineno="1124"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___external___trigger___filter_1ga500df0646edcf07316a55a652502ca87" kindref="member">IS_TIM_EXT_FILTER</ref>(ExtTRGFilter));</highlight></codeline>
<codeline lineno="1125"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>ETR<sp/>Clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1126"><highlight class="normal"><sp/><sp/><ref refid="group___t_i_m___private___functions_1ga8bdde400b7a30f3e747fe8e4962c0abe" kindref="member">TIM_ETRConfig</ref>(TIMx,<sp/>TIM_ExtTRGPrescaler,<sp/>TIM_ExtTRGPolarity,<sp/>ExtTRGFilter);</highlight></codeline>
<codeline lineno="1127"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>External<sp/>clock<sp/>mode2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1128"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651" kindref="member">TIM_SMCR_ECE</ref>;</highlight></codeline>
<codeline lineno="1129"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1130"><highlight class="normal"></highlight></codeline>
<codeline lineno="1148" refid="group___t_i_m___private___functions_1ga8bdde400b7a30f3e747fe8e4962c0abe" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga8bdde400b7a30f3e747fe8e4962c0abe" kindref="member">TIM_ETRConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ExtTRGPrescaler,<sp/>uint16_t<sp/>TIM_ExtTRGPolarity,</highlight></codeline>
<codeline lineno="1149"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>ExtTRGFilter)</highlight></codeline>
<codeline lineno="1150"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1151"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpsmcr<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1152"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1153"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1154"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___external___trigger___prescaler_1ga615587e6aae397d9fe8166004e7324f2" kindref="member">IS_TIM_EXT_PRESCALER</ref>(TIM_ExtTRGPrescaler));</highlight></codeline>
<codeline lineno="1155"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___external___trigger___polarity_1ga489ea1fed28375dec49cf1b8dfac47ca" kindref="member">IS_TIM_EXT_POLARITY</ref>(TIM_ExtTRGPolarity));</highlight></codeline>
<codeline lineno="1156"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___external___trigger___filter_1ga500df0646edcf07316a55a652502ca87" kindref="member">IS_TIM_EXT_FILTER</ref>(ExtTRGFilter));</highlight></codeline>
<codeline lineno="1157"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref>;</highlight></codeline>
<codeline lineno="1158"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>ETR<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1159"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>&amp;=<sp/><ref refid="group___t_i_m___private___defines_1ga43819484b70fd8f2f2aa02d4131c9841" kindref="member">SMCR_ETR_Mask</ref>;</highlight></codeline>
<codeline lineno="1160"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Prescaler,<sp/>the<sp/>Filter<sp/>value<sp/>and<sp/>the<sp/>Polarity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1161"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>|=<sp/>(uint16_t)(TIM_ExtTRGPrescaler<sp/>|<sp/>(uint16_t)(TIM_ExtTRGPolarity<sp/>|<sp/>(uint16_t)(ExtTRGFilter<sp/>&lt;&lt;<sp/>(uint16_t)8)));</highlight></codeline>
<codeline lineno="1162"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>SMCR<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1163"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>=<sp/>tmpsmcr;</highlight></codeline>
<codeline lineno="1164"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1165"><highlight class="normal"></highlight></codeline>
<codeline lineno="1176" refid="group___t_i_m___private___functions_1ga45c6fd9041baf7f64c121e0172f305c7" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga45c6fd9041baf7f64c121e0172f305c7" kindref="member">TIM_PrescalerConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>Prescaler,<sp/>uint16_t<sp/>TIM_PSCReloadMode)</highlight></codeline>
<codeline lineno="1177"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1178"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1179"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1180"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___prescaler___reload___mode_1ga156317fc6b2c1f6f2e1da9dfa555ecf4" kindref="member">IS_TIM_PRESCALER_RELOAD</ref>(TIM_PSCReloadMode));</highlight></codeline>
<codeline lineno="1181"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Prescaler<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1182"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ad58e05db30d309608402a69d87c36505" kindref="member">PSC</ref><sp/>=<sp/>Prescaler;</highlight></codeline>
<codeline lineno="1183"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>reset<sp/>the<sp/>UG<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1184"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a724fd21b7131fb9ac78c1b661dee3a8d" kindref="member">EGR</ref><sp/>=<sp/>TIM_PSCReloadMode;</highlight></codeline>
<codeline lineno="1185"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1186"><highlight class="normal"></highlight></codeline>
<codeline lineno="1199" refid="group___t_i_m___private___functions_1ga93941c1db20bf3794f377307df90a67b" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga93941c1db20bf3794f377307df90a67b" kindref="member">TIM_CounterModeConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_CounterMode)</highlight></codeline>
<codeline lineno="1200"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1201"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpcr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1202"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1203"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1204"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___counter___mode_1ga9543fec190793e800d5d1b1b853636f5" kindref="member">IS_TIM_COUNTER_MODE</ref>(TIM_CounterMode));</highlight></codeline>
<codeline lineno="1205"><highlight class="normal"><sp/><sp/>tmpcr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref>;</highlight></codeline>
<codeline lineno="1206"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>CMS<sp/>and<sp/>DIR<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1207"><highlight class="normal"><sp/><sp/>tmpcr1<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)(<ref refid="group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa" kindref="member">TIM_CR1_DIR</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1" kindref="member">TIM_CR1_CMS</ref>)));</highlight></codeline>
<codeline lineno="1208"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Counter<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1209"><highlight class="normal"><sp/><sp/>tmpcr1<sp/>|=<sp/>TIM_CounterMode;</highlight></codeline>
<codeline lineno="1210"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CR1<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1211"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>=<sp/>tmpcr1;</highlight></codeline>
<codeline lineno="1212"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1213"><highlight class="normal"></highlight></codeline>
<codeline lineno="1229" refid="group___t_i_m___private___functions_1ga4252583c6ae8a73d6fc66f7e951dbc35" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga4252583c6ae8a73d6fc66f7e951dbc35" kindref="member">TIM_SelectInputTrigger</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_InputTriggerSource)</highlight></codeline>
<codeline lineno="1230"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1231"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpsmcr<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1232"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1233"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1234"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___internal___trigger___selection_1ga36e47cf625c695a368a68280e950dfbc" kindref="member">IS_TIM_TRIGGER_SELECTION</ref>(TIM_InputTriggerSource));</highlight></codeline>
<codeline lineno="1235"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>SMCR<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1236"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref>;</highlight></codeline>
<codeline lineno="1237"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>TS<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1238"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc" kindref="member">TIM_SMCR_TS</ref>));</highlight></codeline>
<codeline lineno="1239"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Input<sp/>Trigger<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1240"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>|=<sp/>TIM_InputTriggerSource;</highlight></codeline>
<codeline lineno="1241"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>SMCR<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1242"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>=<sp/>tmpsmcr;</highlight></codeline>
<codeline lineno="1243"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1244"><highlight class="normal"></highlight></codeline>
<codeline lineno="1264" refid="group___t_i_m___private___functions_1ga0fc7e76c47a3bd1ba1ebc71427832b51" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga0fc7e76c47a3bd1ba1ebc71427832b51" kindref="member">TIM_EncoderInterfaceConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_EncoderMode,</highlight></codeline>
<codeline lineno="1265"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_IC1Polarity,<sp/>uint16_t<sp/>TIM_IC2Polarity)</highlight></codeline>
<codeline lineno="1266"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1267"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpsmcr<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1268"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1269"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccer<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1270"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1271"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1272"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga90232c3966a578fbd9be2b228f225cb4" kindref="member">IS_TIM_LIST5_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1273"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___encoder___mode_1ga9dd5baa6b2a44e0f25068a650cbfdd1b" kindref="member">IS_TIM_ENCODER_MODE</ref>(TIM_EncoderMode));</highlight></codeline>
<codeline lineno="1274"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___polarity_1ga6aff2fe442fd9662a0bb8731134cda89" kindref="member">IS_TIM_IC_POLARITY</ref>(TIM_IC1Polarity));</highlight></codeline>
<codeline lineno="1275"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___polarity_1ga6aff2fe442fd9662a0bb8731134cda89" kindref="member">IS_TIM_IC_POLARITY</ref>(TIM_IC2Polarity));</highlight></codeline>
<codeline lineno="1276"><highlight class="normal"></highlight></codeline>
<codeline lineno="1277"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>SMCR<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1278"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref>;</highlight></codeline>
<codeline lineno="1279"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1280"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1281"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="1282"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1283"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCER<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1284"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="1285"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1286"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>encoder<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1287"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>&amp;=<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" kindref="member">TIM_SMCR_SMS</ref>));</highlight></codeline>
<codeline lineno="1288"><highlight class="normal"><sp/><sp/>tmpsmcr<sp/>|=<sp/>TIM_EncoderMode;</highlight></codeline>
<codeline lineno="1289"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1290"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Capture<sp/>Compare<sp/>1<sp/>and<sp/>the<sp/>Capture<sp/>Compare<sp/>2<sp/>as<sp/>input<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1291"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)(((uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" kindref="member">TIM_CCMR1_CC1S</ref>))<sp/>&amp;<sp/>(uint16_t)(~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf" kindref="member">TIM_CCMR1_CC2S</ref>)));</highlight></codeline>
<codeline lineno="1292"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d" kindref="member">TIM_CCMR1_CC1S_0</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga52bb0e50c11c35dcf42aeff7f1c22874" kindref="member">TIM_CCMR1_CC2S_0</ref>;</highlight></codeline>
<codeline lineno="1293"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1294"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>TI1<sp/>and<sp/>the<sp/>TI2<sp/>Polarities<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1295"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)(((uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref>))<sp/>&amp;<sp/>((uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912" kindref="member">TIM_CCER_CC2P</ref>)));</highlight></codeline>
<codeline lineno="1296"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_IC1Polarity<sp/>|<sp/>(uint16_t)(TIM_IC2Polarity<sp/>&lt;&lt;<sp/>(uint16_t)4));</highlight></codeline>
<codeline lineno="1297"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1298"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>SMCR<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1299"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>=<sp/>tmpsmcr;</highlight></codeline>
<codeline lineno="1300"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1301"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1;</highlight></codeline>
<codeline lineno="1302"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1303"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="1304"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1305"><highlight class="normal"></highlight></codeline>
<codeline lineno="1315" refid="group___t_i_m___private___functions_1ga4f58c12e6493a0d8b9555c9097b831d6" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga4f58c12e6493a0d8b9555c9097b831d6" kindref="member">TIM_ForcedOC1Config</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ForcedAction)</highlight></codeline>
<codeline lineno="1316"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1317"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1318"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1319"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1320"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___forced___action_1gaa2cb16f281d32c95ab974dc5157bfa63" kindref="member">IS_TIM_FORCED_ACTION</ref>(TIM_ForcedAction));</highlight></codeline>
<codeline lineno="1321"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="1322"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC1M<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1323"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b" kindref="member">TIM_CCMR1_OC1M</ref>);</highlight></codeline>
<codeline lineno="1324"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>The<sp/>Forced<sp/>output<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1325"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>TIM_ForcedAction;</highlight></codeline>
<codeline lineno="1326"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1327"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1;</highlight></codeline>
<codeline lineno="1328"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1329"><highlight class="normal"></highlight></codeline>
<codeline lineno="1339" refid="group___t_i_m___private___functions_1ga3d2902b6fbab8dd55cd531055ffcc63d" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga3d2902b6fbab8dd55cd531055ffcc63d" kindref="member">TIM_ForcedOC2Config</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ForcedAction)</highlight></codeline>
<codeline lineno="1340"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1341"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1342"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1343"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1344"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___forced___action_1gaa2cb16f281d32c95ab974dc5157bfa63" kindref="member">IS_TIM_FORCED_ACTION</ref>(TIM_ForcedAction));</highlight></codeline>
<codeline lineno="1345"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="1346"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC2M<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1347"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f" kindref="member">TIM_CCMR1_OC2M</ref>);</highlight></codeline>
<codeline lineno="1348"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>The<sp/>Forced<sp/>output<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1349"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>(uint16_t)(TIM_ForcedAction<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="1350"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1351"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1;</highlight></codeline>
<codeline lineno="1352"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1353"><highlight class="normal"></highlight></codeline>
<codeline lineno="1363" refid="group___t_i_m___private___functions_1ga920b0fb4ca44fceffd1c3e441feebd8f" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga920b0fb4ca44fceffd1c3e441feebd8f" kindref="member">TIM_ForcedOC3Config</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ForcedAction)</highlight></codeline>
<codeline lineno="1364"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1365"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1366"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1367"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1368"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___forced___action_1gaa2cb16f281d32c95ab974dc5157bfa63" kindref="member">IS_TIM_FORCED_ACTION</ref>(TIM_ForcedAction));</highlight></codeline>
<codeline lineno="1369"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="1370"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC1M<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1371"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a" kindref="member">TIM_CCMR2_OC3M</ref>);</highlight></codeline>
<codeline lineno="1372"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>The<sp/>Forced<sp/>output<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1373"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>TIM_ForcedAction;</highlight></codeline>
<codeline lineno="1374"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1375"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmr2;</highlight></codeline>
<codeline lineno="1376"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1377"><highlight class="normal"></highlight></codeline>
<codeline lineno="1387" refid="group___t_i_m___private___functions_1gaf0a0bbe74251e56d4b835d20b0a3aa63" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gaf0a0bbe74251e56d4b835d20b0a3aa63" kindref="member">TIM_ForcedOC4Config</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ForcedAction)</highlight></codeline>
<codeline lineno="1388"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1389"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1390"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1391"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1392"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___forced___action_1gaa2cb16f281d32c95ab974dc5157bfa63" kindref="member">IS_TIM_FORCED_ACTION</ref>(TIM_ForcedAction));</highlight></codeline>
<codeline lineno="1393"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="1394"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC2M<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1395"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b" kindref="member">TIM_CCMR2_OC4M</ref>);</highlight></codeline>
<codeline lineno="1396"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>The<sp/>Forced<sp/>output<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1397"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>(uint16_t)(TIM_ForcedAction<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="1398"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1399"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmr2;</highlight></codeline>
<codeline lineno="1400"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1401"><highlight class="normal"></highlight></codeline>
<codeline lineno="1409" refid="group___t_i_m___private___functions_1ga42b44b9fc2b0798d733720dd6bac1ac0" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga42b44b9fc2b0798d733720dd6bac1ac0" kindref="member">TIM_ARRPreloadConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState)</highlight></codeline>
<codeline lineno="1410"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1411"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1412"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1413"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" kindref="member">IS_FUNCTIONAL_STATE</ref>(NewState));</highlight></codeline>
<codeline lineno="1414"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(NewState<sp/>!=<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>)</highlight></codeline>
<codeline lineno="1415"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1416"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>ARR<sp/>Preload<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1417"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd" kindref="member">TIM_CR1_ARPE</ref>;</highlight></codeline>
<codeline lineno="1418"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1419"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1420"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1421"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>ARR<sp/>Preload<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1422"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd" kindref="member">TIM_CR1_ARPE</ref>);</highlight></codeline>
<codeline lineno="1423"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1424"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1425"><highlight class="normal"></highlight></codeline>
<codeline lineno="1433" refid="group___t_i_m___private___functions_1gaff2e7f9959b1b36e830df028c14accc8" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gaff2e7f9959b1b36e830df028c14accc8" kindref="member">TIM_SelectCOM</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState)</highlight></codeline>
<codeline lineno="1434"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1435"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1436"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga3c489ac3294f0d8f2ec097da909bc8e0" kindref="member">IS_TIM_LIST2_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1437"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" kindref="member">IS_FUNCTIONAL_STATE</ref>(NewState));</highlight></codeline>
<codeline lineno="1438"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(NewState<sp/>!=<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>)</highlight></codeline>
<codeline lineno="1439"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1440"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>COM<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1441"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5" kindref="member">TIM_CR2_CCUS</ref>;</highlight></codeline>
<codeline lineno="1442"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1443"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1444"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1445"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>COM<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1446"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5" kindref="member">TIM_CR2_CCUS</ref>);</highlight></codeline>
<codeline lineno="1447"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1448"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1449"><highlight class="normal"></highlight></codeline>
<codeline lineno="1458" refid="group___t_i_m___private___functions_1ga5273cb65acb885fe7982827b1c6b7d75" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga5273cb65acb885fe7982827b1c6b7d75" kindref="member">TIM_SelectCCDMA</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState)</highlight></codeline>
<codeline lineno="1459"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1460"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1461"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga9c2699fd3d0c0901f8ac706c3d2dfe10" kindref="member">IS_TIM_LIST4_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1462"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" kindref="member">IS_FUNCTIONAL_STATE</ref>(NewState));</highlight></codeline>
<codeline lineno="1463"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(NewState<sp/>!=<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>)</highlight></codeline>
<codeline lineno="1464"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1465"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>CCDS<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1466"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e" kindref="member">TIM_CR2_CCDS</ref>;</highlight></codeline>
<codeline lineno="1467"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1468"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1469"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1470"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>CCDS<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1471"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e" kindref="member">TIM_CR2_CCDS</ref>);</highlight></codeline>
<codeline lineno="1472"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1473"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1474"><highlight class="normal"></highlight></codeline>
<codeline lineno="1483" refid="group___t_i_m___private___functions_1ga0a935254e44312b1d78e8684a58db3c1" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga0a935254e44312b1d78e8684a58db3c1" kindref="member">TIM_CCPreloadControl</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState)</highlight></codeline>
<codeline lineno="1484"><highlight class="normal">{<sp/></highlight></codeline>
<codeline lineno="1485"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1486"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga90232c3966a578fbd9be2b228f225cb4" kindref="member">IS_TIM_LIST5_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1487"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" kindref="member">IS_FUNCTIONAL_STATE</ref>(NewState));</highlight></codeline>
<codeline lineno="1488"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(NewState<sp/>!=<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>)</highlight></codeline>
<codeline lineno="1489"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1490"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>CCPC<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1491"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e" kindref="member">TIM_CR2_CCPC</ref>;</highlight></codeline>
<codeline lineno="1492"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1493"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1494"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1495"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>CCPC<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1496"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e" kindref="member">TIM_CR2_CCPC</ref>);</highlight></codeline>
<codeline lineno="1497"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1498"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1499"><highlight class="normal"></highlight></codeline>
<codeline lineno="1509" refid="group___t_i_m___private___functions_1ga60e6c29ad8f919bef616cf8e3306dd64" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga60e6c29ad8f919bef616cf8e3306dd64" kindref="member">TIM_OC1PreloadConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCPreload)</highlight></codeline>
<codeline lineno="1510"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1511"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1512"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1513"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1514"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___preload___state_1ga48cc07c5e87b5fd7549b7668f1598ab5" kindref="member">IS_TIM_OCPRELOAD_STATE</ref>(TIM_OCPreload));</highlight></codeline>
<codeline lineno="1515"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="1516"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC1PE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1517"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb" kindref="member">TIM_CCMR1_OC1PE</ref>);</highlight></codeline>
<codeline lineno="1518"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Preload<sp/>feature<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1519"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>TIM_OCPreload;</highlight></codeline>
<codeline lineno="1520"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1521"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1;</highlight></codeline>
<codeline lineno="1522"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1523"><highlight class="normal"></highlight></codeline>
<codeline lineno="1534" refid="group___t_i_m___private___functions_1ga75b4614c6dd2cd52f2c5becdb6590c10" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga75b4614c6dd2cd52f2c5becdb6590c10" kindref="member">TIM_OC2PreloadConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCPreload)</highlight></codeline>
<codeline lineno="1535"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1536"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1537"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1538"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1539"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___preload___state_1ga48cc07c5e87b5fd7549b7668f1598ab5" kindref="member">IS_TIM_OCPRELOAD_STATE</ref>(TIM_OCPreload));</highlight></codeline>
<codeline lineno="1540"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="1541"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC2PE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1542"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gabddbf508732039730125ab3e87e9d370" kindref="member">TIM_CCMR1_OC2PE</ref>);</highlight></codeline>
<codeline lineno="1543"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Preload<sp/>feature<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1544"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>(uint16_t)(TIM_OCPreload<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="1545"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1546"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1;</highlight></codeline>
<codeline lineno="1547"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1548"><highlight class="normal"></highlight></codeline>
<codeline lineno="1558" refid="group___t_i_m___private___functions_1ga8b2391685a519e60e596b7d596f86f09" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga8b2391685a519e60e596b7d596f86f09" kindref="member">TIM_OC3PreloadConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCPreload)</highlight></codeline>
<codeline lineno="1559"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1560"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1561"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1562"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1563"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___preload___state_1ga48cc07c5e87b5fd7549b7668f1598ab5" kindref="member">IS_TIM_OCPRELOAD_STATE</ref>(TIM_OCPreload));</highlight></codeline>
<codeline lineno="1564"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="1565"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC3PE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1566"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga276fd2250d2b085b73ef51cb4c099d24" kindref="member">TIM_CCMR2_OC3PE</ref>);</highlight></codeline>
<codeline lineno="1567"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Preload<sp/>feature<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1568"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>TIM_OCPreload;</highlight></codeline>
<codeline lineno="1569"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1570"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmr2;</highlight></codeline>
<codeline lineno="1571"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1572"><highlight class="normal"></highlight></codeline>
<codeline lineno="1582" refid="group___t_i_m___private___functions_1ga8bf4dfb35ff0c7b494dd96579f50b1ec" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga8bf4dfb35ff0c7b494dd96579f50b1ec" kindref="member">TIM_OC4PreloadConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCPreload)</highlight></codeline>
<codeline lineno="1583"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1584"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1585"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1586"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1587"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___preload___state_1ga48cc07c5e87b5fd7549b7668f1598ab5" kindref="member">IS_TIM_OCPRELOAD_STATE</ref>(TIM_OCPreload));</highlight></codeline>
<codeline lineno="1588"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="1589"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC4PE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1590"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3e951cd3f6593e321cf79b662a1deaaa" kindref="member">TIM_CCMR2_OC4PE</ref>);</highlight></codeline>
<codeline lineno="1591"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Preload<sp/>feature<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1592"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>(uint16_t)(TIM_OCPreload<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="1593"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1594"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmr2;</highlight></codeline>
<codeline lineno="1595"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1596"><highlight class="normal"></highlight></codeline>
<codeline lineno="1606" refid="group___t_i_m___private___functions_1gaec82031ca62f31f5483195c09752a83a" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gaec82031ca62f31f5483195c09752a83a" kindref="member">TIM_OC1FastConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCFast)</highlight></codeline>
<codeline lineno="1607"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1608"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1609"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1610"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1611"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___fast___state_1ga65ad85cb4ba48660e8f519a1f6c298d2" kindref="member">IS_TIM_OCFAST_STATE</ref>(TIM_OCFast));</highlight></codeline>
<codeline lineno="1612"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1613"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="1614"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC1FE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1615"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e" kindref="member">TIM_CCMR1_OC1FE</ref>);</highlight></codeline>
<codeline lineno="1616"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Fast<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1617"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>TIM_OCFast;</highlight></codeline>
<codeline lineno="1618"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1619"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1;</highlight></codeline>
<codeline lineno="1620"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1621"><highlight class="normal"></highlight></codeline>
<codeline lineno="1632" refid="group___t_i_m___private___functions_1ga413359c87f46c69f1ffe2dc8fb3a65e7" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga413359c87f46c69f1ffe2dc8fb3a65e7" kindref="member">TIM_OC2FastConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCFast)</highlight></codeline>
<codeline lineno="1633"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1634"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1635"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1636"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1637"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___fast___state_1ga65ad85cb4ba48660e8f519a1f6c298d2" kindref="member">IS_TIM_OCFAST_STATE</ref>(TIM_OCFast));</highlight></codeline>
<codeline lineno="1638"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1639"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="1640"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC2FE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1641"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3bf610cf77c3c6c936ce7c4f85992e6c" kindref="member">TIM_CCMR1_OC2FE</ref>);</highlight></codeline>
<codeline lineno="1642"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Fast<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1643"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>(uint16_t)(TIM_OCFast<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="1644"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1645"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1;</highlight></codeline>
<codeline lineno="1646"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1647"><highlight class="normal"></highlight></codeline>
<codeline lineno="1657" refid="group___t_i_m___private___functions_1gab2f3698e6e56bd9b0a4be7056ba789e1" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gab2f3698e6e56bd9b0a4be7056ba789e1" kindref="member">TIM_OC3FastConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCFast)</highlight></codeline>
<codeline lineno="1658"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1659"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1660"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1661"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1662"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___fast___state_1ga65ad85cb4ba48660e8f519a1f6c298d2" kindref="member">IS_TIM_OCFAST_STATE</ref>(TIM_OCFast));</highlight></codeline>
<codeline lineno="1663"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCMR2<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1664"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="1665"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC3FE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1666"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gae6d8d2847058747ce23a648668ce4dba" kindref="member">TIM_CCMR2_OC3FE</ref>);</highlight></codeline>
<codeline lineno="1667"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Fast<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1668"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>TIM_OCFast;</highlight></codeline>
<codeline lineno="1669"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1670"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmr2;</highlight></codeline>
<codeline lineno="1671"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1672"><highlight class="normal"></highlight></codeline>
<codeline lineno="1682" refid="group___t_i_m___private___functions_1ga58279a04e8ea5333f1079d3cce8dde12" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga58279a04e8ea5333f1079d3cce8dde12" kindref="member">TIM_OC4FastConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCFast)</highlight></codeline>
<codeline lineno="1683"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1684"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1685"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1686"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1687"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___fast___state_1ga65ad85cb4ba48660e8f519a1f6c298d2" kindref="member">IS_TIM_OCFAST_STATE</ref>(TIM_OCFast));</highlight></codeline>
<codeline lineno="1688"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>TIMx<sp/>CCMR2<sp/>register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1689"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="1690"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC4FE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1691"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga70dc197250c2699d470aea1a7a42ad57" kindref="member">TIM_CCMR2_OC4FE</ref>);</highlight></codeline>
<codeline lineno="1692"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Fast<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1693"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>(uint16_t)(TIM_OCFast<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="1694"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1695"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmr2;</highlight></codeline>
<codeline lineno="1696"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1697"><highlight class="normal"></highlight></codeline>
<codeline lineno="1707" refid="group___t_i_m___private___functions_1ga34e926cd8a99cfcc7480b2d6de5118b6" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga34e926cd8a99cfcc7480b2d6de5118b6" kindref="member">TIM_ClearOC1Ref</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCClear)</highlight></codeline>
<codeline lineno="1708"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1709"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1710"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1711"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1712"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___clear___state_1ga5297586b42da9263ac4f767c83202fed" kindref="member">IS_TIM_OCCLEAR_STATE</ref>(TIM_OCClear));</highlight></codeline>
<codeline lineno="1713"><highlight class="normal"></highlight></codeline>
<codeline lineno="1714"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="1715"><highlight class="normal"></highlight></codeline>
<codeline lineno="1716"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC1CE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1717"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba" kindref="member">TIM_CCMR1_OC1CE</ref>);</highlight></codeline>
<codeline lineno="1718"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Clear<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1719"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>TIM_OCClear;</highlight></codeline>
<codeline lineno="1720"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1721"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1;</highlight></codeline>
<codeline lineno="1722"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1723"><highlight class="normal"></highlight></codeline>
<codeline lineno="1733" refid="group___t_i_m___private___functions_1gac474ebc815d24c8a589969e0c68b27b0" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gac474ebc815d24c8a589969e0c68b27b0" kindref="member">TIM_ClearOC2Ref</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCClear)</highlight></codeline>
<codeline lineno="1734"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1735"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1736"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1737"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1738"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___clear___state_1ga5297586b42da9263ac4f767c83202fed" kindref="member">IS_TIM_OCCLEAR_STATE</ref>(TIM_OCClear));</highlight></codeline>
<codeline lineno="1739"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="1740"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC2CE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1741"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga19a8dd4ea04d262ec4e97b5c7a8677a5" kindref="member">TIM_CCMR1_OC2CE</ref>);</highlight></codeline>
<codeline lineno="1742"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Clear<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1743"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>(uint16_t)(TIM_OCClear<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="1744"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1745"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1;</highlight></codeline>
<codeline lineno="1746"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1747"><highlight class="normal"></highlight></codeline>
<codeline lineno="1757" refid="group___t_i_m___private___functions_1ga0bd9476a14bd346c319945ec4fa2bc67" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga0bd9476a14bd346c319945ec4fa2bc67" kindref="member">TIM_ClearOC3Ref</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCClear)</highlight></codeline>
<codeline lineno="1758"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1759"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1760"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1761"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1762"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___clear___state_1ga5297586b42da9263ac4f767c83202fed" kindref="member">IS_TIM_OCCLEAR_STATE</ref>(TIM_OCClear));</highlight></codeline>
<codeline lineno="1763"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="1764"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC3CE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1765"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga4209d414df704ce96c54abb2ea2df66a" kindref="member">TIM_CCMR2_OC3CE</ref>);</highlight></codeline>
<codeline lineno="1766"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Clear<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1767"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>TIM_OCClear;</highlight></codeline>
<codeline lineno="1768"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1769"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmr2;</highlight></codeline>
<codeline lineno="1770"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1771"><highlight class="normal"></highlight></codeline>
<codeline lineno="1781" refid="group___t_i_m___private___functions_1gaeee5fa66b26e7c6f71850272dc3028f3" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gaeee5fa66b26e7c6f71850272dc3028f3" kindref="member">TIM_ClearOC4Ref</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCClear)</highlight></codeline>
<codeline lineno="1782"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1783"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr2<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1784"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1785"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1786"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___clear___state_1ga5297586b42da9263ac4f767c83202fed" kindref="member">IS_TIM_OCCLEAR_STATE</ref>(TIM_OCClear));</highlight></codeline>
<codeline lineno="1787"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="1788"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OC4CE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1789"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga1447dfe94bdd234382bb1f43307ea5c3" kindref="member">TIM_CCMR2_OC4CE</ref>);</highlight></codeline>
<codeline lineno="1790"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>or<sp/>Disable<sp/>the<sp/>Output<sp/>Compare<sp/>Clear<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1791"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>(uint16_t)(TIM_OCClear<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="1792"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1793"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmr2;</highlight></codeline>
<codeline lineno="1794"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1795"><highlight class="normal"></highlight></codeline>
<codeline lineno="1805" refid="group___t_i_m___private___functions_1ga03878f78163485c8a3508cff2111c297" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga03878f78163485c8a3508cff2111c297" kindref="member">TIM_OC1PolarityConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCPolarity)</highlight></codeline>
<codeline lineno="1806"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1807"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccer<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1808"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1809"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1810"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" kindref="member">IS_TIM_OC_POLARITY</ref>(TIM_OCPolarity));</highlight></codeline>
<codeline lineno="1811"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="1812"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>Reset<sp/>the<sp/>CC1P<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1813"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref>);</highlight></codeline>
<codeline lineno="1814"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>TIM_OCPolarity;</highlight></codeline>
<codeline lineno="1815"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1816"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="1817"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1818"><highlight class="normal"></highlight></codeline>
<codeline lineno="1828" refid="group___t_i_m___private___functions_1ga3cb91578e7dd34ea7d09862482960445" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga3cb91578e7dd34ea7d09862482960445" kindref="member">TIM_OC1NPolarityConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCNPolarity)</highlight></codeline>
<codeline lineno="1829"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1830"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccer<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1831"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1832"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga3c489ac3294f0d8f2ec097da909bc8e0" kindref="member">IS_TIM_LIST2_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1833"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" kindref="member">IS_TIM_OCN_POLARITY</ref>(TIM_OCNPolarity));</highlight></codeline>
<codeline lineno="1834"><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1835"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="1836"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>Reset<sp/>the<sp/>CC1NP<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1837"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36" kindref="member">TIM_CCER_CC1NP</ref>);</highlight></codeline>
<codeline lineno="1838"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>TIM_OCNPolarity;</highlight></codeline>
<codeline lineno="1839"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1840"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="1841"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1842"><highlight class="normal"></highlight></codeline>
<codeline lineno="1852" refid="group___t_i_m___private___functions_1ga6831cacaac1ef50291af94db94450797" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga6831cacaac1ef50291af94db94450797" kindref="member">TIM_OC2PolarityConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCPolarity)</highlight></codeline>
<codeline lineno="1853"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1854"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccer<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1855"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1856"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1857"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" kindref="member">IS_TIM_OC_POLARITY</ref>(TIM_OCPolarity));</highlight></codeline>
<codeline lineno="1858"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="1859"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>Reset<sp/>the<sp/>CC2P<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1860"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912" kindref="member">TIM_CCER_CC2P</ref>);</highlight></codeline>
<codeline lineno="1861"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCPolarity<sp/>&lt;&lt;<sp/>4);</highlight></codeline>
<codeline lineno="1862"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1863"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="1864"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1865"><highlight class="normal"></highlight></codeline>
<codeline lineno="1875" refid="group___t_i_m___private___functions_1ga2fa6ea3a89f446b52b4e699272b70cad" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga2fa6ea3a89f446b52b4e699272b70cad" kindref="member">TIM_OC2NPolarityConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCNPolarity)</highlight></codeline>
<codeline lineno="1876"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1877"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccer<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1878"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1879"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga1abea04e3837b7683d8e8dc33441677f" kindref="member">IS_TIM_LIST1_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1880"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" kindref="member">IS_TIM_OCN_POLARITY</ref>(TIM_OCNPolarity));</highlight></codeline>
<codeline lineno="1881"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1882"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="1883"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>Reset<sp/>the<sp/>CC2NP<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1884"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f" kindref="member">TIM_CCER_CC2NP</ref>);</highlight></codeline>
<codeline lineno="1885"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCNPolarity<sp/>&lt;&lt;<sp/>4);</highlight></codeline>
<codeline lineno="1886"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1887"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="1888"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1889"><highlight class="normal"></highlight></codeline>
<codeline lineno="1899" refid="group___t_i_m___private___functions_1ga1ef43b03fe666495e80aac9741ae7ab0" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga1ef43b03fe666495e80aac9741ae7ab0" kindref="member">TIM_OC3PolarityConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCPolarity)</highlight></codeline>
<codeline lineno="1900"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1901"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccer<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1902"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1903"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1904"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" kindref="member">IS_TIM_OC_POLARITY</ref>(TIM_OCPolarity));</highlight></codeline>
<codeline lineno="1905"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="1906"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>Reset<sp/>the<sp/>CC3P<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1907"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5" kindref="member">TIM_CCER_CC3P</ref>);</highlight></codeline>
<codeline lineno="1908"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCPolarity<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="1909"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1910"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="1911"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1912"><highlight class="normal"></highlight></codeline>
<codeline lineno="1922" refid="group___t_i_m___private___functions_1gac710acc5b682e892584fc6f089f61dc2" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gac710acc5b682e892584fc6f089f61dc2" kindref="member">TIM_OC3NPolarityConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCNPolarity)</highlight></codeline>
<codeline lineno="1923"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1924"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccer<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1925"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1926"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1927"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga1abea04e3837b7683d8e8dc33441677f" kindref="member">IS_TIM_LIST1_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1928"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___n___polarity_1gad7385dee1d2b6ce0daf23ceaac4439cd" kindref="member">IS_TIM_OCN_POLARITY</ref>(TIM_OCNPolarity));</highlight></codeline>
<codeline lineno="1929"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1930"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="1931"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>Reset<sp/>the<sp/>CC3NP<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1932"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521" kindref="member">TIM_CCER_CC3NP</ref>);</highlight></codeline>
<codeline lineno="1933"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCNPolarity<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="1934"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1935"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="1936"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1937"><highlight class="normal"></highlight></codeline>
<codeline lineno="1947" refid="group___t_i_m___private___functions_1gad678410f7c7244f83daad93ce9d1056e" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gad678410f7c7244f83daad93ce9d1056e" kindref="member">TIM_OC4PolarityConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OCPolarity)</highlight></codeline>
<codeline lineno="1948"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1949"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccer<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1950"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1951"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1952"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare___polarity_1ga1c2ee68d587d4f48d935c82fe4c3fe1e" kindref="member">IS_TIM_OC_POLARITY</ref>(TIM_OCPolarity));</highlight></codeline>
<codeline lineno="1953"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="1954"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>Reset<sp/>the<sp/>CC4P<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1955"><highlight class="normal"><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1" kindref="member">TIM_CCER_CC4P</ref>);</highlight></codeline>
<codeline lineno="1956"><highlight class="normal"><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_OCPolarity<sp/>&lt;&lt;<sp/>12);</highlight></codeline>
<codeline lineno="1957"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCER<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1958"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="1959"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1960"><highlight class="normal"></highlight></codeline>
<codeline lineno="1961"><highlight class="normal"></highlight><highlight class="comment">//<sp/>[ILG]</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1962"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined<sp/>(<sp/>__GNUC__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1963"><highlight class="normal"></highlight><highlight class="preprocessor">#pragma<sp/>GCC<sp/>diagnostic<sp/>push</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1964"><highlight class="normal"></highlight><highlight class="preprocessor">#pragma<sp/>GCC<sp/>diagnostic<sp/>ignored<sp/>&quot;-Wconversion&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1965"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1966"><highlight class="normal"></highlight></codeline>
<codeline lineno="1980" refid="group___t_i_m___private___functions_1ga3ecc4647d9ede261beb5e0535cf29ebb" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga3ecc4647d9ede261beb5e0535cf29ebb" kindref="member">TIM_CCxCmd</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_Channel,<sp/>uint16_t<sp/>TIM_CCx)</highlight></codeline>
<codeline lineno="1981"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1982"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmp<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1983"><highlight class="normal"></highlight></codeline>
<codeline lineno="1984"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1985"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="1986"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___channel_1gae9721e3731e5fd983c83a9c1d32ef03d" kindref="member">IS_TIM_CHANNEL</ref>(TIM_Channel));</highlight></codeline>
<codeline lineno="1987"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___capture___compare__state_1ga5b7461e8c9c25f6fa082118c95b02ba1" kindref="member">IS_TIM_CCX</ref>(TIM_CCx));</highlight></codeline>
<codeline lineno="1988"><highlight class="normal"></highlight></codeline>
<codeline lineno="1989"><highlight class="normal"><sp/><sp/>tmp<sp/>=<sp/><ref refid="group___t_i_m___private___defines_1ga17c4ed624aa62f19fd496c3f3bd61137" kindref="member">CCER_CCE_Set</ref><sp/>&lt;&lt;<sp/>TIM_Channel;</highlight></codeline>
<codeline lineno="1990"><highlight class="normal"></highlight></codeline>
<codeline lineno="1991"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>CCxE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1992"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)~<sp/>tmp;</highlight></codeline>
<codeline lineno="1993"><highlight class="normal"></highlight></codeline>
<codeline lineno="1994"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>reset<sp/>the<sp/>CCxE<sp/>Bit<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1995"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>|=<sp/><sp/>(uint16_t)(TIM_CCx<sp/>&lt;&lt;<sp/>TIM_Channel);</highlight></codeline>
<codeline lineno="1996"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1997"><highlight class="normal"></highlight></codeline>
<codeline lineno="2010" refid="group___t_i_m___private___functions_1ga304ff7c8a1615498da749bf2507e9f2b" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga304ff7c8a1615498da749bf2507e9f2b" kindref="member">TIM_CCxNCmd</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_Channel,<sp/>uint16_t<sp/>TIM_CCxN)</highlight></codeline>
<codeline lineno="2011"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2012"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmp<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="2013"><highlight class="normal"></highlight></codeline>
<codeline lineno="2014"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2015"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga3c489ac3294f0d8f2ec097da909bc8e0" kindref="member">IS_TIM_LIST2_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2016"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___channel_1ga6f44459b7dfc4138bbc2c3795311c48c" kindref="member">IS_TIM_COMPLEMENTARY_CHANNEL</ref>(TIM_Channel));</highlight></codeline>
<codeline lineno="2017"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___capture___compare___n__state_1gad5a9f961e44c8d7c24066ac37ec79cbc" kindref="member">IS_TIM_CCXN</ref>(TIM_CCxN));</highlight></codeline>
<codeline lineno="2018"><highlight class="normal"></highlight></codeline>
<codeline lineno="2019"><highlight class="normal"><sp/><sp/>tmp<sp/>=<sp/><ref refid="group___t_i_m___private___defines_1ga167dfdf613827d1fdf2e4152497b4bd5" kindref="member">CCER_CCNE_Set</ref><sp/>&lt;&lt;<sp/>TIM_Channel;</highlight></codeline>
<codeline lineno="2020"><highlight class="normal"></highlight></codeline>
<codeline lineno="2021"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>CCxNE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2022"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)<sp/>~tmp;</highlight></codeline>
<codeline lineno="2023"><highlight class="normal"></highlight></codeline>
<codeline lineno="2024"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>reset<sp/>the<sp/>CCxNE<sp/>Bit<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="2025"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>|=<sp/><sp/>(uint16_t)(TIM_CCxN<sp/>&lt;&lt;<sp/>TIM_Channel);</highlight></codeline>
<codeline lineno="2026"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2027"><highlight class="normal"></highlight></codeline>
<codeline lineno="2051" refid="group___t_i_m___private___functions_1ga83ea0af5a7c1af521236ce5e4d2c42b0" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga83ea0af5a7c1af521236ce5e4d2c42b0" kindref="member">TIM_SelectOCxM</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_Channel,<sp/>uint16_t<sp/>TIM_OCMode)</highlight></codeline>
<codeline lineno="2052"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2053"><highlight class="normal"><sp/><sp/>uint32_t<sp/>tmp<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="2054"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmp1<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="2055"><highlight class="normal"></highlight></codeline>
<codeline lineno="2056"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2057"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2058"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___channel_1gae9721e3731e5fd983c83a9c1d32ef03d" kindref="member">IS_TIM_CHANNEL</ref>(TIM_Channel));</highlight></codeline>
<codeline lineno="2059"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___output___compare__and___p_w_m__modes_1ga45f530dd241d3b0787b5c2d62cd1b98f" kindref="member">IS_TIM_OCM</ref>(TIM_OCMode));</highlight></codeline>
<codeline lineno="2060"><highlight class="normal"></highlight></codeline>
<codeline lineno="2061"><highlight class="normal"><sp/><sp/>tmp<sp/>=<sp/>(uint32_t)<sp/>TIMx;</highlight></codeline>
<codeline lineno="2062"><highlight class="normal"><sp/><sp/>tmp<sp/>+=<sp/><ref refid="group___t_i_m___private___defines_1ga76469c9f56da4e7705336a6ac0248196" kindref="member">CCMR_Offset</ref>;</highlight></codeline>
<codeline lineno="2063"><highlight class="normal"></highlight></codeline>
<codeline lineno="2064"><highlight class="normal"><sp/><sp/>tmp1<sp/>=<sp/><ref refid="group___t_i_m___private___defines_1ga17c4ed624aa62f19fd496c3f3bd61137" kindref="member">CCER_CCE_Set</ref><sp/>&lt;&lt;<sp/>(uint16_t)TIM_Channel;</highlight></codeline>
<codeline lineno="2065"><highlight class="normal"></highlight></codeline>
<codeline lineno="2066"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>Channel:<sp/>Reset<sp/>the<sp/>CCxE<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2067"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)<sp/>~tmp1;</highlight></codeline>
<codeline lineno="2068"><highlight class="normal"></highlight></codeline>
<codeline lineno="2069"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIM_Channel<sp/>==<sp/><ref refid="group___t_i_m___channel_1ga69ea7f558f02c63dd1082d784d2449bd" kindref="member">TIM_Channel_1</ref>)<sp/>||(TIM_Channel<sp/>==<sp/><ref refid="group___t_i_m___channel_1ga012711b19e8c91f6f352801a3dc0bcc9" kindref="member">TIM_Channel_3</ref>))</highlight></codeline>
<codeline lineno="2070"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2071"><highlight class="normal"><sp/><sp/><sp/><sp/>tmp<sp/>+=<sp/>(TIM_Channel&gt;&gt;1);</highlight></codeline>
<codeline lineno="2072"><highlight class="normal"></highlight></codeline>
<codeline lineno="2073"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OCxM<sp/>bits<sp/>in<sp/>the<sp/>CCMRx<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2074"><highlight class="normal"><sp/><sp/><sp/><sp/>*(<ref refid="core__cm0_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)<sp/>tmp<sp/>&amp;=<sp/>(uint32_t)~((uint32_t)<ref refid="group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b" kindref="member">TIM_CCMR1_OC1M</ref>);</highlight></codeline>
<codeline lineno="2075"><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="2076"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>OCxM<sp/>bits<sp/>in<sp/>the<sp/>CCMRx<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2077"><highlight class="normal"><sp/><sp/><sp/><sp/>*(<ref refid="core__cm0_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)<sp/>tmp<sp/>|=<sp/>TIM_OCMode;</highlight></codeline>
<codeline lineno="2078"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2079"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2080"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2081"><highlight class="normal"><sp/><sp/><sp/><sp/>tmp<sp/>+=<sp/>(uint16_t)(TIM_Channel<sp/>-<sp/>(uint16_t)4)&gt;&gt;<sp/>(uint16_t)1;</highlight></codeline>
<codeline lineno="2082"><highlight class="normal"></highlight></codeline>
<codeline lineno="2083"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OCxM<sp/>bits<sp/>in<sp/>the<sp/>CCMRx<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2084"><highlight class="normal"><sp/><sp/><sp/><sp/>*(<ref refid="core__cm0_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)<sp/>tmp<sp/>&amp;=<sp/>(uint32_t)~((uint32_t)<ref refid="group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f" kindref="member">TIM_CCMR1_OC2M</ref>);</highlight></codeline>
<codeline lineno="2085"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="2086"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>OCxM<sp/>bits<sp/>in<sp/>the<sp/>CCMRx<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2087"><highlight class="normal"><sp/><sp/><sp/><sp/>*(<ref refid="core__cm0_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)<sp/>tmp<sp/>|=<sp/>(uint16_t)(TIM_OCMode<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="2088"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2089"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2090"><highlight class="normal"></highlight></codeline>
<codeline lineno="2091"><highlight class="normal"></highlight><highlight class="comment">//<sp/>[ILG]</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2092"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined<sp/>(<sp/>__GNUC__<sp/>)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2093"><highlight class="normal"></highlight><highlight class="preprocessor">#pragma<sp/>GCC<sp/>diagnostic<sp/>pop</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2094"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2095"><highlight class="normal"></highlight></codeline>
<codeline lineno="2103" refid="group___t_i_m___private___functions_1gace2384dd33e849a054f61b8e1fc7e7c3" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gace2384dd33e849a054f61b8e1fc7e7c3" kindref="member">TIM_UpdateDisableConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState)</highlight></codeline>
<codeline lineno="2104"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2105"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2106"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2107"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" kindref="member">IS_FUNCTIONAL_STATE</ref>(NewState));</highlight></codeline>
<codeline lineno="2108"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(NewState<sp/>!=<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>)</highlight></codeline>
<codeline lineno="2109"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2110"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Update<sp/>Disable<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2111"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c" kindref="member">TIM_CR1_UDIS</ref>;</highlight></codeline>
<codeline lineno="2112"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2113"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2114"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2115"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>Update<sp/>Disable<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2116"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c" kindref="member">TIM_CR1_UDIS</ref>);</highlight></codeline>
<codeline lineno="2117"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2118"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2119"><highlight class="normal"></highlight></codeline>
<codeline lineno="2131" refid="group___t_i_m___private___functions_1ga1d7a8f952e209de142499e67a653fc1f" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga1d7a8f952e209de142499e67a653fc1f" kindref="member">TIM_UpdateRequestConfig</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_UpdateSource)</highlight></codeline>
<codeline lineno="2132"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2133"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2134"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2135"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___update___source_1ga7c916798d8f5f4a828afadceb5d38a95" kindref="member">IS_TIM_UPDATE_SOURCE</ref>(TIM_UpdateSource));</highlight></codeline>
<codeline lineno="2136"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(TIM_UpdateSource<sp/>!=<sp/><ref refid="group___t_i_m___update___source_1ga32c67bc3f8211a2c7b44ee9fe1523875" kindref="member">TIM_UpdateSource_Global</ref>)</highlight></codeline>
<codeline lineno="2137"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2138"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>URS<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2139"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b" kindref="member">TIM_CR1_URS</ref>;</highlight></codeline>
<codeline lineno="2140"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2141"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2142"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2143"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>URS<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2144"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b" kindref="member">TIM_CR1_URS</ref>);</highlight></codeline>
<codeline lineno="2145"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2146"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2147"><highlight class="normal"></highlight></codeline>
<codeline lineno="2155" refid="group___t_i_m___private___functions_1ga42c2d1025a3937c9d9f38631af86ffa4" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga42c2d1025a3937c9d9f38631af86ffa4" kindref="member">TIM_SelectHallSensor</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState)</highlight></codeline>
<codeline lineno="2156"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2157"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2158"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2159"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" kindref="member">IS_FUNCTIONAL_STATE</ref>(NewState));</highlight></codeline>
<codeline lineno="2160"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(NewState<sp/>!=<sp/><ref refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" kindref="member">DISABLE</ref>)</highlight></codeline>
<codeline lineno="2161"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2162"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>TI1S<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2163"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c" kindref="member">TIM_CR2_TI1S</ref>;</highlight></codeline>
<codeline lineno="2164"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2165"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2166"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2167"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>TI1S<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2168"><highlight class="normal"><sp/><sp/><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c" kindref="member">TIM_CR2_TI1S</ref>);</highlight></codeline>
<codeline lineno="2169"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2170"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2171"><highlight class="normal"></highlight></codeline>
<codeline lineno="2181" refid="group___t_i_m___private___functions_1gadd2cca5fac6c1291dc4339098d5c9562" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gadd2cca5fac6c1291dc4339098d5c9562" kindref="member">TIM_SelectOnePulseMode</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_OPMode)</highlight></codeline>
<codeline lineno="2182"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2183"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2184"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2185"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___one___pulse___mode_1ga3f4a4305b4feacb4322eb4a358e54637" kindref="member">IS_TIM_OPM_MODE</ref>(TIM_OPMode));</highlight></codeline>
<codeline lineno="2186"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>OPM<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2187"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29" kindref="member">TIM_CR1_OPM</ref>);</highlight></codeline>
<codeline lineno="2188"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>OPM<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2189"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>|=<sp/>TIM_OPMode;</highlight></codeline>
<codeline lineno="2190"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2191"><highlight class="normal"></highlight></codeline>
<codeline lineno="2213" refid="group___t_i_m___private___functions_1ga28745aaa549e2067e42c19569209e6c6" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga28745aaa549e2067e42c19569209e6c6" kindref="member">TIM_SelectOutputTrigger</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_TRGOSource)</highlight></codeline>
<codeline lineno="2214"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2215"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2216"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga421bba71d6e8fbe9a9d422ecd59e79be" kindref="member">IS_TIM_LIST7_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2217"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___trigger___output___source_1gadf4e4e0422bd9c108b184884781d2d46" kindref="member">IS_TIM_TRGO_SOURCE</ref>(TIM_TRGOSource));</highlight></codeline>
<codeline lineno="2218"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>MMS<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2219"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gaaa6987d980e5c4c71c7d0faa1eb97a45" kindref="member">TIM_CR2_MMS</ref>);</highlight></codeline>
<codeline lineno="2220"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>TRGO<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2221"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a954eb69fd4e2e6b43ba6c80986f691d8" kindref="member">CR2</ref><sp/>|=<sp/><sp/>TIM_TRGOSource;</highlight></codeline>
<codeline lineno="2222"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2223"><highlight class="normal"></highlight></codeline>
<codeline lineno="2236" refid="group___t_i_m___private___functions_1ga2f19ce1d90990691cf037e419ba08003" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga2f19ce1d90990691cf037e419ba08003" kindref="member">TIM_SelectSlaveMode</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_SlaveMode)</highlight></codeline>
<codeline lineno="2237"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2238"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2239"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2240"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___slave___mode_1ga7f0e666bc968c56df7f1f6c2465c89fb" kindref="member">IS_TIM_SLAVE_MODE</ref>(TIM_SlaveMode));</highlight></codeline>
<codeline lineno="2241"><highlight class="normal"><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>SMS<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2242"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" kindref="member">TIM_SMCR_SMS</ref>);</highlight></codeline>
<codeline lineno="2243"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Slave<sp/>Mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2244"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>|=<sp/>TIM_SlaveMode;</highlight></codeline>
<codeline lineno="2245"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2246"><highlight class="normal"></highlight></codeline>
<codeline lineno="2257" refid="group___t_i_m___private___functions_1ga4dcc3d11b670c381d0ff9cb7e9fd01e2" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga4dcc3d11b670c381d0ff9cb7e9fd01e2" kindref="member">TIM_SelectMasterSlaveMode</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_MasterSlaveMode)</highlight></codeline>
<codeline lineno="2258"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2259"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2260"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2261"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___master___slave___mode_1ga53146701cf287a0eca43b9232dffac60" kindref="member">IS_TIM_MSM_STATE</ref>(TIM_MasterSlaveMode));</highlight></codeline>
<codeline lineno="2262"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>MSM<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2263"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c" kindref="member">TIM_SMCR_MSM</ref>);</highlight></codeline>
<codeline lineno="2264"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="2265"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>or<sp/>Reset<sp/>the<sp/>MSM<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2266"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476012f1b4567ffc21ded0b5fd50985e" kindref="member">SMCR</ref><sp/>|=<sp/>TIM_MasterSlaveMode;</highlight></codeline>
<codeline lineno="2267"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2268"><highlight class="normal"></highlight></codeline>
<codeline lineno="2275" refid="group___t_i_m___private___functions_1gaad2c31dc9c551b48f08b96ba49c4aa44" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gaad2c31dc9c551b48f08b96ba49c4aa44" kindref="member">TIM_SetCounter</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>Counter)</highlight></codeline>
<codeline lineno="2276"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2277"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2278"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2279"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Counter<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2280"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ad6920b90862a061dd50b13760cb07e68" kindref="member">CNT</ref><sp/>=<sp/>Counter;</highlight></codeline>
<codeline lineno="2281"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2282"><highlight class="normal"></highlight></codeline>
<codeline lineno="2289" refid="group___t_i_m___private___functions_1ga7880e4c00002d6421f9059a2ed841d5c" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga7880e4c00002d6421f9059a2ed841d5c" kindref="member">TIM_SetAutoreload</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>Autoreload)</highlight></codeline>
<codeline lineno="2290"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2291"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2292"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2293"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Autoreload<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2294"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a32ceda49b331ef9f61567ef9ffdf045e" kindref="member">ARR</ref><sp/>=<sp/>Autoreload;</highlight></codeline>
<codeline lineno="2295"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2296"><highlight class="normal"></highlight></codeline>
<codeline lineno="2303" refid="group___t_i_m___private___functions_1gab3a6031f187cb8af62eb09a67b4fd2ad" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gab3a6031f187cb8af62eb09a67b4fd2ad" kindref="member">TIM_SetCompare1</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>Compare1)</highlight></codeline>
<codeline lineno="2304"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2305"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2306"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2307"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Capture<sp/>Compare1<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2308"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a537cdfa9f0229951c2d624be6de74977" kindref="member">CCR1</ref><sp/>=<sp/>Compare1;</highlight></codeline>
<codeline lineno="2309"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2310"><highlight class="normal"></highlight></codeline>
<codeline lineno="2317" refid="group___t_i_m___private___functions_1ga0175ef4fabade443909002a63d4e9758" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga0175ef4fabade443909002a63d4e9758" kindref="member">TIM_SetCompare2</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>Compare2)</highlight></codeline>
<codeline lineno="2318"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2319"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2320"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2321"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Capture<sp/>Compare2<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2322"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ae72bdd579eec96a3b863fb1720195f50" kindref="member">CCR2</ref><sp/>=<sp/>Compare2;</highlight></codeline>
<codeline lineno="2323"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2324"><highlight class="normal"></highlight></codeline>
<codeline lineno="2331" refid="group___t_i_m___private___functions_1ga416df50f4223351e366ae40a4ec163ae" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga416df50f4223351e366ae40a4ec163ae" kindref="member">TIM_SetCompare3</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>Compare3)</highlight></codeline>
<codeline lineno="2332"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2333"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2334"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2335"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Capture<sp/>Compare3<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2336"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ad8c1bcb20bf3080af8440994a247cc9c" kindref="member">CCR3</ref><sp/>=<sp/>Compare3;</highlight></codeline>
<codeline lineno="2337"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2338"><highlight class="normal"></highlight></codeline>
<codeline lineno="2345" refid="group___t_i_m___private___functions_1gaf428edf474804691d6f587e78c97a082" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gaf428edf474804691d6f587e78c97a082" kindref="member">TIM_SetCompare4</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>Compare4)</highlight></codeline>
<codeline lineno="2346"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2347"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2348"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2349"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>Capture<sp/>Compare4<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2350"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a858fde116b024a952326715731650bc2" kindref="member">CCR4</ref><sp/>=<sp/>Compare4;</highlight></codeline>
<codeline lineno="2351"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2352"><highlight class="normal"></highlight></codeline>
<codeline lineno="2364" refid="group___t_i_m___private___functions_1gaf0f684dea88e222de9689d8ed0ca8805" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1gaf0f684dea88e222de9689d8ed0ca8805" kindref="member">TIM_SetIC1Prescaler</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPSC)</highlight></codeline>
<codeline lineno="2365"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2366"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2367"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2368"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321" kindref="member">IS_TIM_IC_PRESCALER</ref>(TIM_ICPSC));</highlight></codeline>
<codeline lineno="2369"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>IC1PSC<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2370"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72" kindref="member">TIM_CCMR1_IC1PSC</ref>);</highlight></codeline>
<codeline lineno="2371"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>IC1PSC<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2372"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>|=<sp/>TIM_ICPSC;</highlight></codeline>
<codeline lineno="2373"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2374"><highlight class="normal"></highlight></codeline>
<codeline lineno="2386" refid="group___t_i_m___private___functions_1ga3cc4869b5fe73271808512c89322a325" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga3cc4869b5fe73271808512c89322a325" kindref="member">TIM_SetIC2Prescaler</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPSC)</highlight></codeline>
<codeline lineno="2387"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2388"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2389"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2390"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321" kindref="member">IS_TIM_IC_PRESCALER</ref>(TIM_ICPSC));</highlight></codeline>
<codeline lineno="2391"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>IC2PSC<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2392"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga5e8e704f9ce5742f45e15e3b3126aa9d" kindref="member">TIM_CCMR1_IC2PSC</ref>);</highlight></codeline>
<codeline lineno="2393"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>IC2PSC<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2394"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>|=<sp/>(uint16_t)(TIM_ICPSC<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="2395"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2396"><highlight class="normal"></highlight></codeline>
<codeline lineno="2408" refid="group___t_i_m___private___functions_1ga76f906383b8132ebe00dffadb70cf7f9" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga76f906383b8132ebe00dffadb70cf7f9" kindref="member">TIM_SetIC3Prescaler</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPSC)</highlight></codeline>
<codeline lineno="2409"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2410"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2411"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2412"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321" kindref="member">IS_TIM_IC_PRESCALER</ref>(TIM_ICPSC));</highlight></codeline>
<codeline lineno="2413"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>IC3PSC<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2414"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gafc3d11f2e968752bc9ec7131c986c3a6" kindref="member">TIM_CCMR2_IC3PSC</ref>);</highlight></codeline>
<codeline lineno="2415"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>IC3PSC<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2416"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>|=<sp/>TIM_ICPSC;</highlight></codeline>
<codeline lineno="2417"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2418"><highlight class="normal"></highlight></codeline>
<codeline lineno="2430" refid="group___t_i_m___private___functions_1ga0f2c784271356d6b64b8c0da64dbdbc2" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga0f2c784271356d6b64b8c0da64dbdbc2" kindref="member">TIM_SetIC4Prescaler</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPSC)</highlight></codeline>
<codeline lineno="2431"><highlight class="normal">{<sp/><sp/></highlight></codeline>
<codeline lineno="2432"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2433"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2434"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___input___capture___prescaler_1ga91d219d7a210eb0a4bb49d72bda6b321" kindref="member">IS_TIM_IC_PRESCALER</ref>(TIM_ICPSC));</highlight></codeline>
<codeline lineno="2435"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>IC4PSC<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2436"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga6fd7591e2de10272f7fafb08cdd1b7b0" kindref="member">TIM_CCMR2_IC4PSC</ref>);</highlight></codeline>
<codeline lineno="2437"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>IC4PSC<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2438"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>|=<sp/>(uint16_t)(TIM_ICPSC<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="2439"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2440"><highlight class="normal"></highlight></codeline>
<codeline lineno="2452" refid="group___t_i_m___private___functions_1ga20ef804dc32c723662d11ee7da3baab2" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga20ef804dc32c723662d11ee7da3baab2" kindref="member">TIM_SetClockDivision</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_CKD)</highlight></codeline>
<codeline lineno="2453"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2454"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2455"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2456"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___clock___division___c_k_d_1ga9298ec9ad2d578a4c54e6c0dd4c03946" kindref="member">IS_TIM_CKD_DIV</ref>(TIM_CKD));</highlight></codeline>
<codeline lineno="2457"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>CKD<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2458"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72" kindref="member">TIM_CR1_CKD</ref>);</highlight></codeline>
<codeline lineno="2459"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>the<sp/>CKD<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2460"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a410988826004fdd21d55071215144ba9" kindref="member">CR1</ref><sp/>|=<sp/>TIM_CKD;</highlight></codeline>
<codeline lineno="2461"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2462"><highlight class="normal"></highlight></codeline>
<codeline lineno="2468" refid="group___t_i_m___private___functions_1ga29eb9f7151ceea94c3988539a5ee91cf" refkind="member"><highlight class="normal">uint16_t<sp/><ref refid="group___t_i_m___private___functions_1ga29eb9f7151ceea94c3988539a5ee91cf" kindref="member">TIM_GetCapture1</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx)</highlight></codeline>
<codeline lineno="2469"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2470"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2471"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga120d98895bd48d628028753212b68233" kindref="member">IS_TIM_LIST8_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2472"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>Capture<sp/>1<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2473"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a537cdfa9f0229951c2d624be6de74977" kindref="member">CCR1</ref>;</highlight></codeline>
<codeline lineno="2474"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2475"><highlight class="normal"></highlight></codeline>
<codeline lineno="2481" refid="group___t_i_m___private___functions_1ga437fcf00ee9d0a9df9150cc120efc5ad" refkind="member"><highlight class="normal">uint16_t<sp/><ref refid="group___t_i_m___private___functions_1ga437fcf00ee9d0a9df9150cc120efc5ad" kindref="member">TIM_GetCapture2</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx)</highlight></codeline>
<codeline lineno="2482"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2483"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2484"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga99fabffbddc9ca930f80a4480daeecbe" kindref="member">IS_TIM_LIST6_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2485"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>Capture<sp/>2<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2486"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ae72bdd579eec96a3b863fb1720195f50" kindref="member">CCR2</ref>;</highlight></codeline>
<codeline lineno="2487"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2488"><highlight class="normal"></highlight></codeline>
<codeline lineno="2494" refid="group___t_i_m___private___functions_1gab71d1d3d8a15f3be9e74dca51fcca5fa" refkind="member"><highlight class="normal">uint16_t<sp/><ref refid="group___t_i_m___private___functions_1gab71d1d3d8a15f3be9e74dca51fcca5fa" kindref="member">TIM_GetCapture3</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx)</highlight></codeline>
<codeline lineno="2495"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2496"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2497"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));<sp/></highlight></codeline>
<codeline lineno="2498"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>Capture<sp/>3<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2499"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ad8c1bcb20bf3080af8440994a247cc9c" kindref="member">CCR3</ref>;</highlight></codeline>
<codeline lineno="2500"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2501"><highlight class="normal"></highlight></codeline>
<codeline lineno="2507" refid="group___t_i_m___private___functions_1ga09049af04c8345849c6f82ccfae242a6" refkind="member"><highlight class="normal">uint16_t<sp/><ref refid="group___t_i_m___private___functions_1ga09049af04c8345849c6f82ccfae242a6" kindref="member">TIM_GetCapture4</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx)</highlight></codeline>
<codeline lineno="2508"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2509"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2510"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga2d80541c542755ac3f2aca078bd98adb" kindref="member">IS_TIM_LIST3_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2511"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>Capture<sp/>4<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2512"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a858fde116b024a952326715731650bc2" kindref="member">CCR4</ref>;</highlight></codeline>
<codeline lineno="2513"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2514"><highlight class="normal"></highlight></codeline>
<codeline lineno="2520" refid="group___t_i_m___private___functions_1gab6826b144ae70e206f51ae8af5318a93" refkind="member"><highlight class="normal">uint16_t<sp/><ref refid="group___t_i_m___private___functions_1gab6826b144ae70e206f51ae8af5318a93" kindref="member">TIM_GetCounter</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx)</highlight></codeline>
<codeline lineno="2521"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2522"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2523"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2524"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>Counter<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2525"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ad6920b90862a061dd50b13760cb07e68" kindref="member">CNT</ref>;</highlight></codeline>
<codeline lineno="2526"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2527"><highlight class="normal"></highlight></codeline>
<codeline lineno="2533" refid="group___t_i_m___private___functions_1ga427eb6e533480e02a27cd0ca876183d6" refkind="member"><highlight class="normal">uint16_t<sp/><ref refid="group___t_i_m___private___functions_1ga427eb6e533480e02a27cd0ca876183d6" kindref="member">TIM_GetPrescaler</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx)</highlight></codeline>
<codeline lineno="2534"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2535"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2536"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2537"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>the<sp/>Prescaler<sp/>Register<sp/>value<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2538"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ad58e05db30d309608402a69d87c36505" kindref="member">PSC</ref>;</highlight></codeline>
<codeline lineno="2539"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2540"><highlight class="normal"></highlight></codeline>
<codeline lineno="2567" refid="group___t_i_m___private___functions_1ga0adcbbd5e838ec8642e7a9b80075f41f" refkind="member"><highlight class="normal"><ref refid="group___exported__types_1ga89136caac2e14c55151f527ac02daaff" kindref="member">FlagStatus</ref><sp/><ref refid="group___t_i_m___private___functions_1ga0adcbbd5e838ec8642e7a9b80075f41f" kindref="member">TIM_GetFlagStatus</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_FLAG)</highlight></codeline>
<codeline lineno="2568"><highlight class="normal">{<sp/></highlight></codeline>
<codeline lineno="2569"><highlight class="normal"><sp/><sp/><ref refid="group___exported__types_1gaacbd7ed539db0aacd973a0f6eca34074" kindref="member">ITStatus</ref><sp/>bitstatus<sp/>=<sp/><ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" kindref="member">RESET</ref>;<sp/><sp/></highlight></codeline>
<codeline lineno="2570"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2571"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2572"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___flags_1ga6406de8131ae53ee29740c3e8627b098" kindref="member">IS_TIM_GET_FLAG</ref>(TIM_FLAG));</highlight></codeline>
<codeline lineno="2573"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="2574"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af686e22c1792dc59dfeffe451d47cf13" kindref="member">SR</ref><sp/>&amp;<sp/>TIM_FLAG)<sp/>!=<sp/>(uint16_t)<ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" kindref="member">RESET</ref>)</highlight></codeline>
<codeline lineno="2575"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2576"><highlight class="normal"><sp/><sp/><sp/><sp/>bitstatus<sp/>=<sp/><ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792" kindref="member">SET</ref>;</highlight></codeline>
<codeline lineno="2577"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2578"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2579"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2580"><highlight class="normal"><sp/><sp/><sp/><sp/>bitstatus<sp/>=<sp/><ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" kindref="member">RESET</ref>;</highlight></codeline>
<codeline lineno="2581"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2582"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>bitstatus;</highlight></codeline>
<codeline lineno="2583"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2584"><highlight class="normal"></highlight></codeline>
<codeline lineno="2611" refid="group___t_i_m___private___functions_1ga46568c7b254941dc53e785342d60baf3" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga46568c7b254941dc53e785342d60baf3" kindref="member">TIM_ClearFlag</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_FLAG)</highlight></codeline>
<codeline lineno="2612"><highlight class="normal">{<sp/><sp/></highlight></codeline>
<codeline lineno="2613"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2614"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2615"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___flags_1gae60a1b5900de8354b2a4f017b2bd4f94" kindref="member">IS_TIM_CLEAR_FLAG</ref>(TIM_FLAG));</highlight></codeline>
<codeline lineno="2616"><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="2617"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Clear<sp/>the<sp/>flags<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2618"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af686e22c1792dc59dfeffe451d47cf13" kindref="member">SR</ref><sp/>=<sp/>(uint16_t)~TIM_FLAG;</highlight></codeline>
<codeline lineno="2619"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2620"><highlight class="normal"></highlight></codeline>
<codeline lineno="2643" refid="group___t_i_m___private___functions_1ga0827a0b411707304f76d33050727c24d" refkind="member"><highlight class="normal"><ref refid="group___exported__types_1gaacbd7ed539db0aacd973a0f6eca34074" kindref="member">ITStatus</ref><sp/><ref refid="group___t_i_m___private___functions_1ga0827a0b411707304f76d33050727c24d" kindref="member">TIM_GetITStatus</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_IT)</highlight></codeline>
<codeline lineno="2644"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2645"><highlight class="normal"><sp/><sp/><ref refid="group___exported__types_1gaacbd7ed539db0aacd973a0f6eca34074" kindref="member">ITStatus</ref><sp/>bitstatus<sp/>=<sp/><ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" kindref="member">RESET</ref>;<sp/><sp/></highlight></codeline>
<codeline lineno="2646"><highlight class="normal"><sp/><sp/>uint16_t<sp/>itstatus<sp/>=<sp/>0x0,<sp/>itenable<sp/>=<sp/>0x0;</highlight></codeline>
<codeline lineno="2647"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2648"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2649"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m__interrupt__sources_1ga38e9d740c8d4ed8fcaced73816c124e6" kindref="member">IS_TIM_GET_IT</ref>(TIM_IT));</highlight></codeline>
<codeline lineno="2650"><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="2651"><highlight class="normal"><sp/><sp/>itstatus<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af686e22c1792dc59dfeffe451d47cf13" kindref="member">SR</ref><sp/>&amp;<sp/>TIM_IT;</highlight></codeline>
<codeline lineno="2652"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="2653"><highlight class="normal"><sp/><sp/>itenable<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a25b145e57a694bb384eee08fcd107c3a" kindref="member">DIER</ref><sp/>&amp;<sp/>TIM_IT;</highlight></codeline>
<codeline lineno="2654"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((itstatus<sp/>!=<sp/>(uint16_t)<ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" kindref="member">RESET</ref>)<sp/>&amp;&amp;<sp/>(itenable<sp/>!=<sp/>(uint16_t)RESET))</highlight></codeline>
<codeline lineno="2655"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2656"><highlight class="normal"><sp/><sp/><sp/><sp/>bitstatus<sp/>=<sp/><ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792" kindref="member">SET</ref>;</highlight></codeline>
<codeline lineno="2657"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2658"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2659"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2660"><highlight class="normal"><sp/><sp/><sp/><sp/>bitstatus<sp/>=<sp/><ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" kindref="member">RESET</ref>;</highlight></codeline>
<codeline lineno="2661"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2662"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>bitstatus;</highlight></codeline>
<codeline lineno="2663"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2664"><highlight class="normal"></highlight></codeline>
<codeline lineno="2687" refid="group___t_i_m___private___functions_1ga9eb1e95af71ed380f51a2c6d585cc5d6" refkind="member"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___t_i_m___private___functions_1ga9eb1e95af71ed380f51a2c6d585cc5d6" kindref="member">TIM_ClearITPendingBit</ref>(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_IT)</highlight></codeline>
<codeline lineno="2688"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2689"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Check<sp/>the<sp/>parameters<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2690"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m___exported__constants_1ga71710da28a59c007a1d2ddee18a5ffcc" kindref="member">IS_TIM_ALL_PERIPH</ref>(TIMx));</highlight></codeline>
<codeline lineno="2691"><highlight class="normal"><sp/><sp/><ref refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" kindref="member">assert_param</ref>(<ref refid="group___t_i_m__interrupt__sources_1ga14fce0f8dbe0925e45b415b34bd162c9" kindref="member">IS_TIM_IT</ref>(TIM_IT));</highlight></codeline>
<codeline lineno="2692"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Clear<sp/>the<sp/>IT<sp/>pending<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2693"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af686e22c1792dc59dfeffe451d47cf13" kindref="member">SR</ref><sp/>=<sp/>(uint16_t)~TIM_IT;</highlight></codeline>
<codeline lineno="2694"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2695"><highlight class="normal"></highlight></codeline>
<codeline lineno="2712"><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>TI1_Config(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPolarity,<sp/>uint16_t<sp/>TIM_ICSelection,</highlight></codeline>
<codeline lineno="2713"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_ICFilter)</highlight></codeline>
<codeline lineno="2714"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2715"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0,<sp/>tmpccer<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="2716"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>Channel<sp/>1:<sp/>Reset<sp/>the<sp/>CC1E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2717"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937" kindref="member">TIM_CCER_CC1E</ref>);</highlight></codeline>
<codeline lineno="2718"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="2719"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="2720"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Input<sp/>and<sp/>set<sp/>the<sp/>filter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2721"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)(((uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" kindref="member">TIM_CCMR1_CC1S</ref>))<sp/>&amp;<sp/>((uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912" kindref="member">TIM_CCMR1_IC1F</ref>)));</highlight></codeline>
<codeline lineno="2722"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>(uint16_t)(TIM_ICSelection<sp/>|<sp/>(uint16_t)(TIM_ICFilter<sp/>&lt;&lt;<sp/>(uint16_t)4));</highlight></codeline>
<codeline lineno="2723"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="2724"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b" kindref="member">TIM2</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9" kindref="member">TIM3</ref>)<sp/>||</highlight></codeline>
<codeline lineno="2725"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec" kindref="member">TIM4</ref>)<sp/>||(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14" kindref="member">TIM5</ref>))</highlight></codeline>
<codeline lineno="2726"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2727"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Polarity<sp/>and<sp/>set<sp/>the<sp/>CC1E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2728"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)(<ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref>));</highlight></codeline>
<codeline lineno="2729"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_ICPolarity<sp/>|<sp/>(uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937" kindref="member">TIM_CCER_CC1E</ref>);</highlight></codeline>
<codeline lineno="2730"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2731"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2732"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2733"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Polarity<sp/>and<sp/>set<sp/>the<sp/>CC1E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2734"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)(<ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36" kindref="member">TIM_CCER_CC1NP</ref>));</highlight></codeline>
<codeline lineno="2735"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_ICPolarity<sp/>|<sp/>(uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937" kindref="member">TIM_CCER_CC1E</ref>);</highlight></codeline>
<codeline lineno="2736"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2737"><highlight class="normal"></highlight></codeline>
<codeline lineno="2738"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>and<sp/>CCER<sp/>registers<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2739"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1;</highlight></codeline>
<codeline lineno="2740"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="2741"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2742"><highlight class="normal"></highlight></codeline>
<codeline lineno="2759"><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>TI2_Config(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPolarity,<sp/>uint16_t<sp/>TIM_ICSelection,</highlight></codeline>
<codeline lineno="2760"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_ICFilter)</highlight></codeline>
<codeline lineno="2761"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2762"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr1<sp/>=<sp/>0,<sp/>tmpccer<sp/>=<sp/>0,<sp/>tmp<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="2763"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>Channel<sp/>2:<sp/>Reset<sp/>the<sp/>CC2E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2764"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c" kindref="member">TIM_CCER_CC2E</ref>);</highlight></codeline>
<codeline lineno="2765"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref>;</highlight></codeline>
<codeline lineno="2766"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="2767"><highlight class="normal"><sp/><sp/>tmp<sp/>=<sp/>(uint16_t)(TIM_ICPolarity<sp/>&lt;&lt;<sp/>4);</highlight></codeline>
<codeline lineno="2768"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Input<sp/>and<sp/>set<sp/>the<sp/>filter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2769"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>&amp;=<sp/>(uint16_t)(((uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf" kindref="member">TIM_CCMR1_CC2S</ref>))<sp/>&amp;<sp/>((uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga2b942752d686c23323880ff576e7dffb" kindref="member">TIM_CCMR1_IC2F</ref>)));</highlight></codeline>
<codeline lineno="2770"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>(uint16_t)(TIM_ICFilter<sp/>&lt;&lt;<sp/>12);</highlight></codeline>
<codeline lineno="2771"><highlight class="normal"><sp/><sp/>tmpccmr1<sp/>|=<sp/>(uint16_t)(TIM_ICSelection<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="2772"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="2773"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b" kindref="member">TIM2</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9" kindref="member">TIM3</ref>)<sp/>||</highlight></codeline>
<codeline lineno="2774"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec" kindref="member">TIM4</ref>)<sp/>||(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14" kindref="member">TIM5</ref>))</highlight></codeline>
<codeline lineno="2775"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2776"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Polarity<sp/>and<sp/>set<sp/>the<sp/>CC2E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2777"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)(<ref refid="group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912" kindref="member">TIM_CCER_CC2P</ref>));</highlight></codeline>
<codeline lineno="2778"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/><sp/>(uint16_t)(tmp<sp/>|<sp/>(uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c" kindref="member">TIM_CCER_CC2E</ref>);</highlight></codeline>
<codeline lineno="2779"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2780"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2781"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2782"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Polarity<sp/>and<sp/>set<sp/>the<sp/>CC2E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2783"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)(<ref refid="group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912" kindref="member">TIM_CCER_CC2P</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f" kindref="member">TIM_CCER_CC2NP</ref>));</highlight></codeline>
<codeline lineno="2784"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_ICPolarity<sp/>|<sp/>(uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c" kindref="member">TIM_CCER_CC2E</ref>);</highlight></codeline>
<codeline lineno="2785"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2786"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="2787"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR1<sp/>and<sp/>CCER<sp/>registers<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2788"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9094f9bb312461d2fc1499f5f8d91c64" kindref="member">CCMR1</ref><sp/>=<sp/>tmpccmr1<sp/>;</highlight></codeline>
<codeline lineno="2789"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="2790"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2791"><highlight class="normal"></highlight></codeline>
<codeline lineno="2808"><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>TI3_Config(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPolarity,<sp/>uint16_t<sp/>TIM_ICSelection,</highlight></codeline>
<codeline lineno="2809"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_ICFilter)</highlight></codeline>
<codeline lineno="2810"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2811"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr2<sp/>=<sp/>0,<sp/>tmpccer<sp/>=<sp/>0,<sp/>tmp<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="2812"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>Channel<sp/>3:<sp/>Reset<sp/>the<sp/>CC3E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2813"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f" kindref="member">TIM_CCER_CC3E</ref>);</highlight></codeline>
<codeline lineno="2814"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="2815"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="2816"><highlight class="normal"><sp/><sp/>tmp<sp/>=<sp/>(uint16_t)(TIM_ICPolarity<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="2817"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Input<sp/>and<sp/>set<sp/>the<sp/>filter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2818"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>&amp;=<sp/>(uint16_t)(((uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga2eabcc7e322b02c9c406b3ff70308260" kindref="member">TIM_CCMR2_CC3S</ref>))<sp/>&amp;<sp/>((uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gad218af6bd1de72891e1b85d582b766cd" kindref="member">TIM_CCMR2_IC3F</ref>)));</highlight></codeline>
<codeline lineno="2819"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>(uint16_t)(TIM_ICSelection<sp/>|<sp/>(uint16_t)(TIM_ICFilter<sp/>&lt;&lt;<sp/>(uint16_t)4));</highlight></codeline>
<codeline lineno="2820"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="2821"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b" kindref="member">TIM2</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9" kindref="member">TIM3</ref>)<sp/>||</highlight></codeline>
<codeline lineno="2822"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec" kindref="member">TIM4</ref>)<sp/>||(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14" kindref="member">TIM5</ref>))</highlight></codeline>
<codeline lineno="2823"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2824"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Polarity<sp/>and<sp/>set<sp/>the<sp/>CC3E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2825"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)(<ref refid="group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5" kindref="member">TIM_CCER_CC3P</ref>));</highlight></codeline>
<codeline lineno="2826"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(tmp<sp/>|<sp/>(uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f" kindref="member">TIM_CCER_CC3E</ref>);</highlight></codeline>
<codeline lineno="2827"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2828"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2829"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2830"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Polarity<sp/>and<sp/>set<sp/>the<sp/>CC3E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2831"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)(<ref refid="group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5" kindref="member">TIM_CCER_CC3P</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521" kindref="member">TIM_CCER_CC3NP</ref>));</highlight></codeline>
<codeline lineno="2832"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_ICPolarity<sp/>|<sp/>(uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f" kindref="member">TIM_CCER_CC3E</ref>);</highlight></codeline>
<codeline lineno="2833"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2834"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="2835"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>and<sp/>CCER<sp/>registers<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2836"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmr2;</highlight></codeline>
<codeline lineno="2837"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="2838"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2839"><highlight class="normal"></highlight></codeline>
<codeline lineno="2856"><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>TI4_Config(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref>*<sp/>TIMx,<sp/>uint16_t<sp/>TIM_ICPolarity,<sp/>uint16_t<sp/>TIM_ICSelection,</highlight></codeline>
<codeline lineno="2857"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint16_t<sp/>TIM_ICFilter)</highlight></codeline>
<codeline lineno="2858"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2859"><highlight class="normal"><sp/><sp/>uint16_t<sp/>tmpccmr2<sp/>=<sp/>0,<sp/>tmpccer<sp/>=<sp/>0,<sp/>tmp<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="2860"><highlight class="normal"></highlight></codeline>
<codeline lineno="2861"><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>the<sp/>Channel<sp/>4:<sp/>Reset<sp/>the<sp/>CC4E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2862"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>&amp;=<sp/>(uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621" kindref="member">TIM_CCER_CC4E</ref>);</highlight></codeline>
<codeline lineno="2863"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref>;</highlight></codeline>
<codeline lineno="2864"><highlight class="normal"><sp/><sp/>tmpccer<sp/>=<sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref>;</highlight></codeline>
<codeline lineno="2865"><highlight class="normal"><sp/><sp/>tmp<sp/>=<sp/>(uint16_t)(TIM_ICPolarity<sp/>&lt;&lt;<sp/>12);</highlight></codeline>
<codeline lineno="2866"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Input<sp/>and<sp/>set<sp/>the<sp/>filter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2867"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>&amp;=<sp/>(uint16_t)((uint16_t)(~(uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga294e216b50edd1c2f891143e1f971048" kindref="member">TIM_CCMR2_CC4S</ref>)<sp/>&amp;<sp/>((uint16_t)~((uint16_t)<ref refid="group___peripheral___registers___bits___definition_1gad51653fd06a591294d432385e794a19e" kindref="member">TIM_CCMR2_IC4F</ref>)));</highlight></codeline>
<codeline lineno="2868"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>(uint16_t)(TIM_ICSelection<sp/>&lt;&lt;<sp/>8);</highlight></codeline>
<codeline lineno="2869"><highlight class="normal"><sp/><sp/>tmpccmr2<sp/>|=<sp/>(uint16_t)(TIM_ICFilter<sp/>&lt;&lt;<sp/>12);</highlight></codeline>
<codeline lineno="2870"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="2871"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e" kindref="member">TIM8</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b" kindref="member">TIM2</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9" kindref="member">TIM3</ref>)<sp/>||</highlight></codeline>
<codeline lineno="2872"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/>(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec" kindref="member">TIM4</ref>)<sp/>||(TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14" kindref="member">TIM5</ref>))</highlight></codeline>
<codeline lineno="2873"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2874"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Polarity<sp/>and<sp/>set<sp/>the<sp/>CC4E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2875"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)(<ref refid="group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1" kindref="member">TIM_CCER_CC4P</ref>));</highlight></codeline>
<codeline lineno="2876"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(tmp<sp/>|<sp/>(uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621" kindref="member">TIM_CCER_CC4E</ref>);</highlight></codeline>
<codeline lineno="2877"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2878"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2879"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="2880"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>Polarity<sp/>and<sp/>set<sp/>the<sp/>CC4E<sp/>Bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2881"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>&amp;=<sp/>(uint16_t)~((uint16_t)(<ref refid="group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5" kindref="member">TIM_CCER_CC3P</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga41b88bff3f38cec0617ce66fa5aef260" kindref="member">TIM_CCER_CC4NP</ref>));</highlight></codeline>
<codeline lineno="2882"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpccer<sp/>|=<sp/>(uint16_t)(TIM_ICPolarity<sp/>|<sp/>(uint16_t)<ref refid="group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621" kindref="member">TIM_CCER_CC4E</ref>);</highlight></codeline>
<codeline lineno="2883"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="2884"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Write<sp/>to<sp/>TIMx<sp/>CCMR2<sp/>and<sp/>CCER<sp/>registers<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2885"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a22bb9f39aae46365d3ec3c5973f90039" kindref="member">CCMR2</ref><sp/>=<sp/>tmpccmr2;</highlight></codeline>
<codeline lineno="2886"><highlight class="normal"><sp/><sp/>TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2a7ebf9d3041dc20da591668d916f5bc" kindref="member">CCER</ref><sp/>=<sp/>tmpccer;</highlight></codeline>
<codeline lineno="2887"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2888"><highlight class="normal"></highlight></codeline>
<codeline lineno="2901"><highlight class="comment">/*******************<sp/>(C)<sp/>COPYRIGHT<sp/>2011<sp/>STMicroelectronics<sp/>*****END<sp/>OF<sp/>FILE****/</highlight><highlight class="normal"></highlight></codeline>
    </programlisting>
    <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_tim.c"/>
  </compounddef>
</doxygen>
