; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_div_mul_sum_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 5, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = lshr i32 %8, 2, !dbg !12
  %10 = and i32 %9, 31, !dbg !12
  %11 = shl i32 %8, 2, !dbg !12
  %12 = and i32 %11, 12, !dbg !12
  %13 = and i32 %11, 28, !dbg !12
  %14 = or disjoint i32 %7, %10, !dbg !13
  %15 = or disjoint i32 %7, %13, !dbg !13
  %16 = icmp slt i32 %14, 32, !dbg !14
  %17 = icmp slt i32 %15, 32, !dbg !14
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %19 = shl i32 %18, 4, !dbg !16
  %20 = lshr i32 %8, 3, !dbg !17
  %21 = and i32 %20, 15, !dbg !17
  %22 = or disjoint i32 %19, %12, !dbg !18
  %23 = or disjoint i32 %19, %21, !dbg !18
  %24 = icmp slt i32 %22, 16, !dbg !19
  %25 = icmp slt i32 %23, 16, !dbg !19
  %26 = sdiv i32 %14, 2, !dbg !20
  %.frozen = freeze i32 %15, !dbg !21
  %27 = sdiv i32 %.frozen, 8, !dbg !21
  %28 = sdiv i32 %14, 8, !dbg !21
  %29 = mul i32 %27, 8, !dbg !22
  %.decomposed = sub i32 %.frozen, %29, !dbg !22
  %30 = srem i32 %26, 4, !dbg !23
  %31 = shl i32 %26, 4, !dbg !24
  %32 = add i32 %31, %22, !dbg !25
  %33 = sext i32 %32 to i64, !dbg !26
  %34 = getelementptr float, ptr addrspace(1) %0, i64 %33, !dbg !26
  %35 = and i1 %16, %24, !dbg !27
  %36 = and i1 %17, %25, !dbg !27
  %37 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %34, i1 %35) #2, !dbg !28
  %38 = extractvalue { i32, i32, i32, i32 } %37, 0, !dbg !28
  %39 = extractvalue { i32, i32, i32, i32 } %37, 1, !dbg !28
  %40 = extractvalue { i32, i32, i32, i32 } %37, 2, !dbg !28
  %41 = extractvalue { i32, i32, i32, i32 } %37, 3, !dbg !28
  %42 = bitcast i32 %38 to float, !dbg !28
  %43 = bitcast i32 %39 to float, !dbg !28
  %44 = bitcast i32 %40 to float, !dbg !28
  %45 = bitcast i32 %41 to float, !dbg !28
  %46 = shl i32 %23, 3, !dbg !29
  %47 = shl i32 %22, 3, !dbg !29
  %48 = or disjoint i32 %47, 8, !dbg !29
  %49 = or disjoint i32 %47, 16, !dbg !29
  %50 = or disjoint i32 %47, 24, !dbg !29
  %51 = add i32 %46, %.decomposed, !dbg !30
  %52 = shl i32 %27, 7, !dbg !31
  %53 = shl i32 %28, 7, !dbg !31
  %54 = add i32 %51, %52, !dbg !32
  %55 = sext i32 %54 to i64, !dbg !33
  %56 = getelementptr float, ptr addrspace(1) %1, i64 %55, !dbg !33
  %57 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %56, i1 %36) #2, !dbg !34
  %58 = extractvalue { i32, i32, i32, i32 } %57, 0, !dbg !34
  %59 = extractvalue { i32, i32, i32, i32 } %57, 1, !dbg !34
  %60 = extractvalue { i32, i32, i32, i32 } %57, 2, !dbg !34
  %61 = extractvalue { i32, i32, i32, i32 } %57, 3, !dbg !34
  %62 = bitcast i32 %58 to float, !dbg !34
  %63 = bitcast i32 %59 to float, !dbg !34
  %64 = bitcast i32 %60 to float, !dbg !34
  %65 = bitcast i32 %61 to float, !dbg !34
  %66 = shl nsw i32 %30, 1, !dbg !35
  %67 = add i32 %66, %53, !dbg !36
  %68 = add i32 %67, %47, !dbg !37
  %69 = add i32 %67, %48, !dbg !37
  %70 = add i32 %67, %49, !dbg !37
  %71 = add i32 %67, %50, !dbg !37
  %72 = sext i32 %68 to i64, !dbg !38
  %73 = getelementptr float, ptr addrspace(1) %1, i64 %72, !dbg !38
  %74 = sext i32 %69 to i64, !dbg !38
  %75 = getelementptr float, ptr addrspace(1) %1, i64 %74, !dbg !38
  %76 = sext i32 %70 to i64, !dbg !38
  %77 = getelementptr float, ptr addrspace(1) %1, i64 %76, !dbg !38
  %78 = sext i32 %71 to i64, !dbg !38
  %79 = getelementptr float, ptr addrspace(1) %1, i64 %78, !dbg !38
  %80 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %73, i1 %35) #2, !dbg !39
  %81 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 %35) #2, !dbg !39
  %82 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 %35) #2, !dbg !39
  %83 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %79, i1 %35) #2, !dbg !39
  %84 = or disjoint i32 %66, 1, !dbg !40
  %85 = add i32 %84, %53, !dbg !41
  %86 = add i32 %85, %47, !dbg !42
  %87 = add i32 %85, %48, !dbg !42
  %88 = add i32 %85, %49, !dbg !42
  %89 = add i32 %85, %50, !dbg !42
  %90 = sext i32 %86 to i64, !dbg !43
  %91 = getelementptr float, ptr addrspace(1) %1, i64 %90, !dbg !43
  %92 = sext i32 %87 to i64, !dbg !43
  %93 = getelementptr float, ptr addrspace(1) %1, i64 %92, !dbg !43
  %94 = sext i32 %88 to i64, !dbg !43
  %95 = getelementptr float, ptr addrspace(1) %1, i64 %94, !dbg !43
  %96 = sext i32 %89 to i64, !dbg !43
  %97 = getelementptr float, ptr addrspace(1) %1, i64 %96, !dbg !43
  %98 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %91, i1 %35) #2, !dbg !44
  %99 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %93, i1 %35) #2, !dbg !44
  %100 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %95, i1 %35) #2, !dbg !44
  %101 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %97, i1 %35) #2, !dbg !44
  %102 = fcmp olt float %62, 0.000000e+00, !dbg !45
  %103 = fcmp olt float %63, 0.000000e+00, !dbg !45
  %104 = fcmp olt float %64, 0.000000e+00, !dbg !45
  %105 = fcmp olt float %65, 0.000000e+00, !dbg !45
  %106 = select i1 %102, float 0.000000e+00, float %62, !dbg !49
  %107 = select i1 %103, float 0.000000e+00, float %63, !dbg !49
  %108 = select i1 %104, float 0.000000e+00, float %64, !dbg !49
  %109 = select i1 %105, float 0.000000e+00, float %65, !dbg !49
  %110 = fadd float %106, 0x3F50624DE0000000, !dbg !50
  %111 = fadd float %107, 0x3F50624DE0000000, !dbg !50
  %112 = fadd float %108, 0x3F50624DE0000000, !dbg !50
  %113 = fadd float %109, 0x3F50624DE0000000, !dbg !50
  %114 = shl i32 %8, 6, !dbg !50
  %115 = and i32 %114, 448, !dbg !50
  %116 = or disjoint i32 %115, %21, !dbg !50
  %117 = and i32 %11, 508, !dbg !50
  %118 = lshr exact i32 %115, 2, !dbg !50
  %119 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %118, !dbg !50
  %120 = getelementptr float, ptr addrspace(3) %119, i32 %116, !dbg !50
  %121 = bitcast float %110 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %120, <1 x i32> %121, i1 true) #2, !dbg !50
  %122 = or disjoint i32 %116, 16, !dbg !50
  %123 = lshr i32 %122, 4, !dbg !50
  %124 = getelementptr float, ptr addrspace(3) @global_smem, i32 %123, !dbg !50
  %125 = getelementptr float, ptr addrspace(3) %124, i32 %122, !dbg !50
  %126 = bitcast float %111 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %125, <1 x i32> %126, i1 true) #2, !dbg !50
  %127 = or disjoint i32 %116, 32, !dbg !50
  %128 = lshr i32 %127, 4, !dbg !50
  %129 = getelementptr float, ptr addrspace(3) @global_smem, i32 %128, !dbg !50
  %130 = getelementptr float, ptr addrspace(3) %129, i32 %127, !dbg !50
  %131 = bitcast float %112 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %130, <1 x i32> %131, i1 true) #2, !dbg !50
  %132 = or disjoint i32 %116, 48, !dbg !50
  %133 = lshr i32 %132, 4, !dbg !50
  %134 = getelementptr float, ptr addrspace(3) @global_smem, i32 %133, !dbg !50
  %135 = getelementptr float, ptr addrspace(3) %134, i32 %132, !dbg !50
  %136 = bitcast float %113 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %135, <1 x i32> %136, i1 true) #2, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %137 = lshr i32 %117, 4, !dbg !50
  %138 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %137, !dbg !50
  %139 = getelementptr inbounds float, ptr addrspace(3) %138, i32 %117, !dbg !50
  %140 = load float, ptr addrspace(3) %139, align 4, !dbg !50
  %141 = or disjoint i32 %117, 1, !dbg !50
  %142 = getelementptr inbounds float, ptr addrspace(3) %138, i32 %141, !dbg !50
  %143 = load float, ptr addrspace(3) %142, align 4, !dbg !50
  %144 = or disjoint i32 %117, 2, !dbg !50
  %145 = getelementptr inbounds float, ptr addrspace(3) %138, i32 %144, !dbg !50
  %146 = load float, ptr addrspace(3) %145, align 4, !dbg !50
  %147 = or disjoint i32 %117, 3, !dbg !50
  %148 = getelementptr inbounds float, ptr addrspace(3) %138, i32 %147, !dbg !50
  %149 = load float, ptr addrspace(3) %148, align 4, !dbg !50
  %150 = insertelement <2 x i32> poison, i32 %80, i64 0, !dbg !39
  %151 = insertelement <2 x i32> %150, i32 %98, i64 1, !dbg !39
  %152 = bitcast <2 x i32> %151 to <2 x float>, !dbg !39
  %153 = fcmp olt <2 x float> %152, zeroinitializer, !dbg !51
  %154 = select <2 x i1> %153, <2 x float> zeroinitializer, <2 x float> %152, !dbg !53
  %155 = fadd <2 x float> %154, splat (float 0x3F50624DE0000000), !dbg !54
  %156 = insertelement <2 x i32> poison, i32 %81, i64 0, !dbg !39
  %157 = insertelement <2 x i32> %156, i32 %99, i64 1, !dbg !39
  %158 = bitcast <2 x i32> %157 to <2 x float>, !dbg !39
  %159 = fcmp olt <2 x float> %158, zeroinitializer, !dbg !51
  %160 = select <2 x i1> %159, <2 x float> zeroinitializer, <2 x float> %158, !dbg !53
  %161 = fadd <2 x float> %160, splat (float 0x3F50624DE0000000), !dbg !54
  %162 = insertelement <2 x i32> poison, i32 %82, i64 0, !dbg !39
  %163 = insertelement <2 x i32> %162, i32 %100, i64 1, !dbg !39
  %164 = bitcast <2 x i32> %163 to <2 x float>, !dbg !39
  %165 = fcmp olt <2 x float> %164, zeroinitializer, !dbg !51
  %166 = select <2 x i1> %165, <2 x float> zeroinitializer, <2 x float> %164, !dbg !53
  %167 = fadd <2 x float> %166, splat (float 0x3F50624DE0000000), !dbg !54
  %168 = insertelement <2 x i32> poison, i32 %83, i64 0, !dbg !39
  %169 = insertelement <2 x i32> %168, i32 %101, i64 1, !dbg !39
  %170 = bitcast <2 x i32> %169 to <2 x float>, !dbg !39
  %171 = fcmp olt <2 x float> %170, zeroinitializer, !dbg !51
  %172 = select <2 x i1> %171, <2 x float> zeroinitializer, <2 x float> %170, !dbg !53
  %173 = fadd <2 x float> %172, splat (float 0x3F50624DE0000000), !dbg !54
  %shift = shufflevector <2 x float> %155, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !55
  %174 = fadd <2 x float> %155, %shift, !dbg !55
  %175 = extractelement <2 x float> %174, i64 0, !dbg !55
  %shift3 = shufflevector <2 x float> %161, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !55
  %176 = fadd <2 x float> %161, %shift3, !dbg !55
  %177 = extractelement <2 x float> %176, i64 0, !dbg !55
  %shift4 = shufflevector <2 x float> %167, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !55
  %178 = fadd <2 x float> %167, %shift4, !dbg !55
  %179 = extractelement <2 x float> %178, i64 0, !dbg !55
  %shift5 = shufflevector <2 x float> %173, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !55
  %180 = fadd <2 x float> %173, %shift5, !dbg !55
  %181 = extractelement <2 x float> %180, i64 0, !dbg !55
  %182 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %140, float %175) #2, !dbg !56
  %183 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %143, float %177) #2, !dbg !56
  %184 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %146, float %179) #2, !dbg !56
  %185 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %149, float %181) #2, !dbg !56
  %186 = fmul float %182, %42, !dbg !57
  %187 = fmul float %183, %43, !dbg !57
  %188 = fmul float %184, %44, !dbg !57
  %189 = fmul float %185, %45, !dbg !57
  %190 = shl i32 %14, 4, !dbg !58
  %191 = add i32 %22, %190, !dbg !59
  %192 = sext i32 %191 to i64, !dbg !60
  %193 = getelementptr float, ptr addrspace(1) %2, i64 %192, !dbg !60
  %194 = bitcast float %186 to i32, !dbg !61
  %195 = bitcast float %187 to i32, !dbg !61
  %196 = bitcast float %188 to i32, !dbg !61
  %197 = bitcast float %189 to i32, !dbg !61
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %194, i32 %195, i32 %196, i32 %197, ptr addrspace(1) %193, i1 %35) #2, !dbg !61
  ret void, !dbg !62
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c5nacvdeet766izfdcdaumifvuwqxrvwxndmxk2ghniseo7pvcla.py", directory: "inductor_cache/5n")
!4 = !{ptr @triton_poi_fused_div_mul_sum_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_div_mul_sum_5, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_div_mul_sum_5", linkageName: "triton_poi_fused_div_mul_sum_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 29, column: 19, scope: !7)
!21 = !DILocation(line: 30, column: 19, scope: !7)
!22 = !DILocation(line: 31, column: 19, scope: !7)
!23 = !DILocation(line: 32, column: 26, scope: !7)
!24 = !DILocation(line: 34, column: 38, scope: !7)
!25 = !DILocation(line: 34, column: 35, scope: !7)
!26 = !DILocation(line: 34, column: 30, scope: !7)
!27 = !DILocation(line: 34, column: 51, scope: !7)
!28 = !DILocation(line: 34, column: 43, scope: !7)
!29 = !DILocation(line: 35, column: 37, scope: !7)
!30 = !DILocation(line: 35, column: 35, scope: !7)
!31 = !DILocation(line: 35, column: 46, scope: !7)
!32 = !DILocation(line: 35, column: 42, scope: !7)
!33 = !DILocation(line: 35, column: 30, scope: !7)
!34 = !DILocation(line: 35, column: 51, scope: !7)
!35 = !DILocation(line: 36, column: 32, scope: !7)
!36 = !DILocation(line: 36, column: 37, scope: !7)
!37 = !DILocation(line: 36, column: 44, scope: !7)
!38 = !DILocation(line: 36, column: 30, scope: !7)
!39 = !DILocation(line: 36, column: 53, scope: !7)
!40 = !DILocation(line: 37, column: 34, scope: !7)
!41 = !DILocation(line: 37, column: 41, scope: !7)
!42 = !DILocation(line: 37, column: 48, scope: !7)
!43 = !DILocation(line: 37, column: 30, scope: !7)
!44 = !DILocation(line: 37, column: 57, scope: !7)
!45 = !DILocation(line: 118, column: 15, scope: !46, inlinedAt: !48)
!46 = distinct !DILexicalBlockFile(scope: !7, file: !47, discriminator: 0)
!47 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!48 = !DILocation(line: 39, column: 40, scope: !7)
!49 = !DILocation(line: 121, column: 29, scope: !46, inlinedAt: !48)
!50 = !DILocation(line: 41, column: 18, scope: !7)
!51 = !DILocation(line: 118, column: 15, scope: !46, inlinedAt: !52)
!52 = !DILocation(line: 42, column: 40, scope: !7)
!53 = !DILocation(line: 121, column: 29, scope: !46, inlinedAt: !52)
!54 = !DILocation(line: 43, column: 18, scope: !7)
!55 = !DILocation(line: 46, column: 19, scope: !7)
!56 = !DILocation(line: 47, column: 19, scope: !7)
!57 = !DILocation(line: 48, column: 19, scope: !7)
!58 = !DILocation(line: 49, column: 33, scope: !7)
!59 = !DILocation(line: 49, column: 30, scope: !7)
!60 = !DILocation(line: 49, column: 25, scope: !7)
!61 = !DILocation(line: 49, column: 45, scope: !7)
!62 = !DILocation(line: 49, column: 4, scope: !7)
