Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue May 15 14:25:40 2018
| Host         : alex-warc running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_io -file design_1_wrapper_io_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
| Speed File   : -1
| Package      : clg484
------------------------------------------------------------------------------------

IO Information

Table of Contents
-----------------
1. Summary
2. IO Assignments by Package Pin

1. Summary
----------

+---------------+
| Total User IO |
+---------------+
|           195 |
+---------------+


2. IO Assignments by Package Pin
--------------------------------

+------------+-------------------------+------------+-------------------------+-------------+-------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+
| Pin Number | Signal Name             | Bank Type  | Pin Name                | Use         | IO Standard | IO Bank | Drive (mA) | Slew | On-Chip Termination | Off-Chip Termination | Voltage | Constraint | Pull Type | DQS Bias | Vref | Signal Integrity |
+------------+-------------------------+------------+-------------------------+-------------+-------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+
| A1         |                         |            | PS_MIO1_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A2         |                         |            | PS_MIO2_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A3         |                         |            | PS_MIO5_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A4         |                         |            | PS_MIO6_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A5         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| A6         |                         |            | PS_MIO13_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A7         |                         |            | PS_MIO18_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A8         |                         |            | PS_MIO20_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A9         |                         |            | PS_MIO36_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A10        |                         |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| A11        |                         |            | PS_MIO30_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A12        |                         |            | PS_MIO28_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A13        |                         |            | PS_MIO26_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A14        |                         |            | PS_MIO22_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| A15        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| A16        |                         | High Range | IO_L9P_T1_DQS_AD3P_35   | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| A17        | DATA_IN_AXIS_tdata[31]  | High Range | IO_L9N_T1_DQS_AD3N_35   | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| A18        | DATA_IN_AXIS_tdata[30]  | High Range | IO_L10P_T1_AD11P_35     | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| A19        | DATA_IN_AXIS_tdata[29]  | High Range | IO_L10N_T1_AD11N_35     | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| A20        |                         | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| A21        | DATA_IN_AXIS_tdata[20]  | High Range | IO_L15P_T2_DQS_AD12P_35 | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| A22        | DATA_IN_AXIS_tdata[19]  | High Range | IO_L15N_T2_DQS_AD12N_35 | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AA1        |                         |            | PS_DDR_DQ26_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| AA2        |                         |            | PS_DDR_DM3_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| AA3        |                         |            | PS_DDR_DQ24_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| AA4        | DATA_OUT_AXIS_tdata[12] | High Range | IO_L18N_T2_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AA5        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| AA6        | DATA_OUT_AXIS_tdata[20] | High Range | IO_L14N_T2_SRCC_13      | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AA7        | DATA_OUT_AXIS_tdata[21] | High Range | IO_L14P_T2_SRCC_13      | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AA8        | DATA_OUT_AXIS_tdata[26] | High Range | IO_L11N_T1_SRCC_13      | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AA9        | CLK                     | High Range | IO_L11P_T1_SRCC_13      | INPUT       | LVCMOS18*   |      13 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AA10       |                         | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| AA11       | DATA_IN_AXIS_tready     | High Range | IO_L8P_T1_13            | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AA12       | event_tlast_missing     | High Range | IO_L7P_T1_13            | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AA13       | CONFIG_AXI_wdata[3]     | High Range | IO_L23N_T3_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AA14       | CONFIG_AXI_wdata[5]     | High Range | IO_L22N_T3_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AA15       |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| AA16       | CONFIG_AXI_wdata[14]    | High Range | IO_L18P_T2_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AA17       | CONFIG_AXI_wdata[16]    | High Range | IO_L17P_T2_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AA18       | CONFIG_AXI_wdata[25]    | High Range | IO_L12N_T1_MRCC_33      | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AA19       | CONFIG_AXI_wdata[27]    | High Range | IO_L11N_T1_SRCC_33      | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AA20       |                         | High Range | VCCO_33                 | VCCO        |             |      33 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| AA21       | CONFIG_AXI_araddr[12]   | High Range | IO_L8P_T1_33            | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AA22       | CONFIG_AXI_araddr[14]   | High Range | IO_L7P_T1_33            | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AB1        | DATA_OUT_AXIS_tdata[18] | High Range | IO_L15N_T2_DQS_13       | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AB2        | DATA_OUT_AXIS_tdata[19] | High Range | IO_L15P_T2_DQS_13       | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AB3        |                         | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| AB4        | DATA_OUT_AXIS_tdata[16] | High Range | IO_L16N_T2_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AB5        | DATA_OUT_AXIS_tdata[17] | High Range | IO_L16P_T2_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AB6        | DATA_OUT_AXIS_tdata[14] | High Range | IO_L17N_T2_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AB7        | DATA_OUT_AXIS_tdata[15] | High Range | IO_L17P_T2_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AB8        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| AB9        | DATA_OUT_AXIS_tdata[29] | High Range | IO_L9N_T1_DQS_13        | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AB10       | DATA_OUT_AXIS_tdata[30] | High Range | IO_L9P_T1_DQS_13        | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AB11       | DATA_OUT_AXIS_tdata[31] | High Range | IO_L8N_T1_13            | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AB12       | ERROR                   | High Range | IO_L7N_T1_13            | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| AB13       |                         | High Range | VCCO_33                 | VCCO        |             |      33 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| AB14       | CONFIG_AXI_wdata[2]     | High Range | IO_L24P_T3_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AB15       | CONFIG_AXI_wdata[1]     | High Range | IO_L24N_T3_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AB16       | CONFIG_AXI_wdata[13]    | High Range | IO_L18N_T2_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AB17       | CONFIG_AXI_wdata[15]    | High Range | IO_L17N_T2_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AB18       |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| AB19       | CONFIG_AXI_wdata[30]    | High Range | IO_L10P_T1_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AB20       | CONFIG_AXI_wdata[29]    | High Range | IO_L10N_T1_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AB21       | CONFIG_AXI_araddr[3]    | High Range | IO_L8N_T1_33            | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| AB22       | CONFIG_AXI_araddr[13]   | High Range | IO_L7N_T1_33            | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| B1         |                         |            | PS_DDR_DM0_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B2         |                         |            | PS_DDR_DQ2_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B3         |                         |            | VCCO_MIO0_500           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| B4         |                         |            | PS_MIO11_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B5         |                         |            | PS_POR_B_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B6         |                         |            | PS_MIO14_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B7         |                         |            | PS_MIO24_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B8         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| B9         |                         |            | PS_MIO45_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B10        |                         |            | PS_MIO47_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B11        |                         |            | PS_MIO43_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B12        |                         |            | PS_MIO34_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B13        |                         |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| B14        |                         |            | PS_MIO37_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| B15        |                         | High Range | IO_L7N_T1_AD2N_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| B16        |                         | High Range | IO_L8P_T1_AD10P_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| B17        |                         | High Range | IO_L8N_T1_AD10N_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| B18        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| B19        | DATA_IN_AXIS_tdata[24]  | High Range | IO_L13P_T2_MRCC_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| B20        | DATA_IN_AXIS_tdata[23]  | High Range | IO_L13N_T2_MRCC_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| B21        | DATA_IN_AXIS_tdata[14]  | High Range | IO_L18P_T2_AD13P_35     | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| B22        | DATA_IN_AXIS_tdata[13]  | High Range | IO_L18N_T2_AD13N_35     | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| C1         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| C2         |                         |            | PS_DDR_DQS_P0_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C3         |                         |            | PS_DDR_DQ1_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C4         |                         |            | PS_MIO9_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C5         |                         |            | PS_MIO12_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C6         |                         |            | VCCO_MIO0_500           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| C7         |                         |            | PS_MIO32_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C8         |                         |            | PS_MIO41_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C9         |                         |            | PS_SRST_B_501           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C10        |                         |            | PS_MIO51_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C11        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| C12        |                         |            | PS_MIO53_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C13        |                         |            | PS_MIO39_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C14        |                         |            | PS_MIO49_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| C15        |                         | High Range | IO_L7P_T1_AD2P_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| C16        |                         | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| C17        | DATA_IN_AXIS_tdata[28]  | High Range | IO_L11P_T1_SRCC_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| C18        | DATA_IN_AXIS_tdata[27]  | High Range | IO_L11N_T1_SRCC_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| C19        | DATA_IN_AXIS_tdata[25]  | High Range | IO_L12N_T1_MRCC_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| C20        | DATA_IN_AXIS_tdata[21]  | High Range | IO_L14N_T2_AD4N_SRCC_35 | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| C21        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| C22        | DATA_IN_AXIS_tdata[17]  | High Range | IO_L16N_T2_35           | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| D1         |                         |            | PS_DDR_DQ0_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D2         |                         |            | PS_DDR_DQS_N0_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D3         |                         |            | PS_DDR_DQ3_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D4         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| D5         |                         |            | PS_MIO7_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D6         |                         |            | PS_MIO16_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D7         |                         |            | PS_MIO27_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D8         |                         |            | PS_MIO42_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D9         |                         |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| D10        |                         |            | PS_MIO52_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D11        |                         |            | PS_MIO48_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D12        |                         |            | PS_MIO46_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D13        |                         |            | PS_MIO50_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| D14        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| D15        |                         | High Range | IO_L3N_T0_DQS_AD1N_35   | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| D16        |                         | High Range | IO_L2P_T0_AD8P_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| D17        |                         | High Range | IO_L2N_T0_AD8N_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| D18        | DATA_IN_AXIS_tdata[26]  | High Range | IO_L12P_T1_MRCC_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| D19        |                         | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| D20        | DATA_IN_AXIS_tdata[22]  | High Range | IO_L14P_T2_AD4P_SRCC_35 | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| D21        | DATA_IN_AXIS_tdata[15]  | High Range | IO_L17N_T2_AD5N_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| D22        | DATA_IN_AXIS_tdata[18]  | High Range | IO_L16P_T2_35           | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| E1         |                         |            | PS_DDR_DQ5_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E2         |                         |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| E3         |                         |            | PS_DDR_DQ4_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E4         |                         |            | PS_MIO4_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E5         |                         |            | PS_MIO8_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E6         |                         |            | PS_MIO15_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E7         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| E8         |                         |            | PS_MIO29_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E9         |                         |            | PS_MIO17_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E10        |                         |            | PS_MIO19_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E11        |                         |            | PS_MIO23_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E12        |                         |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| E13        |                         |            | PS_MIO44_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E14        |                         |            | PS_MIO40_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E15        |                         | High Range | IO_L3P_T0_DQS_AD1P_35   | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| E16        |                         | High Range | IO_L1N_T0_AD0N_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| E17        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| E18        |                         | High Range | IO_L5N_T0_AD9N_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| E19        | DATA_IN_AXIS_tdata[8]   | High Range | IO_L21P_T3_DQS_AD14P_35 | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| E20        | DATA_IN_AXIS_tdata[7]   | High Range | IO_L21N_T3_DQS_AD14N_35 | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| E21        | DATA_IN_AXIS_tdata[16]  | High Range | IO_L17P_T2_AD5P_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| E22        |                         | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| F1         |                         |            | PS_DDR_DQ7_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F2         |                         |            | PS_DDR_DQ6_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F3         |                         |            | PS_DDR_DRST_B_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F4         |                         |            | PS_DDR_A13_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F5         |                         |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| F6         |                         |            | PS_MIO3_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F7         |                         |            | PS_CLK_500              | PSS Clock   |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F8         |                         |            | PS_MIO_VREF_501         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F9         |                         |            | PS_MIO31_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F10        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| F11        |                         |            | PS_MIO21_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F12        |                         |            | PS_MIO25_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F13        |                         |            | PS_MIO38_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F14        |                         |            | PS_MIO35_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F15        |                         | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| F16        |                         | High Range | IO_L1P_T0_AD0P_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| F17        |                         | High Range | IO_L6N_T0_VREF_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| F18        |                         | High Range | IO_L5P_T0_AD9P_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| F19        | DATA_IN_AXIS_tdata[9]   | High Range | IO_L20N_T3_AD6N_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| F20        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| F21        | DATA_IN_AXIS_tdata[4]   | High Range | IO_L23P_T3_35           | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| F22        | DATA_IN_AXIS_tdata[3]   | High Range | IO_L23N_T3_35           | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| G1         |                         |            | PS_DDR_DQ9_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G2         |                         |            | PS_DDR_DQ8_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G3         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| G4         |                         |            | PS_DDR_A14_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G5         |                         |            | PS_DDR_A11_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G6         |                         |            | PS_MIO0_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G7         |                         |            | PS_MIO10_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G8         |                         |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G9         |                         | Dedicated  | VCCBATT_0               | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| G10        |                         |            | RSVDGND                 | GND         |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G11        |                         | Dedicated  | TCK_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| G12        |                         | Dedicated  | TMS_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| G13        |                         |            | PS_MIO33_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G14        |                         | Dedicated  | TDO_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| G15        |                         | High Range | IO_L4P_T0_35            | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| G16        |                         | High Range | IO_L4N_T0_35            | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| G17        |                         | High Range | IO_L6P_T0_35            | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| G18        |                         | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| G19        | DATA_IN_AXIS_tdata[10]  | High Range | IO_L20P_T3_AD6P_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| G20        | DATA_IN_AXIS_tdata[6]   | High Range | IO_L22P_T3_AD7P_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| G21        | DATA_IN_AXIS_tdata[5]   | High Range | IO_L22N_T3_AD7N_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| G22        | DATA_IN_AXIS_tdata[1]   | High Range | IO_L24N_T3_AD15N_35     | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| H1         |                         |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| H2         |                         |            | PS_DDR_DQS_P1_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| H3         |                         |            | PS_DDR_DM1_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| H4         |                         |            | PS_DDR_A12_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| H5         |                         |            | PS_DDR_A9_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| H6         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| H7         |                         |            | PS_DDR_VREF0_502        | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| H8         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| H9         |                         |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| H10        |                         |            | VCCPLL                  | PSS VCCPLL  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| H11        |                         |            | VCCBRAM                 | VCCBRAM     |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| H12        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| H13        |                         | Dedicated  | TDI_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| H14        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| H15        |                         | High Range | IO_0_34                 | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| H16        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| H17        |                         | High Range | IO_0_35                 | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| H18        | DATA_IN_AXIS_tdata[0]   | High Range | IO_25_35                | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| H19        | DATA_IN_AXIS_tdata[12]  | High Range | IO_L19P_T3_35           | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| H20        | DATA_IN_AXIS_tdata[11]  | High Range | IO_L19N_T3_VREF_35      | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| H21        |                         | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| H22        | DATA_IN_AXIS_tdata[2]   | High Range | IO_L24P_T3_AD15P_35     | INPUT       | LVCMOS18*   |      35 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| J1         |                         |            | PS_DDR_DQ14_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J2         |                         |            | PS_DDR_DQS_N1_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J3         |                         |            | PS_DDR_A10_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J4         |                         |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| J5         |                         |            | PS_DDR_A8_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J6         |                         |            | PS_DDR_A7_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J7         |                         |            | PS_DDR_A6_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J8         |                         |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J9         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| J10        |                         |            | VCCBRAM                 | VCCBRAM     |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J11        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| J12        |                         |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J13        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| J14        |                         |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J15        |                         | High Range | IO_L1P_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| J16        | CONFIG_AXI_wready[0]    | High Range | IO_L2P_T0_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| J17        | CONFIG_AXI_rvalid[0]    | High Range | IO_L2N_T0_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| J18        | CONFIG_AXI_rdata[27]    | High Range | IO_L7P_T1_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| J19        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| J20        | CONFIG_AXI_rdata[23]    | High Range | IO_L9P_T1_DQS_34        | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| J21        | CONFIG_AXI_rdata[25]    | High Range | IO_L8P_T1_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| J22        | CONFIG_AXI_rdata[24]    | High Range | IO_L8N_T1_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| K1         |                         |            | PS_DDR_DQ13_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| K2         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| K3         |                         |            | PS_DDR_DQ15_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| K4         |                         |            | PS_DDR_A2_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| K5         |                         |            | PS_DDR_A5_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| K6         |                         |            | PS_DDR_A4_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| K7         |                         |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| K8         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| K9         |                         |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| K10        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| K11        |                         | Dedicated  | VCCADC_0                | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| K12        |                         | Dedicated  | GNDADC_0                | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| K13        |                         |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| K14        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| K15        |                         | High Range | IO_L1N_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| K16        | CONFIG_AXI_bvalid[0]    | High Range | IO_L3P_T0_DQS_PUDC_B_34 | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| K17        |                         | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| K18        | CONFIG_AXI_rdata[26]    | High Range | IO_L7N_T1_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| K19        | CONFIG_AXI_rdata[19]    | High Range | IO_L11P_T1_SRCC_34      | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| K20        | CONFIG_AXI_rdata[18]    | High Range | IO_L11N_T1_SRCC_34      | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| K21        | CONFIG_AXI_rdata[22]    | High Range | IO_L9N_T1_DQS_34        | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| K22        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| L1         |                         |            | PS_DDR_DQ10_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| L2         |                         |            | PS_DDR_DQ11_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| L3         |                         |            | PS_DDR_DQ12_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| L4         |                         |            | PS_DDR_A3_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| L5         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| L6         |                         |            | PS_DDR_BA1_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| L7         |                         |            | PS_DDR_BA0_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| L8         |                         |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| L9         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| L10        |                         |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| L11        |                         | Dedicated  | VP_0                    | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| L12        |                         | Dedicated  | VREFN_0                 | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| L13        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| L14        |                         |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| L15        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| L16        | CONFIG_AXI_awready[0]   | High Range | IO_L3N_T0_DQS_34        | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| L17        | CONFIG_AXI_bresp[1]     | High Range | IO_L4P_T0_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| L18        | CONFIG_AXI_rdata[17]    | High Range | IO_L12P_T1_MRCC_34      | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| L19        | CONFIG_AXI_rdata[16]    | High Range | IO_L12N_T1_MRCC_34      | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| L20        |                         | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| L21        | CONFIG_AXI_rdata[21]    | High Range | IO_L10P_T1_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| L22        | CONFIG_AXI_rdata[20]    | High Range | IO_L10N_T1_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M1         |                         |            | PS_DDR_DQ16_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| M2         |                         |            | PS_DDR_DQ22_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| M3         |                         |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| M4         |                         |            | PS_DDR_A0_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| M5         |                         |            | PS_DDR_A1_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| M6         |                         |            | PS_DDR_BA2_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| M7         |                         |            | PS_DDR_VRN_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| M8         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| M9         |                         |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| M10        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| M11        |                         | Dedicated  | VREFP_0                 | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| M12        |                         | Dedicated  | VN_0                    | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| M13        |                         |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| M14        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| M15        | CONFIG_AXI_rdata[29]    | High Range | IO_L6P_T0_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M16        | CONFIG_AXI_rdata[28]    | High Range | IO_L6N_T0_VREF_34       | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M17        | CONFIG_AXI_bresp[0]     | High Range | IO_L4N_T0_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M18        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| M19        | CONFIG_AXI_rdata[15]    | High Range | IO_L13P_T2_MRCC_34      | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M20        | CONFIG_AXI_rdata[14]    | High Range | IO_L13N_T2_MRCC_34      | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M21        | CONFIG_AXI_rdata[11]    | High Range | IO_L15P_T2_DQS_34       | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M22        | CONFIG_AXI_rdata[10]    | High Range | IO_L15N_T2_DQS_34       | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N1         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| N2         |                         |            | PS_DDR_DQS_P2_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| N3         |                         |            | PS_DDR_DQ18_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| N4         |                         |            | PS_DDR_CKP_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| N5         |                         |            | PS_DDR_CKN_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| N6         |                         |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| N7         |                         |            | PS_DDR_VRP_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| N8         |                         |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| N9         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| N10        |                         |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| N11        |                         | Dedicated  | DXP_0                   | Temp Sensor |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| N12        |                         | Dedicated  | DXN_0                   | Temp Sensor |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| N13        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| N14        |                         |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| N15        | CONFIG_AXI_rdata[3]     | High Range | IO_L19P_T3_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N16        |                         | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| N17        | CONFIG_AXI_rdata[31]    | High Range | IO_L5P_T0_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N18        | CONFIG_AXI_rdata[30]    | High Range | IO_L5N_T0_34            | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N19        | CONFIG_AXI_rdata[13]    | High Range | IO_L14P_T2_SRCC_34      | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N20        | CONFIG_AXI_rdata[12]    | High Range | IO_L14N_T2_SRCC_34      | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N21        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| N22        | CONFIG_AXI_rdata[9]     | High Range | IO_L16P_T2_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P1         |                         |            | PS_DDR_DM2_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| P2         |                         |            | PS_DDR_DQS_N2_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| P3         |                         |            | PS_DDR_CAS_B_502        | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| P4         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| P5         |                         |            | PS_DDR_ODT_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| P6         |                         |            | PS_DDR_CS_B_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| P7         |                         |            | PS_DDR_VREF1_502        | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| P8         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| P9         |                         |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| P10        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| P11        |                         |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| P12        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| P13        |                         |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| P14        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| P15        | CONFIG_AXI_rdata[2]     | High Range | IO_L19N_T3_VREF_34      | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P16        | CONFIG_AXI_awaddr[12]   | High Range | IO_L24P_T3_34           | INPUT       | LVCMOS18*   |      34 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| P17        | CONFIG_AXI_rdata[1]     | High Range | IO_L20P_T3_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P18        | CONFIG_AXI_rdata[0]     | High Range | IO_L20N_T3_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P19        |                         | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| P20        | CONFIG_AXI_rdata[5]     | High Range | IO_L18P_T2_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P21        | CONFIG_AXI_rdata[4]     | High Range | IO_L18N_T2_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P22        | CONFIG_AXI_rdata[8]     | High Range | IO_L16N_T2_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| R1         |                         |            | PS_DDR_DQ23_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| R2         |                         |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| R3         |                         |            | PS_DDR_DQ20_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| R4         |                         |            | PS_DDR_WE_B_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| R5         |                         |            | PS_DDR_RAS_B_502        | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| R6         | DATA_OUT_AXIS_tdata[11] | High Range | IO_L19P_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| R7         |                         | High Range | IO_0_13                 | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |
| R8         |                         |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| R9         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| R10        |                         |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| R11        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| R12        |                         | Dedicated  | VCCO_0                  | VCCO        |             |       0 |            |      |                     |                      |   any** |            |           |          |      |                  |
| R13        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| R14        |                         |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| R15        | CONFIG_AXI_awaddr[2]    | High Range | IO_25_34                | INPUT       | LVCMOS18*   |      34 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| R16        | CONFIG_AXI_awaddr[3]    | High Range | IO_L24N_T3_34           | INPUT       | LVCMOS18*   |      34 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| R17        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| R18        | CONFIG_AXI_awaddr[14]   | High Range | IO_L23P_T3_34           | INPUT       | LVCMOS18*   |      34 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| R19        | CONFIG_AXI_bready[0]    | High Range | IO_L22P_T3_34           | INPUT       | LVCMOS18*   |      34 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| R20        | CONFIG_AXI_rdata[7]     | High Range | IO_L17P_T2_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| R21        | CONFIG_AXI_rdata[6]     | High Range | IO_L17N_T2_34           | OUTPUT      | LVCMOS18*   |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| R22        |                         | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| T1         |                         |            | PS_DDR_DQ19_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| T2         |                         |            | PS_DDR_DQ21_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| T3         |                         |            | PS_DDR_DQ17_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| T4         | DATA_OUT_AXIS_tdata[9]  | High Range | IO_L20P_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| T5         |                         | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| T6         | DATA_OUT_AXIS_tdata[10] | High Range | IO_L19N_T3_VREF_13      | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| T7         |                         |            | RSVDVCC1                | Reserved    |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| T8         |                         |            | RSVDVCC2                | Reserved    |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| T9         |                         |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| T10        |                         |            | RSVDVCC3                | Reserved    |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| T11        |                         | Dedicated  | PROGRAM_B_0             | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| T12        |                         | Dedicated  | DONE_0                  | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| T13        |                         | Dedicated  | CFGBVS_0                | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| T14        |                         | Dedicated  | INIT_B_0                | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| T15        |                         | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| T16        | CONFIG_AXI_wvalid[0]    | High Range | IO_L21P_T3_DQS_34       | INPUT       | LVCMOS18*   |      34 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| T17        | CONFIG_AXI_rready[0]    | High Range | IO_L21N_T3_DQS_34       | INPUT       | LVCMOS18*   |      34 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| T18        | CONFIG_AXI_awaddr[13]   | High Range | IO_L23N_T3_34           | INPUT       | LVCMOS18*   |      34 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| T19        | CONFIG_AXI_awvalid[0]   | High Range | IO_L22N_T3_34           | INPUT       | LVCMOS18*   |      34 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| T20        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| T21        | DATA_OUT_AXIS_tlast     | High Range | IO_L1P_T0_33            | OUTPUT      | LVCMOS18*   |      33 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| T22        | CONFIG_AXI_rresp[1]     | High Range | IO_L2P_T0_33            | OUTPUT      | LVCMOS18*   |      33 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| U1         |                         |            | PS_DDR_DQ25_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| U2         |                         |            | PS_DDR_DQ27_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| U3         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| U4         | DATA_OUT_AXIS_tdata[8]  | High Range | IO_L20N_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| U5         | DATA_OUT_AXIS_tdata[4]  | High Range | IO_L22N_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| U6         | DATA_OUT_AXIS_tdata[5]  | High Range | IO_L22P_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| U7         | RST                     | High Range | IO_25_13                | INPUT       | LVCMOS18*   |      13 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| U8         |                         | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| U9         | frame_end               | High Range | IO_L6N_T0_VREF_13       | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| U10        | frame_start             | High Range | IO_L6P_T0_13            | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| U11        | pilot_flag              | High Range | IO_L5N_T0_13            | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| U12        |                         | High Range | IO_L5P_T0_13            | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |
| U13        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| U14        | CONFIG_AXI_wdata[0]     | High Range | IO_25_33                | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| U15        | CONFIG_AXI_wdata[20]    | High Range | IO_L15P_T2_DQS_33       | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| U16        | CONFIG_AXI_wdata[19]    | High Range | IO_L15N_T2_DQS_33       | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| U17        | CONFIG_AXI_wdata[18]    | High Range | IO_L16P_T2_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| U18        |                         | High Range | VCCO_33                 | VCCO        |             |      33 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| U19        | DATA_OUT_AXIS_tvalid    | High Range | IO_0_33                 | OUTPUT      | LVCMOS18*   |      33 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| U20        | CONFIG_AXI_wstrb[3]     | High Range | IO_L5P_T0_33            | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| U21        | CONFIG_AXI_arready[0]   | High Range | IO_L1N_T0_33            | OUTPUT      | LVCMOS18*   |      33 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| U22        | CONFIG_AXI_rresp[0]     | High Range | IO_L2N_T0_33            | OUTPUT      | LVCMOS18*   |      33 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| V1         |                         |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| V2         |                         |            | PS_DDR_DQS_P3_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| V3         |                         |            | PS_DDR_CKE_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| V4         | DATA_OUT_AXIS_tdata[6]  | High Range | IO_L21N_T3_DQS_13       | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| V5         | DATA_OUT_AXIS_tdata[7]  | High Range | IO_L21P_T3_DQS_13       | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| V6         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| V7         | DATA_OUT_AXIS_tdata[3]  | High Range | IO_L23P_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| V8         |                         | High Range | IO_L2P_T0_13            | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |
| V9         |                         | High Range | IO_L1N_T0_13            | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |
| V10        |                         | High Range | IO_L1P_T0_13            | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |
| V11        |                         | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| V12        |                         | High Range | IO_L4P_T0_13            | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |
| V13        | CONFIG_AXI_wdata[10]    | High Range | IO_L20P_T3_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| V14        | CONFIG_AXI_wdata[12]    | High Range | IO_L19P_T3_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| V15        | CONFIG_AXI_wdata[11]    | High Range | IO_L19N_T3_VREF_33      | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| V16        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| V17        | CONFIG_AXI_wdata[17]    | High Range | IO_L16N_T2_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| V18        | CONFIG_AXI_wstrb[1]     | High Range | IO_L6P_T0_33            | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| V19        | CONFIG_AXI_wstrb[0]     | High Range | IO_L6N_T0_VREF_33       | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| V20        | CONFIG_AXI_wstrb[2]     | High Range | IO_L5N_T0_33            | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| V21        |                         | High Range | VCCO_33                 | VCCO        |             |      33 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| V22        | RST_AXI                 | High Range | IO_L3P_T0_DQS_33        | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| W1         |                         |            | PS_DDR_DQ28_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| W2         |                         |            | PS_DDR_DQS_N3_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| W3         |                         |            | PS_DDR_DQ30_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| W4         |                         | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| W5         | DATA_OUT_AXIS_tdata[0]  | High Range | IO_L24N_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| W6         | DATA_OUT_AXIS_tdata[1]  | High Range | IO_L24P_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| W7         | DATA_OUT_AXIS_tdata[2]  | High Range | IO_L23N_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| W8         |                         | High Range | IO_L2N_T0_13            | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |
| W9         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| W10        |                         | High Range | IO_L3N_T0_DQS_13        | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |
| W11        |                         | High Range | IO_L3P_T0_DQS_13        | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |
| W12        |                         | High Range | IO_L4N_T0_13            | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |
| W13        | CONFIG_AXI_wdata[9]     | High Range | IO_L20N_T3_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| W14        |                         | High Range | VCCO_33                 | VCCO        |             |      33 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| W15        | CONFIG_AXI_wdata[8]     | High Range | IO_L21P_T3_DQS_33       | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| W16        | CONFIG_AXI_wdata[22]    | High Range | IO_L14P_T2_SRCC_33      | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| W17        | CONFIG_AXI_wdata[24]    | High Range | IO_L13P_T2_MRCC_33      | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| W18        | CONFIG_AXI_wdata[23]    | High Range | IO_L13N_T2_MRCC_33      | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| W19        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| W20        | DATA_IN_AXIS_tvalid     | High Range | IO_L4P_T0_33            | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| W21        | CONFIG_AXI_arvalid[0]   | High Range | IO_L4N_T0_33            | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| W22        | DATA_OUT_AXIS_tready    | High Range | IO_L3N_T0_DQS_33        | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| Y1         |                         |            | PS_DDR_DQ31_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| Y2         |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| Y3         |                         |            | PS_DDR_DQ29_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| Y4         | DATA_OUT_AXIS_tdata[13] | High Range | IO_L18P_T2_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| Y5         | DATA_OUT_AXIS_tdata[22] | High Range | IO_L13N_T2_MRCC_13      | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| Y6         | DATA_OUT_AXIS_tdata[23] | High Range | IO_L13P_T2_MRCC_13      | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| Y7         |                         | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| Y8         | DATA_OUT_AXIS_tdata[24] | High Range | IO_L12N_T1_MRCC_13      | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| Y9         | DATA_OUT_AXIS_tdata[25] | High Range | IO_L12P_T1_MRCC_13      | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| Y10        | DATA_OUT_AXIS_tdata[27] | High Range | IO_L10N_T1_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| Y11        | DATA_OUT_AXIS_tdata[28] | High Range | IO_L10P_T1_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| Y12        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| Y13        | CONFIG_AXI_wdata[4]     | High Range | IO_L23P_T3_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| Y14        | CONFIG_AXI_wdata[6]     | High Range | IO_L22P_T3_33           | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| Y15        | CONFIG_AXI_wdata[7]     | High Range | IO_L21N_T3_DQS_33       | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| Y16        | CONFIG_AXI_wdata[21]    | High Range | IO_L14N_T2_SRCC_33      | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| Y17        |                         | High Range | VCCO_33                 | VCCO        |             |      33 |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| Y18        | CONFIG_AXI_wdata[26]    | High Range | IO_L12P_T1_MRCC_33      | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| Y19        | CONFIG_AXI_wdata[28]    | High Range | IO_L11P_T1_SRCC_33      | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| Y20        | CONFIG_AXI_araddr[2]    | High Range | IO_L9P_T1_DQS_33        | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| Y21        | CONFIG_AXI_wdata[31]    | High Range | IO_L9N_T1_DQS_33        | INPUT       | LVCMOS18*   |      33 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |
| Y22        |                         |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
+------------+-------------------------+------------+-------------------------+-------------+-------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+
* Default value
** Special VCCO requirements may apply. Please consult the device family datasheet for specific guideline on VCCO requirements.


