{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1485986344238 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tty_state_gen EP2C5AT144A7 " "Selected device EP2C5AT144A7 for design \"tty_state_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1485986344243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1485986344271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1485986344271 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1485986344525 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1485986344539 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1485986344740 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485986344751 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485986344751 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485986344751 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1485986344751 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ser_clk " "Pin ser_clk not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ser_clk } } } { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ser_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485986344788 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_FLAG " "Pin TX_FLAG not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { TX_FLAG } } } { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 12 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TX_FLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485986344788 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX " "Pin TX not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { TX } } } { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 13 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485986344788 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLOW_clk " "Pin SLOW_clk not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SLOW_clk } } } { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SLOW_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485986344788 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ser_data_in " "Pin ser_data_in not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ser_data_in } } } { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ser_data_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485986344788 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 5 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485986344788 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "not_reset " "Pin not_reset not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { not_reset } } } { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { not_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485986344788 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEND " "Pin SEND not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SEND } } } { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SEND } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485986344788 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR_TX_FLAG " "Pin CLR_TX_FLAG not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLR_TX_FLAG } } } { "tty_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/tty_state_gen.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLR_TX_FLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485986344788 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1485986344788 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1485986344895 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tty_state_gen.sdc " "Synopsys Design Constraints File file not found: 'tty_state_gen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1485986344897 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1485986344898 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_1\|nand_3_3\|output~2\|combout " "Node \"ms_jk_ff_1\|nand_3_3\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_1\|nand_3_3\|output~1\|dataa " "Node \"ms_jk_ff_1\|nand_3_3\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_1\|nand_3_3\|output~1\|combout " "Node \"ms_jk_ff_1\|nand_3_3\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_1\|nand_3_3\|output~2\|datab " "Node \"ms_jk_ff_1\|nand_3_3\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "or_3\|output~1\|datab " "Node \"or_3\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "or_3\|output~1\|combout " "Node \"or_3\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "or_3\|output~2\|datab " "Node \"or_3\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "or_3\|output~2\|combout " "Node \"or_3\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_1\|nand_3_3\|output~1\|datab " "Node \"ms_jk_ff_1\|nand_3_3\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_1\|nand_3_2\|output~0\|datab " "Node \"ms_jk_ff_1\|nand_3_2\|output~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_1\|nand_3_2\|output~0\|combout " "Node \"ms_jk_ff_1\|nand_3_2\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_1\|nand_3_3\|output~2\|datad " "Node \"ms_jk_ff_1\|nand_3_3\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""} { "Warning" "WSTA_SCC_NODE" "or_3\|output~1\|datad " "Node \"or_3\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344901 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 173 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485986344901 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344902 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344902 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344902 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|datab " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344902 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485986344902 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_2\|nand_1\|output~2\|combout " "Node \"ms_jk_ff_2\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344902 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_2\|nand_1\|output~2\|datab " "Node \"ms_jk_ff_2\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344902 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485986344902 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "and_3\|output\|datad " "Node \"and_3\|output\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "and_3\|output\|combout " "Node \"and_3\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|datab " "Node \"ms_jk_ff_0\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|combout " "Node \"ms_jk_ff_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~3\|datac " "Node \"ms_jk_ff_0\|nand_6\|output~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~3\|combout " "Node \"ms_jk_ff_0\|nand_6\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|dataa " "Node \"ms_jk_ff_0\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "or_2\|output\|datad " "Node \"or_2\|output\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "or_2\|output\|combout " "Node \"or_2\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~3\|datab " "Node \"ms_jk_ff_0\|nand_6\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~0\|datad " "Node \"ms_jk_ff_0\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~0\|combout " "Node \"ms_jk_ff_0\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_1\|output~2\|datab " "Node \"ms_jk_ff_0\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_1\|output~1\|datac " "Node \"ms_jk_ff_0\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_1\|output~2\|datad " "Node \"ms_jk_ff_0\|nand_1\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|datad " "Node \"ms_jk_ff_0\|nand_5\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~3\|datad " "Node \"ms_jk_ff_0\|nand_6\|output~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_1\|output~1\|datab " "Node \"ms_jk_ff_0\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""} { "Warning" "WSTA_SCC_NODE" "or_2\|output\|dataa " "Node \"or_2\|output\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485986344903 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 79 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 173 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485986344903 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: and_3\|output\|dataa  to: ms_jk_ff_0\|nand_6\|output~3\|combout " "From: and_3\|output\|dataa  to: ms_jk_ff_0\|nand_6\|output~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485986344905 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: or_3\|output~2\|dataa  to: ms_jk_ff_1\|nand_3_3\|output~2\|combout " "From: or_3\|output~2\|dataa  to: ms_jk_ff_1\|nand_3_3\|output~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485986344905 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1485986344905 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1485986344907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1485986344924 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1485986344925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1485986344925 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1485986344927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1485986344927 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1485986344928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1485986344928 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1485986344928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1485986344928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1485986344928 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1485986344928 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 6 3 0 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 6 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1485986344931 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1485986344931 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1485986344931 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485986344932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485986344932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485986344932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485986344932 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1485986344932 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1485986344932 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485986344939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1485986345303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485986345361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1485986345372 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1485986345636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485986345636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1485986345691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1485986346474 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1485986346474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485986346682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1485986346684 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1485986346684 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1485986346693 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1485986346698 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ser_clk 0 " "Pin \"ser_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485986346701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TX_FLAG 0 " "Pin \"TX_FLAG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485986346701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TX 0 " "Pin \"TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485986346701 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1485986346701 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1485986346777 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1485986346794 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1485986346869 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485986347004 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1485986347020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/output_files/tty_state_gen.fit.smsg " "Generated suppressed messages file /home/sebsikora/altera/projects/pdp-8/tty/tty_state_gen/output_files/tty_state_gen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1485986347088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485986347182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  1 21:59:07 2017 " "Processing ended: Wed Feb  1 21:59:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485986347182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485986347182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485986347182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1485986347182 ""}
