// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1.h"
#include "conv_2.h"
#include "soft_max.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64bwn.h"
#include "cnn_mac_muladd_9nbxn.h"
#include "cnn_mac_muladd_14byn.h"
#include "cnn_mac_muladd_9sbzo.h"
#include "cnn_mac_muladd_13bAo.h"
#include "cnn_dense_1_bias_V.h"
#include "cnn_dense_1_weighbqm.h"
#include "cnn_dense_2_weighbrm.h"
#include "cnn_dense_2_bias_V.h"
#include "cnn_dense_out_weibsm.h"
#include "cnn_dense_out_biabtn.h"
#include "cnn_dense_array_V.h"
#include "cnn_conv_1_input_V.h"
#include "cnn_conv_1_out_V.h"
#include "cnn_max_pool_1_oubun.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_oubvn.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"
#include "cnn_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct cnn : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > cnn_input_Addr_A;
    sc_out< sc_logic > cnn_input_EN_A;
    sc_out< sc_lv<4> > cnn_input_WEN_A;
    sc_out< sc_lv<32> > cnn_input_Din_A;
    sc_in< sc_lv<32> > cnn_input_Dout_A;
    sc_out< sc_logic > cnn_input_Clk_A;
    sc_out< sc_logic > cnn_input_Rst_A;
    sc_out< sc_lv<32> > prediction_output_Addr_A;
    sc_out< sc_logic > prediction_output_EN_A;
    sc_out< sc_lv<4> > prediction_output_WEN_A;
    sc_out< sc_lv<32> > prediction_output_Din_A;
    sc_in< sc_lv<32> > prediction_output_Dout_A;
    sc_out< sc_logic > prediction_output_Clk_A;
    sc_out< sc_logic > prediction_output_Rst_A;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_dense_1_bias_V* dense_1_bias_V_U;
    cnn_dense_1_weighbqm* dense_1_weights_V_U;
    cnn_dense_2_weighbrm* dense_2_weights_V_U;
    cnn_dense_2_bias_V* dense_2_bias_V_U;
    cnn_dense_out_weibsm* dense_out_weights_V_U;
    cnn_dense_out_biabtn* dense_out_bias_V_U;
    cnn_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* cnn_CRTL_BUS_s_axi_U;
    cnn_dense_array_V* dense_array_V_U;
    cnn_conv_1_input_V* conv_1_input_V_U;
    cnn_conv_1_out_V* conv_1_out_V_U;
    cnn_max_pool_1_oubun* max_pool_1_out_V_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_max_pool_2_oubvn* max_pool_2_out_V_U;
    cnn_max_pool_2_oubvn* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    cnn_dense_array_V* prediction_V_U;
    conv_1* grp_conv_1_fu_850;
    conv_2* grp_conv_2_fu_856;
    soft_max* grp_soft_max_fu_972;
    max_pool_1* grp_max_pool_1_fu_984;
    max_pool_2* grp_max_pool_2_fu_990;
    flat* grp_flat_fu_996;
    cnn_fpext_32ns_64bwn<1,2,32,64>* cnn_fpext_32ns_64bwn_U184;
    cnn_mac_muladd_9nbxn<1,1,9,7,6,15>* cnn_mac_muladd_9nbxn_U185;
    cnn_mac_muladd_14byn<1,1,14,9,22,22>* cnn_mac_muladd_14byn_U186;
    cnn_mac_muladd_9sbzo<1,1,9,13,22,22>* cnn_mac_muladd_9sbzo_U187;
    cnn_mac_muladd_13bAo<1,1,13,9,22,22>* cnn_mac_muladd_13bAo_U188;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<30> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<6> > dense_1_bias_V_q0;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_1_weights_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<9> > dense_2_bias_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_out_weights_V_q0;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<8> > dense_out_bias_V_q0;
    sc_signal< sc_lv<15> > indvar_flatten_reg_726;
    sc_signal< sc_lv<6> > i_0_i_reg_737;
    sc_signal< sc_lv<14> > p_Val2_s_reg_748;
    sc_signal< sc_lv<9> > j_0_i_reg_760;
    sc_signal< sc_lv<5> > i_fu_1012_p2;
    sc_signal< sc_lv<5> > i_reg_2149;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_1018_p2;
    sc_signal< sc_lv<10> > ix_in_reg_2154;
    sc_signal< sc_lv<1> > icmp_ln23_fu_1006_p2;
    sc_signal< sc_lv<11> > sub_ln203_fu_1048_p2;
    sc_signal< sc_lv<11> > sub_ln203_reg_2159;
    sc_signal< sc_lv<5> > j_1_fu_1060_p2;
    sc_signal< sc_lv<5> > j_1_reg_2167;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln203_11_fu_1070_p2;
    sc_signal< sc_lv<11> > add_ln203_11_reg_2172;
    sc_signal< sc_lv<1> > icmp_ln25_fu_1054_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_1080_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_2182;
    sc_signal< sc_lv<32> > cnn_input_load_reg_2187;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<14> > select_ln603_3_fu_1361_p3;
    sc_signal< sc_lv<14> > select_ln603_3_reg_2193;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1373_p2;
    sc_signal< sc_lv<1> > icmp_ln9_reg_2198;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<15> > add_ln9_fu_1379_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1391_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_2207;
    sc_signal< sc_lv<6> > select_ln14_1_fu_1405_p3;
    sc_signal< sc_lv<6> > select_ln14_1_reg_2212;
    sc_signal< sc_lv<64> > zext_ln14_fu_1413_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_2217;
    sc_signal< sc_lv<9> > j_fu_1435_p2;
    sc_signal< sc_lv<9> > j_reg_2232;
    sc_signal< sc_lv<1> > icmp_ln13_2_fu_1441_p2;
    sc_signal< sc_lv<1> > icmp_ln13_2_reg_2237;
    sc_signal< sc_lv<14> > sum_V_fu_1470_p4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<5> > i_2_fu_1531_p2;
    sc_signal< sc_lv<5> > i_2_reg_2254;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_1537_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_reg_2259;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_1525_p2;
    sc_signal< sc_lv<12> > zext_ln13_3_fu_1541_p1;
    sc_signal< sc_lv<12> > zext_ln13_3_reg_2265;
    sc_signal< sc_lv<6> > j_2_fu_1551_p2;
    sc_signal< sc_lv<6> > j_2_reg_2273;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1545_p2;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<4> > d_fu_1674_p2;
    sc_signal< sc_lv<4> > d_reg_2301;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<64> > zext_ln48_fu_1680_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_2306;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1668_p2;
    sc_signal< sc_lv<9> > zext_ln46_fu_1684_p1;
    sc_signal< sc_lv<9> > zext_ln46_reg_2312;
    sc_signal< sc_lv<5> > f_fu_1694_p2;
    sc_signal< sc_lv<5> > f_reg_2320;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1688_p2;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<4> > i_3_fu_1787_p2;
    sc_signal< sc_lv<4> > i_3_reg_2348;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<64> > zext_ln70_fu_1793_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_2353;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1781_p2;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1798_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_2363;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<1> > p_Result_31_fu_1804_p3;
    sc_signal< sc_lv<1> > p_Result_31_reg_2368;
    sc_signal< sc_lv<14> > tmp_V_8_fu_1818_p3;
    sc_signal< sc_lv<14> > tmp_V_8_reg_2373;
    sc_signal< sc_lv<32> > sub_ln944_fu_1852_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_2378;
    sc_signal< sc_lv<32> > or_ln_fu_1962_p3;
    sc_signal< sc_lv<32> > or_ln_reg_2384;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1970_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_2389;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1976_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_2394;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_flat_fu_996_ap_ready;
    sc_signal< sc_logic > grp_flat_fu_996_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state17;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<14> > dense_array_V_d0;
    sc_signal< sc_lv<14> > dense_array_V_q0;
    sc_signal< sc_lv<10> > conv_1_input_V_address0;
    sc_signal< sc_logic > conv_1_input_V_ce0;
    sc_signal< sc_logic > conv_1_input_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_V_q0;
    sc_signal< sc_logic > conv_1_input_V_ce1;
    sc_signal< sc_lv<14> > conv_1_input_V_q1;
    sc_signal< sc_lv<12> > conv_1_out_V_address0;
    sc_signal< sc_logic > conv_1_out_V_ce0;
    sc_signal< sc_logic > conv_1_out_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_V_d0;
    sc_signal< sc_lv<14> > conv_1_out_V_q0;
    sc_signal< sc_logic > conv_1_out_V_ce1;
    sc_signal< sc_logic > conv_1_out_V_we1;
    sc_signal< sc_lv<10> > max_pool_1_out_V_address0;
    sc_signal< sc_logic > max_pool_1_out_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_q0;
    sc_signal< sc_logic > max_pool_1_out_V_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_V_q1;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_V_d0;
    sc_signal< sc_lv<14> > conv_2_out_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<14> > flat_array_V_d0;
    sc_signal< sc_lv<14> > flat_array_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<13> > dense_1_out_V_d0;
    sc_signal< sc_lv<13> > dense_1_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<13> > dense_2_out_V_d0;
    sc_signal< sc_lv<13> > dense_2_out_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<14> > prediction_V_d0;
    sc_signal< sc_lv<14> > prediction_V_q0;
    sc_signal< sc_logic > grp_conv_1_fu_850_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_850_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_850_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_850_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_850_input_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_850_input_V_ce0;
    sc_signal< sc_lv<10> > grp_conv_1_fu_850_input_V_address1;
    sc_signal< sc_logic > grp_conv_1_fu_850_input_V_ce1;
    sc_signal< sc_lv<12> > grp_conv_1_fu_850_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_850_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_850_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_850_conv_out_V_d0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_850_conv_out_V_address1;
    sc_signal< sc_logic > grp_conv_1_fu_850_conv_out_V_ce1;
    sc_signal< sc_logic > grp_conv_1_fu_850_conv_out_V_we1;
    sc_signal< sc_lv<14> > grp_conv_1_fu_850_conv_out_V_d1;
    sc_signal< sc_logic > grp_conv_2_fu_856_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_856_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_856_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_856_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_2_fu_856_input_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_856_input_V_ce0;
    sc_signal< sc_lv<10> > grp_conv_2_fu_856_input_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_856_input_V_ce1;
    sc_signal< sc_lv<11> > grp_conv_2_fu_856_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_856_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_856_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_856_conv_out_V_d0;
    sc_signal< sc_logic > grp_soft_max_fu_972_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_972_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_972_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_972_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_972_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_972_dense_array_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_972_dense_array_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_972_dense_array_V_d0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_972_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_972_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_972_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_972_prediction_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_984_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_984_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_984_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_984_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_984_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_984_conv_out_V_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_1_fu_984_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_984_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_984_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_984_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_990_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_990_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_990_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_990_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_990_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_990_conv_out_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_990_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_990_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_990_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_990_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_996_ap_start;
    sc_signal< sc_logic > grp_flat_fu_996_ap_idle;
    sc_signal< sc_lv<9> > grp_flat_fu_996_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_996_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_996_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_996_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_996_flat_array_V_we0;
    sc_signal< sc_lv<14> > grp_flat_fu_996_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_682;
    sc_signal< sc_lv<5> > i_0_reg_694;
    sc_signal< sc_lv<10> > ix_in_1_reg_705;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > j_0_reg_715;
    sc_signal< sc_lv<6> > ap_phi_mux_i_0_i_phi_fu_741_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_j_0_i_phi_fu_764_p4;
    sc_signal< sc_lv<5> > i_0_i5_reg_771;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<14> > p_Val2_21_reg_782;
    sc_signal< sc_lv<6> > j_0_i10_reg_794;
    sc_signal< sc_lv<4> > d_0_i_reg_805;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<14> > p_Val2_27_reg_816;
    sc_signal< sc_lv<5> > f_0_i_reg_828;
    sc_signal< sc_lv<4> > i24_0_reg_839;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > grp_conv_1_fu_850_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_conv_2_fu_856_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_soft_max_fu_972_ap_start_reg;
    sc_signal< sc_logic > grp_max_pool_1_fu_984_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_max_pool_2_fu_990_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_flat_fu_996_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > zext_ln27_fu_1075_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1369_p1;
    sc_signal< sc_lv<64> > zext_ln1117_81_fu_1431_p1;
    sc_signal< sc_lv<64> > zext_ln14_1_fu_1422_p1;
    sc_signal< sc_lv<64> > sext_ln1117_fu_1597_p1;
    sc_signal< sc_lv<64> > zext_ln14_3_fu_1557_p1;
    sc_signal< sc_lv<64> > zext_ln1116_2_fu_1740_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_1700_p1;
    sc_signal< sc_lv<32> > cnn_input_Addr_A_orig;
    sc_signal< sc_lv<13> > select_ln19_fu_1516_p3;
    sc_signal< sc_lv<13> > select_ln19_1_fu_1659_p3;
    sc_signal< sc_lv<14> > add_ln703_7_fu_1774_p2;
    sc_signal< sc_lv<32> > prediction_output_Addr_A_orig;
    sc_signal< sc_lv<10> > tmp_140_fu_1024_p3;
    sc_signal< sc_lv<7> > tmp_141_fu_1036_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_1032_p1;
    sc_signal< sc_lv<11> > zext_ln203_19_fu_1044_p1;
    sc_signal< sc_lv<11> > zext_ln203_20_fu_1066_p1;
    sc_signal< sc_lv<64> > grp_fu_1002_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_1086_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_1102_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_1116_p1;
    sc_signal< sc_lv<53> > tmp_fu_1120_p3;
    sc_signal< sc_lv<54> > p_Result_30_fu_1128_p1;
    sc_signal< sc_lv<1> > p_Result_29_fu_1094_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_1132_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_1090_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_1112_p1;
    sc_signal< sc_lv<12> > F2_fu_1152_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_1158_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_1164_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_1170_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_1176_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_1138_p3;
    sc_signal< sc_lv<32> > sext_ln581_fu_1184_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_1210_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_1214_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_1224_p1;
    sc_signal< sc_lv<1> > tmp_145_fu_1227_p3;
    sc_signal< sc_lv<14> > trunc_ln583_fu_1194_p1;
    sc_signal< sc_lv<14> > sext_ln581cast_fu_1243_p1;
    sc_signal< sc_lv<1> > icmp_ln571_fu_1146_p2;
    sc_signal< sc_lv<1> > icmp_ln582_fu_1188_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1253_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1265_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1271_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_1198_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1277_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1283_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_1301_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_1204_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1307_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1313_p2;
    sc_signal< sc_lv<14> > shl_ln604_fu_1247_p2;
    sc_signal< sc_lv<14> > trunc_ln586_fu_1220_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1295_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1289_p2;
    sc_signal< sc_lv<14> > select_ln588_fu_1235_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_1259_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_1327_p2;
    sc_signal< sc_lv<14> > select_ln603_fu_1319_p3;
    sc_signal< sc_lv<14> > select_ln603_1_fu_1333_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_1341_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_1355_p2;
    sc_signal< sc_lv<14> > select_ln603_2_fu_1347_p3;
    sc_signal< sc_lv<6> > i_1_fu_1385_p2;
    sc_signal< sc_lv<9> > select_ln14_fu_1397_p3;
    sc_signal< sc_lv<15> > grp_fu_2089_p3;
    sc_signal< sc_lv<14> > select_ln14_2_fu_1455_p3;
    sc_signal< sc_lv<22> > grp_fu_2098_p3;
    sc_signal< sc_lv<6> > sext_ln1265_fu_1479_p0;
    sc_signal< sc_lv<6> > sext_ln703_fu_1492_p0;
    sc_signal< sc_lv<14> > sext_ln1265_fu_1479_p1;
    sc_signal< sc_lv<13> > trunc_ln_fu_1483_p4;
    sc_signal< sc_lv<13> > sext_ln703_fu_1492_p1;
    sc_signal< sc_lv<14> > add_ln703_fu_1496_p2;
    sc_signal< sc_lv<1> > tmp_150_fu_1508_p3;
    sc_signal< sc_lv<13> > add_ln203_fu_1502_p2;
    sc_signal< sc_lv<11> > tmp_142_fu_1562_p3;
    sc_signal< sc_lv<7> > tmp_143_fu_1574_p3;
    sc_signal< sc_lv<12> > zext_ln1117_82_fu_1570_p1;
    sc_signal< sc_lv<12> > zext_ln1117_83_fu_1582_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_1586_p2;
    sc_signal< sc_lv<12> > add_ln1117_53_fu_1592_p2;
    sc_signal< sc_lv<22> > grp_fu_2108_p3;
    sc_signal< sc_lv<9> > sext_ln1265_1_fu_1627_p0;
    sc_signal< sc_lv<9> > sext_ln703_2_fu_1635_p0;
    sc_signal< sc_lv<14> > sext_ln1265_1_fu_1627_p1;
    sc_signal< sc_lv<13> > sext_ln703_2_fu_1635_p1;
    sc_signal< sc_lv<13> > trunc_ln703_fu_1631_p1;
    sc_signal< sc_lv<14> > add_ln703_6_fu_1639_p2;
    sc_signal< sc_lv<1> > tmp_151_fu_1651_p3;
    sc_signal< sc_lv<13> > add_ln203_1_fu_1645_p2;
    sc_signal< sc_lv<8> > tmp_144_fu_1705_p3;
    sc_signal< sc_lv<6> > tmp_146_fu_1717_p3;
    sc_signal< sc_lv<9> > zext_ln1116_1_fu_1725_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_1713_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_1729_p2;
    sc_signal< sc_lv<9> > add_ln1116_1_fu_1735_p2;
    sc_signal< sc_lv<22> > grp_fu_2117_p3;
    sc_signal< sc_lv<14> > sext_ln1265_2_fu_1770_p1;
    sc_signal< sc_lv<14> > tmp_V_fu_1812_p2;
    sc_signal< sc_lv<14> > p_Result_13_fu_1826_p4;
    sc_signal< sc_lv<32> > p_Result_32_fu_1836_p3;
    sc_signal< sc_lv<32> > l_fu_1844_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_1862_p2;
    sc_signal< sc_lv<31> > tmp_153_fu_1868_p4;
    sc_signal< sc_lv<4> > trunc_ln947_fu_1884_p1;
    sc_signal< sc_lv<4> > sub_ln947_fu_1888_p2;
    sc_signal< sc_lv<14> > zext_ln947_fu_1894_p1;
    sc_signal< sc_lv<14> > lshr_ln947_fu_1898_p2;
    sc_signal< sc_lv<14> > p_Result_s_fu_1904_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1878_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1910_p2;
    sc_signal< sc_lv<1> > tmp_154_fu_1922_p3;
    sc_signal< sc_lv<14> > trunc_ln944_fu_1858_p1;
    sc_signal< sc_lv<14> > add_ln949_fu_1936_p2;
    sc_signal< sc_lv<1> > p_Result_27_fu_1942_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1930_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1950_p2;
    sc_signal< sc_lv<1> > a_fu_1916_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1956_p2;
    sc_signal< sc_lv<32> > m_fu_1980_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_1983_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1994_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1988_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1999_p2;
    sc_signal< sc_lv<32> > m_7_fu_2005_p3;
    sc_signal< sc_lv<32> > m_8_fu_2012_p2;
    sc_signal< sc_lv<31> > m_s_fu_2017_p4;
    sc_signal< sc_lv<1> > tmp_155_fu_2031_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_2039_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_2047_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_2052_p2;
    sc_signal< sc_lv<32> > m_11_fu_2027_p1;
    sc_signal< sc_lv<9> > tmp_s_fu_2058_p3;
    sc_signal< sc_lv<32> > p_Result_33_fu_2065_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_2077_p1;
    sc_signal< sc_lv<9> > grp_fu_2089_p0;
    sc_signal< sc_lv<7> > grp_fu_2089_p1;
    sc_signal< sc_lv<6> > grp_fu_2089_p2;
    sc_signal< sc_lv<22> > grp_fu_2098_p2;
    sc_signal< sc_lv<13> > grp_fu_2108_p1;
    sc_signal< sc_lv<22> > grp_fu_2108_p2;
    sc_signal< sc_lv<13> > grp_fu_2117_p0;
    sc_signal< sc_lv<22> > grp_fu_2117_p2;
    sc_signal< sc_lv<30> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<15> > grp_fu_2089_p00;
    sc_signal< sc_lv<15> > grp_fu_2089_p20;
    sc_signal< sc_lv<22> > grp_fu_2108_p10;
    sc_signal< sc_lv<22> > grp_fu_2117_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<30> ap_ST_fsm_state1;
    static const sc_lv<30> ap_ST_fsm_state2;
    static const sc_lv<30> ap_ST_fsm_state3;
    static const sc_lv<30> ap_ST_fsm_state4;
    static const sc_lv<30> ap_ST_fsm_state5;
    static const sc_lv<30> ap_ST_fsm_state6;
    static const sc_lv<30> ap_ST_fsm_state7;
    static const sc_lv<30> ap_ST_fsm_state8;
    static const sc_lv<30> ap_ST_fsm_state9;
    static const sc_lv<30> ap_ST_fsm_state10;
    static const sc_lv<30> ap_ST_fsm_state11;
    static const sc_lv<30> ap_ST_fsm_state12;
    static const sc_lv<30> ap_ST_fsm_state13;
    static const sc_lv<30> ap_ST_fsm_state14;
    static const sc_lv<30> ap_ST_fsm_state15;
    static const sc_lv<30> ap_ST_fsm_state16;
    static const sc_lv<30> ap_ST_fsm_pp0_stage0;
    static const sc_lv<30> ap_ST_fsm_state19;
    static const sc_lv<30> ap_ST_fsm_state20;
    static const sc_lv<30> ap_ST_fsm_state21;
    static const sc_lv<30> ap_ST_fsm_state22;
    static const sc_lv<30> ap_ST_fsm_state23;
    static const sc_lv<30> ap_ST_fsm_state24;
    static const sc_lv<30> ap_ST_fsm_state25;
    static const sc_lv<30> ap_ST_fsm_state26;
    static const sc_lv<30> ap_ST_fsm_state27;
    static const sc_lv<30> ap_ST_fsm_state28;
    static const sc_lv<30> ap_ST_fsm_state29;
    static const sc_lv<30> ap_ST_fsm_state30;
    static const sc_lv<30> ap_ST_fsm_state31;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_FF8;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<15> ap_const_lv15_4E20;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<14> ap_const_lv14_3FE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<15> ap_const_lv15_32;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_1152_p2();
    void thread_a_fu_1916_p2();
    void thread_add_ln1116_1_fu_1735_p2();
    void thread_add_ln1116_fu_1729_p2();
    void thread_add_ln1117_53_fu_1592_p2();
    void thread_add_ln203_11_fu_1070_p2();
    void thread_add_ln203_1_fu_1645_p2();
    void thread_add_ln203_fu_1502_p2();
    void thread_add_ln28_fu_1080_p2();
    void thread_add_ln581_fu_1164_p2();
    void thread_add_ln703_6_fu_1639_p2();
    void thread_add_ln703_7_fu_1774_p2();
    void thread_add_ln703_fu_1496_p2();
    void thread_add_ln949_fu_1936_p2();
    void thread_add_ln958_fu_1983_p2();
    void thread_add_ln964_fu_2052_p2();
    void thread_add_ln9_fu_1379_p2();
    void thread_and_ln581_fu_1277_p2();
    void thread_and_ln582_fu_1259_p2();
    void thread_and_ln585_1_fu_1295_p2();
    void thread_and_ln585_fu_1289_p2();
    void thread_and_ln603_fu_1313_p2();
    void thread_and_ln949_fu_1950_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state17_pp0_stage0_iter0();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state17();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_i_phi_fu_741_p4();
    void thread_ap_phi_mux_j_0_i_phi_fu_764_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ashr_ln586_fu_1214_p2();
    void thread_bitcast_ln696_fu_1224_p1();
    void thread_bitcast_ln739_fu_2077_p1();
    void thread_cnn_input_Addr_A();
    void thread_cnn_input_Addr_A_orig();
    void thread_cnn_input_Clk_A();
    void thread_cnn_input_Din_A();
    void thread_cnn_input_EN_A();
    void thread_cnn_input_Rst_A();
    void thread_cnn_input_WEN_A();
    void thread_conv_1_input_V_address0();
    void thread_conv_1_input_V_ce0();
    void thread_conv_1_input_V_ce1();
    void thread_conv_1_input_V_we0();
    void thread_conv_1_out_V_address0();
    void thread_conv_1_out_V_ce0();
    void thread_conv_1_out_V_ce1();
    void thread_conv_1_out_V_d0();
    void thread_conv_1_out_V_we0();
    void thread_conv_1_out_V_we1();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_d_fu_1674_p2();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_ce0();
    void thread_exp_tmp_V_fu_1102_p4();
    void thread_f_fu_1694_p2();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_850_ap_start();
    void thread_grp_conv_2_fu_856_ap_start();
    void thread_grp_flat_fu_996_ap_start();
    void thread_grp_fu_2089_p0();
    void thread_grp_fu_2089_p00();
    void thread_grp_fu_2089_p1();
    void thread_grp_fu_2089_p2();
    void thread_grp_fu_2089_p20();
    void thread_grp_fu_2098_p2();
    void thread_grp_fu_2108_p1();
    void thread_grp_fu_2108_p10();
    void thread_grp_fu_2108_p2();
    void thread_grp_fu_2117_p0();
    void thread_grp_fu_2117_p00();
    void thread_grp_fu_2117_p2();
    void thread_grp_max_pool_1_fu_984_ap_start();
    void thread_grp_max_pool_2_fu_990_ap_start();
    void thread_grp_soft_max_fu_972_ap_start();
    void thread_i_1_fu_1385_p2();
    void thread_i_2_fu_1531_p2();
    void thread_i_3_fu_1787_p2();
    void thread_i_fu_1012_p2();
    void thread_icmp_ln13_1_fu_1545_p2();
    void thread_icmp_ln13_2_fu_1441_p2();
    void thread_icmp_ln13_fu_1391_p2();
    void thread_icmp_ln23_fu_1006_p2();
    void thread_icmp_ln25_fu_1054_p2();
    void thread_icmp_ln41_fu_1668_p2();
    void thread_icmp_ln46_fu_1688_p2();
    void thread_icmp_ln571_fu_1146_p2();
    void thread_icmp_ln581_fu_1158_p2();
    void thread_icmp_ln582_fu_1188_p2();
    void thread_icmp_ln585_fu_1198_p2();
    void thread_icmp_ln603_fu_1204_p2();
    void thread_icmp_ln69_fu_1781_p2();
    void thread_icmp_ln935_fu_1798_p2();
    void thread_icmp_ln947_1_fu_1910_p2();
    void thread_icmp_ln947_fu_1878_p2();
    void thread_icmp_ln958_fu_1970_p2();
    void thread_icmp_ln9_1_fu_1525_p2();
    void thread_icmp_ln9_fu_1373_p2();
    void thread_ireg_V_fu_1086_p1();
    void thread_ix_in_fu_1018_p2();
    void thread_j_1_fu_1060_p2();
    void thread_j_2_fu_1551_p2();
    void thread_j_fu_1435_p2();
    void thread_l_fu_1844_p3();
    void thread_lsb_index_fu_1862_p2();
    void thread_lshr_ln947_fu_1898_p2();
    void thread_lshr_ln958_fu_1988_p2();
    void thread_m_11_fu_2027_p1();
    void thread_m_7_fu_2005_p3();
    void thread_m_8_fu_2012_p2();
    void thread_m_fu_1980_p1();
    void thread_m_s_fu_2017_p4();
    void thread_man_V_1_fu_1132_p2();
    void thread_man_V_2_fu_1138_p3();
    void thread_max_pool_1_out_V_address0();
    void thread_max_pool_1_out_V_ce0();
    void thread_max_pool_1_out_V_ce1();
    void thread_max_pool_1_out_V_d0();
    void thread_max_pool_1_out_V_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_or_ln581_fu_1301_p2();
    void thread_or_ln582_fu_1265_p2();
    void thread_or_ln603_1_fu_1341_p2();
    void thread_or_ln603_2_fu_1355_p2();
    void thread_or_ln603_fu_1327_p2();
    void thread_or_ln949_fu_1956_p2();
    void thread_or_ln_fu_1962_p3();
    void thread_p_Result_13_fu_1826_p4();
    void thread_p_Result_27_fu_1942_p3();
    void thread_p_Result_29_fu_1094_p3();
    void thread_p_Result_30_fu_1128_p1();
    void thread_p_Result_31_fu_1804_p3();
    void thread_p_Result_32_fu_1836_p3();
    void thread_p_Result_33_fu_2065_p5();
    void thread_p_Result_s_fu_1904_p2();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_Addr_A();
    void thread_prediction_output_Addr_A_orig();
    void thread_prediction_output_Clk_A();
    void thread_prediction_output_Din_A();
    void thread_prediction_output_EN_A();
    void thread_prediction_output_Rst_A();
    void thread_prediction_output_WEN_A();
    void thread_select_ln14_1_fu_1405_p3();
    void thread_select_ln14_2_fu_1455_p3();
    void thread_select_ln14_fu_1397_p3();
    void thread_select_ln19_1_fu_1659_p3();
    void thread_select_ln19_fu_1516_p3();
    void thread_select_ln588_fu_1235_p3();
    void thread_select_ln603_1_fu_1333_p3();
    void thread_select_ln603_2_fu_1347_p3();
    void thread_select_ln603_3_fu_1361_p3();
    void thread_select_ln603_fu_1319_p3();
    void thread_select_ln964_fu_2039_p3();
    void thread_sext_ln1117_fu_1597_p1();
    void thread_sext_ln1265_1_fu_1627_p0();
    void thread_sext_ln1265_1_fu_1627_p1();
    void thread_sext_ln1265_2_fu_1770_p1();
    void thread_sext_ln1265_fu_1479_p0();
    void thread_sext_ln1265_fu_1479_p1();
    void thread_sext_ln203_fu_1369_p1();
    void thread_sext_ln581_fu_1184_p1();
    void thread_sext_ln581cast_fu_1243_p1();
    void thread_sext_ln703_2_fu_1635_p0();
    void thread_sext_ln703_2_fu_1635_p1();
    void thread_sext_ln703_fu_1492_p0();
    void thread_sext_ln703_fu_1492_p1();
    void thread_sh_amt_fu_1176_p3();
    void thread_shl_ln604_fu_1247_p2();
    void thread_shl_ln958_fu_1999_p2();
    void thread_sub_ln1117_fu_1586_p2();
    void thread_sub_ln203_fu_1048_p2();
    void thread_sub_ln581_fu_1170_p2();
    void thread_sub_ln944_fu_1852_p2();
    void thread_sub_ln947_fu_1888_p2();
    void thread_sub_ln958_fu_1994_p2();
    void thread_sub_ln964_fu_2047_p2();
    void thread_sum_V_fu_1470_p4();
    void thread_tmp_140_fu_1024_p3();
    void thread_tmp_141_fu_1036_p3();
    void thread_tmp_142_fu_1562_p3();
    void thread_tmp_143_fu_1574_p3();
    void thread_tmp_144_fu_1705_p3();
    void thread_tmp_145_fu_1227_p3();
    void thread_tmp_146_fu_1717_p3();
    void thread_tmp_150_fu_1508_p3();
    void thread_tmp_151_fu_1651_p3();
    void thread_tmp_153_fu_1868_p4();
    void thread_tmp_154_fu_1922_p3();
    void thread_tmp_155_fu_2031_p3();
    void thread_tmp_V_8_fu_1818_p3();
    void thread_tmp_V_fu_1812_p2();
    void thread_tmp_fu_1120_p3();
    void thread_tmp_s_fu_2058_p3();
    void thread_trunc_ln556_fu_1090_p1();
    void thread_trunc_ln565_fu_1116_p1();
    void thread_trunc_ln583_fu_1194_p1();
    void thread_trunc_ln586_fu_1220_p1();
    void thread_trunc_ln703_fu_1631_p1();
    void thread_trunc_ln943_fu_1976_p1();
    void thread_trunc_ln944_fu_1858_p1();
    void thread_trunc_ln947_fu_1884_p1();
    void thread_trunc_ln_fu_1483_p4();
    void thread_xor_ln571_fu_1253_p2();
    void thread_xor_ln581_fu_1307_p2();
    void thread_xor_ln582_fu_1271_p2();
    void thread_xor_ln585_fu_1283_p2();
    void thread_xor_ln949_fu_1930_p2();
    void thread_zext_ln1116_1_fu_1725_p1();
    void thread_zext_ln1116_2_fu_1740_p1();
    void thread_zext_ln1116_fu_1713_p1();
    void thread_zext_ln1117_81_fu_1431_p1();
    void thread_zext_ln1117_82_fu_1570_p1();
    void thread_zext_ln1117_83_fu_1582_p1();
    void thread_zext_ln13_3_fu_1541_p1();
    void thread_zext_ln14_1_fu_1422_p1();
    void thread_zext_ln14_2_fu_1537_p1();
    void thread_zext_ln14_3_fu_1557_p1();
    void thread_zext_ln14_fu_1413_p1();
    void thread_zext_ln203_19_fu_1044_p1();
    void thread_zext_ln203_20_fu_1066_p1();
    void thread_zext_ln203_fu_1032_p1();
    void thread_zext_ln27_fu_1075_p1();
    void thread_zext_ln461_fu_1112_p1();
    void thread_zext_ln46_fu_1684_p1();
    void thread_zext_ln48_1_fu_1700_p1();
    void thread_zext_ln48_fu_1680_p1();
    void thread_zext_ln586_fu_1210_p1();
    void thread_zext_ln70_fu_1793_p1();
    void thread_zext_ln947_fu_1894_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
