
base1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000060d6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000056  00802000  000060d6  0000616a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000418  00802056  00802056  000061c0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000061c0  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000007c8  00000000  00000000  00006220  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000c4fe  00000000  00000000  000069e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000020f1  00000000  00000000  00012ee6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000086e2  00000000  00000000  00014fd7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000020b0  00000000  00000000  0001d6bc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000265d7  00000000  00000000  0001f76c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007362  00000000  00000000  00045d43  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000006a8  00000000  00000000  0004d0a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000ad90  00000000  00000000  0004d750  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f9 c0       	rjmp	.+498    	; 0x1f4 <__ctors_end>
       2:	00 00       	nop
       4:	1d c1       	rjmp	.+570    	; 0x240 <__bad_interrupt>
       6:	00 00       	nop
       8:	0c 94 40 17 	jmp	0x2e80	; 0x2e80 <__vector_2>
       c:	19 c1       	rjmp	.+562    	; 0x240 <__bad_interrupt>
       e:	00 00       	nop
      10:	17 c1       	rjmp	.+558    	; 0x240 <__bad_interrupt>
      12:	00 00       	nop
      14:	15 c1       	rjmp	.+554    	; 0x240 <__bad_interrupt>
      16:	00 00       	nop
      18:	13 c1       	rjmp	.+550    	; 0x240 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	11 c1       	rjmp	.+546    	; 0x240 <__bad_interrupt>
      1e:	00 00       	nop
      20:	0f c1       	rjmp	.+542    	; 0x240 <__bad_interrupt>
      22:	00 00       	nop
      24:	0d c1       	rjmp	.+538    	; 0x240 <__bad_interrupt>
      26:	00 00       	nop
      28:	0b c1       	rjmp	.+534    	; 0x240 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	09 c1       	rjmp	.+530    	; 0x240 <__bad_interrupt>
      2e:	00 00       	nop
      30:	07 c1       	rjmp	.+526    	; 0x240 <__bad_interrupt>
      32:	00 00       	nop
      34:	05 c1       	rjmp	.+522    	; 0x240 <__bad_interrupt>
      36:	00 00       	nop
      38:	44 c5       	rjmp	.+2696   	; 0xac2 <__vector_14>
      3a:	00 00       	nop
      3c:	7a c5       	rjmp	.+2804   	; 0xb32 <__vector_15>
      3e:	00 00       	nop
      40:	b0 c5       	rjmp	.+2912   	; 0xba2 <__vector_16>
      42:	00 00       	nop
      44:	e6 c5       	rjmp	.+3020   	; 0xc12 <__vector_17>
      46:	00 00       	nop
      48:	1c c6       	rjmp	.+3128   	; 0xc82 <__vector_18>
      4a:	00 00       	nop
      4c:	52 c6       	rjmp	.+3236   	; 0xcf2 <__vector_19>
      4e:	00 00       	nop
      50:	88 c6       	rjmp	.+3344   	; 0xd62 <__vector_20>
      52:	00 00       	nop
      54:	be c6       	rjmp	.+3452   	; 0xdd2 <__vector_21>
      56:	00 00       	nop
      58:	f4 c6       	rjmp	.+3560   	; 0xe42 <__vector_22>
      5a:	00 00       	nop
      5c:	2a c7       	rjmp	.+3668   	; 0xeb2 <__vector_23>
      5e:	00 00       	nop
      60:	ef c0       	rjmp	.+478    	; 0x240 <__bad_interrupt>
      62:	00 00       	nop
      64:	ed c0       	rjmp	.+474    	; 0x240 <__bad_interrupt>
      66:	00 00       	nop
      68:	eb c0       	rjmp	.+470    	; 0x240 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e9 c0       	rjmp	.+466    	; 0x240 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e7 c0       	rjmp	.+462    	; 0x240 <__bad_interrupt>
      72:	00 00       	nop
      74:	e5 c0       	rjmp	.+458    	; 0x240 <__bad_interrupt>
      76:	00 00       	nop
      78:	e3 c0       	rjmp	.+454    	; 0x240 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e1 c0       	rjmp	.+450    	; 0x240 <__bad_interrupt>
      7e:	00 00       	nop
      80:	df c0       	rjmp	.+446    	; 0x240 <__bad_interrupt>
      82:	00 00       	nop
      84:	dd c0       	rjmp	.+442    	; 0x240 <__bad_interrupt>
      86:	00 00       	nop
      88:	db c0       	rjmp	.+438    	; 0x240 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d9 c0       	rjmp	.+434    	; 0x240 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d7 c0       	rjmp	.+430    	; 0x240 <__bad_interrupt>
      92:	00 00       	nop
      94:	d5 c0       	rjmp	.+426    	; 0x240 <__bad_interrupt>
      96:	00 00       	nop
      98:	d3 c0       	rjmp	.+422    	; 0x240 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d1 c0       	rjmp	.+418    	; 0x240 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	cf c0       	rjmp	.+414    	; 0x240 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	cd c0       	rjmp	.+410    	; 0x240 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	cb c0       	rjmp	.+406    	; 0x240 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	0c 94 f4 10 	jmp	0x21e8	; 0x21e8 <__vector_43>
      b0:	c7 c0       	rjmp	.+398    	; 0x240 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c5 c0       	rjmp	.+394    	; 0x240 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c3 c0       	rjmp	.+390    	; 0x240 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 89 09 	jmp	0x1312	; 0x1312 <__vector_47>
      c0:	0c 94 c1 09 	jmp	0x1382	; 0x1382 <__vector_48>
      c4:	0c 94 f9 09 	jmp	0x13f2	; 0x13f2 <__vector_49>
      c8:	0c 94 31 0a 	jmp	0x1462	; 0x1462 <__vector_50>
      cc:	0c 94 69 0a 	jmp	0x14d2	; 0x14d2 <__vector_51>
      d0:	0c 94 a1 0a 	jmp	0x1542	; 0x1542 <__vector_52>
      d4:	0c 94 d9 0a 	jmp	0x15b2	; 0x15b2 <__vector_53>
      d8:	0c 94 11 0b 	jmp	0x1622	; 0x1622 <__vector_54>
      dc:	0c 94 49 0b 	jmp	0x1692	; 0x1692 <__vector_55>
      e0:	0c 94 81 0b 	jmp	0x1702	; 0x1702 <__vector_56>
      e4:	ad c0       	rjmp	.+346    	; 0x240 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ab c0       	rjmp	.+342    	; 0x240 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a9 c0       	rjmp	.+338    	; 0x240 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a7 c0       	rjmp	.+334    	; 0x240 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a5 c0       	rjmp	.+330    	; 0x240 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a3 c0       	rjmp	.+326    	; 0x240 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a1 c0       	rjmp	.+322    	; 0x240 <__bad_interrupt>
      fe:	00 00       	nop
     100:	9f c0       	rjmp	.+318    	; 0x240 <__bad_interrupt>
     102:	00 00       	nop
     104:	9d c0       	rjmp	.+314    	; 0x240 <__bad_interrupt>
     106:	00 00       	nop
     108:	9b c0       	rjmp	.+310    	; 0x240 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	99 c0       	rjmp	.+306    	; 0x240 <__bad_interrupt>
     10e:	00 00       	nop
     110:	97 c0       	rjmp	.+302    	; 0x240 <__bad_interrupt>
     112:	00 00       	nop
     114:	95 c0       	rjmp	.+298    	; 0x240 <__bad_interrupt>
     116:	00 00       	nop
     118:	93 c0       	rjmp	.+294    	; 0x240 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	91 c0       	rjmp	.+290    	; 0x240 <__bad_interrupt>
     11e:	00 00       	nop
     120:	8f c0       	rjmp	.+286    	; 0x240 <__bad_interrupt>
     122:	00 00       	nop
     124:	8d c0       	rjmp	.+282    	; 0x240 <__bad_interrupt>
     126:	00 00       	nop
     128:	8b c0       	rjmp	.+278    	; 0x240 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	89 c0       	rjmp	.+274    	; 0x240 <__bad_interrupt>
     12e:	00 00       	nop
     130:	87 c0       	rjmp	.+270    	; 0x240 <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 61 15 	jmp	0x2ac2	; 0x2ac2 <__vector_77>
     138:	f4 c6       	rjmp	.+3560   	; 0xf22 <__vector_78>
     13a:	00 00       	nop
     13c:	2a c7       	rjmp	.+3668   	; 0xf92 <__vector_79>
     13e:	00 00       	nop
     140:	60 c7       	rjmp	.+3776   	; 0x1002 <__vector_80>
     142:	00 00       	nop
     144:	96 c7       	rjmp	.+3884   	; 0x1072 <__vector_81>
     146:	00 00       	nop
     148:	cc c7       	rjmp	.+3992   	; 0x10e2 <__vector_82>
     14a:	00 00       	nop
     14c:	0c 94 a9 08 	jmp	0x1152	; 0x1152 <__vector_83>
     150:	0c 94 e1 08 	jmp	0x11c2	; 0x11c2 <__vector_84>
     154:	0c 94 19 09 	jmp	0x1232	; 0x1232 <__vector_85>
     158:	0c 94 51 09 	jmp	0x12a2	; 0x12a2 <__vector_86>
     15c:	71 c0       	rjmp	.+226    	; 0x240 <__bad_interrupt>
     15e:	00 00       	nop
     160:	6f c0       	rjmp	.+222    	; 0x240 <__bad_interrupt>
     162:	00 00       	nop
     164:	6d c0       	rjmp	.+218    	; 0x240 <__bad_interrupt>
     166:	00 00       	nop
     168:	6b c0       	rjmp	.+214    	; 0x240 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	69 c0       	rjmp	.+210    	; 0x240 <__bad_interrupt>
     16e:	00 00       	nop
     170:	67 c0       	rjmp	.+206    	; 0x240 <__bad_interrupt>
     172:	00 00       	nop
     174:	65 c0       	rjmp	.+202    	; 0x240 <__bad_interrupt>
     176:	00 00       	nop
     178:	0c 94 ec 16 	jmp	0x2dd8	; 0x2dd8 <__vector_94>
     17c:	0c 94 6a 17 	jmp	0x2ed4	; 0x2ed4 <__vector_95>
     180:	0c 94 16 17 	jmp	0x2e2c	; 0x2e2c <__vector_96>
     184:	0c 94 94 17 	jmp	0x2f28	; 0x2f28 <__vector_97>
     188:	5b c0       	rjmp	.+182    	; 0x240 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	59 c0       	rjmp	.+178    	; 0x240 <__bad_interrupt>
     18e:	00 00       	nop
     190:	0c 94 a3 17 	jmp	0x2f46	; 0x2f46 <__vector_100>
     194:	55 c0       	rjmp	.+170    	; 0x240 <__bad_interrupt>
     196:	00 00       	nop
     198:	53 c0       	rjmp	.+166    	; 0x240 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	51 c0       	rjmp	.+162    	; 0x240 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	0c 94 dd 16 	jmp	0x2dba	; 0x2dba <__vector_104>
     1a4:	4d c0       	rjmp	.+154    	; 0x240 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4b c0       	rjmp	.+150    	; 0x240 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	49 c0       	rjmp	.+146    	; 0x240 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	0c 94 b9 0b 	jmp	0x1772	; 0x1772 <__vector_108>
     1b4:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__vector_109>
     1b8:	0c 94 29 0c 	jmp	0x1852	; 0x1852 <__vector_110>
     1bc:	0c 94 61 0c 	jmp	0x18c2	; 0x18c2 <__vector_111>
     1c0:	0c 94 99 0c 	jmp	0x1932	; 0x1932 <__vector_112>
     1c4:	0c 94 d1 0c 	jmp	0x19a2	; 0x19a2 <__vector_113>
     1c8:	0c 94 09 0d 	jmp	0x1a12	; 0x1a12 <__vector_114>
     1cc:	0c 94 41 0d 	jmp	0x1a82	; 0x1a82 <__vector_115>
     1d0:	0c 94 79 0d 	jmp	0x1af2	; 0x1af2 <__vector_116>
     1d4:	0c 94 b1 0d 	jmp	0x1b62	; 0x1b62 <__vector_117>
     1d8:	33 c0       	rjmp	.+102    	; 0x240 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	0c 94 ef 29 	jmp	0x53de	; 0x53de <__vector_119>
     1e0:	2f c0       	rjmp	.+94     	; 0x240 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	2d c0       	rjmp	.+90     	; 0x240 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2b c0       	rjmp	.+86     	; 0x240 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	29 c0       	rjmp	.+82     	; 0x240 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	27 c0       	rjmp	.+78     	; 0x240 <__bad_interrupt>
	...

000001f4 <__ctors_end>:
     1f4:	11 24       	eor	r1, r1
     1f6:	1f be       	out	0x3f, r1	; 63
     1f8:	cf ef       	ldi	r28, 0xFF	; 255
     1fa:	cd bf       	out	0x3d, r28	; 61
     1fc:	df e3       	ldi	r29, 0x3F	; 63
     1fe:	de bf       	out	0x3e, r29	; 62
     200:	00 e0       	ldi	r16, 0x00	; 0
     202:	0c bf       	out	0x3c, r16	; 60
     204:	18 be       	out	0x38, r1	; 56
     206:	19 be       	out	0x39, r1	; 57
     208:	1a be       	out	0x3a, r1	; 58
     20a:	1b be       	out	0x3b, r1	; 59

0000020c <__do_copy_data>:
     20c:	10 e2       	ldi	r17, 0x20	; 32
     20e:	a0 e0       	ldi	r26, 0x00	; 0
     210:	b0 e2       	ldi	r27, 0x20	; 32
     212:	e6 ed       	ldi	r30, 0xD6	; 214
     214:	f0 e6       	ldi	r31, 0x60	; 96
     216:	00 e0       	ldi	r16, 0x00	; 0
     218:	0b bf       	out	0x3b, r16	; 59
     21a:	02 c0       	rjmp	.+4      	; 0x220 <__do_copy_data+0x14>
     21c:	07 90       	elpm	r0, Z+
     21e:	0d 92       	st	X+, r0
     220:	a6 35       	cpi	r26, 0x56	; 86
     222:	b1 07       	cpc	r27, r17
     224:	d9 f7       	brne	.-10     	; 0x21c <__do_copy_data+0x10>
     226:	1b be       	out	0x3b, r1	; 59

00000228 <__do_clear_bss>:
     228:	24 e2       	ldi	r18, 0x24	; 36
     22a:	a6 e5       	ldi	r26, 0x56	; 86
     22c:	b0 e2       	ldi	r27, 0x20	; 32
     22e:	01 c0       	rjmp	.+2      	; 0x232 <.do_clear_bss_start>

00000230 <.do_clear_bss_loop>:
     230:	1d 92       	st	X+, r1

00000232 <.do_clear_bss_start>:
     232:	ae 36       	cpi	r26, 0x6E	; 110
     234:	b2 07       	cpc	r27, r18
     236:	e1 f7       	brne	.-8      	; 0x230 <.do_clear_bss_loop>
     238:	0e 94 49 18 	call	0x3092	; 0x3092 <main>
     23c:	0c 94 69 30 	jmp	0x60d2	; 0x60d2 <_exit>

00000240 <__bad_interrupt>:
     240:	df ce       	rjmp	.-578    	; 0x0 <__vectors>

00000242 <LCDDataLines>:
}
void LCDStringFlash(char *data)	
{ 
 char k;
 while (k=*data++) LCDSendData(k);
}
     242:	e4 e2       	ldi	r30, 0x24	; 36
     244:	f6 e0       	ldi	r31, 0x06	; 6
     246:	90 81       	ld	r25, Z
     248:	a8 2f       	mov	r26, r24
     24a:	a1 70       	andi	r26, 0x01	; 1
     24c:	b0 e0       	ldi	r27, 0x00	; 0
     24e:	aa 0f       	add	r26, r26
     250:	bb 1f       	adc	r27, r27
     252:	aa 0f       	add	r26, r26
     254:	bb 1f       	adc	r27, r27
     256:	9b 7f       	andi	r25, 0xFB	; 251
     258:	a9 2b       	or	r26, r25
     25a:	a0 83       	st	Z, r26
     25c:	90 81       	ld	r25, Z
     25e:	81 fb       	bst	r24, 1
     260:	66 27       	eor	r22, r22
     262:	60 f9       	bld	r22, 0
     264:	70 e0       	ldi	r23, 0x00	; 0
     266:	66 0f       	add	r22, r22
     268:	77 1f       	adc	r23, r23
     26a:	62 95       	swap	r22
     26c:	72 95       	swap	r23
     26e:	70 7f       	andi	r23, 0xF0	; 240
     270:	76 27       	eor	r23, r22
     272:	60 7f       	andi	r22, 0xF0	; 240
     274:	76 27       	eor	r23, r22
     276:	9f 7d       	andi	r25, 0xDF	; 223
     278:	69 2b       	or	r22, r25
     27a:	60 83       	st	Z, r22
     27c:	90 81       	ld	r25, Z
     27e:	82 fb       	bst	r24, 2
     280:	44 27       	eor	r20, r20
     282:	40 f9       	bld	r20, 0
     284:	50 e0       	ldi	r21, 0x00	; 0
     286:	42 95       	swap	r20
     288:	52 95       	swap	r21
     28a:	50 7f       	andi	r21, 0xF0	; 240
     28c:	54 27       	eor	r21, r20
     28e:	40 7f       	andi	r20, 0xF0	; 240
     290:	54 27       	eor	r21, r20
     292:	9f 7e       	andi	r25, 0xEF	; 239
     294:	49 2b       	or	r20, r25
     296:	40 83       	st	Z, r20
     298:	e4 e4       	ldi	r30, 0x44	; 68
     29a:	f6 e0       	ldi	r31, 0x06	; 6
     29c:	90 81       	ld	r25, Z
     29e:	83 fb       	bst	r24, 3
     2a0:	22 27       	eor	r18, r18
     2a2:	20 f9       	bld	r18, 0
     2a4:	30 e0       	ldi	r19, 0x00	; 0
     2a6:	22 0f       	add	r18, r18
     2a8:	33 1f       	adc	r19, r19
     2aa:	22 95       	swap	r18
     2ac:	32 95       	swap	r19
     2ae:	30 7f       	andi	r19, 0xF0	; 240
     2b0:	32 27       	eor	r19, r18
     2b2:	20 7f       	andi	r18, 0xF0	; 240
     2b4:	32 27       	eor	r19, r18
     2b6:	89 2f       	mov	r24, r25
     2b8:	8f 7d       	andi	r24, 0xDF	; 223
     2ba:	28 2b       	or	r18, r24
     2bc:	20 83       	st	Z, r18
     2be:	08 95       	ret

000002c0 <LCDDirOut>:
     2c0:	e0 e2       	ldi	r30, 0x20	; 32
     2c2:	f6 e0       	ldi	r31, 0x06	; 6
     2c4:	80 81       	ld	r24, Z
     2c6:	84 60       	ori	r24, 0x04	; 4
     2c8:	80 83       	st	Z, r24
     2ca:	80 81       	ld	r24, Z
     2cc:	80 62       	ori	r24, 0x20	; 32
     2ce:	80 83       	st	Z, r24
     2d0:	80 81       	ld	r24, Z
     2d2:	80 61       	ori	r24, 0x10	; 16
     2d4:	80 83       	st	Z, r24
     2d6:	e0 e4       	ldi	r30, 0x40	; 64
     2d8:	f6 e0       	ldi	r31, 0x06	; 6
     2da:	80 81       	ld	r24, Z
     2dc:	80 62       	ori	r24, 0x20	; 32
     2de:	80 83       	st	Z, r24
     2e0:	08 95       	ret

000002e2 <LCDDirIn>:
     2e2:	e0 e2       	ldi	r30, 0x20	; 32
     2e4:	f6 e0       	ldi	r31, 0x06	; 6
     2e6:	80 81       	ld	r24, Z
     2e8:	8b 7f       	andi	r24, 0xFB	; 251
     2ea:	80 83       	st	Z, r24
     2ec:	80 81       	ld	r24, Z
     2ee:	8f 7d       	andi	r24, 0xDF	; 223
     2f0:	80 83       	st	Z, r24
     2f2:	80 81       	ld	r24, Z
     2f4:	8f 7e       	andi	r24, 0xEF	; 239
     2f6:	80 83       	st	Z, r24
     2f8:	e0 e4       	ldi	r30, 0x40	; 64
     2fa:	f6 e0       	ldi	r31, 0x06	; 6
     2fc:	80 81       	ld	r24, Z
     2fe:	8f 7d       	andi	r24, 0xDF	; 223
     300:	80 83       	st	Z, r24
     302:	08 95       	ret

00000304 <LCDSendData>:
     304:	cf 93       	push	r28
     306:	c8 2f       	mov	r28, r24
     308:	8f e1       	ldi	r24, 0x1F	; 31
     30a:	93 e0       	ldi	r25, 0x03	; 3
     30c:	01 97       	sbiw	r24, 0x01	; 1
     30e:	f1 f7       	brne	.-4      	; 0x30c <LCDSendData+0x8>
     310:	00 c0       	rjmp	.+0      	; 0x312 <LCDSendData+0xe>
     312:	00 00       	nop
     314:	8c 2f       	mov	r24, r28
     316:	82 95       	swap	r24
     318:	8f 70       	andi	r24, 0x0F	; 15
     31a:	93 df       	rcall	.-218    	; 0x242 <LCDDataLines>
     31c:	e4 e2       	ldi	r30, 0x24	; 36
     31e:	f6 e0       	ldi	r31, 0x06	; 6
     320:	80 81       	ld	r24, Z
     322:	82 60       	ori	r24, 0x02	; 2
     324:	80 83       	st	Z, r24
     326:	80 81       	ld	r24, Z
     328:	88 60       	ori	r24, 0x08	; 8
     32a:	80 83       	st	Z, r24
     32c:	95 ed       	ldi	r25, 0xD5	; 213
     32e:	9a 95       	dec	r25
     330:	f1 f7       	brne	.-4      	; 0x32e <LCDSendData+0x2a>
     332:	00 00       	nop
     334:	80 81       	ld	r24, Z
     336:	87 7f       	andi	r24, 0xF7	; 247
     338:	80 83       	st	Z, r24
     33a:	85 ed       	ldi	r24, 0xD5	; 213
     33c:	8a 95       	dec	r24
     33e:	f1 f7       	brne	.-4      	; 0x33c <LCDSendData+0x38>
     340:	00 00       	nop
     342:	8c 2f       	mov	r24, r28
     344:	7e df       	rcall	.-260    	; 0x242 <LCDDataLines>
     346:	e4 e2       	ldi	r30, 0x24	; 36
     348:	f6 e0       	ldi	r31, 0x06	; 6
     34a:	80 81       	ld	r24, Z
     34c:	88 60       	ori	r24, 0x08	; 8
     34e:	80 83       	st	Z, r24
     350:	95 ed       	ldi	r25, 0xD5	; 213
     352:	9a 95       	dec	r25
     354:	f1 f7       	brne	.-4      	; 0x352 <LCDSendData+0x4e>
     356:	00 00       	nop
     358:	80 81       	ld	r24, Z
     35a:	87 7f       	andi	r24, 0xF7	; 247
     35c:	80 83       	st	Z, r24
     35e:	cf 91       	pop	r28
     360:	08 95       	ret

00000362 <LCDSendCommand>:
     362:	cf 93       	push	r28
     364:	c8 2f       	mov	r28, r24
     366:	8f ef       	ldi	r24, 0xFF	; 255
     368:	8c 0f       	add	r24, r28
     36a:	82 30       	cpi	r24, 0x02	; 2
     36c:	38 f4       	brcc	.+14     	; 0x37c <LCDSendCommand+0x1a>
     36e:	8f e3       	ldi	r24, 0x3F	; 63
     370:	9c e9       	ldi	r25, 0x9C	; 156
     372:	01 97       	sbiw	r24, 0x01	; 1
     374:	f1 f7       	brne	.-4      	; 0x372 <LCDSendCommand+0x10>
     376:	00 c0       	rjmp	.+0      	; 0x378 <LCDSendCommand+0x16>
     378:	00 00       	nop
     37a:	06 c0       	rjmp	.+12     	; 0x388 <LCDSendCommand+0x26>
     37c:	8f e3       	ldi	r24, 0x3F	; 63
     37e:	9f e1       	ldi	r25, 0x1F	; 31
     380:	01 97       	sbiw	r24, 0x01	; 1
     382:	f1 f7       	brne	.-4      	; 0x380 <LCDSendCommand+0x1e>
     384:	00 c0       	rjmp	.+0      	; 0x386 <LCDSendCommand+0x24>
     386:	00 00       	nop
     388:	8c 2f       	mov	r24, r28
     38a:	82 95       	swap	r24
     38c:	8f 70       	andi	r24, 0x0F	; 15
     38e:	59 df       	rcall	.-334    	; 0x242 <LCDDataLines>
     390:	e4 e2       	ldi	r30, 0x24	; 36
     392:	f6 e0       	ldi	r31, 0x06	; 6
     394:	80 81       	ld	r24, Z
     396:	8d 7f       	andi	r24, 0xFD	; 253
     398:	80 83       	st	Z, r24
     39a:	80 81       	ld	r24, Z
     39c:	88 60       	ori	r24, 0x08	; 8
     39e:	80 83       	st	Z, r24
     3a0:	95 ed       	ldi	r25, 0xD5	; 213
     3a2:	9a 95       	dec	r25
     3a4:	f1 f7       	brne	.-4      	; 0x3a2 <LCDSendCommand+0x40>
     3a6:	00 00       	nop
     3a8:	80 81       	ld	r24, Z
     3aa:	87 7f       	andi	r24, 0xF7	; 247
     3ac:	80 83       	st	Z, r24
     3ae:	85 ed       	ldi	r24, 0xD5	; 213
     3b0:	8a 95       	dec	r24
     3b2:	f1 f7       	brne	.-4      	; 0x3b0 <LCDSendCommand+0x4e>
     3b4:	00 00       	nop
     3b6:	8c 2f       	mov	r24, r28
     3b8:	44 df       	rcall	.-376    	; 0x242 <LCDDataLines>
     3ba:	e4 e2       	ldi	r30, 0x24	; 36
     3bc:	f6 e0       	ldi	r31, 0x06	; 6
     3be:	80 81       	ld	r24, Z
     3c0:	88 60       	ori	r24, 0x08	; 8
     3c2:	80 83       	st	Z, r24
     3c4:	95 ed       	ldi	r25, 0xD5	; 213
     3c6:	9a 95       	dec	r25
     3c8:	f1 f7       	brne	.-4      	; 0x3c6 <LCDSendCommand+0x64>
     3ca:	00 00       	nop
     3cc:	80 81       	ld	r24, Z
     3ce:	87 7f       	andi	r24, 0xF7	; 247
     3d0:	80 83       	st	Z, r24
     3d2:	cf 91       	pop	r28
     3d4:	08 95       	ret

000003d6 <LCDInit>:
     3d6:	e4 e2       	ldi	r30, 0x24	; 36
     3d8:	f6 e0       	ldi	r31, 0x06	; 6
     3da:	80 81       	ld	r24, Z
     3dc:	87 7f       	andi	r24, 0xF7	; 247
     3de:	80 83       	st	Z, r24
     3e0:	80 df       	rcall	.-256    	; 0x2e2 <LCDDirIn>
     3e2:	2f ef       	ldi	r18, 0xFF	; 255
     3e4:	87 ee       	ldi	r24, 0xE7	; 231
     3e6:	93 e0       	ldi	r25, 0x03	; 3
     3e8:	21 50       	subi	r18, 0x01	; 1
     3ea:	80 40       	sbci	r24, 0x00	; 0
     3ec:	90 40       	sbci	r25, 0x00	; 0
     3ee:	e1 f7       	brne	.-8      	; 0x3e8 <LCDInit+0x12>
     3f0:	00 c0       	rjmp	.+0      	; 0x3f2 <LCDInit+0x1c>
     3f2:	00 00       	nop
     3f4:	65 df       	rcall	.-310    	; 0x2c0 <LCDDirOut>
     3f6:	83 e0       	ldi	r24, 0x03	; 3
     3f8:	24 df       	rcall	.-440    	; 0x242 <LCDDataLines>
     3fa:	e0 e2       	ldi	r30, 0x20	; 32
     3fc:	f6 e0       	ldi	r31, 0x06	; 6
     3fe:	80 81       	ld	r24, Z
     400:	82 60       	ori	r24, 0x02	; 2
     402:	80 83       	st	Z, r24
     404:	80 81       	ld	r24, Z
     406:	81 60       	ori	r24, 0x01	; 1
     408:	80 83       	st	Z, r24
     40a:	a4 e2       	ldi	r26, 0x24	; 36
     40c:	b6 e0       	ldi	r27, 0x06	; 6
     40e:	8c 91       	ld	r24, X
     410:	8d 7f       	andi	r24, 0xFD	; 253
     412:	8c 93       	st	X, r24
     414:	8c 91       	ld	r24, X
     416:	8e 7f       	andi	r24, 0xFE	; 254
     418:	8c 93       	st	X, r24
     41a:	80 81       	ld	r24, Z
     41c:	88 60       	ori	r24, 0x08	; 8
     41e:	80 83       	st	Z, r24
     420:	25 ed       	ldi	r18, 0xD5	; 213
     422:	2a 95       	dec	r18
     424:	f1 f7       	brne	.-4      	; 0x422 <LCDInit+0x4c>
     426:	00 00       	nop
     428:	e4 e2       	ldi	r30, 0x24	; 36
     42a:	f6 e0       	ldi	r31, 0x06	; 6
     42c:	80 81       	ld	r24, Z
     42e:	88 60       	ori	r24, 0x08	; 8
     430:	80 83       	st	Z, r24
     432:	85 ed       	ldi	r24, 0xD5	; 213
     434:	8a 95       	dec	r24
     436:	f1 f7       	brne	.-4      	; 0x434 <LCDInit+0x5e>
     438:	00 00       	nop
     43a:	80 81       	ld	r24, Z
     43c:	87 7f       	andi	r24, 0xF7	; 247
     43e:	80 83       	st	Z, r24
     440:	9f ef       	ldi	r25, 0xFF	; 255
     442:	23 ef       	ldi	r18, 0xF3	; 243
     444:	81 e0       	ldi	r24, 0x01	; 1
     446:	91 50       	subi	r25, 0x01	; 1
     448:	20 40       	sbci	r18, 0x00	; 0
     44a:	80 40       	sbci	r24, 0x00	; 0
     44c:	e1 f7       	brne	.-8      	; 0x446 <LCDInit+0x70>
     44e:	00 c0       	rjmp	.+0      	; 0x450 <LCDInit+0x7a>
     450:	00 00       	nop
     452:	80 81       	ld	r24, Z
     454:	88 60       	ori	r24, 0x08	; 8
     456:	80 83       	st	Z, r24
     458:	95 ed       	ldi	r25, 0xD5	; 213
     45a:	9a 95       	dec	r25
     45c:	f1 f7       	brne	.-4      	; 0x45a <LCDInit+0x84>
     45e:	00 00       	nop
     460:	80 81       	ld	r24, Z
     462:	87 7f       	andi	r24, 0xF7	; 247
     464:	80 83       	st	Z, r24
     466:	8f e1       	ldi	r24, 0x1F	; 31
     468:	93 e0       	ldi	r25, 0x03	; 3
     46a:	01 97       	sbiw	r24, 0x01	; 1
     46c:	f1 f7       	brne	.-4      	; 0x46a <LCDInit+0x94>
     46e:	00 c0       	rjmp	.+0      	; 0x470 <LCDInit+0x9a>
     470:	00 00       	nop
     472:	80 81       	ld	r24, Z
     474:	88 60       	ori	r24, 0x08	; 8
     476:	80 83       	st	Z, r24
     478:	95 ed       	ldi	r25, 0xD5	; 213
     47a:	9a 95       	dec	r25
     47c:	f1 f7       	brne	.-4      	; 0x47a <LCDInit+0xa4>
     47e:	00 00       	nop
     480:	80 81       	ld	r24, Z
     482:	87 7f       	andi	r24, 0xF7	; 247
     484:	80 83       	st	Z, r24
     486:	8f e1       	ldi	r24, 0x1F	; 31
     488:	93 e0       	ldi	r25, 0x03	; 3
     48a:	01 97       	sbiw	r24, 0x01	; 1
     48c:	f1 f7       	brne	.-4      	; 0x48a <LCDInit+0xb4>
     48e:	00 c0       	rjmp	.+0      	; 0x490 <LCDInit+0xba>
     490:	00 00       	nop
     492:	82 e0       	ldi	r24, 0x02	; 2
     494:	d6 de       	rcall	.-596    	; 0x242 <LCDDataLines>
     496:	95 ed       	ldi	r25, 0xD5	; 213
     498:	9a 95       	dec	r25
     49a:	f1 f7       	brne	.-4      	; 0x498 <LCDInit+0xc2>
     49c:	00 00       	nop
     49e:	e4 e2       	ldi	r30, 0x24	; 36
     4a0:	f6 e0       	ldi	r31, 0x06	; 6
     4a2:	80 81       	ld	r24, Z
     4a4:	88 60       	ori	r24, 0x08	; 8
     4a6:	80 83       	st	Z, r24
     4a8:	25 ed       	ldi	r18, 0xD5	; 213
     4aa:	2a 95       	dec	r18
     4ac:	f1 f7       	brne	.-4      	; 0x4aa <LCDInit+0xd4>
     4ae:	00 00       	nop
     4b0:	80 81       	ld	r24, Z
     4b2:	87 7f       	andi	r24, 0xF7	; 247
     4b4:	80 83       	st	Z, r24
     4b6:	8f e1       	ldi	r24, 0x1F	; 31
     4b8:	93 e0       	ldi	r25, 0x03	; 3
     4ba:	01 97       	sbiw	r24, 0x01	; 1
     4bc:	f1 f7       	brne	.-4      	; 0x4ba <LCDInit+0xe4>
     4be:	00 c0       	rjmp	.+0      	; 0x4c0 <LCDInit+0xea>
     4c0:	00 00       	nop
     4c2:	88 e2       	ldi	r24, 0x28	; 40
     4c4:	4e df       	rcall	.-356    	; 0x362 <LCDSendCommand>
     4c6:	88 e0       	ldi	r24, 0x08	; 8
     4c8:	4c df       	rcall	.-360    	; 0x362 <LCDSendCommand>
     4ca:	81 e0       	ldi	r24, 0x01	; 1
     4cc:	4a df       	rcall	.-364    	; 0x362 <LCDSendCommand>
     4ce:	86 e0       	ldi	r24, 0x06	; 6
     4d0:	48 df       	rcall	.-368    	; 0x362 <LCDSendCommand>
     4d2:	8c e0       	ldi	r24, 0x0C	; 12
     4d4:	46 cf       	rjmp	.-372    	; 0x362 <LCDSendCommand>
     4d6:	08 95       	ret

000004d8 <LCDStringRam>:
     4d8:	cf 93       	push	r28
     4da:	df 93       	push	r29
     4dc:	ec 01       	movw	r28, r24
     4de:	21 96       	adiw	r28, 0x01	; 1
     4e0:	fc 01       	movw	r30, r24
     4e2:	80 81       	ld	r24, Z
     4e4:	88 23       	and	r24, r24
     4e6:	21 f0       	breq	.+8      	; 0x4f0 <LCDStringRam+0x18>
     4e8:	0d df       	rcall	.-486    	; 0x304 <LCDSendData>
     4ea:	89 91       	ld	r24, Y+
     4ec:	81 11       	cpse	r24, r1
     4ee:	fc cf       	rjmp	.-8      	; 0x4e8 <LCDStringRam+0x10>
     4f0:	df 91       	pop	r29
     4f2:	cf 91       	pop	r28
     4f4:	08 95       	ret

000004f6 <LCDGotoXY>:
void LCDGotoXY(unsigned char x, unsigned char y)	//Cursor to X Y position
{
 unsigned char DDRAMAddr;	
 switch(y)
     4f6:	62 30       	cpi	r22, 0x02	; 2
     4f8:	31 f0       	breq	.+12     	; 0x506 <LCDGotoXY+0x10>
     4fa:	63 30       	cpi	r22, 0x03	; 3
     4fc:	31 f0       	breq	.+12     	; 0x50a <LCDGotoXY+0x14>
     4fe:	61 30       	cpi	r22, 0x01	; 1
     500:	29 f4       	brne	.+10     	; 0x50c <LCDGotoXY+0x16>
 {
  case 0: DDRAMAddr = LCD_LINE0_DDRAMADDR+x; break;
  case 1: DDRAMAddr = LCD_LINE1_DDRAMADDR+x; break;
     502:	80 5c       	subi	r24, 0xC0	; 192
     504:	03 c0       	rjmp	.+6      	; 0x50c <LCDGotoXY+0x16>
  case 2: DDRAMAddr = LCD_LINE2_DDRAMADDR+x; break;
     506:	8c 5e       	subi	r24, 0xEC	; 236
     508:	01 c0       	rjmp	.+2      	; 0x50c <LCDGotoXY+0x16>
  case 3: DDRAMAddr = LCD_LINE3_DDRAMADDR+x; break;
     50a:	8c 5a       	subi	r24, 0xAC	; 172
  default: DDRAMAddr = LCD_LINE0_DDRAMADDR+x;
 }	
 LCDSendCommand(1<<LCD_DDRAM | DDRAMAddr);	
     50c:	80 68       	ori	r24, 0x80	; 128
     50e:	29 cf       	rjmp	.-430    	; 0x362 <LCDSendCommand>
     510:	08 95       	ret

00000512 <menu_check_sw>:
    menu_index[2] = 0;
}

bool menu_check_sw(uint8_t SW,uint8_t *SW_Flag)
{
    if(SW && !(*SW_Flag))
     512:	88 23       	and	r24, r24
     514:	39 f0       	breq	.+14     	; 0x524 <menu_check_sw+0x12>
     516:	fb 01       	movw	r30, r22
     518:	80 81       	ld	r24, Z
     51a:	81 11       	cpse	r24, r1
     51c:	07 c0       	rjmp	.+14     	; 0x52c <menu_check_sw+0x1a>
    {
        *SW_Flag = true;
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	80 83       	st	Z, r24
        return 1;
     522:	08 95       	ret
    }
    else if(SW == 0)
        *SW_Flag = false;
     524:	fb 01       	movw	r30, r22
     526:	10 82       	st	Z, r1
    return 0;
     528:	80 e0       	ldi	r24, 0x00	; 0
     52a:	08 95       	ret
     52c:	80 e0       	ldi	r24, 0x00	; 0
}
     52e:	08 95       	ret

00000530 <Menu_Display>:
	}
}

void Menu_Display(void)
{
    Disp_R(menu_index[0]);
     530:	e0 e0       	ldi	r30, 0x00	; 0
     532:	f7 e0       	ldi	r31, 0x07	; 7
     534:	94 81       	ldd	r25, Z+4	; 0x04
     536:	80 91 b9 20 	lds	r24, 0x20B9
     53a:	a0 91 00 20 	lds	r26, 0x2000
     53e:	b0 e0       	ldi	r27, 0x00	; 0
     540:	aa 0f       	add	r26, r26
     542:	bb 1f       	adc	r27, r27
     544:	a8 5f       	subi	r26, 0xF8	; 248
     546:	bf 4d       	sbci	r27, 0xDF	; 223
     548:	90 78       	andi	r25, 0x80	; 128
     54a:	2c 91       	ld	r18, X
     54c:	92 2b       	or	r25, r18
     54e:	98 23       	and	r25, r24
     550:	94 83       	std	Z+4, r25	; 0x04
    Disp_L(menu_index[1]);
     552:	e0 ee       	ldi	r30, 0xE0	; 224
     554:	f6 e0       	ldi	r31, 0x06	; 6
     556:	94 81       	ldd	r25, Z+4	; 0x04
     558:	a0 91 01 20 	lds	r26, 0x2001
     55c:	b0 e0       	ldi	r27, 0x00	; 0
     55e:	aa 0f       	add	r26, r26
     560:	bb 1f       	adc	r27, r27
     562:	a8 5f       	subi	r26, 0xF8	; 248
     564:	bf 4d       	sbci	r27, 0xDF	; 223
     566:	90 78       	andi	r25, 0x80	; 128
     568:	2c 91       	ld	r18, X
     56a:	92 2b       	or	r25, r18
     56c:	89 23       	and	r24, r25
     56e:	84 83       	std	Z+4, r24	; 0x04
     570:	08 95       	ret

00000572 <menu_table>:
}

void menu_table(void)
{

    switch(menu_index[1])
     572:	80 91 01 20 	lds	r24, 0x2001
     576:	8e 30       	cpi	r24, 0x0E	; 14
     578:	31 f4       	brne	.+12     	; 0x586 <menu_table+0x14>
			break;
			
		}
		break;
	case 0xE:
		switch(menu_index[0])
     57a:	80 91 00 20 	lds	r24, 0x2000
     57e:	8f 30       	cpi	r24, 0x0F	; 15
     580:	11 f4       	brne	.+4      	; 0x586 <menu_table+0x14>
		{
		case 0xF:
			wdt_reset_mcu();
     582:	0c 94 84 0f 	jmp	0x1f08	; 0x1f08 <wdt_reset_mcu>
     586:	08 95       	ret

00000588 <Menu_Reset>:
uint8_t menu_index[3]={Menu_Clear,Menu_Clear,0};
uint8_t disp;
uint16_t menu_time = 0;

void Menu_Reset(void)
{
     588:	ef 92       	push	r14
     58a:	ff 92       	push	r15
     58c:	0f 93       	push	r16
     58e:	1f 93       	push	r17
     590:	cf 93       	push	r28
     592:	df 93       	push	r29
    uint8_t i=0;
    for (i=0;i<16;i++)
     594:	f1 2c       	mov	r15, r1
    {
        menu_index[1] = i;
     596:	01 e0       	ldi	r16, 0x01	; 1
     598:	10 e2       	ldi	r17, 0x20	; 32
        menu_index[0] = Menu_Default;
     59a:	c0 e0       	ldi	r28, 0x00	; 0
     59c:	d0 e2       	ldi	r29, 0x20	; 32
     59e:	0f 2e       	mov	r0, r31
     5a0:	f1 e1       	ldi	r31, 0x11	; 17
     5a2:	ef 2e       	mov	r14, r31
     5a4:	f0 2d       	mov	r31, r0
void Menu_Reset(void)
{
    uint8_t i=0;
    for (i=0;i<16;i++)
    {
        menu_index[1] = i;
     5a6:	f8 01       	movw	r30, r16
     5a8:	f0 82       	st	Z, r15
        menu_index[0] = Menu_Default;
     5aa:	e8 82       	st	Y, r14
        menu_table();
     5ac:	e2 df       	rcall	.-60     	; 0x572 <menu_table>
uint16_t menu_time = 0;

void Menu_Reset(void)
{
    uint8_t i=0;
    for (i=0;i<16;i++)
     5ae:	f3 94       	inc	r15
     5b0:	f0 e1       	ldi	r31, 0x10	; 16
     5b2:	ff 12       	cpse	r15, r31
     5b4:	f8 cf       	rjmp	.-16     	; 0x5a6 <Menu_Reset+0x1e>
    {
        menu_index[1] = i;
        menu_index[0] = Menu_Default;
        menu_table();
    }
    menu_index[0] = Menu_Clear;
     5b6:	80 e1       	ldi	r24, 0x10	; 16
     5b8:	80 93 00 20 	sts	0x2000, r24
    menu_index[1] = Menu_Clear;
     5bc:	80 93 01 20 	sts	0x2001, r24
    menu_index[2] = 0;
     5c0:	10 92 02 20 	sts	0x2002, r1
}
     5c4:	df 91       	pop	r29
     5c6:	cf 91       	pop	r28
     5c8:	1f 91       	pop	r17
     5ca:	0f 91       	pop	r16
     5cc:	ff 90       	pop	r15
     5ce:	ef 90       	pop	r14
     5d0:	08 95       	ret

000005d2 <menu_check_status>:
        *SW_Flag = false;
    return 0;
}

void menu_check_status(void)
{
     5d2:	8f 92       	push	r8
     5d4:	9f 92       	push	r9
     5d6:	af 92       	push	r10
     5d8:	bf 92       	push	r11
     5da:	cf 92       	push	r12
     5dc:	df 92       	push	r13
     5de:	ef 92       	push	r14
     5e0:	ff 92       	push	r15
     5e2:	0f 93       	push	r16
     5e4:	1f 93       	push	r17
     5e6:	cf 93       	push	r28
     5e8:	df 93       	push	r29
	switch(menu_index[2])
     5ea:	80 91 02 20 	lds	r24, 0x2002
     5ee:	81 30       	cpi	r24, 0x01	; 1
     5f0:	09 f4       	brne	.+2      	; 0x5f4 <menu_check_status+0x22>
     5f2:	65 c0       	rjmp	.+202    	; 0x6be <menu_check_status+0xec>
     5f4:	20 f0       	brcs	.+8      	; 0x5fe <menu_check_status+0x2c>
     5f6:	82 30       	cpi	r24, 0x02	; 2
     5f8:	09 f4       	brne	.+2      	; 0x5fc <menu_check_status+0x2a>
     5fa:	c2 c0       	rjmp	.+388    	; 0x780 <menu_check_status+0x1ae>
     5fc:	df c0       	rjmp	.+446    	; 0x7bc <menu_check_status+0x1ea>
	{
		case 0://Wait for Index0
		Disp_L_PORT.OUT = (Disp_L_PORT.OUT & ~(1<<Segment_DP_bp)) | (((time_ms / 100) & 1) << Segment_DP_bp);
     5fe:	c0 ee       	ldi	r28, 0xE0	; 224
     600:	d6 e0       	ldi	r29, 0x06	; 6
     602:	1c 81       	ldd	r17, Y+4	; 0x04
     604:	60 91 ad 20 	lds	r22, 0x20AD
     608:	70 91 ae 20 	lds	r23, 0x20AE
     60c:	80 91 af 20 	lds	r24, 0x20AF
     610:	90 91 b0 20 	lds	r25, 0x20B0
     614:	24 e6       	ldi	r18, 0x64	; 100
     616:	30 e0       	ldi	r19, 0x00	; 0
     618:	40 e0       	ldi	r20, 0x00	; 0
     61a:	50 e0       	ldi	r21, 0x00	; 0
     61c:	0e 94 a2 2b 	call	0x5744	; 0x5744 <__udivmodsi4>
     620:	20 fb       	bst	r18, 0
     622:	17 f9       	bld	r17, 7
     624:	1c 83       	std	Y+4, r17	; 0x04
		Disp_R_PORT.OUTCLR = Segment_DP_bm;
     626:	80 e8       	ldi	r24, 0x80	; 128
     628:	e0 e0       	ldi	r30, 0x00	; 0
     62a:	f7 e0       	ldi	r31, 0x07	; 7
     62c:	86 83       	std	Z+6, r24	; 0x06
		menu_index[1] = Menu_Num;
     62e:	98 85       	ldd	r25, Y+8	; 0x08
     630:	28 85       	ldd	r18, Y+8	; 0x08
     632:	88 85       	ldd	r24, Y+8	; 0x08
     634:	38 85       	ldd	r19, Y+8	; 0x08
     636:	30 fb       	bst	r19, 0
     638:	88 24       	eor	r8, r8
     63a:	80 f8       	bld	r8, 0
     63c:	91 2c       	mov	r9, r1
     63e:	88 0c       	add	r8, r8
     640:	99 1c       	adc	r9, r9
     642:	22 fb       	bst	r18, 2
     644:	22 27       	eor	r18, r18
     646:	20 f9       	bld	r18, 0
     648:	82 2a       	or	r8, r18
     64a:	93 fb       	bst	r25, 3
     64c:	aa 24       	eor	r10, r10
     64e:	a0 f8       	bld	r10, 0
     650:	b1 2c       	mov	r11, r1
     652:	aa 0c       	add	r10, r10
     654:	bb 1c       	adc	r11, r11
     656:	aa 0c       	add	r10, r10
     658:	bb 1c       	adc	r11, r11
     65a:	a8 28       	or	r10, r8
     65c:	81 fb       	bst	r24, 1
     65e:	cc 24       	eor	r12, r12
     660:	c0 f8       	bld	r12, 0
     662:	d1 2c       	mov	r13, r1
     664:	cc 0c       	add	r12, r12
     666:	dd 1c       	adc	r13, r13
     668:	cc 0c       	add	r12, r12
     66a:	dd 1c       	adc	r13, r13
     66c:	cc 0c       	add	r12, r12
     66e:	dd 1c       	adc	r13, r13
     670:	ca 28       	or	r12, r10
     672:	c0 92 01 20 	sts	0x2001, r12
		menu_index[0] = Menu_Clear;
     676:	80 e1       	ldi	r24, 0x10	; 16
     678:	80 93 00 20 	sts	0x2000, r24
		Menu_Display();
     67c:	59 df       	rcall	.-334    	; 0x530 <Menu_Display>
		if(menu_check_sw(Menu_Set,&Menu_Set_flg))
     67e:	80 91 e8 06 	lds	r24, 0x06E8
     682:	69 e5       	ldi	r22, 0x59	; 89
     684:	70 e2       	ldi	r23, 0x20	; 32
     686:	88 1f       	adc	r24, r24
     688:	88 27       	eor	r24, r24
     68a:	88 1f       	adc	r24, r24
     68c:	42 df       	rcall	.-380    	; 0x512 <menu_check_sw>
     68e:	88 23       	and	r24, r24
     690:	29 f0       	breq	.+10     	; 0x69c <menu_check_status+0xca>
		{
			menu_index[2]++;
     692:	e2 e0       	ldi	r30, 0x02	; 2
     694:	f0 e2       	ldi	r31, 0x20	; 32
     696:	80 81       	ld	r24, Z
     698:	8f 5f       	subi	r24, 0xFF	; 255
     69a:	80 83       	st	Z, r24
		}
		if(menu_check_sw(Menu_Cancel,&Menu_Cancel_flg))
     69c:	80 91 a8 06 	lds	r24, 0x06A8
     6a0:	68 e5       	ldi	r22, 0x58	; 88
     6a2:	70 e2       	ldi	r23, 0x20	; 32
     6a4:	82 95       	swap	r24
     6a6:	81 70       	andi	r24, 0x01	; 1
     6a8:	34 df       	rcall	.-408    	; 0x512 <menu_check_sw>
     6aa:	88 23       	and	r24, r24
     6ac:	09 f4       	brne	.+2      	; 0x6b0 <menu_check_status+0xde>
     6ae:	86 c0       	rjmp	.+268    	; 0x7bc <menu_check_status+0x1ea>
		{
			 menu_time=100;
     6b0:	84 e6       	ldi	r24, 0x64	; 100
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	80 93 56 20 	sts	0x2056, r24
     6b8:	90 93 57 20 	sts	0x2057, r25
     6bc:	7f c0       	rjmp	.+254    	; 0x7bc <menu_check_status+0x1ea>
		}
		break;
		case 1://Wait for Index1
		Disp_R_PORT.OUT = (Disp_R_PORT.OUT & ~(1<<Segment_DP_bp)) | (((time_ms / 100) & 1) << Segment_DP_bp);
     6be:	0f 2e       	mov	r0, r31
     6c0:	c1 2c       	mov	r12, r1
     6c2:	f7 e0       	ldi	r31, 0x07	; 7
     6c4:	df 2e       	mov	r13, r31
     6c6:	f0 2d       	mov	r31, r0
     6c8:	f6 01       	movw	r30, r12
     6ca:	b4 80       	ldd	r11, Z+4	; 0x04
     6cc:	60 91 ad 20 	lds	r22, 0x20AD
     6d0:	70 91 ae 20 	lds	r23, 0x20AE
     6d4:	80 91 af 20 	lds	r24, 0x20AF
     6d8:	90 91 b0 20 	lds	r25, 0x20B0
     6dc:	24 e6       	ldi	r18, 0x64	; 100
     6de:	30 e0       	ldi	r19, 0x00	; 0
     6e0:	40 e0       	ldi	r20, 0x00	; 0
     6e2:	50 e0       	ldi	r21, 0x00	; 0
     6e4:	0e 94 a2 2b 	call	0x5744	; 0x5744 <__udivmodsi4>
     6e8:	20 fb       	bst	r18, 0
     6ea:	b7 f8       	bld	r11, 7
     6ec:	f6 01       	movw	r30, r12
     6ee:	b4 82       	std	Z+4, r11	; 0x04
		Disp_L_PORT.OUTSET = Segment_DP_bm;
     6f0:	e0 ee       	ldi	r30, 0xE0	; 224
     6f2:	f6 e0       	ldi	r31, 0x06	; 6
     6f4:	80 e8       	ldi	r24, 0x80	; 128
     6f6:	85 83       	std	Z+5, r24	; 0x05
		menu_index[0] = Menu_Num;
     6f8:	90 85       	ldd	r25, Z+8	; 0x08
     6fa:	20 85       	ldd	r18, Z+8	; 0x08
     6fc:	80 85       	ldd	r24, Z+8	; 0x08
     6fe:	30 85       	ldd	r19, Z+8	; 0x08
     700:	30 fb       	bst	r19, 0
     702:	ee 24       	eor	r14, r14
     704:	e0 f8       	bld	r14, 0
     706:	f1 2c       	mov	r15, r1
     708:	ee 0c       	add	r14, r14
     70a:	ff 1c       	adc	r15, r15
     70c:	22 fb       	bst	r18, 2
     70e:	22 27       	eor	r18, r18
     710:	20 f9       	bld	r18, 0
     712:	e2 2a       	or	r14, r18
     714:	93 fb       	bst	r25, 3
     716:	00 27       	eor	r16, r16
     718:	00 f9       	bld	r16, 0
     71a:	10 e0       	ldi	r17, 0x00	; 0
     71c:	00 0f       	add	r16, r16
     71e:	11 1f       	adc	r17, r17
     720:	00 0f       	add	r16, r16
     722:	11 1f       	adc	r17, r17
     724:	0e 29       	or	r16, r14
     726:	86 95       	lsr	r24
     728:	81 70       	andi	r24, 0x01	; 1
     72a:	c8 2f       	mov	r28, r24
     72c:	f0 e0       	ldi	r31, 0x00	; 0
     72e:	df 2f       	mov	r29, r31
     730:	cc 0f       	add	r28, r28
     732:	dd 1f       	adc	r29, r29
     734:	cc 0f       	add	r28, r28
     736:	dd 1f       	adc	r29, r29
     738:	cc 0f       	add	r28, r28
     73a:	dd 1f       	adc	r29, r29
     73c:	c0 2b       	or	r28, r16
     73e:	c0 93 00 20 	sts	0x2000, r28
		Menu_Display();
     742:	f6 de       	rcall	.-532    	; 0x530 <Menu_Display>
		if(menu_check_sw(Menu_Set,&Menu_Set_flg))
     744:	80 91 e8 06 	lds	r24, 0x06E8
     748:	69 e5       	ldi	r22, 0x59	; 89
     74a:	70 e2       	ldi	r23, 0x20	; 32
     74c:	88 1f       	adc	r24, r24
     74e:	88 27       	eor	r24, r24
     750:	88 1f       	adc	r24, r24
     752:	df de       	rcall	.-578    	; 0x512 <menu_check_sw>
     754:	88 23       	and	r24, r24
     756:	29 f0       	breq	.+10     	; 0x762 <menu_check_status+0x190>
		{
			menu_index[2]++;
     758:	e2 e0       	ldi	r30, 0x02	; 2
     75a:	f0 e2       	ldi	r31, 0x20	; 32
     75c:	80 81       	ld	r24, Z
     75e:	8f 5f       	subi	r24, 0xFF	; 255
     760:	80 83       	st	Z, r24
		}
		if(menu_check_sw(Menu_Cancel,&Menu_Cancel_flg))
     762:	80 91 a8 06 	lds	r24, 0x06A8
     766:	68 e5       	ldi	r22, 0x58	; 88
     768:	70 e2       	ldi	r23, 0x20	; 32
     76a:	82 95       	swap	r24
     76c:	81 70       	andi	r24, 0x01	; 1
     76e:	d1 de       	rcall	.-606    	; 0x512 <menu_check_sw>
     770:	88 23       	and	r24, r24
     772:	21 f1       	breq	.+72     	; 0x7bc <menu_check_status+0x1ea>
		{
			menu_index[2]--;
     774:	e2 e0       	ldi	r30, 0x02	; 2
     776:	f0 e2       	ldi	r31, 0x20	; 32
     778:	80 81       	ld	r24, Z
     77a:	81 50       	subi	r24, 0x01	; 1
     77c:	80 83       	st	Z, r24
     77e:	1e c0       	rjmp	.+60     	; 0x7bc <menu_check_status+0x1ea>
		}
		break;
		case 2:
		Disp_R_PORT.OUTSET = Segment_DP_bm;
     780:	80 e8       	ldi	r24, 0x80	; 128
     782:	e0 e0       	ldi	r30, 0x00	; 0
     784:	f7 e0       	ldi	r31, 0x07	; 7
     786:	85 83       	std	Z+5, r24	; 0x05
		Disp_L_PORT.OUTSET = Segment_DP_bm;
     788:	e0 ee       	ldi	r30, 0xE0	; 224
     78a:	f6 e0       	ldi	r31, 0x06	; 6
     78c:	85 83       	std	Z+5, r24	; 0x05
		menu_table();
     78e:	f1 de       	rcall	.-542    	; 0x572 <menu_table>
		if(menu_check_sw(Menu_Cancel,&Menu_Cancel_flg))
     790:	80 91 a8 06 	lds	r24, 0x06A8
     794:	68 e5       	ldi	r22, 0x58	; 88
     796:	70 e2       	ldi	r23, 0x20	; 32
     798:	82 95       	swap	r24
     79a:	81 70       	andi	r24, 0x01	; 1
     79c:	ba de       	rcall	.-652    	; 0x512 <menu_check_sw>
     79e:	88 23       	and	r24, r24
     7a0:	69 f0       	breq	.+26     	; 0x7bc <menu_check_status+0x1ea>
		{
			menu_index[2]--;
     7a2:	e2 e0       	ldi	r30, 0x02	; 2
     7a4:	f0 e2       	ldi	r31, 0x20	; 32
     7a6:	80 81       	ld	r24, Z
     7a8:	81 50       	subi	r24, 0x01	; 1
     7aa:	80 83       	st	Z, r24
			menu_index[0] = Menu_Default;
     7ac:	c0 e0       	ldi	r28, 0x00	; 0
     7ae:	d0 e2       	ldi	r29, 0x20	; 32
     7b0:	81 e1       	ldi	r24, 0x11	; 17
     7b2:	88 83       	st	Y, r24
			menu_table();
     7b4:	de de       	rcall	.-580    	; 0x572 <menu_table>
			menu_index[0] = Menu_Clear;
     7b6:	80 e1       	ldi	r24, 0x10	; 16
     7b8:	88 83       	st	Y, r24
			Menu_Display();
     7ba:	ba de       	rcall	.-652    	; 0x530 <Menu_Display>
		}

		break;
	}
}
     7bc:	df 91       	pop	r29
     7be:	cf 91       	pop	r28
     7c0:	1f 91       	pop	r17
     7c2:	0f 91       	pop	r16
     7c4:	ff 90       	pop	r15
     7c6:	ef 90       	pop	r14
     7c8:	df 90       	pop	r13
     7ca:	cf 90       	pop	r12
     7cc:	bf 90       	pop	r11
     7ce:	af 90       	pop	r10
     7d0:	9f 90       	pop	r9
     7d2:	8f 90       	pop	r8
     7d4:	08 95       	ret

000007d6 <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7d6:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     7d8:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     7da:	fc 01       	movw	r30, r24
     7dc:	e0 59       	subi	r30, 0x90	; 144
     7de:	ff 4f       	sbci	r31, 0xFF	; 255
     7e0:	60 95       	com	r22
     7e2:	80 81       	ld	r24, Z
     7e4:	68 23       	and	r22, r24
     7e6:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7e8:	2f bf       	out	0x3f, r18	; 63
     7ea:	08 95       	ret

000007ec <sysclk_disable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7ec:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     7ee:	f8 94       	cli

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     7f0:	fc 01       	movw	r30, r24
     7f2:	e0 59       	subi	r30, 0x90	; 144
     7f4:	ff 4f       	sbci	r31, 0xFF	; 255
     7f6:	80 81       	ld	r24, Z
     7f8:	68 2b       	or	r22, r24
     7fa:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7fc:	2f bf       	out	0x3f, r18	; 63
     7fe:	08 95       	ret

00000800 <adc_enable_clock>:
	conf->ctrlb = adc->CTRLB;

	adc_disable_clock(adc);

	cpu_irq_restore(flags);
}
     800:	81 15       	cp	r24, r1
     802:	22 e0       	ldi	r18, 0x02	; 2
     804:	92 07       	cpc	r25, r18
     806:	69 f4       	brne	.+26     	; 0x822 <adc_enable_clock+0x22>
     808:	80 91 5b 20 	lds	r24, 0x205B
     80c:	91 e0       	ldi	r25, 0x01	; 1
     80e:	98 0f       	add	r25, r24
     810:	90 93 5b 20 	sts	0x205B, r25
     814:	81 11       	cpse	r24, r1
     816:	14 c0       	rjmp	.+40     	; 0x840 <adc_enable_clock+0x40>
     818:	62 e0       	ldi	r22, 0x02	; 2
     81a:	81 e0       	ldi	r24, 0x01	; 1
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	db cf       	rjmp	.-74     	; 0x7d6 <sysclk_enable_module>
     820:	08 95       	ret
     822:	80 34       	cpi	r24, 0x40	; 64
     824:	92 40       	sbci	r25, 0x02	; 2
     826:	61 f4       	brne	.+24     	; 0x840 <adc_enable_clock+0x40>
     828:	80 91 5a 20 	lds	r24, 0x205A
     82c:	91 e0       	ldi	r25, 0x01	; 1
     82e:	98 0f       	add	r25, r24
     830:	90 93 5a 20 	sts	0x205A, r25
     834:	81 11       	cpse	r24, r1
     836:	04 c0       	rjmp	.+8      	; 0x840 <adc_enable_clock+0x40>
     838:	62 e0       	ldi	r22, 0x02	; 2
     83a:	82 e0       	ldi	r24, 0x02	; 2
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	cb cf       	rjmp	.-106    	; 0x7d6 <sysclk_enable_module>
     840:	08 95       	ret

00000842 <adc_disable_clock>:
     842:	81 15       	cp	r24, r1
     844:	22 e0       	ldi	r18, 0x02	; 2
     846:	92 07       	cpc	r25, r18
     848:	61 f4       	brne	.+24     	; 0x862 <adc_disable_clock+0x20>
     84a:	80 91 5b 20 	lds	r24, 0x205B
     84e:	81 50       	subi	r24, 0x01	; 1
     850:	80 93 5b 20 	sts	0x205B, r24
     854:	81 11       	cpse	r24, r1
     856:	13 c0       	rjmp	.+38     	; 0x87e <adc_disable_clock+0x3c>
     858:	62 e0       	ldi	r22, 0x02	; 2
     85a:	81 e0       	ldi	r24, 0x01	; 1
     85c:	90 e0       	ldi	r25, 0x00	; 0
     85e:	c6 cf       	rjmp	.-116    	; 0x7ec <sysclk_disable_module>
     860:	08 95       	ret
     862:	80 34       	cpi	r24, 0x40	; 64
     864:	92 40       	sbci	r25, 0x02	; 2
     866:	59 f4       	brne	.+22     	; 0x87e <adc_disable_clock+0x3c>
     868:	80 91 5a 20 	lds	r24, 0x205A
     86c:	81 50       	subi	r24, 0x01	; 1
     86e:	80 93 5a 20 	sts	0x205A, r24
     872:	81 11       	cpse	r24, r1
     874:	04 c0       	rjmp	.+8      	; 0x87e <adc_disable_clock+0x3c>
     876:	62 e0       	ldi	r22, 0x02	; 2
     878:	82 e0       	ldi	r24, 0x02	; 2
     87a:	90 e0       	ldi	r25, 0x00	; 0
     87c:	b7 cf       	rjmp	.-146    	; 0x7ec <sysclk_disable_module>
     87e:	08 95       	ret

00000880 <adc_enable>:
     880:	1f 93       	push	r17
     882:	cf 93       	push	r28
     884:	df 93       	push	r29
     886:	ec 01       	movw	r28, r24
     888:	1f b7       	in	r17, 0x3f	; 63
     88a:	f8 94       	cli
     88c:	b9 df       	rcall	.-142    	; 0x800 <adc_enable_clock>
     88e:	88 81       	ld	r24, Y
     890:	81 60       	ori	r24, 0x01	; 1
     892:	88 83       	st	Y, r24
     894:	1f bf       	out	0x3f, r17	; 63
     896:	8f b7       	in	r24, 0x3f	; 63
     898:	f8 94       	cli
     89a:	eb eb       	ldi	r30, 0xBB	; 187
     89c:	f0 e2       	ldi	r31, 0x20	; 32
     89e:	90 81       	ld	r25, Z
     8a0:	9f 5f       	subi	r25, 0xFF	; 255
     8a2:	90 83       	st	Z, r25
     8a4:	8f bf       	out	0x3f, r24	; 63
     8a6:	df 91       	pop	r29
     8a8:	cf 91       	pop	r28
     8aa:	1f 91       	pop	r17
     8ac:	08 95       	ret

000008ae <adc_write_configuration>:
     8ae:	df 92       	push	r13
     8b0:	ef 92       	push	r14
     8b2:	ff 92       	push	r15
     8b4:	0f 93       	push	r16
     8b6:	1f 93       	push	r17
     8b8:	cf 93       	push	r28
     8ba:	df 93       	push	r29
     8bc:	ec 01       	movw	r28, r24
     8be:	8b 01       	movw	r16, r22
     8c0:	c1 15       	cp	r28, r1
     8c2:	22 e0       	ldi	r18, 0x02	; 2
     8c4:	d2 07       	cpc	r29, r18
     8c6:	71 f4       	brne	.+28     	; 0x8e4 <adc_write_configuration+0x36>
     8c8:	61 e2       	ldi	r22, 0x21	; 33
     8ca:	70 e0       	ldi	r23, 0x00	; 0
     8cc:	82 e0       	ldi	r24, 0x02	; 2
     8ce:	a7 d0       	rcall	.+334    	; 0xa1e <nvm_read_byte>
     8d0:	e8 2e       	mov	r14, r24
     8d2:	f1 2c       	mov	r15, r1
     8d4:	60 e2       	ldi	r22, 0x20	; 32
     8d6:	70 e0       	ldi	r23, 0x00	; 0
     8d8:	82 e0       	ldi	r24, 0x02	; 2
     8da:	a1 d0       	rcall	.+322    	; 0xa1e <nvm_read_byte>
     8dc:	fe 2c       	mov	r15, r14
     8de:	ee 24       	eor	r14, r14
     8e0:	e8 2a       	or	r14, r24
     8e2:	10 c0       	rjmp	.+32     	; 0x904 <adc_write_configuration+0x56>
     8e4:	80 34       	cpi	r24, 0x40	; 64
     8e6:	92 40       	sbci	r25, 0x02	; 2
     8e8:	59 f5       	brne	.+86     	; 0x940 <adc_write_configuration+0x92>
     8ea:	65 e2       	ldi	r22, 0x25	; 37
     8ec:	70 e0       	ldi	r23, 0x00	; 0
     8ee:	82 e0       	ldi	r24, 0x02	; 2
     8f0:	96 d0       	rcall	.+300    	; 0xa1e <nvm_read_byte>
     8f2:	e8 2e       	mov	r14, r24
     8f4:	f1 2c       	mov	r15, r1
     8f6:	64 e2       	ldi	r22, 0x24	; 36
     8f8:	70 e0       	ldi	r23, 0x00	; 0
     8fa:	82 e0       	ldi	r24, 0x02	; 2
     8fc:	90 d0       	rcall	.+288    	; 0xa1e <nvm_read_byte>
     8fe:	fe 2c       	mov	r15, r14
     900:	ee 24       	eor	r14, r14
     902:	e8 2a       	or	r14, r24
     904:	df b6       	in	r13, 0x3f	; 63
     906:	f8 94       	cli
     908:	ce 01       	movw	r24, r28
     90a:	7a df       	rcall	.-268    	; 0x800 <adc_enable_clock>
     90c:	28 81       	ld	r18, Y
     90e:	82 e0       	ldi	r24, 0x02	; 2
     910:	88 83       	st	Y, r24
     912:	ec 86       	std	Y+12, r14	; 0x0c
     914:	fd 86       	std	Y+13, r15	; 0x0d
     916:	f8 01       	movw	r30, r16
     918:	85 81       	ldd	r24, Z+5	; 0x05
     91a:	96 81       	ldd	r25, Z+6	; 0x06
     91c:	88 8f       	std	Y+24, r24	; 0x18
     91e:	99 8f       	std	Y+25, r25	; 0x19
     920:	82 81       	ldd	r24, Z+2	; 0x02
     922:	8a 83       	std	Y+2, r24	; 0x02
     924:	84 81       	ldd	r24, Z+4	; 0x04
     926:	8c 83       	std	Y+4, r24	; 0x04
     928:	83 81       	ldd	r24, Z+3	; 0x03
     92a:	8b 83       	std	Y+3, r24	; 0x03
     92c:	81 81       	ldd	r24, Z+1	; 0x01
     92e:	89 83       	std	Y+1, r24	; 0x01
     930:	82 2f       	mov	r24, r18
     932:	81 70       	andi	r24, 0x01	; 1
     934:	90 81       	ld	r25, Z
     936:	89 2b       	or	r24, r25
     938:	88 83       	st	Y, r24
     93a:	ce 01       	movw	r24, r28
     93c:	82 df       	rcall	.-252    	; 0x842 <adc_disable_clock>
     93e:	df be       	out	0x3f, r13	; 63
     940:	df 91       	pop	r29
     942:	cf 91       	pop	r28
     944:	1f 91       	pop	r17
     946:	0f 91       	pop	r16
     948:	ff 90       	pop	r15
     94a:	ef 90       	pop	r14
     94c:	df 90       	pop	r13
     94e:	08 95       	ret

00000950 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
     950:	df 92       	push	r13
     952:	ef 92       	push	r14
     954:	ff 92       	push	r15
     956:	0f 93       	push	r16
     958:	1f 93       	push	r17
     95a:	cf 93       	push	r28
     95c:	df 93       	push	r29
     95e:	7c 01       	movw	r14, r24
     960:	8a 01       	movw	r16, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     962:	86 2f       	mov	r24, r22
     964:	83 70       	andi	r24, 0x03	; 3
     966:	21 f4       	brne	.+8      	; 0x970 <adcch_write_configuration+0x20>
		index += 2;
		ch_mask >>= 2;
     968:	66 95       	lsr	r22
     96a:	66 95       	lsr	r22
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	01 c0       	rjmp	.+2      	; 0x972 <adcch_write_configuration+0x22>
 * \return Pointer to ADC channel
 */
__always_inline ADC_CH_t *adc_get_channel(ADC_t *adc, uint8_t ch_mask);
__always_inline ADC_CH_t *adc_get_channel(ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     970:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     972:	60 ff       	sbrs	r22, 0
		index++;
     974:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return &adc->CH0 + index;
     976:	e7 01       	movw	r28, r14
     978:	a0 96       	adiw	r28, 0x20	; 32
     97a:	98 e0       	ldi	r25, 0x08	; 8
     97c:	89 9f       	mul	r24, r25
     97e:	c0 0d       	add	r28, r0
     980:	d1 1d       	adc	r29, r1
     982:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     984:	df b6       	in	r13, 0x3f	; 63
	cpu_irq_disable();
     986:	f8 94       	cli
			return;
		}
	}
#endif /* CONFIG_ADC_CALLBACK_ENABLE */

	adc_enable_clock(adc);
     988:	c7 01       	movw	r24, r14
     98a:	3a df       	rcall	.-396    	; 0x800 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
     98c:	f8 01       	movw	r30, r16
     98e:	80 81       	ld	r24, Z
     990:	88 83       	st	Y, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
     992:	82 81       	ldd	r24, Z+2	; 0x02
     994:	8a 83       	std	Y+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
     996:	81 81       	ldd	r24, Z+1	; 0x01
     998:	89 83       	std	Y+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
		// USB devices has channel scan available on ADC channel 0
		adc_ch->SCAN = ch_conf->scan;
	}
#endif
	adc_disable_clock(adc);
     99a:	c7 01       	movw	r24, r14
     99c:	52 df       	rcall	.-348    	; 0x842 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     99e:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
     9a0:	df 91       	pop	r29
     9a2:	cf 91       	pop	r28
     9a4:	1f 91       	pop	r17
     9a6:	0f 91       	pop	r16
     9a8:	ff 90       	pop	r15
     9aa:	ef 90       	pop	r14
     9ac:	df 90       	pop	r13
     9ae:	08 95       	ret

000009b0 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
     9b0:	df 92       	push	r13
     9b2:	ef 92       	push	r14
     9b4:	ff 92       	push	r15
     9b6:	0f 93       	push	r16
     9b8:	1f 93       	push	r17
     9ba:	cf 93       	push	r28
     9bc:	df 93       	push	r29
     9be:	7c 01       	movw	r14, r24
     9c0:	ea 01       	movw	r28, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     9c2:	86 2f       	mov	r24, r22
     9c4:	83 70       	andi	r24, 0x03	; 3
     9c6:	21 f4       	brne	.+8      	; 0x9d0 <adcch_read_configuration+0x20>
		index += 2;
		ch_mask >>= 2;
     9c8:	66 95       	lsr	r22
     9ca:	66 95       	lsr	r22
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     9cc:	82 e0       	ldi	r24, 0x02	; 2
     9ce:	01 c0       	rjmp	.+2      	; 0x9d2 <adcch_read_configuration+0x22>
 * \return Pointer to ADC channel
 */
__always_inline ADC_CH_t *adc_get_channel(ADC_t *adc, uint8_t ch_mask);
__always_inline ADC_CH_t *adc_get_channel(ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     9d0:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     9d2:	60 ff       	sbrs	r22, 0
		index++;
     9d4:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return &adc->CH0 + index;
     9d6:	87 01       	movw	r16, r14
     9d8:	00 5e       	subi	r16, 0xE0	; 224
     9da:	1f 4f       	sbci	r17, 0xFF	; 255
     9dc:	98 e0       	ldi	r25, 0x08	; 8
     9de:	89 9f       	mul	r24, r25
     9e0:	00 0d       	add	r16, r0
     9e2:	11 1d       	adc	r17, r1
     9e4:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     9e6:	df b6       	in	r13, 0x3f	; 63
	cpu_irq_disable();
     9e8:	f8 94       	cli

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
     9ea:	c7 01       	movw	r24, r14
     9ec:	09 df       	rcall	.-494    	; 0x800 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
     9ee:	f8 01       	movw	r30, r16
     9f0:	80 81       	ld	r24, Z
     9f2:	88 83       	st	Y, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
     9f4:	82 81       	ldd	r24, Z+2	; 0x02
     9f6:	8a 83       	std	Y+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
     9f8:	81 81       	ldd	r24, Z+1	; 0x01
     9fa:	89 83       	std	Y+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
		// USB devices has channel scan available on ADC channel 0
		ch_conf->scan = adc_ch->SCAN;
	}
#endif
	adc_disable_clock(adc);
     9fc:	c7 01       	movw	r24, r14
     9fe:	21 df       	rcall	.-446    	; 0x842 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a00:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
     a02:	df 91       	pop	r29
     a04:	cf 91       	pop	r28
     a06:	1f 91       	pop	r17
     a08:	0f 91       	pop	r16
     a0a:	ff 90       	pop	r15
     a0c:	ef 90       	pop	r14
     a0e:	df 90       	pop	r13
     a10:	08 95       	ret

00000a12 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     a12:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     a14:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     a16:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     a18:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     a1a:	60 83       	st	Z, r22
	ret                             // Return to caller
     a1c:	08 95       	ret

00000a1e <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
     a1e:	40 91 ca 01 	lds	r20, 0x01CA
	mov ZL, r22               ; Load byte index into low byte of Z.
     a22:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
     a24:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
     a26:	80 93 ca 01 	sts	0x01CA, r24
	lpm r24, Z                ; Perform an LPM to read out byte
     a2a:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
     a2c:	40 93 ca 01 	sts	0x01CA, r20
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
     a30:	08 95       	ret

00000a32 <spi_xmega_set_baud_div>:
 * \return Status of operation.
 *   \retval >=0  Success.
 *   \retval  <0  Error.
 */
int8_t spi_xmega_set_baud_div(SPI_t *spi, uint32_t baudrate, uint32_t clkper_hz)
{
     a32:	cf 92       	push	r12
     a34:	df 92       	push	r13
     a36:	ef 92       	push	r14
     a38:	ff 92       	push	r15
     a3a:	0f 93       	push	r16
     a3c:	1f 93       	push	r17
     a3e:	cf 93       	push	r28
     a40:	df 93       	push	r29
     a42:	ec 01       	movw	r28, r24
     a44:	6a 01       	movw	r12, r20
     a46:	7b 01       	movw	r14, r22

	/*
	 * Get wanted divisor rounded up so we don't get speed higher than
	 * requested baudrate.
	 */
	divisor = (clkper_hz + baudrate - 1) / baudrate;
     a48:	db 01       	movw	r26, r22
     a4a:	ca 01       	movw	r24, r20
     a4c:	01 97       	sbiw	r24, 0x01	; 1
     a4e:	a1 09       	sbc	r26, r1
     a50:	b1 09       	sbc	r27, r1
     a52:	bc 01       	movw	r22, r24
     a54:	cd 01       	movw	r24, r26
     a56:	60 0f       	add	r22, r16
     a58:	71 1f       	adc	r23, r17
     a5a:	82 1f       	adc	r24, r18
     a5c:	93 1f       	adc	r25, r19
     a5e:	a7 01       	movw	r20, r14
     a60:	96 01       	movw	r18, r12
     a62:	0e 94 a2 2b 	call	0x5744	; 0x5744 <__udivmodsi4>

	if (divisor > 128) {
     a66:	21 38       	cpi	r18, 0x81	; 129
     a68:	31 05       	cpc	r19, r1
     a6a:	41 05       	cpc	r20, r1
     a6c:	51 05       	cpc	r21, r1
     a6e:	f8 f4       	brcc	.+62     	; 0xaae <spi_xmega_set_baud_div+0x7c>

	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
     a70:	21 34       	cpi	r18, 0x41	; 65
     a72:	60 f4       	brcc	.+24     	; 0xa8c <spi_xmega_set_baud_div+0x5a>
		ctrl = SPI_PRESCALER_DIV128_gc;
	}
	else if (divisor_8bit > 32) {
     a74:	21 32       	cpi	r18, 0x21	; 33
     a76:	60 f4       	brcc	.+24     	; 0xa90 <spi_xmega_set_baud_div+0x5e>
		ctrl = SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 16) {
     a78:	21 31       	cpi	r18, 0x11	; 17
     a7a:	60 f4       	brcc	.+24     	; 0xa94 <spi_xmega_set_baud_div+0x62>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 8) {
     a7c:	29 30       	cpi	r18, 0x09	; 9
     a7e:	60 f4       	brcc	.+24     	; 0xa98 <spi_xmega_set_baud_div+0x66>
		ctrl = SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 4) {
     a80:	25 30       	cpi	r18, 0x05	; 5
     a82:	60 f4       	brcc	.+24     	; 0xa9c <spi_xmega_set_baud_div+0x6a>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 2) {
     a84:	23 30       	cpi	r18, 0x03	; 3
     a86:	60 f0       	brcs	.+24     	; 0xaa0 <spi_xmega_set_baud_div+0x6e>
		ctrl = SPI_PRESCALER_DIV4_gc;
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	0b c0       	rjmp	.+22     	; 0xaa2 <spi_xmega_set_baud_div+0x70>
	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
		ctrl = SPI_PRESCALER_DIV128_gc;
     a8c:	93 e0       	ldi	r25, 0x03	; 3
     a8e:	09 c0       	rjmp	.+18     	; 0xaa2 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 32) {
		ctrl = SPI_PRESCALER_DIV64_gc;
     a90:	92 e0       	ldi	r25, 0x02	; 2
     a92:	07 c0       	rjmp	.+14     	; 0xaa2 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 16) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
     a94:	92 e8       	ldi	r25, 0x82	; 130
     a96:	05 c0       	rjmp	.+10     	; 0xaa2 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 8) {
		ctrl = SPI_PRESCALER_DIV16_gc;
     a98:	91 e0       	ldi	r25, 0x01	; 1
     a9a:	03 c0       	rjmp	.+6      	; 0xaa2 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 4) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
     a9c:	91 e8       	ldi	r25, 0x81	; 129
     a9e:	01 c0       	rjmp	.+2      	; 0xaa2 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 2) {
		ctrl = SPI_PRESCALER_DIV4_gc;
	}
	else {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV4_gc;
     aa0:	90 e8       	ldi	r25, 0x80	; 128
	}

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;
     aa2:	88 81       	ld	r24, Y
     aa4:	8c 77       	andi	r24, 0x7C	; 124
     aa6:	89 2b       	or	r24, r25
     aa8:	88 83       	st	Y, r24

	return 1;
     aaa:	81 e0       	ldi	r24, 0x01	; 1
     aac:	01 c0       	rjmp	.+2      	; 0xab0 <spi_xmega_set_baud_div+0x7e>
	if (divisor > 128) {
		/*
		 * Highest possible divisor is 128 so fail since we can't get
		 * low enough baudrate.
		 */
		return -1;
     aae:	8f ef       	ldi	r24, 0xFF	; 255

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;

	return 1;
}
     ab0:	df 91       	pop	r29
     ab2:	cf 91       	pop	r28
     ab4:	1f 91       	pop	r17
     ab6:	0f 91       	pop	r16
     ab8:	ff 90       	pop	r15
     aba:	ef 90       	pop	r14
     abc:	df 90       	pop	r13
     abe:	cf 90       	pop	r12
     ac0:	08 95       	ret

00000ac2 <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     ac2:	1f 92       	push	r1
     ac4:	0f 92       	push	r0
     ac6:	0f b6       	in	r0, 0x3f	; 63
     ac8:	0f 92       	push	r0
     aca:	11 24       	eor	r1, r1
     acc:	08 b6       	in	r0, 0x38	; 56
     ace:	0f 92       	push	r0
     ad0:	18 be       	out	0x38, r1	; 56
     ad2:	09 b6       	in	r0, 0x39	; 57
     ad4:	0f 92       	push	r0
     ad6:	19 be       	out	0x39, r1	; 57
     ad8:	0b b6       	in	r0, 0x3b	; 59
     ada:	0f 92       	push	r0
     adc:	1b be       	out	0x3b, r1	; 59
     ade:	2f 93       	push	r18
     ae0:	3f 93       	push	r19
     ae2:	4f 93       	push	r20
     ae4:	5f 93       	push	r21
     ae6:	6f 93       	push	r22
     ae8:	7f 93       	push	r23
     aea:	8f 93       	push	r24
     aec:	9f 93       	push	r25
     aee:	af 93       	push	r26
     af0:	bf 93       	push	r27
     af2:	ef 93       	push	r30
     af4:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     af6:	e0 91 a8 20 	lds	r30, 0x20A8
     afa:	f0 91 a9 20 	lds	r31, 0x20A9
     afe:	30 97       	sbiw	r30, 0x00	; 0
     b00:	09 f0       	breq	.+2      	; 0xb04 <__vector_14+0x42>
		tc_tcc0_ovf_callback();
     b02:	19 95       	eicall
	}
}
     b04:	ff 91       	pop	r31
     b06:	ef 91       	pop	r30
     b08:	bf 91       	pop	r27
     b0a:	af 91       	pop	r26
     b0c:	9f 91       	pop	r25
     b0e:	8f 91       	pop	r24
     b10:	7f 91       	pop	r23
     b12:	6f 91       	pop	r22
     b14:	5f 91       	pop	r21
     b16:	4f 91       	pop	r20
     b18:	3f 91       	pop	r19
     b1a:	2f 91       	pop	r18
     b1c:	0f 90       	pop	r0
     b1e:	0b be       	out	0x3b, r0	; 59
     b20:	0f 90       	pop	r0
     b22:	09 be       	out	0x39, r0	; 57
     b24:	0f 90       	pop	r0
     b26:	08 be       	out	0x38, r0	; 56
     b28:	0f 90       	pop	r0
     b2a:	0f be       	out	0x3f, r0	; 63
     b2c:	0f 90       	pop	r0
     b2e:	1f 90       	pop	r1
     b30:	18 95       	reti

00000b32 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     b32:	1f 92       	push	r1
     b34:	0f 92       	push	r0
     b36:	0f b6       	in	r0, 0x3f	; 63
     b38:	0f 92       	push	r0
     b3a:	11 24       	eor	r1, r1
     b3c:	08 b6       	in	r0, 0x38	; 56
     b3e:	0f 92       	push	r0
     b40:	18 be       	out	0x38, r1	; 56
     b42:	09 b6       	in	r0, 0x39	; 57
     b44:	0f 92       	push	r0
     b46:	19 be       	out	0x39, r1	; 57
     b48:	0b b6       	in	r0, 0x3b	; 59
     b4a:	0f 92       	push	r0
     b4c:	1b be       	out	0x3b, r1	; 59
     b4e:	2f 93       	push	r18
     b50:	3f 93       	push	r19
     b52:	4f 93       	push	r20
     b54:	5f 93       	push	r21
     b56:	6f 93       	push	r22
     b58:	7f 93       	push	r23
     b5a:	8f 93       	push	r24
     b5c:	9f 93       	push	r25
     b5e:	af 93       	push	r26
     b60:	bf 93       	push	r27
     b62:	ef 93       	push	r30
     b64:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     b66:	e0 91 a6 20 	lds	r30, 0x20A6
     b6a:	f0 91 a7 20 	lds	r31, 0x20A7
     b6e:	30 97       	sbiw	r30, 0x00	; 0
     b70:	09 f0       	breq	.+2      	; 0xb74 <__vector_15+0x42>
		tc_tcc0_err_callback();
     b72:	19 95       	eicall
	}
}
     b74:	ff 91       	pop	r31
     b76:	ef 91       	pop	r30
     b78:	bf 91       	pop	r27
     b7a:	af 91       	pop	r26
     b7c:	9f 91       	pop	r25
     b7e:	8f 91       	pop	r24
     b80:	7f 91       	pop	r23
     b82:	6f 91       	pop	r22
     b84:	5f 91       	pop	r21
     b86:	4f 91       	pop	r20
     b88:	3f 91       	pop	r19
     b8a:	2f 91       	pop	r18
     b8c:	0f 90       	pop	r0
     b8e:	0b be       	out	0x3b, r0	; 59
     b90:	0f 90       	pop	r0
     b92:	09 be       	out	0x39, r0	; 57
     b94:	0f 90       	pop	r0
     b96:	08 be       	out	0x38, r0	; 56
     b98:	0f 90       	pop	r0
     b9a:	0f be       	out	0x3f, r0	; 63
     b9c:	0f 90       	pop	r0
     b9e:	1f 90       	pop	r1
     ba0:	18 95       	reti

00000ba2 <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     ba2:	1f 92       	push	r1
     ba4:	0f 92       	push	r0
     ba6:	0f b6       	in	r0, 0x3f	; 63
     ba8:	0f 92       	push	r0
     baa:	11 24       	eor	r1, r1
     bac:	08 b6       	in	r0, 0x38	; 56
     bae:	0f 92       	push	r0
     bb0:	18 be       	out	0x38, r1	; 56
     bb2:	09 b6       	in	r0, 0x39	; 57
     bb4:	0f 92       	push	r0
     bb6:	19 be       	out	0x39, r1	; 57
     bb8:	0b b6       	in	r0, 0x3b	; 59
     bba:	0f 92       	push	r0
     bbc:	1b be       	out	0x3b, r1	; 59
     bbe:	2f 93       	push	r18
     bc0:	3f 93       	push	r19
     bc2:	4f 93       	push	r20
     bc4:	5f 93       	push	r21
     bc6:	6f 93       	push	r22
     bc8:	7f 93       	push	r23
     bca:	8f 93       	push	r24
     bcc:	9f 93       	push	r25
     bce:	af 93       	push	r26
     bd0:	bf 93       	push	r27
     bd2:	ef 93       	push	r30
     bd4:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     bd6:	e0 91 a4 20 	lds	r30, 0x20A4
     bda:	f0 91 a5 20 	lds	r31, 0x20A5
     bde:	30 97       	sbiw	r30, 0x00	; 0
     be0:	09 f0       	breq	.+2      	; 0xbe4 <__vector_16+0x42>
		tc_tcc0_cca_callback();
     be2:	19 95       	eicall
	}
}
     be4:	ff 91       	pop	r31
     be6:	ef 91       	pop	r30
     be8:	bf 91       	pop	r27
     bea:	af 91       	pop	r26
     bec:	9f 91       	pop	r25
     bee:	8f 91       	pop	r24
     bf0:	7f 91       	pop	r23
     bf2:	6f 91       	pop	r22
     bf4:	5f 91       	pop	r21
     bf6:	4f 91       	pop	r20
     bf8:	3f 91       	pop	r19
     bfa:	2f 91       	pop	r18
     bfc:	0f 90       	pop	r0
     bfe:	0b be       	out	0x3b, r0	; 59
     c00:	0f 90       	pop	r0
     c02:	09 be       	out	0x39, r0	; 57
     c04:	0f 90       	pop	r0
     c06:	08 be       	out	0x38, r0	; 56
     c08:	0f 90       	pop	r0
     c0a:	0f be       	out	0x3f, r0	; 63
     c0c:	0f 90       	pop	r0
     c0e:	1f 90       	pop	r1
     c10:	18 95       	reti

00000c12 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     c12:	1f 92       	push	r1
     c14:	0f 92       	push	r0
     c16:	0f b6       	in	r0, 0x3f	; 63
     c18:	0f 92       	push	r0
     c1a:	11 24       	eor	r1, r1
     c1c:	08 b6       	in	r0, 0x38	; 56
     c1e:	0f 92       	push	r0
     c20:	18 be       	out	0x38, r1	; 56
     c22:	09 b6       	in	r0, 0x39	; 57
     c24:	0f 92       	push	r0
     c26:	19 be       	out	0x39, r1	; 57
     c28:	0b b6       	in	r0, 0x3b	; 59
     c2a:	0f 92       	push	r0
     c2c:	1b be       	out	0x3b, r1	; 59
     c2e:	2f 93       	push	r18
     c30:	3f 93       	push	r19
     c32:	4f 93       	push	r20
     c34:	5f 93       	push	r21
     c36:	6f 93       	push	r22
     c38:	7f 93       	push	r23
     c3a:	8f 93       	push	r24
     c3c:	9f 93       	push	r25
     c3e:	af 93       	push	r26
     c40:	bf 93       	push	r27
     c42:	ef 93       	push	r30
     c44:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     c46:	e0 91 a2 20 	lds	r30, 0x20A2
     c4a:	f0 91 a3 20 	lds	r31, 0x20A3
     c4e:	30 97       	sbiw	r30, 0x00	; 0
     c50:	09 f0       	breq	.+2      	; 0xc54 <__vector_17+0x42>
		tc_tcc0_ccb_callback();
     c52:	19 95       	eicall
	}
}
     c54:	ff 91       	pop	r31
     c56:	ef 91       	pop	r30
     c58:	bf 91       	pop	r27
     c5a:	af 91       	pop	r26
     c5c:	9f 91       	pop	r25
     c5e:	8f 91       	pop	r24
     c60:	7f 91       	pop	r23
     c62:	6f 91       	pop	r22
     c64:	5f 91       	pop	r21
     c66:	4f 91       	pop	r20
     c68:	3f 91       	pop	r19
     c6a:	2f 91       	pop	r18
     c6c:	0f 90       	pop	r0
     c6e:	0b be       	out	0x3b, r0	; 59
     c70:	0f 90       	pop	r0
     c72:	09 be       	out	0x39, r0	; 57
     c74:	0f 90       	pop	r0
     c76:	08 be       	out	0x38, r0	; 56
     c78:	0f 90       	pop	r0
     c7a:	0f be       	out	0x3f, r0	; 63
     c7c:	0f 90       	pop	r0
     c7e:	1f 90       	pop	r1
     c80:	18 95       	reti

00000c82 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     c82:	1f 92       	push	r1
     c84:	0f 92       	push	r0
     c86:	0f b6       	in	r0, 0x3f	; 63
     c88:	0f 92       	push	r0
     c8a:	11 24       	eor	r1, r1
     c8c:	08 b6       	in	r0, 0x38	; 56
     c8e:	0f 92       	push	r0
     c90:	18 be       	out	0x38, r1	; 56
     c92:	09 b6       	in	r0, 0x39	; 57
     c94:	0f 92       	push	r0
     c96:	19 be       	out	0x39, r1	; 57
     c98:	0b b6       	in	r0, 0x3b	; 59
     c9a:	0f 92       	push	r0
     c9c:	1b be       	out	0x3b, r1	; 59
     c9e:	2f 93       	push	r18
     ca0:	3f 93       	push	r19
     ca2:	4f 93       	push	r20
     ca4:	5f 93       	push	r21
     ca6:	6f 93       	push	r22
     ca8:	7f 93       	push	r23
     caa:	8f 93       	push	r24
     cac:	9f 93       	push	r25
     cae:	af 93       	push	r26
     cb0:	bf 93       	push	r27
     cb2:	ef 93       	push	r30
     cb4:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     cb6:	e0 91 a0 20 	lds	r30, 0x20A0
     cba:	f0 91 a1 20 	lds	r31, 0x20A1
     cbe:	30 97       	sbiw	r30, 0x00	; 0
     cc0:	09 f0       	breq	.+2      	; 0xcc4 <__vector_18+0x42>
		tc_tcc0_ccc_callback();
     cc2:	19 95       	eicall
	}
}
     cc4:	ff 91       	pop	r31
     cc6:	ef 91       	pop	r30
     cc8:	bf 91       	pop	r27
     cca:	af 91       	pop	r26
     ccc:	9f 91       	pop	r25
     cce:	8f 91       	pop	r24
     cd0:	7f 91       	pop	r23
     cd2:	6f 91       	pop	r22
     cd4:	5f 91       	pop	r21
     cd6:	4f 91       	pop	r20
     cd8:	3f 91       	pop	r19
     cda:	2f 91       	pop	r18
     cdc:	0f 90       	pop	r0
     cde:	0b be       	out	0x3b, r0	; 59
     ce0:	0f 90       	pop	r0
     ce2:	09 be       	out	0x39, r0	; 57
     ce4:	0f 90       	pop	r0
     ce6:	08 be       	out	0x38, r0	; 56
     ce8:	0f 90       	pop	r0
     cea:	0f be       	out	0x3f, r0	; 63
     cec:	0f 90       	pop	r0
     cee:	1f 90       	pop	r1
     cf0:	18 95       	reti

00000cf2 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     cf2:	1f 92       	push	r1
     cf4:	0f 92       	push	r0
     cf6:	0f b6       	in	r0, 0x3f	; 63
     cf8:	0f 92       	push	r0
     cfa:	11 24       	eor	r1, r1
     cfc:	08 b6       	in	r0, 0x38	; 56
     cfe:	0f 92       	push	r0
     d00:	18 be       	out	0x38, r1	; 56
     d02:	09 b6       	in	r0, 0x39	; 57
     d04:	0f 92       	push	r0
     d06:	19 be       	out	0x39, r1	; 57
     d08:	0b b6       	in	r0, 0x3b	; 59
     d0a:	0f 92       	push	r0
     d0c:	1b be       	out	0x3b, r1	; 59
     d0e:	2f 93       	push	r18
     d10:	3f 93       	push	r19
     d12:	4f 93       	push	r20
     d14:	5f 93       	push	r21
     d16:	6f 93       	push	r22
     d18:	7f 93       	push	r23
     d1a:	8f 93       	push	r24
     d1c:	9f 93       	push	r25
     d1e:	af 93       	push	r26
     d20:	bf 93       	push	r27
     d22:	ef 93       	push	r30
     d24:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     d26:	e0 91 9e 20 	lds	r30, 0x209E
     d2a:	f0 91 9f 20 	lds	r31, 0x209F
     d2e:	30 97       	sbiw	r30, 0x00	; 0
     d30:	09 f0       	breq	.+2      	; 0xd34 <__vector_19+0x42>
		tc_tcc0_ccd_callback();
     d32:	19 95       	eicall
	}
}
     d34:	ff 91       	pop	r31
     d36:	ef 91       	pop	r30
     d38:	bf 91       	pop	r27
     d3a:	af 91       	pop	r26
     d3c:	9f 91       	pop	r25
     d3e:	8f 91       	pop	r24
     d40:	7f 91       	pop	r23
     d42:	6f 91       	pop	r22
     d44:	5f 91       	pop	r21
     d46:	4f 91       	pop	r20
     d48:	3f 91       	pop	r19
     d4a:	2f 91       	pop	r18
     d4c:	0f 90       	pop	r0
     d4e:	0b be       	out	0x3b, r0	; 59
     d50:	0f 90       	pop	r0
     d52:	09 be       	out	0x39, r0	; 57
     d54:	0f 90       	pop	r0
     d56:	08 be       	out	0x38, r0	; 56
     d58:	0f 90       	pop	r0
     d5a:	0f be       	out	0x3f, r0	; 63
     d5c:	0f 90       	pop	r0
     d5e:	1f 90       	pop	r1
     d60:	18 95       	reti

00000d62 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     d62:	1f 92       	push	r1
     d64:	0f 92       	push	r0
     d66:	0f b6       	in	r0, 0x3f	; 63
     d68:	0f 92       	push	r0
     d6a:	11 24       	eor	r1, r1
     d6c:	08 b6       	in	r0, 0x38	; 56
     d6e:	0f 92       	push	r0
     d70:	18 be       	out	0x38, r1	; 56
     d72:	09 b6       	in	r0, 0x39	; 57
     d74:	0f 92       	push	r0
     d76:	19 be       	out	0x39, r1	; 57
     d78:	0b b6       	in	r0, 0x3b	; 59
     d7a:	0f 92       	push	r0
     d7c:	1b be       	out	0x3b, r1	; 59
     d7e:	2f 93       	push	r18
     d80:	3f 93       	push	r19
     d82:	4f 93       	push	r20
     d84:	5f 93       	push	r21
     d86:	6f 93       	push	r22
     d88:	7f 93       	push	r23
     d8a:	8f 93       	push	r24
     d8c:	9f 93       	push	r25
     d8e:	af 93       	push	r26
     d90:	bf 93       	push	r27
     d92:	ef 93       	push	r30
     d94:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     d96:	e0 91 9c 20 	lds	r30, 0x209C
     d9a:	f0 91 9d 20 	lds	r31, 0x209D
     d9e:	30 97       	sbiw	r30, 0x00	; 0
     da0:	09 f0       	breq	.+2      	; 0xda4 <__vector_20+0x42>
		tc_tcc1_ovf_callback();
     da2:	19 95       	eicall
	}
}
     da4:	ff 91       	pop	r31
     da6:	ef 91       	pop	r30
     da8:	bf 91       	pop	r27
     daa:	af 91       	pop	r26
     dac:	9f 91       	pop	r25
     dae:	8f 91       	pop	r24
     db0:	7f 91       	pop	r23
     db2:	6f 91       	pop	r22
     db4:	5f 91       	pop	r21
     db6:	4f 91       	pop	r20
     db8:	3f 91       	pop	r19
     dba:	2f 91       	pop	r18
     dbc:	0f 90       	pop	r0
     dbe:	0b be       	out	0x3b, r0	; 59
     dc0:	0f 90       	pop	r0
     dc2:	09 be       	out	0x39, r0	; 57
     dc4:	0f 90       	pop	r0
     dc6:	08 be       	out	0x38, r0	; 56
     dc8:	0f 90       	pop	r0
     dca:	0f be       	out	0x3f, r0	; 63
     dcc:	0f 90       	pop	r0
     dce:	1f 90       	pop	r1
     dd0:	18 95       	reti

00000dd2 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     dd2:	1f 92       	push	r1
     dd4:	0f 92       	push	r0
     dd6:	0f b6       	in	r0, 0x3f	; 63
     dd8:	0f 92       	push	r0
     dda:	11 24       	eor	r1, r1
     ddc:	08 b6       	in	r0, 0x38	; 56
     dde:	0f 92       	push	r0
     de0:	18 be       	out	0x38, r1	; 56
     de2:	09 b6       	in	r0, 0x39	; 57
     de4:	0f 92       	push	r0
     de6:	19 be       	out	0x39, r1	; 57
     de8:	0b b6       	in	r0, 0x3b	; 59
     dea:	0f 92       	push	r0
     dec:	1b be       	out	0x3b, r1	; 59
     dee:	2f 93       	push	r18
     df0:	3f 93       	push	r19
     df2:	4f 93       	push	r20
     df4:	5f 93       	push	r21
     df6:	6f 93       	push	r22
     df8:	7f 93       	push	r23
     dfa:	8f 93       	push	r24
     dfc:	9f 93       	push	r25
     dfe:	af 93       	push	r26
     e00:	bf 93       	push	r27
     e02:	ef 93       	push	r30
     e04:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     e06:	e0 91 9a 20 	lds	r30, 0x209A
     e0a:	f0 91 9b 20 	lds	r31, 0x209B
     e0e:	30 97       	sbiw	r30, 0x00	; 0
     e10:	09 f0       	breq	.+2      	; 0xe14 <__vector_21+0x42>
		tc_tcc1_err_callback();
     e12:	19 95       	eicall
	}
}
     e14:	ff 91       	pop	r31
     e16:	ef 91       	pop	r30
     e18:	bf 91       	pop	r27
     e1a:	af 91       	pop	r26
     e1c:	9f 91       	pop	r25
     e1e:	8f 91       	pop	r24
     e20:	7f 91       	pop	r23
     e22:	6f 91       	pop	r22
     e24:	5f 91       	pop	r21
     e26:	4f 91       	pop	r20
     e28:	3f 91       	pop	r19
     e2a:	2f 91       	pop	r18
     e2c:	0f 90       	pop	r0
     e2e:	0b be       	out	0x3b, r0	; 59
     e30:	0f 90       	pop	r0
     e32:	09 be       	out	0x39, r0	; 57
     e34:	0f 90       	pop	r0
     e36:	08 be       	out	0x38, r0	; 56
     e38:	0f 90       	pop	r0
     e3a:	0f be       	out	0x3f, r0	; 63
     e3c:	0f 90       	pop	r0
     e3e:	1f 90       	pop	r1
     e40:	18 95       	reti

00000e42 <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     e42:	1f 92       	push	r1
     e44:	0f 92       	push	r0
     e46:	0f b6       	in	r0, 0x3f	; 63
     e48:	0f 92       	push	r0
     e4a:	11 24       	eor	r1, r1
     e4c:	08 b6       	in	r0, 0x38	; 56
     e4e:	0f 92       	push	r0
     e50:	18 be       	out	0x38, r1	; 56
     e52:	09 b6       	in	r0, 0x39	; 57
     e54:	0f 92       	push	r0
     e56:	19 be       	out	0x39, r1	; 57
     e58:	0b b6       	in	r0, 0x3b	; 59
     e5a:	0f 92       	push	r0
     e5c:	1b be       	out	0x3b, r1	; 59
     e5e:	2f 93       	push	r18
     e60:	3f 93       	push	r19
     e62:	4f 93       	push	r20
     e64:	5f 93       	push	r21
     e66:	6f 93       	push	r22
     e68:	7f 93       	push	r23
     e6a:	8f 93       	push	r24
     e6c:	9f 93       	push	r25
     e6e:	af 93       	push	r26
     e70:	bf 93       	push	r27
     e72:	ef 93       	push	r30
     e74:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     e76:	e0 91 98 20 	lds	r30, 0x2098
     e7a:	f0 91 99 20 	lds	r31, 0x2099
     e7e:	30 97       	sbiw	r30, 0x00	; 0
     e80:	09 f0       	breq	.+2      	; 0xe84 <__vector_22+0x42>
		tc_tcc1_cca_callback();
     e82:	19 95       	eicall
	}
}
     e84:	ff 91       	pop	r31
     e86:	ef 91       	pop	r30
     e88:	bf 91       	pop	r27
     e8a:	af 91       	pop	r26
     e8c:	9f 91       	pop	r25
     e8e:	8f 91       	pop	r24
     e90:	7f 91       	pop	r23
     e92:	6f 91       	pop	r22
     e94:	5f 91       	pop	r21
     e96:	4f 91       	pop	r20
     e98:	3f 91       	pop	r19
     e9a:	2f 91       	pop	r18
     e9c:	0f 90       	pop	r0
     e9e:	0b be       	out	0x3b, r0	; 59
     ea0:	0f 90       	pop	r0
     ea2:	09 be       	out	0x39, r0	; 57
     ea4:	0f 90       	pop	r0
     ea6:	08 be       	out	0x38, r0	; 56
     ea8:	0f 90       	pop	r0
     eaa:	0f be       	out	0x3f, r0	; 63
     eac:	0f 90       	pop	r0
     eae:	1f 90       	pop	r1
     eb0:	18 95       	reti

00000eb2 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     eb2:	1f 92       	push	r1
     eb4:	0f 92       	push	r0
     eb6:	0f b6       	in	r0, 0x3f	; 63
     eb8:	0f 92       	push	r0
     eba:	11 24       	eor	r1, r1
     ebc:	08 b6       	in	r0, 0x38	; 56
     ebe:	0f 92       	push	r0
     ec0:	18 be       	out	0x38, r1	; 56
     ec2:	09 b6       	in	r0, 0x39	; 57
     ec4:	0f 92       	push	r0
     ec6:	19 be       	out	0x39, r1	; 57
     ec8:	0b b6       	in	r0, 0x3b	; 59
     eca:	0f 92       	push	r0
     ecc:	1b be       	out	0x3b, r1	; 59
     ece:	2f 93       	push	r18
     ed0:	3f 93       	push	r19
     ed2:	4f 93       	push	r20
     ed4:	5f 93       	push	r21
     ed6:	6f 93       	push	r22
     ed8:	7f 93       	push	r23
     eda:	8f 93       	push	r24
     edc:	9f 93       	push	r25
     ede:	af 93       	push	r26
     ee0:	bf 93       	push	r27
     ee2:	ef 93       	push	r30
     ee4:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     ee6:	e0 91 96 20 	lds	r30, 0x2096
     eea:	f0 91 97 20 	lds	r31, 0x2097
     eee:	30 97       	sbiw	r30, 0x00	; 0
     ef0:	09 f0       	breq	.+2      	; 0xef4 <__vector_23+0x42>
		tc_tcc1_ccb_callback();
     ef2:	19 95       	eicall
	}
}
     ef4:	ff 91       	pop	r31
     ef6:	ef 91       	pop	r30
     ef8:	bf 91       	pop	r27
     efa:	af 91       	pop	r26
     efc:	9f 91       	pop	r25
     efe:	8f 91       	pop	r24
     f00:	7f 91       	pop	r23
     f02:	6f 91       	pop	r22
     f04:	5f 91       	pop	r21
     f06:	4f 91       	pop	r20
     f08:	3f 91       	pop	r19
     f0a:	2f 91       	pop	r18
     f0c:	0f 90       	pop	r0
     f0e:	0b be       	out	0x3b, r0	; 59
     f10:	0f 90       	pop	r0
     f12:	09 be       	out	0x39, r0	; 57
     f14:	0f 90       	pop	r0
     f16:	08 be       	out	0x38, r0	; 56
     f18:	0f 90       	pop	r0
     f1a:	0f be       	out	0x3f, r0	; 63
     f1c:	0f 90       	pop	r0
     f1e:	1f 90       	pop	r1
     f20:	18 95       	reti

00000f22 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     f22:	1f 92       	push	r1
     f24:	0f 92       	push	r0
     f26:	0f b6       	in	r0, 0x3f	; 63
     f28:	0f 92       	push	r0
     f2a:	11 24       	eor	r1, r1
     f2c:	08 b6       	in	r0, 0x38	; 56
     f2e:	0f 92       	push	r0
     f30:	18 be       	out	0x38, r1	; 56
     f32:	09 b6       	in	r0, 0x39	; 57
     f34:	0f 92       	push	r0
     f36:	19 be       	out	0x39, r1	; 57
     f38:	0b b6       	in	r0, 0x3b	; 59
     f3a:	0f 92       	push	r0
     f3c:	1b be       	out	0x3b, r1	; 59
     f3e:	2f 93       	push	r18
     f40:	3f 93       	push	r19
     f42:	4f 93       	push	r20
     f44:	5f 93       	push	r21
     f46:	6f 93       	push	r22
     f48:	7f 93       	push	r23
     f4a:	8f 93       	push	r24
     f4c:	9f 93       	push	r25
     f4e:	af 93       	push	r26
     f50:	bf 93       	push	r27
     f52:	ef 93       	push	r30
     f54:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     f56:	e0 91 94 20 	lds	r30, 0x2094
     f5a:	f0 91 95 20 	lds	r31, 0x2095
     f5e:	30 97       	sbiw	r30, 0x00	; 0
     f60:	09 f0       	breq	.+2      	; 0xf64 <__vector_78+0x42>
		tc_tcd0_err_callback();
     f62:	19 95       	eicall
	}
}
     f64:	ff 91       	pop	r31
     f66:	ef 91       	pop	r30
     f68:	bf 91       	pop	r27
     f6a:	af 91       	pop	r26
     f6c:	9f 91       	pop	r25
     f6e:	8f 91       	pop	r24
     f70:	7f 91       	pop	r23
     f72:	6f 91       	pop	r22
     f74:	5f 91       	pop	r21
     f76:	4f 91       	pop	r20
     f78:	3f 91       	pop	r19
     f7a:	2f 91       	pop	r18
     f7c:	0f 90       	pop	r0
     f7e:	0b be       	out	0x3b, r0	; 59
     f80:	0f 90       	pop	r0
     f82:	09 be       	out	0x39, r0	; 57
     f84:	0f 90       	pop	r0
     f86:	08 be       	out	0x38, r0	; 56
     f88:	0f 90       	pop	r0
     f8a:	0f be       	out	0x3f, r0	; 63
     f8c:	0f 90       	pop	r0
     f8e:	1f 90       	pop	r1
     f90:	18 95       	reti

00000f92 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
     f92:	1f 92       	push	r1
     f94:	0f 92       	push	r0
     f96:	0f b6       	in	r0, 0x3f	; 63
     f98:	0f 92       	push	r0
     f9a:	11 24       	eor	r1, r1
     f9c:	08 b6       	in	r0, 0x38	; 56
     f9e:	0f 92       	push	r0
     fa0:	18 be       	out	0x38, r1	; 56
     fa2:	09 b6       	in	r0, 0x39	; 57
     fa4:	0f 92       	push	r0
     fa6:	19 be       	out	0x39, r1	; 57
     fa8:	0b b6       	in	r0, 0x3b	; 59
     faa:	0f 92       	push	r0
     fac:	1b be       	out	0x3b, r1	; 59
     fae:	2f 93       	push	r18
     fb0:	3f 93       	push	r19
     fb2:	4f 93       	push	r20
     fb4:	5f 93       	push	r21
     fb6:	6f 93       	push	r22
     fb8:	7f 93       	push	r23
     fba:	8f 93       	push	r24
     fbc:	9f 93       	push	r25
     fbe:	af 93       	push	r26
     fc0:	bf 93       	push	r27
     fc2:	ef 93       	push	r30
     fc4:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
     fc6:	e0 91 92 20 	lds	r30, 0x2092
     fca:	f0 91 93 20 	lds	r31, 0x2093
     fce:	30 97       	sbiw	r30, 0x00	; 0
     fd0:	09 f0       	breq	.+2      	; 0xfd4 <__vector_79+0x42>
		tc_tcd0_cca_callback();
     fd2:	19 95       	eicall
	}
}
     fd4:	ff 91       	pop	r31
     fd6:	ef 91       	pop	r30
     fd8:	bf 91       	pop	r27
     fda:	af 91       	pop	r26
     fdc:	9f 91       	pop	r25
     fde:	8f 91       	pop	r24
     fe0:	7f 91       	pop	r23
     fe2:	6f 91       	pop	r22
     fe4:	5f 91       	pop	r21
     fe6:	4f 91       	pop	r20
     fe8:	3f 91       	pop	r19
     fea:	2f 91       	pop	r18
     fec:	0f 90       	pop	r0
     fee:	0b be       	out	0x3b, r0	; 59
     ff0:	0f 90       	pop	r0
     ff2:	09 be       	out	0x39, r0	; 57
     ff4:	0f 90       	pop	r0
     ff6:	08 be       	out	0x38, r0	; 56
     ff8:	0f 90       	pop	r0
     ffa:	0f be       	out	0x3f, r0	; 63
     ffc:	0f 90       	pop	r0
     ffe:	1f 90       	pop	r1
    1000:	18 95       	reti

00001002 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    1002:	1f 92       	push	r1
    1004:	0f 92       	push	r0
    1006:	0f b6       	in	r0, 0x3f	; 63
    1008:	0f 92       	push	r0
    100a:	11 24       	eor	r1, r1
    100c:	08 b6       	in	r0, 0x38	; 56
    100e:	0f 92       	push	r0
    1010:	18 be       	out	0x38, r1	; 56
    1012:	09 b6       	in	r0, 0x39	; 57
    1014:	0f 92       	push	r0
    1016:	19 be       	out	0x39, r1	; 57
    1018:	0b b6       	in	r0, 0x3b	; 59
    101a:	0f 92       	push	r0
    101c:	1b be       	out	0x3b, r1	; 59
    101e:	2f 93       	push	r18
    1020:	3f 93       	push	r19
    1022:	4f 93       	push	r20
    1024:	5f 93       	push	r21
    1026:	6f 93       	push	r22
    1028:	7f 93       	push	r23
    102a:	8f 93       	push	r24
    102c:	9f 93       	push	r25
    102e:	af 93       	push	r26
    1030:	bf 93       	push	r27
    1032:	ef 93       	push	r30
    1034:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    1036:	e0 91 90 20 	lds	r30, 0x2090
    103a:	f0 91 91 20 	lds	r31, 0x2091
    103e:	30 97       	sbiw	r30, 0x00	; 0
    1040:	09 f0       	breq	.+2      	; 0x1044 <__vector_80+0x42>
		tc_tcd0_ccb_callback();
    1042:	19 95       	eicall
	}
}
    1044:	ff 91       	pop	r31
    1046:	ef 91       	pop	r30
    1048:	bf 91       	pop	r27
    104a:	af 91       	pop	r26
    104c:	9f 91       	pop	r25
    104e:	8f 91       	pop	r24
    1050:	7f 91       	pop	r23
    1052:	6f 91       	pop	r22
    1054:	5f 91       	pop	r21
    1056:	4f 91       	pop	r20
    1058:	3f 91       	pop	r19
    105a:	2f 91       	pop	r18
    105c:	0f 90       	pop	r0
    105e:	0b be       	out	0x3b, r0	; 59
    1060:	0f 90       	pop	r0
    1062:	09 be       	out	0x39, r0	; 57
    1064:	0f 90       	pop	r0
    1066:	08 be       	out	0x38, r0	; 56
    1068:	0f 90       	pop	r0
    106a:	0f be       	out	0x3f, r0	; 63
    106c:	0f 90       	pop	r0
    106e:	1f 90       	pop	r1
    1070:	18 95       	reti

00001072 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    1072:	1f 92       	push	r1
    1074:	0f 92       	push	r0
    1076:	0f b6       	in	r0, 0x3f	; 63
    1078:	0f 92       	push	r0
    107a:	11 24       	eor	r1, r1
    107c:	08 b6       	in	r0, 0x38	; 56
    107e:	0f 92       	push	r0
    1080:	18 be       	out	0x38, r1	; 56
    1082:	09 b6       	in	r0, 0x39	; 57
    1084:	0f 92       	push	r0
    1086:	19 be       	out	0x39, r1	; 57
    1088:	0b b6       	in	r0, 0x3b	; 59
    108a:	0f 92       	push	r0
    108c:	1b be       	out	0x3b, r1	; 59
    108e:	2f 93       	push	r18
    1090:	3f 93       	push	r19
    1092:	4f 93       	push	r20
    1094:	5f 93       	push	r21
    1096:	6f 93       	push	r22
    1098:	7f 93       	push	r23
    109a:	8f 93       	push	r24
    109c:	9f 93       	push	r25
    109e:	af 93       	push	r26
    10a0:	bf 93       	push	r27
    10a2:	ef 93       	push	r30
    10a4:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    10a6:	e0 91 8e 20 	lds	r30, 0x208E
    10aa:	f0 91 8f 20 	lds	r31, 0x208F
    10ae:	30 97       	sbiw	r30, 0x00	; 0
    10b0:	09 f0       	breq	.+2      	; 0x10b4 <__vector_81+0x42>
		tc_tcd0_ccc_callback();
    10b2:	19 95       	eicall
	}
}
    10b4:	ff 91       	pop	r31
    10b6:	ef 91       	pop	r30
    10b8:	bf 91       	pop	r27
    10ba:	af 91       	pop	r26
    10bc:	9f 91       	pop	r25
    10be:	8f 91       	pop	r24
    10c0:	7f 91       	pop	r23
    10c2:	6f 91       	pop	r22
    10c4:	5f 91       	pop	r21
    10c6:	4f 91       	pop	r20
    10c8:	3f 91       	pop	r19
    10ca:	2f 91       	pop	r18
    10cc:	0f 90       	pop	r0
    10ce:	0b be       	out	0x3b, r0	; 59
    10d0:	0f 90       	pop	r0
    10d2:	09 be       	out	0x39, r0	; 57
    10d4:	0f 90       	pop	r0
    10d6:	08 be       	out	0x38, r0	; 56
    10d8:	0f 90       	pop	r0
    10da:	0f be       	out	0x3f, r0	; 63
    10dc:	0f 90       	pop	r0
    10de:	1f 90       	pop	r1
    10e0:	18 95       	reti

000010e2 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    10e2:	1f 92       	push	r1
    10e4:	0f 92       	push	r0
    10e6:	0f b6       	in	r0, 0x3f	; 63
    10e8:	0f 92       	push	r0
    10ea:	11 24       	eor	r1, r1
    10ec:	08 b6       	in	r0, 0x38	; 56
    10ee:	0f 92       	push	r0
    10f0:	18 be       	out	0x38, r1	; 56
    10f2:	09 b6       	in	r0, 0x39	; 57
    10f4:	0f 92       	push	r0
    10f6:	19 be       	out	0x39, r1	; 57
    10f8:	0b b6       	in	r0, 0x3b	; 59
    10fa:	0f 92       	push	r0
    10fc:	1b be       	out	0x3b, r1	; 59
    10fe:	2f 93       	push	r18
    1100:	3f 93       	push	r19
    1102:	4f 93       	push	r20
    1104:	5f 93       	push	r21
    1106:	6f 93       	push	r22
    1108:	7f 93       	push	r23
    110a:	8f 93       	push	r24
    110c:	9f 93       	push	r25
    110e:	af 93       	push	r26
    1110:	bf 93       	push	r27
    1112:	ef 93       	push	r30
    1114:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    1116:	e0 91 8c 20 	lds	r30, 0x208C
    111a:	f0 91 8d 20 	lds	r31, 0x208D
    111e:	30 97       	sbiw	r30, 0x00	; 0
    1120:	09 f0       	breq	.+2      	; 0x1124 <__vector_82+0x42>
		tc_tcd0_ccd_callback();
    1122:	19 95       	eicall
	}
}
    1124:	ff 91       	pop	r31
    1126:	ef 91       	pop	r30
    1128:	bf 91       	pop	r27
    112a:	af 91       	pop	r26
    112c:	9f 91       	pop	r25
    112e:	8f 91       	pop	r24
    1130:	7f 91       	pop	r23
    1132:	6f 91       	pop	r22
    1134:	5f 91       	pop	r21
    1136:	4f 91       	pop	r20
    1138:	3f 91       	pop	r19
    113a:	2f 91       	pop	r18
    113c:	0f 90       	pop	r0
    113e:	0b be       	out	0x3b, r0	; 59
    1140:	0f 90       	pop	r0
    1142:	09 be       	out	0x39, r0	; 57
    1144:	0f 90       	pop	r0
    1146:	08 be       	out	0x38, r0	; 56
    1148:	0f 90       	pop	r0
    114a:	0f be       	out	0x3f, r0	; 63
    114c:	0f 90       	pop	r0
    114e:	1f 90       	pop	r1
    1150:	18 95       	reti

00001152 <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    1152:	1f 92       	push	r1
    1154:	0f 92       	push	r0
    1156:	0f b6       	in	r0, 0x3f	; 63
    1158:	0f 92       	push	r0
    115a:	11 24       	eor	r1, r1
    115c:	08 b6       	in	r0, 0x38	; 56
    115e:	0f 92       	push	r0
    1160:	18 be       	out	0x38, r1	; 56
    1162:	09 b6       	in	r0, 0x39	; 57
    1164:	0f 92       	push	r0
    1166:	19 be       	out	0x39, r1	; 57
    1168:	0b b6       	in	r0, 0x3b	; 59
    116a:	0f 92       	push	r0
    116c:	1b be       	out	0x3b, r1	; 59
    116e:	2f 93       	push	r18
    1170:	3f 93       	push	r19
    1172:	4f 93       	push	r20
    1174:	5f 93       	push	r21
    1176:	6f 93       	push	r22
    1178:	7f 93       	push	r23
    117a:	8f 93       	push	r24
    117c:	9f 93       	push	r25
    117e:	af 93       	push	r26
    1180:	bf 93       	push	r27
    1182:	ef 93       	push	r30
    1184:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    1186:	e0 91 8a 20 	lds	r30, 0x208A
    118a:	f0 91 8b 20 	lds	r31, 0x208B
    118e:	30 97       	sbiw	r30, 0x00	; 0
    1190:	09 f0       	breq	.+2      	; 0x1194 <__vector_83+0x42>
		tc_tcd1_ovf_callback();
    1192:	19 95       	eicall
	}
}
    1194:	ff 91       	pop	r31
    1196:	ef 91       	pop	r30
    1198:	bf 91       	pop	r27
    119a:	af 91       	pop	r26
    119c:	9f 91       	pop	r25
    119e:	8f 91       	pop	r24
    11a0:	7f 91       	pop	r23
    11a2:	6f 91       	pop	r22
    11a4:	5f 91       	pop	r21
    11a6:	4f 91       	pop	r20
    11a8:	3f 91       	pop	r19
    11aa:	2f 91       	pop	r18
    11ac:	0f 90       	pop	r0
    11ae:	0b be       	out	0x3b, r0	; 59
    11b0:	0f 90       	pop	r0
    11b2:	09 be       	out	0x39, r0	; 57
    11b4:	0f 90       	pop	r0
    11b6:	08 be       	out	0x38, r0	; 56
    11b8:	0f 90       	pop	r0
    11ba:	0f be       	out	0x3f, r0	; 63
    11bc:	0f 90       	pop	r0
    11be:	1f 90       	pop	r1
    11c0:	18 95       	reti

000011c2 <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    11c2:	1f 92       	push	r1
    11c4:	0f 92       	push	r0
    11c6:	0f b6       	in	r0, 0x3f	; 63
    11c8:	0f 92       	push	r0
    11ca:	11 24       	eor	r1, r1
    11cc:	08 b6       	in	r0, 0x38	; 56
    11ce:	0f 92       	push	r0
    11d0:	18 be       	out	0x38, r1	; 56
    11d2:	09 b6       	in	r0, 0x39	; 57
    11d4:	0f 92       	push	r0
    11d6:	19 be       	out	0x39, r1	; 57
    11d8:	0b b6       	in	r0, 0x3b	; 59
    11da:	0f 92       	push	r0
    11dc:	1b be       	out	0x3b, r1	; 59
    11de:	2f 93       	push	r18
    11e0:	3f 93       	push	r19
    11e2:	4f 93       	push	r20
    11e4:	5f 93       	push	r21
    11e6:	6f 93       	push	r22
    11e8:	7f 93       	push	r23
    11ea:	8f 93       	push	r24
    11ec:	9f 93       	push	r25
    11ee:	af 93       	push	r26
    11f0:	bf 93       	push	r27
    11f2:	ef 93       	push	r30
    11f4:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    11f6:	e0 91 88 20 	lds	r30, 0x2088
    11fa:	f0 91 89 20 	lds	r31, 0x2089
    11fe:	30 97       	sbiw	r30, 0x00	; 0
    1200:	09 f0       	breq	.+2      	; 0x1204 <__vector_84+0x42>
		tc_tcd1_err_callback();
    1202:	19 95       	eicall
	}
}
    1204:	ff 91       	pop	r31
    1206:	ef 91       	pop	r30
    1208:	bf 91       	pop	r27
    120a:	af 91       	pop	r26
    120c:	9f 91       	pop	r25
    120e:	8f 91       	pop	r24
    1210:	7f 91       	pop	r23
    1212:	6f 91       	pop	r22
    1214:	5f 91       	pop	r21
    1216:	4f 91       	pop	r20
    1218:	3f 91       	pop	r19
    121a:	2f 91       	pop	r18
    121c:	0f 90       	pop	r0
    121e:	0b be       	out	0x3b, r0	; 59
    1220:	0f 90       	pop	r0
    1222:	09 be       	out	0x39, r0	; 57
    1224:	0f 90       	pop	r0
    1226:	08 be       	out	0x38, r0	; 56
    1228:	0f 90       	pop	r0
    122a:	0f be       	out	0x3f, r0	; 63
    122c:	0f 90       	pop	r0
    122e:	1f 90       	pop	r1
    1230:	18 95       	reti

00001232 <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    1232:	1f 92       	push	r1
    1234:	0f 92       	push	r0
    1236:	0f b6       	in	r0, 0x3f	; 63
    1238:	0f 92       	push	r0
    123a:	11 24       	eor	r1, r1
    123c:	08 b6       	in	r0, 0x38	; 56
    123e:	0f 92       	push	r0
    1240:	18 be       	out	0x38, r1	; 56
    1242:	09 b6       	in	r0, 0x39	; 57
    1244:	0f 92       	push	r0
    1246:	19 be       	out	0x39, r1	; 57
    1248:	0b b6       	in	r0, 0x3b	; 59
    124a:	0f 92       	push	r0
    124c:	1b be       	out	0x3b, r1	; 59
    124e:	2f 93       	push	r18
    1250:	3f 93       	push	r19
    1252:	4f 93       	push	r20
    1254:	5f 93       	push	r21
    1256:	6f 93       	push	r22
    1258:	7f 93       	push	r23
    125a:	8f 93       	push	r24
    125c:	9f 93       	push	r25
    125e:	af 93       	push	r26
    1260:	bf 93       	push	r27
    1262:	ef 93       	push	r30
    1264:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    1266:	e0 91 86 20 	lds	r30, 0x2086
    126a:	f0 91 87 20 	lds	r31, 0x2087
    126e:	30 97       	sbiw	r30, 0x00	; 0
    1270:	09 f0       	breq	.+2      	; 0x1274 <__vector_85+0x42>
		tc_tcd1_cca_callback();
    1272:	19 95       	eicall
	}
}
    1274:	ff 91       	pop	r31
    1276:	ef 91       	pop	r30
    1278:	bf 91       	pop	r27
    127a:	af 91       	pop	r26
    127c:	9f 91       	pop	r25
    127e:	8f 91       	pop	r24
    1280:	7f 91       	pop	r23
    1282:	6f 91       	pop	r22
    1284:	5f 91       	pop	r21
    1286:	4f 91       	pop	r20
    1288:	3f 91       	pop	r19
    128a:	2f 91       	pop	r18
    128c:	0f 90       	pop	r0
    128e:	0b be       	out	0x3b, r0	; 59
    1290:	0f 90       	pop	r0
    1292:	09 be       	out	0x39, r0	; 57
    1294:	0f 90       	pop	r0
    1296:	08 be       	out	0x38, r0	; 56
    1298:	0f 90       	pop	r0
    129a:	0f be       	out	0x3f, r0	; 63
    129c:	0f 90       	pop	r0
    129e:	1f 90       	pop	r1
    12a0:	18 95       	reti

000012a2 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    12a2:	1f 92       	push	r1
    12a4:	0f 92       	push	r0
    12a6:	0f b6       	in	r0, 0x3f	; 63
    12a8:	0f 92       	push	r0
    12aa:	11 24       	eor	r1, r1
    12ac:	08 b6       	in	r0, 0x38	; 56
    12ae:	0f 92       	push	r0
    12b0:	18 be       	out	0x38, r1	; 56
    12b2:	09 b6       	in	r0, 0x39	; 57
    12b4:	0f 92       	push	r0
    12b6:	19 be       	out	0x39, r1	; 57
    12b8:	0b b6       	in	r0, 0x3b	; 59
    12ba:	0f 92       	push	r0
    12bc:	1b be       	out	0x3b, r1	; 59
    12be:	2f 93       	push	r18
    12c0:	3f 93       	push	r19
    12c2:	4f 93       	push	r20
    12c4:	5f 93       	push	r21
    12c6:	6f 93       	push	r22
    12c8:	7f 93       	push	r23
    12ca:	8f 93       	push	r24
    12cc:	9f 93       	push	r25
    12ce:	af 93       	push	r26
    12d0:	bf 93       	push	r27
    12d2:	ef 93       	push	r30
    12d4:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    12d6:	e0 91 84 20 	lds	r30, 0x2084
    12da:	f0 91 85 20 	lds	r31, 0x2085
    12de:	30 97       	sbiw	r30, 0x00	; 0
    12e0:	09 f0       	breq	.+2      	; 0x12e4 <__vector_86+0x42>
		tc_tcd1_ccb_callback();
    12e2:	19 95       	eicall
	}
}
    12e4:	ff 91       	pop	r31
    12e6:	ef 91       	pop	r30
    12e8:	bf 91       	pop	r27
    12ea:	af 91       	pop	r26
    12ec:	9f 91       	pop	r25
    12ee:	8f 91       	pop	r24
    12f0:	7f 91       	pop	r23
    12f2:	6f 91       	pop	r22
    12f4:	5f 91       	pop	r21
    12f6:	4f 91       	pop	r20
    12f8:	3f 91       	pop	r19
    12fa:	2f 91       	pop	r18
    12fc:	0f 90       	pop	r0
    12fe:	0b be       	out	0x3b, r0	; 59
    1300:	0f 90       	pop	r0
    1302:	09 be       	out	0x39, r0	; 57
    1304:	0f 90       	pop	r0
    1306:	08 be       	out	0x38, r0	; 56
    1308:	0f 90       	pop	r0
    130a:	0f be       	out	0x3f, r0	; 63
    130c:	0f 90       	pop	r0
    130e:	1f 90       	pop	r1
    1310:	18 95       	reti

00001312 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    1312:	1f 92       	push	r1
    1314:	0f 92       	push	r0
    1316:	0f b6       	in	r0, 0x3f	; 63
    1318:	0f 92       	push	r0
    131a:	11 24       	eor	r1, r1
    131c:	08 b6       	in	r0, 0x38	; 56
    131e:	0f 92       	push	r0
    1320:	18 be       	out	0x38, r1	; 56
    1322:	09 b6       	in	r0, 0x39	; 57
    1324:	0f 92       	push	r0
    1326:	19 be       	out	0x39, r1	; 57
    1328:	0b b6       	in	r0, 0x3b	; 59
    132a:	0f 92       	push	r0
    132c:	1b be       	out	0x3b, r1	; 59
    132e:	2f 93       	push	r18
    1330:	3f 93       	push	r19
    1332:	4f 93       	push	r20
    1334:	5f 93       	push	r21
    1336:	6f 93       	push	r22
    1338:	7f 93       	push	r23
    133a:	8f 93       	push	r24
    133c:	9f 93       	push	r25
    133e:	af 93       	push	r26
    1340:	bf 93       	push	r27
    1342:	ef 93       	push	r30
    1344:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    1346:	e0 91 82 20 	lds	r30, 0x2082
    134a:	f0 91 83 20 	lds	r31, 0x2083
    134e:	30 97       	sbiw	r30, 0x00	; 0
    1350:	09 f0       	breq	.+2      	; 0x1354 <__vector_47+0x42>
		tc_tce0_ovf_callback();
    1352:	19 95       	eicall
	}
}
    1354:	ff 91       	pop	r31
    1356:	ef 91       	pop	r30
    1358:	bf 91       	pop	r27
    135a:	af 91       	pop	r26
    135c:	9f 91       	pop	r25
    135e:	8f 91       	pop	r24
    1360:	7f 91       	pop	r23
    1362:	6f 91       	pop	r22
    1364:	5f 91       	pop	r21
    1366:	4f 91       	pop	r20
    1368:	3f 91       	pop	r19
    136a:	2f 91       	pop	r18
    136c:	0f 90       	pop	r0
    136e:	0b be       	out	0x3b, r0	; 59
    1370:	0f 90       	pop	r0
    1372:	09 be       	out	0x39, r0	; 57
    1374:	0f 90       	pop	r0
    1376:	08 be       	out	0x38, r0	; 56
    1378:	0f 90       	pop	r0
    137a:	0f be       	out	0x3f, r0	; 63
    137c:	0f 90       	pop	r0
    137e:	1f 90       	pop	r1
    1380:	18 95       	reti

00001382 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    1382:	1f 92       	push	r1
    1384:	0f 92       	push	r0
    1386:	0f b6       	in	r0, 0x3f	; 63
    1388:	0f 92       	push	r0
    138a:	11 24       	eor	r1, r1
    138c:	08 b6       	in	r0, 0x38	; 56
    138e:	0f 92       	push	r0
    1390:	18 be       	out	0x38, r1	; 56
    1392:	09 b6       	in	r0, 0x39	; 57
    1394:	0f 92       	push	r0
    1396:	19 be       	out	0x39, r1	; 57
    1398:	0b b6       	in	r0, 0x3b	; 59
    139a:	0f 92       	push	r0
    139c:	1b be       	out	0x3b, r1	; 59
    139e:	2f 93       	push	r18
    13a0:	3f 93       	push	r19
    13a2:	4f 93       	push	r20
    13a4:	5f 93       	push	r21
    13a6:	6f 93       	push	r22
    13a8:	7f 93       	push	r23
    13aa:	8f 93       	push	r24
    13ac:	9f 93       	push	r25
    13ae:	af 93       	push	r26
    13b0:	bf 93       	push	r27
    13b2:	ef 93       	push	r30
    13b4:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    13b6:	e0 91 80 20 	lds	r30, 0x2080
    13ba:	f0 91 81 20 	lds	r31, 0x2081
    13be:	30 97       	sbiw	r30, 0x00	; 0
    13c0:	09 f0       	breq	.+2      	; 0x13c4 <__vector_48+0x42>
		tc_tce0_err_callback();
    13c2:	19 95       	eicall
	}
}
    13c4:	ff 91       	pop	r31
    13c6:	ef 91       	pop	r30
    13c8:	bf 91       	pop	r27
    13ca:	af 91       	pop	r26
    13cc:	9f 91       	pop	r25
    13ce:	8f 91       	pop	r24
    13d0:	7f 91       	pop	r23
    13d2:	6f 91       	pop	r22
    13d4:	5f 91       	pop	r21
    13d6:	4f 91       	pop	r20
    13d8:	3f 91       	pop	r19
    13da:	2f 91       	pop	r18
    13dc:	0f 90       	pop	r0
    13de:	0b be       	out	0x3b, r0	; 59
    13e0:	0f 90       	pop	r0
    13e2:	09 be       	out	0x39, r0	; 57
    13e4:	0f 90       	pop	r0
    13e6:	08 be       	out	0x38, r0	; 56
    13e8:	0f 90       	pop	r0
    13ea:	0f be       	out	0x3f, r0	; 63
    13ec:	0f 90       	pop	r0
    13ee:	1f 90       	pop	r1
    13f0:	18 95       	reti

000013f2 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    13f2:	1f 92       	push	r1
    13f4:	0f 92       	push	r0
    13f6:	0f b6       	in	r0, 0x3f	; 63
    13f8:	0f 92       	push	r0
    13fa:	11 24       	eor	r1, r1
    13fc:	08 b6       	in	r0, 0x38	; 56
    13fe:	0f 92       	push	r0
    1400:	18 be       	out	0x38, r1	; 56
    1402:	09 b6       	in	r0, 0x39	; 57
    1404:	0f 92       	push	r0
    1406:	19 be       	out	0x39, r1	; 57
    1408:	0b b6       	in	r0, 0x3b	; 59
    140a:	0f 92       	push	r0
    140c:	1b be       	out	0x3b, r1	; 59
    140e:	2f 93       	push	r18
    1410:	3f 93       	push	r19
    1412:	4f 93       	push	r20
    1414:	5f 93       	push	r21
    1416:	6f 93       	push	r22
    1418:	7f 93       	push	r23
    141a:	8f 93       	push	r24
    141c:	9f 93       	push	r25
    141e:	af 93       	push	r26
    1420:	bf 93       	push	r27
    1422:	ef 93       	push	r30
    1424:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    1426:	e0 91 7e 20 	lds	r30, 0x207E
    142a:	f0 91 7f 20 	lds	r31, 0x207F
    142e:	30 97       	sbiw	r30, 0x00	; 0
    1430:	09 f0       	breq	.+2      	; 0x1434 <__vector_49+0x42>
		tc_tce0_cca_callback();
    1432:	19 95       	eicall
	}
}
    1434:	ff 91       	pop	r31
    1436:	ef 91       	pop	r30
    1438:	bf 91       	pop	r27
    143a:	af 91       	pop	r26
    143c:	9f 91       	pop	r25
    143e:	8f 91       	pop	r24
    1440:	7f 91       	pop	r23
    1442:	6f 91       	pop	r22
    1444:	5f 91       	pop	r21
    1446:	4f 91       	pop	r20
    1448:	3f 91       	pop	r19
    144a:	2f 91       	pop	r18
    144c:	0f 90       	pop	r0
    144e:	0b be       	out	0x3b, r0	; 59
    1450:	0f 90       	pop	r0
    1452:	09 be       	out	0x39, r0	; 57
    1454:	0f 90       	pop	r0
    1456:	08 be       	out	0x38, r0	; 56
    1458:	0f 90       	pop	r0
    145a:	0f be       	out	0x3f, r0	; 63
    145c:	0f 90       	pop	r0
    145e:	1f 90       	pop	r1
    1460:	18 95       	reti

00001462 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    1462:	1f 92       	push	r1
    1464:	0f 92       	push	r0
    1466:	0f b6       	in	r0, 0x3f	; 63
    1468:	0f 92       	push	r0
    146a:	11 24       	eor	r1, r1
    146c:	08 b6       	in	r0, 0x38	; 56
    146e:	0f 92       	push	r0
    1470:	18 be       	out	0x38, r1	; 56
    1472:	09 b6       	in	r0, 0x39	; 57
    1474:	0f 92       	push	r0
    1476:	19 be       	out	0x39, r1	; 57
    1478:	0b b6       	in	r0, 0x3b	; 59
    147a:	0f 92       	push	r0
    147c:	1b be       	out	0x3b, r1	; 59
    147e:	2f 93       	push	r18
    1480:	3f 93       	push	r19
    1482:	4f 93       	push	r20
    1484:	5f 93       	push	r21
    1486:	6f 93       	push	r22
    1488:	7f 93       	push	r23
    148a:	8f 93       	push	r24
    148c:	9f 93       	push	r25
    148e:	af 93       	push	r26
    1490:	bf 93       	push	r27
    1492:	ef 93       	push	r30
    1494:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    1496:	e0 91 7c 20 	lds	r30, 0x207C
    149a:	f0 91 7d 20 	lds	r31, 0x207D
    149e:	30 97       	sbiw	r30, 0x00	; 0
    14a0:	09 f0       	breq	.+2      	; 0x14a4 <__vector_50+0x42>
		tc_tce0_ccb_callback();
    14a2:	19 95       	eicall
	}
}
    14a4:	ff 91       	pop	r31
    14a6:	ef 91       	pop	r30
    14a8:	bf 91       	pop	r27
    14aa:	af 91       	pop	r26
    14ac:	9f 91       	pop	r25
    14ae:	8f 91       	pop	r24
    14b0:	7f 91       	pop	r23
    14b2:	6f 91       	pop	r22
    14b4:	5f 91       	pop	r21
    14b6:	4f 91       	pop	r20
    14b8:	3f 91       	pop	r19
    14ba:	2f 91       	pop	r18
    14bc:	0f 90       	pop	r0
    14be:	0b be       	out	0x3b, r0	; 59
    14c0:	0f 90       	pop	r0
    14c2:	09 be       	out	0x39, r0	; 57
    14c4:	0f 90       	pop	r0
    14c6:	08 be       	out	0x38, r0	; 56
    14c8:	0f 90       	pop	r0
    14ca:	0f be       	out	0x3f, r0	; 63
    14cc:	0f 90       	pop	r0
    14ce:	1f 90       	pop	r1
    14d0:	18 95       	reti

000014d2 <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    14d2:	1f 92       	push	r1
    14d4:	0f 92       	push	r0
    14d6:	0f b6       	in	r0, 0x3f	; 63
    14d8:	0f 92       	push	r0
    14da:	11 24       	eor	r1, r1
    14dc:	08 b6       	in	r0, 0x38	; 56
    14de:	0f 92       	push	r0
    14e0:	18 be       	out	0x38, r1	; 56
    14e2:	09 b6       	in	r0, 0x39	; 57
    14e4:	0f 92       	push	r0
    14e6:	19 be       	out	0x39, r1	; 57
    14e8:	0b b6       	in	r0, 0x3b	; 59
    14ea:	0f 92       	push	r0
    14ec:	1b be       	out	0x3b, r1	; 59
    14ee:	2f 93       	push	r18
    14f0:	3f 93       	push	r19
    14f2:	4f 93       	push	r20
    14f4:	5f 93       	push	r21
    14f6:	6f 93       	push	r22
    14f8:	7f 93       	push	r23
    14fa:	8f 93       	push	r24
    14fc:	9f 93       	push	r25
    14fe:	af 93       	push	r26
    1500:	bf 93       	push	r27
    1502:	ef 93       	push	r30
    1504:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    1506:	e0 91 7a 20 	lds	r30, 0x207A
    150a:	f0 91 7b 20 	lds	r31, 0x207B
    150e:	30 97       	sbiw	r30, 0x00	; 0
    1510:	09 f0       	breq	.+2      	; 0x1514 <__vector_51+0x42>
		tc_tce0_ccc_callback();
    1512:	19 95       	eicall
	}
}
    1514:	ff 91       	pop	r31
    1516:	ef 91       	pop	r30
    1518:	bf 91       	pop	r27
    151a:	af 91       	pop	r26
    151c:	9f 91       	pop	r25
    151e:	8f 91       	pop	r24
    1520:	7f 91       	pop	r23
    1522:	6f 91       	pop	r22
    1524:	5f 91       	pop	r21
    1526:	4f 91       	pop	r20
    1528:	3f 91       	pop	r19
    152a:	2f 91       	pop	r18
    152c:	0f 90       	pop	r0
    152e:	0b be       	out	0x3b, r0	; 59
    1530:	0f 90       	pop	r0
    1532:	09 be       	out	0x39, r0	; 57
    1534:	0f 90       	pop	r0
    1536:	08 be       	out	0x38, r0	; 56
    1538:	0f 90       	pop	r0
    153a:	0f be       	out	0x3f, r0	; 63
    153c:	0f 90       	pop	r0
    153e:	1f 90       	pop	r1
    1540:	18 95       	reti

00001542 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    1542:	1f 92       	push	r1
    1544:	0f 92       	push	r0
    1546:	0f b6       	in	r0, 0x3f	; 63
    1548:	0f 92       	push	r0
    154a:	11 24       	eor	r1, r1
    154c:	08 b6       	in	r0, 0x38	; 56
    154e:	0f 92       	push	r0
    1550:	18 be       	out	0x38, r1	; 56
    1552:	09 b6       	in	r0, 0x39	; 57
    1554:	0f 92       	push	r0
    1556:	19 be       	out	0x39, r1	; 57
    1558:	0b b6       	in	r0, 0x3b	; 59
    155a:	0f 92       	push	r0
    155c:	1b be       	out	0x3b, r1	; 59
    155e:	2f 93       	push	r18
    1560:	3f 93       	push	r19
    1562:	4f 93       	push	r20
    1564:	5f 93       	push	r21
    1566:	6f 93       	push	r22
    1568:	7f 93       	push	r23
    156a:	8f 93       	push	r24
    156c:	9f 93       	push	r25
    156e:	af 93       	push	r26
    1570:	bf 93       	push	r27
    1572:	ef 93       	push	r30
    1574:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    1576:	e0 91 78 20 	lds	r30, 0x2078
    157a:	f0 91 79 20 	lds	r31, 0x2079
    157e:	30 97       	sbiw	r30, 0x00	; 0
    1580:	09 f0       	breq	.+2      	; 0x1584 <__vector_52+0x42>
		tc_tce0_ccd_callback();
    1582:	19 95       	eicall
	}
}
    1584:	ff 91       	pop	r31
    1586:	ef 91       	pop	r30
    1588:	bf 91       	pop	r27
    158a:	af 91       	pop	r26
    158c:	9f 91       	pop	r25
    158e:	8f 91       	pop	r24
    1590:	7f 91       	pop	r23
    1592:	6f 91       	pop	r22
    1594:	5f 91       	pop	r21
    1596:	4f 91       	pop	r20
    1598:	3f 91       	pop	r19
    159a:	2f 91       	pop	r18
    159c:	0f 90       	pop	r0
    159e:	0b be       	out	0x3b, r0	; 59
    15a0:	0f 90       	pop	r0
    15a2:	09 be       	out	0x39, r0	; 57
    15a4:	0f 90       	pop	r0
    15a6:	08 be       	out	0x38, r0	; 56
    15a8:	0f 90       	pop	r0
    15aa:	0f be       	out	0x3f, r0	; 63
    15ac:	0f 90       	pop	r0
    15ae:	1f 90       	pop	r1
    15b0:	18 95       	reti

000015b2 <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
    15b2:	1f 92       	push	r1
    15b4:	0f 92       	push	r0
    15b6:	0f b6       	in	r0, 0x3f	; 63
    15b8:	0f 92       	push	r0
    15ba:	11 24       	eor	r1, r1
    15bc:	08 b6       	in	r0, 0x38	; 56
    15be:	0f 92       	push	r0
    15c0:	18 be       	out	0x38, r1	; 56
    15c2:	09 b6       	in	r0, 0x39	; 57
    15c4:	0f 92       	push	r0
    15c6:	19 be       	out	0x39, r1	; 57
    15c8:	0b b6       	in	r0, 0x3b	; 59
    15ca:	0f 92       	push	r0
    15cc:	1b be       	out	0x3b, r1	; 59
    15ce:	2f 93       	push	r18
    15d0:	3f 93       	push	r19
    15d2:	4f 93       	push	r20
    15d4:	5f 93       	push	r21
    15d6:	6f 93       	push	r22
    15d8:	7f 93       	push	r23
    15da:	8f 93       	push	r24
    15dc:	9f 93       	push	r25
    15de:	af 93       	push	r26
    15e0:	bf 93       	push	r27
    15e2:	ef 93       	push	r30
    15e4:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
    15e6:	e0 91 76 20 	lds	r30, 0x2076
    15ea:	f0 91 77 20 	lds	r31, 0x2077
    15ee:	30 97       	sbiw	r30, 0x00	; 0
    15f0:	09 f0       	breq	.+2      	; 0x15f4 <__vector_53+0x42>
		tc_tce1_ovf_callback();
    15f2:	19 95       	eicall
	}
}
    15f4:	ff 91       	pop	r31
    15f6:	ef 91       	pop	r30
    15f8:	bf 91       	pop	r27
    15fa:	af 91       	pop	r26
    15fc:	9f 91       	pop	r25
    15fe:	8f 91       	pop	r24
    1600:	7f 91       	pop	r23
    1602:	6f 91       	pop	r22
    1604:	5f 91       	pop	r21
    1606:	4f 91       	pop	r20
    1608:	3f 91       	pop	r19
    160a:	2f 91       	pop	r18
    160c:	0f 90       	pop	r0
    160e:	0b be       	out	0x3b, r0	; 59
    1610:	0f 90       	pop	r0
    1612:	09 be       	out	0x39, r0	; 57
    1614:	0f 90       	pop	r0
    1616:	08 be       	out	0x38, r0	; 56
    1618:	0f 90       	pop	r0
    161a:	0f be       	out	0x3f, r0	; 63
    161c:	0f 90       	pop	r0
    161e:	1f 90       	pop	r1
    1620:	18 95       	reti

00001622 <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
    1622:	1f 92       	push	r1
    1624:	0f 92       	push	r0
    1626:	0f b6       	in	r0, 0x3f	; 63
    1628:	0f 92       	push	r0
    162a:	11 24       	eor	r1, r1
    162c:	08 b6       	in	r0, 0x38	; 56
    162e:	0f 92       	push	r0
    1630:	18 be       	out	0x38, r1	; 56
    1632:	09 b6       	in	r0, 0x39	; 57
    1634:	0f 92       	push	r0
    1636:	19 be       	out	0x39, r1	; 57
    1638:	0b b6       	in	r0, 0x3b	; 59
    163a:	0f 92       	push	r0
    163c:	1b be       	out	0x3b, r1	; 59
    163e:	2f 93       	push	r18
    1640:	3f 93       	push	r19
    1642:	4f 93       	push	r20
    1644:	5f 93       	push	r21
    1646:	6f 93       	push	r22
    1648:	7f 93       	push	r23
    164a:	8f 93       	push	r24
    164c:	9f 93       	push	r25
    164e:	af 93       	push	r26
    1650:	bf 93       	push	r27
    1652:	ef 93       	push	r30
    1654:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
    1656:	e0 91 74 20 	lds	r30, 0x2074
    165a:	f0 91 75 20 	lds	r31, 0x2075
    165e:	30 97       	sbiw	r30, 0x00	; 0
    1660:	09 f0       	breq	.+2      	; 0x1664 <__vector_54+0x42>
		tc_tce1_err_callback();
    1662:	19 95       	eicall
	}
}
    1664:	ff 91       	pop	r31
    1666:	ef 91       	pop	r30
    1668:	bf 91       	pop	r27
    166a:	af 91       	pop	r26
    166c:	9f 91       	pop	r25
    166e:	8f 91       	pop	r24
    1670:	7f 91       	pop	r23
    1672:	6f 91       	pop	r22
    1674:	5f 91       	pop	r21
    1676:	4f 91       	pop	r20
    1678:	3f 91       	pop	r19
    167a:	2f 91       	pop	r18
    167c:	0f 90       	pop	r0
    167e:	0b be       	out	0x3b, r0	; 59
    1680:	0f 90       	pop	r0
    1682:	09 be       	out	0x39, r0	; 57
    1684:	0f 90       	pop	r0
    1686:	08 be       	out	0x38, r0	; 56
    1688:	0f 90       	pop	r0
    168a:	0f be       	out	0x3f, r0	; 63
    168c:	0f 90       	pop	r0
    168e:	1f 90       	pop	r1
    1690:	18 95       	reti

00001692 <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
    1692:	1f 92       	push	r1
    1694:	0f 92       	push	r0
    1696:	0f b6       	in	r0, 0x3f	; 63
    1698:	0f 92       	push	r0
    169a:	11 24       	eor	r1, r1
    169c:	08 b6       	in	r0, 0x38	; 56
    169e:	0f 92       	push	r0
    16a0:	18 be       	out	0x38, r1	; 56
    16a2:	09 b6       	in	r0, 0x39	; 57
    16a4:	0f 92       	push	r0
    16a6:	19 be       	out	0x39, r1	; 57
    16a8:	0b b6       	in	r0, 0x3b	; 59
    16aa:	0f 92       	push	r0
    16ac:	1b be       	out	0x3b, r1	; 59
    16ae:	2f 93       	push	r18
    16b0:	3f 93       	push	r19
    16b2:	4f 93       	push	r20
    16b4:	5f 93       	push	r21
    16b6:	6f 93       	push	r22
    16b8:	7f 93       	push	r23
    16ba:	8f 93       	push	r24
    16bc:	9f 93       	push	r25
    16be:	af 93       	push	r26
    16c0:	bf 93       	push	r27
    16c2:	ef 93       	push	r30
    16c4:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
    16c6:	e0 91 72 20 	lds	r30, 0x2072
    16ca:	f0 91 73 20 	lds	r31, 0x2073
    16ce:	30 97       	sbiw	r30, 0x00	; 0
    16d0:	09 f0       	breq	.+2      	; 0x16d4 <__vector_55+0x42>
		tc_tce1_cca_callback();
    16d2:	19 95       	eicall
	}
}
    16d4:	ff 91       	pop	r31
    16d6:	ef 91       	pop	r30
    16d8:	bf 91       	pop	r27
    16da:	af 91       	pop	r26
    16dc:	9f 91       	pop	r25
    16de:	8f 91       	pop	r24
    16e0:	7f 91       	pop	r23
    16e2:	6f 91       	pop	r22
    16e4:	5f 91       	pop	r21
    16e6:	4f 91       	pop	r20
    16e8:	3f 91       	pop	r19
    16ea:	2f 91       	pop	r18
    16ec:	0f 90       	pop	r0
    16ee:	0b be       	out	0x3b, r0	; 59
    16f0:	0f 90       	pop	r0
    16f2:	09 be       	out	0x39, r0	; 57
    16f4:	0f 90       	pop	r0
    16f6:	08 be       	out	0x38, r0	; 56
    16f8:	0f 90       	pop	r0
    16fa:	0f be       	out	0x3f, r0	; 63
    16fc:	0f 90       	pop	r0
    16fe:	1f 90       	pop	r1
    1700:	18 95       	reti

00001702 <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
    1702:	1f 92       	push	r1
    1704:	0f 92       	push	r0
    1706:	0f b6       	in	r0, 0x3f	; 63
    1708:	0f 92       	push	r0
    170a:	11 24       	eor	r1, r1
    170c:	08 b6       	in	r0, 0x38	; 56
    170e:	0f 92       	push	r0
    1710:	18 be       	out	0x38, r1	; 56
    1712:	09 b6       	in	r0, 0x39	; 57
    1714:	0f 92       	push	r0
    1716:	19 be       	out	0x39, r1	; 57
    1718:	0b b6       	in	r0, 0x3b	; 59
    171a:	0f 92       	push	r0
    171c:	1b be       	out	0x3b, r1	; 59
    171e:	2f 93       	push	r18
    1720:	3f 93       	push	r19
    1722:	4f 93       	push	r20
    1724:	5f 93       	push	r21
    1726:	6f 93       	push	r22
    1728:	7f 93       	push	r23
    172a:	8f 93       	push	r24
    172c:	9f 93       	push	r25
    172e:	af 93       	push	r26
    1730:	bf 93       	push	r27
    1732:	ef 93       	push	r30
    1734:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
    1736:	e0 91 70 20 	lds	r30, 0x2070
    173a:	f0 91 71 20 	lds	r31, 0x2071
    173e:	30 97       	sbiw	r30, 0x00	; 0
    1740:	09 f0       	breq	.+2      	; 0x1744 <__vector_56+0x42>
		tc_tce1_ccb_callback();
    1742:	19 95       	eicall
	}
}
    1744:	ff 91       	pop	r31
    1746:	ef 91       	pop	r30
    1748:	bf 91       	pop	r27
    174a:	af 91       	pop	r26
    174c:	9f 91       	pop	r25
    174e:	8f 91       	pop	r24
    1750:	7f 91       	pop	r23
    1752:	6f 91       	pop	r22
    1754:	5f 91       	pop	r21
    1756:	4f 91       	pop	r20
    1758:	3f 91       	pop	r19
    175a:	2f 91       	pop	r18
    175c:	0f 90       	pop	r0
    175e:	0b be       	out	0x3b, r0	; 59
    1760:	0f 90       	pop	r0
    1762:	09 be       	out	0x39, r0	; 57
    1764:	0f 90       	pop	r0
    1766:	08 be       	out	0x38, r0	; 56
    1768:	0f 90       	pop	r0
    176a:	0f be       	out	0x3f, r0	; 63
    176c:	0f 90       	pop	r0
    176e:	1f 90       	pop	r1
    1770:	18 95       	reti

00001772 <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
    1772:	1f 92       	push	r1
    1774:	0f 92       	push	r0
    1776:	0f b6       	in	r0, 0x3f	; 63
    1778:	0f 92       	push	r0
    177a:	11 24       	eor	r1, r1
    177c:	08 b6       	in	r0, 0x38	; 56
    177e:	0f 92       	push	r0
    1780:	18 be       	out	0x38, r1	; 56
    1782:	09 b6       	in	r0, 0x39	; 57
    1784:	0f 92       	push	r0
    1786:	19 be       	out	0x39, r1	; 57
    1788:	0b b6       	in	r0, 0x3b	; 59
    178a:	0f 92       	push	r0
    178c:	1b be       	out	0x3b, r1	; 59
    178e:	2f 93       	push	r18
    1790:	3f 93       	push	r19
    1792:	4f 93       	push	r20
    1794:	5f 93       	push	r21
    1796:	6f 93       	push	r22
    1798:	7f 93       	push	r23
    179a:	8f 93       	push	r24
    179c:	9f 93       	push	r25
    179e:	af 93       	push	r26
    17a0:	bf 93       	push	r27
    17a2:	ef 93       	push	r30
    17a4:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
    17a6:	e0 91 6e 20 	lds	r30, 0x206E
    17aa:	f0 91 6f 20 	lds	r31, 0x206F
    17ae:	30 97       	sbiw	r30, 0x00	; 0
    17b0:	09 f0       	breq	.+2      	; 0x17b4 <__vector_108+0x42>
		tc_tcf0_ovf_callback();
    17b2:	19 95       	eicall
	}
}
    17b4:	ff 91       	pop	r31
    17b6:	ef 91       	pop	r30
    17b8:	bf 91       	pop	r27
    17ba:	af 91       	pop	r26
    17bc:	9f 91       	pop	r25
    17be:	8f 91       	pop	r24
    17c0:	7f 91       	pop	r23
    17c2:	6f 91       	pop	r22
    17c4:	5f 91       	pop	r21
    17c6:	4f 91       	pop	r20
    17c8:	3f 91       	pop	r19
    17ca:	2f 91       	pop	r18
    17cc:	0f 90       	pop	r0
    17ce:	0b be       	out	0x3b, r0	; 59
    17d0:	0f 90       	pop	r0
    17d2:	09 be       	out	0x39, r0	; 57
    17d4:	0f 90       	pop	r0
    17d6:	08 be       	out	0x38, r0	; 56
    17d8:	0f 90       	pop	r0
    17da:	0f be       	out	0x3f, r0	; 63
    17dc:	0f 90       	pop	r0
    17de:	1f 90       	pop	r1
    17e0:	18 95       	reti

000017e2 <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
    17e2:	1f 92       	push	r1
    17e4:	0f 92       	push	r0
    17e6:	0f b6       	in	r0, 0x3f	; 63
    17e8:	0f 92       	push	r0
    17ea:	11 24       	eor	r1, r1
    17ec:	08 b6       	in	r0, 0x38	; 56
    17ee:	0f 92       	push	r0
    17f0:	18 be       	out	0x38, r1	; 56
    17f2:	09 b6       	in	r0, 0x39	; 57
    17f4:	0f 92       	push	r0
    17f6:	19 be       	out	0x39, r1	; 57
    17f8:	0b b6       	in	r0, 0x3b	; 59
    17fa:	0f 92       	push	r0
    17fc:	1b be       	out	0x3b, r1	; 59
    17fe:	2f 93       	push	r18
    1800:	3f 93       	push	r19
    1802:	4f 93       	push	r20
    1804:	5f 93       	push	r21
    1806:	6f 93       	push	r22
    1808:	7f 93       	push	r23
    180a:	8f 93       	push	r24
    180c:	9f 93       	push	r25
    180e:	af 93       	push	r26
    1810:	bf 93       	push	r27
    1812:	ef 93       	push	r30
    1814:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
    1816:	e0 91 6c 20 	lds	r30, 0x206C
    181a:	f0 91 6d 20 	lds	r31, 0x206D
    181e:	30 97       	sbiw	r30, 0x00	; 0
    1820:	09 f0       	breq	.+2      	; 0x1824 <__vector_109+0x42>
		tc_tcf0_err_callback();
    1822:	19 95       	eicall
	}
}
    1824:	ff 91       	pop	r31
    1826:	ef 91       	pop	r30
    1828:	bf 91       	pop	r27
    182a:	af 91       	pop	r26
    182c:	9f 91       	pop	r25
    182e:	8f 91       	pop	r24
    1830:	7f 91       	pop	r23
    1832:	6f 91       	pop	r22
    1834:	5f 91       	pop	r21
    1836:	4f 91       	pop	r20
    1838:	3f 91       	pop	r19
    183a:	2f 91       	pop	r18
    183c:	0f 90       	pop	r0
    183e:	0b be       	out	0x3b, r0	; 59
    1840:	0f 90       	pop	r0
    1842:	09 be       	out	0x39, r0	; 57
    1844:	0f 90       	pop	r0
    1846:	08 be       	out	0x38, r0	; 56
    1848:	0f 90       	pop	r0
    184a:	0f be       	out	0x3f, r0	; 63
    184c:	0f 90       	pop	r0
    184e:	1f 90       	pop	r1
    1850:	18 95       	reti

00001852 <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
    1852:	1f 92       	push	r1
    1854:	0f 92       	push	r0
    1856:	0f b6       	in	r0, 0x3f	; 63
    1858:	0f 92       	push	r0
    185a:	11 24       	eor	r1, r1
    185c:	08 b6       	in	r0, 0x38	; 56
    185e:	0f 92       	push	r0
    1860:	18 be       	out	0x38, r1	; 56
    1862:	09 b6       	in	r0, 0x39	; 57
    1864:	0f 92       	push	r0
    1866:	19 be       	out	0x39, r1	; 57
    1868:	0b b6       	in	r0, 0x3b	; 59
    186a:	0f 92       	push	r0
    186c:	1b be       	out	0x3b, r1	; 59
    186e:	2f 93       	push	r18
    1870:	3f 93       	push	r19
    1872:	4f 93       	push	r20
    1874:	5f 93       	push	r21
    1876:	6f 93       	push	r22
    1878:	7f 93       	push	r23
    187a:	8f 93       	push	r24
    187c:	9f 93       	push	r25
    187e:	af 93       	push	r26
    1880:	bf 93       	push	r27
    1882:	ef 93       	push	r30
    1884:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
    1886:	e0 91 6a 20 	lds	r30, 0x206A
    188a:	f0 91 6b 20 	lds	r31, 0x206B
    188e:	30 97       	sbiw	r30, 0x00	; 0
    1890:	09 f0       	breq	.+2      	; 0x1894 <__vector_110+0x42>
		tc_tcf0_cca_callback();
    1892:	19 95       	eicall
	}
}
    1894:	ff 91       	pop	r31
    1896:	ef 91       	pop	r30
    1898:	bf 91       	pop	r27
    189a:	af 91       	pop	r26
    189c:	9f 91       	pop	r25
    189e:	8f 91       	pop	r24
    18a0:	7f 91       	pop	r23
    18a2:	6f 91       	pop	r22
    18a4:	5f 91       	pop	r21
    18a6:	4f 91       	pop	r20
    18a8:	3f 91       	pop	r19
    18aa:	2f 91       	pop	r18
    18ac:	0f 90       	pop	r0
    18ae:	0b be       	out	0x3b, r0	; 59
    18b0:	0f 90       	pop	r0
    18b2:	09 be       	out	0x39, r0	; 57
    18b4:	0f 90       	pop	r0
    18b6:	08 be       	out	0x38, r0	; 56
    18b8:	0f 90       	pop	r0
    18ba:	0f be       	out	0x3f, r0	; 63
    18bc:	0f 90       	pop	r0
    18be:	1f 90       	pop	r1
    18c0:	18 95       	reti

000018c2 <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
    18c2:	1f 92       	push	r1
    18c4:	0f 92       	push	r0
    18c6:	0f b6       	in	r0, 0x3f	; 63
    18c8:	0f 92       	push	r0
    18ca:	11 24       	eor	r1, r1
    18cc:	08 b6       	in	r0, 0x38	; 56
    18ce:	0f 92       	push	r0
    18d0:	18 be       	out	0x38, r1	; 56
    18d2:	09 b6       	in	r0, 0x39	; 57
    18d4:	0f 92       	push	r0
    18d6:	19 be       	out	0x39, r1	; 57
    18d8:	0b b6       	in	r0, 0x3b	; 59
    18da:	0f 92       	push	r0
    18dc:	1b be       	out	0x3b, r1	; 59
    18de:	2f 93       	push	r18
    18e0:	3f 93       	push	r19
    18e2:	4f 93       	push	r20
    18e4:	5f 93       	push	r21
    18e6:	6f 93       	push	r22
    18e8:	7f 93       	push	r23
    18ea:	8f 93       	push	r24
    18ec:	9f 93       	push	r25
    18ee:	af 93       	push	r26
    18f0:	bf 93       	push	r27
    18f2:	ef 93       	push	r30
    18f4:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
    18f6:	e0 91 68 20 	lds	r30, 0x2068
    18fa:	f0 91 69 20 	lds	r31, 0x2069
    18fe:	30 97       	sbiw	r30, 0x00	; 0
    1900:	09 f0       	breq	.+2      	; 0x1904 <__vector_111+0x42>
		tc_tcf0_ccb_callback();
    1902:	19 95       	eicall
	}
}
    1904:	ff 91       	pop	r31
    1906:	ef 91       	pop	r30
    1908:	bf 91       	pop	r27
    190a:	af 91       	pop	r26
    190c:	9f 91       	pop	r25
    190e:	8f 91       	pop	r24
    1910:	7f 91       	pop	r23
    1912:	6f 91       	pop	r22
    1914:	5f 91       	pop	r21
    1916:	4f 91       	pop	r20
    1918:	3f 91       	pop	r19
    191a:	2f 91       	pop	r18
    191c:	0f 90       	pop	r0
    191e:	0b be       	out	0x3b, r0	; 59
    1920:	0f 90       	pop	r0
    1922:	09 be       	out	0x39, r0	; 57
    1924:	0f 90       	pop	r0
    1926:	08 be       	out	0x38, r0	; 56
    1928:	0f 90       	pop	r0
    192a:	0f be       	out	0x3f, r0	; 63
    192c:	0f 90       	pop	r0
    192e:	1f 90       	pop	r1
    1930:	18 95       	reti

00001932 <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
    1932:	1f 92       	push	r1
    1934:	0f 92       	push	r0
    1936:	0f b6       	in	r0, 0x3f	; 63
    1938:	0f 92       	push	r0
    193a:	11 24       	eor	r1, r1
    193c:	08 b6       	in	r0, 0x38	; 56
    193e:	0f 92       	push	r0
    1940:	18 be       	out	0x38, r1	; 56
    1942:	09 b6       	in	r0, 0x39	; 57
    1944:	0f 92       	push	r0
    1946:	19 be       	out	0x39, r1	; 57
    1948:	0b b6       	in	r0, 0x3b	; 59
    194a:	0f 92       	push	r0
    194c:	1b be       	out	0x3b, r1	; 59
    194e:	2f 93       	push	r18
    1950:	3f 93       	push	r19
    1952:	4f 93       	push	r20
    1954:	5f 93       	push	r21
    1956:	6f 93       	push	r22
    1958:	7f 93       	push	r23
    195a:	8f 93       	push	r24
    195c:	9f 93       	push	r25
    195e:	af 93       	push	r26
    1960:	bf 93       	push	r27
    1962:	ef 93       	push	r30
    1964:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
    1966:	e0 91 66 20 	lds	r30, 0x2066
    196a:	f0 91 67 20 	lds	r31, 0x2067
    196e:	30 97       	sbiw	r30, 0x00	; 0
    1970:	09 f0       	breq	.+2      	; 0x1974 <__vector_112+0x42>
		tc_tcf0_ccc_callback();
    1972:	19 95       	eicall
	}
}
    1974:	ff 91       	pop	r31
    1976:	ef 91       	pop	r30
    1978:	bf 91       	pop	r27
    197a:	af 91       	pop	r26
    197c:	9f 91       	pop	r25
    197e:	8f 91       	pop	r24
    1980:	7f 91       	pop	r23
    1982:	6f 91       	pop	r22
    1984:	5f 91       	pop	r21
    1986:	4f 91       	pop	r20
    1988:	3f 91       	pop	r19
    198a:	2f 91       	pop	r18
    198c:	0f 90       	pop	r0
    198e:	0b be       	out	0x3b, r0	; 59
    1990:	0f 90       	pop	r0
    1992:	09 be       	out	0x39, r0	; 57
    1994:	0f 90       	pop	r0
    1996:	08 be       	out	0x38, r0	; 56
    1998:	0f 90       	pop	r0
    199a:	0f be       	out	0x3f, r0	; 63
    199c:	0f 90       	pop	r0
    199e:	1f 90       	pop	r1
    19a0:	18 95       	reti

000019a2 <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
    19a2:	1f 92       	push	r1
    19a4:	0f 92       	push	r0
    19a6:	0f b6       	in	r0, 0x3f	; 63
    19a8:	0f 92       	push	r0
    19aa:	11 24       	eor	r1, r1
    19ac:	08 b6       	in	r0, 0x38	; 56
    19ae:	0f 92       	push	r0
    19b0:	18 be       	out	0x38, r1	; 56
    19b2:	09 b6       	in	r0, 0x39	; 57
    19b4:	0f 92       	push	r0
    19b6:	19 be       	out	0x39, r1	; 57
    19b8:	0b b6       	in	r0, 0x3b	; 59
    19ba:	0f 92       	push	r0
    19bc:	1b be       	out	0x3b, r1	; 59
    19be:	2f 93       	push	r18
    19c0:	3f 93       	push	r19
    19c2:	4f 93       	push	r20
    19c4:	5f 93       	push	r21
    19c6:	6f 93       	push	r22
    19c8:	7f 93       	push	r23
    19ca:	8f 93       	push	r24
    19cc:	9f 93       	push	r25
    19ce:	af 93       	push	r26
    19d0:	bf 93       	push	r27
    19d2:	ef 93       	push	r30
    19d4:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
    19d6:	e0 91 64 20 	lds	r30, 0x2064
    19da:	f0 91 65 20 	lds	r31, 0x2065
    19de:	30 97       	sbiw	r30, 0x00	; 0
    19e0:	09 f0       	breq	.+2      	; 0x19e4 <__vector_113+0x42>
		tc_tcf0_ccd_callback();
    19e2:	19 95       	eicall
	}
}
    19e4:	ff 91       	pop	r31
    19e6:	ef 91       	pop	r30
    19e8:	bf 91       	pop	r27
    19ea:	af 91       	pop	r26
    19ec:	9f 91       	pop	r25
    19ee:	8f 91       	pop	r24
    19f0:	7f 91       	pop	r23
    19f2:	6f 91       	pop	r22
    19f4:	5f 91       	pop	r21
    19f6:	4f 91       	pop	r20
    19f8:	3f 91       	pop	r19
    19fa:	2f 91       	pop	r18
    19fc:	0f 90       	pop	r0
    19fe:	0b be       	out	0x3b, r0	; 59
    1a00:	0f 90       	pop	r0
    1a02:	09 be       	out	0x39, r0	; 57
    1a04:	0f 90       	pop	r0
    1a06:	08 be       	out	0x38, r0	; 56
    1a08:	0f 90       	pop	r0
    1a0a:	0f be       	out	0x3f, r0	; 63
    1a0c:	0f 90       	pop	r0
    1a0e:	1f 90       	pop	r1
    1a10:	18 95       	reti

00001a12 <__vector_114>:
 *
 * This function will handle interrupt on Timer Counter F1 overflow and
 * call the callback function.
 */
ISR(TCF1_OVF_vect)
{
    1a12:	1f 92       	push	r1
    1a14:	0f 92       	push	r0
    1a16:	0f b6       	in	r0, 0x3f	; 63
    1a18:	0f 92       	push	r0
    1a1a:	11 24       	eor	r1, r1
    1a1c:	08 b6       	in	r0, 0x38	; 56
    1a1e:	0f 92       	push	r0
    1a20:	18 be       	out	0x38, r1	; 56
    1a22:	09 b6       	in	r0, 0x39	; 57
    1a24:	0f 92       	push	r0
    1a26:	19 be       	out	0x39, r1	; 57
    1a28:	0b b6       	in	r0, 0x3b	; 59
    1a2a:	0f 92       	push	r0
    1a2c:	1b be       	out	0x3b, r1	; 59
    1a2e:	2f 93       	push	r18
    1a30:	3f 93       	push	r19
    1a32:	4f 93       	push	r20
    1a34:	5f 93       	push	r21
    1a36:	6f 93       	push	r22
    1a38:	7f 93       	push	r23
    1a3a:	8f 93       	push	r24
    1a3c:	9f 93       	push	r25
    1a3e:	af 93       	push	r26
    1a40:	bf 93       	push	r27
    1a42:	ef 93       	push	r30
    1a44:	ff 93       	push	r31
	if (tc_tcf1_ovf_callback) {
    1a46:	e0 91 62 20 	lds	r30, 0x2062
    1a4a:	f0 91 63 20 	lds	r31, 0x2063
    1a4e:	30 97       	sbiw	r30, 0x00	; 0
    1a50:	09 f0       	breq	.+2      	; 0x1a54 <__vector_114+0x42>
		tc_tcf1_ovf_callback();
    1a52:	19 95       	eicall
	}
}
    1a54:	ff 91       	pop	r31
    1a56:	ef 91       	pop	r30
    1a58:	bf 91       	pop	r27
    1a5a:	af 91       	pop	r26
    1a5c:	9f 91       	pop	r25
    1a5e:	8f 91       	pop	r24
    1a60:	7f 91       	pop	r23
    1a62:	6f 91       	pop	r22
    1a64:	5f 91       	pop	r21
    1a66:	4f 91       	pop	r20
    1a68:	3f 91       	pop	r19
    1a6a:	2f 91       	pop	r18
    1a6c:	0f 90       	pop	r0
    1a6e:	0b be       	out	0x3b, r0	; 59
    1a70:	0f 90       	pop	r0
    1a72:	09 be       	out	0x39, r0	; 57
    1a74:	0f 90       	pop	r0
    1a76:	08 be       	out	0x38, r0	; 56
    1a78:	0f 90       	pop	r0
    1a7a:	0f be       	out	0x3f, r0	; 63
    1a7c:	0f 90       	pop	r0
    1a7e:	1f 90       	pop	r1
    1a80:	18 95       	reti

00001a82 <__vector_115>:
 *
 * This function will handle interrupt on Timer Counter F1 error and
 * call the callback function.
 */
ISR(TCF1_ERR_vect)
{
    1a82:	1f 92       	push	r1
    1a84:	0f 92       	push	r0
    1a86:	0f b6       	in	r0, 0x3f	; 63
    1a88:	0f 92       	push	r0
    1a8a:	11 24       	eor	r1, r1
    1a8c:	08 b6       	in	r0, 0x38	; 56
    1a8e:	0f 92       	push	r0
    1a90:	18 be       	out	0x38, r1	; 56
    1a92:	09 b6       	in	r0, 0x39	; 57
    1a94:	0f 92       	push	r0
    1a96:	19 be       	out	0x39, r1	; 57
    1a98:	0b b6       	in	r0, 0x3b	; 59
    1a9a:	0f 92       	push	r0
    1a9c:	1b be       	out	0x3b, r1	; 59
    1a9e:	2f 93       	push	r18
    1aa0:	3f 93       	push	r19
    1aa2:	4f 93       	push	r20
    1aa4:	5f 93       	push	r21
    1aa6:	6f 93       	push	r22
    1aa8:	7f 93       	push	r23
    1aaa:	8f 93       	push	r24
    1aac:	9f 93       	push	r25
    1aae:	af 93       	push	r26
    1ab0:	bf 93       	push	r27
    1ab2:	ef 93       	push	r30
    1ab4:	ff 93       	push	r31
	if (tc_tcf1_err_callback) {
    1ab6:	e0 91 60 20 	lds	r30, 0x2060
    1aba:	f0 91 61 20 	lds	r31, 0x2061
    1abe:	30 97       	sbiw	r30, 0x00	; 0
    1ac0:	09 f0       	breq	.+2      	; 0x1ac4 <__vector_115+0x42>
		tc_tcf1_err_callback();
    1ac2:	19 95       	eicall
	}
}
    1ac4:	ff 91       	pop	r31
    1ac6:	ef 91       	pop	r30
    1ac8:	bf 91       	pop	r27
    1aca:	af 91       	pop	r26
    1acc:	9f 91       	pop	r25
    1ace:	8f 91       	pop	r24
    1ad0:	7f 91       	pop	r23
    1ad2:	6f 91       	pop	r22
    1ad4:	5f 91       	pop	r21
    1ad6:	4f 91       	pop	r20
    1ad8:	3f 91       	pop	r19
    1ada:	2f 91       	pop	r18
    1adc:	0f 90       	pop	r0
    1ade:	0b be       	out	0x3b, r0	; 59
    1ae0:	0f 90       	pop	r0
    1ae2:	09 be       	out	0x39, r0	; 57
    1ae4:	0f 90       	pop	r0
    1ae6:	08 be       	out	0x38, r0	; 56
    1ae8:	0f 90       	pop	r0
    1aea:	0f be       	out	0x3f, r0	; 63
    1aec:	0f 90       	pop	r0
    1aee:	1f 90       	pop	r1
    1af0:	18 95       	reti

00001af2 <__vector_116>:
 *
 * This function will handle interrupt on Timer Counter F1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF1_CCA_vect)
{
    1af2:	1f 92       	push	r1
    1af4:	0f 92       	push	r0
    1af6:	0f b6       	in	r0, 0x3f	; 63
    1af8:	0f 92       	push	r0
    1afa:	11 24       	eor	r1, r1
    1afc:	08 b6       	in	r0, 0x38	; 56
    1afe:	0f 92       	push	r0
    1b00:	18 be       	out	0x38, r1	; 56
    1b02:	09 b6       	in	r0, 0x39	; 57
    1b04:	0f 92       	push	r0
    1b06:	19 be       	out	0x39, r1	; 57
    1b08:	0b b6       	in	r0, 0x3b	; 59
    1b0a:	0f 92       	push	r0
    1b0c:	1b be       	out	0x3b, r1	; 59
    1b0e:	2f 93       	push	r18
    1b10:	3f 93       	push	r19
    1b12:	4f 93       	push	r20
    1b14:	5f 93       	push	r21
    1b16:	6f 93       	push	r22
    1b18:	7f 93       	push	r23
    1b1a:	8f 93       	push	r24
    1b1c:	9f 93       	push	r25
    1b1e:	af 93       	push	r26
    1b20:	bf 93       	push	r27
    1b22:	ef 93       	push	r30
    1b24:	ff 93       	push	r31
	if (tc_tcf1_cca_callback) {
    1b26:	e0 91 5e 20 	lds	r30, 0x205E
    1b2a:	f0 91 5f 20 	lds	r31, 0x205F
    1b2e:	30 97       	sbiw	r30, 0x00	; 0
    1b30:	09 f0       	breq	.+2      	; 0x1b34 <__vector_116+0x42>
		tc_tcf1_cca_callback();
    1b32:	19 95       	eicall
	}
}
    1b34:	ff 91       	pop	r31
    1b36:	ef 91       	pop	r30
    1b38:	bf 91       	pop	r27
    1b3a:	af 91       	pop	r26
    1b3c:	9f 91       	pop	r25
    1b3e:	8f 91       	pop	r24
    1b40:	7f 91       	pop	r23
    1b42:	6f 91       	pop	r22
    1b44:	5f 91       	pop	r21
    1b46:	4f 91       	pop	r20
    1b48:	3f 91       	pop	r19
    1b4a:	2f 91       	pop	r18
    1b4c:	0f 90       	pop	r0
    1b4e:	0b be       	out	0x3b, r0	; 59
    1b50:	0f 90       	pop	r0
    1b52:	09 be       	out	0x39, r0	; 57
    1b54:	0f 90       	pop	r0
    1b56:	08 be       	out	0x38, r0	; 56
    1b58:	0f 90       	pop	r0
    1b5a:	0f be       	out	0x3f, r0	; 63
    1b5c:	0f 90       	pop	r0
    1b5e:	1f 90       	pop	r1
    1b60:	18 95       	reti

00001b62 <__vector_117>:
 *
 * This function will handle interrupt on Timer Counter F1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF1_CCB_vect)
{
    1b62:	1f 92       	push	r1
    1b64:	0f 92       	push	r0
    1b66:	0f b6       	in	r0, 0x3f	; 63
    1b68:	0f 92       	push	r0
    1b6a:	11 24       	eor	r1, r1
    1b6c:	08 b6       	in	r0, 0x38	; 56
    1b6e:	0f 92       	push	r0
    1b70:	18 be       	out	0x38, r1	; 56
    1b72:	09 b6       	in	r0, 0x39	; 57
    1b74:	0f 92       	push	r0
    1b76:	19 be       	out	0x39, r1	; 57
    1b78:	0b b6       	in	r0, 0x3b	; 59
    1b7a:	0f 92       	push	r0
    1b7c:	1b be       	out	0x3b, r1	; 59
    1b7e:	2f 93       	push	r18
    1b80:	3f 93       	push	r19
    1b82:	4f 93       	push	r20
    1b84:	5f 93       	push	r21
    1b86:	6f 93       	push	r22
    1b88:	7f 93       	push	r23
    1b8a:	8f 93       	push	r24
    1b8c:	9f 93       	push	r25
    1b8e:	af 93       	push	r26
    1b90:	bf 93       	push	r27
    1b92:	ef 93       	push	r30
    1b94:	ff 93       	push	r31
	if (tc_tcf1_ccb_callback) {
    1b96:	e0 91 5c 20 	lds	r30, 0x205C
    1b9a:	f0 91 5d 20 	lds	r31, 0x205D
    1b9e:	30 97       	sbiw	r30, 0x00	; 0
    1ba0:	09 f0       	breq	.+2      	; 0x1ba4 <__vector_117+0x42>
		tc_tcf1_ccb_callback();
    1ba2:	19 95       	eicall
	}
}
    1ba4:	ff 91       	pop	r31
    1ba6:	ef 91       	pop	r30
    1ba8:	bf 91       	pop	r27
    1baa:	af 91       	pop	r26
    1bac:	9f 91       	pop	r25
    1bae:	8f 91       	pop	r24
    1bb0:	7f 91       	pop	r23
    1bb2:	6f 91       	pop	r22
    1bb4:	5f 91       	pop	r21
    1bb6:	4f 91       	pop	r20
    1bb8:	3f 91       	pop	r19
    1bba:	2f 91       	pop	r18
    1bbc:	0f 90       	pop	r0
    1bbe:	0b be       	out	0x3b, r0	; 59
    1bc0:	0f 90       	pop	r0
    1bc2:	09 be       	out	0x39, r0	; 57
    1bc4:	0f 90       	pop	r0
    1bc6:	08 be       	out	0x38, r0	; 56
    1bc8:	0f 90       	pop	r0
    1bca:	0f be       	out	0x3f, r0	; 63
    1bcc:	0f 90       	pop	r0
    1bce:	1f 90       	pop	r1
    1bd0:	18 95       	reti

00001bd2 <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    1bd2:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1bd4:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
    1bd6:	f8 94       	cli
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1bd8:	28 2f       	mov	r18, r24
    1bda:	39 2f       	mov	r19, r25
    1bdc:	21 15       	cp	r18, r1
    1bde:	88 e0       	ldi	r24, 0x08	; 8
    1be0:	38 07       	cpc	r19, r24
    1be2:	59 f4       	brne	.+22     	; 0x1bfa <tc_enable+0x28>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1be4:	61 e0       	ldi	r22, 0x01	; 1
    1be6:	83 e0       	ldi	r24, 0x03	; 3
    1be8:	90 e0       	ldi	r25, 0x00	; 0
    1bea:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1bee:	64 e0       	ldi	r22, 0x04	; 4
    1bf0:	83 e0       	ldi	r24, 0x03	; 3
    1bf2:	90 e0       	ldi	r25, 0x00	; 0
    1bf4:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
    1bf8:	6a c0       	rjmp	.+212    	; 0x1cce <tc_enable+0xfc>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1bfa:	20 34       	cpi	r18, 0x40	; 64
    1bfc:	88 e0       	ldi	r24, 0x08	; 8
    1bfe:	38 07       	cpc	r19, r24
    1c00:	59 f4       	brne	.+22     	; 0x1c18 <tc_enable+0x46>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1c02:	62 e0       	ldi	r22, 0x02	; 2
    1c04:	83 e0       	ldi	r24, 0x03	; 3
    1c06:	90 e0       	ldi	r25, 0x00	; 0
    1c08:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1c0c:	64 e0       	ldi	r22, 0x04	; 4
    1c0e:	83 e0       	ldi	r24, 0x03	; 3
    1c10:	90 e0       	ldi	r25, 0x00	; 0
    1c12:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
    1c16:	5b c0       	rjmp	.+182    	; 0x1cce <tc_enable+0xfc>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1c18:	21 15       	cp	r18, r1
    1c1a:	89 e0       	ldi	r24, 0x09	; 9
    1c1c:	38 07       	cpc	r19, r24
    1c1e:	59 f4       	brne	.+22     	; 0x1c36 <tc_enable+0x64>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1c20:	61 e0       	ldi	r22, 0x01	; 1
    1c22:	84 e0       	ldi	r24, 0x04	; 4
    1c24:	90 e0       	ldi	r25, 0x00	; 0
    1c26:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1c2a:	64 e0       	ldi	r22, 0x04	; 4
    1c2c:	84 e0       	ldi	r24, 0x04	; 4
    1c2e:	90 e0       	ldi	r25, 0x00	; 0
    1c30:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
    1c34:	4c c0       	rjmp	.+152    	; 0x1cce <tc_enable+0xfc>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    1c36:	20 34       	cpi	r18, 0x40	; 64
    1c38:	89 e0       	ldi	r24, 0x09	; 9
    1c3a:	38 07       	cpc	r19, r24
    1c3c:	59 f4       	brne	.+22     	; 0x1c54 <tc_enable+0x82>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1c3e:	62 e0       	ldi	r22, 0x02	; 2
    1c40:	84 e0       	ldi	r24, 0x04	; 4
    1c42:	90 e0       	ldi	r25, 0x00	; 0
    1c44:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1c48:	64 e0       	ldi	r22, 0x04	; 4
    1c4a:	84 e0       	ldi	r24, 0x04	; 4
    1c4c:	90 e0       	ldi	r25, 0x00	; 0
    1c4e:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
    1c52:	3d c0       	rjmp	.+122    	; 0x1cce <tc_enable+0xfc>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1c54:	21 15       	cp	r18, r1
    1c56:	8a e0       	ldi	r24, 0x0A	; 10
    1c58:	38 07       	cpc	r19, r24
    1c5a:	59 f4       	brne	.+22     	; 0x1c72 <tc_enable+0xa0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1c5c:	61 e0       	ldi	r22, 0x01	; 1
    1c5e:	85 e0       	ldi	r24, 0x05	; 5
    1c60:	90 e0       	ldi	r25, 0x00	; 0
    1c62:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1c66:	64 e0       	ldi	r22, 0x04	; 4
    1c68:	85 e0       	ldi	r24, 0x05	; 5
    1c6a:	90 e0       	ldi	r25, 0x00	; 0
    1c6c:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
    1c70:	2e c0       	rjmp	.+92     	; 0x1cce <tc_enable+0xfc>
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    1c72:	20 34       	cpi	r18, 0x40	; 64
    1c74:	8a e0       	ldi	r24, 0x0A	; 10
    1c76:	38 07       	cpc	r19, r24
    1c78:	59 f4       	brne	.+22     	; 0x1c90 <tc_enable+0xbe>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1c7a:	62 e0       	ldi	r22, 0x02	; 2
    1c7c:	85 e0       	ldi	r24, 0x05	; 5
    1c7e:	90 e0       	ldi	r25, 0x00	; 0
    1c80:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1c84:	64 e0       	ldi	r22, 0x04	; 4
    1c86:	85 e0       	ldi	r24, 0x05	; 5
    1c88:	90 e0       	ldi	r25, 0x00	; 0
    1c8a:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
    1c8e:	1f c0       	rjmp	.+62     	; 0x1cce <tc_enable+0xfc>
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    1c90:	21 15       	cp	r18, r1
    1c92:	8b e0       	ldi	r24, 0x0B	; 11
    1c94:	38 07       	cpc	r19, r24
    1c96:	59 f4       	brne	.+22     	; 0x1cae <tc_enable+0xdc>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1c98:	61 e0       	ldi	r22, 0x01	; 1
    1c9a:	86 e0       	ldi	r24, 0x06	; 6
    1c9c:	90 e0       	ldi	r25, 0x00	; 0
    1c9e:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1ca2:	64 e0       	ldi	r22, 0x04	; 4
    1ca4:	86 e0       	ldi	r24, 0x06	; 6
    1ca6:	90 e0       	ldi	r25, 0x00	; 0
    1ca8:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
    1cac:	10 c0       	rjmp	.+32     	; 0x1cce <tc_enable+0xfc>
	} else
#endif
#ifdef TCF1
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
    1cae:	20 34       	cpi	r18, 0x40	; 64
    1cb0:	3b 40       	sbci	r19, 0x0B	; 11
    1cb2:	59 f4       	brne	.+22     	; 0x1cca <tc_enable+0xf8>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
    1cb4:	62 e0       	ldi	r22, 0x02	; 2
    1cb6:	86 e0       	ldi	r24, 0x06	; 6
    1cb8:	90 e0       	ldi	r25, 0x00	; 0
    1cba:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1cbe:	64 e0       	ldi	r22, 0x04	; 4
    1cc0:	86 e0       	ldi	r24, 0x06	; 6
    1cc2:	90 e0       	ldi	r25, 0x00	; 0
    1cc4:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <sysclk_enable_module>
    1cc8:	02 c0       	rjmp	.+4      	; 0x1cce <tc_enable+0xfc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1cca:	cf bf       	out	0x3f, r28	; 63
    1ccc:	09 c0       	rjmp	.+18     	; 0x1ce0 <tc_enable+0x10e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1cce:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    1cd0:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    1cd2:	eb eb       	ldi	r30, 0xBB	; 187
    1cd4:	f0 e2       	ldi	r31, 0x20	; 32
    1cd6:	90 81       	ld	r25, Z
    1cd8:	9f 5f       	subi	r25, 0xFF	; 255
    1cda:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1cdc:	8f bf       	out	0x3f, r24	; 63
    1cde:	cf bf       	out	0x3f, r28	; 63
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    1ce0:	cf 91       	pop	r28
    1ce2:	08 95       	ret

00001ce4 <usart_putchar>:
	}
	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    1ce4:	fc 01       	movw	r30, r24
    1ce6:	81 81       	ldd	r24, Z+1	; 0x01
    1ce8:	85 ff       	sbrs	r24, 5
    1cea:	fd cf       	rjmp	.-6      	; 0x1ce6 <usart_putchar+0x2>
    1cec:	60 83       	st	Z, r22
    1cee:	80 e0       	ldi	r24, 0x00	; 0
    1cf0:	90 e0       	ldi	r25, 0x00	; 0
    1cf2:	08 95       	ret

00001cf4 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1cf4:	4f 92       	push	r4
    1cf6:	5f 92       	push	r5
    1cf8:	6f 92       	push	r6
    1cfa:	7f 92       	push	r7
    1cfc:	8f 92       	push	r8
    1cfe:	9f 92       	push	r9
    1d00:	af 92       	push	r10
    1d02:	bf 92       	push	r11
    1d04:	cf 92       	push	r12
    1d06:	df 92       	push	r13
    1d08:	ef 92       	push	r14
    1d0a:	ff 92       	push	r15
    1d0c:	0f 93       	push	r16
    1d0e:	1f 93       	push	r17
    1d10:	cf 93       	push	r28
    1d12:	df 93       	push	r29
    1d14:	ec 01       	movw	r28, r24
    1d16:	4a 01       	movw	r8, r20
    1d18:	5b 01       	movw	r10, r22
    1d1a:	28 01       	movw	r4, r16
    1d1c:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	// 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN)
	max_rate = cpu_hz / 8;
    1d1e:	d9 01       	movw	r26, r18
    1d20:	c8 01       	movw	r24, r16
    1d22:	68 94       	set
    1d24:	12 f8       	bld	r1, 2
    1d26:	b6 95       	lsr	r27
    1d28:	a7 95       	ror	r26
    1d2a:	97 95       	ror	r25
    1d2c:	87 95       	ror	r24
    1d2e:	16 94       	lsr	r1
    1d30:	d1 f7       	brne	.-12     	; 0x1d26 <usart_set_baudrate+0x32>
	// 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1)
	min_rate = cpu_hz / 4194304;
    1d32:	b9 01       	movw	r22, r18
    1d34:	a8 01       	movw	r20, r16
    1d36:	03 2e       	mov	r0, r19
    1d38:	36 e1       	ldi	r19, 0x16	; 22
    1d3a:	76 95       	lsr	r23
    1d3c:	67 95       	ror	r22
    1d3e:	57 95       	ror	r21
    1d40:	47 95       	ror	r20
    1d42:	3a 95       	dec	r19
    1d44:	d1 f7       	brne	.-12     	; 0x1d3a <usart_set_baudrate+0x46>
    1d46:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1d48:	2c 81       	ldd	r18, Y+4	; 0x04
    1d4a:	22 fd       	sbrc	r18, 2
    1d4c:	08 c0       	rjmp	.+16     	; 0x1d5e <usart_set_baudrate+0x6a>
		max_rate /= 2;
    1d4e:	b6 95       	lsr	r27
    1d50:	a7 95       	ror	r26
    1d52:	97 95       	ror	r25
    1d54:	87 95       	ror	r24
		min_rate /= 2;
    1d56:	76 95       	lsr	r23
    1d58:	67 95       	ror	r22
    1d5a:	57 95       	ror	r21
    1d5c:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1d5e:	88 15       	cp	r24, r8
    1d60:	99 05       	cpc	r25, r9
    1d62:	aa 05       	cpc	r26, r10
    1d64:	bb 05       	cpc	r27, r11
    1d66:	08 f4       	brcc	.+2      	; 0x1d6a <usart_set_baudrate+0x76>
    1d68:	a6 c0       	rjmp	.+332    	; 0x1eb6 <usart_set_baudrate+0x1c2>
    1d6a:	84 16       	cp	r8, r20
    1d6c:	95 06       	cpc	r9, r21
    1d6e:	a6 06       	cpc	r10, r22
    1d70:	b7 06       	cpc	r11, r23
    1d72:	08 f4       	brcc	.+2      	; 0x1d76 <usart_set_baudrate+0x82>
    1d74:	a2 c0       	rjmp	.+324    	; 0x1eba <usart_set_baudrate+0x1c6>
	}

	/*
	 * Check if double speed is enabled.
	 */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1d76:	8c 81       	ldd	r24, Y+4	; 0x04
    1d78:	82 fd       	sbrc	r24, 2
    1d7a:	04 c0       	rjmp	.+8      	; 0x1d84 <usart_set_baudrate+0x90>
		baud *= 2;
    1d7c:	88 0c       	add	r8, r8
    1d7e:	99 1c       	adc	r9, r9
    1d80:	aa 1c       	adc	r10, r10
    1d82:	bb 1c       	adc	r11, r11

	/*
	 * Find the lowest possible exponent.
	 */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1d84:	c3 01       	movw	r24, r6
    1d86:	b2 01       	movw	r22, r4
    1d88:	a5 01       	movw	r20, r10
    1d8a:	94 01       	movw	r18, r8
    1d8c:	0e 94 a2 2b 	call	0x5744	; 0x5744 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    1d90:	2f 3f       	cpi	r18, 0xFF	; 255
    1d92:	31 05       	cpc	r19, r1
    1d94:	41 05       	cpc	r20, r1
    1d96:	51 05       	cpc	r21, r1
    1d98:	08 f4       	brcc	.+2      	; 0x1d9c <usart_set_baudrate+0xa8>
    1d9a:	91 c0       	rjmp	.+290    	; 0x1ebe <usart_set_baudrate+0x1ca>
	}

	/*
	 * Find the lowest possible exponent.
	 */
	limit = 0xfffU >> 4;
    1d9c:	c1 2c       	mov	r12, r1
    1d9e:	d1 2c       	mov	r13, r1
    1da0:	76 01       	movw	r14, r12
    1da2:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1da4:	19 ef       	ldi	r17, 0xF9	; 249
    1da6:	05 c0       	rjmp	.+10     	; 0x1db2 <usart_set_baudrate+0xbe>
		if (ratio < limit) {
    1da8:	2c 15       	cp	r18, r12
    1daa:	3d 05       	cpc	r19, r13
    1dac:	4e 05       	cpc	r20, r14
    1dae:	5f 05       	cpc	r21, r15
    1db0:	68 f0       	brcs	.+26     	; 0x1dcc <usart_set_baudrate+0xd8>
			break;
		}

		limit <<= 1;
    1db2:	cc 0c       	add	r12, r12
    1db4:	dd 1c       	adc	r13, r13
    1db6:	ee 1c       	adc	r14, r14
    1db8:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    1dba:	1d 3f       	cpi	r17, 0xFD	; 253
    1dbc:	14 f4       	brge	.+4      	; 0x1dc2 <usart_set_baudrate+0xce>
			limit |= 1;
    1dbe:	68 94       	set
    1dc0:	c0 f8       	bld	r12, 0
	 * Find the lowest possible exponent.
	 */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1dc2:	1f 5f       	subi	r17, 0xFF	; 255
    1dc4:	17 30       	cpi	r17, 0x07	; 7
    1dc6:	81 f7       	brne	.-32     	; 0x1da8 <usart_set_baudrate+0xb4>
    1dc8:	21 2f       	mov	r18, r17
    1dca:	50 c0       	rjmp	.+160    	; 0x1e6c <usart_set_baudrate+0x178>
    1dcc:	21 2f       	mov	r18, r17
	 * operation as it ensures that we never exceeed 2**32 at any point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    1dce:	11 23       	and	r17, r17
    1dd0:	0c f0       	brlt	.+2      	; 0x1dd4 <usart_set_baudrate+0xe0>
    1dd2:	4c c0       	rjmp	.+152    	; 0x1e6c <usart_set_baudrate+0x178>
		/*
		 * We are supposed to subtract 1, then apply BSCALE. We want to apply
		 * BSCALE first, so we need to turn everything inside the parenthesis
		 * into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1dd4:	d5 01       	movw	r26, r10
    1dd6:	c4 01       	movw	r24, r8
    1dd8:	88 0f       	add	r24, r24
    1dda:	99 1f       	adc	r25, r25
    1ddc:	aa 1f       	adc	r26, r26
    1dde:	bb 1f       	adc	r27, r27
    1de0:	88 0f       	add	r24, r24
    1de2:	99 1f       	adc	r25, r25
    1de4:	aa 1f       	adc	r26, r26
    1de6:	bb 1f       	adc	r27, r27
    1de8:	88 0f       	add	r24, r24
    1dea:	99 1f       	adc	r25, r25
    1dec:	aa 1f       	adc	r26, r26
    1dee:	bb 1f       	adc	r27, r27
    1df0:	48 1a       	sub	r4, r24
    1df2:	59 0a       	sbc	r5, r25
    1df4:	6a 0a       	sbc	r6, r26
    1df6:	7b 0a       	sbc	r7, r27
		 * If we end up with a left-shift after taking the final divide-by-8
		 * into account, do the shift before the divide. Otherwise, left-shift
		 * the denominator instead (effectively resulting in an overall right
		 * shift.)
		 */
		if (exp <= -3) {
    1df8:	1e 3f       	cpi	r17, 0xFE	; 254
    1dfa:	f4 f4       	brge	.+60     	; 0x1e38 <usart_set_baudrate+0x144>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1dfc:	6d ef       	ldi	r22, 0xFD	; 253
    1dfe:	7f ef       	ldi	r23, 0xFF	; 255
    1e00:	61 1b       	sub	r22, r17
    1e02:	71 09       	sbc	r23, r1
    1e04:	17 fd       	sbrc	r17, 7
    1e06:	73 95       	inc	r23
    1e08:	04 c0       	rjmp	.+8      	; 0x1e12 <usart_set_baudrate+0x11e>
    1e0a:	44 0c       	add	r4, r4
    1e0c:	55 1c       	adc	r5, r5
    1e0e:	66 1c       	adc	r6, r6
    1e10:	77 1c       	adc	r7, r7
    1e12:	6a 95       	dec	r22
    1e14:	d2 f7       	brpl	.-12     	; 0x1e0a <usart_set_baudrate+0x116>
    1e16:	d5 01       	movw	r26, r10
    1e18:	c4 01       	movw	r24, r8
    1e1a:	b6 95       	lsr	r27
    1e1c:	a7 95       	ror	r26
    1e1e:	97 95       	ror	r25
    1e20:	87 95       	ror	r24
    1e22:	bc 01       	movw	r22, r24
    1e24:	cd 01       	movw	r24, r26
    1e26:	64 0d       	add	r22, r4
    1e28:	75 1d       	adc	r23, r5
    1e2a:	86 1d       	adc	r24, r6
    1e2c:	97 1d       	adc	r25, r7
    1e2e:	a5 01       	movw	r20, r10
    1e30:	94 01       	movw	r18, r8
    1e32:	0e 94 a2 2b 	call	0x5744	; 0x5744 <__udivmodsi4>
    1e36:	36 c0       	rjmp	.+108    	; 0x1ea4 <usart_set_baudrate+0x1b0>
		} else {
			baud <<= exp + 3;
    1e38:	23 e0       	ldi	r18, 0x03	; 3
    1e3a:	21 0f       	add	r18, r17
    1e3c:	d5 01       	movw	r26, r10
    1e3e:	c4 01       	movw	r24, r8
    1e40:	04 c0       	rjmp	.+8      	; 0x1e4a <usart_set_baudrate+0x156>
    1e42:	88 0f       	add	r24, r24
    1e44:	99 1f       	adc	r25, r25
    1e46:	aa 1f       	adc	r26, r26
    1e48:	bb 1f       	adc	r27, r27
    1e4a:	2a 95       	dec	r18
    1e4c:	d2 f7       	brpl	.-12     	; 0x1e42 <usart_set_baudrate+0x14e>
    1e4e:	9c 01       	movw	r18, r24
    1e50:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
    1e52:	b6 95       	lsr	r27
    1e54:	a7 95       	ror	r26
    1e56:	97 95       	ror	r25
    1e58:	87 95       	ror	r24
    1e5a:	bc 01       	movw	r22, r24
    1e5c:	cd 01       	movw	r24, r26
    1e5e:	64 0d       	add	r22, r4
    1e60:	75 1d       	adc	r23, r5
    1e62:	86 1d       	adc	r24, r6
    1e64:	97 1d       	adc	r25, r7
    1e66:	0e 94 a2 2b 	call	0x5744	; 0x5744 <__udivmodsi4>
    1e6a:	1c c0       	rjmp	.+56     	; 0x1ea4 <usart_set_baudrate+0x1b0>
	} else {
		/*
		 * We will always do a right shift in this case, but we need to shift
		 * three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1e6c:	2d 5f       	subi	r18, 0xFD	; 253
    1e6e:	d5 01       	movw	r26, r10
    1e70:	c4 01       	movw	r24, r8
    1e72:	04 c0       	rjmp	.+8      	; 0x1e7c <usart_set_baudrate+0x188>
    1e74:	88 0f       	add	r24, r24
    1e76:	99 1f       	adc	r25, r25
    1e78:	aa 1f       	adc	r26, r26
    1e7a:	bb 1f       	adc	r27, r27
    1e7c:	2a 95       	dec	r18
    1e7e:	d2 f7       	brpl	.-12     	; 0x1e74 <usart_set_baudrate+0x180>
    1e80:	9c 01       	movw	r18, r24
    1e82:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
    1e84:	b6 95       	lsr	r27
    1e86:	a7 95       	ror	r26
    1e88:	97 95       	ror	r25
    1e8a:	87 95       	ror	r24
    1e8c:	bc 01       	movw	r22, r24
    1e8e:	cd 01       	movw	r24, r26
    1e90:	64 0d       	add	r22, r4
    1e92:	75 1d       	adc	r23, r5
    1e94:	86 1d       	adc	r24, r6
    1e96:	97 1d       	adc	r25, r7
    1e98:	0e 94 a2 2b 	call	0x5744	; 0x5744 <__udivmodsi4>
    1e9c:	21 50       	subi	r18, 0x01	; 1
    1e9e:	31 09       	sbc	r19, r1
    1ea0:	41 09       	sbc	r20, r1
    1ea2:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1ea4:	83 2f       	mov	r24, r19
    1ea6:	8f 70       	andi	r24, 0x0F	; 15
    1ea8:	12 95       	swap	r17
    1eaa:	10 7f       	andi	r17, 0xF0	; 240
    1eac:	18 2b       	or	r17, r24
    1eae:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    1eb0:	2e 83       	std	Y+6, r18	; 0x06

	return true;
    1eb2:	81 e0       	ldi	r24, 0x01	; 1
    1eb4:	18 c0       	rjmp	.+48     	; 0x1ee6 <usart_set_baudrate+0x1f2>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1eb6:	80 e0       	ldi	r24, 0x00	; 0
    1eb8:	16 c0       	rjmp	.+44     	; 0x1ee6 <usart_set_baudrate+0x1f2>
    1eba:	80 e0       	ldi	r24, 0x00	; 0
    1ebc:	14 c0       	rjmp	.+40     	; 0x1ee6 <usart_set_baudrate+0x1f2>
		/*
		 * We are supposed to subtract 1, then apply BSCALE. We want to apply
		 * BSCALE first, so we need to turn everything inside the parenthesis
		 * into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1ebe:	d5 01       	movw	r26, r10
    1ec0:	c4 01       	movw	r24, r8
    1ec2:	88 0f       	add	r24, r24
    1ec4:	99 1f       	adc	r25, r25
    1ec6:	aa 1f       	adc	r26, r26
    1ec8:	bb 1f       	adc	r27, r27
    1eca:	88 0f       	add	r24, r24
    1ecc:	99 1f       	adc	r25, r25
    1ece:	aa 1f       	adc	r26, r26
    1ed0:	bb 1f       	adc	r27, r27
    1ed2:	88 0f       	add	r24, r24
    1ed4:	99 1f       	adc	r25, r25
    1ed6:	aa 1f       	adc	r26, r26
    1ed8:	bb 1f       	adc	r27, r27
    1eda:	48 1a       	sub	r4, r24
    1edc:	59 0a       	sbc	r5, r25
    1ede:	6a 0a       	sbc	r6, r26
    1ee0:	7b 0a       	sbc	r7, r27
	 * Find the lowest possible exponent.
	 */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1ee2:	19 ef       	ldi	r17, 0xF9	; 249
    1ee4:	8b cf       	rjmp	.-234    	; 0x1dfc <usart_set_baudrate+0x108>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    1ee6:	df 91       	pop	r29
    1ee8:	cf 91       	pop	r28
    1eea:	1f 91       	pop	r17
    1eec:	0f 91       	pop	r16
    1eee:	ff 90       	pop	r15
    1ef0:	ef 90       	pop	r14
    1ef2:	df 90       	pop	r13
    1ef4:	cf 90       	pop	r12
    1ef6:	bf 90       	pop	r11
    1ef8:	af 90       	pop	r10
    1efa:	9f 90       	pop	r9
    1efc:	8f 90       	pop	r8
    1efe:	7f 90       	pop	r7
    1f00:	6f 90       	pop	r6
    1f02:	5f 90       	pop	r5
    1f04:	4f 90       	pop	r4
    1f06:	08 95       	ret

00001f08 <wdt_reset_mcu>:
uint8_t temp;
	/*
	 * WDT enabled (minimum timeout period for max. security)
	 */
	temp = WDT_PER_8CLK_gc | (1 << WDT_ENABLE_bp) | (1 << WDT_CEN_bp);
	ccp_write_io((void *)&WDT.CTRL, temp);
    1f08:	63 e0       	ldi	r22, 0x03	; 3
    1f0a:	80 e8       	ldi	r24, 0x80	; 128
    1f0c:	90 e0       	ldi	r25, 0x00	; 0
    1f0e:	0e 94 09 05 	call	0xa12	; 0xa12 <ccp_write_io>
/*! \brief Wait until WD settings are synchronized to the WD clock domain.
 *
 */
static inline void wdt_wait_while_busy(void)
{
	while ((WDT.STATUS & WDT_SYNCBUSY_bm) == WDT_SYNCBUSY_bm) {
    1f12:	e0 e8       	ldi	r30, 0x80	; 128
    1f14:	f0 e0       	ldi	r31, 0x00	; 0
    1f16:	82 81       	ldd	r24, Z+2	; 0x02
    1f18:	80 fd       	sbrc	r24, 0
    1f1a:	fd cf       	rjmp	.-6      	; 0x1f16 <wdt_reset_mcu+0xe>
	wdt_wait_while_busy();
	/*
	 * WDT enabled (maximum window period for max. security)
	 */
	temp = WDT_WPER_8KCLK_gc | (1 << WDT_WEN_bp) | (1 << WDT_WCEN_bp);
	ccp_write_io((void *)&WDT.WINCTRL, temp);
    1f1c:	6b e2       	ldi	r22, 0x2B	; 43
    1f1e:	81 e8       	ldi	r24, 0x81	; 129
    1f20:	90 e0       	ldi	r25, 0x00	; 0
    1f22:	0e 94 09 05 	call	0xa12	; 0xa12 <ccp_write_io>
    1f26:	e0 e8       	ldi	r30, 0x80	; 128
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	82 81       	ldd	r24, Z+2	; 0x02
    1f2c:	80 fd       	sbrc	r24, 0
    1f2e:	fd cf       	rjmp	.-6      	; 0x1f2a <wdt_reset_mcu+0x22>
	wdt_wait_while_busy();
	/*
	 * WDT Reset during window => WDT generates an Hard Reset.
	 */
	wdt_reset();
    1f30:	a8 95       	wdr
    1f32:	ff cf       	rjmp	.-2      	; 0x1f32 <wdt_reset_mcu+0x2a>

00001f34 <En_RC32M>:
//Motor_Param M0,M1,M2,M3;

void En_RC32M(void)
{
    // Start RC32M OSC
    OSC_CTRL |= OSC_RC32MEN_bm;
    1f34:	e0 e5       	ldi	r30, 0x50	; 80
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	80 81       	ld	r24, Z
    1f3a:	82 60       	ori	r24, 0x02	; 2
    1f3c:	80 83       	st	Z, r24
    while(!(OSC_STATUS & OSC_RC32MRDY_bm));
    1f3e:	e1 e5       	ldi	r30, 0x51	; 81
    1f40:	f0 e0       	ldi	r31, 0x00	; 0
    1f42:	80 81       	ld	r24, Z
    1f44:	81 ff       	sbrs	r24, 1
    1f46:	fd cf       	rjmp	.-6      	; 0x1f42 <En_RC32M+0xe>

    // Select the system clock source: 32 MHz Internal RC Osc.
    CCP = CCP_IOREG_gc;
    1f48:	88 ed       	ldi	r24, 0xD8	; 216
    1f4a:	84 bf       	out	0x34, r24	; 52
    CLK_CTRL = CLK_SCLKSEL_RC32M_gc;
    1f4c:	81 e0       	ldi	r24, 0x01	; 1
    1f4e:	80 93 40 00 	sts	0x0040, r24

    // Disable the unused oscillators: 2 MHz, internal 32 kHz, external clock/crystal oscillator, PLL
    OSC_CTRL &= ~(OSC_RC2MEN_bm | OSC_RC32KEN_bm | OSC_XOSCEN_bm | OSC_PLLEN_bm);
    1f52:	e0 e5       	ldi	r30, 0x50	; 80
    1f54:	f0 e0       	ldi	r31, 0x00	; 0
    1f56:	80 81       	ld	r24, Z
    1f58:	82 7e       	andi	r24, 0xE2	; 226
    1f5a:	80 83       	st	Z, r24
    1f5c:	08 95       	ret

00001f5e <PORT_init>:
};

void PORT_init(void)
{
	
	PORTB_DIRSET = KCK_Charge_PIN_bm;
    1f5e:	80 e4       	ldi	r24, 0x40	; 64
    1f60:	80 93 21 06 	sts	0x0621, r24
	PORTC_DIRSET = KCK_Chip_PIN_bm | KCK_DIR_PIN_bm | Buzzer_PIN_bm | PIN2_bm ;
    1f64:	87 e4       	ldi	r24, 0x47	; 71
    1f66:	80 93 41 06 	sts	0x0641, r24
	PORTC_PIN3CTRL=PORT_ISC_BOTHEDGES_gc;
    1f6a:	10 92 53 06 	sts	0x0653, r1
	PORTC_INTCTRL = PORT_INT0LVL_LO_gc;
    1f6e:	81 e0       	ldi	r24, 0x01	; 1
    1f70:	80 93 49 06 	sts	0x0649, r24
	PORTC_INT0MASK = PIN3_bm;
    1f74:	98 e0       	ldi	r25, 0x08	; 8
    1f76:	90 93 4a 06 	sts	0x064A, r25
	
	PORTD_DIRSET = Gyro_SCL_PIN_bm | LED_White_PIN_bm | LED_Red_PIN_bm | LED_Green_PIN_bm;  //SDA TWI tuye pin ctrl tanzimat mikhad?!
    1f7a:	2e e2       	ldi	r18, 0x2E	; 46
    1f7c:	20 93 61 06 	sts	0x0661, r18
	//PORTD_PIN2CTRL = PORT_ISC_RISING_gc;  PORTD_PIN3CTRL= PORT_ISC_RISING_gc;  //KCK Sens1 , 2
	//PORTD_INTCTRL = PORT_INT0LVL_LO_gc;
	//PORTD_INT0MASK = KCK_Sens1_PIN_bm | KCK_Sens2_PIN_bm;
		
	
	PORTE_DIRSET = NRF24L01_L_CE_LINE | NRF24L01_L_CS_LINE | NRF24L01_L_MOSI_LINE | NRF24L01_L_SCK_LINE | PIN3_bm; // wireless module & programmer data & usart test
    1f80:	2a eb       	ldi	r18, 0xBA	; 186
    1f82:	20 93 81 06 	sts	0x0681, r18
	PORTE_PIN0CTRL |= PORT_ISC_FALLING_gc;
    1f86:	e0 e9       	ldi	r30, 0x90	; 144
    1f88:	f6 e0       	ldi	r31, 0x06	; 6
    1f8a:	20 81       	ld	r18, Z
    1f8c:	22 60       	ori	r18, 0x02	; 2
    1f8e:	20 83       	st	Z, r18
	PORTE_INTCTRL |= PORT_INT0LVL_LO_gc;
    1f90:	e9 e8       	ldi	r30, 0x89	; 137
    1f92:	f6 e0       	ldi	r31, 0x06	; 6
    1f94:	20 81       	ld	r18, Z
    1f96:	21 60       	ori	r18, 0x01	; 1
    1f98:	20 83       	st	Z, r18
	PORTE_INT0MASK |= PIN0_bm;
    1f9a:	ea e8       	ldi	r30, 0x8A	; 138
    1f9c:	f6 e0       	ldi	r31, 0x06	; 6
    1f9e:	20 81       	ld	r18, Z
    1fa0:	21 60       	ori	r18, 0x01	; 1
    1fa2:	20 83       	st	Z, r18
	//PORTF_PIN4CTRL = PORT_ISC_BOTHEDGES_gc;
	//PORTF_PIN5CTRL = PORT_ISC_BOTHEDGES_gc;
	//PORTF_PIN6CTRL = PORT_ISC_BOTHEDGES_gc;
	//PORTF_INTCTRL |= PORT_INT0LVL_LO_gc;
	//PORTF_INT0MASK = Menu_Cancel_PIN_bm | Menu_PIN3_bm | Menu_PIN2_bm | Menu_PIN1_bm | Menu_PIN0_bm;
	PORTF_INT0MASK = Menu_Cancel_PIN_bm;
    1fa4:	20 e1       	ldi	r18, 0x10	; 16
    1fa6:	20 93 aa 06 	sts	0x06AA, r18
   
   PORTF_DIRSET = PIN3_bm;
    1faa:	90 93 a1 06 	sts	0x06A1, r25
   PORTF_OUTSET = PIN3_bm;
    1fae:	90 93 a5 06 	sts	0x06A5, r25
   
   PORTK_DIR = 0xFF;//SegL
    1fb2:	2f ef       	ldi	r18, 0xFF	; 255
    1fb4:	20 93 20 07 	sts	0x0720, r18
   PORTJ_DIR = 0xFF;//SegR
    1fb8:	20 93 00 07 	sts	0x0700, r18
   
   PORTK_PIN0CTRL = PORT_ISC_RISING_gc;
    1fbc:	80 93 30 07 	sts	0x0730, r24
   PORTK_INTCTRL = PORT_INT0LVL_LO_gc;
    1fc0:	80 93 29 07 	sts	0x0729, r24
   PORTK_INT0MASK = Menu_Set_PIN_bm;
    1fc4:	20 e8       	ldi	r18, 0x80	; 128
    1fc6:	20 93 2a 07 	sts	0x072A, r18
   
   PORTQ_PIN0CTRL = PORT_ISC_BOTHEDGES_gc;
    1fca:	10 92 d0 07 	sts	0x07D0, r1
   PORTQ_PIN3CTRL = PORT_ISC_BOTHEDGES_gc;
    1fce:	10 92 d3 07 	sts	0x07D3, r1
   PORTQ_INTCTRL  = PORT_INT0LVL_LO_gc|PORT_INT1LVL_LO_gc;
    1fd2:	25 e0       	ldi	r18, 0x05	; 5
    1fd4:	20 93 c9 07 	sts	0x07C9, r18
   PORTQ_INT0MASK = PIN0_bm;
    1fd8:	80 93 ca 07 	sts	0x07CA, r24
   PORTQ_INT1MASK = PIN3_bm;
    1fdc:	90 93 cb 07 	sts	0x07CB, r25
   
   PORTH_PIN5CTRL = PORT_ISC_RISING_gc;
    1fe0:	80 93 f5 06 	sts	0x06F5, r24
   PORTH_INTCTRL  = PORT_INT0LVL_LO_gc;
    1fe4:	80 93 e9 06 	sts	0x06E9, r24
   PORTH_INT0MASK = PIN5_bm;
    1fe8:	80 e2       	ldi	r24, 0x20	; 32
    1fea:	80 93 ea 06 	sts	0x06EA, r24
    1fee:	08 95       	ret

00001ff0 <TimerC0_init>:
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    1ff0:	e0 e0       	ldi	r30, 0x00	; 0
    1ff2:	f8 e0       	ldi	r31, 0x08	; 8
    1ff4:	80 81       	ld	r24, Z
 * \note Configuring the clock starts alos the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    1ff6:	80 7f       	andi	r24, 0xF0	; 240
    1ff8:	86 60       	ori	r24, 0x06	; 6
    1ffa:	80 83       	st	Z, r24
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    1ffc:	81 81       	ldd	r24, Z+1	; 0x01
    1ffe:	88 7f       	andi	r24, 0xF8	; 248
    2000:	83 60       	ori	r24, 0x03	; 3
    2002:	81 83       	std	Z+1, r24	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    2004:	8f ef       	ldi	r24, 0xFF	; 255
    2006:	90 e0       	ldi	r25, 0x00	; 0
    2008:	86 a3       	std	Z+38, r24	; 0x26
    200a:	97 a3       	std	Z+39, r25	; 0x27
 * \param dir Timer direction :
 */
static inline void tc_set_direction(volatile void *tc, enum tc_dir_t dir)
{
	if (dir == TC_UP) {
		((TC0_t *)tc)->CTRLFCLR |= ~TC0_DIR_bm;
    200c:	80 85       	ldd	r24, Z+8	; 0x08
    200e:	8e 6f       	ori	r24, 0xFE	; 254
    2010:	80 87       	std	Z+8, r24	; 0x08
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
		((TC0_t *)tc)->CTRLB |= enablemask;
    2012:	81 81       	ldd	r24, Z+1	; 0x01
    2014:	80 61       	ori	r24, 0x10	; 16
    2016:	81 83       	std	Z+1, r24	; 0x01
    2018:	81 81       	ldd	r24, Z+1	; 0x01
    201a:	80 62       	ori	r24, 0x20	; 32
    201c:	81 83       	std	Z+1, r24	; 0x01
	tc_set_wgm(&TCC0,TC_WG_SS);
	tc_write_period(&TCC0,0x00FF);
	tc_set_direction(&TCC0,TC_UP);
	tc_enable_cc_channels(&TCC0,TC_CCAEN);
	tc_enable_cc_channels(&TCC0,TC_CCBEN);
	tc_enable(&TCC0);
    201e:	80 e0       	ldi	r24, 0x00	; 0
    2020:	98 e0       	ldi	r25, 0x08	; 8
    2022:	d7 cd       	rjmp	.-1106   	; 0x1bd2 <tc_enable>
    2024:	08 95       	ret

00002026 <TimerD0_init>:
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    2026:	e0 e0       	ldi	r30, 0x00	; 0
    2028:	f9 e0       	ldi	r31, 0x09	; 9
    202a:	80 81       	ld	r24, Z
 * \note Configuring the clock starts alos the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    202c:	80 7f       	andi	r24, 0xF0	; 240
    202e:	86 60       	ori	r24, 0x06	; 6
    2030:	80 83       	st	Z, r24
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    2032:	81 81       	ldd	r24, Z+1	; 0x01
    2034:	88 7f       	andi	r24, 0xF8	; 248
    2036:	81 83       	std	Z+1, r24	; 0x01
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
    2038:	86 81       	ldd	r24, Z+6	; 0x06
    203a:	8c 7f       	andi	r24, 0xFC	; 252
    203c:	86 83       	std	Z+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
    203e:	86 81       	ldd	r24, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
    2040:	82 60       	ori	r24, 0x02	; 2
    2042:	86 83       	std	Z+6, r24	; 0x06
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    2044:	8d e7       	ldi	r24, 0x7D	; 125
    2046:	90 e0       	ldi	r25, 0x00	; 0
    2048:	86 a3       	std	Z+38, r24	; 0x26
    204a:	97 a3       	std	Z+39, r25	; 0x27
 * \param dir Timer direction :
 */
static inline void tc_set_direction(volatile void *tc, enum tc_dir_t dir)
{
	if (dir == TC_UP) {
		((TC0_t *)tc)->CTRLFCLR |= ~TC0_DIR_bm;
    204c:	80 85       	ldd	r24, Z+8	; 0x08
    204e:	8e 6f       	ori	r24, 0xFE	; 254
    2050:	80 87       	std	Z+8, r24	; 0x08
	tc_write_clock_source(&TCD0,TC_CLKSEL_DIV256_gc);
	tc_set_wgm(&TCD0,TC_WG_NORMAL);
	tc_set_overflow_interrupt_level(&TCD0,TC_INT_LVL_MED);
	tc_write_period(&TCD0,TIMERD0_PER);
	tc_set_direction(&TCD0,TC_UP);
	tc_enable(&TCD0);
    2052:	80 e0       	ldi	r24, 0x00	; 0
    2054:	99 e0       	ldi	r25, 0x09	; 9
    2056:	bd cd       	rjmp	.-1158   	; 0x1bd2 <tc_enable>
    2058:	08 95       	ret

0000205a <SPI_Init>:
};

void SPI_Init(void)
{
    205a:	0f 93       	push	r16
    205c:	1f 93       	push	r17
	 spi_xmega_set_baud_div(&NRF24L01_L_SPI,8000000UL,F_CPU);
    205e:	00 e0       	ldi	r16, 0x00	; 0
    2060:	18 e4       	ldi	r17, 0x48	; 72
    2062:	28 ee       	ldi	r18, 0xE8	; 232
    2064:	31 e0       	ldi	r19, 0x01	; 1
    2066:	40 e0       	ldi	r20, 0x00	; 0
    2068:	52 e1       	ldi	r21, 0x12	; 18
    206a:	6a e7       	ldi	r22, 0x7A	; 122
    206c:	70 e0       	ldi	r23, 0x00	; 0
    206e:	80 ec       	ldi	r24, 0xC0	; 192
    2070:	9a e0       	ldi	r25, 0x0A	; 10
    2072:	0e 94 19 05 	call	0xa32	; 0xa32 <spi_xmega_set_baud_div>
 *
 * \warning This may cause data loss if used on a slave SPI.
 */
static inline void spi_enable_master_mode(SPI_t *spi)
{
	spi->CTRL |= SPI_MASTER_bm;
    2076:	e0 ec       	ldi	r30, 0xC0	; 192
    2078:	fa e0       	ldi	r31, 0x0A	; 10
    207a:	80 81       	ld	r24, Z
    207c:	80 61       	ori	r24, 0x10	; 16
    207e:	80 83       	st	Z, r24
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_enable(SPI_t *spi)
{
	spi->CTRL |= SPI_ENABLE_bm;
    2080:	80 81       	ld	r24, Z
    2082:	80 64       	ori	r24, 0x40	; 64
    2084:	80 83       	st	Z, r24
	 spi_enable_master_mode(&NRF24L01_L_SPI);
	 spi_enable(&NRF24L01_L_SPI);
}
    2086:	1f 91       	pop	r17
    2088:	0f 91       	pop	r16
    208a:	08 95       	ret

0000208c <USARTE0_init>:

#define USARTE0_conf USARTE0
#define USARTE0_BUADRATE 9600
void USARTE0_init(void)
{
    208c:	0f 93       	push	r16
    208e:	1f 93       	push	r17
    2090:	cf 93       	push	r28
    2092:	df 93       	push	r29
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    2094:	c0 ea       	ldi	r28, 0xA0	; 160
    2096:	da e0       	ldi	r29, 0x0A	; 10
    2098:	8d 81       	ldd	r24, Y+5	; 0x05
    209a:	8f 73       	andi	r24, 0x3F	; 63
    209c:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    209e:	83 e0       	ldi	r24, 0x03	; 3
    20a0:	8d 83       	std	Y+5, r24	; 0x05
 * \param level Interrupt level of the RXD interrupt.
 */
static inline void usart_set_rx_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_RXCINTLVL_gm) |
    20a2:	8b 81       	ldd	r24, Y+3	; 0x03
    20a4:	8f 7c       	andi	r24, 0xCF	; 207
    20a6:	80 62       	ori	r24, 0x20	; 32
    20a8:	8b 83       	std	Y+3, r24	; 0x03
	usart_set_mode(&USARTE0_conf,USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(&USARTE0_conf,USART_CHSIZE_8BIT_gc,USART_PMODE_DISABLED_gc,false);
	usart_set_rx_interrupt_level(&USARTE0_conf,USART_INT_LVL_MED);
	//usart_set_dre_interrupt_level(&USARTE0_conf,USART_INT_LVL_LO);
	usart_set_baudrate(&USARTE0_conf,USARTE0_BUADRATE,F_CPU);
    20aa:	00 e0       	ldi	r16, 0x00	; 0
    20ac:	18 e4       	ldi	r17, 0x48	; 72
    20ae:	28 ee       	ldi	r18, 0xE8	; 232
    20b0:	31 e0       	ldi	r19, 0x01	; 1
    20b2:	40 e8       	ldi	r20, 0x80	; 128
    20b4:	55 e2       	ldi	r21, 0x25	; 37
    20b6:	60 e0       	ldi	r22, 0x00	; 0
    20b8:	70 e0       	ldi	r23, 0x00	; 0
    20ba:	80 ea       	ldi	r24, 0xA0	; 160
    20bc:	9a e0       	ldi	r25, 0x0A	; 10
    20be:	1a de       	rcall	.-972    	; 0x1cf4 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    20c0:	8c 81       	ldd	r24, Y+4	; 0x04
    20c2:	88 60       	ori	r24, 0x08	; 8
    20c4:	8c 83       	std	Y+4, r24	; 0x04
	usart_tx_enable(&USARTE0_conf);
	//usart_rx_enable(&USARTE0_conf);
}
    20c6:	df 91       	pop	r29
    20c8:	cf 91       	pop	r28
    20ca:	1f 91       	pop	r17
    20cc:	0f 91       	pop	r16
    20ce:	08 95       	ret

000020d0 <USARTF0_init>:


#define USARTF0_conf USARTF0
#define USARTF0_BUADRATE 9600
void USARTF0_init(void)
{
    20d0:	0f 93       	push	r16
    20d2:	1f 93       	push	r17
    20d4:	cf 93       	push	r28
    20d6:	df 93       	push	r29
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    20d8:	c0 ea       	ldi	r28, 0xA0	; 160
    20da:	db e0       	ldi	r29, 0x0B	; 11
    20dc:	8d 81       	ldd	r24, Y+5	; 0x05
    20de:	8f 73       	andi	r24, 0x3F	; 63
    20e0:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    20e2:	83 e0       	ldi	r24, 0x03	; 3
    20e4:	8d 83       	std	Y+5, r24	; 0x05
 * \param level Interrupt level of the RXD interrupt.
 */
static inline void usart_set_rx_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_RXCINTLVL_gm) |
    20e6:	8b 81       	ldd	r24, Y+3	; 0x03
    20e8:	8f 7c       	andi	r24, 0xCF	; 207
    20ea:	80 62       	ori	r24, 0x20	; 32
    20ec:	8b 83       	std	Y+3, r24	; 0x03
	usart_set_mode(&USARTF0_conf,USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(&USARTF0_conf,USART_CHSIZE_8BIT_gc,USART_PMODE_DISABLED_gc,false);
	usart_set_rx_interrupt_level(&USARTF0_conf,USART_INT_LVL_MED);
	//usart_set_dre_interrupt_level(&USARTF0_conf,USART_INT_LVL_LO);
	usart_set_baudrate(&USARTF0_conf,USARTF0_BUADRATE,F_CPU);
    20ee:	00 e0       	ldi	r16, 0x00	; 0
    20f0:	18 e4       	ldi	r17, 0x48	; 72
    20f2:	28 ee       	ldi	r18, 0xE8	; 232
    20f4:	31 e0       	ldi	r19, 0x01	; 1
    20f6:	40 e8       	ldi	r20, 0x80	; 128
    20f8:	55 e2       	ldi	r21, 0x25	; 37
    20fa:	60 e0       	ldi	r22, 0x00	; 0
    20fc:	70 e0       	ldi	r23, 0x00	; 0
    20fe:	80 ea       	ldi	r24, 0xA0	; 160
    2100:	9b e0       	ldi	r25, 0x0B	; 11
    2102:	f8 dd       	rcall	.-1040   	; 0x1cf4 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    2104:	8c 81       	ldd	r24, Y+4	; 0x04
    2106:	88 60       	ori	r24, 0x08	; 8
    2108:	8c 83       	std	Y+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    210a:	8c 81       	ldd	r24, Y+4	; 0x04
    210c:	80 61       	ori	r24, 0x10	; 16
    210e:	8c 83       	std	Y+4, r24	; 0x04
	usart_tx_enable(&USARTF0_conf);
	usart_rx_enable(&USARTF0_conf);
}
    2110:	df 91       	pop	r29
    2112:	cf 91       	pop	r28
    2114:	1f 91       	pop	r17
    2116:	0f 91       	pop	r16
    2118:	08 95       	ret

0000211a <USARTF1_init>:

#define USARTF1_conf USARTF1
#define USARTF1_BUADRATE 9600
void USARTF1_init(void)
{
    211a:	0f 93       	push	r16
    211c:	1f 93       	push	r17
    211e:	cf 93       	push	r28
    2120:	df 93       	push	r29
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    2122:	c0 eb       	ldi	r28, 0xB0	; 176
    2124:	db e0       	ldi	r29, 0x0B	; 11
    2126:	8d 81       	ldd	r24, Y+5	; 0x05
    2128:	8f 73       	andi	r24, 0x3F	; 63
    212a:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    212c:	83 e0       	ldi	r24, 0x03	; 3
    212e:	8d 83       	std	Y+5, r24	; 0x05
	usart_set_mode(&USARTF1_conf,USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(&USARTF1_conf,USART_CHSIZE_8BIT_gc,USART_PMODE_DISABLED_gc,false);
	//usart_set_rx_interrupt_level(&USARTF1_conf,USART_INT_LVL_MED);
	//usart_set_dre_interrupt_level(&USARTF1_conf,USART_INT_LVL_LO);
	usart_set_baudrate(&USARTF1_conf,USARTF1_BUADRATE,F_CPU);
    2130:	00 e0       	ldi	r16, 0x00	; 0
    2132:	18 e4       	ldi	r17, 0x48	; 72
    2134:	28 ee       	ldi	r18, 0xE8	; 232
    2136:	31 e0       	ldi	r19, 0x01	; 1
    2138:	40 e8       	ldi	r20, 0x80	; 128
    213a:	55 e2       	ldi	r21, 0x25	; 37
    213c:	60 e0       	ldi	r22, 0x00	; 0
    213e:	70 e0       	ldi	r23, 0x00	; 0
    2140:	80 eb       	ldi	r24, 0xB0	; 176
    2142:	9b e0       	ldi	r25, 0x0B	; 11
    2144:	d7 dd       	rcall	.-1106   	; 0x1cf4 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    2146:	8c 81       	ldd	r24, Y+4	; 0x04
    2148:	88 60       	ori	r24, 0x08	; 8
    214a:	8c 83       	std	Y+4, r24	; 0x04
	usart_tx_enable(&USARTF1_conf);
	//usart_rx_enable(&USARTF1_conf);
}
    214c:	df 91       	pop	r29
    214e:	cf 91       	pop	r28
    2150:	1f 91       	pop	r17
    2152:	0f 91       	pop	r16
    2154:	08 95       	ret

00002156 <ADCA_init>:

//KCK_CAP_VFB   -----> B7
#define CONFIG_ADC_INTLVL ADC_CH_INTLVL_LO_gc
void ADCA_init(void)
{
    2156:	cf 93       	push	r28
    2158:	df 93       	push	r29
    215a:	cd b7       	in	r28, 0x3d	; 61
    215c:	de b7       	in	r29, 0x3e	; 62
    215e:	2a 97       	sbiw	r28, 0x0a	; 10
    2160:	cd bf       	out	0x3d, r28	; 61
    2162:	de bf       	out	0x3e, r29	; 62
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    2164:	61 e2       	ldi	r22, 0x21	; 33
    2166:	70 e0       	ldi	r23, 0x00	; 0
    2168:	82 e0       	ldi	r24, 0x02	; 2
    216a:	0e 94 0f 05 	call	0xa1e	; 0xa1e <nvm_read_byte>
    216e:	60 e2       	ldi	r22, 0x20	; 32
    2170:	70 e0       	ldi	r23, 0x00	; 0
    2172:	82 e0       	ldi	r24, 0x02	; 2
    2174:	0e 94 0f 05 	call	0xa1e	; 0xa1e <nvm_read_byte>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	// Preserve all but conversion and resolution config.
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    2178:	8a 81       	ldd	r24, Y+2	; 0x02
    217a:	89 7e       	andi	r24, 0xE9	; 233
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    217c:	9b 81       	ldd	r25, Y+3	; 0x03
    217e:	9f 7c       	andi	r25, 0xCF	; 207
	conf->refctrl |= ref;
    2180:	90 62       	ori	r25, 0x20	; 32
    2182:	9b 83       	std	Y+3, r25	; 0x03
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
    2184:	92 e0       	ldi	r25, 0x02	; 2
    2186:	9d 83       	std	Y+5, r25	; 0x05
				(nr_of_ch << ADC_EVACT_gp);
		break;

#if XMEGA_A || XMEGA_AU
	case ADC_TRIG_FREERUN_SWEEP:
		conf->ctrlb |= ADC_FREERUN_bm;
    2188:	88 60       	ori	r24, 0x08	; 8
    218a:	8a 83       	std	Y+2, r24	; 0x02
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
    218c:	1c 82       	std	Y+4, r1	; 0x04
    adc_get_calibration_data(ADC_CAL_ADCA);
    adc_set_conversion_parameters(&adca_conf,ADC_SIGN_OFF,ADC_RES_12,ADC_REF_AREFA);
    adc_set_clock_rate(&adca_conf,125000UL);
    adc_set_conversion_trigger(&adca_conf,ADC_TRIG_FREERUN_SWEEP,1,0);
   // adc_set_config_compare_value(adcb_conf,KCK_MAX_CHARGE_AMP);
    adc_write_configuration(&ADCA,&adca_conf);
    218e:	be 01       	movw	r22, r28
    2190:	6f 5f       	subi	r22, 0xFF	; 255
    2192:	7f 4f       	sbci	r23, 0xFF	; 255
    2194:	80 e0       	ldi	r24, 0x00	; 0
    2196:	92 e0       	ldi	r25, 0x02	; 2
    2198:	0e 94 57 04 	call	0x8ae	; 0x8ae <adc_write_configuration>
    //
    ///* Configure ADC channel 0:
    //* - Input: ADCB4
    //* - interrupts disable
    //*/
    adcch_read_configuration(&ADCA,1, &adca_ch_conf);
    219c:	ae 01       	movw	r20, r28
    219e:	48 5f       	subi	r20, 0xF8	; 248
    21a0:	5f 4f       	sbci	r21, 0xFF	; 255
    21a2:	61 e0       	ldi	r22, 0x01	; 1
    21a4:	80 e0       	ldi	r24, 0x00	; 0
    21a6:	92 e0       	ldi	r25, 0x02	; 2
    21a8:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <adcch_read_configuration>

	// Configure for single-ended measurement.
	if (neg == ADCCH_NEG_NONE) {
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    21ac:	81 e0       	ldi	r24, 0x01	; 1
    21ae:	88 87       	std	Y+8, r24	; 0x08
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    21b0:	88 e1       	ldi	r24, 0x18	; 24
    21b2:	89 87       	std	Y+9, r24	; 0x09
    adcch_set_input(&adca_ch_conf,ADCCH_POS_PIN3,ADCCH_NEG_NONE,ADC_CH_GAIN_1X_gc);
    adcch_write_configuration(&ADCA,1,&adca_ch_conf);
    21b4:	ae 01       	movw	r20, r28
    21b6:	48 5f       	subi	r20, 0xF8	; 248
    21b8:	5f 4f       	sbci	r21, 0xFF	; 255
    21ba:	61 e0       	ldi	r22, 0x01	; 1
    21bc:	80 e0       	ldi	r24, 0x00	; 0
    21be:	92 e0       	ldi	r25, 0x02	; 2
    21c0:	0e 94 a8 04 	call	0x950	; 0x950 <adcch_write_configuration>
    //adcch_set_input(&adcb_ch_conf,ADCCH_POS_PIN7,ADCCH_NEG_NONE,ADC_CH_GAIN_1X_gc);
    //adcch_set_interrupt_mode(&adcb_ch_conf,ADCCH_MODE_ABOVE);
    //adcch_enable_interrupt(&adcb_ch_conf);
    //adcch_write_configuration(&ADCB,3,&adcb_ch_conf);
    //
    adc_enable(&ADCA);
    21c4:	80 e0       	ldi	r24, 0x00	; 0
    21c6:	92 e0       	ldi	r25, 0x02	; 2
    21c8:	0e 94 40 04 	call	0x880	; 0x880 <adc_enable>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    21cc:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    21ce:	f8 94       	cli
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
    21d0:	e0 e0       	ldi	r30, 0x00	; 0
    21d2:	f2 e0       	ldi	r31, 0x02	; 2
    21d4:	90 81       	ld	r25, Z
    21d6:	94 60       	ori	r25, 0x04	; 4
    21d8:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    21da:	8f bf       	out	0x3f, r24	; 63
    adc_start_conversion(&ADCA,ADC_CH0);
    //adc_start_conversion(&ADCB,ADC_CH1);
    //adc_start_conversion(&ADCB,ADC_CH2);
    ////adc_start_conversion(&ADCB,ADC_CH3);
}
    21dc:	2a 96       	adiw	r28, 0x0a	; 10
    21de:	cd bf       	out	0x3d, r28	; 61
    21e0:	de bf       	out	0x3e, r29	; 62
    21e2:	df 91       	pop	r29
    21e4:	cf 91       	pop	r28
    21e6:	08 95       	ret

000021e8 <__vector_43>:
        break;
    };

}
void get_MS(char rx)
{
    21e8:	1f 92       	push	r1
    21ea:	0f 92       	push	r0
    21ec:	0f b6       	in	r0, 0x3f	; 63
    21ee:	0f 92       	push	r0
    21f0:	11 24       	eor	r1, r1
    21f2:	08 b6       	in	r0, 0x38	; 56
    21f4:	0f 92       	push	r0
    21f6:	18 be       	out	0x38, r1	; 56
    21f8:	09 b6       	in	r0, 0x39	; 57
    21fa:	0f 92       	push	r0
    21fc:	19 be       	out	0x39, r1	; 57
    21fe:	0a b6       	in	r0, 0x3a	; 58
    2200:	0f 92       	push	r0
    2202:	1a be       	out	0x3a, r1	; 58
    2204:	0b b6       	in	r0, 0x3b	; 59
    2206:	0f 92       	push	r0
    2208:	1b be       	out	0x3b, r1	; 59
    220a:	2f 92       	push	r2
    220c:	3f 92       	push	r3
    220e:	4f 92       	push	r4
    2210:	5f 92       	push	r5
    2212:	7f 92       	push	r7
    2214:	8f 92       	push	r8
    2216:	9f 92       	push	r9
    2218:	af 92       	push	r10
    221a:	bf 92       	push	r11
    221c:	cf 92       	push	r12
    221e:	df 92       	push	r13
    2220:	ef 92       	push	r14
    2222:	ff 92       	push	r15
    2224:	0f 93       	push	r16
    2226:	1f 93       	push	r17
    2228:	2f 93       	push	r18
    222a:	3f 93       	push	r19
    222c:	4f 93       	push	r20
    222e:	5f 93       	push	r21
    2230:	6f 93       	push	r22
    2232:	7f 93       	push	r23
    2234:	8f 93       	push	r24
    2236:	9f 93       	push	r25
    2238:	af 93       	push	r26
    223a:	bf 93       	push	r27
    223c:	ef 93       	push	r30
    223e:	ff 93       	push	r31
    2240:	cf 93       	push	r28
    2242:	df 93       	push	r29
    2244:	cd b7       	in	r28, 0x3d	; 61
    2246:	de b7       	in	r29, 0x3e	; 62
    2248:	c4 55       	subi	r28, 0x54	; 84
    224a:	d1 09       	sbc	r29, r1
    224c:	cd bf       	out	0x3d, r28	; 61
    224e:	de bf       	out	0x3e, r29	; 62
    2250:	60 e7       	ldi	r22, 0x70	; 112
    2252:	87 e2       	ldi	r24, 0x27	; 39
    2254:	0e 94 96 2a 	call	0x552c	; 0x552c <NRF24L01_L_WriteReg>
    2258:	78 2e       	mov	r7, r24
    225a:	86 ff       	sbrs	r24, 6
    225c:	f6 c3       	rjmp	.+2028   	; 0x2a4a <__vector_43+0x862>
    225e:	88 e0       	ldi	r24, 0x08	; 8
    2260:	e0 e6       	ldi	r30, 0x60	; 96
    2262:	f6 e0       	ldi	r31, 0x06	; 6
    2264:	87 83       	std	Z+7, r24	; 0x07
    2266:	60 e2       	ldi	r22, 0x20	; 32
    2268:	70 e0       	ldi	r23, 0x00	; 0
    226a:	85 e5       	ldi	r24, 0x55	; 85
    226c:	93 e2       	ldi	r25, 0x23	; 35
    226e:	0e 94 eb 2a 	call	0x55d6	; 0x55d6 <NRF24L01_L_Read_RX_Buf>
    2272:	0f 2e       	mov	r0, r31
    2274:	f5 e5       	ldi	r31, 0x55	; 85
    2276:	8f 2e       	mov	r8, r31
    2278:	f3 e2       	ldi	r31, 0x23	; 35
    227a:	9f 2e       	mov	r9, r31
    227c:	f0 2d       	mov	r31, r0
    227e:	d4 01       	movw	r26, r8
    2280:	6d 91       	ld	r22, X+
    2282:	4d 01       	movw	r8, r26
    2284:	80 ea       	ldi	r24, 0xA0	; 160
    2286:	9a e0       	ldi	r25, 0x0A	; 10
    2288:	2d dd       	rcall	.-1446   	; 0x1ce4 <usart_putchar>
    228a:	b5 e7       	ldi	r27, 0x75	; 117
    228c:	8b 16       	cp	r8, r27
    228e:	b3 e2       	ldi	r27, 0x23	; 35
    2290:	9b 06       	cpc	r9, r27
    2292:	a9 f7       	brne	.-22     	; 0x227e <__vector_43+0x96>
    2294:	40 91 55 23 	lds	r20, 0x2355
    2298:	e8 e0       	ldi	r30, 0x08	; 8
    229a:	f6 e0       	ldi	r31, 0x06	; 6
    229c:	70 81       	ld	r23, Z
    229e:	60 81       	ld	r22, Z
    22a0:	20 81       	ld	r18, Z
    22a2:	50 81       	ld	r21, Z
    22a4:	84 2f       	mov	r24, r20
    22a6:	90 e0       	ldi	r25, 0x00	; 0
    22a8:	22 1f       	adc	r18, r18
    22aa:	22 27       	eor	r18, r18
    22ac:	22 1f       	adc	r18, r18
    22ae:	30 e0       	ldi	r19, 0x00	; 0
    22b0:	22 0f       	add	r18, r18
    22b2:	33 1f       	adc	r19, r19
    22b4:	22 0f       	add	r18, r18
    22b6:	33 1f       	adc	r19, r19
    22b8:	76 fb       	bst	r23, 6
    22ba:	cc 24       	eor	r12, r12
    22bc:	c0 f8       	bld	r12, 0
    22be:	d1 2c       	mov	r13, r1
    22c0:	c2 2a       	or	r12, r18
    22c2:	d3 2a       	or	r13, r19
    22c4:	64 fb       	bst	r22, 4
    22c6:	ee 24       	eor	r14, r14
    22c8:	e0 f8       	bld	r14, 0
    22ca:	f1 2c       	mov	r15, r1
    22cc:	ee 0c       	add	r14, r14
    22ce:	ff 1c       	adc	r15, r15
    22d0:	ce 28       	or	r12, r14
    22d2:	df 28       	or	r13, r15
    22d4:	55 fb       	bst	r21, 5
    22d6:	00 27       	eor	r16, r16
    22d8:	00 f9       	bld	r16, 0
    22da:	10 e0       	ldi	r17, 0x00	; 0
    22dc:	98 01       	movw	r18, r16
    22de:	22 0f       	add	r18, r18
    22e0:	33 1f       	adc	r19, r19
    22e2:	22 0f       	add	r18, r18
    22e4:	33 1f       	adc	r19, r19
    22e6:	22 0f       	add	r18, r18
    22e8:	33 1f       	adc	r19, r19
    22ea:	86 01       	movw	r16, r12
    22ec:	02 2b       	or	r16, r18
    22ee:	13 2b       	or	r17, r19
    22f0:	80 17       	cp	r24, r16
    22f2:	91 07       	cpc	r25, r17
    22f4:	09 f0       	breq	.+2      	; 0x22f8 <__vector_43+0x110>
    22f6:	a9 c3       	rjmp	.+1874   	; 0x2a4a <__vector_43+0x862>
    22f8:	10 92 b7 20 	sts	0x20B7, r1
    22fc:	10 92 b8 20 	sts	0x20B8, r1
    2300:	50 81       	ld	r21, Z
    2302:	30 81       	ld	r19, Z
    2304:	80 81       	ld	r24, Z
    2306:	20 81       	ld	r18, Z
    2308:	88 1f       	adc	r24, r24
    230a:	88 27       	eor	r24, r24
    230c:	88 1f       	adc	r24, r24
    230e:	90 e0       	ldi	r25, 0x00	; 0
    2310:	88 0f       	add	r24, r24
    2312:	99 1f       	adc	r25, r25
    2314:	88 0f       	add	r24, r24
    2316:	99 1f       	adc	r25, r25
    2318:	56 fb       	bst	r21, 6
    231a:	aa 24       	eor	r10, r10
    231c:	a0 f8       	bld	r10, 0
    231e:	b1 2c       	mov	r11, r1
    2320:	a8 2a       	or	r10, r24
    2322:	b9 2a       	or	r11, r25
    2324:	32 95       	swap	r19
    2326:	31 70       	andi	r19, 0x01	; 1
    2328:	39 83       	std	Y+1, r19	; 0x01
    232a:	1a 82       	std	Y+2, r1	; 0x02
    232c:	89 81       	ldd	r24, Y+1	; 0x01
    232e:	9a 81       	ldd	r25, Y+2	; 0x02
    2330:	88 0f       	add	r24, r24
    2332:	99 1f       	adc	r25, r25
    2334:	a8 2a       	or	r10, r24
    2336:	b9 2a       	or	r11, r25
    2338:	25 fb       	bst	r18, 5
    233a:	44 24       	eor	r4, r4
    233c:	40 f8       	bld	r4, 0
    233e:	51 2c       	mov	r5, r1
    2340:	c2 01       	movw	r24, r4
    2342:	88 0f       	add	r24, r24
    2344:	99 1f       	adc	r25, r25
    2346:	88 0f       	add	r24, r24
    2348:	99 1f       	adc	r25, r25
    234a:	88 0f       	add	r24, r24
    234c:	99 1f       	adc	r25, r25
    234e:	25 01       	movw	r4, r10
    2350:	48 2a       	or	r4, r24
    2352:	59 2a       	or	r5, r25
    2354:	57 e1       	ldi	r21, 0x17	; 23
    2356:	54 9d       	mul	r21, r4
    2358:	d0 01       	movw	r26, r0
    235a:	55 9d       	mul	r21, r5
    235c:	b0 0d       	add	r27, r0
    235e:	11 24       	eor	r1, r1
    2360:	ae 53       	subi	r26, 0x3E	; 62
    2362:	bf 4d       	sbci	r27, 0xDF	; 223
    2364:	4c 93       	st	X, r20
    2366:	40 81       	ld	r20, Z
    2368:	30 81       	ld	r19, Z
    236a:	80 81       	ld	r24, Z
    236c:	20 81       	ld	r18, Z
    236e:	88 1f       	adc	r24, r24
    2370:	88 27       	eor	r24, r24
    2372:	88 1f       	adc	r24, r24
    2374:	90 e0       	ldi	r25, 0x00	; 0
    2376:	88 0f       	add	r24, r24
    2378:	99 1f       	adc	r25, r25
    237a:	88 0f       	add	r24, r24
    237c:	99 1f       	adc	r25, r25
    237e:	46 fb       	bst	r20, 6
    2380:	22 24       	eor	r2, r2
    2382:	20 f8       	bld	r2, 0
    2384:	31 2c       	mov	r3, r1
    2386:	28 2a       	or	r2, r24
    2388:	39 2a       	or	r3, r25
    238a:	32 95       	swap	r19
    238c:	31 70       	andi	r19, 0x01	; 1
    238e:	3b 83       	std	Y+3, r19	; 0x03
    2390:	1c 82       	std	Y+4, r1	; 0x04
    2392:	8b 81       	ldd	r24, Y+3	; 0x03
    2394:	9c 81       	ldd	r25, Y+4	; 0x04
    2396:	88 0f       	add	r24, r24
    2398:	99 1f       	adc	r25, r25
    239a:	28 2a       	or	r2, r24
    239c:	39 2a       	or	r3, r25
    239e:	25 fb       	bst	r18, 5
    23a0:	22 27       	eor	r18, r18
    23a2:	20 f9       	bld	r18, 0
    23a4:	2d 83       	std	Y+5, r18	; 0x05
    23a6:	1e 82       	std	Y+6, r1	; 0x06
    23a8:	8d 81       	ldd	r24, Y+5	; 0x05
    23aa:	9e 81       	ldd	r25, Y+6	; 0x06
    23ac:	88 0f       	add	r24, r24
    23ae:	99 1f       	adc	r25, r25
    23b0:	88 0f       	add	r24, r24
    23b2:	99 1f       	adc	r25, r25
    23b4:	88 0f       	add	r24, r24
    23b6:	99 1f       	adc	r25, r25
    23b8:	28 2a       	or	r2, r24
    23ba:	39 2a       	or	r3, r25
    23bc:	52 9d       	mul	r21, r2
    23be:	d0 01       	movw	r26, r0
    23c0:	53 9d       	mul	r21, r3
    23c2:	b0 0d       	add	r27, r0
    23c4:	11 24       	eor	r1, r1
    23c6:	ae 53       	subi	r26, 0x3E	; 62
    23c8:	bf 4d       	sbci	r27, 0xDF	; 223
    23ca:	80 91 56 23 	lds	r24, 0x2356
    23ce:	90 e0       	ldi	r25, 0x00	; 0
    23d0:	11 96       	adiw	r26, 0x01	; 1
    23d2:	8d 93       	st	X+, r24
    23d4:	9c 93       	st	X, r25
    23d6:	12 97       	sbiw	r26, 0x02	; 2
    23d8:	30 81       	ld	r19, Z
    23da:	20 81       	ld	r18, Z
    23dc:	80 81       	ld	r24, Z
    23de:	40 81       	ld	r20, Z
    23e0:	88 1f       	adc	r24, r24
    23e2:	88 27       	eor	r24, r24
    23e4:	88 1f       	adc	r24, r24
    23e6:	90 e0       	ldi	r25, 0x00	; 0
    23e8:	88 0f       	add	r24, r24
    23ea:	99 1f       	adc	r25, r25
    23ec:	88 0f       	add	r24, r24
    23ee:	99 1f       	adc	r25, r25
    23f0:	36 fb       	bst	r19, 6
    23f2:	33 27       	eor	r19, r19
    23f4:	30 f9       	bld	r19, 0
    23f6:	3f 83       	std	Y+7, r19	; 0x07
    23f8:	18 86       	std	Y+8, r1	; 0x08
    23fa:	6f 81       	ldd	r22, Y+7	; 0x07
    23fc:	78 85       	ldd	r23, Y+8	; 0x08
    23fe:	86 2b       	or	r24, r22
    2400:	97 2b       	or	r25, r23
    2402:	22 95       	swap	r18
    2404:	21 70       	andi	r18, 0x01	; 1
    2406:	29 87       	std	Y+9, r18	; 0x09
    2408:	1a 86       	std	Y+10, r1	; 0x0a
    240a:	29 85       	ldd	r18, Y+9	; 0x09
    240c:	3a 85       	ldd	r19, Y+10	; 0x0a
    240e:	22 0f       	add	r18, r18
    2410:	33 1f       	adc	r19, r19
    2412:	82 2b       	or	r24, r18
    2414:	93 2b       	or	r25, r19
    2416:	45 fb       	bst	r20, 5
    2418:	44 27       	eor	r20, r20
    241a:	40 f9       	bld	r20, 0
    241c:	4b 87       	std	Y+11, r20	; 0x0b
    241e:	1c 86       	std	Y+12, r1	; 0x0c
    2420:	2b 85       	ldd	r18, Y+11	; 0x0b
    2422:	3c 85       	ldd	r19, Y+12	; 0x0c
    2424:	22 0f       	add	r18, r18
    2426:	33 1f       	adc	r19, r19
    2428:	22 0f       	add	r18, r18
    242a:	33 1f       	adc	r19, r19
    242c:	22 0f       	add	r18, r18
    242e:	33 1f       	adc	r19, r19
    2430:	82 2b       	or	r24, r18
    2432:	93 2b       	or	r25, r19
    2434:	58 9f       	mul	r21, r24
    2436:	d0 01       	movw	r26, r0
    2438:	59 9f       	mul	r21, r25
    243a:	b0 0d       	add	r27, r0
    243c:	11 24       	eor	r1, r1
    243e:	ae 53       	subi	r26, 0x3E	; 62
    2440:	bf 4d       	sbci	r27, 0xDF	; 223
    2442:	80 91 57 23 	lds	r24, 0x2357
    2446:	90 e0       	ldi	r25, 0x00	; 0
    2448:	13 96       	adiw	r26, 0x03	; 3
    244a:	8d 93       	st	X+, r24
    244c:	9c 93       	st	X, r25
    244e:	14 97       	sbiw	r26, 0x04	; 4
    2450:	30 81       	ld	r19, Z
    2452:	20 81       	ld	r18, Z
    2454:	80 81       	ld	r24, Z
    2456:	40 81       	ld	r20, Z
    2458:	88 1f       	adc	r24, r24
    245a:	88 27       	eor	r24, r24
    245c:	88 1f       	adc	r24, r24
    245e:	90 e0       	ldi	r25, 0x00	; 0
    2460:	88 0f       	add	r24, r24
    2462:	99 1f       	adc	r25, r25
    2464:	88 0f       	add	r24, r24
    2466:	99 1f       	adc	r25, r25
    2468:	36 fb       	bst	r19, 6
    246a:	33 27       	eor	r19, r19
    246c:	30 f9       	bld	r19, 0
    246e:	3d 87       	std	Y+13, r19	; 0x0d
    2470:	1e 86       	std	Y+14, r1	; 0x0e
    2472:	ad 85       	ldd	r26, Y+13	; 0x0d
    2474:	be 85       	ldd	r27, Y+14	; 0x0e
    2476:	8a 2b       	or	r24, r26
    2478:	9b 2b       	or	r25, r27
    247a:	22 95       	swap	r18
    247c:	21 70       	andi	r18, 0x01	; 1
    247e:	2f 87       	std	Y+15, r18	; 0x0f
    2480:	18 8a       	std	Y+16, r1	; 0x10
    2482:	2f 85       	ldd	r18, Y+15	; 0x0f
    2484:	38 89       	ldd	r19, Y+16	; 0x10
    2486:	22 0f       	add	r18, r18
    2488:	33 1f       	adc	r19, r19
    248a:	82 2b       	or	r24, r18
    248c:	93 2b       	or	r25, r19
    248e:	45 fb       	bst	r20, 5
    2490:	44 27       	eor	r20, r20
    2492:	40 f9       	bld	r20, 0
    2494:	49 8b       	std	Y+17, r20	; 0x11
    2496:	1a 8a       	std	Y+18, r1	; 0x12
    2498:	29 89       	ldd	r18, Y+17	; 0x11
    249a:	3a 89       	ldd	r19, Y+18	; 0x12
    249c:	22 0f       	add	r18, r18
    249e:	33 1f       	adc	r19, r19
    24a0:	22 0f       	add	r18, r18
    24a2:	33 1f       	adc	r19, r19
    24a4:	22 0f       	add	r18, r18
    24a6:	33 1f       	adc	r19, r19
    24a8:	82 2b       	or	r24, r18
    24aa:	93 2b       	or	r25, r19
    24ac:	58 9f       	mul	r21, r24
    24ae:	d0 01       	movw	r26, r0
    24b0:	59 9f       	mul	r21, r25
    24b2:	b0 0d       	add	r27, r0
    24b4:	11 24       	eor	r1, r1
    24b6:	ae 53       	subi	r26, 0x3E	; 62
    24b8:	bf 4d       	sbci	r27, 0xDF	; 223
    24ba:	80 91 58 23 	lds	r24, 0x2358
    24be:	90 e0       	ldi	r25, 0x00	; 0
    24c0:	15 96       	adiw	r26, 0x05	; 5
    24c2:	8d 93       	st	X+, r24
    24c4:	9c 93       	st	X, r25
    24c6:	16 97       	sbiw	r26, 0x06	; 6
    24c8:	30 81       	ld	r19, Z
    24ca:	20 81       	ld	r18, Z
    24cc:	80 81       	ld	r24, Z
    24ce:	40 81       	ld	r20, Z
    24d0:	88 1f       	adc	r24, r24
    24d2:	88 27       	eor	r24, r24
    24d4:	88 1f       	adc	r24, r24
    24d6:	90 e0       	ldi	r25, 0x00	; 0
    24d8:	88 0f       	add	r24, r24
    24da:	99 1f       	adc	r25, r25
    24dc:	88 0f       	add	r24, r24
    24de:	99 1f       	adc	r25, r25
    24e0:	36 fb       	bst	r19, 6
    24e2:	33 27       	eor	r19, r19
    24e4:	30 f9       	bld	r19, 0
    24e6:	3b 8b       	std	Y+19, r19	; 0x13
    24e8:	1c 8a       	std	Y+20, r1	; 0x14
    24ea:	6b 89       	ldd	r22, Y+19	; 0x13
    24ec:	7c 89       	ldd	r23, Y+20	; 0x14
    24ee:	86 2b       	or	r24, r22
    24f0:	97 2b       	or	r25, r23
    24f2:	22 95       	swap	r18
    24f4:	21 70       	andi	r18, 0x01	; 1
    24f6:	2d 8b       	std	Y+21, r18	; 0x15
    24f8:	1e 8a       	std	Y+22, r1	; 0x16
    24fa:	2d 89       	ldd	r18, Y+21	; 0x15
    24fc:	3e 89       	ldd	r19, Y+22	; 0x16
    24fe:	22 0f       	add	r18, r18
    2500:	33 1f       	adc	r19, r19
    2502:	82 2b       	or	r24, r18
    2504:	93 2b       	or	r25, r19
    2506:	45 fb       	bst	r20, 5
    2508:	44 27       	eor	r20, r20
    250a:	40 f9       	bld	r20, 0
    250c:	4f 8b       	std	Y+23, r20	; 0x17
    250e:	18 8e       	std	Y+24, r1	; 0x18
    2510:	2f 89       	ldd	r18, Y+23	; 0x17
    2512:	38 8d       	ldd	r19, Y+24	; 0x18
    2514:	22 0f       	add	r18, r18
    2516:	33 1f       	adc	r19, r19
    2518:	22 0f       	add	r18, r18
    251a:	33 1f       	adc	r19, r19
    251c:	22 0f       	add	r18, r18
    251e:	33 1f       	adc	r19, r19
    2520:	82 2b       	or	r24, r18
    2522:	93 2b       	or	r25, r19
    2524:	58 9f       	mul	r21, r24
    2526:	d0 01       	movw	r26, r0
    2528:	59 9f       	mul	r21, r25
    252a:	b0 0d       	add	r27, r0
    252c:	11 24       	eor	r1, r1
    252e:	ae 53       	subi	r26, 0x3E	; 62
    2530:	bf 4d       	sbci	r27, 0xDF	; 223
    2532:	80 91 59 23 	lds	r24, 0x2359
    2536:	90 e0       	ldi	r25, 0x00	; 0
    2538:	17 96       	adiw	r26, 0x07	; 7
    253a:	8d 93       	st	X+, r24
    253c:	9c 93       	st	X, r25
    253e:	18 97       	sbiw	r26, 0x08	; 8
    2540:	30 81       	ld	r19, Z
    2542:	20 81       	ld	r18, Z
    2544:	80 81       	ld	r24, Z
    2546:	40 81       	ld	r20, Z
    2548:	88 1f       	adc	r24, r24
    254a:	88 27       	eor	r24, r24
    254c:	88 1f       	adc	r24, r24
    254e:	90 e0       	ldi	r25, 0x00	; 0
    2550:	88 0f       	add	r24, r24
    2552:	99 1f       	adc	r25, r25
    2554:	88 0f       	add	r24, r24
    2556:	99 1f       	adc	r25, r25
    2558:	36 fb       	bst	r19, 6
    255a:	33 27       	eor	r19, r19
    255c:	30 f9       	bld	r19, 0
    255e:	39 8f       	std	Y+25, r19	; 0x19
    2560:	1a 8e       	std	Y+26, r1	; 0x1a
    2562:	a9 8d       	ldd	r26, Y+25	; 0x19
    2564:	ba 8d       	ldd	r27, Y+26	; 0x1a
    2566:	8a 2b       	or	r24, r26
    2568:	9b 2b       	or	r25, r27
    256a:	22 95       	swap	r18
    256c:	21 70       	andi	r18, 0x01	; 1
    256e:	2b 8f       	std	Y+27, r18	; 0x1b
    2570:	1c 8e       	std	Y+28, r1	; 0x1c
    2572:	2b 8d       	ldd	r18, Y+27	; 0x1b
    2574:	3c 8d       	ldd	r19, Y+28	; 0x1c
    2576:	22 0f       	add	r18, r18
    2578:	33 1f       	adc	r19, r19
    257a:	82 2b       	or	r24, r18
    257c:	93 2b       	or	r25, r19
    257e:	45 fb       	bst	r20, 5
    2580:	44 27       	eor	r20, r20
    2582:	40 f9       	bld	r20, 0
    2584:	4d 8f       	std	Y+29, r20	; 0x1d
    2586:	1e 8e       	std	Y+30, r1	; 0x1e
    2588:	2d 8d       	ldd	r18, Y+29	; 0x1d
    258a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    258c:	22 0f       	add	r18, r18
    258e:	33 1f       	adc	r19, r19
    2590:	22 0f       	add	r18, r18
    2592:	33 1f       	adc	r19, r19
    2594:	22 0f       	add	r18, r18
    2596:	33 1f       	adc	r19, r19
    2598:	82 2b       	or	r24, r18
    259a:	93 2b       	or	r25, r19
    259c:	58 9f       	mul	r21, r24
    259e:	d0 01       	movw	r26, r0
    25a0:	59 9f       	mul	r21, r25
    25a2:	b0 0d       	add	r27, r0
    25a4:	11 24       	eor	r1, r1
    25a6:	ae 53       	subi	r26, 0x3E	; 62
    25a8:	bf 4d       	sbci	r27, 0xDF	; 223
    25aa:	80 91 5a 23 	lds	r24, 0x235A
    25ae:	90 e0       	ldi	r25, 0x00	; 0
    25b0:	19 96       	adiw	r26, 0x09	; 9
    25b2:	8d 93       	st	X+, r24
    25b4:	9c 93       	st	X, r25
    25b6:	1a 97       	sbiw	r26, 0x0a	; 10
    25b8:	30 81       	ld	r19, Z
    25ba:	20 81       	ld	r18, Z
    25bc:	80 81       	ld	r24, Z
    25be:	40 81       	ld	r20, Z
    25c0:	88 1f       	adc	r24, r24
    25c2:	88 27       	eor	r24, r24
    25c4:	88 1f       	adc	r24, r24
    25c6:	90 e0       	ldi	r25, 0x00	; 0
    25c8:	88 0f       	add	r24, r24
    25ca:	99 1f       	adc	r25, r25
    25cc:	88 0f       	add	r24, r24
    25ce:	99 1f       	adc	r25, r25
    25d0:	36 fb       	bst	r19, 6
    25d2:	33 27       	eor	r19, r19
    25d4:	30 f9       	bld	r19, 0
    25d6:	3f 8f       	std	Y+31, r19	; 0x1f
    25d8:	18 a2       	std	Y+32, r1	; 0x20
    25da:	6f 8d       	ldd	r22, Y+31	; 0x1f
    25dc:	78 a1       	ldd	r23, Y+32	; 0x20
    25de:	86 2b       	or	r24, r22
    25e0:	97 2b       	or	r25, r23
    25e2:	22 95       	swap	r18
    25e4:	21 70       	andi	r18, 0x01	; 1
    25e6:	29 a3       	std	Y+33, r18	; 0x21
    25e8:	1a a2       	std	Y+34, r1	; 0x22
    25ea:	29 a1       	ldd	r18, Y+33	; 0x21
    25ec:	3a a1       	ldd	r19, Y+34	; 0x22
    25ee:	22 0f       	add	r18, r18
    25f0:	33 1f       	adc	r19, r19
    25f2:	82 2b       	or	r24, r18
    25f4:	93 2b       	or	r25, r19
    25f6:	45 fb       	bst	r20, 5
    25f8:	44 27       	eor	r20, r20
    25fa:	40 f9       	bld	r20, 0
    25fc:	4b a3       	std	Y+35, r20	; 0x23
    25fe:	1c a2       	std	Y+36, r1	; 0x24
    2600:	2b a1       	ldd	r18, Y+35	; 0x23
    2602:	3c a1       	ldd	r19, Y+36	; 0x24
    2604:	22 0f       	add	r18, r18
    2606:	33 1f       	adc	r19, r19
    2608:	22 0f       	add	r18, r18
    260a:	33 1f       	adc	r19, r19
    260c:	22 0f       	add	r18, r18
    260e:	33 1f       	adc	r19, r19
    2610:	82 2b       	or	r24, r18
    2612:	93 2b       	or	r25, r19
    2614:	58 9f       	mul	r21, r24
    2616:	d0 01       	movw	r26, r0
    2618:	59 9f       	mul	r21, r25
    261a:	b0 0d       	add	r27, r0
    261c:	11 24       	eor	r1, r1
    261e:	ae 53       	subi	r26, 0x3E	; 62
    2620:	bf 4d       	sbci	r27, 0xDF	; 223
    2622:	80 91 5b 23 	lds	r24, 0x235B
    2626:	90 e0       	ldi	r25, 0x00	; 0
    2628:	1b 96       	adiw	r26, 0x0b	; 11
    262a:	8d 93       	st	X+, r24
    262c:	9c 93       	st	X, r25
    262e:	1c 97       	sbiw	r26, 0x0c	; 12
    2630:	30 81       	ld	r19, Z
    2632:	20 81       	ld	r18, Z
    2634:	80 81       	ld	r24, Z
    2636:	40 81       	ld	r20, Z
    2638:	88 1f       	adc	r24, r24
    263a:	88 27       	eor	r24, r24
    263c:	88 1f       	adc	r24, r24
    263e:	90 e0       	ldi	r25, 0x00	; 0
    2640:	88 0f       	add	r24, r24
    2642:	99 1f       	adc	r25, r25
    2644:	88 0f       	add	r24, r24
    2646:	99 1f       	adc	r25, r25
    2648:	36 fb       	bst	r19, 6
    264a:	33 27       	eor	r19, r19
    264c:	30 f9       	bld	r19, 0
    264e:	3d a3       	std	Y+37, r19	; 0x25
    2650:	1e a2       	std	Y+38, r1	; 0x26
    2652:	ad a1       	ldd	r26, Y+37	; 0x25
    2654:	be a1       	ldd	r27, Y+38	; 0x26
    2656:	8a 2b       	or	r24, r26
    2658:	9b 2b       	or	r25, r27
    265a:	22 95       	swap	r18
    265c:	21 70       	andi	r18, 0x01	; 1
    265e:	2f a3       	std	Y+39, r18	; 0x27
    2660:	18 a6       	std	Y+40, r1	; 0x28
    2662:	2f a1       	ldd	r18, Y+39	; 0x27
    2664:	38 a5       	ldd	r19, Y+40	; 0x28
    2666:	22 0f       	add	r18, r18
    2668:	33 1f       	adc	r19, r19
    266a:	82 2b       	or	r24, r18
    266c:	93 2b       	or	r25, r19
    266e:	45 fb       	bst	r20, 5
    2670:	44 27       	eor	r20, r20
    2672:	40 f9       	bld	r20, 0
    2674:	49 a7       	std	Y+41, r20	; 0x29
    2676:	1a a6       	std	Y+42, r1	; 0x2a
    2678:	29 a5       	ldd	r18, Y+41	; 0x29
    267a:	3a a5       	ldd	r19, Y+42	; 0x2a
    267c:	22 0f       	add	r18, r18
    267e:	33 1f       	adc	r19, r19
    2680:	22 0f       	add	r18, r18
    2682:	33 1f       	adc	r19, r19
    2684:	22 0f       	add	r18, r18
    2686:	33 1f       	adc	r19, r19
    2688:	82 2b       	or	r24, r18
    268a:	93 2b       	or	r25, r19
    268c:	58 9f       	mul	r21, r24
    268e:	d0 01       	movw	r26, r0
    2690:	59 9f       	mul	r21, r25
    2692:	b0 0d       	add	r27, r0
    2694:	11 24       	eor	r1, r1
    2696:	ae 53       	subi	r26, 0x3E	; 62
    2698:	bf 4d       	sbci	r27, 0xDF	; 223
    269a:	80 91 5c 23 	lds	r24, 0x235C
    269e:	90 e0       	ldi	r25, 0x00	; 0
    26a0:	1d 96       	adiw	r26, 0x0d	; 13
    26a2:	8d 93       	st	X+, r24
    26a4:	9c 93       	st	X, r25
    26a6:	1e 97       	sbiw	r26, 0x0e	; 14
    26a8:	30 81       	ld	r19, Z
    26aa:	20 81       	ld	r18, Z
    26ac:	80 81       	ld	r24, Z
    26ae:	40 81       	ld	r20, Z
    26b0:	88 1f       	adc	r24, r24
    26b2:	88 27       	eor	r24, r24
    26b4:	88 1f       	adc	r24, r24
    26b6:	90 e0       	ldi	r25, 0x00	; 0
    26b8:	88 0f       	add	r24, r24
    26ba:	99 1f       	adc	r25, r25
    26bc:	88 0f       	add	r24, r24
    26be:	99 1f       	adc	r25, r25
    26c0:	36 fb       	bst	r19, 6
    26c2:	33 27       	eor	r19, r19
    26c4:	30 f9       	bld	r19, 0
    26c6:	3b a7       	std	Y+43, r19	; 0x2b
    26c8:	1c a6       	std	Y+44, r1	; 0x2c
    26ca:	6b a5       	ldd	r22, Y+43	; 0x2b
    26cc:	7c a5       	ldd	r23, Y+44	; 0x2c
    26ce:	86 2b       	or	r24, r22
    26d0:	97 2b       	or	r25, r23
    26d2:	22 95       	swap	r18
    26d4:	21 70       	andi	r18, 0x01	; 1
    26d6:	2d a7       	std	Y+45, r18	; 0x2d
    26d8:	1e a6       	std	Y+46, r1	; 0x2e
    26da:	2d a5       	ldd	r18, Y+45	; 0x2d
    26dc:	3e a5       	ldd	r19, Y+46	; 0x2e
    26de:	22 0f       	add	r18, r18
    26e0:	33 1f       	adc	r19, r19
    26e2:	82 2b       	or	r24, r18
    26e4:	93 2b       	or	r25, r19
    26e6:	45 fb       	bst	r20, 5
    26e8:	44 27       	eor	r20, r20
    26ea:	40 f9       	bld	r20, 0
    26ec:	4f a7       	std	Y+47, r20	; 0x2f
    26ee:	18 aa       	std	Y+48, r1	; 0x30
    26f0:	2f a5       	ldd	r18, Y+47	; 0x2f
    26f2:	38 a9       	ldd	r19, Y+48	; 0x30
    26f4:	22 0f       	add	r18, r18
    26f6:	33 1f       	adc	r19, r19
    26f8:	22 0f       	add	r18, r18
    26fa:	33 1f       	adc	r19, r19
    26fc:	22 0f       	add	r18, r18
    26fe:	33 1f       	adc	r19, r19
    2700:	82 2b       	or	r24, r18
    2702:	93 2b       	or	r25, r19
    2704:	58 9f       	mul	r21, r24
    2706:	d0 01       	movw	r26, r0
    2708:	59 9f       	mul	r21, r25
    270a:	b0 0d       	add	r27, r0
    270c:	11 24       	eor	r1, r1
    270e:	ae 53       	subi	r26, 0x3E	; 62
    2710:	bf 4d       	sbci	r27, 0xDF	; 223
    2712:	80 91 5d 23 	lds	r24, 0x235D
    2716:	90 e0       	ldi	r25, 0x00	; 0
    2718:	1f 96       	adiw	r26, 0x0f	; 15
    271a:	8d 93       	st	X+, r24
    271c:	9c 93       	st	X, r25
    271e:	50 97       	sbiw	r26, 0x10	; 16
    2720:	30 81       	ld	r19, Z
    2722:	20 81       	ld	r18, Z
    2724:	80 81       	ld	r24, Z
    2726:	40 81       	ld	r20, Z
    2728:	88 1f       	adc	r24, r24
    272a:	88 27       	eor	r24, r24
    272c:	88 1f       	adc	r24, r24
    272e:	90 e0       	ldi	r25, 0x00	; 0
    2730:	88 0f       	add	r24, r24
    2732:	99 1f       	adc	r25, r25
    2734:	88 0f       	add	r24, r24
    2736:	99 1f       	adc	r25, r25
    2738:	36 fb       	bst	r19, 6
    273a:	33 27       	eor	r19, r19
    273c:	30 f9       	bld	r19, 0
    273e:	39 ab       	std	Y+49, r19	; 0x31
    2740:	1a aa       	std	Y+50, r1	; 0x32
    2742:	a9 a9       	ldd	r26, Y+49	; 0x31
    2744:	ba a9       	ldd	r27, Y+50	; 0x32
    2746:	8a 2b       	or	r24, r26
    2748:	9b 2b       	or	r25, r27
    274a:	22 95       	swap	r18
    274c:	21 70       	andi	r18, 0x01	; 1
    274e:	2b ab       	std	Y+51, r18	; 0x33
    2750:	1c aa       	std	Y+52, r1	; 0x34
    2752:	2b a9       	ldd	r18, Y+51	; 0x33
    2754:	3c a9       	ldd	r19, Y+52	; 0x34
    2756:	22 0f       	add	r18, r18
    2758:	33 1f       	adc	r19, r19
    275a:	82 2b       	or	r24, r18
    275c:	93 2b       	or	r25, r19
    275e:	45 fb       	bst	r20, 5
    2760:	44 27       	eor	r20, r20
    2762:	40 f9       	bld	r20, 0
    2764:	4d ab       	std	Y+53, r20	; 0x35
    2766:	1e aa       	std	Y+54, r1	; 0x36
    2768:	2d a9       	ldd	r18, Y+53	; 0x35
    276a:	3e a9       	ldd	r19, Y+54	; 0x36
    276c:	22 0f       	add	r18, r18
    276e:	33 1f       	adc	r19, r19
    2770:	22 0f       	add	r18, r18
    2772:	33 1f       	adc	r19, r19
    2774:	22 0f       	add	r18, r18
    2776:	33 1f       	adc	r19, r19
    2778:	82 2b       	or	r24, r18
    277a:	93 2b       	or	r25, r19
    277c:	58 9f       	mul	r21, r24
    277e:	d0 01       	movw	r26, r0
    2780:	59 9f       	mul	r21, r25
    2782:	b0 0d       	add	r27, r0
    2784:	11 24       	eor	r1, r1
    2786:	ae 53       	subi	r26, 0x3E	; 62
    2788:	bf 4d       	sbci	r27, 0xDF	; 223
    278a:	80 91 5e 23 	lds	r24, 0x235E
    278e:	51 96       	adiw	r26, 0x11	; 17
    2790:	8c 93       	st	X, r24
    2792:	30 81       	ld	r19, Z
    2794:	20 81       	ld	r18, Z
    2796:	80 81       	ld	r24, Z
    2798:	40 81       	ld	r20, Z
    279a:	88 1f       	adc	r24, r24
    279c:	88 27       	eor	r24, r24
    279e:	88 1f       	adc	r24, r24
    27a0:	90 e0       	ldi	r25, 0x00	; 0
    27a2:	88 0f       	add	r24, r24
    27a4:	99 1f       	adc	r25, r25
    27a6:	88 0f       	add	r24, r24
    27a8:	99 1f       	adc	r25, r25
    27aa:	36 fb       	bst	r19, 6
    27ac:	33 27       	eor	r19, r19
    27ae:	30 f9       	bld	r19, 0
    27b0:	3f ab       	std	Y+55, r19	; 0x37
    27b2:	18 ae       	std	Y+56, r1	; 0x38
    27b4:	6f a9       	ldd	r22, Y+55	; 0x37
    27b6:	78 ad       	ldd	r23, Y+56	; 0x38
    27b8:	86 2b       	or	r24, r22
    27ba:	97 2b       	or	r25, r23
    27bc:	22 95       	swap	r18
    27be:	21 70       	andi	r18, 0x01	; 1
    27c0:	29 af       	std	Y+57, r18	; 0x39
    27c2:	1a ae       	std	Y+58, r1	; 0x3a
    27c4:	29 ad       	ldd	r18, Y+57	; 0x39
    27c6:	3a ad       	ldd	r19, Y+58	; 0x3a
    27c8:	22 0f       	add	r18, r18
    27ca:	33 1f       	adc	r19, r19
    27cc:	82 2b       	or	r24, r18
    27ce:	93 2b       	or	r25, r19
    27d0:	45 fb       	bst	r20, 5
    27d2:	44 27       	eor	r20, r20
    27d4:	40 f9       	bld	r20, 0
    27d6:	4b af       	std	Y+59, r20	; 0x3b
    27d8:	1c ae       	std	Y+60, r1	; 0x3c
    27da:	2b ad       	ldd	r18, Y+59	; 0x3b
    27dc:	3c ad       	ldd	r19, Y+60	; 0x3c
    27de:	22 0f       	add	r18, r18
    27e0:	33 1f       	adc	r19, r19
    27e2:	22 0f       	add	r18, r18
    27e4:	33 1f       	adc	r19, r19
    27e6:	22 0f       	add	r18, r18
    27e8:	33 1f       	adc	r19, r19
    27ea:	82 2b       	or	r24, r18
    27ec:	93 2b       	or	r25, r19
    27ee:	58 9f       	mul	r21, r24
    27f0:	d0 01       	movw	r26, r0
    27f2:	59 9f       	mul	r21, r25
    27f4:	b0 0d       	add	r27, r0
    27f6:	11 24       	eor	r1, r1
    27f8:	ae 53       	subi	r26, 0x3E	; 62
    27fa:	bf 4d       	sbci	r27, 0xDF	; 223
    27fc:	80 91 5f 23 	lds	r24, 0x235F
    2800:	52 96       	adiw	r26, 0x12	; 18
    2802:	8c 93       	st	X, r24
    2804:	30 81       	ld	r19, Z
    2806:	20 81       	ld	r18, Z
    2808:	80 81       	ld	r24, Z
    280a:	40 81       	ld	r20, Z
    280c:	88 1f       	adc	r24, r24
    280e:	88 27       	eor	r24, r24
    2810:	88 1f       	adc	r24, r24
    2812:	90 e0       	ldi	r25, 0x00	; 0
    2814:	88 0f       	add	r24, r24
    2816:	99 1f       	adc	r25, r25
    2818:	88 0f       	add	r24, r24
    281a:	99 1f       	adc	r25, r25
    281c:	36 fb       	bst	r19, 6
    281e:	33 27       	eor	r19, r19
    2820:	30 f9       	bld	r19, 0
    2822:	3d af       	std	Y+61, r19	; 0x3d
    2824:	1e ae       	std	Y+62, r1	; 0x3e
    2826:	ad ad       	ldd	r26, Y+61	; 0x3d
    2828:	be ad       	ldd	r27, Y+62	; 0x3e
    282a:	8a 2b       	or	r24, r26
    282c:	9b 2b       	or	r25, r27
    282e:	22 95       	swap	r18
    2830:	21 70       	andi	r18, 0x01	; 1
    2832:	2f af       	std	Y+63, r18	; 0x3f
    2834:	21 96       	adiw	r28, 0x01	; 1
    2836:	1f ae       	std	Y+63, r1	; 0x3f
    2838:	21 97       	sbiw	r28, 0x01	; 1
    283a:	21 96       	adiw	r28, 0x01	; 1
    283c:	2e ad       	ldd	r18, Y+62	; 0x3e
    283e:	3f ad       	ldd	r19, Y+63	; 0x3f
    2840:	21 97       	sbiw	r28, 0x01	; 1
    2842:	22 0f       	add	r18, r18
    2844:	33 1f       	adc	r19, r19
    2846:	82 2b       	or	r24, r18
    2848:	93 2b       	or	r25, r19
    284a:	45 fb       	bst	r20, 5
    284c:	44 27       	eor	r20, r20
    284e:	40 f9       	bld	r20, 0
    2850:	22 96       	adiw	r28, 0x02	; 2
    2852:	4f af       	std	Y+63, r20	; 0x3f
    2854:	22 97       	sbiw	r28, 0x02	; 2
    2856:	23 96       	adiw	r28, 0x03	; 3
    2858:	1f ae       	std	Y+63, r1	; 0x3f
    285a:	23 97       	sbiw	r28, 0x03	; 3
    285c:	23 96       	adiw	r28, 0x03	; 3
    285e:	2e ad       	ldd	r18, Y+62	; 0x3e
    2860:	3f ad       	ldd	r19, Y+63	; 0x3f
    2862:	23 97       	sbiw	r28, 0x03	; 3
    2864:	22 0f       	add	r18, r18
    2866:	33 1f       	adc	r19, r19
    2868:	22 0f       	add	r18, r18
    286a:	33 1f       	adc	r19, r19
    286c:	22 0f       	add	r18, r18
    286e:	33 1f       	adc	r19, r19
    2870:	82 2b       	or	r24, r18
    2872:	93 2b       	or	r25, r19
    2874:	58 9f       	mul	r21, r24
    2876:	d0 01       	movw	r26, r0
    2878:	59 9f       	mul	r21, r25
    287a:	b0 0d       	add	r27, r0
    287c:	11 24       	eor	r1, r1
    287e:	ae 53       	subi	r26, 0x3E	; 62
    2880:	bf 4d       	sbci	r27, 0xDF	; 223
    2882:	80 91 60 23 	lds	r24, 0x2360
    2886:	53 96       	adiw	r26, 0x13	; 19
    2888:	8c 93       	st	X, r24
    288a:	30 81       	ld	r19, Z
    288c:	20 81       	ld	r18, Z
    288e:	80 81       	ld	r24, Z
    2890:	40 81       	ld	r20, Z
    2892:	88 1f       	adc	r24, r24
    2894:	88 27       	eor	r24, r24
    2896:	88 1f       	adc	r24, r24
    2898:	90 e0       	ldi	r25, 0x00	; 0
    289a:	88 0f       	add	r24, r24
    289c:	99 1f       	adc	r25, r25
    289e:	88 0f       	add	r24, r24
    28a0:	99 1f       	adc	r25, r25
    28a2:	36 fb       	bst	r19, 6
    28a4:	33 27       	eor	r19, r19
    28a6:	30 f9       	bld	r19, 0
    28a8:	24 96       	adiw	r28, 0x04	; 4
    28aa:	3f af       	std	Y+63, r19	; 0x3f
    28ac:	24 97       	sbiw	r28, 0x04	; 4
    28ae:	25 96       	adiw	r28, 0x05	; 5
    28b0:	1f ae       	std	Y+63, r1	; 0x3f
    28b2:	25 97       	sbiw	r28, 0x05	; 5
    28b4:	25 96       	adiw	r28, 0x05	; 5
    28b6:	6e ad       	ldd	r22, Y+62	; 0x3e
    28b8:	7f ad       	ldd	r23, Y+63	; 0x3f
    28ba:	25 97       	sbiw	r28, 0x05	; 5
    28bc:	86 2b       	or	r24, r22
    28be:	97 2b       	or	r25, r23
    28c0:	22 95       	swap	r18
    28c2:	21 70       	andi	r18, 0x01	; 1
    28c4:	26 96       	adiw	r28, 0x06	; 6
    28c6:	2f af       	std	Y+63, r18	; 0x3f
    28c8:	26 97       	sbiw	r28, 0x06	; 6
    28ca:	27 96       	adiw	r28, 0x07	; 7
    28cc:	1f ae       	std	Y+63, r1	; 0x3f
    28ce:	27 97       	sbiw	r28, 0x07	; 7
    28d0:	27 96       	adiw	r28, 0x07	; 7
    28d2:	2e ad       	ldd	r18, Y+62	; 0x3e
    28d4:	3f ad       	ldd	r19, Y+63	; 0x3f
    28d6:	27 97       	sbiw	r28, 0x07	; 7
    28d8:	22 0f       	add	r18, r18
    28da:	33 1f       	adc	r19, r19
    28dc:	82 2b       	or	r24, r18
    28de:	93 2b       	or	r25, r19
    28e0:	45 fb       	bst	r20, 5
    28e2:	44 27       	eor	r20, r20
    28e4:	40 f9       	bld	r20, 0
    28e6:	28 96       	adiw	r28, 0x08	; 8
    28e8:	4f af       	std	Y+63, r20	; 0x3f
    28ea:	28 97       	sbiw	r28, 0x08	; 8
    28ec:	29 96       	adiw	r28, 0x09	; 9
    28ee:	1f ae       	std	Y+63, r1	; 0x3f
    28f0:	29 97       	sbiw	r28, 0x09	; 9
    28f2:	29 96       	adiw	r28, 0x09	; 9
    28f4:	2e ad       	ldd	r18, Y+62	; 0x3e
    28f6:	3f ad       	ldd	r19, Y+63	; 0x3f
    28f8:	29 97       	sbiw	r28, 0x09	; 9
    28fa:	22 0f       	add	r18, r18
    28fc:	33 1f       	adc	r19, r19
    28fe:	22 0f       	add	r18, r18
    2900:	33 1f       	adc	r19, r19
    2902:	22 0f       	add	r18, r18
    2904:	33 1f       	adc	r19, r19
    2906:	82 2b       	or	r24, r18
    2908:	93 2b       	or	r25, r19
    290a:	58 9f       	mul	r21, r24
    290c:	d0 01       	movw	r26, r0
    290e:	59 9f       	mul	r21, r25
    2910:	b0 0d       	add	r27, r0
    2912:	11 24       	eor	r1, r1
    2914:	ae 53       	subi	r26, 0x3E	; 62
    2916:	bf 4d       	sbci	r27, 0xDF	; 223
    2918:	80 91 61 23 	lds	r24, 0x2361
    291c:	54 96       	adiw	r26, 0x14	; 20
    291e:	8c 93       	st	X, r24
    2920:	30 81       	ld	r19, Z
    2922:	20 81       	ld	r18, Z
    2924:	80 81       	ld	r24, Z
    2926:	40 81       	ld	r20, Z
    2928:	88 1f       	adc	r24, r24
    292a:	88 27       	eor	r24, r24
    292c:	88 1f       	adc	r24, r24
    292e:	90 e0       	ldi	r25, 0x00	; 0
    2930:	88 0f       	add	r24, r24
    2932:	99 1f       	adc	r25, r25
    2934:	88 0f       	add	r24, r24
    2936:	99 1f       	adc	r25, r25
    2938:	36 fb       	bst	r19, 6
    293a:	33 27       	eor	r19, r19
    293c:	30 f9       	bld	r19, 0
    293e:	2a 96       	adiw	r28, 0x0a	; 10
    2940:	3f af       	std	Y+63, r19	; 0x3f
    2942:	2a 97       	sbiw	r28, 0x0a	; 10
    2944:	2b 96       	adiw	r28, 0x0b	; 11
    2946:	1f ae       	std	Y+63, r1	; 0x3f
    2948:	2b 97       	sbiw	r28, 0x0b	; 11
    294a:	2b 96       	adiw	r28, 0x0b	; 11
    294c:	ae ad       	ldd	r26, Y+62	; 0x3e
    294e:	bf ad       	ldd	r27, Y+63	; 0x3f
    2950:	2b 97       	sbiw	r28, 0x0b	; 11
    2952:	8a 2b       	or	r24, r26
    2954:	9b 2b       	or	r25, r27
    2956:	22 95       	swap	r18
    2958:	21 70       	andi	r18, 0x01	; 1
    295a:	2c 96       	adiw	r28, 0x0c	; 12
    295c:	2f af       	std	Y+63, r18	; 0x3f
    295e:	2c 97       	sbiw	r28, 0x0c	; 12
    2960:	2d 96       	adiw	r28, 0x0d	; 13
    2962:	1f ae       	std	Y+63, r1	; 0x3f
    2964:	2d 97       	sbiw	r28, 0x0d	; 13
    2966:	2d 96       	adiw	r28, 0x0d	; 13
    2968:	2e ad       	ldd	r18, Y+62	; 0x3e
    296a:	3f ad       	ldd	r19, Y+63	; 0x3f
    296c:	2d 97       	sbiw	r28, 0x0d	; 13
    296e:	22 0f       	add	r18, r18
    2970:	33 1f       	adc	r19, r19
    2972:	82 2b       	or	r24, r18
    2974:	93 2b       	or	r25, r19
    2976:	45 fb       	bst	r20, 5
    2978:	44 27       	eor	r20, r20
    297a:	40 f9       	bld	r20, 0
    297c:	2e 96       	adiw	r28, 0x0e	; 14
    297e:	4f af       	std	Y+63, r20	; 0x3f
    2980:	2e 97       	sbiw	r28, 0x0e	; 14
    2982:	2f 96       	adiw	r28, 0x0f	; 15
    2984:	1f ae       	std	Y+63, r1	; 0x3f
    2986:	2f 97       	sbiw	r28, 0x0f	; 15
    2988:	2f 96       	adiw	r28, 0x0f	; 15
    298a:	2e ad       	ldd	r18, Y+62	; 0x3e
    298c:	3f ad       	ldd	r19, Y+63	; 0x3f
    298e:	2f 97       	sbiw	r28, 0x0f	; 15
    2990:	22 0f       	add	r18, r18
    2992:	33 1f       	adc	r19, r19
    2994:	22 0f       	add	r18, r18
    2996:	33 1f       	adc	r19, r19
    2998:	22 0f       	add	r18, r18
    299a:	33 1f       	adc	r19, r19
    299c:	82 2b       	or	r24, r18
    299e:	93 2b       	or	r25, r19
    29a0:	58 9f       	mul	r21, r24
    29a2:	d0 01       	movw	r26, r0
    29a4:	59 9f       	mul	r21, r25
    29a6:	b0 0d       	add	r27, r0
    29a8:	11 24       	eor	r1, r1
    29aa:	ae 53       	subi	r26, 0x3E	; 62
    29ac:	bf 4d       	sbci	r27, 0xDF	; 223
    29ae:	80 91 62 23 	lds	r24, 0x2362
    29b2:	55 96       	adiw	r26, 0x15	; 21
    29b4:	8c 93       	st	X, r24
    29b6:	30 81       	ld	r19, Z
    29b8:	20 81       	ld	r18, Z
    29ba:	80 81       	ld	r24, Z
    29bc:	40 81       	ld	r20, Z
    29be:	88 1f       	adc	r24, r24
    29c0:	88 27       	eor	r24, r24
    29c2:	88 1f       	adc	r24, r24
    29c4:	90 e0       	ldi	r25, 0x00	; 0
    29c6:	88 0f       	add	r24, r24
    29c8:	99 1f       	adc	r25, r25
    29ca:	88 0f       	add	r24, r24
    29cc:	99 1f       	adc	r25, r25
    29ce:	36 fb       	bst	r19, 6
    29d0:	33 27       	eor	r19, r19
    29d2:	30 f9       	bld	r19, 0
    29d4:	60 96       	adiw	r28, 0x10	; 16
    29d6:	3f af       	std	Y+63, r19	; 0x3f
    29d8:	60 97       	sbiw	r28, 0x10	; 16
    29da:	61 96       	adiw	r28, 0x11	; 17
    29dc:	1f ae       	std	Y+63, r1	; 0x3f
    29de:	61 97       	sbiw	r28, 0x11	; 17
    29e0:	61 96       	adiw	r28, 0x11	; 17
    29e2:	ee ad       	ldd	r30, Y+62	; 0x3e
    29e4:	ff ad       	ldd	r31, Y+63	; 0x3f
    29e6:	61 97       	sbiw	r28, 0x11	; 17
    29e8:	8e 2b       	or	r24, r30
    29ea:	9f 2b       	or	r25, r31
    29ec:	22 95       	swap	r18
    29ee:	21 70       	andi	r18, 0x01	; 1
    29f0:	62 96       	adiw	r28, 0x12	; 18
    29f2:	2f af       	std	Y+63, r18	; 0x3f
    29f4:	62 97       	sbiw	r28, 0x12	; 18
    29f6:	63 96       	adiw	r28, 0x13	; 19
    29f8:	1f ae       	std	Y+63, r1	; 0x3f
    29fa:	63 97       	sbiw	r28, 0x13	; 19
    29fc:	63 96       	adiw	r28, 0x13	; 19
    29fe:	2e ad       	ldd	r18, Y+62	; 0x3e
    2a00:	3f ad       	ldd	r19, Y+63	; 0x3f
    2a02:	63 97       	sbiw	r28, 0x13	; 19
    2a04:	22 0f       	add	r18, r18
    2a06:	33 1f       	adc	r19, r19
    2a08:	82 2b       	or	r24, r18
    2a0a:	93 2b       	or	r25, r19
    2a0c:	45 fb       	bst	r20, 5
    2a0e:	44 27       	eor	r20, r20
    2a10:	40 f9       	bld	r20, 0
    2a12:	64 96       	adiw	r28, 0x14	; 20
    2a14:	4f af       	std	Y+63, r20	; 0x3f
    2a16:	64 97       	sbiw	r28, 0x14	; 20
    2a18:	65 96       	adiw	r28, 0x15	; 21
    2a1a:	1f ae       	std	Y+63, r1	; 0x3f
    2a1c:	65 97       	sbiw	r28, 0x15	; 21
    2a1e:	65 96       	adiw	r28, 0x15	; 21
    2a20:	2e ad       	ldd	r18, Y+62	; 0x3e
    2a22:	3f ad       	ldd	r19, Y+63	; 0x3f
    2a24:	65 97       	sbiw	r28, 0x15	; 21
    2a26:	22 0f       	add	r18, r18
    2a28:	33 1f       	adc	r19, r19
    2a2a:	22 0f       	add	r18, r18
    2a2c:	33 1f       	adc	r19, r19
    2a2e:	22 0f       	add	r18, r18
    2a30:	33 1f       	adc	r19, r19
    2a32:	82 2b       	or	r24, r18
    2a34:	93 2b       	or	r25, r19
    2a36:	58 9f       	mul	r21, r24
    2a38:	f0 01       	movw	r30, r0
    2a3a:	59 9f       	mul	r21, r25
    2a3c:	f0 0d       	add	r31, r0
    2a3e:	11 24       	eor	r1, r1
    2a40:	ee 53       	subi	r30, 0x3E	; 62
    2a42:	ff 4d       	sbci	r31, 0xDF	; 223
    2a44:	80 91 63 23 	lds	r24, 0x2363
    2a48:	86 8b       	std	Z+22, r24	; 0x16
    2a4a:	75 fe       	sbrs	r7, 5
    2a4c:	04 c0       	rjmp	.+8      	; 0x2a56 <__vector_43+0x86e>
    2a4e:	80 e2       	ldi	r24, 0x20	; 32
    2a50:	e0 e6       	ldi	r30, 0x60	; 96
    2a52:	f6 e0       	ldi	r31, 0x06	; 6
    2a54:	87 83       	std	Z+7, r24	; 0x07
    2a56:	74 fe       	sbrs	r7, 4
    2a58:	06 c0       	rjmp	.+12     	; 0x2a66 <__vector_43+0x87e>
    2a5a:	84 e0       	ldi	r24, 0x04	; 4
    2a5c:	e0 e6       	ldi	r30, 0x60	; 96
    2a5e:	f6 e0       	ldi	r31, 0x06	; 6
    2a60:	87 83       	std	Z+7, r24	; 0x07
    2a62:	0e 94 86 2b 	call	0x570c	; 0x570c <NRF24L01_L_Flush_TX>
    2a66:	cc 5a       	subi	r28, 0xAC	; 172
    2a68:	df 4f       	sbci	r29, 0xFF	; 255
    2a6a:	cd bf       	out	0x3d, r28	; 61
    2a6c:	de bf       	out	0x3e, r29	; 62
    2a6e:	df 91       	pop	r29
    2a70:	cf 91       	pop	r28
    2a72:	ff 91       	pop	r31
    2a74:	ef 91       	pop	r30
    2a76:	bf 91       	pop	r27
    2a78:	af 91       	pop	r26
    2a7a:	9f 91       	pop	r25
    2a7c:	8f 91       	pop	r24
    2a7e:	7f 91       	pop	r23
    2a80:	6f 91       	pop	r22
    2a82:	5f 91       	pop	r21
    2a84:	4f 91       	pop	r20
    2a86:	3f 91       	pop	r19
    2a88:	2f 91       	pop	r18
    2a8a:	1f 91       	pop	r17
    2a8c:	0f 91       	pop	r16
    2a8e:	ff 90       	pop	r15
    2a90:	ef 90       	pop	r14
    2a92:	df 90       	pop	r13
    2a94:	cf 90       	pop	r12
    2a96:	bf 90       	pop	r11
    2a98:	af 90       	pop	r10
    2a9a:	9f 90       	pop	r9
    2a9c:	8f 90       	pop	r8
    2a9e:	7f 90       	pop	r7
    2aa0:	5f 90       	pop	r5
    2aa2:	4f 90       	pop	r4
    2aa4:	3f 90       	pop	r3
    2aa6:	2f 90       	pop	r2
    2aa8:	0f 90       	pop	r0
    2aaa:	0b be       	out	0x3b, r0	; 59
    2aac:	0f 90       	pop	r0
    2aae:	0a be       	out	0x3a, r0	; 58
    2ab0:	0f 90       	pop	r0
    2ab2:	09 be       	out	0x39, r0	; 57
    2ab4:	0f 90       	pop	r0
    2ab6:	08 be       	out	0x38, r0	; 56
    2ab8:	0f 90       	pop	r0
    2aba:	0f be       	out	0x3f, r0	; 63
    2abc:	0f 90       	pop	r0
    2abe:	1f 90       	pop	r1
    2ac0:	18 95       	reti

00002ac2 <__vector_77>:
    2ac2:	1f 92       	push	r1
    2ac4:	0f 92       	push	r0
    2ac6:	0f b6       	in	r0, 0x3f	; 63
    2ac8:	0f 92       	push	r0
    2aca:	11 24       	eor	r1, r1
    2acc:	08 b6       	in	r0, 0x38	; 56
    2ace:	0f 92       	push	r0
    2ad0:	18 be       	out	0x38, r1	; 56
    2ad2:	09 b6       	in	r0, 0x39	; 57
    2ad4:	0f 92       	push	r0
    2ad6:	19 be       	out	0x39, r1	; 57
    2ad8:	0a b6       	in	r0, 0x3a	; 58
    2ada:	0f 92       	push	r0
    2adc:	1a be       	out	0x3a, r1	; 58
    2ade:	0b b6       	in	r0, 0x3b	; 59
    2ae0:	0f 92       	push	r0
    2ae2:	1b be       	out	0x3b, r1	; 59
    2ae4:	af 92       	push	r10
    2ae6:	bf 92       	push	r11
    2ae8:	df 92       	push	r13
    2aea:	ef 92       	push	r14
    2aec:	ff 92       	push	r15
    2aee:	0f 93       	push	r16
    2af0:	1f 93       	push	r17
    2af2:	2f 93       	push	r18
    2af4:	3f 93       	push	r19
    2af6:	4f 93       	push	r20
    2af8:	5f 93       	push	r21
    2afa:	6f 93       	push	r22
    2afc:	7f 93       	push	r23
    2afe:	8f 93       	push	r24
    2b00:	9f 93       	push	r25
    2b02:	af 93       	push	r26
    2b04:	bf 93       	push	r27
    2b06:	cf 93       	push	r28
    2b08:	df 93       	push	r29
    2b0a:	ef 93       	push	r30
    2b0c:	ff 93       	push	r31
    2b0e:	a8 95       	wdr
    2b10:	80 91 79 23 	lds	r24, 0x2379
    2b14:	8f 5f       	subi	r24, 0xFF	; 255
    2b16:	80 93 79 23 	sts	0x2379, r24
    2b1a:	84 31       	cpi	r24, 0x14	; 20
    2b1c:	74 f0       	brlt	.+28     	; 0x2b3a <__vector_77+0x78>
    2b1e:	81 e0       	ldi	r24, 0x01	; 1
    2b20:	80 93 ac 20 	sts	0x20AC, r24
    2b24:	10 92 79 23 	sts	0x2379, r1
    2b28:	80 91 b1 20 	lds	r24, 0x20B1
    2b2c:	90 91 b2 20 	lds	r25, 0x20B2
    2b30:	01 96       	adiw	r24, 0x01	; 1
    2b32:	80 93 b1 20 	sts	0x20B1, r24
    2b36:	90 93 b2 20 	sts	0x20B2, r25
    2b3a:	80 91 ad 20 	lds	r24, 0x20AD
    2b3e:	90 91 ae 20 	lds	r25, 0x20AE
    2b42:	a0 91 af 20 	lds	r26, 0x20AF
    2b46:	b0 91 b0 20 	lds	r27, 0x20B0
    2b4a:	01 96       	adiw	r24, 0x01	; 1
    2b4c:	a1 1d       	adc	r26, r1
    2b4e:	b1 1d       	adc	r27, r1
    2b50:	80 93 ad 20 	sts	0x20AD, r24
    2b54:	90 93 ae 20 	sts	0x20AE, r25
    2b58:	a0 93 af 20 	sts	0x20AF, r26
    2b5c:	b0 93 b0 20 	sts	0x20B0, r27
    2b60:	e0 90 b3 20 	lds	r14, 0x20B3
    2b64:	f0 90 b4 20 	lds	r15, 0x20B4
    2b68:	e1 14       	cp	r14, r1
    2b6a:	f1 04       	cpc	r15, r1
    2b6c:	09 f4       	brne	.+2      	; 0x2b70 <__vector_77+0xae>
    2b6e:	5c c0       	rjmp	.+184    	; 0x2c28 <__vector_77+0x166>
    2b70:	80 91 dc 21 	lds	r24, 0x21DC
    2b74:	90 91 dd 21 	lds	r25, 0x21DD
    2b78:	a0 91 de 21 	lds	r26, 0x21DE
    2b7c:	b0 91 df 21 	lds	r27, 0x21DF
    2b80:	01 96       	adiw	r24, 0x01	; 1
    2b82:	a1 1d       	adc	r26, r1
    2b84:	b1 1d       	adc	r27, r1
    2b86:	80 93 dc 21 	sts	0x21DC, r24
    2b8a:	90 93 dd 21 	sts	0x21DD, r25
    2b8e:	a0 93 de 21 	sts	0x21DE, r26
    2b92:	b0 93 df 21 	sts	0x21DF, r27
    2b96:	84 36       	cpi	r24, 0x64	; 100
    2b98:	91 05       	cpc	r25, r1
    2b9a:	a1 05       	cpc	r26, r1
    2b9c:	b1 05       	cpc	r27, r1
    2b9e:	e0 f4       	brcc	.+56     	; 0x2bd8 <__vector_77+0x116>
    2ba0:	a0 e2       	ldi	r26, 0x20	; 32
    2ba2:	b6 e0       	ldi	r27, 0x06	; 6
    2ba4:	14 96       	adiw	r26, 0x04	; 4
    2ba6:	8c 91       	ld	r24, X
    2ba8:	14 97       	sbiw	r26, 0x04	; 4
    2baa:	80 64       	ori	r24, 0x40	; 64
    2bac:	14 96       	adiw	r26, 0x04	; 4
    2bae:	8c 93       	st	X, r24
    2bb0:	14 97       	sbiw	r26, 0x04	; 4
    2bb2:	e0 92 2a 08 	sts	0x082A, r14
    2bb6:	f0 92 2b 08 	sts	0x082B, r15
    2bba:	14 96       	adiw	r26, 0x04	; 4
    2bbc:	8c 91       	ld	r24, X
    2bbe:	14 97       	sbiw	r26, 0x04	; 4
    2bc0:	80 64       	ori	r24, 0x40	; 64
    2bc2:	14 96       	adiw	r26, 0x04	; 4
    2bc4:	8c 93       	st	X, r24
    2bc6:	80 91 b3 20 	lds	r24, 0x20B3
    2bca:	90 91 b4 20 	lds	r25, 0x20B4
    2bce:	80 93 28 08 	sts	0x0828, r24
    2bd2:	90 93 29 08 	sts	0x0829, r25
    2bd6:	28 c0       	rjmp	.+80     	; 0x2c28 <__vector_77+0x166>
    2bd8:	89 3b       	cpi	r24, 0xB9	; 185
    2bda:	9b 40       	sbci	r25, 0x0B	; 11
    2bdc:	a1 05       	cpc	r26, r1
    2bde:	b1 05       	cpc	r27, r1
    2be0:	60 f0       	brcs	.+24     	; 0x2bfa <__vector_77+0x138>
    2be2:	10 92 dc 21 	sts	0x21DC, r1
    2be6:	10 92 dd 21 	sts	0x21DD, r1
    2bea:	10 92 de 21 	sts	0x21DE, r1
    2bee:	10 92 df 21 	sts	0x21DF, r1
    2bf2:	10 92 b3 20 	sts	0x20B3, r1
    2bf6:	10 92 b4 20 	sts	0x20B4, r1
    2bfa:	10 92 2a 08 	sts	0x082A, r1
    2bfe:	10 92 2b 08 	sts	0x082B, r1
    2c02:	a0 e2       	ldi	r26, 0x20	; 32
    2c04:	b6 e0       	ldi	r27, 0x06	; 6
    2c06:	14 96       	adiw	r26, 0x04	; 4
    2c08:	8c 91       	ld	r24, X
    2c0a:	14 97       	sbiw	r26, 0x04	; 4
    2c0c:	8f 7b       	andi	r24, 0xBF	; 191
    2c0e:	14 96       	adiw	r26, 0x04	; 4
    2c10:	8c 93       	st	X, r24
    2c12:	14 97       	sbiw	r26, 0x04	; 4
    2c14:	10 92 28 08 	sts	0x0828, r1
    2c18:	10 92 29 08 	sts	0x0829, r1
    2c1c:	14 96       	adiw	r26, 0x04	; 4
    2c1e:	8c 91       	ld	r24, X
    2c20:	14 97       	sbiw	r26, 0x04	; 4
    2c22:	8f 7b       	andi	r24, 0xBF	; 191
    2c24:	14 96       	adiw	r26, 0x04	; 4
    2c26:	8c 93       	st	X, r24
    2c28:	80 91 b7 20 	lds	r24, 0x20B7
    2c2c:	90 91 b8 20 	lds	r25, 0x20B8
    2c30:	01 96       	adiw	r24, 0x01	; 1
    2c32:	80 93 b7 20 	sts	0x20B7, r24
    2c36:	90 93 b8 20 	sts	0x20B8, r25
    2c3a:	80 91 56 20 	lds	r24, 0x2056
    2c3e:	90 91 57 20 	lds	r25, 0x2057
    2c42:	81 30       	cpi	r24, 0x01	; 1
    2c44:	91 05       	cpc	r25, r1
    2c46:	81 f4       	brne	.+32     	; 0x2c68 <__vector_77+0x1a6>
    2c48:	10 92 b9 20 	sts	0x20B9, r1
    2c4c:	0e 94 98 02 	call	0x530	; 0x530 <Menu_Display>
    2c50:	0e 94 c4 02 	call	0x588	; 0x588 <Menu_Reset>
    2c54:	80 91 56 20 	lds	r24, 0x2056
    2c58:	90 91 57 20 	lds	r25, 0x2057
    2c5c:	01 97       	sbiw	r24, 0x01	; 1
    2c5e:	80 93 56 20 	sts	0x2056, r24
    2c62:	90 93 57 20 	sts	0x2057, r25
    2c66:	87 c0       	rjmp	.+270    	; 0x2d76 <__vector_77+0x2b4>
    2c68:	82 30       	cpi	r24, 0x02	; 2
    2c6a:	91 05       	cpc	r25, r1
    2c6c:	08 f1       	brcs	.+66     	; 0x2cb0 <__vector_77+0x1ee>
    2c6e:	01 97       	sbiw	r24, 0x01	; 1
    2c70:	80 93 56 20 	sts	0x2056, r24
    2c74:	90 93 57 20 	sts	0x2057, r25
    2c78:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <menu_check_status>
    2c7c:	80 91 56 20 	lds	r24, 0x2056
    2c80:	90 91 57 20 	lds	r25, 0x2057
    2c84:	88 3b       	cpi	r24, 0xB8	; 184
    2c86:	2b e0       	ldi	r18, 0x0B	; 11
    2c88:	92 07       	cpc	r25, r18
    2c8a:	08 f0       	brcs	.+2      	; 0x2c8e <__vector_77+0x1cc>
    2c8c:	74 c0       	rjmp	.+232    	; 0x2d76 <__vector_77+0x2b4>
    2c8e:	a0 e0       	ldi	r26, 0x00	; 0
    2c90:	b0 e0       	ldi	r27, 0x00	; 0
    2c92:	80 93 2c 20 	sts	0x202C, r24
    2c96:	90 93 2d 20 	sts	0x202D, r25
    2c9a:	a0 93 2e 20 	sts	0x202E, r26
    2c9e:	b0 93 2f 20 	sts	0x202F, r27
    2ca2:	88 ec       	ldi	r24, 0xC8	; 200
    2ca4:	90 e0       	ldi	r25, 0x00	; 0
    2ca6:	80 93 3d 22 	sts	0x223D, r24
    2caa:	90 93 3e 22 	sts	0x223E, r25
    2cae:	63 c0       	rjmp	.+198    	; 0x2d76 <__vector_77+0x2b4>
    2cb0:	a8 e0       	ldi	r26, 0x08	; 8
    2cb2:	b6 e0       	ldi	r27, 0x06	; 6
    2cb4:	dc 90       	ld	r13, X
    2cb6:	ec 90       	ld	r14, X
    2cb8:	8c 91       	ld	r24, X
    2cba:	fc 90       	ld	r15, X
    2cbc:	88 1f       	adc	r24, r24
    2cbe:	88 27       	eor	r24, r24
    2cc0:	88 1f       	adc	r24, r24
    2cc2:	90 e0       	ldi	r25, 0x00	; 0
    2cc4:	88 0f       	add	r24, r24
    2cc6:	99 1f       	adc	r25, r25
    2cc8:	88 0f       	add	r24, r24
    2cca:	99 1f       	adc	r25, r25
    2ccc:	d6 fa       	bst	r13, 6
    2cce:	00 27       	eor	r16, r16
    2cd0:	00 f9       	bld	r16, 0
    2cd2:	10 e0       	ldi	r17, 0x00	; 0
    2cd4:	08 2b       	or	r16, r24
    2cd6:	19 2b       	or	r17, r25
    2cd8:	e4 fa       	bst	r14, 4
    2cda:	ee 24       	eor	r14, r14
    2cdc:	e0 f8       	bld	r14, 0
    2cde:	ce 2d       	mov	r28, r14
    2ce0:	80 e0       	ldi	r24, 0x00	; 0
    2ce2:	d8 2f       	mov	r29, r24
    2ce4:	cc 0f       	add	r28, r28
    2ce6:	dd 1f       	adc	r29, r29
    2ce8:	0c 2b       	or	r16, r28
    2cea:	1d 2b       	or	r17, r29
    2cec:	f5 fa       	bst	r15, 5
    2cee:	ee 27       	eor	r30, r30
    2cf0:	e0 f9       	bld	r30, 0
    2cf2:	f0 e0       	ldi	r31, 0x00	; 0
    2cf4:	cf 01       	movw	r24, r30
    2cf6:	88 0f       	add	r24, r24
    2cf8:	99 1f       	adc	r25, r25
    2cfa:	88 0f       	add	r24, r24
    2cfc:	99 1f       	adc	r25, r25
    2cfe:	88 0f       	add	r24, r24
    2d00:	99 1f       	adc	r25, r25
    2d02:	f8 01       	movw	r30, r16
    2d04:	e8 2b       	or	r30, r24
    2d06:	f9 2b       	or	r31, r25
    2d08:	ee 0f       	add	r30, r30
    2d0a:	ff 1f       	adc	r31, r31
    2d0c:	e8 5f       	subi	r30, 0xF8	; 248
    2d0e:	ff 4d       	sbci	r31, 0xDF	; 223
    2d10:	80 81       	ld	r24, Z
    2d12:	e0 e0       	ldi	r30, 0x00	; 0
    2d14:	f7 e0       	ldi	r31, 0x07	; 7
    2d16:	84 83       	std	Z+4, r24	; 0x04
    2d18:	cc 91       	ld	r28, X
    2d1a:	9c 91       	ld	r25, X
    2d1c:	ec 91       	ld	r30, X
    2d1e:	8c 91       	ld	r24, X
    2d20:	ee 1f       	adc	r30, r30
    2d22:	ee 27       	eor	r30, r30
    2d24:	ee 1f       	adc	r30, r30
    2d26:	f0 e0       	ldi	r31, 0x00	; 0
    2d28:	ee 0f       	add	r30, r30
    2d2a:	ff 1f       	adc	r31, r31
    2d2c:	ee 0f       	add	r30, r30
    2d2e:	ff 1f       	adc	r31, r31
    2d30:	c6 fb       	bst	r28, 6
    2d32:	66 27       	eor	r22, r22
    2d34:	60 f9       	bld	r22, 0
    2d36:	70 e0       	ldi	r23, 0x00	; 0
    2d38:	e6 2b       	or	r30, r22
    2d3a:	f7 2b       	or	r31, r23
    2d3c:	94 fb       	bst	r25, 4
    2d3e:	44 27       	eor	r20, r20
    2d40:	40 f9       	bld	r20, 0
    2d42:	50 e0       	ldi	r21, 0x00	; 0
    2d44:	44 0f       	add	r20, r20
    2d46:	55 1f       	adc	r21, r21
    2d48:	e4 2b       	or	r30, r20
    2d4a:	f5 2b       	or	r31, r21
    2d4c:	85 fb       	bst	r24, 5
    2d4e:	aa 24       	eor	r10, r10
    2d50:	a0 f8       	bld	r10, 0
    2d52:	b1 2c       	mov	r11, r1
    2d54:	95 01       	movw	r18, r10
    2d56:	22 0f       	add	r18, r18
    2d58:	33 1f       	adc	r19, r19
    2d5a:	22 0f       	add	r18, r18
    2d5c:	33 1f       	adc	r19, r19
    2d5e:	22 0f       	add	r18, r18
    2d60:	33 1f       	adc	r19, r19
    2d62:	e2 2b       	or	r30, r18
    2d64:	f3 2b       	or	r31, r19
    2d66:	ee 0f       	add	r30, r30
    2d68:	ff 1f       	adc	r31, r31
    2d6a:	e8 5f       	subi	r30, 0xF8	; 248
    2d6c:	ff 4d       	sbci	r31, 0xDF	; 223
    2d6e:	80 81       	ld	r24, Z
    2d70:	e0 ee       	ldi	r30, 0xE0	; 224
    2d72:	f6 e0       	ldi	r31, 0x06	; 6
    2d74:	84 83       	std	Z+4, r24	; 0x04
    2d76:	ff 91       	pop	r31
    2d78:	ef 91       	pop	r30
    2d7a:	df 91       	pop	r29
    2d7c:	cf 91       	pop	r28
    2d7e:	bf 91       	pop	r27
    2d80:	af 91       	pop	r26
    2d82:	9f 91       	pop	r25
    2d84:	8f 91       	pop	r24
    2d86:	7f 91       	pop	r23
    2d88:	6f 91       	pop	r22
    2d8a:	5f 91       	pop	r21
    2d8c:	4f 91       	pop	r20
    2d8e:	3f 91       	pop	r19
    2d90:	2f 91       	pop	r18
    2d92:	1f 91       	pop	r17
    2d94:	0f 91       	pop	r16
    2d96:	ff 90       	pop	r15
    2d98:	ef 90       	pop	r14
    2d9a:	df 90       	pop	r13
    2d9c:	bf 90       	pop	r11
    2d9e:	af 90       	pop	r10
    2da0:	0f 90       	pop	r0
    2da2:	0b be       	out	0x3b, r0	; 59
    2da4:	0f 90       	pop	r0
    2da6:	0a be       	out	0x3a, r0	; 58
    2da8:	0f 90       	pop	r0
    2daa:	09 be       	out	0x39, r0	; 57
    2dac:	0f 90       	pop	r0
    2dae:	08 be       	out	0x38, r0	; 56
    2db0:	0f 90       	pop	r0
    2db2:	0f be       	out	0x3f, r0	; 63
    2db4:	0f 90       	pop	r0
    2db6:	1f 90       	pop	r1
    2db8:	18 95       	reti

00002dba <__vector_104>:
    2dba:	1f 92       	push	r1
    2dbc:	0f 92       	push	r0
    2dbe:	0f b6       	in	r0, 0x3f	; 63
    2dc0:	0f 92       	push	r0
    2dc2:	11 24       	eor	r1, r1
    2dc4:	08 b6       	in	r0, 0x38	; 56
    2dc6:	0f 92       	push	r0
    2dc8:	18 be       	out	0x38, r1	; 56
    2dca:	0f 90       	pop	r0
    2dcc:	08 be       	out	0x38, r0	; 56
    2dce:	0f 90       	pop	r0
    2dd0:	0f be       	out	0x3f, r0	; 63
    2dd2:	0f 90       	pop	r0
    2dd4:	1f 90       	pop	r1
    2dd6:	18 95       	reti

00002dd8 <__vector_94>:
    2dd8:	1f 92       	push	r1
    2dda:	0f 92       	push	r0
    2ddc:	0f b6       	in	r0, 0x3f	; 63
    2dde:	0f 92       	push	r0
    2de0:	11 24       	eor	r1, r1
    2de2:	08 b6       	in	r0, 0x38	; 56
    2de4:	0f 92       	push	r0
    2de6:	18 be       	out	0x38, r1	; 56
    2de8:	2f 93       	push	r18
    2dea:	3f 93       	push	r19
    2dec:	8f 93       	push	r24
    2dee:	9f 93       	push	r25
    2df0:	20 91 36 24 	lds	r18, 0x2436
    2df4:	30 91 37 24 	lds	r19, 0x2437
    2df8:	80 91 c8 07 	lds	r24, 0x07C8
    2dfc:	81 ff       	sbrs	r24, 1
    2dfe:	03 c0       	rjmp	.+6      	; 0x2e06 <__vector_94+0x2e>
    2e00:	8f ef       	ldi	r24, 0xFF	; 255
    2e02:	9f ef       	ldi	r25, 0xFF	; 255
    2e04:	02 c0       	rjmp	.+4      	; 0x2e0a <__vector_94+0x32>
    2e06:	81 e0       	ldi	r24, 0x01	; 1
    2e08:	90 e0       	ldi	r25, 0x00	; 0
    2e0a:	82 0f       	add	r24, r18
    2e0c:	93 1f       	adc	r25, r19
    2e0e:	80 93 36 24 	sts	0x2436, r24
    2e12:	90 93 37 24 	sts	0x2437, r25
    2e16:	9f 91       	pop	r25
    2e18:	8f 91       	pop	r24
    2e1a:	3f 91       	pop	r19
    2e1c:	2f 91       	pop	r18
    2e1e:	0f 90       	pop	r0
    2e20:	08 be       	out	0x38, r0	; 56
    2e22:	0f 90       	pop	r0
    2e24:	0f be       	out	0x3f, r0	; 63
    2e26:	0f 90       	pop	r0
    2e28:	1f 90       	pop	r1
    2e2a:	18 95       	reti

00002e2c <__vector_96>:
    2e2c:	1f 92       	push	r1
    2e2e:	0f 92       	push	r0
    2e30:	0f b6       	in	r0, 0x3f	; 63
    2e32:	0f 92       	push	r0
    2e34:	11 24       	eor	r1, r1
    2e36:	08 b6       	in	r0, 0x38	; 56
    2e38:	0f 92       	push	r0
    2e3a:	18 be       	out	0x38, r1	; 56
    2e3c:	2f 93       	push	r18
    2e3e:	3f 93       	push	r19
    2e40:	8f 93       	push	r24
    2e42:	9f 93       	push	r25
    2e44:	20 91 85 23 	lds	r18, 0x2385
    2e48:	30 91 86 23 	lds	r19, 0x2386
    2e4c:	80 91 e8 06 	lds	r24, 0x06E8
    2e50:	84 ff       	sbrs	r24, 4
    2e52:	03 c0       	rjmp	.+6      	; 0x2e5a <__vector_96+0x2e>
    2e54:	8f ef       	ldi	r24, 0xFF	; 255
    2e56:	9f ef       	ldi	r25, 0xFF	; 255
    2e58:	02 c0       	rjmp	.+4      	; 0x2e5e <__vector_96+0x32>
    2e5a:	81 e0       	ldi	r24, 0x01	; 1
    2e5c:	90 e0       	ldi	r25, 0x00	; 0
    2e5e:	82 0f       	add	r24, r18
    2e60:	93 1f       	adc	r25, r19
    2e62:	80 93 85 23 	sts	0x2385, r24
    2e66:	90 93 86 23 	sts	0x2386, r25
    2e6a:	9f 91       	pop	r25
    2e6c:	8f 91       	pop	r24
    2e6e:	3f 91       	pop	r19
    2e70:	2f 91       	pop	r18
    2e72:	0f 90       	pop	r0
    2e74:	08 be       	out	0x38, r0	; 56
    2e76:	0f 90       	pop	r0
    2e78:	0f be       	out	0x3f, r0	; 63
    2e7a:	0f 90       	pop	r0
    2e7c:	1f 90       	pop	r1
    2e7e:	18 95       	reti

00002e80 <__vector_2>:
    2e80:	1f 92       	push	r1
    2e82:	0f 92       	push	r0
    2e84:	0f b6       	in	r0, 0x3f	; 63
    2e86:	0f 92       	push	r0
    2e88:	11 24       	eor	r1, r1
    2e8a:	08 b6       	in	r0, 0x38	; 56
    2e8c:	0f 92       	push	r0
    2e8e:	18 be       	out	0x38, r1	; 56
    2e90:	2f 93       	push	r18
    2e92:	3f 93       	push	r19
    2e94:	8f 93       	push	r24
    2e96:	9f 93       	push	r25
    2e98:	20 91 dd 23 	lds	r18, 0x23DD
    2e9c:	30 91 de 23 	lds	r19, 0x23DE
    2ea0:	80 91 48 06 	lds	r24, 0x0648
    2ea4:	84 ff       	sbrs	r24, 4
    2ea6:	03 c0       	rjmp	.+6      	; 0x2eae <__vector_2+0x2e>
    2ea8:	8f ef       	ldi	r24, 0xFF	; 255
    2eaa:	9f ef       	ldi	r25, 0xFF	; 255
    2eac:	02 c0       	rjmp	.+4      	; 0x2eb2 <__vector_2+0x32>
    2eae:	81 e0       	ldi	r24, 0x01	; 1
    2eb0:	90 e0       	ldi	r25, 0x00	; 0
    2eb2:	82 0f       	add	r24, r18
    2eb4:	93 1f       	adc	r25, r19
    2eb6:	80 93 dd 23 	sts	0x23DD, r24
    2eba:	90 93 de 23 	sts	0x23DE, r25
    2ebe:	9f 91       	pop	r25
    2ec0:	8f 91       	pop	r24
    2ec2:	3f 91       	pop	r19
    2ec4:	2f 91       	pop	r18
    2ec6:	0f 90       	pop	r0
    2ec8:	08 be       	out	0x38, r0	; 56
    2eca:	0f 90       	pop	r0
    2ecc:	0f be       	out	0x3f, r0	; 63
    2ece:	0f 90       	pop	r0
    2ed0:	1f 90       	pop	r1
    2ed2:	18 95       	reti

00002ed4 <__vector_95>:
    2ed4:	1f 92       	push	r1
    2ed6:	0f 92       	push	r0
    2ed8:	0f b6       	in	r0, 0x3f	; 63
    2eda:	0f 92       	push	r0
    2edc:	11 24       	eor	r1, r1
    2ede:	08 b6       	in	r0, 0x38	; 56
    2ee0:	0f 92       	push	r0
    2ee2:	18 be       	out	0x38, r1	; 56
    2ee4:	2f 93       	push	r18
    2ee6:	3f 93       	push	r19
    2ee8:	8f 93       	push	r24
    2eea:	9f 93       	push	r25
    2eec:	20 91 50 24 	lds	r18, 0x2450
    2ef0:	30 91 51 24 	lds	r19, 0x2451
    2ef4:	80 91 c8 07 	lds	r24, 0x07C8
    2ef8:	82 ff       	sbrs	r24, 2
    2efa:	03 c0       	rjmp	.+6      	; 0x2f02 <__vector_95+0x2e>
    2efc:	8f ef       	ldi	r24, 0xFF	; 255
    2efe:	9f ef       	ldi	r25, 0xFF	; 255
    2f00:	02 c0       	rjmp	.+4      	; 0x2f06 <__vector_95+0x32>
    2f02:	81 e0       	ldi	r24, 0x01	; 1
    2f04:	90 e0       	ldi	r25, 0x00	; 0
    2f06:	82 0f       	add	r24, r18
    2f08:	93 1f       	adc	r25, r19
    2f0a:	80 93 50 24 	sts	0x2450, r24
    2f0e:	90 93 51 24 	sts	0x2451, r25
    2f12:	9f 91       	pop	r25
    2f14:	8f 91       	pop	r24
    2f16:	3f 91       	pop	r19
    2f18:	2f 91       	pop	r18
    2f1a:	0f 90       	pop	r0
    2f1c:	08 be       	out	0x38, r0	; 56
    2f1e:	0f 90       	pop	r0
    2f20:	0f be       	out	0x3f, r0	; 63
    2f22:	0f 90       	pop	r0
    2f24:	1f 90       	pop	r1
    2f26:	18 95       	reti

00002f28 <__vector_97>:
    2f28:	1f 92       	push	r1
    2f2a:	0f 92       	push	r0
    2f2c:	0f b6       	in	r0, 0x3f	; 63
    2f2e:	0f 92       	push	r0
    2f30:	11 24       	eor	r1, r1
    2f32:	08 b6       	in	r0, 0x38	; 56
    2f34:	0f 92       	push	r0
    2f36:	18 be       	out	0x38, r1	; 56
    2f38:	0f 90       	pop	r0
    2f3a:	08 be       	out	0x38, r0	; 56
    2f3c:	0f 90       	pop	r0
    2f3e:	0f be       	out	0x3f, r0	; 63
    2f40:	0f 90       	pop	r0
    2f42:	1f 90       	pop	r1
    2f44:	18 95       	reti

00002f46 <__vector_100>:
    2f46:	1f 92       	push	r1
    2f48:	0f 92       	push	r0
    2f4a:	0f b6       	in	r0, 0x3f	; 63
    2f4c:	0f 92       	push	r0
    2f4e:	11 24       	eor	r1, r1
    2f50:	08 b6       	in	r0, 0x38	; 56
    2f52:	0f 92       	push	r0
    2f54:	18 be       	out	0x38, r1	; 56
    2f56:	09 b6       	in	r0, 0x39	; 57
    2f58:	0f 92       	push	r0
    2f5a:	19 be       	out	0x39, r1	; 57
    2f5c:	0b b6       	in	r0, 0x3b	; 59
    2f5e:	0f 92       	push	r0
    2f60:	1b be       	out	0x3b, r1	; 59
    2f62:	2f 93       	push	r18
    2f64:	3f 93       	push	r19
    2f66:	4f 93       	push	r20
    2f68:	5f 93       	push	r21
    2f6a:	6f 93       	push	r22
    2f6c:	7f 93       	push	r23
    2f6e:	8f 93       	push	r24
    2f70:	9f 93       	push	r25
    2f72:	af 93       	push	r26
    2f74:	bf 93       	push	r27
    2f76:	ef 93       	push	r30
    2f78:	ff 93       	push	r31
    2f7a:	80 91 56 20 	lds	r24, 0x2056
    2f7e:	90 91 57 20 	lds	r25, 0x2057
    2f82:	89 2b       	or	r24, r25
    2f84:	89 f4       	brne	.+34     	; 0x2fa8 <__vector_100+0x62>
    2f86:	80 91 e8 06 	lds	r24, 0x06E8
    2f8a:	69 e5       	ldi	r22, 0x59	; 89
    2f8c:	70 e2       	ldi	r23, 0x20	; 32
    2f8e:	88 1f       	adc	r24, r24
    2f90:	88 27       	eor	r24, r24
    2f92:	88 1f       	adc	r24, r24
    2f94:	0e 94 89 02 	call	0x512	; 0x512 <menu_check_sw>
    2f98:	80 91 a8 06 	lds	r24, 0x06A8
    2f9c:	68 e5       	ldi	r22, 0x58	; 88
    2f9e:	70 e2       	ldi	r23, 0x20	; 32
    2fa0:	82 95       	swap	r24
    2fa2:	81 70       	andi	r24, 0x01	; 1
    2fa4:	0e 94 89 02 	call	0x512	; 0x512 <menu_check_sw>
    2fa8:	80 e3       	ldi	r24, 0x30	; 48
    2faa:	95 e7       	ldi	r25, 0x75	; 117
    2fac:	80 93 56 20 	sts	0x2056, r24
    2fb0:	90 93 57 20 	sts	0x2057, r25
    2fb4:	8f ef       	ldi	r24, 0xFF	; 255
    2fb6:	80 93 b9 20 	sts	0x20B9, r24
    2fba:	0e 94 98 02 	call	0x530	; 0x530 <Menu_Display>
    2fbe:	ff 91       	pop	r31
    2fc0:	ef 91       	pop	r30
    2fc2:	bf 91       	pop	r27
    2fc4:	af 91       	pop	r26
    2fc6:	9f 91       	pop	r25
    2fc8:	8f 91       	pop	r24
    2fca:	7f 91       	pop	r23
    2fcc:	6f 91       	pop	r22
    2fce:	5f 91       	pop	r21
    2fd0:	4f 91       	pop	r20
    2fd2:	3f 91       	pop	r19
    2fd4:	2f 91       	pop	r18
    2fd6:	0f 90       	pop	r0
    2fd8:	0b be       	out	0x3b, r0	; 59
    2fda:	0f 90       	pop	r0
    2fdc:	09 be       	out	0x39, r0	; 57
    2fde:	0f 90       	pop	r0
    2fe0:	08 be       	out	0x38, r0	; 56
    2fe2:	0f 90       	pop	r0
    2fe4:	0f be       	out	0x3f, r0	; 63
    2fe6:	0f 90       	pop	r0
    2fe8:	1f 90       	pop	r1
    2fea:	18 95       	reti

00002fec <disp_ans>:
    2fec:	ef 92       	push	r14
    2fee:	ff 92       	push	r15
    2ff0:	0f 93       	push	r16
    2ff2:	1f 93       	push	r17
    2ff4:	cf 93       	push	r28
    2ff6:	df 93       	push	r29
    2ff8:	cd b7       	in	r28, 0x3d	; 61
    2ffa:	de b7       	in	r29, 0x3e	; 62
    2ffc:	c8 5c       	subi	r28, 0xC8	; 200
    2ffe:	d1 09       	sbc	r29, r1
    3000:	cd bf       	out	0x3d, r28	; 61
    3002:	de bf       	out	0x3e, r29	; 62
    3004:	e9 e8       	ldi	r30, 0x89	; 137
    3006:	f3 e2       	ldi	r31, 0x23	; 35
    3008:	81 81       	ldd	r24, Z+1	; 0x01
    300a:	8f 93       	push	r24
    300c:	80 81       	ld	r24, Z
    300e:	8f 93       	push	r24
    3010:	ea e3       	ldi	r30, 0x3A	; 58
    3012:	f4 e2       	ldi	r31, 0x24	; 36
    3014:	81 81       	ldd	r24, Z+1	; 0x01
    3016:	8f 93       	push	r24
    3018:	80 81       	ld	r24, Z
    301a:	8f 93       	push	r24
    301c:	e4 e5       	ldi	r30, 0x54	; 84
    301e:	f4 e2       	ldi	r31, 0x24	; 36
    3020:	81 81       	ldd	r24, Z+1	; 0x01
    3022:	8f 93       	push	r24
    3024:	80 81       	ld	r24, Z
    3026:	8f 93       	push	r24
    3028:	ef ed       	ldi	r30, 0xDF	; 223
    302a:	f3 e2       	ldi	r31, 0x23	; 35
    302c:	81 81       	ldd	r24, Z+1	; 0x01
    302e:	8f 93       	push	r24
    3030:	80 81       	ld	r24, Z
    3032:	8f 93       	push	r24
    3034:	8c e3       	ldi	r24, 0x3C	; 60
    3036:	90 e2       	ldi	r25, 0x20	; 32
    3038:	9f 93       	push	r25
    303a:	8f 93       	push	r24
    303c:	ce 01       	movw	r24, r28
    303e:	01 96       	adiw	r24, 0x01	; 1
    3040:	9f 93       	push	r25
    3042:	8f 93       	push	r24
    3044:	0e 94 b3 2d 	call	0x5b66	; 0x5b66 <sprintf>
    3048:	cd bf       	out	0x3d, r28	; 61
    304a:	de bf       	out	0x3e, r29	; 62
    304c:	88 23       	and	r24, r24
    304e:	b1 f0       	breq	.+44     	; 0x307c <disp_ans+0x90>
    3050:	8e 01       	movw	r16, r28
    3052:	0f 5f       	subi	r16, 0xFF	; 255
    3054:	1f 4f       	sbci	r17, 0xFF	; 255
    3056:	81 50       	subi	r24, 0x01	; 1
    3058:	68 94       	set
    305a:	ee 24       	eor	r14, r14
    305c:	e1 f8       	bld	r14, 1
    305e:	f1 2c       	mov	r15, r1
    3060:	ec 0e       	add	r14, r28
    3062:	fd 1e       	adc	r15, r29
    3064:	e8 0e       	add	r14, r24
    3066:	f1 1c       	adc	r15, r1
    3068:	f8 01       	movw	r30, r16
    306a:	61 91       	ld	r22, Z+
    306c:	8f 01       	movw	r16, r30
    306e:	80 ea       	ldi	r24, 0xA0	; 160
    3070:	9a e0       	ldi	r25, 0x0A	; 10
    3072:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <usart_putchar>
    3076:	0e 15       	cp	r16, r14
    3078:	1f 05       	cpc	r17, r15
    307a:	b1 f7       	brne	.-20     	; 0x3068 <disp_ans+0x7c>
    307c:	c8 53       	subi	r28, 0x38	; 56
    307e:	df 4f       	sbci	r29, 0xFF	; 255
    3080:	cd bf       	out	0x3d, r28	; 61
    3082:	de bf       	out	0x3e, r29	; 62
    3084:	df 91       	pop	r29
    3086:	cf 91       	pop	r28
    3088:	1f 91       	pop	r17
    308a:	0f 91       	pop	r16
    308c:	ff 90       	pop	r15
    308e:	ef 90       	pop	r14
    3090:	08 95       	ret

00003092 <main>:
    3092:	cf 93       	push	r28
    3094:	df 93       	push	r29
    3096:	cd b7       	in	r28, 0x3d	; 61
    3098:	de b7       	in	r29, 0x3e	; 62
    309a:	c8 5d       	subi	r28, 0xD8	; 216
    309c:	d1 09       	sbc	r29, r1
    309e:	cd bf       	out	0x3d, r28	; 61
    30a0:	de bf       	out	0x3e, r29	; 62
    30a2:	0e 94 9a 0f 	call	0x1f34	; 0x1f34 <En_RC32M>
    30a6:	e2 ea       	ldi	r30, 0xA2	; 162
    30a8:	f0 e0       	ldi	r31, 0x00	; 0
    30aa:	80 81       	ld	r24, Z
    30ac:	87 60       	ori	r24, 0x07	; 7
    30ae:	80 83       	st	Z, r24
    30b0:	0e 94 af 0f 	call	0x1f5e	; 0x1f5e <PORT_init>
    30b4:	0e 94 13 10 	call	0x2026	; 0x2026 <TimerD0_init>
    30b8:	0e 94 f8 0f 	call	0x1ff0	; 0x1ff0 <TimerC0_init>
    30bc:	09 d8       	rcall	.-4078   	; 0x20d0 <USARTF0_init>
    30be:	2d d8       	rcall	.-4006   	; 0x211a <USARTF1_init>
    30c0:	0e 94 46 10 	call	0x208c	; 0x208c <USARTE0_init>
    30c4:	48 d8       	rcall	.-3952   	; 0x2156 <ADCA_init>
    30c6:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <LCDInit>
    30ca:	78 94       	sei
    30cc:	88 eb       	ldi	r24, 0xB8	; 184
    30ce:	9b e0       	ldi	r25, 0x0B	; 11
    30d0:	a0 e0       	ldi	r26, 0x00	; 0
    30d2:	b0 e0       	ldi	r27, 0x00	; 0
    30d4:	80 93 34 20 	sts	0x2034, r24
    30d8:	90 93 35 20 	sts	0x2035, r25
    30dc:	a0 93 36 20 	sts	0x2036, r26
    30e0:	b0 93 37 20 	sts	0x2037, r27
    30e4:	24 ef       	ldi	r18, 0xF4	; 244
    30e6:	31 e0       	ldi	r19, 0x01	; 1
    30e8:	20 93 05 24 	sts	0x2405, r18
    30ec:	30 93 06 24 	sts	0x2406, r19
    30f0:	80 93 38 20 	sts	0x2038, r24
    30f4:	90 93 39 20 	sts	0x2039, r25
    30f8:	a0 93 3a 20 	sts	0x203A, r26
    30fc:	b0 93 3b 20 	sts	0x203B, r27
    3100:	84 e6       	ldi	r24, 0x64	; 100
    3102:	90 e0       	ldi	r25, 0x00	; 0
    3104:	80 93 f5 21 	sts	0x21F5, r24
    3108:	90 93 f6 21 	sts	0x21F6, r25
    310c:	88 ee       	ldi	r24, 0xE8	; 232
    310e:	93 e0       	ldi	r25, 0x03	; 3
    3110:	a0 e0       	ldi	r26, 0x00	; 0
    3112:	b0 e0       	ldi	r27, 0x00	; 0
    3114:	80 93 30 20 	sts	0x2030, r24
    3118:	90 93 31 20 	sts	0x2031, r25
    311c:	a0 93 32 20 	sts	0x2032, r26
    3120:	b0 93 33 20 	sts	0x2033, r27
    3124:	88 ec       	ldi	r24, 0xC8	; 200
    3126:	90 e0       	ldi	r25, 0x00	; 0
    3128:	80 93 33 24 	sts	0x2433, r24
    312c:	90 93 34 24 	sts	0x2434, r25
    3130:	80 ed       	ldi	r24, 0xD0	; 208
    3132:	97 e0       	ldi	r25, 0x07	; 7
    3134:	a0 e0       	ldi	r26, 0x00	; 0
    3136:	b0 e0       	ldi	r27, 0x00	; 0
    3138:	80 93 2c 20 	sts	0x202C, r24
    313c:	90 93 2d 20 	sts	0x202D, r25
    3140:	a0 93 2e 20 	sts	0x202E, r26
    3144:	b0 93 2f 20 	sts	0x202F, r27
    3148:	86 e9       	ldi	r24, 0x96	; 150
    314a:	90 e0       	ldi	r25, 0x00	; 0
    314c:	80 93 3d 22 	sts	0x223D, r24
    3150:	90 93 3e 22 	sts	0x223E, r25
    3154:	e8 e0       	ldi	r30, 0x08	; 8
    3156:	f6 e0       	ldi	r31, 0x06	; 6
    3158:	90 81       	ld	r25, Z
    315a:	30 81       	ld	r19, Z
    315c:	80 81       	ld	r24, Z
    315e:	40 81       	ld	r20, Z
    3160:	e3 e0       	ldi	r30, 0x03	; 3
    3162:	f0 e2       	ldi	r31, 0x20	; 32
    3164:	88 1f       	adc	r24, r24
    3166:	88 27       	eor	r24, r24
    3168:	88 1f       	adc	r24, r24
    316a:	28 2f       	mov	r18, r24
    316c:	22 0f       	add	r18, r18
    316e:	22 0f       	add	r18, r18
    3170:	96 fb       	bst	r25, 6
    3172:	88 27       	eor	r24, r24
    3174:	80 f9       	bld	r24, 0
    3176:	28 2b       	or	r18, r24
    3178:	34 fb       	bst	r19, 4
    317a:	88 24       	eor	r8, r8
    317c:	80 f8       	bld	r8, 0
    317e:	91 2c       	mov	r9, r1
    3180:	c4 01       	movw	r24, r8
    3182:	88 0f       	add	r24, r24
    3184:	99 1f       	adc	r25, r25
    3186:	28 2b       	or	r18, r24
    3188:	45 fb       	bst	r20, 5
    318a:	00 27       	eor	r16, r16
    318c:	00 f9       	bld	r16, 0
    318e:	10 e0       	ldi	r17, 0x00	; 0
    3190:	c8 01       	movw	r24, r16
    3192:	88 0f       	add	r24, r24
    3194:	99 1f       	adc	r25, r25
    3196:	88 0f       	add	r24, r24
    3198:	99 1f       	adc	r25, r25
    319a:	88 0f       	add	r24, r24
    319c:	99 1f       	adc	r25, r25
    319e:	82 2b       	or	r24, r18
    31a0:	90 81       	ld	r25, Z
    31a2:	89 0f       	add	r24, r25
    31a4:	80 83       	st	Z, r24
    31a6:	82 e0       	ldi	r24, 0x02	; 2
    31a8:	e0 e8       	ldi	r30, 0x80	; 128
    31aa:	f6 e0       	ldi	r31, 0x06	; 6
    31ac:	86 83       	std	Z+6, r24	; 0x06
    31ae:	0e 94 2d 10 	call	0x205a	; 0x205a <SPI_Init>
    31b2:	1a e6       	ldi	r17, 0x6A	; 106
    31b4:	1a 95       	dec	r17
    31b6:	f1 f7       	brne	.-4      	; 0x31b4 <main+0x122>
    31b8:	00 c0       	rjmp	.+0      	; 0x31ba <main+0x128>
    31ba:	2f ef       	ldi	r18, 0xFF	; 255
    31bc:	33 ec       	ldi	r19, 0xC3	; 195
    31be:	49 e0       	ldi	r20, 0x09	; 9
    31c0:	21 50       	subi	r18, 0x01	; 1
    31c2:	30 40       	sbci	r19, 0x00	; 0
    31c4:	40 40       	sbci	r20, 0x00	; 0
    31c6:	e1 f7       	brne	.-8      	; 0x31c0 <main+0x12e>
    31c8:	00 c0       	rjmp	.+0      	; 0x31ca <main+0x138>
    31ca:	00 00       	nop
    31cc:	0e 94 bf 2a 	call	0x557e	; 0x557e <NRF24L01_L_Clear_Interrupts>
    31d0:	0e 94 86 2b 	call	0x570c	; 0x570c <NRF24L01_L_Flush_TX>
    31d4:	0e 94 94 2b 	call	0x5728	; 0x5728 <NRF24L01_L_Flush_RX>
    31d8:	82 e0       	ldi	r24, 0x02	; 2
    31da:	e0 e8       	ldi	r30, 0x80	; 128
    31dc:	f6 e0       	ldi	r31, 0x06	; 6
    31de:	86 83       	std	Z+6, r24	; 0x06
    31e0:	e8 e0       	ldi	r30, 0x08	; 8
    31e2:	f6 e0       	ldi	r31, 0x06	; 6
    31e4:	20 81       	ld	r18, Z
    31e6:	30 81       	ld	r19, Z
    31e8:	80 81       	ld	r24, Z
    31ea:	40 81       	ld	r20, Z
    31ec:	88 1f       	adc	r24, r24
    31ee:	88 27       	eor	r24, r24
    31f0:	88 1f       	adc	r24, r24
    31f2:	90 e0       	ldi	r25, 0x00	; 0
    31f4:	88 0f       	add	r24, r24
    31f6:	99 1f       	adc	r25, r25
    31f8:	88 0f       	add	r24, r24
    31fa:	99 1f       	adc	r25, r25
    31fc:	26 fb       	bst	r18, 6
    31fe:	ee 24       	eor	r14, r14
    3200:	e0 f8       	bld	r14, 0
    3202:	f1 2c       	mov	r15, r1
    3204:	e8 2a       	or	r14, r24
    3206:	f9 2a       	or	r15, r25
    3208:	34 fb       	bst	r19, 4
    320a:	cc 24       	eor	r12, r12
    320c:	c0 f8       	bld	r12, 0
    320e:	d1 2c       	mov	r13, r1
    3210:	c6 01       	movw	r24, r12
    3212:	88 0f       	add	r24, r24
    3214:	99 1f       	adc	r25, r25
    3216:	e8 2a       	or	r14, r24
    3218:	f9 2a       	or	r15, r25
    321a:	45 fb       	bst	r20, 5
    321c:	aa 24       	eor	r10, r10
    321e:	a0 f8       	bld	r10, 0
    3220:	b1 2c       	mov	r11, r1
    3222:	c5 01       	movw	r24, r10
    3224:	88 0f       	add	r24, r24
    3226:	99 1f       	adc	r25, r25
    3228:	88 0f       	add	r24, r24
    322a:	99 1f       	adc	r25, r25
    322c:	88 0f       	add	r24, r24
    322e:	99 1f       	adc	r25, r25
    3230:	8e 29       	or	r24, r14
    3232:	9f 29       	or	r25, r15
    3234:	03 97       	sbiw	r24, 0x03	; 3
    3236:	84 f4       	brge	.+32     	; 0x3258 <main+0x1c6>
    3238:	0f 2e       	mov	r0, r31
    323a:	f6 e0       	ldi	r31, 0x06	; 6
    323c:	cf 2e       	mov	r12, r31
    323e:	f0 2d       	mov	r31, r0
    3240:	68 94       	set
    3242:	ee 24       	eor	r14, r14
    3244:	e5 f8       	bld	r14, 5
    3246:	05 e0       	ldi	r16, 0x05	; 5
    3248:	23 e0       	ldi	r18, 0x03	; 3
    324a:	30 e2       	ldi	r19, 0x20	; 32
    324c:	48 e0       	ldi	r20, 0x08	; 8
    324e:	62 e3       	ldi	r22, 0x32	; 50
    3250:	80 e0       	ldi	r24, 0x00	; 0
    3252:	0e 94 46 2b 	call	0x568c	; 0x568c <NRF24L01_L_Init_milad>
    3256:	0f c0       	rjmp	.+30     	; 0x3276 <main+0x1e4>
    3258:	0f 2e       	mov	r0, r31
    325a:	f6 e0       	ldi	r31, 0x06	; 6
    325c:	cf 2e       	mov	r12, r31
    325e:	f0 2d       	mov	r31, r0
    3260:	68 94       	set
    3262:	ee 24       	eor	r14, r14
    3264:	e5 f8       	bld	r14, 5
    3266:	05 e0       	ldi	r16, 0x05	; 5
    3268:	23 e0       	ldi	r18, 0x03	; 3
    326a:	30 e2       	ldi	r19, 0x20	; 32
    326c:	48 e0       	ldi	r20, 0x08	; 8
    326e:	61 e0       	ldi	r22, 0x01	; 1
    3270:	80 e0       	ldi	r24, 0x00	; 0
    3272:	0e 94 46 2b 	call	0x568c	; 0x568c <NRF24L01_L_Init_milad>
    3276:	61 e0       	ldi	r22, 0x01	; 1
    3278:	8c e3       	ldi	r24, 0x3C	; 60
    327a:	0e 94 96 2a 	call	0x552c	; 0x552c <NRF24L01_L_WriteReg>
    327e:	66 e0       	ldi	r22, 0x06	; 6
    3280:	8d e3       	ldi	r24, 0x3D	; 61
    3282:	0e 94 96 2a 	call	0x552c	; 0x552c <NRF24L01_L_WriteReg>
    3286:	82 e0       	ldi	r24, 0x02	; 2
    3288:	e0 e8       	ldi	r30, 0x80	; 128
    328a:	f6 e0       	ldi	r31, 0x06	; 6
    328c:	85 83       	std	Z+5, r24	; 0x05
    328e:	8f e0       	ldi	r24, 0x0F	; 15
    3290:	94 e0       	ldi	r25, 0x04	; 4
    3292:	01 97       	sbiw	r24, 0x01	; 1
    3294:	f1 f7       	brne	.-4      	; 0x3292 <main+0x200>
    3296:	00 c0       	rjmp	.+0      	; 0x3298 <main+0x206>
    3298:	00 00       	nop
    329a:	a8 95       	wdr
    329c:	80 91 ac 20 	lds	r24, 0x20AC
    32a0:	88 23       	and	r24, r24
    32a2:	11 f4       	brne	.+4      	; 0x32a8 <main+0x216>
    32a4:	0c 94 e9 29 	jmp	0x53d2	; 0x53d2 <__stack+0x13d3>
    32a8:	ab e8       	ldi	r26, 0x8B	; 139
    32aa:	b3 e2       	ldi	r27, 0x23	; 35
    32ac:	0d 91       	ld	r16, X+
    32ae:	1c 91       	ld	r17, X
    32b0:	ef e8       	ldi	r30, 0x8F	; 143
    32b2:	f3 e2       	ldi	r31, 0x23	; 35
    32b4:	00 83       	st	Z, r16
    32b6:	11 83       	std	Z+1, r17	; 0x01
    32b8:	a7 e8       	ldi	r26, 0x87	; 135
    32ba:	b3 e2       	ldi	r27, 0x23	; 35
    32bc:	8d 91       	ld	r24, X+
    32be:	9c 91       	ld	r25, X
    32c0:	9c 01       	movw	r18, r24
    32c2:	20 1b       	sub	r18, r16
    32c4:	31 0b       	sbc	r19, r17
    32c6:	21 53       	subi	r18, 0x31	; 49
    32c8:	38 4f       	sbci	r19, 0xF8	; 248
    32ca:	2f 39       	cpi	r18, 0x9F	; 159
    32cc:	3f 40       	sbci	r19, 0x0F	; 15
    32ce:	20 f4       	brcc	.+8      	; 0x32d8 <main+0x246>
    32d0:	eb e8       	ldi	r30, 0x8B	; 139
    32d2:	f3 e2       	ldi	r31, 0x23	; 35
    32d4:	80 83       	st	Z, r24
    32d6:	91 83       	std	Z+1, r25	; 0x01
    32d8:	b8 01       	movw	r22, r16
    32da:	88 27       	eor	r24, r24
    32dc:	77 fd       	sbrc	r23, 7
    32de:	80 95       	com	r24
    32e0:	98 2f       	mov	r25, r24
    32e2:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    32e6:	6b 01       	movw	r12, r22
    32e8:	7c 01       	movw	r14, r24
    32ea:	ab e8       	ldi	r26, 0x8B	; 139
    32ec:	b3 e2       	ldi	r27, 0x23	; 35
    32ee:	8d 91       	ld	r24, X+
    32f0:	9c 91       	ld	r25, X
    32f2:	80 1b       	sub	r24, r16
    32f4:	91 0b       	sbc	r25, r17
    32f6:	bc 01       	movw	r22, r24
    32f8:	88 27       	eor	r24, r24
    32fa:	77 fd       	sbrc	r23, 7
    32fc:	80 95       	com	r24
    32fe:	98 2f       	mov	r25, r24
    3300:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3304:	2e ea       	ldi	r18, 0xAE	; 174
    3306:	37 e4       	ldi	r19, 0x47	; 71
    3308:	41 ee       	ldi	r20, 0xE1	; 225
    330a:	5d e3       	ldi	r21, 0x3D	; 61
    330c:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3310:	9b 01       	movw	r18, r22
    3312:	ac 01       	movw	r20, r24
    3314:	c7 01       	movw	r24, r14
    3316:	b6 01       	movw	r22, r12
    3318:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    331c:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3320:	eb e8       	ldi	r30, 0x8B	; 139
    3322:	f3 e2       	ldi	r31, 0x23	; 35
    3324:	60 83       	st	Z, r22
    3326:	71 83       	std	Z+1, r23	; 0x01
    3328:	ac e3       	ldi	r26, 0x3C	; 60
    332a:	b4 e2       	ldi	r27, 0x24	; 36
    332c:	0d 91       	ld	r16, X+
    332e:	1c 91       	ld	r17, X
    3330:	e0 e4       	ldi	r30, 0x40	; 64
    3332:	f4 e2       	ldi	r31, 0x24	; 36
    3334:	00 83       	st	Z, r16
    3336:	11 83       	std	Z+1, r17	; 0x01
    3338:	a8 e3       	ldi	r26, 0x38	; 56
    333a:	b4 e2       	ldi	r27, 0x24	; 36
    333c:	8d 91       	ld	r24, X+
    333e:	9c 91       	ld	r25, X
    3340:	9c 01       	movw	r18, r24
    3342:	20 1b       	sub	r18, r16
    3344:	31 0b       	sbc	r19, r17
    3346:	21 53       	subi	r18, 0x31	; 49
    3348:	38 4f       	sbci	r19, 0xF8	; 248
    334a:	2f 39       	cpi	r18, 0x9F	; 159
    334c:	3f 40       	sbci	r19, 0x0F	; 15
    334e:	20 f4       	brcc	.+8      	; 0x3358 <main+0x2c6>
    3350:	ec e3       	ldi	r30, 0x3C	; 60
    3352:	f4 e2       	ldi	r31, 0x24	; 36
    3354:	80 83       	st	Z, r24
    3356:	91 83       	std	Z+1, r25	; 0x01
    3358:	b8 01       	movw	r22, r16
    335a:	88 27       	eor	r24, r24
    335c:	77 fd       	sbrc	r23, 7
    335e:	80 95       	com	r24
    3360:	98 2f       	mov	r25, r24
    3362:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3366:	6b 01       	movw	r12, r22
    3368:	7c 01       	movw	r14, r24
    336a:	ac e3       	ldi	r26, 0x3C	; 60
    336c:	b4 e2       	ldi	r27, 0x24	; 36
    336e:	8d 91       	ld	r24, X+
    3370:	9c 91       	ld	r25, X
    3372:	80 1b       	sub	r24, r16
    3374:	91 0b       	sbc	r25, r17
    3376:	bc 01       	movw	r22, r24
    3378:	88 27       	eor	r24, r24
    337a:	77 fd       	sbrc	r23, 7
    337c:	80 95       	com	r24
    337e:	98 2f       	mov	r25, r24
    3380:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3384:	2e ea       	ldi	r18, 0xAE	; 174
    3386:	37 e4       	ldi	r19, 0x47	; 71
    3388:	41 ee       	ldi	r20, 0xE1	; 225
    338a:	5d e3       	ldi	r21, 0x3D	; 61
    338c:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3390:	9b 01       	movw	r18, r22
    3392:	ac 01       	movw	r20, r24
    3394:	c7 01       	movw	r24, r14
    3396:	b6 01       	movw	r22, r12
    3398:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    339c:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    33a0:	ec e3       	ldi	r30, 0x3C	; 60
    33a2:	f4 e2       	ldi	r31, 0x24	; 36
    33a4:	60 83       	st	Z, r22
    33a6:	71 83       	std	Z+1, r23	; 0x01
    33a8:	a6 e5       	ldi	r26, 0x56	; 86
    33aa:	b4 e2       	ldi	r27, 0x24	; 36
    33ac:	0d 91       	ld	r16, X+
    33ae:	1c 91       	ld	r17, X
    33b0:	ea e5       	ldi	r30, 0x5A	; 90
    33b2:	f4 e2       	ldi	r31, 0x24	; 36
    33b4:	00 83       	st	Z, r16
    33b6:	11 83       	std	Z+1, r17	; 0x01
    33b8:	a2 e5       	ldi	r26, 0x52	; 82
    33ba:	b4 e2       	ldi	r27, 0x24	; 36
    33bc:	8d 91       	ld	r24, X+
    33be:	9c 91       	ld	r25, X
    33c0:	9c 01       	movw	r18, r24
    33c2:	20 1b       	sub	r18, r16
    33c4:	31 0b       	sbc	r19, r17
    33c6:	21 53       	subi	r18, 0x31	; 49
    33c8:	38 4f       	sbci	r19, 0xF8	; 248
    33ca:	2f 39       	cpi	r18, 0x9F	; 159
    33cc:	3f 40       	sbci	r19, 0x0F	; 15
    33ce:	20 f4       	brcc	.+8      	; 0x33d8 <main+0x346>
    33d0:	e6 e5       	ldi	r30, 0x56	; 86
    33d2:	f4 e2       	ldi	r31, 0x24	; 36
    33d4:	80 83       	st	Z, r24
    33d6:	91 83       	std	Z+1, r25	; 0x01
    33d8:	b8 01       	movw	r22, r16
    33da:	88 27       	eor	r24, r24
    33dc:	77 fd       	sbrc	r23, 7
    33de:	80 95       	com	r24
    33e0:	98 2f       	mov	r25, r24
    33e2:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    33e6:	6b 01       	movw	r12, r22
    33e8:	7c 01       	movw	r14, r24
    33ea:	a6 e5       	ldi	r26, 0x56	; 86
    33ec:	b4 e2       	ldi	r27, 0x24	; 36
    33ee:	8d 91       	ld	r24, X+
    33f0:	9c 91       	ld	r25, X
    33f2:	80 1b       	sub	r24, r16
    33f4:	91 0b       	sbc	r25, r17
    33f6:	bc 01       	movw	r22, r24
    33f8:	88 27       	eor	r24, r24
    33fa:	77 fd       	sbrc	r23, 7
    33fc:	80 95       	com	r24
    33fe:	98 2f       	mov	r25, r24
    3400:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3404:	2e ea       	ldi	r18, 0xAE	; 174
    3406:	37 e4       	ldi	r19, 0x47	; 71
    3408:	41 ee       	ldi	r20, 0xE1	; 225
    340a:	5d e3       	ldi	r21, 0x3D	; 61
    340c:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3410:	9b 01       	movw	r18, r22
    3412:	ac 01       	movw	r20, r24
    3414:	c7 01       	movw	r24, r14
    3416:	b6 01       	movw	r22, r12
    3418:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    341c:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3420:	e6 e5       	ldi	r30, 0x56	; 86
    3422:	f4 e2       	ldi	r31, 0x24	; 36
    3424:	60 83       	st	Z, r22
    3426:	71 83       	std	Z+1, r23	; 0x01
    3428:	a3 ee       	ldi	r26, 0xE3	; 227
    342a:	b3 e2       	ldi	r27, 0x23	; 35
    342c:	0d 91       	ld	r16, X+
    342e:	1c 91       	ld	r17, X
    3430:	e7 ee       	ldi	r30, 0xE7	; 231
    3432:	f3 e2       	ldi	r31, 0x23	; 35
    3434:	00 83       	st	Z, r16
    3436:	11 83       	std	Z+1, r17	; 0x01
    3438:	af ed       	ldi	r26, 0xDF	; 223
    343a:	b3 e2       	ldi	r27, 0x23	; 35
    343c:	8d 91       	ld	r24, X+
    343e:	9c 91       	ld	r25, X
    3440:	9c 01       	movw	r18, r24
    3442:	20 1b       	sub	r18, r16
    3444:	31 0b       	sbc	r19, r17
    3446:	21 53       	subi	r18, 0x31	; 49
    3448:	38 4f       	sbci	r19, 0xF8	; 248
    344a:	2f 39       	cpi	r18, 0x9F	; 159
    344c:	3f 40       	sbci	r19, 0x0F	; 15
    344e:	20 f4       	brcc	.+8      	; 0x3458 <main+0x3c6>
    3450:	e3 ee       	ldi	r30, 0xE3	; 227
    3452:	f3 e2       	ldi	r31, 0x23	; 35
    3454:	80 83       	st	Z, r24
    3456:	91 83       	std	Z+1, r25	; 0x01
    3458:	b8 01       	movw	r22, r16
    345a:	88 27       	eor	r24, r24
    345c:	77 fd       	sbrc	r23, 7
    345e:	80 95       	com	r24
    3460:	98 2f       	mov	r25, r24
    3462:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3466:	6b 01       	movw	r12, r22
    3468:	7c 01       	movw	r14, r24
    346a:	a3 ee       	ldi	r26, 0xE3	; 227
    346c:	b3 e2       	ldi	r27, 0x23	; 35
    346e:	8d 91       	ld	r24, X+
    3470:	9c 91       	ld	r25, X
    3472:	80 1b       	sub	r24, r16
    3474:	91 0b       	sbc	r25, r17
    3476:	bc 01       	movw	r22, r24
    3478:	88 27       	eor	r24, r24
    347a:	77 fd       	sbrc	r23, 7
    347c:	80 95       	com	r24
    347e:	98 2f       	mov	r25, r24
    3480:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3484:	2e ea       	ldi	r18, 0xAE	; 174
    3486:	37 e4       	ldi	r19, 0x47	; 71
    3488:	41 ee       	ldi	r20, 0xE1	; 225
    348a:	5d e3       	ldi	r21, 0x3D	; 61
    348c:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3490:	9b 01       	movw	r18, r22
    3492:	ac 01       	movw	r20, r24
    3494:	c7 01       	movw	r24, r14
    3496:	b6 01       	movw	r22, r12
    3498:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    349c:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    34a0:	e3 ee       	ldi	r30, 0xE3	; 227
    34a2:	f3 e2       	ldi	r31, 0x23	; 35
    34a4:	60 83       	st	Z, r22
    34a6:	71 83       	std	Z+1, r23	; 0x01
    34a8:	a9 e8       	ldi	r26, 0x89	; 137
    34aa:	b3 e2       	ldi	r27, 0x23	; 35
    34ac:	8d 90       	ld	r8, X+
    34ae:	9c 90       	ld	r9, X
    34b0:	80 92 8d 23 	sts	0x238D, r8
    34b4:	90 92 8e 23 	sts	0x238E, r9
    34b8:	e5 e8       	ldi	r30, 0x85	; 133
    34ba:	f3 e2       	ldi	r31, 0x23	; 35
    34bc:	80 81       	ld	r24, Z
    34be:	91 81       	ldd	r25, Z+1	; 0x01
    34c0:	0f 2e       	mov	r0, r31
    34c2:	ff e0       	ldi	r31, 0x0F	; 15
    34c4:	bf 2e       	mov	r11, r31
    34c6:	f0 2d       	mov	r31, r0
    34c8:	b8 9e       	mul	r11, r24
    34ca:	80 01       	movw	r16, r0
    34cc:	b9 9e       	mul	r11, r25
    34ce:	10 0d       	add	r17, r0
    34d0:	11 24       	eor	r1, r1
    34d2:	10 82       	st	Z, r1
    34d4:	11 82       	std	Z+1, r1	; 0x01
    34d6:	b4 01       	movw	r22, r8
    34d8:	88 27       	eor	r24, r24
    34da:	77 fd       	sbrc	r23, 7
    34dc:	80 95       	com	r24
    34de:	98 2f       	mov	r25, r24
    34e0:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    34e4:	6b 01       	movw	r12, r22
    34e6:	7c 01       	movw	r14, r24
    34e8:	08 19       	sub	r16, r8
    34ea:	19 09       	sbc	r17, r9
    34ec:	b8 01       	movw	r22, r16
    34ee:	88 27       	eor	r24, r24
    34f0:	77 fd       	sbrc	r23, 7
    34f2:	80 95       	com	r24
    34f4:	98 2f       	mov	r25, r24
    34f6:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    34fa:	2e ea       	ldi	r18, 0xAE	; 174
    34fc:	37 e4       	ldi	r19, 0x47	; 71
    34fe:	41 ee       	ldi	r20, 0xE1	; 225
    3500:	5d e3       	ldi	r21, 0x3D	; 61
    3502:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3506:	9b 01       	movw	r18, r22
    3508:	ac 01       	movw	r20, r24
    350a:	c7 01       	movw	r24, r14
    350c:	b6 01       	movw	r22, r12
    350e:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    3512:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3516:	e9 e8       	ldi	r30, 0x89	; 137
    3518:	f3 e2       	ldi	r31, 0x23	; 35
    351a:	60 83       	st	Z, r22
    351c:	71 83       	std	Z+1, r23	; 0x01
    351e:	0a e3       	ldi	r16, 0x3A	; 58
    3520:	14 e2       	ldi	r17, 0x24	; 36
    3522:	d8 01       	movw	r26, r16
    3524:	cd 90       	ld	r12, X+
    3526:	dc 90       	ld	r13, X
    3528:	c0 92 3e 24 	sts	0x243E, r12
    352c:	d0 92 3f 24 	sts	0x243F, r13
    3530:	e6 e3       	ldi	r30, 0x36	; 54
    3532:	f4 e2       	ldi	r31, 0x24	; 36
    3534:	80 81       	ld	r24, Z
    3536:	91 81       	ldd	r25, Z+1	; 0x01
    3538:	b8 9e       	mul	r11, r24
    353a:	70 01       	movw	r14, r0
    353c:	b9 9e       	mul	r11, r25
    353e:	f0 0c       	add	r15, r0
    3540:	11 24       	eor	r1, r1
    3542:	10 82       	st	Z, r1
    3544:	11 82       	std	Z+1, r1	; 0x01
    3546:	b6 01       	movw	r22, r12
    3548:	88 27       	eor	r24, r24
    354a:	77 fd       	sbrc	r23, 7
    354c:	80 95       	com	r24
    354e:	98 2f       	mov	r25, r24
    3550:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3554:	2b 01       	movw	r4, r22
    3556:	3c 01       	movw	r6, r24
    3558:	ec 18       	sub	r14, r12
    355a:	fd 08       	sbc	r15, r13
    355c:	b7 01       	movw	r22, r14
    355e:	88 27       	eor	r24, r24
    3560:	77 fd       	sbrc	r23, 7
    3562:	80 95       	com	r24
    3564:	98 2f       	mov	r25, r24
    3566:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    356a:	2e ea       	ldi	r18, 0xAE	; 174
    356c:	37 e4       	ldi	r19, 0x47	; 71
    356e:	41 ee       	ldi	r20, 0xE1	; 225
    3570:	5d e3       	ldi	r21, 0x3D	; 61
    3572:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3576:	9b 01       	movw	r18, r22
    3578:	ac 01       	movw	r20, r24
    357a:	c3 01       	movw	r24, r6
    357c:	b2 01       	movw	r22, r4
    357e:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    3582:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3586:	f8 01       	movw	r30, r16
    3588:	60 83       	st	Z, r22
    358a:	71 83       	std	Z+1, r23	; 0x01
    358c:	04 e5       	ldi	r16, 0x54	; 84
    358e:	14 e2       	ldi	r17, 0x24	; 36
    3590:	d8 01       	movw	r26, r16
    3592:	cd 90       	ld	r12, X+
    3594:	dc 90       	ld	r13, X
    3596:	c0 92 58 24 	sts	0x2458, r12
    359a:	d0 92 59 24 	sts	0x2459, r13
    359e:	e0 e5       	ldi	r30, 0x50	; 80
    35a0:	f4 e2       	ldi	r31, 0x24	; 36
    35a2:	80 81       	ld	r24, Z
    35a4:	91 81       	ldd	r25, Z+1	; 0x01
    35a6:	b8 9e       	mul	r11, r24
    35a8:	70 01       	movw	r14, r0
    35aa:	b9 9e       	mul	r11, r25
    35ac:	f0 0c       	add	r15, r0
    35ae:	11 24       	eor	r1, r1
    35b0:	10 82       	st	Z, r1
    35b2:	11 82       	std	Z+1, r1	; 0x01
    35b4:	b6 01       	movw	r22, r12
    35b6:	88 27       	eor	r24, r24
    35b8:	77 fd       	sbrc	r23, 7
    35ba:	80 95       	com	r24
    35bc:	98 2f       	mov	r25, r24
    35be:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    35c2:	2b 01       	movw	r4, r22
    35c4:	3c 01       	movw	r6, r24
    35c6:	ec 18       	sub	r14, r12
    35c8:	fd 08       	sbc	r15, r13
    35ca:	b7 01       	movw	r22, r14
    35cc:	88 27       	eor	r24, r24
    35ce:	77 fd       	sbrc	r23, 7
    35d0:	80 95       	com	r24
    35d2:	98 2f       	mov	r25, r24
    35d4:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    35d8:	2e ea       	ldi	r18, 0xAE	; 174
    35da:	37 e4       	ldi	r19, 0x47	; 71
    35dc:	41 ee       	ldi	r20, 0xE1	; 225
    35de:	5d e3       	ldi	r21, 0x3D	; 61
    35e0:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    35e4:	9b 01       	movw	r18, r22
    35e6:	ac 01       	movw	r20, r24
    35e8:	c3 01       	movw	r24, r6
    35ea:	b2 01       	movw	r22, r4
    35ec:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    35f0:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    35f4:	f8 01       	movw	r30, r16
    35f6:	60 83       	st	Z, r22
    35f8:	71 83       	std	Z+1, r23	; 0x01
    35fa:	0f 2e       	mov	r0, r31
    35fc:	f1 ee       	ldi	r31, 0xE1	; 225
    35fe:	ef 2e       	mov	r14, r31
    3600:	f3 e2       	ldi	r31, 0x23	; 35
    3602:	ff 2e       	mov	r15, r31
    3604:	f0 2d       	mov	r31, r0
    3606:	d7 01       	movw	r26, r14
    3608:	6d 90       	ld	r6, X+
    360a:	7c 90       	ld	r7, X
    360c:	60 92 e5 23 	sts	0x23E5, r6
    3610:	70 92 e6 23 	sts	0x23E6, r7
    3614:	0d ed       	ldi	r16, 0xDD	; 221
    3616:	13 e2       	ldi	r17, 0x23	; 35
    3618:	f8 01       	movw	r30, r16
    361a:	80 81       	ld	r24, Z
    361c:	91 81       	ldd	r25, Z+1	; 0x01
    361e:	b8 9e       	mul	r11, r24
    3620:	60 01       	movw	r12, r0
    3622:	b9 9e       	mul	r11, r25
    3624:	d0 0c       	add	r13, r0
    3626:	11 24       	eor	r1, r1
    3628:	10 82       	st	Z, r1
    362a:	11 82       	std	Z+1, r1	; 0x01
    362c:	b3 01       	movw	r22, r6
    362e:	88 27       	eor	r24, r24
    3630:	77 fd       	sbrc	r23, 7
    3632:	80 95       	com	r24
    3634:	98 2f       	mov	r25, r24
    3636:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    363a:	4b 01       	movw	r8, r22
    363c:	5c 01       	movw	r10, r24
    363e:	c6 18       	sub	r12, r6
    3640:	d7 08       	sbc	r13, r7
    3642:	b6 01       	movw	r22, r12
    3644:	88 27       	eor	r24, r24
    3646:	77 fd       	sbrc	r23, 7
    3648:	80 95       	com	r24
    364a:	98 2f       	mov	r25, r24
    364c:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3650:	2e ea       	ldi	r18, 0xAE	; 174
    3652:	37 e4       	ldi	r19, 0x47	; 71
    3654:	41 ee       	ldi	r20, 0xE1	; 225
    3656:	5d e3       	ldi	r21, 0x3D	; 61
    3658:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    365c:	9b 01       	movw	r18, r22
    365e:	ac 01       	movw	r20, r24
    3660:	c5 01       	movw	r24, r10
    3662:	b4 01       	movw	r22, r8
    3664:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    3668:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    366c:	d7 01       	movw	r26, r14
    366e:	6d 93       	st	X+, r22
    3670:	7c 93       	st	X, r23
    3672:	bc dc       	rcall	.-1672   	; 0x2fec <disp_ans>
    3674:	0f 2e       	mov	r0, r31
    3676:	f8 e0       	ldi	r31, 0x08	; 8
    3678:	cf 2e       	mov	r12, r31
    367a:	f6 e0       	ldi	r31, 0x06	; 6
    367c:	df 2e       	mov	r13, r31
    367e:	f0 2d       	mov	r31, r0
    3680:	f6 01       	movw	r30, r12
    3682:	90 81       	ld	r25, Z
    3684:	80 81       	ld	r24, Z
    3686:	20 81       	ld	r18, Z
    3688:	40 81       	ld	r20, Z
    368a:	22 1f       	adc	r18, r18
    368c:	22 27       	eor	r18, r18
    368e:	22 1f       	adc	r18, r18
    3690:	30 e0       	ldi	r19, 0x00	; 0
    3692:	22 0f       	add	r18, r18
    3694:	33 1f       	adc	r19, r19
    3696:	22 0f       	add	r18, r18
    3698:	33 1f       	adc	r19, r19
    369a:	96 fb       	bst	r25, 6
    369c:	99 27       	eor	r25, r25
    369e:	90 f9       	bld	r25, 0
    36a0:	9d 87       	std	Y+13, r25	; 0x0d
    36a2:	1e 86       	std	Y+14, r1	; 0x0e
    36a4:	6d 85       	ldd	r22, Y+13	; 0x0d
    36a6:	7e 85       	ldd	r23, Y+14	; 0x0e
    36a8:	26 2b       	or	r18, r22
    36aa:	37 2b       	or	r19, r23
    36ac:	82 95       	swap	r24
    36ae:	81 70       	andi	r24, 0x01	; 1
    36b0:	8f 87       	std	Y+15, r24	; 0x0f
    36b2:	18 8a       	std	Y+16, r1	; 0x10
    36b4:	8f 85       	ldd	r24, Y+15	; 0x0f
    36b6:	98 89       	ldd	r25, Y+16	; 0x10
    36b8:	88 0f       	add	r24, r24
    36ba:	99 1f       	adc	r25, r25
    36bc:	28 2b       	or	r18, r24
    36be:	39 2b       	or	r19, r25
    36c0:	45 fb       	bst	r20, 5
    36c2:	44 27       	eor	r20, r20
    36c4:	40 f9       	bld	r20, 0
    36c6:	49 8b       	std	Y+17, r20	; 0x11
    36c8:	1a 8a       	std	Y+18, r1	; 0x12
    36ca:	89 89       	ldd	r24, Y+17	; 0x11
    36cc:	9a 89       	ldd	r25, Y+18	; 0x12
    36ce:	88 0f       	add	r24, r24
    36d0:	99 1f       	adc	r25, r25
    36d2:	88 0f       	add	r24, r24
    36d4:	99 1f       	adc	r25, r25
    36d6:	88 0f       	add	r24, r24
    36d8:	99 1f       	adc	r25, r25
    36da:	28 2b       	or	r18, r24
    36dc:	39 2b       	or	r19, r25
    36de:	0f 2e       	mov	r0, r31
    36e0:	f7 e1       	ldi	r31, 0x17	; 23
    36e2:	ff 2e       	mov	r15, r31
    36e4:	f0 2d       	mov	r31, r0
    36e6:	f2 9e       	mul	r15, r18
    36e8:	c0 01       	movw	r24, r0
    36ea:	f3 9e       	mul	r15, r19
    36ec:	90 0d       	add	r25, r0
    36ee:	11 24       	eor	r1, r1
    36f0:	fc 01       	movw	r30, r24
    36f2:	ee 53       	subi	r30, 0x3E	; 62
    36f4:	ff 4d       	sbci	r31, 0xDF	; 223
    36f6:	64 89       	ldd	r22, Z+20	; 0x14
    36f8:	70 e0       	ldi	r23, 0x00	; 0
    36fa:	80 e0       	ldi	r24, 0x00	; 0
    36fc:	90 e0       	ldi	r25, 0x00	; 0
    36fe:	0e 94 c2 2c 	call	0x5984	; 0x5984 <__floatunsisf>
    3702:	20 e0       	ldi	r18, 0x00	; 0
    3704:	30 e0       	ldi	r19, 0x00	; 0
    3706:	48 ec       	ldi	r20, 0xC8	; 200
    3708:	52 e4       	ldi	r21, 0x42	; 66
    370a:	0e 94 29 2c 	call	0x5852	; 0x5852 <__divsf3>
    370e:	69 83       	std	Y+1, r22	; 0x01
    3710:	7a 83       	std	Y+2, r23	; 0x02
    3712:	8b 83       	std	Y+3, r24	; 0x03
    3714:	9c 83       	std	Y+4, r25	; 0x04
    3716:	60 93 68 24 	sts	0x2468, r22
    371a:	70 93 69 24 	sts	0x2469, r23
    371e:	80 93 6a 24 	sts	0x246A, r24
    3722:	90 93 6b 24 	sts	0x246B, r25
    3726:	d6 01       	movw	r26, r12
    3728:	9c 91       	ld	r25, X
    372a:	8c 91       	ld	r24, X
    372c:	2c 91       	ld	r18, X
    372e:	4c 91       	ld	r20, X
    3730:	22 1f       	adc	r18, r18
    3732:	22 27       	eor	r18, r18
    3734:	22 1f       	adc	r18, r18
    3736:	30 e0       	ldi	r19, 0x00	; 0
    3738:	22 0f       	add	r18, r18
    373a:	33 1f       	adc	r19, r19
    373c:	22 0f       	add	r18, r18
    373e:	33 1f       	adc	r19, r19
    3740:	96 fb       	bst	r25, 6
    3742:	99 27       	eor	r25, r25
    3744:	90 f9       	bld	r25, 0
    3746:	9b 8b       	std	Y+19, r25	; 0x13
    3748:	1c 8a       	std	Y+20, r1	; 0x14
    374a:	eb 89       	ldd	r30, Y+19	; 0x13
    374c:	fc 89       	ldd	r31, Y+20	; 0x14
    374e:	2e 2b       	or	r18, r30
    3750:	3f 2b       	or	r19, r31
    3752:	82 95       	swap	r24
    3754:	81 70       	andi	r24, 0x01	; 1
    3756:	8d 8b       	std	Y+21, r24	; 0x15
    3758:	1e 8a       	std	Y+22, r1	; 0x16
    375a:	8d 89       	ldd	r24, Y+21	; 0x15
    375c:	9e 89       	ldd	r25, Y+22	; 0x16
    375e:	88 0f       	add	r24, r24
    3760:	99 1f       	adc	r25, r25
    3762:	28 2b       	or	r18, r24
    3764:	39 2b       	or	r19, r25
    3766:	45 fb       	bst	r20, 5
    3768:	44 27       	eor	r20, r20
    376a:	40 f9       	bld	r20, 0
    376c:	4f 8b       	std	Y+23, r20	; 0x17
    376e:	18 8e       	std	Y+24, r1	; 0x18
    3770:	8f 89       	ldd	r24, Y+23	; 0x17
    3772:	98 8d       	ldd	r25, Y+24	; 0x18
    3774:	88 0f       	add	r24, r24
    3776:	99 1f       	adc	r25, r25
    3778:	88 0f       	add	r24, r24
    377a:	99 1f       	adc	r25, r25
    377c:	88 0f       	add	r24, r24
    377e:	99 1f       	adc	r25, r25
    3780:	28 2b       	or	r18, r24
    3782:	39 2b       	or	r19, r25
    3784:	f2 9e       	mul	r15, r18
    3786:	c0 01       	movw	r24, r0
    3788:	f3 9e       	mul	r15, r19
    378a:	90 0d       	add	r25, r0
    378c:	11 24       	eor	r1, r1
    378e:	fc 01       	movw	r30, r24
    3790:	ee 53       	subi	r30, 0x3E	; 62
    3792:	ff 4d       	sbci	r31, 0xDF	; 223
    3794:	65 89       	ldd	r22, Z+21	; 0x15
    3796:	70 e0       	ldi	r23, 0x00	; 0
    3798:	80 e0       	ldi	r24, 0x00	; 0
    379a:	90 e0       	ldi	r25, 0x00	; 0
    379c:	0e 94 c2 2c 	call	0x5984	; 0x5984 <__floatunsisf>
    37a0:	20 e0       	ldi	r18, 0x00	; 0
    37a2:	30 e0       	ldi	r19, 0x00	; 0
    37a4:	48 ec       	ldi	r20, 0xC8	; 200
    37a6:	52 e4       	ldi	r21, 0x42	; 66
    37a8:	0e 94 29 2c 	call	0x5852	; 0x5852 <__divsf3>
    37ac:	6d 83       	std	Y+5, r22	; 0x05
    37ae:	7e 83       	std	Y+6, r23	; 0x06
    37b0:	8f 83       	std	Y+7, r24	; 0x07
    37b2:	98 87       	std	Y+8, r25	; 0x08
    37b4:	60 93 f4 23 	sts	0x23F4, r22
    37b8:	70 93 f5 23 	sts	0x23F5, r23
    37bc:	80 93 f6 23 	sts	0x23F6, r24
    37c0:	90 93 f7 23 	sts	0x23F7, r25
    37c4:	d6 01       	movw	r26, r12
    37c6:	9c 91       	ld	r25, X
    37c8:	8c 91       	ld	r24, X
    37ca:	2c 91       	ld	r18, X
    37cc:	4c 91       	ld	r20, X
    37ce:	22 1f       	adc	r18, r18
    37d0:	22 27       	eor	r18, r18
    37d2:	22 1f       	adc	r18, r18
    37d4:	30 e0       	ldi	r19, 0x00	; 0
    37d6:	22 0f       	add	r18, r18
    37d8:	33 1f       	adc	r19, r19
    37da:	22 0f       	add	r18, r18
    37dc:	33 1f       	adc	r19, r19
    37de:	96 fb       	bst	r25, 6
    37e0:	99 27       	eor	r25, r25
    37e2:	90 f9       	bld	r25, 0
    37e4:	99 8f       	std	Y+25, r25	; 0x19
    37e6:	1a 8e       	std	Y+26, r1	; 0x1a
    37e8:	e9 8d       	ldd	r30, Y+25	; 0x19
    37ea:	fa 8d       	ldd	r31, Y+26	; 0x1a
    37ec:	2e 2b       	or	r18, r30
    37ee:	3f 2b       	or	r19, r31
    37f0:	82 95       	swap	r24
    37f2:	81 70       	andi	r24, 0x01	; 1
    37f4:	8b 8f       	std	Y+27, r24	; 0x1b
    37f6:	1c 8e       	std	Y+28, r1	; 0x1c
    37f8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    37fa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    37fc:	88 0f       	add	r24, r24
    37fe:	99 1f       	adc	r25, r25
    3800:	28 2b       	or	r18, r24
    3802:	39 2b       	or	r19, r25
    3804:	45 fb       	bst	r20, 5
    3806:	44 27       	eor	r20, r20
    3808:	40 f9       	bld	r20, 0
    380a:	4d 8f       	std	Y+29, r20	; 0x1d
    380c:	1e 8e       	std	Y+30, r1	; 0x1e
    380e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3810:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3812:	88 0f       	add	r24, r24
    3814:	99 1f       	adc	r25, r25
    3816:	88 0f       	add	r24, r24
    3818:	99 1f       	adc	r25, r25
    381a:	88 0f       	add	r24, r24
    381c:	99 1f       	adc	r25, r25
    381e:	28 2b       	or	r18, r24
    3820:	39 2b       	or	r19, r25
    3822:	f2 9e       	mul	r15, r18
    3824:	c0 01       	movw	r24, r0
    3826:	f3 9e       	mul	r15, r19
    3828:	90 0d       	add	r25, r0
    382a:	11 24       	eor	r1, r1
    382c:	fc 01       	movw	r30, r24
    382e:	ee 53       	subi	r30, 0x3E	; 62
    3830:	ff 4d       	sbci	r31, 0xDF	; 223
    3832:	66 89       	ldd	r22, Z+22	; 0x16
    3834:	70 e0       	ldi	r23, 0x00	; 0
    3836:	80 e0       	ldi	r24, 0x00	; 0
    3838:	90 e0       	ldi	r25, 0x00	; 0
    383a:	0e 94 c2 2c 	call	0x5984	; 0x5984 <__floatunsisf>
    383e:	20 e0       	ldi	r18, 0x00	; 0
    3840:	30 e0       	ldi	r19, 0x00	; 0
    3842:	48 ec       	ldi	r20, 0xC8	; 200
    3844:	52 e4       	ldi	r21, 0x42	; 66
    3846:	0e 94 29 2c 	call	0x5852	; 0x5852 <__divsf3>
    384a:	69 87       	std	Y+9, r22	; 0x09
    384c:	7a 87       	std	Y+10, r23	; 0x0a
    384e:	8b 87       	std	Y+11, r24	; 0x0b
    3850:	9c 87       	std	Y+12, r25	; 0x0c
    3852:	60 93 d8 21 	sts	0x21D8, r22
    3856:	70 93 d9 21 	sts	0x21D9, r23
    385a:	80 93 da 21 	sts	0x21DA, r24
    385e:	90 93 db 21 	sts	0x21DB, r25
    3862:	10 92 ac 20 	sts	0x20AC, r1
    3866:	a3 ee       	ldi	r26, 0xE3	; 227
    3868:	b3 e2       	ldi	r27, 0x23	; 35
    386a:	2d 90       	ld	r2, X+
    386c:	3c 90       	ld	r3, X
    386e:	31 94       	neg	r3
    3870:	21 94       	neg	r2
    3872:	31 08       	sbc	r3, r1
    3874:	f8 01       	movw	r30, r16
    3876:	84 85       	ldd	r24, Z+12	; 0x0c
    3878:	95 85       	ldd	r25, Z+13	; 0x0d
    387a:	91 01       	movw	r18, r2
    387c:	28 1b       	sub	r18, r24
    387e:	39 0b       	sbc	r19, r25
    3880:	c9 01       	movw	r24, r18
    3882:	22 0f       	add	r18, r18
    3884:	33 1f       	adc	r19, r19
    3886:	8c 01       	movw	r16, r24
    3888:	00 0f       	add	r16, r16
    388a:	11 1f       	adc	r17, r17
    388c:	00 0f       	add	r16, r16
    388e:	11 1f       	adc	r17, r17
    3890:	00 0f       	add	r16, r16
    3892:	11 1f       	adc	r17, r17
    3894:	02 0f       	add	r16, r18
    3896:	13 1f       	adc	r17, r19
    3898:	c8 01       	movw	r24, r16
    389a:	c1 96       	adiw	r24, 0x31	; 49
    389c:	83 36       	cpi	r24, 0x63	; 99
    389e:	91 05       	cpc	r25, r1
    38a0:	48 f0       	brcs	.+18     	; 0x38b4 <main+0x822>
    38a2:	01 36       	cpi	r16, 0x61	; 97
    38a4:	39 e0       	ldi	r19, 0x09	; 9
    38a6:	13 07       	cpc	r17, r19
    38a8:	44 f4       	brge	.+16     	; 0x38ba <main+0x828>
    38aa:	00 3a       	cpi	r16, 0xA0	; 160
    38ac:	46 ef       	ldi	r20, 0xF6	; 246
    38ae:	14 07       	cpc	r17, r20
    38b0:	3c f0       	brlt	.+14     	; 0x38c0 <main+0x82e>
    38b2:	08 c0       	rjmp	.+16     	; 0x38c4 <main+0x832>
    38b4:	00 e0       	ldi	r16, 0x00	; 0
    38b6:	10 e0       	ldi	r17, 0x00	; 0
    38b8:	05 c0       	rjmp	.+10     	; 0x38c4 <main+0x832>
    38ba:	00 e0       	ldi	r16, 0x00	; 0
    38bc:	10 e0       	ldi	r17, 0x00	; 0
    38be:	02 c0       	rjmp	.+4      	; 0x38c4 <main+0x832>
    38c0:	00 e0       	ldi	r16, 0x00	; 0
    38c2:	10 e0       	ldi	r17, 0x00	; 0
    38c4:	b1 01       	movw	r22, r2
    38c6:	88 27       	eor	r24, r24
    38c8:	77 fd       	sbrc	r23, 7
    38ca:	80 95       	com	r24
    38cc:	98 2f       	mov	r25, r24
    38ce:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    38d2:	6b 01       	movw	r12, r22
    38d4:	7c 01       	movw	r14, r24
    38d6:	9b 01       	movw	r18, r22
    38d8:	ac 01       	movw	r20, r24
    38da:	69 81       	ldd	r22, Y+1	; 0x01
    38dc:	7a 81       	ldd	r23, Y+2	; 0x02
    38de:	8b 81       	ldd	r24, Y+3	; 0x03
    38e0:	9c 81       	ldd	r25, Y+4	; 0x04
    38e2:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    38e6:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    38ea:	4b 01       	movw	r8, r22
    38ec:	5c 01       	movw	r10, r24
    38ee:	60 91 ed 23 	lds	r22, 0x23ED
    38f2:	70 91 ee 23 	lds	r23, 0x23EE
    38f6:	88 27       	eor	r24, r24
    38f8:	77 fd       	sbrc	r23, 7
    38fa:	80 95       	com	r24
    38fc:	98 2f       	mov	r25, r24
    38fe:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3902:	2b 01       	movw	r4, r22
    3904:	3c 01       	movw	r6, r24
    3906:	a7 01       	movw	r20, r14
    3908:	96 01       	movw	r18, r12
    390a:	6d 81       	ldd	r22, Y+5	; 0x05
    390c:	7e 81       	ldd	r23, Y+6	; 0x06
    390e:	8f 81       	ldd	r24, Y+7	; 0x07
    3910:	98 85       	ldd	r25, Y+8	; 0x08
    3912:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3916:	2a e0       	ldi	r18, 0x0A	; 10
    3918:	37 ed       	ldi	r19, 0xD7	; 215
    391a:	43 ea       	ldi	r20, 0xA3	; 163
    391c:	5c e3       	ldi	r21, 0x3C	; 60
    391e:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3922:	9b 01       	movw	r18, r22
    3924:	ac 01       	movw	r20, r24
    3926:	c3 01       	movw	r24, r6
    3928:	b2 01       	movw	r22, r4
    392a:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    392e:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3932:	60 93 ed 23 	sts	0x23ED, r22
    3936:	70 93 ee 23 	sts	0x23EE, r23
    393a:	69 37       	cpi	r22, 0x79	; 121
    393c:	71 05       	cpc	r23, r1
    393e:	3c f0       	brlt	.+14     	; 0x394e <main+0x8bc>
    3940:	88 e7       	ldi	r24, 0x78	; 120
    3942:	90 e0       	ldi	r25, 0x00	; 0
    3944:	80 93 ed 23 	sts	0x23ED, r24
    3948:	90 93 ee 23 	sts	0x23EE, r25
    394c:	0a c0       	rjmp	.+20     	; 0x3962 <main+0x8d0>
    394e:	60 35       	cpi	r22, 0x50	; 80
    3950:	5b ef       	ldi	r21, 0xFB	; 251
    3952:	75 07       	cpc	r23, r21
    3954:	34 f4       	brge	.+12     	; 0x3962 <main+0x8d0>
    3956:	88 e8       	ldi	r24, 0x88	; 136
    3958:	9f ef       	ldi	r25, 0xFF	; 255
    395a:	80 93 ed 23 	sts	0x23ED, r24
    395e:	90 93 ee 23 	sts	0x23EE, r25
    3962:	c4 01       	movw	r24, r8
    3964:	80 38       	cpi	r24, 0x80	; 128
    3966:	91 05       	cpc	r25, r1
    3968:	14 f0       	brlt	.+4      	; 0x396e <main+0x8dc>
    396a:	8f e7       	ldi	r24, 0x7F	; 127
    396c:	90 e0       	ldi	r25, 0x00	; 0
    396e:	81 38       	cpi	r24, 0x81	; 129
    3970:	6f ef       	ldi	r22, 0xFF	; 255
    3972:	96 07       	cpc	r25, r22
    3974:	14 f4       	brge	.+4      	; 0x397a <main+0x8e8>
    3976:	81 e8       	ldi	r24, 0x81	; 129
    3978:	9f ef       	ldi	r25, 0xFF	; 255
    397a:	80 90 ed 23 	lds	r8, 0x23ED
    397e:	90 90 ee 23 	lds	r9, 0x23EE
    3982:	88 0e       	add	r8, r24
    3984:	99 1e       	adc	r9, r25
    3986:	b4 01       	movw	r22, r8
    3988:	88 27       	eor	r24, r24
    398a:	77 fd       	sbrc	r23, 7
    398c:	80 95       	com	r24
    398e:	98 2f       	mov	r25, r24
    3990:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3994:	6b 01       	movw	r12, r22
    3996:	7c 01       	movw	r14, r24
    3998:	b8 01       	movw	r22, r16
    399a:	88 27       	eor	r24, r24
    399c:	77 fd       	sbrc	r23, 7
    399e:	80 95       	com	r24
    39a0:	98 2f       	mov	r25, r24
    39a2:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    39a6:	9b 01       	movw	r18, r22
    39a8:	ac 01       	movw	r20, r24
    39aa:	69 85       	ldd	r22, Y+9	; 0x09
    39ac:	7a 85       	ldd	r23, Y+10	; 0x0a
    39ae:	8b 85       	ldd	r24, Y+11	; 0x0b
    39b0:	9c 85       	ldd	r25, Y+12	; 0x0c
    39b2:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    39b6:	9b 01       	movw	r18, r22
    39b8:	ac 01       	movw	r20, r24
    39ba:	c7 01       	movw	r24, r14
    39bc:	b6 01       	movw	r22, r12
    39be:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    39c2:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    39c6:	cb 01       	movw	r24, r22
    39c8:	60 38       	cpi	r22, 0x80	; 128
    39ca:	71 05       	cpc	r23, r1
    39cc:	14 f0       	brlt	.+4      	; 0x39d2 <main+0x940>
    39ce:	8f e7       	ldi	r24, 0x7F	; 127
    39d0:	90 e0       	ldi	r25, 0x00	; 0
    39d2:	ed ed       	ldi	r30, 0xDD	; 221
    39d4:	f3 e2       	ldi	r31, 0x23	; 35
    39d6:	24 86       	std	Z+12, r2	; 0x0c
    39d8:	35 86       	std	Z+13, r3	; 0x0d
    39da:	06 87       	std	Z+14, r16	; 0x0e
    39dc:	17 87       	std	Z+15, r17	; 0x0f
    39de:	81 38       	cpi	r24, 0x81	; 129
    39e0:	7f ef       	ldi	r23, 0xFF	; 255
    39e2:	97 07       	cpc	r25, r23
    39e4:	14 f4       	brge	.+4      	; 0x39ea <main+0x958>
    39e6:	81 e8       	ldi	r24, 0x81	; 129
    39e8:	9f ef       	ldi	r25, 0xFF	; 255
    39ea:	80 93 f1 23 	sts	0x23F1, r24
    39ee:	e8 e0       	ldi	r30, 0x08	; 8
    39f0:	f6 e0       	ldi	r31, 0x06	; 6
    39f2:	60 81       	ld	r22, Z
    39f4:	50 81       	ld	r21, Z
    39f6:	70 81       	ld	r23, Z
    39f8:	40 81       	ld	r20, Z
    39fa:	90 81       	ld	r25, Z
    39fc:	80 81       	ld	r24, Z
    39fe:	20 81       	ld	r18, Z
    3a00:	e0 81       	ld	r30, Z
    3a02:	22 1f       	adc	r18, r18
    3a04:	22 27       	eor	r18, r18
    3a06:	22 1f       	adc	r18, r18
    3a08:	30 e0       	ldi	r19, 0x00	; 0
    3a0a:	22 0f       	add	r18, r18
    3a0c:	33 1f       	adc	r19, r19
    3a0e:	22 0f       	add	r18, r18
    3a10:	33 1f       	adc	r19, r19
    3a12:	96 fb       	bst	r25, 6
    3a14:	99 27       	eor	r25, r25
    3a16:	90 f9       	bld	r25, 0
    3a18:	9f 8f       	std	Y+31, r25	; 0x1f
    3a1a:	18 a2       	std	Y+32, r1	; 0x20
    3a1c:	af 8d       	ldd	r26, Y+31	; 0x1f
    3a1e:	b8 a1       	ldd	r27, Y+32	; 0x20
    3a20:	2a 2b       	or	r18, r26
    3a22:	3b 2b       	or	r19, r27
    3a24:	82 95       	swap	r24
    3a26:	81 70       	andi	r24, 0x01	; 1
    3a28:	89 a3       	std	Y+33, r24	; 0x21
    3a2a:	1a a2       	std	Y+34, r1	; 0x22
    3a2c:	89 a1       	ldd	r24, Y+33	; 0x21
    3a2e:	9a a1       	ldd	r25, Y+34	; 0x22
    3a30:	88 0f       	add	r24, r24
    3a32:	99 1f       	adc	r25, r25
    3a34:	28 2b       	or	r18, r24
    3a36:	39 2b       	or	r19, r25
    3a38:	e5 fb       	bst	r30, 5
    3a3a:	ee 27       	eor	r30, r30
    3a3c:	e0 f9       	bld	r30, 0
    3a3e:	eb a3       	std	Y+35, r30	; 0x23
    3a40:	1c a2       	std	Y+36, r1	; 0x24
    3a42:	8b a1       	ldd	r24, Y+35	; 0x23
    3a44:	9c a1       	ldd	r25, Y+36	; 0x24
    3a46:	88 0f       	add	r24, r24
    3a48:	99 1f       	adc	r25, r25
    3a4a:	88 0f       	add	r24, r24
    3a4c:	99 1f       	adc	r25, r25
    3a4e:	88 0f       	add	r24, r24
    3a50:	99 1f       	adc	r25, r25
    3a52:	28 2b       	or	r18, r24
    3a54:	39 2b       	or	r19, r25
    3a56:	f7 e1       	ldi	r31, 0x17	; 23
    3a58:	f2 9f       	mul	r31, r18
    3a5a:	c0 01       	movw	r24, r0
    3a5c:	f3 9f       	mul	r31, r19
    3a5e:	90 0d       	add	r25, r0
    3a60:	11 24       	eor	r1, r1
    3a62:	dc 01       	movw	r26, r24
    3a64:	ae 53       	subi	r26, 0x3E	; 62
    3a66:	bf 4d       	sbci	r27, 0xDF	; 223
    3a68:	11 96       	adiw	r26, 0x01	; 1
    3a6a:	ec 91       	ld	r30, X
    3a6c:	ee a3       	std	Y+38, r30	; 0x26
    3a6e:	1d a2       	std	Y+37, r1	; 0x25
    3a70:	77 1f       	adc	r23, r23
    3a72:	77 27       	eor	r23, r23
    3a74:	77 1f       	adc	r23, r23
    3a76:	87 2f       	mov	r24, r23
    3a78:	90 e0       	ldi	r25, 0x00	; 0
    3a7a:	88 0f       	add	r24, r24
    3a7c:	99 1f       	adc	r25, r25
    3a7e:	88 0f       	add	r24, r24
    3a80:	99 1f       	adc	r25, r25
    3a82:	66 fb       	bst	r22, 6
    3a84:	66 27       	eor	r22, r22
    3a86:	60 f9       	bld	r22, 0
    3a88:	6f a3       	std	Y+39, r22	; 0x27
    3a8a:	18 a6       	std	Y+40, r1	; 0x28
    3a8c:	2f a1       	ldd	r18, Y+39	; 0x27
    3a8e:	38 a5       	ldd	r19, Y+40	; 0x28
    3a90:	82 2b       	or	r24, r18
    3a92:	93 2b       	or	r25, r19
    3a94:	52 95       	swap	r21
    3a96:	51 70       	andi	r21, 0x01	; 1
    3a98:	59 a7       	std	Y+41, r21	; 0x29
    3a9a:	1a a6       	std	Y+42, r1	; 0x2a
    3a9c:	29 a5       	ldd	r18, Y+41	; 0x29
    3a9e:	3a a5       	ldd	r19, Y+42	; 0x2a
    3aa0:	22 0f       	add	r18, r18
    3aa2:	33 1f       	adc	r19, r19
    3aa4:	82 2b       	or	r24, r18
    3aa6:	93 2b       	or	r25, r19
    3aa8:	45 fb       	bst	r20, 5
    3aaa:	44 27       	eor	r20, r20
    3aac:	40 f9       	bld	r20, 0
    3aae:	4b a7       	std	Y+43, r20	; 0x2b
    3ab0:	1c a6       	std	Y+44, r1	; 0x2c
    3ab2:	2b a5       	ldd	r18, Y+43	; 0x2b
    3ab4:	3c a5       	ldd	r19, Y+44	; 0x2c
    3ab6:	22 0f       	add	r18, r18
    3ab8:	33 1f       	adc	r19, r19
    3aba:	22 0f       	add	r18, r18
    3abc:	33 1f       	adc	r19, r19
    3abe:	22 0f       	add	r18, r18
    3ac0:	33 1f       	adc	r19, r19
    3ac2:	82 2b       	or	r24, r18
    3ac4:	93 2b       	or	r25, r19
    3ac6:	f8 9f       	mul	r31, r24
    3ac8:	90 01       	movw	r18, r0
    3aca:	f9 9f       	mul	r31, r25
    3acc:	30 0d       	add	r19, r0
    3ace:	11 24       	eor	r1, r1
    3ad0:	f9 01       	movw	r30, r18
    3ad2:	ee 53       	subi	r30, 0x3E	; 62
    3ad4:	ff 4d       	sbci	r31, 0xDF	; 223
    3ad6:	83 81       	ldd	r24, Z+3	; 0x03
    3ad8:	94 81       	ldd	r25, Z+4	; 0x04
    3ada:	4d a1       	ldd	r20, Y+37	; 0x25
    3adc:	5e a1       	ldd	r21, Y+38	; 0x26
    3ade:	84 2b       	or	r24, r20
    3ae0:	95 2b       	or	r25, r21
    3ae2:	28 e2       	ldi	r18, 0x28	; 40
    3ae4:	28 9f       	mul	r18, r24
    3ae6:	10 01       	movw	r2, r0
    3ae8:	29 9f       	mul	r18, r25
    3aea:	30 0c       	add	r3, r0
    3aec:	11 24       	eor	r1, r1
    3aee:	a9 e8       	ldi	r26, 0x89	; 137
    3af0:	b3 e2       	ldi	r27, 0x23	; 35
    3af2:	8d 91       	ld	r24, X+
    3af4:	9c 91       	ld	r25, X
    3af6:	28 1a       	sub	r2, r24
    3af8:	39 0a       	sbc	r3, r25
    3afa:	80 91 91 23 	lds	r24, 0x2391
    3afe:	90 91 92 23 	lds	r25, 0x2392
    3b02:	f1 01       	movw	r30, r2
    3b04:	e8 1b       	sub	r30, r24
    3b06:	f9 0b       	sbc	r31, r25
    3b08:	9f 01       	movw	r18, r30
    3b0a:	22 0f       	add	r18, r18
    3b0c:	33 1f       	adc	r19, r19
    3b0e:	8f 01       	movw	r16, r30
    3b10:	00 0f       	add	r16, r16
    3b12:	11 1f       	adc	r17, r17
    3b14:	00 0f       	add	r16, r16
    3b16:	11 1f       	adc	r17, r17
    3b18:	00 0f       	add	r16, r16
    3b1a:	11 1f       	adc	r17, r17
    3b1c:	02 0f       	add	r16, r18
    3b1e:	13 1f       	adc	r17, r19
    3b20:	c8 01       	movw	r24, r16
    3b22:	c1 96       	adiw	r24, 0x31	; 49
    3b24:	83 36       	cpi	r24, 0x63	; 99
    3b26:	91 05       	cpc	r25, r1
    3b28:	48 f0       	brcs	.+18     	; 0x3b3c <main+0xaaa>
    3b2a:	01 36       	cpi	r16, 0x61	; 97
    3b2c:	f9 e0       	ldi	r31, 0x09	; 9
    3b2e:	1f 07       	cpc	r17, r31
    3b30:	44 f4       	brge	.+16     	; 0x3b42 <main+0xab0>
    3b32:	00 3a       	cpi	r16, 0xA0	; 160
    3b34:	26 ef       	ldi	r18, 0xF6	; 246
    3b36:	12 07       	cpc	r17, r18
    3b38:	3c f0       	brlt	.+14     	; 0x3b48 <main+0xab6>
    3b3a:	08 c0       	rjmp	.+16     	; 0x3b4c <main+0xaba>
    3b3c:	00 e0       	ldi	r16, 0x00	; 0
    3b3e:	10 e0       	ldi	r17, 0x00	; 0
    3b40:	05 c0       	rjmp	.+10     	; 0x3b4c <main+0xaba>
    3b42:	00 e0       	ldi	r16, 0x00	; 0
    3b44:	10 e0       	ldi	r17, 0x00	; 0
    3b46:	02 c0       	rjmp	.+4      	; 0x3b4c <main+0xaba>
    3b48:	00 e0       	ldi	r16, 0x00	; 0
    3b4a:	10 e0       	ldi	r17, 0x00	; 0
    3b4c:	b1 01       	movw	r22, r2
    3b4e:	88 27       	eor	r24, r24
    3b50:	77 fd       	sbrc	r23, 7
    3b52:	80 95       	com	r24
    3b54:	98 2f       	mov	r25, r24
    3b56:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3b5a:	6b 01       	movw	r12, r22
    3b5c:	7c 01       	movw	r14, r24
    3b5e:	9b 01       	movw	r18, r22
    3b60:	ac 01       	movw	r20, r24
    3b62:	69 81       	ldd	r22, Y+1	; 0x01
    3b64:	7a 81       	ldd	r23, Y+2	; 0x02
    3b66:	8b 81       	ldd	r24, Y+3	; 0x03
    3b68:	9c 81       	ldd	r25, Y+4	; 0x04
    3b6a:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3b6e:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3b72:	4b 01       	movw	r8, r22
    3b74:	5c 01       	movw	r10, r24
    3b76:	60 91 95 23 	lds	r22, 0x2395
    3b7a:	70 91 96 23 	lds	r23, 0x2396
    3b7e:	88 27       	eor	r24, r24
    3b80:	77 fd       	sbrc	r23, 7
    3b82:	80 95       	com	r24
    3b84:	98 2f       	mov	r25, r24
    3b86:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3b8a:	2b 01       	movw	r4, r22
    3b8c:	3c 01       	movw	r6, r24
    3b8e:	a7 01       	movw	r20, r14
    3b90:	96 01       	movw	r18, r12
    3b92:	6d 81       	ldd	r22, Y+5	; 0x05
    3b94:	7e 81       	ldd	r23, Y+6	; 0x06
    3b96:	8f 81       	ldd	r24, Y+7	; 0x07
    3b98:	98 85       	ldd	r25, Y+8	; 0x08
    3b9a:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3b9e:	2a e0       	ldi	r18, 0x0A	; 10
    3ba0:	37 ed       	ldi	r19, 0xD7	; 215
    3ba2:	43 ea       	ldi	r20, 0xA3	; 163
    3ba4:	5c e3       	ldi	r21, 0x3C	; 60
    3ba6:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3baa:	9b 01       	movw	r18, r22
    3bac:	ac 01       	movw	r20, r24
    3bae:	c3 01       	movw	r24, r6
    3bb0:	b2 01       	movw	r22, r4
    3bb2:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    3bb6:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3bba:	60 93 95 23 	sts	0x2395, r22
    3bbe:	70 93 96 23 	sts	0x2396, r23
    3bc2:	69 37       	cpi	r22, 0x79	; 121
    3bc4:	71 05       	cpc	r23, r1
    3bc6:	3c f0       	brlt	.+14     	; 0x3bd6 <main+0xb44>
    3bc8:	88 e7       	ldi	r24, 0x78	; 120
    3bca:	90 e0       	ldi	r25, 0x00	; 0
    3bcc:	80 93 95 23 	sts	0x2395, r24
    3bd0:	90 93 96 23 	sts	0x2396, r25
    3bd4:	0a c0       	rjmp	.+20     	; 0x3bea <main+0xb58>
    3bd6:	60 35       	cpi	r22, 0x50	; 80
    3bd8:	4b ef       	ldi	r20, 0xFB	; 251
    3bda:	74 07       	cpc	r23, r20
    3bdc:	34 f4       	brge	.+12     	; 0x3bea <main+0xb58>
    3bde:	88 e8       	ldi	r24, 0x88	; 136
    3be0:	9f ef       	ldi	r25, 0xFF	; 255
    3be2:	80 93 95 23 	sts	0x2395, r24
    3be6:	90 93 96 23 	sts	0x2396, r25
    3bea:	c4 01       	movw	r24, r8
    3bec:	80 38       	cpi	r24, 0x80	; 128
    3bee:	91 05       	cpc	r25, r1
    3bf0:	14 f0       	brlt	.+4      	; 0x3bf6 <main+0xb64>
    3bf2:	8f e7       	ldi	r24, 0x7F	; 127
    3bf4:	90 e0       	ldi	r25, 0x00	; 0
    3bf6:	81 38       	cpi	r24, 0x81	; 129
    3bf8:	5f ef       	ldi	r21, 0xFF	; 255
    3bfa:	95 07       	cpc	r25, r21
    3bfc:	14 f4       	brge	.+4      	; 0x3c02 <main+0xb70>
    3bfe:	81 e8       	ldi	r24, 0x81	; 129
    3c00:	9f ef       	ldi	r25, 0xFF	; 255
    3c02:	80 90 95 23 	lds	r8, 0x2395
    3c06:	90 90 96 23 	lds	r9, 0x2396
    3c0a:	88 0e       	add	r8, r24
    3c0c:	99 1e       	adc	r9, r25
    3c0e:	b4 01       	movw	r22, r8
    3c10:	88 27       	eor	r24, r24
    3c12:	77 fd       	sbrc	r23, 7
    3c14:	80 95       	com	r24
    3c16:	98 2f       	mov	r25, r24
    3c18:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3c1c:	6b 01       	movw	r12, r22
    3c1e:	7c 01       	movw	r14, r24
    3c20:	b8 01       	movw	r22, r16
    3c22:	88 27       	eor	r24, r24
    3c24:	77 fd       	sbrc	r23, 7
    3c26:	80 95       	com	r24
    3c28:	98 2f       	mov	r25, r24
    3c2a:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3c2e:	9b 01       	movw	r18, r22
    3c30:	ac 01       	movw	r20, r24
    3c32:	69 85       	ldd	r22, Y+9	; 0x09
    3c34:	7a 85       	ldd	r23, Y+10	; 0x0a
    3c36:	8b 85       	ldd	r24, Y+11	; 0x0b
    3c38:	9c 85       	ldd	r25, Y+12	; 0x0c
    3c3a:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3c3e:	9b 01       	movw	r18, r22
    3c40:	ac 01       	movw	r20, r24
    3c42:	c7 01       	movw	r24, r14
    3c44:	b6 01       	movw	r22, r12
    3c46:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    3c4a:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3c4e:	cb 01       	movw	r24, r22
    3c50:	60 38       	cpi	r22, 0x80	; 128
    3c52:	71 05       	cpc	r23, r1
    3c54:	14 f0       	brlt	.+4      	; 0x3c5a <main+0xbc8>
    3c56:	8f e7       	ldi	r24, 0x7F	; 127
    3c58:	90 e0       	ldi	r25, 0x00	; 0
    3c5a:	e5 e8       	ldi	r30, 0x85	; 133
    3c5c:	f3 e2       	ldi	r31, 0x23	; 35
    3c5e:	24 86       	std	Z+12, r2	; 0x0c
    3c60:	35 86       	std	Z+13, r3	; 0x0d
    3c62:	06 87       	std	Z+14, r16	; 0x0e
    3c64:	17 87       	std	Z+15, r17	; 0x0f
    3c66:	81 38       	cpi	r24, 0x81	; 129
    3c68:	6f ef       	ldi	r22, 0xFF	; 255
    3c6a:	96 07       	cpc	r25, r22
    3c6c:	14 f4       	brge	.+4      	; 0x3c72 <main+0xbe0>
    3c6e:	81 e8       	ldi	r24, 0x81	; 129
    3c70:	9f ef       	ldi	r25, 0xFF	; 255
    3c72:	80 93 99 23 	sts	0x2399, r24
    3c76:	e8 e0       	ldi	r30, 0x08	; 8
    3c78:	f6 e0       	ldi	r31, 0x06	; 6
    3c7a:	60 81       	ld	r22, Z
    3c7c:	50 81       	ld	r21, Z
    3c7e:	70 81       	ld	r23, Z
    3c80:	40 81       	ld	r20, Z
    3c82:	90 81       	ld	r25, Z
    3c84:	80 81       	ld	r24, Z
    3c86:	20 81       	ld	r18, Z
    3c88:	e0 81       	ld	r30, Z
    3c8a:	22 1f       	adc	r18, r18
    3c8c:	22 27       	eor	r18, r18
    3c8e:	22 1f       	adc	r18, r18
    3c90:	30 e0       	ldi	r19, 0x00	; 0
    3c92:	22 0f       	add	r18, r18
    3c94:	33 1f       	adc	r19, r19
    3c96:	22 0f       	add	r18, r18
    3c98:	33 1f       	adc	r19, r19
    3c9a:	96 fb       	bst	r25, 6
    3c9c:	99 27       	eor	r25, r25
    3c9e:	90 f9       	bld	r25, 0
    3ca0:	9d a7       	std	Y+45, r25	; 0x2d
    3ca2:	1e a6       	std	Y+46, r1	; 0x2e
    3ca4:	ad a5       	ldd	r26, Y+45	; 0x2d
    3ca6:	be a5       	ldd	r27, Y+46	; 0x2e
    3ca8:	2a 2b       	or	r18, r26
    3caa:	3b 2b       	or	r19, r27
    3cac:	82 95       	swap	r24
    3cae:	81 70       	andi	r24, 0x01	; 1
    3cb0:	8f a7       	std	Y+47, r24	; 0x2f
    3cb2:	18 aa       	std	Y+48, r1	; 0x30
    3cb4:	8f a5       	ldd	r24, Y+47	; 0x2f
    3cb6:	98 a9       	ldd	r25, Y+48	; 0x30
    3cb8:	88 0f       	add	r24, r24
    3cba:	99 1f       	adc	r25, r25
    3cbc:	28 2b       	or	r18, r24
    3cbe:	39 2b       	or	r19, r25
    3cc0:	e5 fb       	bst	r30, 5
    3cc2:	ee 27       	eor	r30, r30
    3cc4:	e0 f9       	bld	r30, 0
    3cc6:	e9 ab       	std	Y+49, r30	; 0x31
    3cc8:	1a aa       	std	Y+50, r1	; 0x32
    3cca:	89 a9       	ldd	r24, Y+49	; 0x31
    3ccc:	9a a9       	ldd	r25, Y+50	; 0x32
    3cce:	88 0f       	add	r24, r24
    3cd0:	99 1f       	adc	r25, r25
    3cd2:	88 0f       	add	r24, r24
    3cd4:	99 1f       	adc	r25, r25
    3cd6:	88 0f       	add	r24, r24
    3cd8:	99 1f       	adc	r25, r25
    3cda:	28 2b       	or	r18, r24
    3cdc:	39 2b       	or	r19, r25
    3cde:	f7 e1       	ldi	r31, 0x17	; 23
    3ce0:	f2 9f       	mul	r31, r18
    3ce2:	c0 01       	movw	r24, r0
    3ce4:	f3 9f       	mul	r31, r19
    3ce6:	90 0d       	add	r25, r0
    3ce8:	11 24       	eor	r1, r1
    3cea:	dc 01       	movw	r26, r24
    3cec:	ae 53       	subi	r26, 0x3E	; 62
    3cee:	bf 4d       	sbci	r27, 0xDF	; 223
    3cf0:	15 96       	adiw	r26, 0x05	; 5
    3cf2:	ec 91       	ld	r30, X
    3cf4:	ec ab       	std	Y+52, r30	; 0x34
    3cf6:	1b aa       	std	Y+51, r1	; 0x33
    3cf8:	77 1f       	adc	r23, r23
    3cfa:	77 27       	eor	r23, r23
    3cfc:	77 1f       	adc	r23, r23
    3cfe:	87 2f       	mov	r24, r23
    3d00:	90 e0       	ldi	r25, 0x00	; 0
    3d02:	88 0f       	add	r24, r24
    3d04:	99 1f       	adc	r25, r25
    3d06:	88 0f       	add	r24, r24
    3d08:	99 1f       	adc	r25, r25
    3d0a:	66 fb       	bst	r22, 6
    3d0c:	66 27       	eor	r22, r22
    3d0e:	60 f9       	bld	r22, 0
    3d10:	6d ab       	std	Y+53, r22	; 0x35
    3d12:	1e aa       	std	Y+54, r1	; 0x36
    3d14:	2d a9       	ldd	r18, Y+53	; 0x35
    3d16:	3e a9       	ldd	r19, Y+54	; 0x36
    3d18:	82 2b       	or	r24, r18
    3d1a:	93 2b       	or	r25, r19
    3d1c:	52 95       	swap	r21
    3d1e:	51 70       	andi	r21, 0x01	; 1
    3d20:	5f ab       	std	Y+55, r21	; 0x37
    3d22:	18 ae       	std	Y+56, r1	; 0x38
    3d24:	2f a9       	ldd	r18, Y+55	; 0x37
    3d26:	38 ad       	ldd	r19, Y+56	; 0x38
    3d28:	22 0f       	add	r18, r18
    3d2a:	33 1f       	adc	r19, r19
    3d2c:	82 2b       	or	r24, r18
    3d2e:	93 2b       	or	r25, r19
    3d30:	45 fb       	bst	r20, 5
    3d32:	44 27       	eor	r20, r20
    3d34:	40 f9       	bld	r20, 0
    3d36:	49 af       	std	Y+57, r20	; 0x39
    3d38:	1a ae       	std	Y+58, r1	; 0x3a
    3d3a:	29 ad       	ldd	r18, Y+57	; 0x39
    3d3c:	3a ad       	ldd	r19, Y+58	; 0x3a
    3d3e:	22 0f       	add	r18, r18
    3d40:	33 1f       	adc	r19, r19
    3d42:	22 0f       	add	r18, r18
    3d44:	33 1f       	adc	r19, r19
    3d46:	22 0f       	add	r18, r18
    3d48:	33 1f       	adc	r19, r19
    3d4a:	82 2b       	or	r24, r18
    3d4c:	93 2b       	or	r25, r19
    3d4e:	f8 9f       	mul	r31, r24
    3d50:	90 01       	movw	r18, r0
    3d52:	f9 9f       	mul	r31, r25
    3d54:	30 0d       	add	r19, r0
    3d56:	11 24       	eor	r1, r1
    3d58:	f9 01       	movw	r30, r18
    3d5a:	ee 53       	subi	r30, 0x3E	; 62
    3d5c:	ff 4d       	sbci	r31, 0xDF	; 223
    3d5e:	87 81       	ldd	r24, Z+7	; 0x07
    3d60:	90 85       	ldd	r25, Z+8	; 0x08
    3d62:	4b a9       	ldd	r20, Y+51	; 0x33
    3d64:	5c a9       	ldd	r21, Y+52	; 0x34
    3d66:	84 2b       	or	r24, r20
    3d68:	95 2b       	or	r25, r21
    3d6a:	28 e2       	ldi	r18, 0x28	; 40
    3d6c:	28 9f       	mul	r18, r24
    3d6e:	10 01       	movw	r2, r0
    3d70:	29 9f       	mul	r18, r25
    3d72:	30 0c       	add	r3, r0
    3d74:	11 24       	eor	r1, r1
    3d76:	80 91 3a 24 	lds	r24, 0x243A
    3d7a:	90 91 3b 24 	lds	r25, 0x243B
    3d7e:	28 1a       	sub	r2, r24
    3d80:	39 0a       	sbc	r3, r25
    3d82:	80 91 42 24 	lds	r24, 0x2442
    3d86:	90 91 43 24 	lds	r25, 0x2443
    3d8a:	b1 01       	movw	r22, r2
    3d8c:	68 1b       	sub	r22, r24
    3d8e:	79 0b       	sbc	r23, r25
    3d90:	9b 01       	movw	r18, r22
    3d92:	22 0f       	add	r18, r18
    3d94:	33 1f       	adc	r19, r19
    3d96:	8b 01       	movw	r16, r22
    3d98:	00 0f       	add	r16, r16
    3d9a:	11 1f       	adc	r17, r17
    3d9c:	00 0f       	add	r16, r16
    3d9e:	11 1f       	adc	r17, r17
    3da0:	00 0f       	add	r16, r16
    3da2:	11 1f       	adc	r17, r17
    3da4:	02 0f       	add	r16, r18
    3da6:	13 1f       	adc	r17, r19
    3da8:	c8 01       	movw	r24, r16
    3daa:	c1 96       	adiw	r24, 0x31	; 49
    3dac:	83 36       	cpi	r24, 0x63	; 99
    3dae:	91 05       	cpc	r25, r1
    3db0:	48 f0       	brcs	.+18     	; 0x3dc4 <main+0xd32>
    3db2:	01 36       	cpi	r16, 0x61	; 97
    3db4:	79 e0       	ldi	r23, 0x09	; 9
    3db6:	17 07       	cpc	r17, r23
    3db8:	44 f4       	brge	.+16     	; 0x3dca <main+0xd38>
    3dba:	00 3a       	cpi	r16, 0xA0	; 160
    3dbc:	86 ef       	ldi	r24, 0xF6	; 246
    3dbe:	18 07       	cpc	r17, r24
    3dc0:	3c f0       	brlt	.+14     	; 0x3dd0 <main+0xd3e>
    3dc2:	08 c0       	rjmp	.+16     	; 0x3dd4 <main+0xd42>
    3dc4:	00 e0       	ldi	r16, 0x00	; 0
    3dc6:	10 e0       	ldi	r17, 0x00	; 0
    3dc8:	05 c0       	rjmp	.+10     	; 0x3dd4 <main+0xd42>
    3dca:	00 e0       	ldi	r16, 0x00	; 0
    3dcc:	10 e0       	ldi	r17, 0x00	; 0
    3dce:	02 c0       	rjmp	.+4      	; 0x3dd4 <main+0xd42>
    3dd0:	00 e0       	ldi	r16, 0x00	; 0
    3dd2:	10 e0       	ldi	r17, 0x00	; 0
    3dd4:	b1 01       	movw	r22, r2
    3dd6:	88 27       	eor	r24, r24
    3dd8:	77 fd       	sbrc	r23, 7
    3dda:	80 95       	com	r24
    3ddc:	98 2f       	mov	r25, r24
    3dde:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3de2:	6b 01       	movw	r12, r22
    3de4:	7c 01       	movw	r14, r24
    3de6:	9b 01       	movw	r18, r22
    3de8:	ac 01       	movw	r20, r24
    3dea:	69 81       	ldd	r22, Y+1	; 0x01
    3dec:	7a 81       	ldd	r23, Y+2	; 0x02
    3dee:	8b 81       	ldd	r24, Y+3	; 0x03
    3df0:	9c 81       	ldd	r25, Y+4	; 0x04
    3df2:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3df6:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3dfa:	4b 01       	movw	r8, r22
    3dfc:	5c 01       	movw	r10, r24
    3dfe:	60 91 46 24 	lds	r22, 0x2446
    3e02:	70 91 47 24 	lds	r23, 0x2447
    3e06:	88 27       	eor	r24, r24
    3e08:	77 fd       	sbrc	r23, 7
    3e0a:	80 95       	com	r24
    3e0c:	98 2f       	mov	r25, r24
    3e0e:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3e12:	2b 01       	movw	r4, r22
    3e14:	3c 01       	movw	r6, r24
    3e16:	a7 01       	movw	r20, r14
    3e18:	96 01       	movw	r18, r12
    3e1a:	6d 81       	ldd	r22, Y+5	; 0x05
    3e1c:	7e 81       	ldd	r23, Y+6	; 0x06
    3e1e:	8f 81       	ldd	r24, Y+7	; 0x07
    3e20:	98 85       	ldd	r25, Y+8	; 0x08
    3e22:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3e26:	2a e0       	ldi	r18, 0x0A	; 10
    3e28:	37 ed       	ldi	r19, 0xD7	; 215
    3e2a:	43 ea       	ldi	r20, 0xA3	; 163
    3e2c:	5c e3       	ldi	r21, 0x3C	; 60
    3e2e:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3e32:	9b 01       	movw	r18, r22
    3e34:	ac 01       	movw	r20, r24
    3e36:	c3 01       	movw	r24, r6
    3e38:	b2 01       	movw	r22, r4
    3e3a:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    3e3e:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3e42:	9b 01       	movw	r18, r22
    3e44:	60 93 46 24 	sts	0x2446, r22
    3e48:	70 93 47 24 	sts	0x2447, r23
    3e4c:	69 37       	cpi	r22, 0x79	; 121
    3e4e:	71 05       	cpc	r23, r1
    3e50:	3c f0       	brlt	.+14     	; 0x3e60 <main+0xdce>
    3e52:	88 e7       	ldi	r24, 0x78	; 120
    3e54:	90 e0       	ldi	r25, 0x00	; 0
    3e56:	80 93 46 24 	sts	0x2446, r24
    3e5a:	90 93 47 24 	sts	0x2447, r25
    3e5e:	09 c0       	rjmp	.+18     	; 0x3e72 <main+0xde0>
    3e60:	20 35       	cpi	r18, 0x50	; 80
    3e62:	3b 4f       	sbci	r19, 0xFB	; 251
    3e64:	34 f4       	brge	.+12     	; 0x3e72 <main+0xde0>
    3e66:	88 e8       	ldi	r24, 0x88	; 136
    3e68:	9f ef       	ldi	r25, 0xFF	; 255
    3e6a:	80 93 46 24 	sts	0x2446, r24
    3e6e:	90 93 47 24 	sts	0x2447, r25
    3e72:	c4 01       	movw	r24, r8
    3e74:	80 38       	cpi	r24, 0x80	; 128
    3e76:	91 05       	cpc	r25, r1
    3e78:	14 f0       	brlt	.+4      	; 0x3e7e <main+0xdec>
    3e7a:	8f e7       	ldi	r24, 0x7F	; 127
    3e7c:	90 e0       	ldi	r25, 0x00	; 0
    3e7e:	81 38       	cpi	r24, 0x81	; 129
    3e80:	af ef       	ldi	r26, 0xFF	; 255
    3e82:	9a 07       	cpc	r25, r26
    3e84:	14 f4       	brge	.+4      	; 0x3e8a <main+0xdf8>
    3e86:	81 e8       	ldi	r24, 0x81	; 129
    3e88:	9f ef       	ldi	r25, 0xFF	; 255
    3e8a:	80 90 46 24 	lds	r8, 0x2446
    3e8e:	90 90 47 24 	lds	r9, 0x2447
    3e92:	88 0e       	add	r8, r24
    3e94:	99 1e       	adc	r9, r25
    3e96:	b4 01       	movw	r22, r8
    3e98:	88 27       	eor	r24, r24
    3e9a:	77 fd       	sbrc	r23, 7
    3e9c:	80 95       	com	r24
    3e9e:	98 2f       	mov	r25, r24
    3ea0:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3ea4:	6b 01       	movw	r12, r22
    3ea6:	7c 01       	movw	r14, r24
    3ea8:	b8 01       	movw	r22, r16
    3eaa:	88 27       	eor	r24, r24
    3eac:	77 fd       	sbrc	r23, 7
    3eae:	80 95       	com	r24
    3eb0:	98 2f       	mov	r25, r24
    3eb2:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    3eb6:	9b 01       	movw	r18, r22
    3eb8:	ac 01       	movw	r20, r24
    3eba:	69 85       	ldd	r22, Y+9	; 0x09
    3ebc:	7a 85       	ldd	r23, Y+10	; 0x0a
    3ebe:	8b 85       	ldd	r24, Y+11	; 0x0b
    3ec0:	9c 85       	ldd	r25, Y+12	; 0x0c
    3ec2:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    3ec6:	9b 01       	movw	r18, r22
    3ec8:	ac 01       	movw	r20, r24
    3eca:	c7 01       	movw	r24, r14
    3ecc:	b6 01       	movw	r22, r12
    3ece:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    3ed2:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    3ed6:	cb 01       	movw	r24, r22
    3ed8:	60 38       	cpi	r22, 0x80	; 128
    3eda:	71 05       	cpc	r23, r1
    3edc:	14 f0       	brlt	.+4      	; 0x3ee2 <main+0xe50>
    3ede:	8f e7       	ldi	r24, 0x7F	; 127
    3ee0:	90 e0       	ldi	r25, 0x00	; 0
    3ee2:	e6 e3       	ldi	r30, 0x36	; 54
    3ee4:	f4 e2       	ldi	r31, 0x24	; 36
    3ee6:	24 86       	std	Z+12, r2	; 0x0c
    3ee8:	35 86       	std	Z+13, r3	; 0x0d
    3eea:	06 87       	std	Z+14, r16	; 0x0e
    3eec:	17 87       	std	Z+15, r17	; 0x0f
    3eee:	81 38       	cpi	r24, 0x81	; 129
    3ef0:	bf ef       	ldi	r27, 0xFF	; 255
    3ef2:	9b 07       	cpc	r25, r27
    3ef4:	14 f4       	brge	.+4      	; 0x3efa <main+0xe68>
    3ef6:	81 e8       	ldi	r24, 0x81	; 129
    3ef8:	9f ef       	ldi	r25, 0xFF	; 255
    3efa:	80 93 4a 24 	sts	0x244A, r24
    3efe:	e8 e0       	ldi	r30, 0x08	; 8
    3f00:	f6 e0       	ldi	r31, 0x06	; 6
    3f02:	60 81       	ld	r22, Z
    3f04:	50 81       	ld	r21, Z
    3f06:	70 81       	ld	r23, Z
    3f08:	40 81       	ld	r20, Z
    3f0a:	90 81       	ld	r25, Z
    3f0c:	80 81       	ld	r24, Z
    3f0e:	20 81       	ld	r18, Z
    3f10:	e0 81       	ld	r30, Z
    3f12:	22 1f       	adc	r18, r18
    3f14:	22 27       	eor	r18, r18
    3f16:	22 1f       	adc	r18, r18
    3f18:	30 e0       	ldi	r19, 0x00	; 0
    3f1a:	22 0f       	add	r18, r18
    3f1c:	33 1f       	adc	r19, r19
    3f1e:	22 0f       	add	r18, r18
    3f20:	33 1f       	adc	r19, r19
    3f22:	96 fb       	bst	r25, 6
    3f24:	99 27       	eor	r25, r25
    3f26:	90 f9       	bld	r25, 0
    3f28:	9b af       	std	Y+59, r25	; 0x3b
    3f2a:	1c ae       	std	Y+60, r1	; 0x3c
    3f2c:	ab ad       	ldd	r26, Y+59	; 0x3b
    3f2e:	bc ad       	ldd	r27, Y+60	; 0x3c
    3f30:	2a 2b       	or	r18, r26
    3f32:	3b 2b       	or	r19, r27
    3f34:	82 95       	swap	r24
    3f36:	81 70       	andi	r24, 0x01	; 1
    3f38:	8d af       	std	Y+61, r24	; 0x3d
    3f3a:	1e ae       	std	Y+62, r1	; 0x3e
    3f3c:	8d ad       	ldd	r24, Y+61	; 0x3d
    3f3e:	9e ad       	ldd	r25, Y+62	; 0x3e
    3f40:	88 0f       	add	r24, r24
    3f42:	99 1f       	adc	r25, r25
    3f44:	28 2b       	or	r18, r24
    3f46:	39 2b       	or	r19, r25
    3f48:	e5 fb       	bst	r30, 5
    3f4a:	ee 27       	eor	r30, r30
    3f4c:	e0 f9       	bld	r30, 0
    3f4e:	ef af       	std	Y+63, r30	; 0x3f
    3f50:	21 96       	adiw	r28, 0x01	; 1
    3f52:	1f ae       	std	Y+63, r1	; 0x3f
    3f54:	21 97       	sbiw	r28, 0x01	; 1
    3f56:	21 96       	adiw	r28, 0x01	; 1
    3f58:	8e ad       	ldd	r24, Y+62	; 0x3e
    3f5a:	9f ad       	ldd	r25, Y+63	; 0x3f
    3f5c:	21 97       	sbiw	r28, 0x01	; 1
    3f5e:	88 0f       	add	r24, r24
    3f60:	99 1f       	adc	r25, r25
    3f62:	88 0f       	add	r24, r24
    3f64:	99 1f       	adc	r25, r25
    3f66:	88 0f       	add	r24, r24
    3f68:	99 1f       	adc	r25, r25
    3f6a:	28 2b       	or	r18, r24
    3f6c:	39 2b       	or	r19, r25
    3f6e:	f7 e1       	ldi	r31, 0x17	; 23
    3f70:	f2 9f       	mul	r31, r18
    3f72:	c0 01       	movw	r24, r0
    3f74:	f3 9f       	mul	r31, r19
    3f76:	90 0d       	add	r25, r0
    3f78:	11 24       	eor	r1, r1
    3f7a:	dc 01       	movw	r26, r24
    3f7c:	ae 53       	subi	r26, 0x3E	; 62
    3f7e:	bf 4d       	sbci	r27, 0xDF	; 223
    3f80:	19 96       	adiw	r26, 0x09	; 9
    3f82:	ec 91       	ld	r30, X
    3f84:	23 96       	adiw	r28, 0x03	; 3
    3f86:	ef af       	std	Y+63, r30	; 0x3f
    3f88:	23 97       	sbiw	r28, 0x03	; 3
    3f8a:	22 96       	adiw	r28, 0x02	; 2
    3f8c:	1f ae       	std	Y+63, r1	; 0x3f
    3f8e:	22 97       	sbiw	r28, 0x02	; 2
    3f90:	77 1f       	adc	r23, r23
    3f92:	77 27       	eor	r23, r23
    3f94:	77 1f       	adc	r23, r23
    3f96:	87 2f       	mov	r24, r23
    3f98:	90 e0       	ldi	r25, 0x00	; 0
    3f9a:	88 0f       	add	r24, r24
    3f9c:	99 1f       	adc	r25, r25
    3f9e:	88 0f       	add	r24, r24
    3fa0:	99 1f       	adc	r25, r25
    3fa2:	66 fb       	bst	r22, 6
    3fa4:	66 27       	eor	r22, r22
    3fa6:	60 f9       	bld	r22, 0
    3fa8:	24 96       	adiw	r28, 0x04	; 4
    3faa:	6f af       	std	Y+63, r22	; 0x3f
    3fac:	24 97       	sbiw	r28, 0x04	; 4
    3fae:	25 96       	adiw	r28, 0x05	; 5
    3fb0:	1f ae       	std	Y+63, r1	; 0x3f
    3fb2:	25 97       	sbiw	r28, 0x05	; 5
    3fb4:	25 96       	adiw	r28, 0x05	; 5
    3fb6:	2e ad       	ldd	r18, Y+62	; 0x3e
    3fb8:	3f ad       	ldd	r19, Y+63	; 0x3f
    3fba:	25 97       	sbiw	r28, 0x05	; 5
    3fbc:	82 2b       	or	r24, r18
    3fbe:	93 2b       	or	r25, r19
    3fc0:	52 95       	swap	r21
    3fc2:	51 70       	andi	r21, 0x01	; 1
    3fc4:	26 96       	adiw	r28, 0x06	; 6
    3fc6:	5f af       	std	Y+63, r21	; 0x3f
    3fc8:	26 97       	sbiw	r28, 0x06	; 6
    3fca:	27 96       	adiw	r28, 0x07	; 7
    3fcc:	1f ae       	std	Y+63, r1	; 0x3f
    3fce:	27 97       	sbiw	r28, 0x07	; 7
    3fd0:	27 96       	adiw	r28, 0x07	; 7
    3fd2:	2e ad       	ldd	r18, Y+62	; 0x3e
    3fd4:	3f ad       	ldd	r19, Y+63	; 0x3f
    3fd6:	27 97       	sbiw	r28, 0x07	; 7
    3fd8:	22 0f       	add	r18, r18
    3fda:	33 1f       	adc	r19, r19
    3fdc:	82 2b       	or	r24, r18
    3fde:	93 2b       	or	r25, r19
    3fe0:	45 fb       	bst	r20, 5
    3fe2:	44 27       	eor	r20, r20
    3fe4:	40 f9       	bld	r20, 0
    3fe6:	28 96       	adiw	r28, 0x08	; 8
    3fe8:	4f af       	std	Y+63, r20	; 0x3f
    3fea:	28 97       	sbiw	r28, 0x08	; 8
    3fec:	29 96       	adiw	r28, 0x09	; 9
    3fee:	1f ae       	std	Y+63, r1	; 0x3f
    3ff0:	29 97       	sbiw	r28, 0x09	; 9
    3ff2:	29 96       	adiw	r28, 0x09	; 9
    3ff4:	2e ad       	ldd	r18, Y+62	; 0x3e
    3ff6:	3f ad       	ldd	r19, Y+63	; 0x3f
    3ff8:	29 97       	sbiw	r28, 0x09	; 9
    3ffa:	22 0f       	add	r18, r18
    3ffc:	33 1f       	adc	r19, r19
    3ffe:	22 0f       	add	r18, r18
    4000:	33 1f       	adc	r19, r19
    4002:	22 0f       	add	r18, r18
    4004:	33 1f       	adc	r19, r19
    4006:	82 2b       	or	r24, r18
    4008:	93 2b       	or	r25, r19
    400a:	f8 9f       	mul	r31, r24
    400c:	90 01       	movw	r18, r0
    400e:	f9 9f       	mul	r31, r25
    4010:	30 0d       	add	r19, r0
    4012:	11 24       	eor	r1, r1
    4014:	f9 01       	movw	r30, r18
    4016:	ee 53       	subi	r30, 0x3E	; 62
    4018:	ff 4d       	sbci	r31, 0xDF	; 223
    401a:	83 85       	ldd	r24, Z+11	; 0x0b
    401c:	94 85       	ldd	r25, Z+12	; 0x0c
    401e:	23 96       	adiw	r28, 0x03	; 3
    4020:	4e ad       	ldd	r20, Y+62	; 0x3e
    4022:	5f ad       	ldd	r21, Y+63	; 0x3f
    4024:	23 97       	sbiw	r28, 0x03	; 3
    4026:	84 2b       	or	r24, r20
    4028:	95 2b       	or	r25, r21
    402a:	28 e2       	ldi	r18, 0x28	; 40
    402c:	28 9f       	mul	r18, r24
    402e:	10 01       	movw	r2, r0
    4030:	29 9f       	mul	r18, r25
    4032:	30 0c       	add	r3, r0
    4034:	11 24       	eor	r1, r1
    4036:	80 91 54 24 	lds	r24, 0x2454
    403a:	90 91 55 24 	lds	r25, 0x2455
    403e:	28 1a       	sub	r2, r24
    4040:	39 0a       	sbc	r3, r25
    4042:	80 91 5c 24 	lds	r24, 0x245C
    4046:	90 91 5d 24 	lds	r25, 0x245D
    404a:	b1 01       	movw	r22, r2
    404c:	68 1b       	sub	r22, r24
    404e:	79 0b       	sbc	r23, r25
    4050:	9b 01       	movw	r18, r22
    4052:	22 0f       	add	r18, r18
    4054:	33 1f       	adc	r19, r19
    4056:	8b 01       	movw	r16, r22
    4058:	00 0f       	add	r16, r16
    405a:	11 1f       	adc	r17, r17
    405c:	00 0f       	add	r16, r16
    405e:	11 1f       	adc	r17, r17
    4060:	00 0f       	add	r16, r16
    4062:	11 1f       	adc	r17, r17
    4064:	02 0f       	add	r16, r18
    4066:	13 1f       	adc	r17, r19
    4068:	c8 01       	movw	r24, r16
    406a:	c1 96       	adiw	r24, 0x31	; 49
    406c:	83 36       	cpi	r24, 0x63	; 99
    406e:	91 05       	cpc	r25, r1
    4070:	48 f0       	brcs	.+18     	; 0x4084 <__stack+0x85>
    4072:	01 36       	cpi	r16, 0x61	; 97
    4074:	79 e0       	ldi	r23, 0x09	; 9
    4076:	17 07       	cpc	r17, r23
    4078:	44 f4       	brge	.+16     	; 0x408a <__stack+0x8b>
    407a:	00 3a       	cpi	r16, 0xA0	; 160
    407c:	86 ef       	ldi	r24, 0xF6	; 246
    407e:	18 07       	cpc	r17, r24
    4080:	3c f0       	brlt	.+14     	; 0x4090 <__stack+0x91>
    4082:	08 c0       	rjmp	.+16     	; 0x4094 <__stack+0x95>
    4084:	00 e0       	ldi	r16, 0x00	; 0
    4086:	10 e0       	ldi	r17, 0x00	; 0
    4088:	05 c0       	rjmp	.+10     	; 0x4094 <__stack+0x95>
    408a:	00 e0       	ldi	r16, 0x00	; 0
    408c:	10 e0       	ldi	r17, 0x00	; 0
    408e:	02 c0       	rjmp	.+4      	; 0x4094 <__stack+0x95>
    4090:	00 e0       	ldi	r16, 0x00	; 0
    4092:	10 e0       	ldi	r17, 0x00	; 0
    4094:	b1 01       	movw	r22, r2
    4096:	88 27       	eor	r24, r24
    4098:	77 fd       	sbrc	r23, 7
    409a:	80 95       	com	r24
    409c:	98 2f       	mov	r25, r24
    409e:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    40a2:	6b 01       	movw	r12, r22
    40a4:	7c 01       	movw	r14, r24
    40a6:	9b 01       	movw	r18, r22
    40a8:	ac 01       	movw	r20, r24
    40aa:	69 81       	ldd	r22, Y+1	; 0x01
    40ac:	7a 81       	ldd	r23, Y+2	; 0x02
    40ae:	8b 81       	ldd	r24, Y+3	; 0x03
    40b0:	9c 81       	ldd	r25, Y+4	; 0x04
    40b2:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    40b6:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    40ba:	4b 01       	movw	r8, r22
    40bc:	5c 01       	movw	r10, r24
    40be:	60 91 60 24 	lds	r22, 0x2460
    40c2:	70 91 61 24 	lds	r23, 0x2461
    40c6:	88 27       	eor	r24, r24
    40c8:	77 fd       	sbrc	r23, 7
    40ca:	80 95       	com	r24
    40cc:	98 2f       	mov	r25, r24
    40ce:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    40d2:	2b 01       	movw	r4, r22
    40d4:	3c 01       	movw	r6, r24
    40d6:	a7 01       	movw	r20, r14
    40d8:	96 01       	movw	r18, r12
    40da:	6d 81       	ldd	r22, Y+5	; 0x05
    40dc:	7e 81       	ldd	r23, Y+6	; 0x06
    40de:	8f 81       	ldd	r24, Y+7	; 0x07
    40e0:	98 85       	ldd	r25, Y+8	; 0x08
    40e2:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    40e6:	2a e0       	ldi	r18, 0x0A	; 10
    40e8:	37 ed       	ldi	r19, 0xD7	; 215
    40ea:	43 ea       	ldi	r20, 0xA3	; 163
    40ec:	5c e3       	ldi	r21, 0x3C	; 60
    40ee:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    40f2:	9b 01       	movw	r18, r22
    40f4:	ac 01       	movw	r20, r24
    40f6:	c3 01       	movw	r24, r6
    40f8:	b2 01       	movw	r22, r4
    40fa:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    40fe:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    4102:	9b 01       	movw	r18, r22
    4104:	60 93 60 24 	sts	0x2460, r22
    4108:	70 93 61 24 	sts	0x2461, r23
    410c:	69 37       	cpi	r22, 0x79	; 121
    410e:	71 05       	cpc	r23, r1
    4110:	3c f0       	brlt	.+14     	; 0x4120 <__stack+0x121>
    4112:	88 e7       	ldi	r24, 0x78	; 120
    4114:	90 e0       	ldi	r25, 0x00	; 0
    4116:	80 93 60 24 	sts	0x2460, r24
    411a:	90 93 61 24 	sts	0x2461, r25
    411e:	09 c0       	rjmp	.+18     	; 0x4132 <__stack+0x133>
    4120:	20 35       	cpi	r18, 0x50	; 80
    4122:	3b 4f       	sbci	r19, 0xFB	; 251
    4124:	34 f4       	brge	.+12     	; 0x4132 <__stack+0x133>
    4126:	88 e8       	ldi	r24, 0x88	; 136
    4128:	9f ef       	ldi	r25, 0xFF	; 255
    412a:	80 93 60 24 	sts	0x2460, r24
    412e:	90 93 61 24 	sts	0x2461, r25
    4132:	c4 01       	movw	r24, r8
    4134:	80 38       	cpi	r24, 0x80	; 128
    4136:	91 05       	cpc	r25, r1
    4138:	14 f0       	brlt	.+4      	; 0x413e <__stack+0x13f>
    413a:	8f e7       	ldi	r24, 0x7F	; 127
    413c:	90 e0       	ldi	r25, 0x00	; 0
    413e:	81 38       	cpi	r24, 0x81	; 129
    4140:	af ef       	ldi	r26, 0xFF	; 255
    4142:	9a 07       	cpc	r25, r26
    4144:	14 f4       	brge	.+4      	; 0x414a <__stack+0x14b>
    4146:	81 e8       	ldi	r24, 0x81	; 129
    4148:	9f ef       	ldi	r25, 0xFF	; 255
    414a:	80 90 60 24 	lds	r8, 0x2460
    414e:	90 90 61 24 	lds	r9, 0x2461
    4152:	88 0e       	add	r8, r24
    4154:	99 1e       	adc	r9, r25
    4156:	b4 01       	movw	r22, r8
    4158:	88 27       	eor	r24, r24
    415a:	77 fd       	sbrc	r23, 7
    415c:	80 95       	com	r24
    415e:	98 2f       	mov	r25, r24
    4160:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    4164:	6b 01       	movw	r12, r22
    4166:	7c 01       	movw	r14, r24
    4168:	b8 01       	movw	r22, r16
    416a:	88 27       	eor	r24, r24
    416c:	77 fd       	sbrc	r23, 7
    416e:	80 95       	com	r24
    4170:	98 2f       	mov	r25, r24
    4172:	0e 94 c4 2c 	call	0x5988	; 0x5988 <__floatsisf>
    4176:	9b 01       	movw	r18, r22
    4178:	ac 01       	movw	r20, r24
    417a:	69 85       	ldd	r22, Y+9	; 0x09
    417c:	7a 85       	ldd	r23, Y+10	; 0x0a
    417e:	8b 85       	ldd	r24, Y+11	; 0x0b
    4180:	9c 85       	ldd	r25, Y+12	; 0x0c
    4182:	0e 94 50 2d 	call	0x5aa0	; 0x5aa0 <__mulsf3>
    4186:	9b 01       	movw	r18, r22
    4188:	ac 01       	movw	r20, r24
    418a:	c7 01       	movw	r24, r14
    418c:	b6 01       	movw	r22, r12
    418e:	0e 94 c5 2b 	call	0x578a	; 0x578a <__addsf3>
    4192:	0e 94 91 2c 	call	0x5922	; 0x5922 <__fixsfsi>
    4196:	cb 01       	movw	r24, r22
    4198:	60 38       	cpi	r22, 0x80	; 128
    419a:	71 05       	cpc	r23, r1
    419c:	14 f0       	brlt	.+4      	; 0x41a2 <__stack+0x1a3>
    419e:	8f e7       	ldi	r24, 0x7F	; 127
    41a0:	90 e0       	ldi	r25, 0x00	; 0
    41a2:	e0 e5       	ldi	r30, 0x50	; 80
    41a4:	f4 e2       	ldi	r31, 0x24	; 36
    41a6:	24 86       	std	Z+12, r2	; 0x0c
    41a8:	35 86       	std	Z+13, r3	; 0x0d
    41aa:	06 87       	std	Z+14, r16	; 0x0e
    41ac:	17 87       	std	Z+15, r17	; 0x0f
    41ae:	81 38       	cpi	r24, 0x81	; 129
    41b0:	bf ef       	ldi	r27, 0xFF	; 255
    41b2:	9b 07       	cpc	r25, r27
    41b4:	14 f4       	brge	.+4      	; 0x41ba <__stack+0x1bb>
    41b6:	81 e8       	ldi	r24, 0x81	; 129
    41b8:	9f ef       	ldi	r25, 0xFF	; 255
    41ba:	80 93 64 24 	sts	0x2464, r24
    41be:	6a e2       	ldi	r22, 0x2A	; 42
    41c0:	80 ea       	ldi	r24, 0xA0	; 160
    41c2:	9b e0       	ldi	r25, 0x0B	; 11
    41c4:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <usart_putchar>
    41c8:	6e e7       	ldi	r22, 0x7E	; 126
    41ca:	80 ea       	ldi	r24, 0xA0	; 160
    41cc:	9b e0       	ldi	r25, 0x0B	; 11
    41ce:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <usart_putchar>
    41d2:	60 91 99 23 	lds	r22, 0x2399
    41d6:	80 ea       	ldi	r24, 0xA0	; 160
    41d8:	9b e0       	ldi	r25, 0x0B	; 11
    41da:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <usart_putchar>
    41de:	60 91 4a 24 	lds	r22, 0x244A
    41e2:	80 ea       	ldi	r24, 0xA0	; 160
    41e4:	9b e0       	ldi	r25, 0x0B	; 11
    41e6:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <usart_putchar>
    41ea:	60 91 64 24 	lds	r22, 0x2464
    41ee:	80 ea       	ldi	r24, 0xA0	; 160
    41f0:	9b e0       	ldi	r25, 0x0B	; 11
    41f2:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <usart_putchar>
    41f6:	60 91 f1 23 	lds	r22, 0x23F1
    41fa:	80 ea       	ldi	r24, 0xA0	; 160
    41fc:	9b e0       	ldi	r25, 0x0B	; 11
    41fe:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <usart_putchar>
    4202:	63 e2       	ldi	r22, 0x23	; 35
    4204:	80 ea       	ldi	r24, 0xA0	; 160
    4206:	9b e0       	ldi	r25, 0x0B	; 11
    4208:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <usart_putchar>
    420c:	2f b7       	in	r18, 0x3f	; 63
    420e:	f8 94       	cli
    4210:	e0 e0       	ldi	r30, 0x00	; 0
    4212:	f2 e0       	ldi	r31, 0x02	; 2
    4214:	84 a1       	ldd	r24, Z+36	; 0x24
    4216:	95 a1       	ldd	r25, Z+37	; 0x25
    4218:	2f bf       	out	0x3f, r18	; 63
    421a:	80 93 b5 20 	sts	0x20B5, r24
    421e:	90 93 b6 20 	sts	0x20B6, r25
    4222:	89 3d       	cpi	r24, 0xD9	; 217
    4224:	94 40       	sbci	r25, 0x04	; 4
    4226:	3c f4       	brge	.+14     	; 0x4236 <__stack+0x237>
    4228:	e0 e4       	ldi	r30, 0x40	; 64
    422a:	f6 e0       	ldi	r31, 0x06	; 6
    422c:	80 e4       	ldi	r24, 0x40	; 64
    422e:	85 83       	std	Z+5, r24	; 0x05
    4230:	84 e0       	ldi	r24, 0x04	; 4
    4232:	85 83       	std	Z+5, r24	; 0x05
    4234:	06 c0       	rjmp	.+12     	; 0x4242 <__stack+0x243>
    4236:	e0 e4       	ldi	r30, 0x40	; 64
    4238:	f6 e0       	ldi	r31, 0x06	; 6
    423a:	80 e4       	ldi	r24, 0x40	; 64
    423c:	86 83       	std	Z+6, r24	; 0x06
    423e:	84 e0       	ldi	r24, 0x04	; 4
    4240:	86 83       	std	Z+6, r24	; 0x06
    4242:	60 e0       	ldi	r22, 0x00	; 0
    4244:	80 e0       	ldi	r24, 0x00	; 0
    4246:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <LCDGotoXY>
    424a:	0f 2e       	mov	r0, r31
    424c:	f8 e0       	ldi	r31, 0x08	; 8
    424e:	cf 2e       	mov	r12, r31
    4250:	f6 e0       	ldi	r31, 0x06	; 6
    4252:	df 2e       	mov	r13, r31
    4254:	f0 2d       	mov	r31, r0
    4256:	d6 01       	movw	r26, r12
    4258:	1c 91       	ld	r17, X
    425a:	7c 91       	ld	r23, X
    425c:	8c 91       	ld	r24, X
    425e:	6c 91       	ld	r22, X
    4260:	ec 91       	ld	r30, X
    4262:	fc 91       	ld	r31, X
    4264:	4c 91       	ld	r20, X
    4266:	9c 91       	ld	r25, X
    4268:	50 91 99 23 	lds	r21, 0x2399
    426c:	25 2f       	mov	r18, r21
    426e:	33 27       	eor	r19, r19
    4270:	27 fd       	sbrc	r18, 7
    4272:	30 95       	com	r19
    4274:	3f 93       	push	r19
    4276:	5f 93       	push	r21
    4278:	44 1f       	adc	r20, r20
    427a:	44 27       	eor	r20, r20
    427c:	44 1f       	adc	r20, r20
    427e:	50 e0       	ldi	r21, 0x00	; 0
    4280:	44 0f       	add	r20, r20
    4282:	55 1f       	adc	r21, r21
    4284:	44 0f       	add	r20, r20
    4286:	55 1f       	adc	r21, r21
    4288:	e6 fb       	bst	r30, 6
    428a:	ee 27       	eor	r30, r30
    428c:	e0 f9       	bld	r30, 0
    428e:	2a 96       	adiw	r28, 0x0a	; 10
    4290:	ef af       	std	Y+63, r30	; 0x3f
    4292:	2a 97       	sbiw	r28, 0x0a	; 10
    4294:	2b 96       	adiw	r28, 0x0b	; 11
    4296:	1f ae       	std	Y+63, r1	; 0x3f
    4298:	2b 97       	sbiw	r28, 0x0b	; 11
    429a:	2b 96       	adiw	r28, 0x0b	; 11
    429c:	2e ad       	ldd	r18, Y+62	; 0x3e
    429e:	3f ad       	ldd	r19, Y+63	; 0x3f
    42a0:	2b 97       	sbiw	r28, 0x0b	; 11
    42a2:	42 2b       	or	r20, r18
    42a4:	53 2b       	or	r21, r19
    42a6:	f2 95       	swap	r31
    42a8:	f1 70       	andi	r31, 0x01	; 1
    42aa:	2c 96       	adiw	r28, 0x0c	; 12
    42ac:	ff af       	std	Y+63, r31	; 0x3f
    42ae:	2c 97       	sbiw	r28, 0x0c	; 12
    42b0:	2d 96       	adiw	r28, 0x0d	; 13
    42b2:	1f ae       	std	Y+63, r1	; 0x3f
    42b4:	2d 97       	sbiw	r28, 0x0d	; 13
    42b6:	2d 96       	adiw	r28, 0x0d	; 13
    42b8:	2e ad       	ldd	r18, Y+62	; 0x3e
    42ba:	3f ad       	ldd	r19, Y+63	; 0x3f
    42bc:	2d 97       	sbiw	r28, 0x0d	; 13
    42be:	22 0f       	add	r18, r18
    42c0:	33 1f       	adc	r19, r19
    42c2:	42 2b       	or	r20, r18
    42c4:	53 2b       	or	r21, r19
    42c6:	95 fb       	bst	r25, 5
    42c8:	99 27       	eor	r25, r25
    42ca:	90 f9       	bld	r25, 0
    42cc:	2e 96       	adiw	r28, 0x0e	; 14
    42ce:	9f af       	std	Y+63, r25	; 0x3f
    42d0:	2e 97       	sbiw	r28, 0x0e	; 14
    42d2:	2f 96       	adiw	r28, 0x0f	; 15
    42d4:	1f ae       	std	Y+63, r1	; 0x3f
    42d6:	2f 97       	sbiw	r28, 0x0f	; 15
    42d8:	2f 96       	adiw	r28, 0x0f	; 15
    42da:	2e ad       	ldd	r18, Y+62	; 0x3e
    42dc:	3f ad       	ldd	r19, Y+63	; 0x3f
    42de:	2f 97       	sbiw	r28, 0x0f	; 15
    42e0:	22 0f       	add	r18, r18
    42e2:	33 1f       	adc	r19, r19
    42e4:	22 0f       	add	r18, r18
    42e6:	33 1f       	adc	r19, r19
    42e8:	22 0f       	add	r18, r18
    42ea:	33 1f       	adc	r19, r19
    42ec:	42 2b       	or	r20, r18
    42ee:	53 2b       	or	r21, r19
    42f0:	0f 2e       	mov	r0, r31
    42f2:	f7 e1       	ldi	r31, 0x17	; 23
    42f4:	ff 2e       	mov	r15, r31
    42f6:	f0 2d       	mov	r31, r0
    42f8:	f4 9e       	mul	r15, r20
    42fa:	90 01       	movw	r18, r0
    42fc:	f5 9e       	mul	r15, r21
    42fe:	30 0d       	add	r19, r0
    4300:	11 24       	eor	r1, r1
    4302:	d9 01       	movw	r26, r18
    4304:	ae 53       	subi	r26, 0x3E	; 62
    4306:	bf 4d       	sbci	r27, 0xDF	; 223
    4308:	11 96       	adiw	r26, 0x01	; 1
    430a:	3c 91       	ld	r19, X
    430c:	61 96       	adiw	r28, 0x11	; 17
    430e:	3f af       	std	Y+63, r19	; 0x3f
    4310:	61 97       	sbiw	r28, 0x11	; 17
    4312:	60 96       	adiw	r28, 0x10	; 16
    4314:	1f ae       	std	Y+63, r1	; 0x3f
    4316:	60 97       	sbiw	r28, 0x10	; 16
    4318:	88 1f       	adc	r24, r24
    431a:	88 27       	eor	r24, r24
    431c:	88 1f       	adc	r24, r24
    431e:	90 e0       	ldi	r25, 0x00	; 0
    4320:	88 0f       	add	r24, r24
    4322:	99 1f       	adc	r25, r25
    4324:	88 0f       	add	r24, r24
    4326:	99 1f       	adc	r25, r25
    4328:	16 fb       	bst	r17, 6
    432a:	11 27       	eor	r17, r17
    432c:	10 f9       	bld	r17, 0
    432e:	62 96       	adiw	r28, 0x12	; 18
    4330:	1f af       	std	Y+63, r17	; 0x3f
    4332:	62 97       	sbiw	r28, 0x12	; 18
    4334:	63 96       	adiw	r28, 0x13	; 19
    4336:	1f ae       	std	Y+63, r1	; 0x3f
    4338:	63 97       	sbiw	r28, 0x13	; 19
    433a:	63 96       	adiw	r28, 0x13	; 19
    433c:	4e ad       	ldd	r20, Y+62	; 0x3e
    433e:	5f ad       	ldd	r21, Y+63	; 0x3f
    4340:	63 97       	sbiw	r28, 0x13	; 19
    4342:	84 2b       	or	r24, r20
    4344:	95 2b       	or	r25, r21
    4346:	72 95       	swap	r23
    4348:	71 70       	andi	r23, 0x01	; 1
    434a:	64 96       	adiw	r28, 0x14	; 20
    434c:	7f af       	std	Y+63, r23	; 0x3f
    434e:	64 97       	sbiw	r28, 0x14	; 20
    4350:	65 96       	adiw	r28, 0x15	; 21
    4352:	1f ae       	std	Y+63, r1	; 0x3f
    4354:	65 97       	sbiw	r28, 0x15	; 21
    4356:	65 96       	adiw	r28, 0x15	; 21
    4358:	2e ad       	ldd	r18, Y+62	; 0x3e
    435a:	3f ad       	ldd	r19, Y+63	; 0x3f
    435c:	65 97       	sbiw	r28, 0x15	; 21
    435e:	22 0f       	add	r18, r18
    4360:	33 1f       	adc	r19, r19
    4362:	82 2b       	or	r24, r18
    4364:	93 2b       	or	r25, r19
    4366:	65 fb       	bst	r22, 5
    4368:	66 27       	eor	r22, r22
    436a:	60 f9       	bld	r22, 0
    436c:	66 96       	adiw	r28, 0x16	; 22
    436e:	6f af       	std	Y+63, r22	; 0x3f
    4370:	66 97       	sbiw	r28, 0x16	; 22
    4372:	67 96       	adiw	r28, 0x17	; 23
    4374:	1f ae       	std	Y+63, r1	; 0x3f
    4376:	67 97       	sbiw	r28, 0x17	; 23
    4378:	67 96       	adiw	r28, 0x17	; 23
    437a:	2e ad       	ldd	r18, Y+62	; 0x3e
    437c:	3f ad       	ldd	r19, Y+63	; 0x3f
    437e:	67 97       	sbiw	r28, 0x17	; 23
    4380:	22 0f       	add	r18, r18
    4382:	33 1f       	adc	r19, r19
    4384:	22 0f       	add	r18, r18
    4386:	33 1f       	adc	r19, r19
    4388:	22 0f       	add	r18, r18
    438a:	33 1f       	adc	r19, r19
    438c:	82 2b       	or	r24, r18
    438e:	93 2b       	or	r25, r19
    4390:	f8 9e       	mul	r15, r24
    4392:	90 01       	movw	r18, r0
    4394:	f9 9e       	mul	r15, r25
    4396:	30 0d       	add	r19, r0
    4398:	11 24       	eor	r1, r1
    439a:	f9 01       	movw	r30, r18
    439c:	ee 53       	subi	r30, 0x3E	; 62
    439e:	ff 4d       	sbci	r31, 0xDF	; 223
    43a0:	83 81       	ldd	r24, Z+3	; 0x03
    43a2:	94 81       	ldd	r25, Z+4	; 0x04
    43a4:	61 96       	adiw	r28, 0x11	; 17
    43a6:	6e ad       	ldd	r22, Y+62	; 0x3e
    43a8:	7f ad       	ldd	r23, Y+63	; 0x3f
    43aa:	61 97       	sbiw	r28, 0x11	; 17
    43ac:	86 2b       	or	r24, r22
    43ae:	97 2b       	or	r25, r23
    43b0:	9f 93       	push	r25
    43b2:	8f 93       	push	r24
    43b4:	89 e4       	ldi	r24, 0x49	; 73
    43b6:	90 e2       	ldi	r25, 0x20	; 32
    43b8:	9f 93       	push	r25
    43ba:	8f 93       	push	r24
    43bc:	09 e0       	ldi	r16, 0x09	; 9
    43be:	14 e2       	ldi	r17, 0x24	; 36
    43c0:	1f 93       	push	r17
    43c2:	0f 93       	push	r16
    43c4:	0e 94 b3 2d 	call	0x5b66	; 0x5b66 <sprintf>
    43c8:	c8 01       	movw	r24, r16
    43ca:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <LCDStringRam>
    43ce:	61 e0       	ldi	r22, 0x01	; 1
    43d0:	80 e0       	ldi	r24, 0x00	; 0
    43d2:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <LCDGotoXY>
    43d6:	80 91 8a 23 	lds	r24, 0x238A
    43da:	8f 93       	push	r24
    43dc:	a9 e8       	ldi	r26, 0x89	; 137
    43de:	b3 e2       	ldi	r27, 0x23	; 35
    43e0:	8c 91       	ld	r24, X
    43e2:	8f 93       	push	r24
    43e4:	81 e5       	ldi	r24, 0x51	; 81
    43e6:	90 e2       	ldi	r25, 0x20	; 32
    43e8:	9f 93       	push	r25
    43ea:	8f 93       	push	r24
    43ec:	1f 93       	push	r17
    43ee:	0f 93       	push	r16
    43f0:	0e 94 b3 2d 	call	0x5b66	; 0x5b66 <sprintf>
    43f4:	c8 01       	movw	r24, r16
    43f6:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <LCDStringRam>
    43fa:	f6 01       	movw	r30, r12
    43fc:	90 81       	ld	r25, Z
    43fe:	80 81       	ld	r24, Z
    4400:	20 81       	ld	r18, Z
    4402:	40 81       	ld	r20, Z
    4404:	22 1f       	adc	r18, r18
    4406:	22 27       	eor	r18, r18
    4408:	22 1f       	adc	r18, r18
    440a:	30 e0       	ldi	r19, 0x00	; 0
    440c:	22 0f       	add	r18, r18
    440e:	33 1f       	adc	r19, r19
    4410:	22 0f       	add	r18, r18
    4412:	33 1f       	adc	r19, r19
    4414:	96 fb       	bst	r25, 6
    4416:	99 27       	eor	r25, r25
    4418:	90 f9       	bld	r25, 0
    441a:	68 96       	adiw	r28, 0x18	; 24
    441c:	9f af       	std	Y+63, r25	; 0x3f
    441e:	68 97       	sbiw	r28, 0x18	; 24
    4420:	69 96       	adiw	r28, 0x19	; 25
    4422:	1f ae       	std	Y+63, r1	; 0x3f
    4424:	69 97       	sbiw	r28, 0x19	; 25
    4426:	69 96       	adiw	r28, 0x19	; 25
    4428:	6e ad       	ldd	r22, Y+62	; 0x3e
    442a:	7f ad       	ldd	r23, Y+63	; 0x3f
    442c:	69 97       	sbiw	r28, 0x19	; 25
    442e:	26 2b       	or	r18, r22
    4430:	37 2b       	or	r19, r23
    4432:	82 95       	swap	r24
    4434:	81 70       	andi	r24, 0x01	; 1
    4436:	6a 96       	adiw	r28, 0x1a	; 26
    4438:	8f af       	std	Y+63, r24	; 0x3f
    443a:	6a 97       	sbiw	r28, 0x1a	; 26
    443c:	6b 96       	adiw	r28, 0x1b	; 27
    443e:	1f ae       	std	Y+63, r1	; 0x3f
    4440:	6b 97       	sbiw	r28, 0x1b	; 27
    4442:	6b 96       	adiw	r28, 0x1b	; 27
    4444:	8e ad       	ldd	r24, Y+62	; 0x3e
    4446:	9f ad       	ldd	r25, Y+63	; 0x3f
    4448:	6b 97       	sbiw	r28, 0x1b	; 27
    444a:	88 0f       	add	r24, r24
    444c:	99 1f       	adc	r25, r25
    444e:	28 2b       	or	r18, r24
    4450:	39 2b       	or	r19, r25
    4452:	45 fb       	bst	r20, 5
    4454:	44 27       	eor	r20, r20
    4456:	40 f9       	bld	r20, 0
    4458:	6c 96       	adiw	r28, 0x1c	; 28
    445a:	4f af       	std	Y+63, r20	; 0x3f
    445c:	6c 97       	sbiw	r28, 0x1c	; 28
    445e:	6d 96       	adiw	r28, 0x1d	; 29
    4460:	1f ae       	std	Y+63, r1	; 0x3f
    4462:	6d 97       	sbiw	r28, 0x1d	; 29
    4464:	6d 96       	adiw	r28, 0x1d	; 29
    4466:	8e ad       	ldd	r24, Y+62	; 0x3e
    4468:	9f ad       	ldd	r25, Y+63	; 0x3f
    446a:	6d 97       	sbiw	r28, 0x1d	; 29
    446c:	88 0f       	add	r24, r24
    446e:	99 1f       	adc	r25, r25
    4470:	88 0f       	add	r24, r24
    4472:	99 1f       	adc	r25, r25
    4474:	88 0f       	add	r24, r24
    4476:	99 1f       	adc	r25, r25
    4478:	28 2b       	or	r18, r24
    447a:	39 2b       	or	r19, r25
    447c:	f2 9e       	mul	r15, r18
    447e:	c0 01       	movw	r24, r0
    4480:	f3 9e       	mul	r15, r19
    4482:	90 0d       	add	r25, r0
    4484:	11 24       	eor	r1, r1
    4486:	fc 01       	movw	r30, r24
    4488:	ee 53       	subi	r30, 0x3E	; 62
    448a:	ff 4d       	sbci	r31, 0xDF	; 223
    448c:	cd bf       	out	0x3d, r28	; 61
    448e:	de bf       	out	0x3e, r29	; 62
    4490:	81 89       	ldd	r24, Z+17	; 0x11
    4492:	88 23       	and	r24, r24
    4494:	09 f4       	brne	.+2      	; 0x4498 <__stack+0x499>
    4496:	63 c0       	rjmp	.+198    	; 0x455e <__stack+0x55f>
    4498:	e8 e0       	ldi	r30, 0x08	; 8
    449a:	f6 e0       	ldi	r31, 0x06	; 6
    449c:	90 81       	ld	r25, Z
    449e:	80 81       	ld	r24, Z
    44a0:	20 81       	ld	r18, Z
    44a2:	40 81       	ld	r20, Z
    44a4:	22 1f       	adc	r18, r18
    44a6:	22 27       	eor	r18, r18
    44a8:	22 1f       	adc	r18, r18
    44aa:	30 e0       	ldi	r19, 0x00	; 0
    44ac:	22 0f       	add	r18, r18
    44ae:	33 1f       	adc	r19, r19
    44b0:	22 0f       	add	r18, r18
    44b2:	33 1f       	adc	r19, r19
    44b4:	96 fb       	bst	r25, 6
    44b6:	99 27       	eor	r25, r25
    44b8:	90 f9       	bld	r25, 0
    44ba:	cd 52       	subi	r28, 0x2D	; 45
    44bc:	df 4f       	sbci	r29, 0xFF	; 255
    44be:	98 83       	st	Y, r25
    44c0:	c3 5d       	subi	r28, 0xD3	; 211
    44c2:	d0 40       	sbci	r29, 0x00	; 0
    44c4:	cc 52       	subi	r28, 0x2C	; 44
    44c6:	df 4f       	sbci	r29, 0xFF	; 255
    44c8:	18 82       	st	Y, r1
    44ca:	c4 5d       	subi	r28, 0xD4	; 212
    44cc:	d0 40       	sbci	r29, 0x00	; 0
    44ce:	cd 52       	subi	r28, 0x2D	; 45
    44d0:	df 4f       	sbci	r29, 0xFF	; 255
    44d2:	a8 81       	ld	r26, Y
    44d4:	b9 81       	ldd	r27, Y+1	; 0x01
    44d6:	c3 5d       	subi	r28, 0xD3	; 211
    44d8:	d0 40       	sbci	r29, 0x00	; 0
    44da:	2a 2b       	or	r18, r26
    44dc:	3b 2b       	or	r19, r27
    44de:	82 95       	swap	r24
    44e0:	81 70       	andi	r24, 0x01	; 1
    44e2:	cb 52       	subi	r28, 0x2B	; 43
    44e4:	df 4f       	sbci	r29, 0xFF	; 255
    44e6:	88 83       	st	Y, r24
    44e8:	c5 5d       	subi	r28, 0xD5	; 213
    44ea:	d0 40       	sbci	r29, 0x00	; 0
    44ec:	ca 52       	subi	r28, 0x2A	; 42
    44ee:	df 4f       	sbci	r29, 0xFF	; 255
    44f0:	18 82       	st	Y, r1
    44f2:	c6 5d       	subi	r28, 0xD6	; 214
    44f4:	d0 40       	sbci	r29, 0x00	; 0
    44f6:	cb 52       	subi	r28, 0x2B	; 43
    44f8:	df 4f       	sbci	r29, 0xFF	; 255
    44fa:	88 81       	ld	r24, Y
    44fc:	99 81       	ldd	r25, Y+1	; 0x01
    44fe:	c5 5d       	subi	r28, 0xD5	; 213
    4500:	d0 40       	sbci	r29, 0x00	; 0
    4502:	88 0f       	add	r24, r24
    4504:	99 1f       	adc	r25, r25
    4506:	28 2b       	or	r18, r24
    4508:	39 2b       	or	r19, r25
    450a:	45 fb       	bst	r20, 5
    450c:	44 27       	eor	r20, r20
    450e:	40 f9       	bld	r20, 0
    4510:	c9 52       	subi	r28, 0x29	; 41
    4512:	df 4f       	sbci	r29, 0xFF	; 255
    4514:	48 83       	st	Y, r20
    4516:	c7 5d       	subi	r28, 0xD7	; 215
    4518:	d0 40       	sbci	r29, 0x00	; 0
    451a:	c8 52       	subi	r28, 0x28	; 40
    451c:	df 4f       	sbci	r29, 0xFF	; 255
    451e:	18 82       	st	Y, r1
    4520:	c8 5d       	subi	r28, 0xD8	; 216
    4522:	d0 40       	sbci	r29, 0x00	; 0
    4524:	c9 52       	subi	r28, 0x29	; 41
    4526:	df 4f       	sbci	r29, 0xFF	; 255
    4528:	88 81       	ld	r24, Y
    452a:	99 81       	ldd	r25, Y+1	; 0x01
    452c:	c7 5d       	subi	r28, 0xD7	; 215
    452e:	d0 40       	sbci	r29, 0x00	; 0
    4530:	88 0f       	add	r24, r24
    4532:	99 1f       	adc	r25, r25
    4534:	88 0f       	add	r24, r24
    4536:	99 1f       	adc	r25, r25
    4538:	88 0f       	add	r24, r24
    453a:	99 1f       	adc	r25, r25
    453c:	28 2b       	or	r18, r24
    453e:	39 2b       	or	r19, r25
    4540:	47 e1       	ldi	r20, 0x17	; 23
    4542:	42 9f       	mul	r20, r18
    4544:	c0 01       	movw	r24, r0
    4546:	43 9f       	mul	r20, r19
    4548:	90 0d       	add	r25, r0
    454a:	11 24       	eor	r1, r1
    454c:	fc 01       	movw	r30, r24
    454e:	ee 53       	subi	r30, 0x3E	; 62
    4550:	ff 4d       	sbci	r31, 0xDF	; 223
    4552:	81 89       	ldd	r24, Z+17	; 0x11
    4554:	90 e0       	ldi	r25, 0x00	; 0
    4556:	80 93 b3 20 	sts	0x20B3, r24
    455a:	90 93 b4 20 	sts	0x20B4, r25
    455e:	e8 e0       	ldi	r30, 0x08	; 8
    4560:	f6 e0       	ldi	r31, 0x06	; 6
    4562:	90 81       	ld	r25, Z
    4564:	80 81       	ld	r24, Z
    4566:	20 81       	ld	r18, Z
    4568:	40 81       	ld	r20, Z
    456a:	22 1f       	adc	r18, r18
    456c:	22 27       	eor	r18, r18
    456e:	22 1f       	adc	r18, r18
    4570:	30 e0       	ldi	r19, 0x00	; 0
    4572:	22 0f       	add	r18, r18
    4574:	33 1f       	adc	r19, r19
    4576:	22 0f       	add	r18, r18
    4578:	33 1f       	adc	r19, r19
    457a:	96 fb       	bst	r25, 6
    457c:	99 27       	eor	r25, r25
    457e:	90 f9       	bld	r25, 0
    4580:	6e 96       	adiw	r28, 0x1e	; 30
    4582:	9f af       	std	Y+63, r25	; 0x3f
    4584:	6e 97       	sbiw	r28, 0x1e	; 30
    4586:	6f 96       	adiw	r28, 0x1f	; 31
    4588:	1f ae       	std	Y+63, r1	; 0x3f
    458a:	6f 97       	sbiw	r28, 0x1f	; 31
    458c:	6f 96       	adiw	r28, 0x1f	; 31
    458e:	ee ad       	ldd	r30, Y+62	; 0x3e
    4590:	ff ad       	ldd	r31, Y+63	; 0x3f
    4592:	6f 97       	sbiw	r28, 0x1f	; 31
    4594:	2e 2b       	or	r18, r30
    4596:	3f 2b       	or	r19, r31
    4598:	82 95       	swap	r24
    459a:	81 70       	andi	r24, 0x01	; 1
    459c:	a0 96       	adiw	r28, 0x20	; 32
    459e:	8f af       	std	Y+63, r24	; 0x3f
    45a0:	a0 97       	sbiw	r28, 0x20	; 32
    45a2:	a1 96       	adiw	r28, 0x21	; 33
    45a4:	1f ae       	std	Y+63, r1	; 0x3f
    45a6:	a1 97       	sbiw	r28, 0x21	; 33
    45a8:	a1 96       	adiw	r28, 0x21	; 33
    45aa:	8e ad       	ldd	r24, Y+62	; 0x3e
    45ac:	9f ad       	ldd	r25, Y+63	; 0x3f
    45ae:	a1 97       	sbiw	r28, 0x21	; 33
    45b0:	88 0f       	add	r24, r24
    45b2:	99 1f       	adc	r25, r25
    45b4:	28 2b       	or	r18, r24
    45b6:	39 2b       	or	r19, r25
    45b8:	45 fb       	bst	r20, 5
    45ba:	44 27       	eor	r20, r20
    45bc:	40 f9       	bld	r20, 0
    45be:	a2 96       	adiw	r28, 0x22	; 34
    45c0:	4f af       	std	Y+63, r20	; 0x3f
    45c2:	a2 97       	sbiw	r28, 0x22	; 34
    45c4:	a3 96       	adiw	r28, 0x23	; 35
    45c6:	1f ae       	std	Y+63, r1	; 0x3f
    45c8:	a3 97       	sbiw	r28, 0x23	; 35
    45ca:	a3 96       	adiw	r28, 0x23	; 35
    45cc:	8e ad       	ldd	r24, Y+62	; 0x3e
    45ce:	9f ad       	ldd	r25, Y+63	; 0x3f
    45d0:	a3 97       	sbiw	r28, 0x23	; 35
    45d2:	88 0f       	add	r24, r24
    45d4:	99 1f       	adc	r25, r25
    45d6:	88 0f       	add	r24, r24
    45d8:	99 1f       	adc	r25, r25
    45da:	88 0f       	add	r24, r24
    45dc:	99 1f       	adc	r25, r25
    45de:	28 2b       	or	r18, r24
    45e0:	39 2b       	or	r19, r25
    45e2:	47 e1       	ldi	r20, 0x17	; 23
    45e4:	42 9f       	mul	r20, r18
    45e6:	c0 01       	movw	r24, r0
    45e8:	43 9f       	mul	r20, r19
    45ea:	90 0d       	add	r25, r0
    45ec:	11 24       	eor	r1, r1
    45ee:	fc 01       	movw	r30, r24
    45f0:	ee 53       	subi	r30, 0x3E	; 62
    45f2:	ff 4d       	sbci	r31, 0xDF	; 223
    45f4:	82 89       	ldd	r24, Z+18	; 0x12
    45f6:	88 23       	and	r24, r24
    45f8:	19 f0       	breq	.+6      	; 0x4600 <__stack+0x601>
    45fa:	e0 e6       	ldi	r30, 0x60	; 96
    45fc:	f6 e0       	ldi	r31, 0x06	; 6
    45fe:	80 85       	ldd	r24, Z+8	; 0x08
    4600:	e0 e0       	ldi	r30, 0x00	; 0
    4602:	f6 e0       	ldi	r31, 0x06	; 6
    4604:	80 85       	ldd	r24, Z+8	; 0x08
    4606:	82 ff       	sbrs	r24, 2
    4608:	18 c0       	rjmp	.+48     	; 0x463a <__stack+0x63b>
    460a:	e0 e2       	ldi	r30, 0x20	; 32
    460c:	f6 e0       	ldi	r31, 0x06	; 6
    460e:	84 81       	ldd	r24, Z+4	; 0x04
    4610:	80 64       	ori	r24, 0x40	; 64
    4612:	84 83       	std	Z+4, r24	; 0x04
    4614:	84 e6       	ldi	r24, 0x64	; 100
    4616:	90 e0       	ldi	r25, 0x00	; 0
    4618:	80 93 2a 08 	sts	0x082A, r24
    461c:	90 93 2b 08 	sts	0x082B, r25
    4620:	ff ef       	ldi	r31, 0xFF	; 255
    4622:	13 ec       	ldi	r17, 0xC3	; 195
    4624:	29 e0       	ldi	r18, 0x09	; 9
    4626:	f1 50       	subi	r31, 0x01	; 1
    4628:	10 40       	sbci	r17, 0x00	; 0
    462a:	20 40       	sbci	r18, 0x00	; 0
    462c:	e1 f7       	brne	.-8      	; 0x4626 <__stack+0x627>
    462e:	00 c0       	rjmp	.+0      	; 0x4630 <__stack+0x631>
    4630:	00 00       	nop
    4632:	10 92 2a 08 	sts	0x082A, r1
    4636:	10 92 2b 08 	sts	0x082B, r1
    463a:	e8 e0       	ldi	r30, 0x08	; 8
    463c:	f6 e0       	ldi	r31, 0x06	; 6
    463e:	00 81       	ld	r16, Z
    4640:	10 81       	ld	r17, Z
    4642:	80 81       	ld	r24, Z
    4644:	50 81       	ld	r21, Z
    4646:	30 81       	ld	r19, Z
    4648:	20 81       	ld	r18, Z
    464a:	60 81       	ld	r22, Z
    464c:	90 81       	ld	r25, Z
    464e:	66 1f       	adc	r22, r22
    4650:	66 27       	eor	r22, r22
    4652:	66 1f       	adc	r22, r22
    4654:	70 e0       	ldi	r23, 0x00	; 0
    4656:	66 0f       	add	r22, r22
    4658:	77 1f       	adc	r23, r23
    465a:	66 0f       	add	r22, r22
    465c:	77 1f       	adc	r23, r23
    465e:	36 fb       	bst	r19, 6
    4660:	33 27       	eor	r19, r19
    4662:	30 f9       	bld	r19, 0
    4664:	a4 96       	adiw	r28, 0x24	; 36
    4666:	3f af       	std	Y+63, r19	; 0x3f
    4668:	a4 97       	sbiw	r28, 0x24	; 36
    466a:	a5 96       	adiw	r28, 0x25	; 37
    466c:	1f ae       	std	Y+63, r1	; 0x3f
    466e:	a5 97       	sbiw	r28, 0x25	; 37
    4670:	a5 96       	adiw	r28, 0x25	; 37
    4672:	ae ad       	ldd	r26, Y+62	; 0x3e
    4674:	bf ad       	ldd	r27, Y+63	; 0x3f
    4676:	a5 97       	sbiw	r28, 0x25	; 37
    4678:	6a 2b       	or	r22, r26
    467a:	7b 2b       	or	r23, r27
    467c:	22 95       	swap	r18
    467e:	21 70       	andi	r18, 0x01	; 1
    4680:	a6 96       	adiw	r28, 0x26	; 38
    4682:	2f af       	std	Y+63, r18	; 0x3f
    4684:	a6 97       	sbiw	r28, 0x26	; 38
    4686:	a7 96       	adiw	r28, 0x27	; 39
    4688:	1f ae       	std	Y+63, r1	; 0x3f
    468a:	a7 97       	sbiw	r28, 0x27	; 39
    468c:	a7 96       	adiw	r28, 0x27	; 39
    468e:	2e ad       	ldd	r18, Y+62	; 0x3e
    4690:	3f ad       	ldd	r19, Y+63	; 0x3f
    4692:	a7 97       	sbiw	r28, 0x27	; 39
    4694:	22 0f       	add	r18, r18
    4696:	33 1f       	adc	r19, r19
    4698:	62 2b       	or	r22, r18
    469a:	73 2b       	or	r23, r19
    469c:	95 fb       	bst	r25, 5
    469e:	99 27       	eor	r25, r25
    46a0:	90 f9       	bld	r25, 0
    46a2:	a8 96       	adiw	r28, 0x28	; 40
    46a4:	9f af       	std	Y+63, r25	; 0x3f
    46a6:	a8 97       	sbiw	r28, 0x28	; 40
    46a8:	a9 96       	adiw	r28, 0x29	; 41
    46aa:	1f ae       	std	Y+63, r1	; 0x3f
    46ac:	a9 97       	sbiw	r28, 0x29	; 41
    46ae:	a9 96       	adiw	r28, 0x29	; 41
    46b0:	2e ad       	ldd	r18, Y+62	; 0x3e
    46b2:	3f ad       	ldd	r19, Y+63	; 0x3f
    46b4:	a9 97       	sbiw	r28, 0x29	; 41
    46b6:	22 0f       	add	r18, r18
    46b8:	33 1f       	adc	r19, r19
    46ba:	22 0f       	add	r18, r18
    46bc:	33 1f       	adc	r19, r19
    46be:	22 0f       	add	r18, r18
    46c0:	33 1f       	adc	r19, r19
    46c2:	62 2b       	or	r22, r18
    46c4:	73 2b       	or	r23, r19
    46c6:	47 e1       	ldi	r20, 0x17	; 23
    46c8:	46 9f       	mul	r20, r22
    46ca:	90 01       	movw	r18, r0
    46cc:	47 9f       	mul	r20, r23
    46ce:	30 0d       	add	r19, r0
    46d0:	11 24       	eor	r1, r1
    46d2:	2e 53       	subi	r18, 0x3E	; 62
    46d4:	3f 4d       	sbci	r19, 0xDF	; 223
    46d6:	d9 01       	movw	r26, r18
    46d8:	11 96       	adiw	r26, 0x01	; 1
    46da:	bc 91       	ld	r27, X
    46dc:	ab 96       	adiw	r28, 0x2b	; 43
    46de:	bf af       	std	Y+63, r27	; 0x3f
    46e0:	ab 97       	sbiw	r28, 0x2b	; 43
    46e2:	aa 96       	adiw	r28, 0x2a	; 42
    46e4:	1f ae       	std	Y+63, r1	; 0x3f
    46e6:	aa 97       	sbiw	r28, 0x2a	; 42
    46e8:	88 1f       	adc	r24, r24
    46ea:	88 27       	eor	r24, r24
    46ec:	88 1f       	adc	r24, r24
    46ee:	90 e0       	ldi	r25, 0x00	; 0
    46f0:	88 0f       	add	r24, r24
    46f2:	99 1f       	adc	r25, r25
    46f4:	88 0f       	add	r24, r24
    46f6:	99 1f       	adc	r25, r25
    46f8:	06 fb       	bst	r16, 6
    46fa:	00 27       	eor	r16, r16
    46fc:	00 f9       	bld	r16, 0
    46fe:	ac 96       	adiw	r28, 0x2c	; 44
    4700:	0f af       	std	Y+63, r16	; 0x3f
    4702:	ac 97       	sbiw	r28, 0x2c	; 44
    4704:	ad 96       	adiw	r28, 0x2d	; 45
    4706:	1f ae       	std	Y+63, r1	; 0x3f
    4708:	ad 97       	sbiw	r28, 0x2d	; 45
    470a:	ad 96       	adiw	r28, 0x2d	; 45
    470c:	2e ad       	ldd	r18, Y+62	; 0x3e
    470e:	3f ad       	ldd	r19, Y+63	; 0x3f
    4710:	ad 97       	sbiw	r28, 0x2d	; 45
    4712:	82 2b       	or	r24, r18
    4714:	93 2b       	or	r25, r19
    4716:	12 95       	swap	r17
    4718:	11 70       	andi	r17, 0x01	; 1
    471a:	ae 96       	adiw	r28, 0x2e	; 46
    471c:	1f af       	std	Y+63, r17	; 0x3f
    471e:	ae 97       	sbiw	r28, 0x2e	; 46
    4720:	af 96       	adiw	r28, 0x2f	; 47
    4722:	1f ae       	std	Y+63, r1	; 0x3f
    4724:	af 97       	sbiw	r28, 0x2f	; 47
    4726:	af 96       	adiw	r28, 0x2f	; 47
    4728:	2e ad       	ldd	r18, Y+62	; 0x3e
    472a:	3f ad       	ldd	r19, Y+63	; 0x3f
    472c:	af 97       	sbiw	r28, 0x2f	; 47
    472e:	22 0f       	add	r18, r18
    4730:	33 1f       	adc	r19, r19
    4732:	82 2b       	or	r24, r18
    4734:	93 2b       	or	r25, r19
    4736:	55 fb       	bst	r21, 5
    4738:	55 27       	eor	r21, r21
    473a:	50 f9       	bld	r21, 0
    473c:	e0 96       	adiw	r28, 0x30	; 48
    473e:	5f af       	std	Y+63, r21	; 0x3f
    4740:	e0 97       	sbiw	r28, 0x30	; 48
    4742:	e1 96       	adiw	r28, 0x31	; 49
    4744:	1f ae       	std	Y+63, r1	; 0x3f
    4746:	e1 97       	sbiw	r28, 0x31	; 49
    4748:	e1 96       	adiw	r28, 0x31	; 49
    474a:	2e ad       	ldd	r18, Y+62	; 0x3e
    474c:	3f ad       	ldd	r19, Y+63	; 0x3f
    474e:	e1 97       	sbiw	r28, 0x31	; 49
    4750:	22 0f       	add	r18, r18
    4752:	33 1f       	adc	r19, r19
    4754:	22 0f       	add	r18, r18
    4756:	33 1f       	adc	r19, r19
    4758:	22 0f       	add	r18, r18
    475a:	33 1f       	adc	r19, r19
    475c:	82 2b       	or	r24, r18
    475e:	93 2b       	or	r25, r19
    4760:	48 9f       	mul	r20, r24
    4762:	90 01       	movw	r18, r0
    4764:	49 9f       	mul	r20, r25
    4766:	30 0d       	add	r19, r0
    4768:	11 24       	eor	r1, r1
    476a:	d9 01       	movw	r26, r18
    476c:	ae 53       	subi	r26, 0x3E	; 62
    476e:	bf 4d       	sbci	r27, 0xDF	; 223
    4770:	13 96       	adiw	r26, 0x03	; 3
    4772:	2d 91       	ld	r18, X+
    4774:	3c 91       	ld	r19, X
    4776:	14 97       	sbiw	r26, 0x04	; 4
    4778:	ab 96       	adiw	r28, 0x2b	; 43
    477a:	6e ad       	ldd	r22, Y+62	; 0x3e
    477c:	7f ad       	ldd	r23, Y+63	; 0x3f
    477e:	ab 97       	sbiw	r28, 0x2b	; 43
    4780:	26 2b       	or	r18, r22
    4782:	37 2b       	or	r19, r23
    4784:	58 e2       	ldi	r21, 0x28	; 40
    4786:	52 9f       	mul	r21, r18
    4788:	c0 01       	movw	r24, r0
    478a:	53 9f       	mul	r21, r19
    478c:	90 0d       	add	r25, r0
    478e:	11 24       	eor	r1, r1
    4790:	88 7f       	andi	r24, 0xF8	; 248
    4792:	99 27       	eor	r25, r25
    4794:	80 93 9b 23 	sts	0x239B, r24
    4798:	90 93 9c 23 	sts	0x239C, r25
    479c:	10 81       	ld	r17, Z
    479e:	70 81       	ld	r23, Z
    47a0:	00 81       	ld	r16, Z
    47a2:	60 81       	ld	r22, Z
    47a4:	30 81       	ld	r19, Z
    47a6:	20 81       	ld	r18, Z
    47a8:	80 81       	ld	r24, Z
    47aa:	f0 80       	ld	r15, Z
    47ac:	0f 2e       	mov	r0, r31
    47ae:	fd e9       	ldi	r31, 0x9D	; 157
    47b0:	cf 2e       	mov	r12, r31
    47b2:	f3 e2       	ldi	r31, 0x23	; 35
    47b4:	df 2e       	mov	r13, r31
    47b6:	f0 2d       	mov	r31, r0
    47b8:	88 1f       	adc	r24, r24
    47ba:	88 27       	eor	r24, r24
    47bc:	88 1f       	adc	r24, r24
    47be:	90 e0       	ldi	r25, 0x00	; 0
    47c0:	88 0f       	add	r24, r24
    47c2:	99 1f       	adc	r25, r25
    47c4:	88 0f       	add	r24, r24
    47c6:	99 1f       	adc	r25, r25
    47c8:	36 fb       	bst	r19, 6
    47ca:	33 27       	eor	r19, r19
    47cc:	30 f9       	bld	r19, 0
    47ce:	e2 96       	adiw	r28, 0x32	; 50
    47d0:	3f af       	std	Y+63, r19	; 0x3f
    47d2:	e2 97       	sbiw	r28, 0x32	; 50
    47d4:	e3 96       	adiw	r28, 0x33	; 51
    47d6:	1f ae       	std	Y+63, r1	; 0x3f
    47d8:	e3 97       	sbiw	r28, 0x33	; 51
    47da:	e3 96       	adiw	r28, 0x33	; 51
    47dc:	ae ad       	ldd	r26, Y+62	; 0x3e
    47de:	bf ad       	ldd	r27, Y+63	; 0x3f
    47e0:	e3 97       	sbiw	r28, 0x33	; 51
    47e2:	8a 2b       	or	r24, r26
    47e4:	9b 2b       	or	r25, r27
    47e6:	22 95       	swap	r18
    47e8:	21 70       	andi	r18, 0x01	; 1
    47ea:	e4 96       	adiw	r28, 0x34	; 52
    47ec:	2f af       	std	Y+63, r18	; 0x3f
    47ee:	e4 97       	sbiw	r28, 0x34	; 52
    47f0:	e5 96       	adiw	r28, 0x35	; 53
    47f2:	1f ae       	std	Y+63, r1	; 0x3f
    47f4:	e5 97       	sbiw	r28, 0x35	; 53
    47f6:	e5 96       	adiw	r28, 0x35	; 53
    47f8:	2e ad       	ldd	r18, Y+62	; 0x3e
    47fa:	3f ad       	ldd	r19, Y+63	; 0x3f
    47fc:	e5 97       	sbiw	r28, 0x35	; 53
    47fe:	22 0f       	add	r18, r18
    4800:	33 1f       	adc	r19, r19
    4802:	82 2b       	or	r24, r18
    4804:	93 2b       	or	r25, r19
    4806:	f5 fa       	bst	r15, 5
    4808:	ff 24       	eor	r15, r15
    480a:	f0 f8       	bld	r15, 0
    480c:	e6 96       	adiw	r28, 0x36	; 54
    480e:	ff ae       	std	Y+63, r15	; 0x3f
    4810:	e6 97       	sbiw	r28, 0x36	; 54
    4812:	e7 96       	adiw	r28, 0x37	; 55
    4814:	1f ae       	std	Y+63, r1	; 0x3f
    4816:	e7 97       	sbiw	r28, 0x37	; 55
    4818:	e7 96       	adiw	r28, 0x37	; 55
    481a:	2e ad       	ldd	r18, Y+62	; 0x3e
    481c:	3f ad       	ldd	r19, Y+63	; 0x3f
    481e:	e7 97       	sbiw	r28, 0x37	; 55
    4820:	22 0f       	add	r18, r18
    4822:	33 1f       	adc	r19, r19
    4824:	22 0f       	add	r18, r18
    4826:	33 1f       	adc	r19, r19
    4828:	22 0f       	add	r18, r18
    482a:	33 1f       	adc	r19, r19
    482c:	82 2b       	or	r24, r18
    482e:	93 2b       	or	r25, r19
    4830:	48 9f       	mul	r20, r24
    4832:	90 01       	movw	r18, r0
    4834:	49 9f       	mul	r20, r25
    4836:	30 0d       	add	r19, r0
    4838:	11 24       	eor	r1, r1
    483a:	2e 53       	subi	r18, 0x3E	; 62
    483c:	3f 4d       	sbci	r19, 0xDF	; 223
    483e:	d9 01       	movw	r26, r18
    4840:	11 96       	adiw	r26, 0x01	; 1
    4842:	bc 91       	ld	r27, X
    4844:	e9 96       	adiw	r28, 0x39	; 57
    4846:	bf af       	std	Y+63, r27	; 0x3f
    4848:	e9 97       	sbiw	r28, 0x39	; 57
    484a:	e8 96       	adiw	r28, 0x38	; 56
    484c:	1f ae       	std	Y+63, r1	; 0x3f
    484e:	e8 97       	sbiw	r28, 0x38	; 56
    4850:	00 1f       	adc	r16, r16
    4852:	00 27       	eor	r16, r16
    4854:	00 1f       	adc	r16, r16
    4856:	80 2f       	mov	r24, r16
    4858:	90 e0       	ldi	r25, 0x00	; 0
    485a:	88 0f       	add	r24, r24
    485c:	99 1f       	adc	r25, r25
    485e:	88 0f       	add	r24, r24
    4860:	99 1f       	adc	r25, r25
    4862:	16 fb       	bst	r17, 6
    4864:	11 27       	eor	r17, r17
    4866:	10 f9       	bld	r17, 0
    4868:	ea 96       	adiw	r28, 0x3a	; 58
    486a:	1f af       	std	Y+63, r17	; 0x3f
    486c:	ea 97       	sbiw	r28, 0x3a	; 58
    486e:	eb 96       	adiw	r28, 0x3b	; 59
    4870:	1f ae       	std	Y+63, r1	; 0x3f
    4872:	eb 97       	sbiw	r28, 0x3b	; 59
    4874:	eb 96       	adiw	r28, 0x3b	; 59
    4876:	0e ad       	ldd	r16, Y+62	; 0x3e
    4878:	1f ad       	ldd	r17, Y+63	; 0x3f
    487a:	eb 97       	sbiw	r28, 0x3b	; 59
    487c:	08 2b       	or	r16, r24
    487e:	19 2b       	or	r17, r25
    4880:	72 95       	swap	r23
    4882:	71 70       	andi	r23, 0x01	; 1
    4884:	ec 96       	adiw	r28, 0x3c	; 60
    4886:	7f af       	std	Y+63, r23	; 0x3f
    4888:	ec 97       	sbiw	r28, 0x3c	; 60
    488a:	ed 96       	adiw	r28, 0x3d	; 61
    488c:	1f ae       	std	Y+63, r1	; 0x3f
    488e:	ed 97       	sbiw	r28, 0x3d	; 61
    4890:	ed 96       	adiw	r28, 0x3d	; 61
    4892:	8e ad       	ldd	r24, Y+62	; 0x3e
    4894:	9f ad       	ldd	r25, Y+63	; 0x3f
    4896:	ed 97       	sbiw	r28, 0x3d	; 61
    4898:	88 0f       	add	r24, r24
    489a:	99 1f       	adc	r25, r25
    489c:	08 2b       	or	r16, r24
    489e:	19 2b       	or	r17, r25
    48a0:	65 fb       	bst	r22, 5
    48a2:	66 27       	eor	r22, r22
    48a4:	60 f9       	bld	r22, 0
    48a6:	ee 96       	adiw	r28, 0x3e	; 62
    48a8:	6f af       	std	Y+63, r22	; 0x3f
    48aa:	ee 97       	sbiw	r28, 0x3e	; 62
    48ac:	ef 96       	adiw	r28, 0x3f	; 63
    48ae:	1f ae       	std	Y+63, r1	; 0x3f
    48b0:	ef 97       	sbiw	r28, 0x3f	; 63
    48b2:	ef 96       	adiw	r28, 0x3f	; 63
    48b4:	8e ad       	ldd	r24, Y+62	; 0x3e
    48b6:	9f ad       	ldd	r25, Y+63	; 0x3f
    48b8:	ef 97       	sbiw	r28, 0x3f	; 63
    48ba:	88 0f       	add	r24, r24
    48bc:	99 1f       	adc	r25, r25
    48be:	88 0f       	add	r24, r24
    48c0:	99 1f       	adc	r25, r25
    48c2:	88 0f       	add	r24, r24
    48c4:	99 1f       	adc	r25, r25
    48c6:	08 2b       	or	r16, r24
    48c8:	19 2b       	or	r17, r25
    48ca:	40 9f       	mul	r20, r16
    48cc:	90 01       	movw	r18, r0
    48ce:	41 9f       	mul	r20, r17
    48d0:	30 0d       	add	r19, r0
    48d2:	11 24       	eor	r1, r1
    48d4:	2e 53       	subi	r18, 0x3E	; 62
    48d6:	3f 4d       	sbci	r19, 0xDF	; 223
    48d8:	d9 01       	movw	r26, r18
    48da:	13 96       	adiw	r26, 0x03	; 3
    48dc:	2d 91       	ld	r18, X+
    48de:	3c 91       	ld	r19, X
    48e0:	14 97       	sbiw	r26, 0x04	; 4
    48e2:	e9 96       	adiw	r28, 0x39	; 57
    48e4:	6e ad       	ldd	r22, Y+62	; 0x3e
    48e6:	7f ad       	ldd	r23, Y+63	; 0x3f
    48e8:	e9 97       	sbiw	r28, 0x39	; 57
    48ea:	26 2b       	or	r18, r22
    48ec:	37 2b       	or	r19, r23
    48ee:	52 9f       	mul	r21, r18
    48f0:	c0 01       	movw	r24, r0
    48f2:	53 9f       	mul	r21, r19
    48f4:	90 0d       	add	r25, r0
    48f6:	11 24       	eor	r1, r1
    48f8:	d6 01       	movw	r26, r12
    48fa:	9c 93       	st	X, r25
    48fc:	11 96       	adiw	r26, 0x01	; 1
    48fe:	1c 92       	st	X, r1
    4900:	00 81       	ld	r16, Z
    4902:	70 81       	ld	r23, Z
    4904:	10 81       	ld	r17, Z
    4906:	60 81       	ld	r22, Z
    4908:	30 81       	ld	r19, Z
    490a:	20 81       	ld	r18, Z
    490c:	80 81       	ld	r24, Z
    490e:	f0 80       	ld	r15, Z
    4910:	88 1f       	adc	r24, r24
    4912:	88 27       	eor	r24, r24
    4914:	88 1f       	adc	r24, r24
    4916:	90 e0       	ldi	r25, 0x00	; 0
    4918:	88 0f       	add	r24, r24
    491a:	99 1f       	adc	r25, r25
    491c:	88 0f       	add	r24, r24
    491e:	99 1f       	adc	r25, r25
    4920:	36 fb       	bst	r19, 6
    4922:	33 27       	eor	r19, r19
    4924:	30 f9       	bld	r19, 0
    4926:	c1 58       	subi	r28, 0x81	; 129
    4928:	df 4f       	sbci	r29, 0xFF	; 255
    492a:	38 83       	st	Y, r19
    492c:	cf 57       	subi	r28, 0x7F	; 127
    492e:	d0 40       	sbci	r29, 0x00	; 0
    4930:	c0 58       	subi	r28, 0x80	; 128
    4932:	df 4f       	sbci	r29, 0xFF	; 255
    4934:	18 82       	st	Y, r1
    4936:	c0 58       	subi	r28, 0x80	; 128
    4938:	d0 40       	sbci	r29, 0x00	; 0
    493a:	c1 58       	subi	r28, 0x81	; 129
    493c:	df 4f       	sbci	r29, 0xFF	; 255
    493e:	a8 81       	ld	r26, Y
    4940:	b9 81       	ldd	r27, Y+1	; 0x01
    4942:	cf 57       	subi	r28, 0x7F	; 127
    4944:	d0 40       	sbci	r29, 0x00	; 0
    4946:	8a 2b       	or	r24, r26
    4948:	9b 2b       	or	r25, r27
    494a:	22 95       	swap	r18
    494c:	21 70       	andi	r18, 0x01	; 1
    494e:	cf 57       	subi	r28, 0x7F	; 127
    4950:	df 4f       	sbci	r29, 0xFF	; 255
    4952:	28 83       	st	Y, r18
    4954:	c1 58       	subi	r28, 0x81	; 129
    4956:	d0 40       	sbci	r29, 0x00	; 0
    4958:	ce 57       	subi	r28, 0x7E	; 126
    495a:	df 4f       	sbci	r29, 0xFF	; 255
    495c:	18 82       	st	Y, r1
    495e:	c2 58       	subi	r28, 0x82	; 130
    4960:	d0 40       	sbci	r29, 0x00	; 0
    4962:	cf 57       	subi	r28, 0x7F	; 127
    4964:	df 4f       	sbci	r29, 0xFF	; 255
    4966:	28 81       	ld	r18, Y
    4968:	39 81       	ldd	r19, Y+1	; 0x01
    496a:	c1 58       	subi	r28, 0x81	; 129
    496c:	d0 40       	sbci	r29, 0x00	; 0
    496e:	22 0f       	add	r18, r18
    4970:	33 1f       	adc	r19, r19
    4972:	82 2b       	or	r24, r18
    4974:	93 2b       	or	r25, r19
    4976:	f5 fa       	bst	r15, 5
    4978:	ff 24       	eor	r15, r15
    497a:	f0 f8       	bld	r15, 0
    497c:	cd 57       	subi	r28, 0x7D	; 125
    497e:	df 4f       	sbci	r29, 0xFF	; 255
    4980:	f8 82       	st	Y, r15
    4982:	c3 58       	subi	r28, 0x83	; 131
    4984:	d0 40       	sbci	r29, 0x00	; 0
    4986:	cc 57       	subi	r28, 0x7C	; 124
    4988:	df 4f       	sbci	r29, 0xFF	; 255
    498a:	18 82       	st	Y, r1
    498c:	c4 58       	subi	r28, 0x84	; 132
    498e:	d0 40       	sbci	r29, 0x00	; 0
    4990:	cd 57       	subi	r28, 0x7D	; 125
    4992:	df 4f       	sbci	r29, 0xFF	; 255
    4994:	28 81       	ld	r18, Y
    4996:	39 81       	ldd	r19, Y+1	; 0x01
    4998:	c3 58       	subi	r28, 0x83	; 131
    499a:	d0 40       	sbci	r29, 0x00	; 0
    499c:	22 0f       	add	r18, r18
    499e:	33 1f       	adc	r19, r19
    49a0:	22 0f       	add	r18, r18
    49a2:	33 1f       	adc	r19, r19
    49a4:	22 0f       	add	r18, r18
    49a6:	33 1f       	adc	r19, r19
    49a8:	82 2b       	or	r24, r18
    49aa:	93 2b       	or	r25, r19
    49ac:	48 9f       	mul	r20, r24
    49ae:	d0 01       	movw	r26, r0
    49b0:	49 9f       	mul	r20, r25
    49b2:	b0 0d       	add	r27, r0
    49b4:	11 24       	eor	r1, r1
    49b6:	9d 01       	movw	r18, r26
    49b8:	2e 53       	subi	r18, 0x3E	; 62
    49ba:	3f 4d       	sbci	r19, 0xDF	; 223
    49bc:	d9 01       	movw	r26, r18
    49be:	15 96       	adiw	r26, 0x05	; 5
    49c0:	bc 91       	ld	r27, X
    49c2:	ca 57       	subi	r28, 0x7A	; 122
    49c4:	df 4f       	sbci	r29, 0xFF	; 255
    49c6:	b8 83       	st	Y, r27
    49c8:	c6 58       	subi	r28, 0x86	; 134
    49ca:	d0 40       	sbci	r29, 0x00	; 0
    49cc:	cb 57       	subi	r28, 0x7B	; 123
    49ce:	df 4f       	sbci	r29, 0xFF	; 255
    49d0:	18 82       	st	Y, r1
    49d2:	c5 58       	subi	r28, 0x85	; 133
    49d4:	d0 40       	sbci	r29, 0x00	; 0
    49d6:	11 1f       	adc	r17, r17
    49d8:	11 27       	eor	r17, r17
    49da:	11 1f       	adc	r17, r17
    49dc:	81 2f       	mov	r24, r17
    49de:	90 e0       	ldi	r25, 0x00	; 0
    49e0:	88 0f       	add	r24, r24
    49e2:	99 1f       	adc	r25, r25
    49e4:	88 0f       	add	r24, r24
    49e6:	99 1f       	adc	r25, r25
    49e8:	06 fb       	bst	r16, 6
    49ea:	00 27       	eor	r16, r16
    49ec:	00 f9       	bld	r16, 0
    49ee:	c9 57       	subi	r28, 0x79	; 121
    49f0:	df 4f       	sbci	r29, 0xFF	; 255
    49f2:	08 83       	st	Y, r16
    49f4:	c7 58       	subi	r28, 0x87	; 135
    49f6:	d0 40       	sbci	r29, 0x00	; 0
    49f8:	c8 57       	subi	r28, 0x78	; 120
    49fa:	df 4f       	sbci	r29, 0xFF	; 255
    49fc:	18 82       	st	Y, r1
    49fe:	c8 58       	subi	r28, 0x88	; 136
    4a00:	d0 40       	sbci	r29, 0x00	; 0
    4a02:	c9 57       	subi	r28, 0x79	; 121
    4a04:	df 4f       	sbci	r29, 0xFF	; 255
    4a06:	28 81       	ld	r18, Y
    4a08:	39 81       	ldd	r19, Y+1	; 0x01
    4a0a:	c7 58       	subi	r28, 0x87	; 135
    4a0c:	d0 40       	sbci	r29, 0x00	; 0
    4a0e:	82 2b       	or	r24, r18
    4a10:	93 2b       	or	r25, r19
    4a12:	72 95       	swap	r23
    4a14:	71 70       	andi	r23, 0x01	; 1
    4a16:	c7 57       	subi	r28, 0x77	; 119
    4a18:	df 4f       	sbci	r29, 0xFF	; 255
    4a1a:	78 83       	st	Y, r23
    4a1c:	c9 58       	subi	r28, 0x89	; 137
    4a1e:	d0 40       	sbci	r29, 0x00	; 0
    4a20:	c6 57       	subi	r28, 0x76	; 118
    4a22:	df 4f       	sbci	r29, 0xFF	; 255
    4a24:	18 82       	st	Y, r1
    4a26:	ca 58       	subi	r28, 0x8A	; 138
    4a28:	d0 40       	sbci	r29, 0x00	; 0
    4a2a:	c7 57       	subi	r28, 0x77	; 119
    4a2c:	df 4f       	sbci	r29, 0xFF	; 255
    4a2e:	28 81       	ld	r18, Y
    4a30:	39 81       	ldd	r19, Y+1	; 0x01
    4a32:	c9 58       	subi	r28, 0x89	; 137
    4a34:	d0 40       	sbci	r29, 0x00	; 0
    4a36:	22 0f       	add	r18, r18
    4a38:	33 1f       	adc	r19, r19
    4a3a:	82 2b       	or	r24, r18
    4a3c:	93 2b       	or	r25, r19
    4a3e:	65 fb       	bst	r22, 5
    4a40:	66 27       	eor	r22, r22
    4a42:	60 f9       	bld	r22, 0
    4a44:	c5 57       	subi	r28, 0x75	; 117
    4a46:	df 4f       	sbci	r29, 0xFF	; 255
    4a48:	68 83       	st	Y, r22
    4a4a:	cb 58       	subi	r28, 0x8B	; 139
    4a4c:	d0 40       	sbci	r29, 0x00	; 0
    4a4e:	c4 57       	subi	r28, 0x74	; 116
    4a50:	df 4f       	sbci	r29, 0xFF	; 255
    4a52:	18 82       	st	Y, r1
    4a54:	cc 58       	subi	r28, 0x8C	; 140
    4a56:	d0 40       	sbci	r29, 0x00	; 0
    4a58:	c5 57       	subi	r28, 0x75	; 117
    4a5a:	df 4f       	sbci	r29, 0xFF	; 255
    4a5c:	28 81       	ld	r18, Y
    4a5e:	39 81       	ldd	r19, Y+1	; 0x01
    4a60:	cb 58       	subi	r28, 0x8B	; 139
    4a62:	d0 40       	sbci	r29, 0x00	; 0
    4a64:	22 0f       	add	r18, r18
    4a66:	33 1f       	adc	r19, r19
    4a68:	22 0f       	add	r18, r18
    4a6a:	33 1f       	adc	r19, r19
    4a6c:	22 0f       	add	r18, r18
    4a6e:	33 1f       	adc	r19, r19
    4a70:	82 2b       	or	r24, r18
    4a72:	93 2b       	or	r25, r19
    4a74:	48 9f       	mul	r20, r24
    4a76:	b0 01       	movw	r22, r0
    4a78:	49 9f       	mul	r20, r25
    4a7a:	70 0d       	add	r23, r0
    4a7c:	11 24       	eor	r1, r1
    4a7e:	db 01       	movw	r26, r22
    4a80:	ae 53       	subi	r26, 0x3E	; 62
    4a82:	bf 4d       	sbci	r27, 0xDF	; 223
    4a84:	17 96       	adiw	r26, 0x07	; 7
    4a86:	2d 91       	ld	r18, X+
    4a88:	3c 91       	ld	r19, X
    4a8a:	18 97       	sbiw	r26, 0x08	; 8
    4a8c:	cb 57       	subi	r28, 0x7B	; 123
    4a8e:	df 4f       	sbci	r29, 0xFF	; 255
    4a90:	68 81       	ld	r22, Y
    4a92:	79 81       	ldd	r23, Y+1	; 0x01
    4a94:	c5 58       	subi	r28, 0x85	; 133
    4a96:	d0 40       	sbci	r29, 0x00	; 0
    4a98:	26 2b       	or	r18, r22
    4a9a:	37 2b       	or	r19, r23
    4a9c:	52 9f       	mul	r21, r18
    4a9e:	c0 01       	movw	r24, r0
    4aa0:	53 9f       	mul	r21, r19
    4aa2:	90 0d       	add	r25, r0
    4aa4:	11 24       	eor	r1, r1
    4aa6:	88 7f       	andi	r24, 0xF8	; 248
    4aa8:	99 27       	eor	r25, r25
    4aaa:	80 93 9f 23 	sts	0x239F, r24
    4aae:	90 93 a0 23 	sts	0x23A0, r25
    4ab2:	10 81       	ld	r17, Z
    4ab4:	70 81       	ld	r23, Z
    4ab6:	00 81       	ld	r16, Z
    4ab8:	60 81       	ld	r22, Z
    4aba:	30 81       	ld	r19, Z
    4abc:	20 81       	ld	r18, Z
    4abe:	80 81       	ld	r24, Z
    4ac0:	f0 80       	ld	r15, Z
    4ac2:	0f 2e       	mov	r0, r31
    4ac4:	f1 ea       	ldi	r31, 0xA1	; 161
    4ac6:	cf 2e       	mov	r12, r31
    4ac8:	f3 e2       	ldi	r31, 0x23	; 35
    4aca:	df 2e       	mov	r13, r31
    4acc:	f0 2d       	mov	r31, r0
    4ace:	88 1f       	adc	r24, r24
    4ad0:	88 27       	eor	r24, r24
    4ad2:	88 1f       	adc	r24, r24
    4ad4:	90 e0       	ldi	r25, 0x00	; 0
    4ad6:	88 0f       	add	r24, r24
    4ad8:	99 1f       	adc	r25, r25
    4ada:	88 0f       	add	r24, r24
    4adc:	99 1f       	adc	r25, r25
    4ade:	36 fb       	bst	r19, 6
    4ae0:	33 27       	eor	r19, r19
    4ae2:	30 f9       	bld	r19, 0
    4ae4:	c3 57       	subi	r28, 0x73	; 115
    4ae6:	df 4f       	sbci	r29, 0xFF	; 255
    4ae8:	38 83       	st	Y, r19
    4aea:	cd 58       	subi	r28, 0x8D	; 141
    4aec:	d0 40       	sbci	r29, 0x00	; 0
    4aee:	c2 57       	subi	r28, 0x72	; 114
    4af0:	df 4f       	sbci	r29, 0xFF	; 255
    4af2:	18 82       	st	Y, r1
    4af4:	ce 58       	subi	r28, 0x8E	; 142
    4af6:	d0 40       	sbci	r29, 0x00	; 0
    4af8:	c3 57       	subi	r28, 0x73	; 115
    4afa:	df 4f       	sbci	r29, 0xFF	; 255
    4afc:	a8 81       	ld	r26, Y
    4afe:	b9 81       	ldd	r27, Y+1	; 0x01
    4b00:	cd 58       	subi	r28, 0x8D	; 141
    4b02:	d0 40       	sbci	r29, 0x00	; 0
    4b04:	8a 2b       	or	r24, r26
    4b06:	9b 2b       	or	r25, r27
    4b08:	22 95       	swap	r18
    4b0a:	21 70       	andi	r18, 0x01	; 1
    4b0c:	c1 57       	subi	r28, 0x71	; 113
    4b0e:	df 4f       	sbci	r29, 0xFF	; 255
    4b10:	28 83       	st	Y, r18
    4b12:	cf 58       	subi	r28, 0x8F	; 143
    4b14:	d0 40       	sbci	r29, 0x00	; 0
    4b16:	c0 57       	subi	r28, 0x70	; 112
    4b18:	df 4f       	sbci	r29, 0xFF	; 255
    4b1a:	18 82       	st	Y, r1
    4b1c:	c0 59       	subi	r28, 0x90	; 144
    4b1e:	d0 40       	sbci	r29, 0x00	; 0
    4b20:	c1 57       	subi	r28, 0x71	; 113
    4b22:	df 4f       	sbci	r29, 0xFF	; 255
    4b24:	28 81       	ld	r18, Y
    4b26:	39 81       	ldd	r19, Y+1	; 0x01
    4b28:	cf 58       	subi	r28, 0x8F	; 143
    4b2a:	d0 40       	sbci	r29, 0x00	; 0
    4b2c:	22 0f       	add	r18, r18
    4b2e:	33 1f       	adc	r19, r19
    4b30:	82 2b       	or	r24, r18
    4b32:	93 2b       	or	r25, r19
    4b34:	f5 fa       	bst	r15, 5
    4b36:	ff 24       	eor	r15, r15
    4b38:	f0 f8       	bld	r15, 0
    4b3a:	cf 56       	subi	r28, 0x6F	; 111
    4b3c:	df 4f       	sbci	r29, 0xFF	; 255
    4b3e:	f8 82       	st	Y, r15
    4b40:	c1 59       	subi	r28, 0x91	; 145
    4b42:	d0 40       	sbci	r29, 0x00	; 0
    4b44:	ce 56       	subi	r28, 0x6E	; 110
    4b46:	df 4f       	sbci	r29, 0xFF	; 255
    4b48:	18 82       	st	Y, r1
    4b4a:	c2 59       	subi	r28, 0x92	; 146
    4b4c:	d0 40       	sbci	r29, 0x00	; 0
    4b4e:	cf 56       	subi	r28, 0x6F	; 111
    4b50:	df 4f       	sbci	r29, 0xFF	; 255
    4b52:	28 81       	ld	r18, Y
    4b54:	39 81       	ldd	r19, Y+1	; 0x01
    4b56:	c1 59       	subi	r28, 0x91	; 145
    4b58:	d0 40       	sbci	r29, 0x00	; 0
    4b5a:	22 0f       	add	r18, r18
    4b5c:	33 1f       	adc	r19, r19
    4b5e:	22 0f       	add	r18, r18
    4b60:	33 1f       	adc	r19, r19
    4b62:	22 0f       	add	r18, r18
    4b64:	33 1f       	adc	r19, r19
    4b66:	82 2b       	or	r24, r18
    4b68:	93 2b       	or	r25, r19
    4b6a:	48 9f       	mul	r20, r24
    4b6c:	90 01       	movw	r18, r0
    4b6e:	49 9f       	mul	r20, r25
    4b70:	30 0d       	add	r19, r0
    4b72:	11 24       	eor	r1, r1
    4b74:	2e 53       	subi	r18, 0x3E	; 62
    4b76:	3f 4d       	sbci	r19, 0xDF	; 223
    4b78:	d9 01       	movw	r26, r18
    4b7a:	15 96       	adiw	r26, 0x05	; 5
    4b7c:	bc 91       	ld	r27, X
    4b7e:	cc 56       	subi	r28, 0x6C	; 108
    4b80:	df 4f       	sbci	r29, 0xFF	; 255
    4b82:	b8 83       	st	Y, r27
    4b84:	c4 59       	subi	r28, 0x94	; 148
    4b86:	d0 40       	sbci	r29, 0x00	; 0
    4b88:	cd 56       	subi	r28, 0x6D	; 109
    4b8a:	df 4f       	sbci	r29, 0xFF	; 255
    4b8c:	18 82       	st	Y, r1
    4b8e:	c3 59       	subi	r28, 0x93	; 147
    4b90:	d0 40       	sbci	r29, 0x00	; 0
    4b92:	00 1f       	adc	r16, r16
    4b94:	00 27       	eor	r16, r16
    4b96:	00 1f       	adc	r16, r16
    4b98:	80 2f       	mov	r24, r16
    4b9a:	90 e0       	ldi	r25, 0x00	; 0
    4b9c:	88 0f       	add	r24, r24
    4b9e:	99 1f       	adc	r25, r25
    4ba0:	88 0f       	add	r24, r24
    4ba2:	99 1f       	adc	r25, r25
    4ba4:	16 fb       	bst	r17, 6
    4ba6:	11 27       	eor	r17, r17
    4ba8:	10 f9       	bld	r17, 0
    4baa:	cb 56       	subi	r28, 0x6B	; 107
    4bac:	df 4f       	sbci	r29, 0xFF	; 255
    4bae:	18 83       	st	Y, r17
    4bb0:	c5 59       	subi	r28, 0x95	; 149
    4bb2:	d0 40       	sbci	r29, 0x00	; 0
    4bb4:	ca 56       	subi	r28, 0x6A	; 106
    4bb6:	df 4f       	sbci	r29, 0xFF	; 255
    4bb8:	18 82       	st	Y, r1
    4bba:	c6 59       	subi	r28, 0x96	; 150
    4bbc:	d0 40       	sbci	r29, 0x00	; 0
    4bbe:	cb 56       	subi	r28, 0x6B	; 107
    4bc0:	df 4f       	sbci	r29, 0xFF	; 255
    4bc2:	08 81       	ld	r16, Y
    4bc4:	19 81       	ldd	r17, Y+1	; 0x01
    4bc6:	c5 59       	subi	r28, 0x95	; 149
    4bc8:	d0 40       	sbci	r29, 0x00	; 0
    4bca:	08 2b       	or	r16, r24
    4bcc:	19 2b       	or	r17, r25
    4bce:	72 95       	swap	r23
    4bd0:	71 70       	andi	r23, 0x01	; 1
    4bd2:	c9 56       	subi	r28, 0x69	; 105
    4bd4:	df 4f       	sbci	r29, 0xFF	; 255
    4bd6:	78 83       	st	Y, r23
    4bd8:	c7 59       	subi	r28, 0x97	; 151
    4bda:	d0 40       	sbci	r29, 0x00	; 0
    4bdc:	c8 56       	subi	r28, 0x68	; 104
    4bde:	df 4f       	sbci	r29, 0xFF	; 255
    4be0:	18 82       	st	Y, r1
    4be2:	c8 59       	subi	r28, 0x98	; 152
    4be4:	d0 40       	sbci	r29, 0x00	; 0
    4be6:	c9 56       	subi	r28, 0x69	; 105
    4be8:	df 4f       	sbci	r29, 0xFF	; 255
    4bea:	88 81       	ld	r24, Y
    4bec:	99 81       	ldd	r25, Y+1	; 0x01
    4bee:	c7 59       	subi	r28, 0x97	; 151
    4bf0:	d0 40       	sbci	r29, 0x00	; 0
    4bf2:	88 0f       	add	r24, r24
    4bf4:	99 1f       	adc	r25, r25
    4bf6:	08 2b       	or	r16, r24
    4bf8:	19 2b       	or	r17, r25
    4bfa:	65 fb       	bst	r22, 5
    4bfc:	66 27       	eor	r22, r22
    4bfe:	60 f9       	bld	r22, 0
    4c00:	c7 56       	subi	r28, 0x67	; 103
    4c02:	df 4f       	sbci	r29, 0xFF	; 255
    4c04:	68 83       	st	Y, r22
    4c06:	c9 59       	subi	r28, 0x99	; 153
    4c08:	d0 40       	sbci	r29, 0x00	; 0
    4c0a:	c6 56       	subi	r28, 0x66	; 102
    4c0c:	df 4f       	sbci	r29, 0xFF	; 255
    4c0e:	18 82       	st	Y, r1
    4c10:	ca 59       	subi	r28, 0x9A	; 154
    4c12:	d0 40       	sbci	r29, 0x00	; 0
    4c14:	c7 56       	subi	r28, 0x67	; 103
    4c16:	df 4f       	sbci	r29, 0xFF	; 255
    4c18:	88 81       	ld	r24, Y
    4c1a:	99 81       	ldd	r25, Y+1	; 0x01
    4c1c:	c9 59       	subi	r28, 0x99	; 153
    4c1e:	d0 40       	sbci	r29, 0x00	; 0
    4c20:	88 0f       	add	r24, r24
    4c22:	99 1f       	adc	r25, r25
    4c24:	88 0f       	add	r24, r24
    4c26:	99 1f       	adc	r25, r25
    4c28:	88 0f       	add	r24, r24
    4c2a:	99 1f       	adc	r25, r25
    4c2c:	08 2b       	or	r16, r24
    4c2e:	19 2b       	or	r17, r25
    4c30:	40 9f       	mul	r20, r16
    4c32:	90 01       	movw	r18, r0
    4c34:	41 9f       	mul	r20, r17
    4c36:	30 0d       	add	r19, r0
    4c38:	11 24       	eor	r1, r1
    4c3a:	2e 53       	subi	r18, 0x3E	; 62
    4c3c:	3f 4d       	sbci	r19, 0xDF	; 223
    4c3e:	d9 01       	movw	r26, r18
    4c40:	17 96       	adiw	r26, 0x07	; 7
    4c42:	2d 91       	ld	r18, X+
    4c44:	3c 91       	ld	r19, X
    4c46:	18 97       	sbiw	r26, 0x08	; 8
    4c48:	cd 56       	subi	r28, 0x6D	; 109
    4c4a:	df 4f       	sbci	r29, 0xFF	; 255
    4c4c:	68 81       	ld	r22, Y
    4c4e:	79 81       	ldd	r23, Y+1	; 0x01
    4c50:	c3 59       	subi	r28, 0x93	; 147
    4c52:	d0 40       	sbci	r29, 0x00	; 0
    4c54:	26 2b       	or	r18, r22
    4c56:	37 2b       	or	r19, r23
    4c58:	52 9f       	mul	r21, r18
    4c5a:	c0 01       	movw	r24, r0
    4c5c:	53 9f       	mul	r21, r19
    4c5e:	90 0d       	add	r25, r0
    4c60:	11 24       	eor	r1, r1
    4c62:	d6 01       	movw	r26, r12
    4c64:	9c 93       	st	X, r25
    4c66:	11 96       	adiw	r26, 0x01	; 1
    4c68:	1c 92       	st	X, r1
    4c6a:	00 81       	ld	r16, Z
    4c6c:	70 81       	ld	r23, Z
    4c6e:	10 81       	ld	r17, Z
    4c70:	60 81       	ld	r22, Z
    4c72:	30 81       	ld	r19, Z
    4c74:	20 81       	ld	r18, Z
    4c76:	80 81       	ld	r24, Z
    4c78:	f0 80       	ld	r15, Z
    4c7a:	88 1f       	adc	r24, r24
    4c7c:	88 27       	eor	r24, r24
    4c7e:	88 1f       	adc	r24, r24
    4c80:	90 e0       	ldi	r25, 0x00	; 0
    4c82:	88 0f       	add	r24, r24
    4c84:	99 1f       	adc	r25, r25
    4c86:	88 0f       	add	r24, r24
    4c88:	99 1f       	adc	r25, r25
    4c8a:	36 fb       	bst	r19, 6
    4c8c:	33 27       	eor	r19, r19
    4c8e:	30 f9       	bld	r19, 0
    4c90:	c5 56       	subi	r28, 0x65	; 101
    4c92:	df 4f       	sbci	r29, 0xFF	; 255
    4c94:	38 83       	st	Y, r19
    4c96:	cb 59       	subi	r28, 0x9B	; 155
    4c98:	d0 40       	sbci	r29, 0x00	; 0
    4c9a:	c4 56       	subi	r28, 0x64	; 100
    4c9c:	df 4f       	sbci	r29, 0xFF	; 255
    4c9e:	18 82       	st	Y, r1
    4ca0:	cc 59       	subi	r28, 0x9C	; 156
    4ca2:	d0 40       	sbci	r29, 0x00	; 0
    4ca4:	c5 56       	subi	r28, 0x65	; 101
    4ca6:	df 4f       	sbci	r29, 0xFF	; 255
    4ca8:	a8 81       	ld	r26, Y
    4caa:	b9 81       	ldd	r27, Y+1	; 0x01
    4cac:	cb 59       	subi	r28, 0x9B	; 155
    4cae:	d0 40       	sbci	r29, 0x00	; 0
    4cb0:	8a 2b       	or	r24, r26
    4cb2:	9b 2b       	or	r25, r27
    4cb4:	22 95       	swap	r18
    4cb6:	21 70       	andi	r18, 0x01	; 1
    4cb8:	c3 56       	subi	r28, 0x63	; 99
    4cba:	df 4f       	sbci	r29, 0xFF	; 255
    4cbc:	28 83       	st	Y, r18
    4cbe:	cd 59       	subi	r28, 0x9D	; 157
    4cc0:	d0 40       	sbci	r29, 0x00	; 0
    4cc2:	c2 56       	subi	r28, 0x62	; 98
    4cc4:	df 4f       	sbci	r29, 0xFF	; 255
    4cc6:	18 82       	st	Y, r1
    4cc8:	ce 59       	subi	r28, 0x9E	; 158
    4cca:	d0 40       	sbci	r29, 0x00	; 0
    4ccc:	c3 56       	subi	r28, 0x63	; 99
    4cce:	df 4f       	sbci	r29, 0xFF	; 255
    4cd0:	28 81       	ld	r18, Y
    4cd2:	39 81       	ldd	r19, Y+1	; 0x01
    4cd4:	cd 59       	subi	r28, 0x9D	; 157
    4cd6:	d0 40       	sbci	r29, 0x00	; 0
    4cd8:	22 0f       	add	r18, r18
    4cda:	33 1f       	adc	r19, r19
    4cdc:	82 2b       	or	r24, r18
    4cde:	93 2b       	or	r25, r19
    4ce0:	f5 fa       	bst	r15, 5
    4ce2:	ff 24       	eor	r15, r15
    4ce4:	f0 f8       	bld	r15, 0
    4ce6:	c1 56       	subi	r28, 0x61	; 97
    4ce8:	df 4f       	sbci	r29, 0xFF	; 255
    4cea:	f8 82       	st	Y, r15
    4cec:	cf 59       	subi	r28, 0x9F	; 159
    4cee:	d0 40       	sbci	r29, 0x00	; 0
    4cf0:	c0 56       	subi	r28, 0x60	; 96
    4cf2:	df 4f       	sbci	r29, 0xFF	; 255
    4cf4:	18 82       	st	Y, r1
    4cf6:	c0 5a       	subi	r28, 0xA0	; 160
    4cf8:	d0 40       	sbci	r29, 0x00	; 0
    4cfa:	c1 56       	subi	r28, 0x61	; 97
    4cfc:	df 4f       	sbci	r29, 0xFF	; 255
    4cfe:	28 81       	ld	r18, Y
    4d00:	39 81       	ldd	r19, Y+1	; 0x01
    4d02:	cf 59       	subi	r28, 0x9F	; 159
    4d04:	d0 40       	sbci	r29, 0x00	; 0
    4d06:	22 0f       	add	r18, r18
    4d08:	33 1f       	adc	r19, r19
    4d0a:	22 0f       	add	r18, r18
    4d0c:	33 1f       	adc	r19, r19
    4d0e:	22 0f       	add	r18, r18
    4d10:	33 1f       	adc	r19, r19
    4d12:	82 2b       	or	r24, r18
    4d14:	93 2b       	or	r25, r19
    4d16:	48 9f       	mul	r20, r24
    4d18:	d0 01       	movw	r26, r0
    4d1a:	49 9f       	mul	r20, r25
    4d1c:	b0 0d       	add	r27, r0
    4d1e:	11 24       	eor	r1, r1
    4d20:	9d 01       	movw	r18, r26
    4d22:	2e 53       	subi	r18, 0x3E	; 62
    4d24:	3f 4d       	sbci	r19, 0xDF	; 223
    4d26:	d9 01       	movw	r26, r18
    4d28:	19 96       	adiw	r26, 0x09	; 9
    4d2a:	bc 91       	ld	r27, X
    4d2c:	ce 55       	subi	r28, 0x5E	; 94
    4d2e:	df 4f       	sbci	r29, 0xFF	; 255
    4d30:	b8 83       	st	Y, r27
    4d32:	c2 5a       	subi	r28, 0xA2	; 162
    4d34:	d0 40       	sbci	r29, 0x00	; 0
    4d36:	cf 55       	subi	r28, 0x5F	; 95
    4d38:	df 4f       	sbci	r29, 0xFF	; 255
    4d3a:	18 82       	st	Y, r1
    4d3c:	c1 5a       	subi	r28, 0xA1	; 161
    4d3e:	d0 40       	sbci	r29, 0x00	; 0
    4d40:	11 1f       	adc	r17, r17
    4d42:	11 27       	eor	r17, r17
    4d44:	11 1f       	adc	r17, r17
    4d46:	81 2f       	mov	r24, r17
    4d48:	90 e0       	ldi	r25, 0x00	; 0
    4d4a:	88 0f       	add	r24, r24
    4d4c:	99 1f       	adc	r25, r25
    4d4e:	88 0f       	add	r24, r24
    4d50:	99 1f       	adc	r25, r25
    4d52:	06 fb       	bst	r16, 6
    4d54:	00 27       	eor	r16, r16
    4d56:	00 f9       	bld	r16, 0
    4d58:	cd 55       	subi	r28, 0x5D	; 93
    4d5a:	df 4f       	sbci	r29, 0xFF	; 255
    4d5c:	08 83       	st	Y, r16
    4d5e:	c3 5a       	subi	r28, 0xA3	; 163
    4d60:	d0 40       	sbci	r29, 0x00	; 0
    4d62:	cc 55       	subi	r28, 0x5C	; 92
    4d64:	df 4f       	sbci	r29, 0xFF	; 255
    4d66:	18 82       	st	Y, r1
    4d68:	c4 5a       	subi	r28, 0xA4	; 164
    4d6a:	d0 40       	sbci	r29, 0x00	; 0
    4d6c:	cd 55       	subi	r28, 0x5D	; 93
    4d6e:	df 4f       	sbci	r29, 0xFF	; 255
    4d70:	28 81       	ld	r18, Y
    4d72:	39 81       	ldd	r19, Y+1	; 0x01
    4d74:	c3 5a       	subi	r28, 0xA3	; 163
    4d76:	d0 40       	sbci	r29, 0x00	; 0
    4d78:	82 2b       	or	r24, r18
    4d7a:	93 2b       	or	r25, r19
    4d7c:	72 95       	swap	r23
    4d7e:	71 70       	andi	r23, 0x01	; 1
    4d80:	cb 55       	subi	r28, 0x5B	; 91
    4d82:	df 4f       	sbci	r29, 0xFF	; 255
    4d84:	78 83       	st	Y, r23
    4d86:	c5 5a       	subi	r28, 0xA5	; 165
    4d88:	d0 40       	sbci	r29, 0x00	; 0
    4d8a:	ca 55       	subi	r28, 0x5A	; 90
    4d8c:	df 4f       	sbci	r29, 0xFF	; 255
    4d8e:	18 82       	st	Y, r1
    4d90:	c6 5a       	subi	r28, 0xA6	; 166
    4d92:	d0 40       	sbci	r29, 0x00	; 0
    4d94:	cb 55       	subi	r28, 0x5B	; 91
    4d96:	df 4f       	sbci	r29, 0xFF	; 255
    4d98:	28 81       	ld	r18, Y
    4d9a:	39 81       	ldd	r19, Y+1	; 0x01
    4d9c:	c5 5a       	subi	r28, 0xA5	; 165
    4d9e:	d0 40       	sbci	r29, 0x00	; 0
    4da0:	22 0f       	add	r18, r18
    4da2:	33 1f       	adc	r19, r19
    4da4:	82 2b       	or	r24, r18
    4da6:	93 2b       	or	r25, r19
    4da8:	65 fb       	bst	r22, 5
    4daa:	66 27       	eor	r22, r22
    4dac:	60 f9       	bld	r22, 0
    4dae:	c9 55       	subi	r28, 0x59	; 89
    4db0:	df 4f       	sbci	r29, 0xFF	; 255
    4db2:	68 83       	st	Y, r22
    4db4:	c7 5a       	subi	r28, 0xA7	; 167
    4db6:	d0 40       	sbci	r29, 0x00	; 0
    4db8:	c8 55       	subi	r28, 0x58	; 88
    4dba:	df 4f       	sbci	r29, 0xFF	; 255
    4dbc:	18 82       	st	Y, r1
    4dbe:	c8 5a       	subi	r28, 0xA8	; 168
    4dc0:	d0 40       	sbci	r29, 0x00	; 0
    4dc2:	c9 55       	subi	r28, 0x59	; 89
    4dc4:	df 4f       	sbci	r29, 0xFF	; 255
    4dc6:	28 81       	ld	r18, Y
    4dc8:	39 81       	ldd	r19, Y+1	; 0x01
    4dca:	c7 5a       	subi	r28, 0xA7	; 167
    4dcc:	d0 40       	sbci	r29, 0x00	; 0
    4dce:	22 0f       	add	r18, r18
    4dd0:	33 1f       	adc	r19, r19
    4dd2:	22 0f       	add	r18, r18
    4dd4:	33 1f       	adc	r19, r19
    4dd6:	22 0f       	add	r18, r18
    4dd8:	33 1f       	adc	r19, r19
    4dda:	82 2b       	or	r24, r18
    4ddc:	93 2b       	or	r25, r19
    4dde:	48 9f       	mul	r20, r24
    4de0:	b0 01       	movw	r22, r0
    4de2:	49 9f       	mul	r20, r25
    4de4:	70 0d       	add	r23, r0
    4de6:	11 24       	eor	r1, r1
    4de8:	db 01       	movw	r26, r22
    4dea:	ae 53       	subi	r26, 0x3E	; 62
    4dec:	bf 4d       	sbci	r27, 0xDF	; 223
    4dee:	1b 96       	adiw	r26, 0x0b	; 11
    4df0:	2d 91       	ld	r18, X+
    4df2:	3c 91       	ld	r19, X
    4df4:	1c 97       	sbiw	r26, 0x0c	; 12
    4df6:	cf 55       	subi	r28, 0x5F	; 95
    4df8:	df 4f       	sbci	r29, 0xFF	; 255
    4dfa:	68 81       	ld	r22, Y
    4dfc:	79 81       	ldd	r23, Y+1	; 0x01
    4dfe:	c1 5a       	subi	r28, 0xA1	; 161
    4e00:	d0 40       	sbci	r29, 0x00	; 0
    4e02:	26 2b       	or	r18, r22
    4e04:	37 2b       	or	r19, r23
    4e06:	52 9f       	mul	r21, r18
    4e08:	c0 01       	movw	r24, r0
    4e0a:	53 9f       	mul	r21, r19
    4e0c:	90 0d       	add	r25, r0
    4e0e:	11 24       	eor	r1, r1
    4e10:	88 7f       	andi	r24, 0xF8	; 248
    4e12:	99 27       	eor	r25, r25
    4e14:	80 93 a3 23 	sts	0x23A3, r24
    4e18:	90 93 a4 23 	sts	0x23A4, r25
    4e1c:	10 81       	ld	r17, Z
    4e1e:	70 81       	ld	r23, Z
    4e20:	00 81       	ld	r16, Z
    4e22:	60 81       	ld	r22, Z
    4e24:	30 81       	ld	r19, Z
    4e26:	20 81       	ld	r18, Z
    4e28:	80 81       	ld	r24, Z
    4e2a:	f0 80       	ld	r15, Z
    4e2c:	0f 2e       	mov	r0, r31
    4e2e:	f5 ea       	ldi	r31, 0xA5	; 165
    4e30:	cf 2e       	mov	r12, r31
    4e32:	f3 e2       	ldi	r31, 0x23	; 35
    4e34:	df 2e       	mov	r13, r31
    4e36:	f0 2d       	mov	r31, r0
    4e38:	88 1f       	adc	r24, r24
    4e3a:	88 27       	eor	r24, r24
    4e3c:	88 1f       	adc	r24, r24
    4e3e:	90 e0       	ldi	r25, 0x00	; 0
    4e40:	88 0f       	add	r24, r24
    4e42:	99 1f       	adc	r25, r25
    4e44:	88 0f       	add	r24, r24
    4e46:	99 1f       	adc	r25, r25
    4e48:	36 fb       	bst	r19, 6
    4e4a:	33 27       	eor	r19, r19
    4e4c:	30 f9       	bld	r19, 0
    4e4e:	c7 55       	subi	r28, 0x57	; 87
    4e50:	df 4f       	sbci	r29, 0xFF	; 255
    4e52:	38 83       	st	Y, r19
    4e54:	c9 5a       	subi	r28, 0xA9	; 169
    4e56:	d0 40       	sbci	r29, 0x00	; 0
    4e58:	c6 55       	subi	r28, 0x56	; 86
    4e5a:	df 4f       	sbci	r29, 0xFF	; 255
    4e5c:	18 82       	st	Y, r1
    4e5e:	ca 5a       	subi	r28, 0xAA	; 170
    4e60:	d0 40       	sbci	r29, 0x00	; 0
    4e62:	c7 55       	subi	r28, 0x57	; 87
    4e64:	df 4f       	sbci	r29, 0xFF	; 255
    4e66:	a8 81       	ld	r26, Y
    4e68:	b9 81       	ldd	r27, Y+1	; 0x01
    4e6a:	c9 5a       	subi	r28, 0xA9	; 169
    4e6c:	d0 40       	sbci	r29, 0x00	; 0
    4e6e:	8a 2b       	or	r24, r26
    4e70:	9b 2b       	or	r25, r27
    4e72:	22 95       	swap	r18
    4e74:	21 70       	andi	r18, 0x01	; 1
    4e76:	c5 55       	subi	r28, 0x55	; 85
    4e78:	df 4f       	sbci	r29, 0xFF	; 255
    4e7a:	28 83       	st	Y, r18
    4e7c:	cb 5a       	subi	r28, 0xAB	; 171
    4e7e:	d0 40       	sbci	r29, 0x00	; 0
    4e80:	c4 55       	subi	r28, 0x54	; 84
    4e82:	df 4f       	sbci	r29, 0xFF	; 255
    4e84:	18 82       	st	Y, r1
    4e86:	cc 5a       	subi	r28, 0xAC	; 172
    4e88:	d0 40       	sbci	r29, 0x00	; 0
    4e8a:	c5 55       	subi	r28, 0x55	; 85
    4e8c:	df 4f       	sbci	r29, 0xFF	; 255
    4e8e:	28 81       	ld	r18, Y
    4e90:	39 81       	ldd	r19, Y+1	; 0x01
    4e92:	cb 5a       	subi	r28, 0xAB	; 171
    4e94:	d0 40       	sbci	r29, 0x00	; 0
    4e96:	22 0f       	add	r18, r18
    4e98:	33 1f       	adc	r19, r19
    4e9a:	82 2b       	or	r24, r18
    4e9c:	93 2b       	or	r25, r19
    4e9e:	f5 fa       	bst	r15, 5
    4ea0:	ff 24       	eor	r15, r15
    4ea2:	f0 f8       	bld	r15, 0
    4ea4:	c3 55       	subi	r28, 0x53	; 83
    4ea6:	df 4f       	sbci	r29, 0xFF	; 255
    4ea8:	f8 82       	st	Y, r15
    4eaa:	cd 5a       	subi	r28, 0xAD	; 173
    4eac:	d0 40       	sbci	r29, 0x00	; 0
    4eae:	c2 55       	subi	r28, 0x52	; 82
    4eb0:	df 4f       	sbci	r29, 0xFF	; 255
    4eb2:	18 82       	st	Y, r1
    4eb4:	ce 5a       	subi	r28, 0xAE	; 174
    4eb6:	d0 40       	sbci	r29, 0x00	; 0
    4eb8:	c3 55       	subi	r28, 0x53	; 83
    4eba:	df 4f       	sbci	r29, 0xFF	; 255
    4ebc:	28 81       	ld	r18, Y
    4ebe:	39 81       	ldd	r19, Y+1	; 0x01
    4ec0:	cd 5a       	subi	r28, 0xAD	; 173
    4ec2:	d0 40       	sbci	r29, 0x00	; 0
    4ec4:	22 0f       	add	r18, r18
    4ec6:	33 1f       	adc	r19, r19
    4ec8:	22 0f       	add	r18, r18
    4eca:	33 1f       	adc	r19, r19
    4ecc:	22 0f       	add	r18, r18
    4ece:	33 1f       	adc	r19, r19
    4ed0:	82 2b       	or	r24, r18
    4ed2:	93 2b       	or	r25, r19
    4ed4:	48 9f       	mul	r20, r24
    4ed6:	90 01       	movw	r18, r0
    4ed8:	49 9f       	mul	r20, r25
    4eda:	30 0d       	add	r19, r0
    4edc:	11 24       	eor	r1, r1
    4ede:	2e 53       	subi	r18, 0x3E	; 62
    4ee0:	3f 4d       	sbci	r19, 0xDF	; 223
    4ee2:	d9 01       	movw	r26, r18
    4ee4:	19 96       	adiw	r26, 0x09	; 9
    4ee6:	bc 91       	ld	r27, X
    4ee8:	c0 55       	subi	r28, 0x50	; 80
    4eea:	df 4f       	sbci	r29, 0xFF	; 255
    4eec:	b8 83       	st	Y, r27
    4eee:	c0 5b       	subi	r28, 0xB0	; 176
    4ef0:	d0 40       	sbci	r29, 0x00	; 0
    4ef2:	c1 55       	subi	r28, 0x51	; 81
    4ef4:	df 4f       	sbci	r29, 0xFF	; 255
    4ef6:	18 82       	st	Y, r1
    4ef8:	cf 5a       	subi	r28, 0xAF	; 175
    4efa:	d0 40       	sbci	r29, 0x00	; 0
    4efc:	00 1f       	adc	r16, r16
    4efe:	00 27       	eor	r16, r16
    4f00:	00 1f       	adc	r16, r16
    4f02:	80 2f       	mov	r24, r16
    4f04:	90 e0       	ldi	r25, 0x00	; 0
    4f06:	88 0f       	add	r24, r24
    4f08:	99 1f       	adc	r25, r25
    4f0a:	88 0f       	add	r24, r24
    4f0c:	99 1f       	adc	r25, r25
    4f0e:	16 fb       	bst	r17, 6
    4f10:	11 27       	eor	r17, r17
    4f12:	10 f9       	bld	r17, 0
    4f14:	cf 54       	subi	r28, 0x4F	; 79
    4f16:	df 4f       	sbci	r29, 0xFF	; 255
    4f18:	18 83       	st	Y, r17
    4f1a:	c1 5b       	subi	r28, 0xB1	; 177
    4f1c:	d0 40       	sbci	r29, 0x00	; 0
    4f1e:	ce 54       	subi	r28, 0x4E	; 78
    4f20:	df 4f       	sbci	r29, 0xFF	; 255
    4f22:	18 82       	st	Y, r1
    4f24:	c2 5b       	subi	r28, 0xB2	; 178
    4f26:	d0 40       	sbci	r29, 0x00	; 0
    4f28:	cf 54       	subi	r28, 0x4F	; 79
    4f2a:	df 4f       	sbci	r29, 0xFF	; 255
    4f2c:	08 81       	ld	r16, Y
    4f2e:	19 81       	ldd	r17, Y+1	; 0x01
    4f30:	c1 5b       	subi	r28, 0xB1	; 177
    4f32:	d0 40       	sbci	r29, 0x00	; 0
    4f34:	08 2b       	or	r16, r24
    4f36:	19 2b       	or	r17, r25
    4f38:	72 95       	swap	r23
    4f3a:	71 70       	andi	r23, 0x01	; 1
    4f3c:	cd 54       	subi	r28, 0x4D	; 77
    4f3e:	df 4f       	sbci	r29, 0xFF	; 255
    4f40:	78 83       	st	Y, r23
    4f42:	c3 5b       	subi	r28, 0xB3	; 179
    4f44:	d0 40       	sbci	r29, 0x00	; 0
    4f46:	cc 54       	subi	r28, 0x4C	; 76
    4f48:	df 4f       	sbci	r29, 0xFF	; 255
    4f4a:	18 82       	st	Y, r1
    4f4c:	c4 5b       	subi	r28, 0xB4	; 180
    4f4e:	d0 40       	sbci	r29, 0x00	; 0
    4f50:	cd 54       	subi	r28, 0x4D	; 77
    4f52:	df 4f       	sbci	r29, 0xFF	; 255
    4f54:	88 81       	ld	r24, Y
    4f56:	99 81       	ldd	r25, Y+1	; 0x01
    4f58:	c3 5b       	subi	r28, 0xB3	; 179
    4f5a:	d0 40       	sbci	r29, 0x00	; 0
    4f5c:	88 0f       	add	r24, r24
    4f5e:	99 1f       	adc	r25, r25
    4f60:	08 2b       	or	r16, r24
    4f62:	19 2b       	or	r17, r25
    4f64:	65 fb       	bst	r22, 5
    4f66:	66 27       	eor	r22, r22
    4f68:	60 f9       	bld	r22, 0
    4f6a:	cb 54       	subi	r28, 0x4B	; 75
    4f6c:	df 4f       	sbci	r29, 0xFF	; 255
    4f6e:	68 83       	st	Y, r22
    4f70:	c5 5b       	subi	r28, 0xB5	; 181
    4f72:	d0 40       	sbci	r29, 0x00	; 0
    4f74:	ca 54       	subi	r28, 0x4A	; 74
    4f76:	df 4f       	sbci	r29, 0xFF	; 255
    4f78:	18 82       	st	Y, r1
    4f7a:	c6 5b       	subi	r28, 0xB6	; 182
    4f7c:	d0 40       	sbci	r29, 0x00	; 0
    4f7e:	cb 54       	subi	r28, 0x4B	; 75
    4f80:	df 4f       	sbci	r29, 0xFF	; 255
    4f82:	88 81       	ld	r24, Y
    4f84:	99 81       	ldd	r25, Y+1	; 0x01
    4f86:	c5 5b       	subi	r28, 0xB5	; 181
    4f88:	d0 40       	sbci	r29, 0x00	; 0
    4f8a:	88 0f       	add	r24, r24
    4f8c:	99 1f       	adc	r25, r25
    4f8e:	88 0f       	add	r24, r24
    4f90:	99 1f       	adc	r25, r25
    4f92:	88 0f       	add	r24, r24
    4f94:	99 1f       	adc	r25, r25
    4f96:	08 2b       	or	r16, r24
    4f98:	19 2b       	or	r17, r25
    4f9a:	40 9f       	mul	r20, r16
    4f9c:	90 01       	movw	r18, r0
    4f9e:	41 9f       	mul	r20, r17
    4fa0:	30 0d       	add	r19, r0
    4fa2:	11 24       	eor	r1, r1
    4fa4:	2e 53       	subi	r18, 0x3E	; 62
    4fa6:	3f 4d       	sbci	r19, 0xDF	; 223
    4fa8:	d9 01       	movw	r26, r18
    4faa:	1b 96       	adiw	r26, 0x0b	; 11
    4fac:	2d 91       	ld	r18, X+
    4fae:	3c 91       	ld	r19, X
    4fb0:	1c 97       	sbiw	r26, 0x0c	; 12
    4fb2:	c1 55       	subi	r28, 0x51	; 81
    4fb4:	df 4f       	sbci	r29, 0xFF	; 255
    4fb6:	68 81       	ld	r22, Y
    4fb8:	79 81       	ldd	r23, Y+1	; 0x01
    4fba:	cf 5a       	subi	r28, 0xAF	; 175
    4fbc:	d0 40       	sbci	r29, 0x00	; 0
    4fbe:	26 2b       	or	r18, r22
    4fc0:	37 2b       	or	r19, r23
    4fc2:	52 9f       	mul	r21, r18
    4fc4:	c0 01       	movw	r24, r0
    4fc6:	53 9f       	mul	r21, r19
    4fc8:	90 0d       	add	r25, r0
    4fca:	11 24       	eor	r1, r1
    4fcc:	d6 01       	movw	r26, r12
    4fce:	9c 93       	st	X, r25
    4fd0:	11 96       	adiw	r26, 0x01	; 1
    4fd2:	1c 92       	st	X, r1
    4fd4:	00 81       	ld	r16, Z
    4fd6:	70 81       	ld	r23, Z
    4fd8:	10 81       	ld	r17, Z
    4fda:	60 81       	ld	r22, Z
    4fdc:	30 81       	ld	r19, Z
    4fde:	20 81       	ld	r18, Z
    4fe0:	80 81       	ld	r24, Z
    4fe2:	f0 80       	ld	r15, Z
    4fe4:	88 1f       	adc	r24, r24
    4fe6:	88 27       	eor	r24, r24
    4fe8:	88 1f       	adc	r24, r24
    4fea:	90 e0       	ldi	r25, 0x00	; 0
    4fec:	88 0f       	add	r24, r24
    4fee:	99 1f       	adc	r25, r25
    4ff0:	88 0f       	add	r24, r24
    4ff2:	99 1f       	adc	r25, r25
    4ff4:	36 fb       	bst	r19, 6
    4ff6:	33 27       	eor	r19, r19
    4ff8:	30 f9       	bld	r19, 0
    4ffa:	c9 54       	subi	r28, 0x49	; 73
    4ffc:	df 4f       	sbci	r29, 0xFF	; 255
    4ffe:	38 83       	st	Y, r19
    5000:	c7 5b       	subi	r28, 0xB7	; 183
    5002:	d0 40       	sbci	r29, 0x00	; 0
    5004:	c8 54       	subi	r28, 0x48	; 72
    5006:	df 4f       	sbci	r29, 0xFF	; 255
    5008:	18 82       	st	Y, r1
    500a:	c8 5b       	subi	r28, 0xB8	; 184
    500c:	d0 40       	sbci	r29, 0x00	; 0
    500e:	c9 54       	subi	r28, 0x49	; 73
    5010:	df 4f       	sbci	r29, 0xFF	; 255
    5012:	a8 81       	ld	r26, Y
    5014:	b9 81       	ldd	r27, Y+1	; 0x01
    5016:	c7 5b       	subi	r28, 0xB7	; 183
    5018:	d0 40       	sbci	r29, 0x00	; 0
    501a:	8a 2b       	or	r24, r26
    501c:	9b 2b       	or	r25, r27
    501e:	22 95       	swap	r18
    5020:	21 70       	andi	r18, 0x01	; 1
    5022:	c7 54       	subi	r28, 0x47	; 71
    5024:	df 4f       	sbci	r29, 0xFF	; 255
    5026:	28 83       	st	Y, r18
    5028:	c9 5b       	subi	r28, 0xB9	; 185
    502a:	d0 40       	sbci	r29, 0x00	; 0
    502c:	c6 54       	subi	r28, 0x46	; 70
    502e:	df 4f       	sbci	r29, 0xFF	; 255
    5030:	18 82       	st	Y, r1
    5032:	ca 5b       	subi	r28, 0xBA	; 186
    5034:	d0 40       	sbci	r29, 0x00	; 0
    5036:	c7 54       	subi	r28, 0x47	; 71
    5038:	df 4f       	sbci	r29, 0xFF	; 255
    503a:	28 81       	ld	r18, Y
    503c:	39 81       	ldd	r19, Y+1	; 0x01
    503e:	c9 5b       	subi	r28, 0xB9	; 185
    5040:	d0 40       	sbci	r29, 0x00	; 0
    5042:	22 0f       	add	r18, r18
    5044:	33 1f       	adc	r19, r19
    5046:	82 2b       	or	r24, r18
    5048:	93 2b       	or	r25, r19
    504a:	f5 fa       	bst	r15, 5
    504c:	ff 24       	eor	r15, r15
    504e:	f0 f8       	bld	r15, 0
    5050:	c5 54       	subi	r28, 0x45	; 69
    5052:	df 4f       	sbci	r29, 0xFF	; 255
    5054:	f8 82       	st	Y, r15
    5056:	cb 5b       	subi	r28, 0xBB	; 187
    5058:	d0 40       	sbci	r29, 0x00	; 0
    505a:	c4 54       	subi	r28, 0x44	; 68
    505c:	df 4f       	sbci	r29, 0xFF	; 255
    505e:	18 82       	st	Y, r1
    5060:	cc 5b       	subi	r28, 0xBC	; 188
    5062:	d0 40       	sbci	r29, 0x00	; 0
    5064:	c5 54       	subi	r28, 0x45	; 69
    5066:	df 4f       	sbci	r29, 0xFF	; 255
    5068:	28 81       	ld	r18, Y
    506a:	39 81       	ldd	r19, Y+1	; 0x01
    506c:	cb 5b       	subi	r28, 0xBB	; 187
    506e:	d0 40       	sbci	r29, 0x00	; 0
    5070:	22 0f       	add	r18, r18
    5072:	33 1f       	adc	r19, r19
    5074:	22 0f       	add	r18, r18
    5076:	33 1f       	adc	r19, r19
    5078:	22 0f       	add	r18, r18
    507a:	33 1f       	adc	r19, r19
    507c:	82 2b       	or	r24, r18
    507e:	93 2b       	or	r25, r19
    5080:	48 9f       	mul	r20, r24
    5082:	d0 01       	movw	r26, r0
    5084:	49 9f       	mul	r20, r25
    5086:	b0 0d       	add	r27, r0
    5088:	11 24       	eor	r1, r1
    508a:	9d 01       	movw	r18, r26
    508c:	2e 53       	subi	r18, 0x3E	; 62
    508e:	3f 4d       	sbci	r19, 0xDF	; 223
    5090:	d9 01       	movw	r26, r18
    5092:	1d 96       	adiw	r26, 0x0d	; 13
    5094:	bc 91       	ld	r27, X
    5096:	c2 54       	subi	r28, 0x42	; 66
    5098:	df 4f       	sbci	r29, 0xFF	; 255
    509a:	b8 83       	st	Y, r27
    509c:	ce 5b       	subi	r28, 0xBE	; 190
    509e:	d0 40       	sbci	r29, 0x00	; 0
    50a0:	c3 54       	subi	r28, 0x43	; 67
    50a2:	df 4f       	sbci	r29, 0xFF	; 255
    50a4:	18 82       	st	Y, r1
    50a6:	cd 5b       	subi	r28, 0xBD	; 189
    50a8:	d0 40       	sbci	r29, 0x00	; 0
    50aa:	11 1f       	adc	r17, r17
    50ac:	11 27       	eor	r17, r17
    50ae:	11 1f       	adc	r17, r17
    50b0:	81 2f       	mov	r24, r17
    50b2:	90 e0       	ldi	r25, 0x00	; 0
    50b4:	88 0f       	add	r24, r24
    50b6:	99 1f       	adc	r25, r25
    50b8:	88 0f       	add	r24, r24
    50ba:	99 1f       	adc	r25, r25
    50bc:	06 fb       	bst	r16, 6
    50be:	00 27       	eor	r16, r16
    50c0:	00 f9       	bld	r16, 0
    50c2:	c1 54       	subi	r28, 0x41	; 65
    50c4:	df 4f       	sbci	r29, 0xFF	; 255
    50c6:	08 83       	st	Y, r16
    50c8:	cf 5b       	subi	r28, 0xBF	; 191
    50ca:	d0 40       	sbci	r29, 0x00	; 0
    50cc:	c0 54       	subi	r28, 0x40	; 64
    50ce:	df 4f       	sbci	r29, 0xFF	; 255
    50d0:	18 82       	st	Y, r1
    50d2:	c0 5c       	subi	r28, 0xC0	; 192
    50d4:	d0 40       	sbci	r29, 0x00	; 0
    50d6:	c1 54       	subi	r28, 0x41	; 65
    50d8:	df 4f       	sbci	r29, 0xFF	; 255
    50da:	28 81       	ld	r18, Y
    50dc:	39 81       	ldd	r19, Y+1	; 0x01
    50de:	cf 5b       	subi	r28, 0xBF	; 191
    50e0:	d0 40       	sbci	r29, 0x00	; 0
    50e2:	82 2b       	or	r24, r18
    50e4:	93 2b       	or	r25, r19
    50e6:	72 95       	swap	r23
    50e8:	71 70       	andi	r23, 0x01	; 1
    50ea:	cf 53       	subi	r28, 0x3F	; 63
    50ec:	df 4f       	sbci	r29, 0xFF	; 255
    50ee:	78 83       	st	Y, r23
    50f0:	c1 5c       	subi	r28, 0xC1	; 193
    50f2:	d0 40       	sbci	r29, 0x00	; 0
    50f4:	ce 53       	subi	r28, 0x3E	; 62
    50f6:	df 4f       	sbci	r29, 0xFF	; 255
    50f8:	18 82       	st	Y, r1
    50fa:	c2 5c       	subi	r28, 0xC2	; 194
    50fc:	d0 40       	sbci	r29, 0x00	; 0
    50fe:	cf 53       	subi	r28, 0x3F	; 63
    5100:	df 4f       	sbci	r29, 0xFF	; 255
    5102:	28 81       	ld	r18, Y
    5104:	39 81       	ldd	r19, Y+1	; 0x01
    5106:	c1 5c       	subi	r28, 0xC1	; 193
    5108:	d0 40       	sbci	r29, 0x00	; 0
    510a:	22 0f       	add	r18, r18
    510c:	33 1f       	adc	r19, r19
    510e:	82 2b       	or	r24, r18
    5110:	93 2b       	or	r25, r19
    5112:	65 fb       	bst	r22, 5
    5114:	66 27       	eor	r22, r22
    5116:	60 f9       	bld	r22, 0
    5118:	cd 53       	subi	r28, 0x3D	; 61
    511a:	df 4f       	sbci	r29, 0xFF	; 255
    511c:	68 83       	st	Y, r22
    511e:	c3 5c       	subi	r28, 0xC3	; 195
    5120:	d0 40       	sbci	r29, 0x00	; 0
    5122:	cc 53       	subi	r28, 0x3C	; 60
    5124:	df 4f       	sbci	r29, 0xFF	; 255
    5126:	18 82       	st	Y, r1
    5128:	c4 5c       	subi	r28, 0xC4	; 196
    512a:	d0 40       	sbci	r29, 0x00	; 0
    512c:	cd 53       	subi	r28, 0x3D	; 61
    512e:	df 4f       	sbci	r29, 0xFF	; 255
    5130:	28 81       	ld	r18, Y
    5132:	39 81       	ldd	r19, Y+1	; 0x01
    5134:	c3 5c       	subi	r28, 0xC3	; 195
    5136:	d0 40       	sbci	r29, 0x00	; 0
    5138:	22 0f       	add	r18, r18
    513a:	33 1f       	adc	r19, r19
    513c:	22 0f       	add	r18, r18
    513e:	33 1f       	adc	r19, r19
    5140:	22 0f       	add	r18, r18
    5142:	33 1f       	adc	r19, r19
    5144:	82 2b       	or	r24, r18
    5146:	93 2b       	or	r25, r19
    5148:	48 9f       	mul	r20, r24
    514a:	b0 01       	movw	r22, r0
    514c:	49 9f       	mul	r20, r25
    514e:	70 0d       	add	r23, r0
    5150:	11 24       	eor	r1, r1
    5152:	db 01       	movw	r26, r22
    5154:	ae 53       	subi	r26, 0x3E	; 62
    5156:	bf 4d       	sbci	r27, 0xDF	; 223
    5158:	1f 96       	adiw	r26, 0x0f	; 15
    515a:	2d 91       	ld	r18, X+
    515c:	3c 91       	ld	r19, X
    515e:	50 97       	sbiw	r26, 0x10	; 16
    5160:	c3 54       	subi	r28, 0x43	; 67
    5162:	df 4f       	sbci	r29, 0xFF	; 255
    5164:	68 81       	ld	r22, Y
    5166:	79 81       	ldd	r23, Y+1	; 0x01
    5168:	cd 5b       	subi	r28, 0xBD	; 189
    516a:	d0 40       	sbci	r29, 0x00	; 0
    516c:	26 2b       	or	r18, r22
    516e:	37 2b       	or	r19, r23
    5170:	52 9f       	mul	r21, r18
    5172:	c0 01       	movw	r24, r0
    5174:	53 9f       	mul	r21, r19
    5176:	90 0d       	add	r25, r0
    5178:	11 24       	eor	r1, r1
    517a:	88 7f       	andi	r24, 0xF8	; 248
    517c:	99 27       	eor	r25, r25
    517e:	80 93 a7 23 	sts	0x23A7, r24
    5182:	90 93 a8 23 	sts	0x23A8, r25
    5186:	10 81       	ld	r17, Z
    5188:	70 81       	ld	r23, Z
    518a:	00 81       	ld	r16, Z
    518c:	60 81       	ld	r22, Z
    518e:	90 81       	ld	r25, Z
    5190:	80 81       	ld	r24, Z
    5192:	20 81       	ld	r18, Z
    5194:	f0 80       	ld	r15, Z
    5196:	e9 ea       	ldi	r30, 0xA9	; 169
    5198:	f3 e2       	ldi	r31, 0x23	; 35
    519a:	22 1f       	adc	r18, r18
    519c:	22 27       	eor	r18, r18
    519e:	22 1f       	adc	r18, r18
    51a0:	30 e0       	ldi	r19, 0x00	; 0
    51a2:	22 0f       	add	r18, r18
    51a4:	33 1f       	adc	r19, r19
    51a6:	22 0f       	add	r18, r18
    51a8:	33 1f       	adc	r19, r19
    51aa:	96 fb       	bst	r25, 6
    51ac:	99 27       	eor	r25, r25
    51ae:	90 f9       	bld	r25, 0
    51b0:	cb 53       	subi	r28, 0x3B	; 59
    51b2:	df 4f       	sbci	r29, 0xFF	; 255
    51b4:	98 83       	st	Y, r25
    51b6:	c5 5c       	subi	r28, 0xC5	; 197
    51b8:	d0 40       	sbci	r29, 0x00	; 0
    51ba:	ca 53       	subi	r28, 0x3A	; 58
    51bc:	df 4f       	sbci	r29, 0xFF	; 255
    51be:	18 82       	st	Y, r1
    51c0:	c6 5c       	subi	r28, 0xC6	; 198
    51c2:	d0 40       	sbci	r29, 0x00	; 0
    51c4:	cb 53       	subi	r28, 0x3B	; 59
    51c6:	df 4f       	sbci	r29, 0xFF	; 255
    51c8:	a8 81       	ld	r26, Y
    51ca:	b9 81       	ldd	r27, Y+1	; 0x01
    51cc:	c5 5c       	subi	r28, 0xC5	; 197
    51ce:	d0 40       	sbci	r29, 0x00	; 0
    51d0:	2a 2b       	or	r18, r26
    51d2:	3b 2b       	or	r19, r27
    51d4:	82 95       	swap	r24
    51d6:	81 70       	andi	r24, 0x01	; 1
    51d8:	c9 53       	subi	r28, 0x39	; 57
    51da:	df 4f       	sbci	r29, 0xFF	; 255
    51dc:	88 83       	st	Y, r24
    51de:	c7 5c       	subi	r28, 0xC7	; 199
    51e0:	d0 40       	sbci	r29, 0x00	; 0
    51e2:	c8 53       	subi	r28, 0x38	; 56
    51e4:	df 4f       	sbci	r29, 0xFF	; 255
    51e6:	18 82       	st	Y, r1
    51e8:	c8 5c       	subi	r28, 0xC8	; 200
    51ea:	d0 40       	sbci	r29, 0x00	; 0
    51ec:	c9 53       	subi	r28, 0x39	; 57
    51ee:	df 4f       	sbci	r29, 0xFF	; 255
    51f0:	88 81       	ld	r24, Y
    51f2:	99 81       	ldd	r25, Y+1	; 0x01
    51f4:	c7 5c       	subi	r28, 0xC7	; 199
    51f6:	d0 40       	sbci	r29, 0x00	; 0
    51f8:	88 0f       	add	r24, r24
    51fa:	99 1f       	adc	r25, r25
    51fc:	28 2b       	or	r18, r24
    51fe:	39 2b       	or	r19, r25
    5200:	f5 fa       	bst	r15, 5
    5202:	ff 24       	eor	r15, r15
    5204:	f0 f8       	bld	r15, 0
    5206:	c7 53       	subi	r28, 0x37	; 55
    5208:	df 4f       	sbci	r29, 0xFF	; 255
    520a:	f8 82       	st	Y, r15
    520c:	c9 5c       	subi	r28, 0xC9	; 201
    520e:	d0 40       	sbci	r29, 0x00	; 0
    5210:	c6 53       	subi	r28, 0x36	; 54
    5212:	df 4f       	sbci	r29, 0xFF	; 255
    5214:	18 82       	st	Y, r1
    5216:	ca 5c       	subi	r28, 0xCA	; 202
    5218:	d0 40       	sbci	r29, 0x00	; 0
    521a:	c7 53       	subi	r28, 0x37	; 55
    521c:	df 4f       	sbci	r29, 0xFF	; 255
    521e:	88 81       	ld	r24, Y
    5220:	99 81       	ldd	r25, Y+1	; 0x01
    5222:	c9 5c       	subi	r28, 0xC9	; 201
    5224:	d0 40       	sbci	r29, 0x00	; 0
    5226:	88 0f       	add	r24, r24
    5228:	99 1f       	adc	r25, r25
    522a:	88 0f       	add	r24, r24
    522c:	99 1f       	adc	r25, r25
    522e:	88 0f       	add	r24, r24
    5230:	99 1f       	adc	r25, r25
    5232:	28 2b       	or	r18, r24
    5234:	39 2b       	or	r19, r25
    5236:	42 9f       	mul	r20, r18
    5238:	c0 01       	movw	r24, r0
    523a:	43 9f       	mul	r20, r19
    523c:	90 0d       	add	r25, r0
    523e:	11 24       	eor	r1, r1
    5240:	9c 01       	movw	r18, r24
    5242:	2e 53       	subi	r18, 0x3E	; 62
    5244:	3f 4d       	sbci	r19, 0xDF	; 223
    5246:	d9 01       	movw	r26, r18
    5248:	1d 96       	adiw	r26, 0x0d	; 13
    524a:	bc 91       	ld	r27, X
    524c:	c4 53       	subi	r28, 0x34	; 52
    524e:	df 4f       	sbci	r29, 0xFF	; 255
    5250:	b8 83       	st	Y, r27
    5252:	cc 5c       	subi	r28, 0xCC	; 204
    5254:	d0 40       	sbci	r29, 0x00	; 0
    5256:	c5 53       	subi	r28, 0x35	; 53
    5258:	df 4f       	sbci	r29, 0xFF	; 255
    525a:	18 82       	st	Y, r1
    525c:	cb 5c       	subi	r28, 0xCB	; 203
    525e:	d0 40       	sbci	r29, 0x00	; 0
    5260:	b0 2f       	mov	r27, r16
    5262:	bb 1f       	adc	r27, r27
    5264:	bb 27       	eor	r27, r27
    5266:	bb 1f       	adc	r27, r27
    5268:	8b 2f       	mov	r24, r27
    526a:	90 e0       	ldi	r25, 0x00	; 0
    526c:	88 0f       	add	r24, r24
    526e:	99 1f       	adc	r25, r25
    5270:	88 0f       	add	r24, r24
    5272:	99 1f       	adc	r25, r25
    5274:	16 fb       	bst	r17, 6
    5276:	11 27       	eor	r17, r17
    5278:	10 f9       	bld	r17, 0
    527a:	c3 53       	subi	r28, 0x33	; 51
    527c:	df 4f       	sbci	r29, 0xFF	; 255
    527e:	18 83       	st	Y, r17
    5280:	cd 5c       	subi	r28, 0xCD	; 205
    5282:	d0 40       	sbci	r29, 0x00	; 0
    5284:	c2 53       	subi	r28, 0x32	; 50
    5286:	df 4f       	sbci	r29, 0xFF	; 255
    5288:	18 82       	st	Y, r1
    528a:	ce 5c       	subi	r28, 0xCE	; 206
    528c:	d0 40       	sbci	r29, 0x00	; 0
    528e:	c3 53       	subi	r28, 0x33	; 51
    5290:	df 4f       	sbci	r29, 0xFF	; 255
    5292:	28 81       	ld	r18, Y
    5294:	39 81       	ldd	r19, Y+1	; 0x01
    5296:	cd 5c       	subi	r28, 0xCD	; 205
    5298:	d0 40       	sbci	r29, 0x00	; 0
    529a:	82 2b       	or	r24, r18
    529c:	93 2b       	or	r25, r19
    529e:	72 95       	swap	r23
    52a0:	71 70       	andi	r23, 0x01	; 1
    52a2:	c1 53       	subi	r28, 0x31	; 49
    52a4:	df 4f       	sbci	r29, 0xFF	; 255
    52a6:	78 83       	st	Y, r23
    52a8:	cf 5c       	subi	r28, 0xCF	; 207
    52aa:	d0 40       	sbci	r29, 0x00	; 0
    52ac:	c0 53       	subi	r28, 0x30	; 48
    52ae:	df 4f       	sbci	r29, 0xFF	; 255
    52b0:	18 82       	st	Y, r1
    52b2:	c0 5d       	subi	r28, 0xD0	; 208
    52b4:	d0 40       	sbci	r29, 0x00	; 0
    52b6:	c1 53       	subi	r28, 0x31	; 49
    52b8:	df 4f       	sbci	r29, 0xFF	; 255
    52ba:	28 81       	ld	r18, Y
    52bc:	39 81       	ldd	r19, Y+1	; 0x01
    52be:	cf 5c       	subi	r28, 0xCF	; 207
    52c0:	d0 40       	sbci	r29, 0x00	; 0
    52c2:	22 0f       	add	r18, r18
    52c4:	33 1f       	adc	r19, r19
    52c6:	82 2b       	or	r24, r18
    52c8:	93 2b       	or	r25, r19
    52ca:	65 fb       	bst	r22, 5
    52cc:	66 27       	eor	r22, r22
    52ce:	60 f9       	bld	r22, 0
    52d0:	cf 52       	subi	r28, 0x2F	; 47
    52d2:	df 4f       	sbci	r29, 0xFF	; 255
    52d4:	68 83       	st	Y, r22
    52d6:	c1 5d       	subi	r28, 0xD1	; 209
    52d8:	d0 40       	sbci	r29, 0x00	; 0
    52da:	ce 52       	subi	r28, 0x2E	; 46
    52dc:	df 4f       	sbci	r29, 0xFF	; 255
    52de:	18 82       	st	Y, r1
    52e0:	c2 5d       	subi	r28, 0xD2	; 210
    52e2:	d0 40       	sbci	r29, 0x00	; 0
    52e4:	cf 52       	subi	r28, 0x2F	; 47
    52e6:	df 4f       	sbci	r29, 0xFF	; 255
    52e8:	28 81       	ld	r18, Y
    52ea:	39 81       	ldd	r19, Y+1	; 0x01
    52ec:	c1 5d       	subi	r28, 0xD1	; 209
    52ee:	d0 40       	sbci	r29, 0x00	; 0
    52f0:	22 0f       	add	r18, r18
    52f2:	33 1f       	adc	r19, r19
    52f4:	22 0f       	add	r18, r18
    52f6:	33 1f       	adc	r19, r19
    52f8:	22 0f       	add	r18, r18
    52fa:	33 1f       	adc	r19, r19
    52fc:	82 2b       	or	r24, r18
    52fe:	93 2b       	or	r25, r19
    5300:	48 9f       	mul	r20, r24
    5302:	b0 01       	movw	r22, r0
    5304:	49 9f       	mul	r20, r25
    5306:	70 0d       	add	r23, r0
    5308:	11 24       	eor	r1, r1
    530a:	db 01       	movw	r26, r22
    530c:	ae 53       	subi	r26, 0x3E	; 62
    530e:	bf 4d       	sbci	r27, 0xDF	; 223
    5310:	1f 96       	adiw	r26, 0x0f	; 15
    5312:	2d 91       	ld	r18, X+
    5314:	3c 91       	ld	r19, X
    5316:	50 97       	sbiw	r26, 0x10	; 16
    5318:	c5 53       	subi	r28, 0x35	; 53
    531a:	df 4f       	sbci	r29, 0xFF	; 255
    531c:	68 81       	ld	r22, Y
    531e:	79 81       	ldd	r23, Y+1	; 0x01
    5320:	cb 5c       	subi	r28, 0xCB	; 203
    5322:	d0 40       	sbci	r29, 0x00	; 0
    5324:	26 2b       	or	r18, r22
    5326:	37 2b       	or	r19, r23
    5328:	52 9f       	mul	r21, r18
    532a:	c0 01       	movw	r24, r0
    532c:	53 9f       	mul	r21, r19
    532e:	90 0d       	add	r25, r0
    5330:	11 24       	eor	r1, r1
    5332:	90 83       	st	Z, r25
    5334:	11 82       	std	Z+1, r1	; 0x01
    5336:	a9 e8       	ldi	r26, 0x89	; 137
    5338:	b3 e2       	ldi	r27, 0x23	; 35
    533a:	8d 91       	ld	r24, X+
    533c:	9c 91       	ld	r25, X
    533e:	9c 01       	movw	r18, r24
    5340:	33 27       	eor	r19, r19
    5342:	20 93 ab 23 	sts	0x23AB, r18
    5346:	30 93 ac 23 	sts	0x23AC, r19
    534a:	ed ea       	ldi	r30, 0xAD	; 173
    534c:	f3 e2       	ldi	r31, 0x23	; 35
    534e:	90 83       	st	Z, r25
    5350:	11 82       	std	Z+1, r1	; 0x01
    5352:	80 91 3a 24 	lds	r24, 0x243A
    5356:	90 91 3b 24 	lds	r25, 0x243B
    535a:	9c 01       	movw	r18, r24
    535c:	33 27       	eor	r19, r19
    535e:	20 93 af 23 	sts	0x23AF, r18
    5362:	30 93 b0 23 	sts	0x23B0, r19
    5366:	e1 eb       	ldi	r30, 0xB1	; 177
    5368:	f3 e2       	ldi	r31, 0x23	; 35
    536a:	90 83       	st	Z, r25
    536c:	11 82       	std	Z+1, r1	; 0x01
    536e:	80 91 54 24 	lds	r24, 0x2454
    5372:	90 91 55 24 	lds	r25, 0x2455
    5376:	9c 01       	movw	r18, r24
    5378:	33 27       	eor	r19, r19
    537a:	20 93 b3 23 	sts	0x23B3, r18
    537e:	30 93 b4 23 	sts	0x23B4, r19
    5382:	e5 eb       	ldi	r30, 0xB5	; 181
    5384:	f3 e2       	ldi	r31, 0x23	; 35
    5386:	90 83       	st	Z, r25
    5388:	11 82       	std	Z+1, r1	; 0x01
    538a:	80 91 e1 23 	lds	r24, 0x23E1
    538e:	90 91 e2 23 	lds	r25, 0x23E2
    5392:	9c 01       	movw	r18, r24
    5394:	33 27       	eor	r19, r19
    5396:	20 93 b7 23 	sts	0x23B7, r18
    539a:	30 93 b8 23 	sts	0x23B8, r19
    539e:	e9 eb       	ldi	r30, 0xB9	; 185
    53a0:	f3 e2       	ldi	r31, 0x23	; 35
    53a2:	90 83       	st	Z, r25
    53a4:	11 82       	std	Z+1, r1	; 0x01
    53a6:	80 91 b5 20 	lds	r24, 0x20B5
    53aa:	90 91 b6 20 	lds	r25, 0x20B6
    53ae:	95 95       	asr	r25
    53b0:	87 95       	ror	r24
    53b2:	95 95       	asr	r25
    53b4:	87 95       	ror	r24
    53b6:	95 95       	asr	r25
    53b8:	87 95       	ror	r24
    53ba:	95 95       	asr	r25
    53bc:	87 95       	ror	r24
    53be:	80 93 bb 23 	sts	0x23BB, r24
    53c2:	90 93 bc 23 	sts	0x23BC, r25
    53c6:	60 e2       	ldi	r22, 0x20	; 32
    53c8:	70 e0       	ldi	r23, 0x00	; 0
    53ca:	8b e9       	ldi	r24, 0x9B	; 155
    53cc:	93 e2       	ldi	r25, 0x23	; 35
    53ce:	99 d1       	rcall	.+818    	; 0x5702 <NRF24L01_L_Write_TX_Buf>
    53d0:	88 d0       	rcall	.+272    	; 0x54e2 <NRF24L01_L_RF_TX>
    53d2:	ba e0       	ldi	r27, 0x0A	; 10
    53d4:	ba 95       	dec	r27
    53d6:	f1 f7       	brne	.-4      	; 0x53d4 <__stack+0x13d5>
    53d8:	00 c0       	rjmp	.+0      	; 0x53da <__stack+0x13db>
    53da:	0c 94 4d 19 	jmp	0x329a	; 0x329a <main+0x208>

000053de <__vector_119>:
int buff_i_temp;
int buff_d_temp;
int buff_u_temp;
unsigned char reply2_tmp;
ISR(USARTF0_RXC_vect)
{
    53de:	1f 92       	push	r1
    53e0:	0f 92       	push	r0
    53e2:	0f b6       	in	r0, 0x3f	; 63
    53e4:	0f 92       	push	r0
    53e6:	11 24       	eor	r1, r1
    53e8:	08 b6       	in	r0, 0x38	; 56
    53ea:	0f 92       	push	r0
    53ec:	18 be       	out	0x38, r1	; 56
    53ee:	2f 93       	push	r18
    53f0:	8f 93       	push	r24
    53f2:	9f 93       	push	r25
    //LED_Green_PORT.OUTSET = LED_Green_PIN_bm;
    //char buff_reply [16];
    unsigned char data;
    data=USARTF0_DATA;
    53f4:	20 91 a0 0b 	lds	r18, 0x0BA0

    //LED_Red_PORT.OUTTGL = LED_Red_PIN_bm;

    switch(ask_cnt)
    53f8:	80 91 aa 20 	lds	r24, 0x20AA
    53fc:	90 91 ab 20 	lds	r25, 0x20AB
    5400:	82 30       	cpi	r24, 0x02	; 2
    5402:	91 05       	cpc	r25, r1
    5404:	19 f1       	breq	.+70     	; 0x544c <__vector_119+0x6e>
    5406:	2c f4       	brge	.+10     	; 0x5412 <__vector_119+0x34>
    5408:	00 97       	sbiw	r24, 0x00	; 0
    540a:	49 f0       	breq	.+18     	; 0x541e <__vector_119+0x40>
    540c:	01 97       	sbiw	r24, 0x01	; 1
    540e:	89 f0       	breq	.+34     	; 0x5432 <__vector_119+0x54>
    5410:	5e c0       	rjmp	.+188    	; 0x54ce <__vector_119+0xf0>
    5412:	83 30       	cpi	r24, 0x03	; 3
    5414:	91 05       	cpc	r25, r1
    5416:	51 f1       	breq	.+84     	; 0x546c <__vector_119+0x8e>
    5418:	04 97       	sbiw	r24, 0x04	; 4
    541a:	89 f1       	breq	.+98     	; 0x547e <__vector_119+0xa0>
    541c:	58 c0       	rjmp	.+176    	; 0x54ce <__vector_119+0xf0>
    {
    case 0:
        if (data== '*')
    541e:	2a 32       	cpi	r18, 0x2A	; 42
    5420:	09 f0       	breq	.+2      	; 0x5424 <__vector_119+0x46>
    5422:	55 c0       	rjmp	.+170    	; 0x54ce <__vector_119+0xf0>
        {
            ask_cnt++;}
    5424:	81 e0       	ldi	r24, 0x01	; 1
    5426:	90 e0       	ldi	r25, 0x00	; 0
    5428:	80 93 aa 20 	sts	0x20AA, r24
    542c:	90 93 ab 20 	sts	0x20AB, r25
    5430:	4e c0       	rjmp	.+156    	; 0x54ce <__vector_119+0xf0>
        break;

    case 1:
        buff_reply_tmp0=data&0x0ff;
    5432:	82 2f       	mov	r24, r18
    5434:	90 e0       	ldi	r25, 0x00	; 0
    5436:	80 93 6c 24 	sts	0x246C, r24
    543a:	90 93 6d 24 	sts	0x246D, r25
        ask_cnt++;
    543e:	82 e0       	ldi	r24, 0x02	; 2
    5440:	90 e0       	ldi	r25, 0x00	; 0
    5442:	80 93 aa 20 	sts	0x20AA, r24
    5446:	90 93 ab 20 	sts	0x20AB, r25
        break;
    544a:	41 c0       	rjmp	.+130    	; 0x54ce <__vector_119+0xf0>

    case 2:
        buff_reply_tmp0|=(data<<8)&0x0ff00;
    544c:	80 91 6c 24 	lds	r24, 0x246C
    5450:	90 91 6d 24 	lds	r25, 0x246D
    5454:	92 2b       	or	r25, r18
    5456:	80 93 6c 24 	sts	0x246C, r24
    545a:	90 93 6d 24 	sts	0x246D, r25
        ask_cnt++;
    545e:	83 e0       	ldi	r24, 0x03	; 3
    5460:	90 e0       	ldi	r25, 0x00	; 0
    5462:	80 93 aa 20 	sts	0x20AA, r24
    5466:	90 93 ab 20 	sts	0x20AB, r25
        break;
    546a:	31 c0       	rjmp	.+98     	; 0x54ce <__vector_119+0xf0>

    case 3:
        reply2_tmp = data;
    546c:	20 93 02 24 	sts	0x2402, r18
        ask_cnt++;
    5470:	84 e0       	ldi	r24, 0x04	; 4
    5472:	90 e0       	ldi	r25, 0x00	; 0
    5474:	80 93 aa 20 	sts	0x20AA, r24
    5478:	90 93 ab 20 	sts	0x20AB, r25
        break;
    547c:	28 c0       	rjmp	.+80     	; 0x54ce <__vector_119+0xf0>
        //buff_u_temp|=(data<<8)&0x0ff00;
        //ask_cnt++;
        //break;

     		case 4:
     		if (data=='#')
    547e:	23 32       	cpi	r18, 0x23	; 35
    5480:	11 f5       	brne	.+68     	; 0x54c6 <__vector_119+0xe8>
     		{
	     		
	     		
	     		switch(reply2_tmp)
    5482:	20 91 02 24 	lds	r18, 0x2402
    5486:	22 30       	cpi	r18, 0x02	; 2
    5488:	19 f0       	breq	.+6      	; 0x5490 <__vector_119+0xb2>
    548a:	23 30       	cpi	r18, 0x03	; 3
    548c:	51 f0       	breq	.+20     	; 0x54a2 <__vector_119+0xc4>
    548e:	11 c0       	rjmp	.+34     	; 0x54b2 <__vector_119+0xd4>
	     		{
		     		case 2:
		     		M2.Hall=buff_reply_tmp0;
    5490:	80 91 6c 24 	lds	r24, 0x246C
    5494:	90 91 6d 24 	lds	r25, 0x246D
    5498:	80 93 52 24 	sts	0x2452, r24
    549c:	90 93 53 24 	sts	0x2453, r25
		     		break;
    54a0:	08 c0       	rjmp	.+16     	; 0x54b2 <__vector_119+0xd4>
		     		
		     		case 3:
		     		M3.Hall=buff_reply_tmp0;
    54a2:	80 91 6c 24 	lds	r24, 0x246C
    54a6:	90 91 6d 24 	lds	r25, 0x246D
    54aa:	80 93 df 23 	sts	0x23DF, r24
    54ae:	90 93 e0 23 	sts	0x23E0, r25
		     		break;
	     		}
	     		
	     		buff_reply=buff_reply_tmp0;
    54b2:	80 91 6c 24 	lds	r24, 0x246C
    54b6:	90 91 6d 24 	lds	r25, 0x246D
    54ba:	80 93 7d 23 	sts	0x237D, r24
    54be:	90 93 7e 23 	sts	0x237E, r25
	     		reply2 = reply2_tmp;
    54c2:	20 93 e3 21 	sts	0x21E3, r18
//
//
            ////flg_reply=0;
            //ask_cnt=0;
        }
        ask_cnt=0;
    54c6:	10 92 aa 20 	sts	0x20AA, r1
    54ca:	10 92 ab 20 	sts	0x20AB, r1
        break;
    }
}
    54ce:	9f 91       	pop	r25
    54d0:	8f 91       	pop	r24
    54d2:	2f 91       	pop	r18
    54d4:	0f 90       	pop	r0
    54d6:	08 be       	out	0x38, r0	; 56
    54d8:	0f 90       	pop	r0
    54da:	0f be       	out	0x3f, r0	; 63
    54dc:	0f 90       	pop	r0
    54de:	1f 90       	pop	r1
    54e0:	18 95       	reti

000054e2 <NRF24L01_L_RF_TX>:
		NRF24L01_L_RF_TX();
	while ((NRF24L01_L_Get_Status() & _TX_DS) != _TX_DS)
	{
		
	}		
	NRF24L01_L_Clear_Interrupts();
    54e2:	e0 e8       	ldi	r30, 0x80	; 128
    54e4:	f6 e0       	ldi	r31, 0x06	; 6
    54e6:	82 e0       	ldi	r24, 0x02	; 2
    54e8:	86 83       	std	Z+6, r24	; 0x06
    54ea:	85 83       	std	Z+5, r24	; 0x05
    54ec:	8a e6       	ldi	r24, 0x6A	; 106
    54ee:	8a 95       	dec	r24
    54f0:	f1 f7       	brne	.-4      	; 0x54ee <NRF24L01_L_RF_TX+0xc>
    54f2:	00 c0       	rjmp	.+0      	; 0x54f4 <NRF24L01_L_RF_TX+0x12>
    54f4:	82 e0       	ldi	r24, 0x02	; 2
    54f6:	86 83       	std	Z+6, r24	; 0x06
    54f8:	08 95       	ret

000054fa <SPI_L>:
    54fa:	e0 ec       	ldi	r30, 0xC0	; 192
    54fc:	fa e0       	ldi	r31, 0x0A	; 10
    54fe:	83 83       	std	Z+3, r24	; 0x03
    5500:	82 81       	ldd	r24, Z+2	; 0x02
    5502:	88 23       	and	r24, r24
    5504:	ec f7       	brge	.-6      	; 0x5500 <SPI_L+0x6>
    5506:	e0 ec       	ldi	r30, 0xC0	; 192
    5508:	fa e0       	ldi	r31, 0x0A	; 10
    550a:	83 81       	ldd	r24, Z+3	; 0x03
    550c:	08 95       	ret

0000550e <NRF24L01_L_ReadReg>:
    550e:	1f 93       	push	r17
    5510:	cf 93       	push	r28
    5512:	df 93       	push	r29
    5514:	c0 e8       	ldi	r28, 0x80	; 128
    5516:	d6 e0       	ldi	r29, 0x06	; 6
    5518:	10 e1       	ldi	r17, 0x10	; 16
    551a:	1e 83       	std	Y+6, r17	; 0x06
    551c:	ee df       	rcall	.-36     	; 0x54fa <SPI_L>
    551e:	8f ef       	ldi	r24, 0xFF	; 255
    5520:	ec df       	rcall	.-40     	; 0x54fa <SPI_L>
    5522:	1d 83       	std	Y+5, r17	; 0x05
    5524:	df 91       	pop	r29
    5526:	cf 91       	pop	r28
    5528:	1f 91       	pop	r17
    552a:	08 95       	ret

0000552c <NRF24L01_L_WriteReg>:
    552c:	ff 92       	push	r15
    552e:	0f 93       	push	r16
    5530:	1f 93       	push	r17
    5532:	cf 93       	push	r28
    5534:	df 93       	push	r29
    5536:	f6 2e       	mov	r15, r22
    5538:	c0 e8       	ldi	r28, 0x80	; 128
    553a:	d6 e0       	ldi	r29, 0x06	; 6
    553c:	10 e1       	ldi	r17, 0x10	; 16
    553e:	1e 83       	std	Y+6, r17	; 0x06
    5540:	dc df       	rcall	.-72     	; 0x54fa <SPI_L>
    5542:	08 2f       	mov	r16, r24
    5544:	8f 2d       	mov	r24, r15
    5546:	d9 df       	rcall	.-78     	; 0x54fa <SPI_L>
    5548:	1d 83       	std	Y+5, r17	; 0x05
    554a:	80 2f       	mov	r24, r16
    554c:	df 91       	pop	r29
    554e:	cf 91       	pop	r28
    5550:	1f 91       	pop	r17
    5552:	0f 91       	pop	r16
    5554:	ff 90       	pop	r15
    5556:	08 95       	ret

00005558 <NRF24L01_L_Set_CH>:
    5558:	68 2f       	mov	r22, r24
    555a:	6f 77       	andi	r22, 0x7F	; 127
    555c:	85 e2       	ldi	r24, 0x25	; 37
    555e:	e6 cf       	rjmp	.-52     	; 0x552c <NRF24L01_L_WriteReg>
    5560:	08 95       	ret

00005562 <NRF24L01_L_Set_ShockBurst>:
    5562:	cf 93       	push	r28
    5564:	c8 2f       	mov	r28, r24
    5566:	68 2f       	mov	r22, r24
    5568:	84 e2       	ldi	r24, 0x24	; 36
    556a:	e0 df       	rcall	.-64     	; 0x552c <NRF24L01_L_WriteReg>
    556c:	6c 2f       	mov	r22, r28
    556e:	81 e2       	ldi	r24, 0x21	; 33
    5570:	dd df       	rcall	.-70     	; 0x552c <NRF24L01_L_WriteReg>
    5572:	cf 91       	pop	r28
    5574:	08 95       	ret

00005576 <NRF24L01_L_Set_Address_Width>:
    5576:	63 e0       	ldi	r22, 0x03	; 3
    5578:	83 e2       	ldi	r24, 0x23	; 35
    557a:	d8 cf       	rjmp	.-80     	; 0x552c <NRF24L01_L_WriteReg>
    557c:	08 95       	ret

0000557e <NRF24L01_L_Clear_Interrupts>:
    557e:	60 e7       	ldi	r22, 0x70	; 112
    5580:	87 e2       	ldi	r24, 0x27	; 39
    5582:	d4 cf       	rjmp	.-88     	; 0x552c <NRF24L01_L_WriteReg>
    5584:	08 95       	ret

00005586 <NRF24L01_L_ReadRegBuf>:
    5586:	df 92       	push	r13
    5588:	ef 92       	push	r14
    558a:	ff 92       	push	r15
    558c:	0f 93       	push	r16
    558e:	1f 93       	push	r17
    5590:	cf 93       	push	r28
    5592:	df 93       	push	r29
    5594:	7b 01       	movw	r14, r22
    5596:	8a 01       	movw	r16, r20
    5598:	90 e1       	ldi	r25, 0x10	; 16
    559a:	e0 e8       	ldi	r30, 0x80	; 128
    559c:	f6 e0       	ldi	r31, 0x06	; 6
    559e:	96 83       	std	Z+6, r25	; 0x06
    55a0:	ac df       	rcall	.-168    	; 0x54fa <SPI_L>
    55a2:	d8 2e       	mov	r13, r24
    55a4:	10 16       	cp	r1, r16
    55a6:	11 06       	cpc	r1, r17
    55a8:	4c f4       	brge	.+18     	; 0x55bc <NRF24L01_L_ReadRegBuf+0x36>
    55aa:	e7 01       	movw	r28, r14
    55ac:	0e 0d       	add	r16, r14
    55ae:	1f 1d       	adc	r17, r15
    55b0:	8f ef       	ldi	r24, 0xFF	; 255
    55b2:	a3 df       	rcall	.-186    	; 0x54fa <SPI_L>
    55b4:	89 93       	st	Y+, r24
    55b6:	c0 17       	cp	r28, r16
    55b8:	d1 07       	cpc	r29, r17
    55ba:	d1 f7       	brne	.-12     	; 0x55b0 <NRF24L01_L_ReadRegBuf+0x2a>
    55bc:	80 e1       	ldi	r24, 0x10	; 16
    55be:	e0 e8       	ldi	r30, 0x80	; 128
    55c0:	f6 e0       	ldi	r31, 0x06	; 6
    55c2:	85 83       	std	Z+5, r24	; 0x05
    55c4:	8d 2d       	mov	r24, r13
    55c6:	df 91       	pop	r29
    55c8:	cf 91       	pop	r28
    55ca:	1f 91       	pop	r17
    55cc:	0f 91       	pop	r16
    55ce:	ff 90       	pop	r15
    55d0:	ef 90       	pop	r14
    55d2:	df 90       	pop	r13
    55d4:	08 95       	ret

000055d6 <NRF24L01_L_Read_RX_Buf>:
    55d6:	ab 01       	movw	r20, r22
    55d8:	bc 01       	movw	r22, r24
    55da:	81 e6       	ldi	r24, 0x61	; 97
    55dc:	d4 cf       	rjmp	.-88     	; 0x5586 <NRF24L01_L_ReadRegBuf>
    55de:	08 95       	ret

000055e0 <NRF24L01_L_WriteRegBuf>:
    55e0:	df 92       	push	r13
    55e2:	ef 92       	push	r14
    55e4:	ff 92       	push	r15
    55e6:	0f 93       	push	r16
    55e8:	1f 93       	push	r17
    55ea:	cf 93       	push	r28
    55ec:	df 93       	push	r29
    55ee:	7b 01       	movw	r14, r22
    55f0:	8a 01       	movw	r16, r20
    55f2:	90 e1       	ldi	r25, 0x10	; 16
    55f4:	e0 e8       	ldi	r30, 0x80	; 128
    55f6:	f6 e0       	ldi	r31, 0x06	; 6
    55f8:	96 83       	std	Z+6, r25	; 0x06
    55fa:	7f df       	rcall	.-258    	; 0x54fa <SPI_L>
    55fc:	d8 2e       	mov	r13, r24
    55fe:	10 16       	cp	r1, r16
    5600:	11 06       	cpc	r1, r17
    5602:	44 f4       	brge	.+16     	; 0x5614 <NRF24L01_L_WriteRegBuf+0x34>
    5604:	e7 01       	movw	r28, r14
    5606:	0e 0d       	add	r16, r14
    5608:	1f 1d       	adc	r17, r15
    560a:	89 91       	ld	r24, Y+
    560c:	76 df       	rcall	.-276    	; 0x54fa <SPI_L>
    560e:	c0 17       	cp	r28, r16
    5610:	d1 07       	cpc	r29, r17
    5612:	d9 f7       	brne	.-10     	; 0x560a <NRF24L01_L_WriteRegBuf+0x2a>
    5614:	80 e1       	ldi	r24, 0x10	; 16
    5616:	e0 e8       	ldi	r30, 0x80	; 128
    5618:	f6 e0       	ldi	r31, 0x06	; 6
    561a:	85 83       	std	Z+5, r24	; 0x05
    561c:	8d 2d       	mov	r24, r13
    561e:	df 91       	pop	r29
    5620:	cf 91       	pop	r28
    5622:	1f 91       	pop	r17
    5624:	0f 91       	pop	r16
    5626:	ff 90       	pop	r15
    5628:	ef 90       	pop	r14
    562a:	df 90       	pop	r13
    562c:	08 95       	ret

0000562e <NRF24L01_L_Set_RX_Pipe>:
    562e:	ef 92       	push	r14
    5630:	ff 92       	push	r15
    5632:	0f 93       	push	r16
    5634:	1f 93       	push	r17
    5636:	cf 93       	push	r28
    5638:	df 93       	push	r29
    563a:	f8 2e       	mov	r15, r24
    563c:	eb 01       	movw	r28, r22
    563e:	8a 01       	movw	r16, r20
    5640:	e2 2e       	mov	r14, r18
    5642:	82 e0       	ldi	r24, 0x02	; 2
    5644:	64 df       	rcall	.-312    	; 0x550e <NRF24L01_L_ReadReg>
    5646:	41 e0       	ldi	r20, 0x01	; 1
    5648:	50 e0       	ldi	r21, 0x00	; 0
    564a:	0f 2c       	mov	r0, r15
    564c:	02 c0       	rjmp	.+4      	; 0x5652 <NRF24L01_L_Set_RX_Pipe+0x24>
    564e:	44 0f       	add	r20, r20
    5650:	55 1f       	adc	r21, r21
    5652:	0a 94       	dec	r0
    5654:	e2 f7       	brpl	.-8      	; 0x564e <NRF24L01_L_Set_RX_Pipe+0x20>
    5656:	68 2f       	mov	r22, r24
    5658:	64 2b       	or	r22, r20
    565a:	82 e2       	ldi	r24, 0x22	; 34
    565c:	67 df       	rcall	.-306    	; 0x552c <NRF24L01_L_WriteReg>
    565e:	81 e1       	ldi	r24, 0x11	; 17
    5660:	8f 0d       	add	r24, r15
    5662:	6e 2d       	mov	r22, r14
    5664:	80 62       	ori	r24, 0x20	; 32
    5666:	62 df       	rcall	.-316    	; 0x552c <NRF24L01_L_WriteReg>
    5668:	8a e0       	ldi	r24, 0x0A	; 10
    566a:	8f 0d       	add	r24, r15
    566c:	a8 01       	movw	r20, r16
    566e:	be 01       	movw	r22, r28
    5670:	80 62       	ori	r24, 0x20	; 32
    5672:	b6 df       	rcall	.-148    	; 0x55e0 <NRF24L01_L_WriteRegBuf>
    5674:	df 91       	pop	r29
    5676:	cf 91       	pop	r28
    5678:	1f 91       	pop	r17
    567a:	0f 91       	pop	r16
    567c:	ff 90       	pop	r15
    567e:	ef 90       	pop	r14
    5680:	08 95       	ret

00005682 <NRF24L01_L_Set_TX_Address>:
    5682:	ab 01       	movw	r20, r22
    5684:	bc 01       	movw	r22, r24
    5686:	80 e3       	ldi	r24, 0x30	; 48
    5688:	ab cf       	rjmp	.-170    	; 0x55e0 <NRF24L01_L_WriteRegBuf>
    568a:	08 95       	ret

0000568c <NRF24L01_L_Init_milad>:
    568c:	cf 92       	push	r12
    568e:	df 92       	push	r13
    5690:	ef 92       	push	r14
    5692:	ff 92       	push	r15
    5694:	0f 93       	push	r16
    5696:	1f 93       	push	r17
    5698:	cf 93       	push	r28
    569a:	df 93       	push	r29
    569c:	f8 2e       	mov	r15, r24
    569e:	d6 2e       	mov	r13, r22
    56a0:	14 2f       	mov	r17, r20
    56a2:	e9 01       	movw	r28, r18
    56a4:	80 e0       	ldi	r24, 0x00	; 0
    56a6:	5d df       	rcall	.-326    	; 0x5562 <NRF24L01_L_Set_ShockBurst>
    56a8:	61 e0       	ldi	r22, 0x01	; 1
    56aa:	81 e2       	ldi	r24, 0x21	; 33
    56ac:	3f df       	rcall	.-386    	; 0x552c <NRF24L01_L_WriteReg>
    56ae:	6f e2       	ldi	r22, 0x2F	; 47
    56b0:	84 e2       	ldi	r24, 0x24	; 36
    56b2:	3c df       	rcall	.-392    	; 0x552c <NRF24L01_L_WriteReg>
    56b4:	11 60       	ori	r17, 0x01	; 1
    56b6:	61 2f       	mov	r22, r17
    56b8:	6c 29       	or	r22, r12
    56ba:	86 e2       	ldi	r24, 0x26	; 38
    56bc:	37 df       	rcall	.-402    	; 0x552c <NRF24L01_L_WriteReg>
    56be:	80 2f       	mov	r24, r16
    56c0:	5a df       	rcall	.-332    	; 0x5576 <NRF24L01_L_Set_Address_Width>
    56c2:	11 27       	eor	r17, r17
    56c4:	07 fd       	sbrc	r16, 7
    56c6:	10 95       	com	r17
    56c8:	2e 2d       	mov	r18, r14
    56ca:	a8 01       	movw	r20, r16
    56cc:	be 01       	movw	r22, r28
    56ce:	80 e0       	ldi	r24, 0x00	; 0
    56d0:	ae df       	rcall	.-164    	; 0x562e <NRF24L01_L_Set_RX_Pipe>
    56d2:	8d 2d       	mov	r24, r13
    56d4:	41 df       	rcall	.-382    	; 0x5558 <NRF24L01_L_Set_CH>
    56d6:	b8 01       	movw	r22, r16
    56d8:	ce 01       	movw	r24, r28
    56da:	d3 df       	rcall	.-90     	; 0x5682 <NRF24L01_L_Set_TX_Address>
    56dc:	6f 2d       	mov	r22, r15
    56de:	6a 60       	ori	r22, 0x0A	; 10
    56e0:	80 e2       	ldi	r24, 0x20	; 32
    56e2:	24 df       	rcall	.-440    	; 0x552c <NRF24L01_L_WriteReg>
    56e4:	8f ed       	ldi	r24, 0xDF	; 223
    56e6:	9e e2       	ldi	r25, 0x2E	; 46
    56e8:	01 97       	sbiw	r24, 0x01	; 1
    56ea:	f1 f7       	brne	.-4      	; 0x56e8 <NRF24L01_L_Init_milad+0x5c>
    56ec:	00 c0       	rjmp	.+0      	; 0x56ee <NRF24L01_L_Init_milad+0x62>
    56ee:	00 00       	nop
    56f0:	df 91       	pop	r29
    56f2:	cf 91       	pop	r28
    56f4:	1f 91       	pop	r17
    56f6:	0f 91       	pop	r16
    56f8:	ff 90       	pop	r15
    56fa:	ef 90       	pop	r14
    56fc:	df 90       	pop	r13
    56fe:	cf 90       	pop	r12
    5700:	08 95       	ret

00005702 <NRF24L01_L_Write_TX_Buf>:
    5702:	ab 01       	movw	r20, r22
    5704:	bc 01       	movw	r22, r24
    5706:	80 ea       	ldi	r24, 0xA0	; 160
    5708:	6b cf       	rjmp	.-298    	; 0x55e0 <NRF24L01_L_WriteRegBuf>
    570a:	08 95       	ret

0000570c <NRF24L01_L_Flush_TX>:

/**
 Empty the transmit buffer

*/
void NRF24L01_L_Flush_TX(void) {
    570c:	1f 93       	push	r17
    570e:	cf 93       	push	r28
    5710:	df 93       	push	r29
	NRF24L01_L_CS_LOW;
    5712:	c0 e8       	ldi	r28, 0x80	; 128
    5714:	d6 e0       	ldi	r29, 0x06	; 6
    5716:	10 e1       	ldi	r17, 0x10	; 16
    5718:	1e 83       	std	Y+6, r17	; 0x06
	SPI_L(FLUSH_TX);
    571a:	81 ee       	ldi	r24, 0xE1	; 225
    571c:	ee de       	rcall	.-548    	; 0x54fa <SPI_L>
	NRF24L01_L_CS_HIGH;
    571e:	1d 83       	std	Y+5, r17	; 0x05
}
    5720:	df 91       	pop	r29
    5722:	cf 91       	pop	r28
    5724:	1f 91       	pop	r17
    5726:	08 95       	ret

00005728 <NRF24L01_L_Flush_RX>:

/**
 Empty the receive buffer
*/
void NRF24L01_L_Flush_RX(void) {
    5728:	1f 93       	push	r17
    572a:	cf 93       	push	r28
    572c:	df 93       	push	r29
	NRF24L01_L_CS_LOW;
    572e:	c0 e8       	ldi	r28, 0x80	; 128
    5730:	d6 e0       	ldi	r29, 0x06	; 6
    5732:	10 e1       	ldi	r17, 0x10	; 16
    5734:	1e 83       	std	Y+6, r17	; 0x06
	SPI_L(FLUSH_RX);
    5736:	82 ee       	ldi	r24, 0xE2	; 226
    5738:	e0 de       	rcall	.-576    	; 0x54fa <SPI_L>
	NRF24L01_L_CS_HIGH;
    573a:	1d 83       	std	Y+5, r17	; 0x05
}
    573c:	df 91       	pop	r29
    573e:	cf 91       	pop	r28
    5740:	1f 91       	pop	r17
    5742:	08 95       	ret

00005744 <__udivmodsi4>:
    5744:	a1 e2       	ldi	r26, 0x21	; 33
    5746:	1a 2e       	mov	r1, r26
    5748:	aa 1b       	sub	r26, r26
    574a:	bb 1b       	sub	r27, r27
    574c:	fd 01       	movw	r30, r26
    574e:	0d c0       	rjmp	.+26     	; 0x576a <__udivmodsi4_ep>

00005750 <__udivmodsi4_loop>:
    5750:	aa 1f       	adc	r26, r26
    5752:	bb 1f       	adc	r27, r27
    5754:	ee 1f       	adc	r30, r30
    5756:	ff 1f       	adc	r31, r31
    5758:	a2 17       	cp	r26, r18
    575a:	b3 07       	cpc	r27, r19
    575c:	e4 07       	cpc	r30, r20
    575e:	f5 07       	cpc	r31, r21
    5760:	20 f0       	brcs	.+8      	; 0x576a <__udivmodsi4_ep>
    5762:	a2 1b       	sub	r26, r18
    5764:	b3 0b       	sbc	r27, r19
    5766:	e4 0b       	sbc	r30, r20
    5768:	f5 0b       	sbc	r31, r21

0000576a <__udivmodsi4_ep>:
    576a:	66 1f       	adc	r22, r22
    576c:	77 1f       	adc	r23, r23
    576e:	88 1f       	adc	r24, r24
    5770:	99 1f       	adc	r25, r25
    5772:	1a 94       	dec	r1
    5774:	69 f7       	brne	.-38     	; 0x5750 <__udivmodsi4_loop>
    5776:	60 95       	com	r22
    5778:	70 95       	com	r23
    577a:	80 95       	com	r24
    577c:	90 95       	com	r25
    577e:	9b 01       	movw	r18, r22
    5780:	ac 01       	movw	r20, r24
    5782:	bd 01       	movw	r22, r26
    5784:	cf 01       	movw	r24, r30
    5786:	08 95       	ret

00005788 <__subsf3>:
    5788:	50 58       	subi	r21, 0x80	; 128

0000578a <__addsf3>:
    578a:	bb 27       	eor	r27, r27
    578c:	aa 27       	eor	r26, r26
    578e:	0e d0       	rcall	.+28     	; 0x57ac <__addsf3x>
    5790:	4d c1       	rjmp	.+666    	; 0x5a2c <__fp_round>
    5792:	3e d1       	rcall	.+636    	; 0x5a10 <__fp_pscA>
    5794:	30 f0       	brcs	.+12     	; 0x57a2 <__addsf3+0x18>
    5796:	43 d1       	rcall	.+646    	; 0x5a1e <__fp_pscB>
    5798:	20 f0       	brcs	.+8      	; 0x57a2 <__addsf3+0x18>
    579a:	31 f4       	brne	.+12     	; 0x57a8 <__addsf3+0x1e>
    579c:	9f 3f       	cpi	r25, 0xFF	; 255
    579e:	11 f4       	brne	.+4      	; 0x57a4 <__addsf3+0x1a>
    57a0:	1e f4       	brtc	.+6      	; 0x57a8 <__addsf3+0x1e>
    57a2:	33 c1       	rjmp	.+614    	; 0x5a0a <__fp_nan>
    57a4:	0e f4       	brtc	.+2      	; 0x57a8 <__addsf3+0x1e>
    57a6:	e0 95       	com	r30
    57a8:	e7 fb       	bst	r30, 7
    57aa:	29 c1       	rjmp	.+594    	; 0x59fe <__fp_inf>

000057ac <__addsf3x>:
    57ac:	e9 2f       	mov	r30, r25
    57ae:	4f d1       	rcall	.+670    	; 0x5a4e <__fp_split3>
    57b0:	80 f3       	brcs	.-32     	; 0x5792 <__addsf3+0x8>
    57b2:	ba 17       	cp	r27, r26
    57b4:	62 07       	cpc	r22, r18
    57b6:	73 07       	cpc	r23, r19
    57b8:	84 07       	cpc	r24, r20
    57ba:	95 07       	cpc	r25, r21
    57bc:	18 f0       	brcs	.+6      	; 0x57c4 <__addsf3x+0x18>
    57be:	71 f4       	brne	.+28     	; 0x57dc <__addsf3x+0x30>
    57c0:	9e f5       	brtc	.+102    	; 0x5828 <__addsf3x+0x7c>
    57c2:	67 c1       	rjmp	.+718    	; 0x5a92 <__fp_zero>
    57c4:	0e f4       	brtc	.+2      	; 0x57c8 <__addsf3x+0x1c>
    57c6:	e0 95       	com	r30
    57c8:	0b 2e       	mov	r0, r27
    57ca:	ba 2f       	mov	r27, r26
    57cc:	a0 2d       	mov	r26, r0
    57ce:	0b 01       	movw	r0, r22
    57d0:	b9 01       	movw	r22, r18
    57d2:	90 01       	movw	r18, r0
    57d4:	0c 01       	movw	r0, r24
    57d6:	ca 01       	movw	r24, r20
    57d8:	a0 01       	movw	r20, r0
    57da:	11 24       	eor	r1, r1
    57dc:	ff 27       	eor	r31, r31
    57de:	59 1b       	sub	r21, r25
    57e0:	99 f0       	breq	.+38     	; 0x5808 <__addsf3x+0x5c>
    57e2:	59 3f       	cpi	r21, 0xF9	; 249
    57e4:	50 f4       	brcc	.+20     	; 0x57fa <__addsf3x+0x4e>
    57e6:	50 3e       	cpi	r21, 0xE0	; 224
    57e8:	68 f1       	brcs	.+90     	; 0x5844 <__addsf3x+0x98>
    57ea:	1a 16       	cp	r1, r26
    57ec:	f0 40       	sbci	r31, 0x00	; 0
    57ee:	a2 2f       	mov	r26, r18
    57f0:	23 2f       	mov	r18, r19
    57f2:	34 2f       	mov	r19, r20
    57f4:	44 27       	eor	r20, r20
    57f6:	58 5f       	subi	r21, 0xF8	; 248
    57f8:	f3 cf       	rjmp	.-26     	; 0x57e0 <__addsf3x+0x34>
    57fa:	46 95       	lsr	r20
    57fc:	37 95       	ror	r19
    57fe:	27 95       	ror	r18
    5800:	a7 95       	ror	r26
    5802:	f0 40       	sbci	r31, 0x00	; 0
    5804:	53 95       	inc	r21
    5806:	c9 f7       	brne	.-14     	; 0x57fa <__addsf3x+0x4e>
    5808:	7e f4       	brtc	.+30     	; 0x5828 <__addsf3x+0x7c>
    580a:	1f 16       	cp	r1, r31
    580c:	ba 0b       	sbc	r27, r26
    580e:	62 0b       	sbc	r22, r18
    5810:	73 0b       	sbc	r23, r19
    5812:	84 0b       	sbc	r24, r20
    5814:	ba f0       	brmi	.+46     	; 0x5844 <__addsf3x+0x98>
    5816:	91 50       	subi	r25, 0x01	; 1
    5818:	a1 f0       	breq	.+40     	; 0x5842 <__addsf3x+0x96>
    581a:	ff 0f       	add	r31, r31
    581c:	bb 1f       	adc	r27, r27
    581e:	66 1f       	adc	r22, r22
    5820:	77 1f       	adc	r23, r23
    5822:	88 1f       	adc	r24, r24
    5824:	c2 f7       	brpl	.-16     	; 0x5816 <__addsf3x+0x6a>
    5826:	0e c0       	rjmp	.+28     	; 0x5844 <__addsf3x+0x98>
    5828:	ba 0f       	add	r27, r26
    582a:	62 1f       	adc	r22, r18
    582c:	73 1f       	adc	r23, r19
    582e:	84 1f       	adc	r24, r20
    5830:	48 f4       	brcc	.+18     	; 0x5844 <__addsf3x+0x98>
    5832:	87 95       	ror	r24
    5834:	77 95       	ror	r23
    5836:	67 95       	ror	r22
    5838:	b7 95       	ror	r27
    583a:	f7 95       	ror	r31
    583c:	9e 3f       	cpi	r25, 0xFE	; 254
    583e:	08 f0       	brcs	.+2      	; 0x5842 <__addsf3x+0x96>
    5840:	b3 cf       	rjmp	.-154    	; 0x57a8 <__addsf3+0x1e>
    5842:	93 95       	inc	r25
    5844:	88 0f       	add	r24, r24
    5846:	08 f0       	brcs	.+2      	; 0x584a <__addsf3x+0x9e>
    5848:	99 27       	eor	r25, r25
    584a:	ee 0f       	add	r30, r30
    584c:	97 95       	ror	r25
    584e:	87 95       	ror	r24
    5850:	08 95       	ret

00005852 <__divsf3>:
    5852:	0c d0       	rcall	.+24     	; 0x586c <__divsf3x>
    5854:	eb c0       	rjmp	.+470    	; 0x5a2c <__fp_round>
    5856:	e3 d0       	rcall	.+454    	; 0x5a1e <__fp_pscB>
    5858:	40 f0       	brcs	.+16     	; 0x586a <__divsf3+0x18>
    585a:	da d0       	rcall	.+436    	; 0x5a10 <__fp_pscA>
    585c:	30 f0       	brcs	.+12     	; 0x586a <__divsf3+0x18>
    585e:	21 f4       	brne	.+8      	; 0x5868 <__divsf3+0x16>
    5860:	5f 3f       	cpi	r21, 0xFF	; 255
    5862:	19 f0       	breq	.+6      	; 0x586a <__divsf3+0x18>
    5864:	cc c0       	rjmp	.+408    	; 0x59fe <__fp_inf>
    5866:	51 11       	cpse	r21, r1
    5868:	15 c1       	rjmp	.+554    	; 0x5a94 <__fp_szero>
    586a:	cf c0       	rjmp	.+414    	; 0x5a0a <__fp_nan>

0000586c <__divsf3x>:
    586c:	f0 d0       	rcall	.+480    	; 0x5a4e <__fp_split3>
    586e:	98 f3       	brcs	.-26     	; 0x5856 <__divsf3+0x4>

00005870 <__divsf3_pse>:
    5870:	99 23       	and	r25, r25
    5872:	c9 f3       	breq	.-14     	; 0x5866 <__divsf3+0x14>
    5874:	55 23       	and	r21, r21
    5876:	b1 f3       	breq	.-20     	; 0x5864 <__divsf3+0x12>
    5878:	95 1b       	sub	r25, r21
    587a:	55 0b       	sbc	r21, r21
    587c:	bb 27       	eor	r27, r27
    587e:	aa 27       	eor	r26, r26
    5880:	62 17       	cp	r22, r18
    5882:	73 07       	cpc	r23, r19
    5884:	84 07       	cpc	r24, r20
    5886:	38 f0       	brcs	.+14     	; 0x5896 <__divsf3_pse+0x26>
    5888:	9f 5f       	subi	r25, 0xFF	; 255
    588a:	5f 4f       	sbci	r21, 0xFF	; 255
    588c:	22 0f       	add	r18, r18
    588e:	33 1f       	adc	r19, r19
    5890:	44 1f       	adc	r20, r20
    5892:	aa 1f       	adc	r26, r26
    5894:	a9 f3       	breq	.-22     	; 0x5880 <__divsf3_pse+0x10>
    5896:	33 d0       	rcall	.+102    	; 0x58fe <__divsf3_pse+0x8e>
    5898:	0e 2e       	mov	r0, r30
    589a:	3a f0       	brmi	.+14     	; 0x58aa <__divsf3_pse+0x3a>
    589c:	e0 e8       	ldi	r30, 0x80	; 128
    589e:	30 d0       	rcall	.+96     	; 0x5900 <__divsf3_pse+0x90>
    58a0:	91 50       	subi	r25, 0x01	; 1
    58a2:	50 40       	sbci	r21, 0x00	; 0
    58a4:	e6 95       	lsr	r30
    58a6:	00 1c       	adc	r0, r0
    58a8:	ca f7       	brpl	.-14     	; 0x589c <__divsf3_pse+0x2c>
    58aa:	29 d0       	rcall	.+82     	; 0x58fe <__divsf3_pse+0x8e>
    58ac:	fe 2f       	mov	r31, r30
    58ae:	27 d0       	rcall	.+78     	; 0x58fe <__divsf3_pse+0x8e>
    58b0:	66 0f       	add	r22, r22
    58b2:	77 1f       	adc	r23, r23
    58b4:	88 1f       	adc	r24, r24
    58b6:	bb 1f       	adc	r27, r27
    58b8:	26 17       	cp	r18, r22
    58ba:	37 07       	cpc	r19, r23
    58bc:	48 07       	cpc	r20, r24
    58be:	ab 07       	cpc	r26, r27
    58c0:	b0 e8       	ldi	r27, 0x80	; 128
    58c2:	09 f0       	breq	.+2      	; 0x58c6 <__divsf3_pse+0x56>
    58c4:	bb 0b       	sbc	r27, r27
    58c6:	80 2d       	mov	r24, r0
    58c8:	bf 01       	movw	r22, r30
    58ca:	ff 27       	eor	r31, r31
    58cc:	93 58       	subi	r25, 0x83	; 131
    58ce:	5f 4f       	sbci	r21, 0xFF	; 255
    58d0:	2a f0       	brmi	.+10     	; 0x58dc <__divsf3_pse+0x6c>
    58d2:	9e 3f       	cpi	r25, 0xFE	; 254
    58d4:	51 05       	cpc	r21, r1
    58d6:	68 f0       	brcs	.+26     	; 0x58f2 <__divsf3_pse+0x82>
    58d8:	92 c0       	rjmp	.+292    	; 0x59fe <__fp_inf>
    58da:	dc c0       	rjmp	.+440    	; 0x5a94 <__fp_szero>
    58dc:	5f 3f       	cpi	r21, 0xFF	; 255
    58de:	ec f3       	brlt	.-6      	; 0x58da <__divsf3_pse+0x6a>
    58e0:	98 3e       	cpi	r25, 0xE8	; 232
    58e2:	dc f3       	brlt	.-10     	; 0x58da <__divsf3_pse+0x6a>
    58e4:	86 95       	lsr	r24
    58e6:	77 95       	ror	r23
    58e8:	67 95       	ror	r22
    58ea:	b7 95       	ror	r27
    58ec:	f7 95       	ror	r31
    58ee:	9f 5f       	subi	r25, 0xFF	; 255
    58f0:	c9 f7       	brne	.-14     	; 0x58e4 <__divsf3_pse+0x74>
    58f2:	88 0f       	add	r24, r24
    58f4:	91 1d       	adc	r25, r1
    58f6:	96 95       	lsr	r25
    58f8:	87 95       	ror	r24
    58fa:	97 f9       	bld	r25, 7
    58fc:	08 95       	ret
    58fe:	e1 e0       	ldi	r30, 0x01	; 1
    5900:	66 0f       	add	r22, r22
    5902:	77 1f       	adc	r23, r23
    5904:	88 1f       	adc	r24, r24
    5906:	bb 1f       	adc	r27, r27
    5908:	62 17       	cp	r22, r18
    590a:	73 07       	cpc	r23, r19
    590c:	84 07       	cpc	r24, r20
    590e:	ba 07       	cpc	r27, r26
    5910:	20 f0       	brcs	.+8      	; 0x591a <__divsf3_pse+0xaa>
    5912:	62 1b       	sub	r22, r18
    5914:	73 0b       	sbc	r23, r19
    5916:	84 0b       	sbc	r24, r20
    5918:	ba 0b       	sbc	r27, r26
    591a:	ee 1f       	adc	r30, r30
    591c:	88 f7       	brcc	.-30     	; 0x5900 <__divsf3_pse+0x90>
    591e:	e0 95       	com	r30
    5920:	08 95       	ret

00005922 <__fixsfsi>:
    5922:	04 d0       	rcall	.+8      	; 0x592c <__fixunssfsi>
    5924:	68 94       	set
    5926:	b1 11       	cpse	r27, r1
    5928:	b5 c0       	rjmp	.+362    	; 0x5a94 <__fp_szero>
    592a:	08 95       	ret

0000592c <__fixunssfsi>:
    592c:	98 d0       	rcall	.+304    	; 0x5a5e <__fp_splitA>
    592e:	88 f0       	brcs	.+34     	; 0x5952 <__fixunssfsi+0x26>
    5930:	9f 57       	subi	r25, 0x7F	; 127
    5932:	90 f0       	brcs	.+36     	; 0x5958 <__fixunssfsi+0x2c>
    5934:	b9 2f       	mov	r27, r25
    5936:	99 27       	eor	r25, r25
    5938:	b7 51       	subi	r27, 0x17	; 23
    593a:	a0 f0       	brcs	.+40     	; 0x5964 <__fixunssfsi+0x38>
    593c:	d1 f0       	breq	.+52     	; 0x5972 <__fixunssfsi+0x46>
    593e:	66 0f       	add	r22, r22
    5940:	77 1f       	adc	r23, r23
    5942:	88 1f       	adc	r24, r24
    5944:	99 1f       	adc	r25, r25
    5946:	1a f0       	brmi	.+6      	; 0x594e <__fixunssfsi+0x22>
    5948:	ba 95       	dec	r27
    594a:	c9 f7       	brne	.-14     	; 0x593e <__fixunssfsi+0x12>
    594c:	12 c0       	rjmp	.+36     	; 0x5972 <__fixunssfsi+0x46>
    594e:	b1 30       	cpi	r27, 0x01	; 1
    5950:	81 f0       	breq	.+32     	; 0x5972 <__fixunssfsi+0x46>
    5952:	9f d0       	rcall	.+318    	; 0x5a92 <__fp_zero>
    5954:	b1 e0       	ldi	r27, 0x01	; 1
    5956:	08 95       	ret
    5958:	9c c0       	rjmp	.+312    	; 0x5a92 <__fp_zero>
    595a:	67 2f       	mov	r22, r23
    595c:	78 2f       	mov	r23, r24
    595e:	88 27       	eor	r24, r24
    5960:	b8 5f       	subi	r27, 0xF8	; 248
    5962:	39 f0       	breq	.+14     	; 0x5972 <__fixunssfsi+0x46>
    5964:	b9 3f       	cpi	r27, 0xF9	; 249
    5966:	cc f3       	brlt	.-14     	; 0x595a <__fixunssfsi+0x2e>
    5968:	86 95       	lsr	r24
    596a:	77 95       	ror	r23
    596c:	67 95       	ror	r22
    596e:	b3 95       	inc	r27
    5970:	d9 f7       	brne	.-10     	; 0x5968 <__fixunssfsi+0x3c>
    5972:	3e f4       	brtc	.+14     	; 0x5982 <__fixunssfsi+0x56>
    5974:	90 95       	com	r25
    5976:	80 95       	com	r24
    5978:	70 95       	com	r23
    597a:	61 95       	neg	r22
    597c:	7f 4f       	sbci	r23, 0xFF	; 255
    597e:	8f 4f       	sbci	r24, 0xFF	; 255
    5980:	9f 4f       	sbci	r25, 0xFF	; 255
    5982:	08 95       	ret

00005984 <__floatunsisf>:
    5984:	e8 94       	clt
    5986:	09 c0       	rjmp	.+18     	; 0x599a <__floatsisf+0x12>

00005988 <__floatsisf>:
    5988:	97 fb       	bst	r25, 7
    598a:	3e f4       	brtc	.+14     	; 0x599a <__floatsisf+0x12>
    598c:	90 95       	com	r25
    598e:	80 95       	com	r24
    5990:	70 95       	com	r23
    5992:	61 95       	neg	r22
    5994:	7f 4f       	sbci	r23, 0xFF	; 255
    5996:	8f 4f       	sbci	r24, 0xFF	; 255
    5998:	9f 4f       	sbci	r25, 0xFF	; 255
    599a:	99 23       	and	r25, r25
    599c:	a9 f0       	breq	.+42     	; 0x59c8 <__floatsisf+0x40>
    599e:	f9 2f       	mov	r31, r25
    59a0:	96 e9       	ldi	r25, 0x96	; 150
    59a2:	bb 27       	eor	r27, r27
    59a4:	93 95       	inc	r25
    59a6:	f6 95       	lsr	r31
    59a8:	87 95       	ror	r24
    59aa:	77 95       	ror	r23
    59ac:	67 95       	ror	r22
    59ae:	b7 95       	ror	r27
    59b0:	f1 11       	cpse	r31, r1
    59b2:	f8 cf       	rjmp	.-16     	; 0x59a4 <__floatsisf+0x1c>
    59b4:	fa f4       	brpl	.+62     	; 0x59f4 <__floatsisf+0x6c>
    59b6:	bb 0f       	add	r27, r27
    59b8:	11 f4       	brne	.+4      	; 0x59be <__floatsisf+0x36>
    59ba:	60 ff       	sbrs	r22, 0
    59bc:	1b c0       	rjmp	.+54     	; 0x59f4 <__floatsisf+0x6c>
    59be:	6f 5f       	subi	r22, 0xFF	; 255
    59c0:	7f 4f       	sbci	r23, 0xFF	; 255
    59c2:	8f 4f       	sbci	r24, 0xFF	; 255
    59c4:	9f 4f       	sbci	r25, 0xFF	; 255
    59c6:	16 c0       	rjmp	.+44     	; 0x59f4 <__floatsisf+0x6c>
    59c8:	88 23       	and	r24, r24
    59ca:	11 f0       	breq	.+4      	; 0x59d0 <__floatsisf+0x48>
    59cc:	96 e9       	ldi	r25, 0x96	; 150
    59ce:	11 c0       	rjmp	.+34     	; 0x59f2 <__floatsisf+0x6a>
    59d0:	77 23       	and	r23, r23
    59d2:	21 f0       	breq	.+8      	; 0x59dc <__floatsisf+0x54>
    59d4:	9e e8       	ldi	r25, 0x8E	; 142
    59d6:	87 2f       	mov	r24, r23
    59d8:	76 2f       	mov	r23, r22
    59da:	05 c0       	rjmp	.+10     	; 0x59e6 <__floatsisf+0x5e>
    59dc:	66 23       	and	r22, r22
    59de:	71 f0       	breq	.+28     	; 0x59fc <__floatsisf+0x74>
    59e0:	96 e8       	ldi	r25, 0x86	; 134
    59e2:	86 2f       	mov	r24, r22
    59e4:	70 e0       	ldi	r23, 0x00	; 0
    59e6:	60 e0       	ldi	r22, 0x00	; 0
    59e8:	2a f0       	brmi	.+10     	; 0x59f4 <__floatsisf+0x6c>
    59ea:	9a 95       	dec	r25
    59ec:	66 0f       	add	r22, r22
    59ee:	77 1f       	adc	r23, r23
    59f0:	88 1f       	adc	r24, r24
    59f2:	da f7       	brpl	.-10     	; 0x59ea <__floatsisf+0x62>
    59f4:	88 0f       	add	r24, r24
    59f6:	96 95       	lsr	r25
    59f8:	87 95       	ror	r24
    59fa:	97 f9       	bld	r25, 7
    59fc:	08 95       	ret

000059fe <__fp_inf>:
    59fe:	97 f9       	bld	r25, 7
    5a00:	9f 67       	ori	r25, 0x7F	; 127
    5a02:	80 e8       	ldi	r24, 0x80	; 128
    5a04:	70 e0       	ldi	r23, 0x00	; 0
    5a06:	60 e0       	ldi	r22, 0x00	; 0
    5a08:	08 95       	ret

00005a0a <__fp_nan>:
    5a0a:	9f ef       	ldi	r25, 0xFF	; 255
    5a0c:	80 ec       	ldi	r24, 0xC0	; 192
    5a0e:	08 95       	ret

00005a10 <__fp_pscA>:
    5a10:	00 24       	eor	r0, r0
    5a12:	0a 94       	dec	r0
    5a14:	16 16       	cp	r1, r22
    5a16:	17 06       	cpc	r1, r23
    5a18:	18 06       	cpc	r1, r24
    5a1a:	09 06       	cpc	r0, r25
    5a1c:	08 95       	ret

00005a1e <__fp_pscB>:
    5a1e:	00 24       	eor	r0, r0
    5a20:	0a 94       	dec	r0
    5a22:	12 16       	cp	r1, r18
    5a24:	13 06       	cpc	r1, r19
    5a26:	14 06       	cpc	r1, r20
    5a28:	05 06       	cpc	r0, r21
    5a2a:	08 95       	ret

00005a2c <__fp_round>:
    5a2c:	09 2e       	mov	r0, r25
    5a2e:	03 94       	inc	r0
    5a30:	00 0c       	add	r0, r0
    5a32:	11 f4       	brne	.+4      	; 0x5a38 <__fp_round+0xc>
    5a34:	88 23       	and	r24, r24
    5a36:	52 f0       	brmi	.+20     	; 0x5a4c <__fp_round+0x20>
    5a38:	bb 0f       	add	r27, r27
    5a3a:	40 f4       	brcc	.+16     	; 0x5a4c <__fp_round+0x20>
    5a3c:	bf 2b       	or	r27, r31
    5a3e:	11 f4       	brne	.+4      	; 0x5a44 <__fp_round+0x18>
    5a40:	60 ff       	sbrs	r22, 0
    5a42:	04 c0       	rjmp	.+8      	; 0x5a4c <__fp_round+0x20>
    5a44:	6f 5f       	subi	r22, 0xFF	; 255
    5a46:	7f 4f       	sbci	r23, 0xFF	; 255
    5a48:	8f 4f       	sbci	r24, 0xFF	; 255
    5a4a:	9f 4f       	sbci	r25, 0xFF	; 255
    5a4c:	08 95       	ret

00005a4e <__fp_split3>:
    5a4e:	57 fd       	sbrc	r21, 7
    5a50:	90 58       	subi	r25, 0x80	; 128
    5a52:	44 0f       	add	r20, r20
    5a54:	55 1f       	adc	r21, r21
    5a56:	59 f0       	breq	.+22     	; 0x5a6e <__fp_splitA+0x10>
    5a58:	5f 3f       	cpi	r21, 0xFF	; 255
    5a5a:	71 f0       	breq	.+28     	; 0x5a78 <__fp_splitA+0x1a>
    5a5c:	47 95       	ror	r20

00005a5e <__fp_splitA>:
    5a5e:	88 0f       	add	r24, r24
    5a60:	97 fb       	bst	r25, 7
    5a62:	99 1f       	adc	r25, r25
    5a64:	61 f0       	breq	.+24     	; 0x5a7e <__fp_splitA+0x20>
    5a66:	9f 3f       	cpi	r25, 0xFF	; 255
    5a68:	79 f0       	breq	.+30     	; 0x5a88 <__fp_splitA+0x2a>
    5a6a:	87 95       	ror	r24
    5a6c:	08 95       	ret
    5a6e:	12 16       	cp	r1, r18
    5a70:	13 06       	cpc	r1, r19
    5a72:	14 06       	cpc	r1, r20
    5a74:	55 1f       	adc	r21, r21
    5a76:	f2 cf       	rjmp	.-28     	; 0x5a5c <__fp_split3+0xe>
    5a78:	46 95       	lsr	r20
    5a7a:	f1 df       	rcall	.-30     	; 0x5a5e <__fp_splitA>
    5a7c:	08 c0       	rjmp	.+16     	; 0x5a8e <__fp_splitA+0x30>
    5a7e:	16 16       	cp	r1, r22
    5a80:	17 06       	cpc	r1, r23
    5a82:	18 06       	cpc	r1, r24
    5a84:	99 1f       	adc	r25, r25
    5a86:	f1 cf       	rjmp	.-30     	; 0x5a6a <__fp_splitA+0xc>
    5a88:	86 95       	lsr	r24
    5a8a:	71 05       	cpc	r23, r1
    5a8c:	61 05       	cpc	r22, r1
    5a8e:	08 94       	sec
    5a90:	08 95       	ret

00005a92 <__fp_zero>:
    5a92:	e8 94       	clt

00005a94 <__fp_szero>:
    5a94:	bb 27       	eor	r27, r27
    5a96:	66 27       	eor	r22, r22
    5a98:	77 27       	eor	r23, r23
    5a9a:	cb 01       	movw	r24, r22
    5a9c:	97 f9       	bld	r25, 7
    5a9e:	08 95       	ret

00005aa0 <__mulsf3>:
    5aa0:	0b d0       	rcall	.+22     	; 0x5ab8 <__mulsf3x>
    5aa2:	c4 cf       	rjmp	.-120    	; 0x5a2c <__fp_round>
    5aa4:	b5 df       	rcall	.-150    	; 0x5a10 <__fp_pscA>
    5aa6:	28 f0       	brcs	.+10     	; 0x5ab2 <__mulsf3+0x12>
    5aa8:	ba df       	rcall	.-140    	; 0x5a1e <__fp_pscB>
    5aaa:	18 f0       	brcs	.+6      	; 0x5ab2 <__mulsf3+0x12>
    5aac:	95 23       	and	r25, r21
    5aae:	09 f0       	breq	.+2      	; 0x5ab2 <__mulsf3+0x12>
    5ab0:	a6 cf       	rjmp	.-180    	; 0x59fe <__fp_inf>
    5ab2:	ab cf       	rjmp	.-170    	; 0x5a0a <__fp_nan>
    5ab4:	11 24       	eor	r1, r1
    5ab6:	ee cf       	rjmp	.-36     	; 0x5a94 <__fp_szero>

00005ab8 <__mulsf3x>:
    5ab8:	ca df       	rcall	.-108    	; 0x5a4e <__fp_split3>
    5aba:	a0 f3       	brcs	.-24     	; 0x5aa4 <__mulsf3+0x4>

00005abc <__mulsf3_pse>:
    5abc:	95 9f       	mul	r25, r21
    5abe:	d1 f3       	breq	.-12     	; 0x5ab4 <__mulsf3+0x14>
    5ac0:	95 0f       	add	r25, r21
    5ac2:	50 e0       	ldi	r21, 0x00	; 0
    5ac4:	55 1f       	adc	r21, r21
    5ac6:	62 9f       	mul	r22, r18
    5ac8:	f0 01       	movw	r30, r0
    5aca:	72 9f       	mul	r23, r18
    5acc:	bb 27       	eor	r27, r27
    5ace:	f0 0d       	add	r31, r0
    5ad0:	b1 1d       	adc	r27, r1
    5ad2:	63 9f       	mul	r22, r19
    5ad4:	aa 27       	eor	r26, r26
    5ad6:	f0 0d       	add	r31, r0
    5ad8:	b1 1d       	adc	r27, r1
    5ada:	aa 1f       	adc	r26, r26
    5adc:	64 9f       	mul	r22, r20
    5ade:	66 27       	eor	r22, r22
    5ae0:	b0 0d       	add	r27, r0
    5ae2:	a1 1d       	adc	r26, r1
    5ae4:	66 1f       	adc	r22, r22
    5ae6:	82 9f       	mul	r24, r18
    5ae8:	22 27       	eor	r18, r18
    5aea:	b0 0d       	add	r27, r0
    5aec:	a1 1d       	adc	r26, r1
    5aee:	62 1f       	adc	r22, r18
    5af0:	73 9f       	mul	r23, r19
    5af2:	b0 0d       	add	r27, r0
    5af4:	a1 1d       	adc	r26, r1
    5af6:	62 1f       	adc	r22, r18
    5af8:	83 9f       	mul	r24, r19
    5afa:	a0 0d       	add	r26, r0
    5afc:	61 1d       	adc	r22, r1
    5afe:	22 1f       	adc	r18, r18
    5b00:	74 9f       	mul	r23, r20
    5b02:	33 27       	eor	r19, r19
    5b04:	a0 0d       	add	r26, r0
    5b06:	61 1d       	adc	r22, r1
    5b08:	23 1f       	adc	r18, r19
    5b0a:	84 9f       	mul	r24, r20
    5b0c:	60 0d       	add	r22, r0
    5b0e:	21 1d       	adc	r18, r1
    5b10:	82 2f       	mov	r24, r18
    5b12:	76 2f       	mov	r23, r22
    5b14:	6a 2f       	mov	r22, r26
    5b16:	11 24       	eor	r1, r1
    5b18:	9f 57       	subi	r25, 0x7F	; 127
    5b1a:	50 40       	sbci	r21, 0x00	; 0
    5b1c:	8a f0       	brmi	.+34     	; 0x5b40 <__mulsf3_pse+0x84>
    5b1e:	e1 f0       	breq	.+56     	; 0x5b58 <__mulsf3_pse+0x9c>
    5b20:	88 23       	and	r24, r24
    5b22:	4a f0       	brmi	.+18     	; 0x5b36 <__mulsf3_pse+0x7a>
    5b24:	ee 0f       	add	r30, r30
    5b26:	ff 1f       	adc	r31, r31
    5b28:	bb 1f       	adc	r27, r27
    5b2a:	66 1f       	adc	r22, r22
    5b2c:	77 1f       	adc	r23, r23
    5b2e:	88 1f       	adc	r24, r24
    5b30:	91 50       	subi	r25, 0x01	; 1
    5b32:	50 40       	sbci	r21, 0x00	; 0
    5b34:	a9 f7       	brne	.-22     	; 0x5b20 <__mulsf3_pse+0x64>
    5b36:	9e 3f       	cpi	r25, 0xFE	; 254
    5b38:	51 05       	cpc	r21, r1
    5b3a:	70 f0       	brcs	.+28     	; 0x5b58 <__mulsf3_pse+0x9c>
    5b3c:	60 cf       	rjmp	.-320    	; 0x59fe <__fp_inf>
    5b3e:	aa cf       	rjmp	.-172    	; 0x5a94 <__fp_szero>
    5b40:	5f 3f       	cpi	r21, 0xFF	; 255
    5b42:	ec f3       	brlt	.-6      	; 0x5b3e <__mulsf3_pse+0x82>
    5b44:	98 3e       	cpi	r25, 0xE8	; 232
    5b46:	dc f3       	brlt	.-10     	; 0x5b3e <__mulsf3_pse+0x82>
    5b48:	86 95       	lsr	r24
    5b4a:	77 95       	ror	r23
    5b4c:	67 95       	ror	r22
    5b4e:	b7 95       	ror	r27
    5b50:	f7 95       	ror	r31
    5b52:	e7 95       	ror	r30
    5b54:	9f 5f       	subi	r25, 0xFF	; 255
    5b56:	c1 f7       	brne	.-16     	; 0x5b48 <__mulsf3_pse+0x8c>
    5b58:	fe 2b       	or	r31, r30
    5b5a:	88 0f       	add	r24, r24
    5b5c:	91 1d       	adc	r25, r1
    5b5e:	96 95       	lsr	r25
    5b60:	87 95       	ror	r24
    5b62:	97 f9       	bld	r25, 7
    5b64:	08 95       	ret

00005b66 <sprintf>:
    5b66:	0f 93       	push	r16
    5b68:	1f 93       	push	r17
    5b6a:	cf 93       	push	r28
    5b6c:	df 93       	push	r29
    5b6e:	cd b7       	in	r28, 0x3d	; 61
    5b70:	de b7       	in	r29, 0x3e	; 62
    5b72:	2e 97       	sbiw	r28, 0x0e	; 14
    5b74:	cd bf       	out	0x3d, r28	; 61
    5b76:	de bf       	out	0x3e, r29	; 62
    5b78:	0e 89       	ldd	r16, Y+22	; 0x16
    5b7a:	1f 89       	ldd	r17, Y+23	; 0x17
    5b7c:	86 e0       	ldi	r24, 0x06	; 6
    5b7e:	8c 83       	std	Y+4, r24	; 0x04
    5b80:	09 83       	std	Y+1, r16	; 0x01
    5b82:	1a 83       	std	Y+2, r17	; 0x02
    5b84:	8f ef       	ldi	r24, 0xFF	; 255
    5b86:	9f e7       	ldi	r25, 0x7F	; 127
    5b88:	8d 83       	std	Y+5, r24	; 0x05
    5b8a:	9e 83       	std	Y+6, r25	; 0x06
    5b8c:	ae 01       	movw	r20, r28
    5b8e:	46 5e       	subi	r20, 0xE6	; 230
    5b90:	5f 4f       	sbci	r21, 0xFF	; 255
    5b92:	68 8d       	ldd	r22, Y+24	; 0x18
    5b94:	79 8d       	ldd	r23, Y+25	; 0x19
    5b96:	ce 01       	movw	r24, r28
    5b98:	01 96       	adiw	r24, 0x01	; 1
    5b9a:	0d d0       	rcall	.+26     	; 0x5bb6 <vfprintf>
    5b9c:	ef 81       	ldd	r30, Y+7	; 0x07
    5b9e:	f8 85       	ldd	r31, Y+8	; 0x08
    5ba0:	e0 0f       	add	r30, r16
    5ba2:	f1 1f       	adc	r31, r17
    5ba4:	10 82       	st	Z, r1
    5ba6:	2e 96       	adiw	r28, 0x0e	; 14
    5ba8:	cd bf       	out	0x3d, r28	; 61
    5baa:	de bf       	out	0x3e, r29	; 62
    5bac:	df 91       	pop	r29
    5bae:	cf 91       	pop	r28
    5bb0:	1f 91       	pop	r17
    5bb2:	0f 91       	pop	r16
    5bb4:	08 95       	ret

00005bb6 <vfprintf>:
    5bb6:	2f 92       	push	r2
    5bb8:	3f 92       	push	r3
    5bba:	4f 92       	push	r4
    5bbc:	5f 92       	push	r5
    5bbe:	6f 92       	push	r6
    5bc0:	7f 92       	push	r7
    5bc2:	8f 92       	push	r8
    5bc4:	9f 92       	push	r9
    5bc6:	af 92       	push	r10
    5bc8:	bf 92       	push	r11
    5bca:	cf 92       	push	r12
    5bcc:	df 92       	push	r13
    5bce:	ef 92       	push	r14
    5bd0:	ff 92       	push	r15
    5bd2:	0f 93       	push	r16
    5bd4:	1f 93       	push	r17
    5bd6:	cf 93       	push	r28
    5bd8:	df 93       	push	r29
    5bda:	cd b7       	in	r28, 0x3d	; 61
    5bdc:	de b7       	in	r29, 0x3e	; 62
    5bde:	2c 97       	sbiw	r28, 0x0c	; 12
    5be0:	cd bf       	out	0x3d, r28	; 61
    5be2:	de bf       	out	0x3e, r29	; 62
    5be4:	7c 01       	movw	r14, r24
    5be6:	6b 01       	movw	r12, r22
    5be8:	8a 01       	movw	r16, r20
    5bea:	fc 01       	movw	r30, r24
    5bec:	16 82       	std	Z+6, r1	; 0x06
    5bee:	17 82       	std	Z+7, r1	; 0x07
    5bf0:	83 81       	ldd	r24, Z+3	; 0x03
    5bf2:	81 ff       	sbrs	r24, 1
    5bf4:	b0 c1       	rjmp	.+864    	; 0x5f56 <vfprintf+0x3a0>
    5bf6:	ce 01       	movw	r24, r28
    5bf8:	01 96       	adiw	r24, 0x01	; 1
    5bfa:	4c 01       	movw	r8, r24
    5bfc:	f7 01       	movw	r30, r14
    5bfe:	93 81       	ldd	r25, Z+3	; 0x03
    5c00:	f6 01       	movw	r30, r12
    5c02:	93 fd       	sbrc	r25, 3
    5c04:	85 91       	lpm	r24, Z+
    5c06:	93 ff       	sbrs	r25, 3
    5c08:	81 91       	ld	r24, Z+
    5c0a:	6f 01       	movw	r12, r30
    5c0c:	88 23       	and	r24, r24
    5c0e:	09 f4       	brne	.+2      	; 0x5c12 <vfprintf+0x5c>
    5c10:	9e c1       	rjmp	.+828    	; 0x5f4e <vfprintf+0x398>
    5c12:	85 32       	cpi	r24, 0x25	; 37
    5c14:	39 f4       	brne	.+14     	; 0x5c24 <vfprintf+0x6e>
    5c16:	93 fd       	sbrc	r25, 3
    5c18:	85 91       	lpm	r24, Z+
    5c1a:	93 ff       	sbrs	r25, 3
    5c1c:	81 91       	ld	r24, Z+
    5c1e:	6f 01       	movw	r12, r30
    5c20:	85 32       	cpi	r24, 0x25	; 37
    5c22:	21 f4       	brne	.+8      	; 0x5c2c <vfprintf+0x76>
    5c24:	b7 01       	movw	r22, r14
    5c26:	90 e0       	ldi	r25, 0x00	; 0
    5c28:	c4 d1       	rcall	.+904    	; 0x5fb2 <fputc>
    5c2a:	e8 cf       	rjmp	.-48     	; 0x5bfc <vfprintf+0x46>
    5c2c:	51 2c       	mov	r5, r1
    5c2e:	31 2c       	mov	r3, r1
    5c30:	20 e0       	ldi	r18, 0x00	; 0
    5c32:	20 32       	cpi	r18, 0x20	; 32
    5c34:	a0 f4       	brcc	.+40     	; 0x5c5e <vfprintf+0xa8>
    5c36:	8b 32       	cpi	r24, 0x2B	; 43
    5c38:	69 f0       	breq	.+26     	; 0x5c54 <vfprintf+0x9e>
    5c3a:	30 f4       	brcc	.+12     	; 0x5c48 <vfprintf+0x92>
    5c3c:	80 32       	cpi	r24, 0x20	; 32
    5c3e:	59 f0       	breq	.+22     	; 0x5c56 <vfprintf+0xa0>
    5c40:	83 32       	cpi	r24, 0x23	; 35
    5c42:	69 f4       	brne	.+26     	; 0x5c5e <vfprintf+0xa8>
    5c44:	20 61       	ori	r18, 0x10	; 16
    5c46:	2c c0       	rjmp	.+88     	; 0x5ca0 <vfprintf+0xea>
    5c48:	8d 32       	cpi	r24, 0x2D	; 45
    5c4a:	39 f0       	breq	.+14     	; 0x5c5a <vfprintf+0xa4>
    5c4c:	80 33       	cpi	r24, 0x30	; 48
    5c4e:	39 f4       	brne	.+14     	; 0x5c5e <vfprintf+0xa8>
    5c50:	21 60       	ori	r18, 0x01	; 1
    5c52:	26 c0       	rjmp	.+76     	; 0x5ca0 <vfprintf+0xea>
    5c54:	22 60       	ori	r18, 0x02	; 2
    5c56:	24 60       	ori	r18, 0x04	; 4
    5c58:	23 c0       	rjmp	.+70     	; 0x5ca0 <vfprintf+0xea>
    5c5a:	28 60       	ori	r18, 0x08	; 8
    5c5c:	21 c0       	rjmp	.+66     	; 0x5ca0 <vfprintf+0xea>
    5c5e:	27 fd       	sbrc	r18, 7
    5c60:	27 c0       	rjmp	.+78     	; 0x5cb0 <vfprintf+0xfa>
    5c62:	30 ed       	ldi	r19, 0xD0	; 208
    5c64:	38 0f       	add	r19, r24
    5c66:	3a 30       	cpi	r19, 0x0A	; 10
    5c68:	78 f4       	brcc	.+30     	; 0x5c88 <vfprintf+0xd2>
    5c6a:	26 ff       	sbrs	r18, 6
    5c6c:	06 c0       	rjmp	.+12     	; 0x5c7a <vfprintf+0xc4>
    5c6e:	fa e0       	ldi	r31, 0x0A	; 10
    5c70:	5f 9e       	mul	r5, r31
    5c72:	30 0d       	add	r19, r0
    5c74:	11 24       	eor	r1, r1
    5c76:	53 2e       	mov	r5, r19
    5c78:	13 c0       	rjmp	.+38     	; 0x5ca0 <vfprintf+0xea>
    5c7a:	8a e0       	ldi	r24, 0x0A	; 10
    5c7c:	38 9e       	mul	r3, r24
    5c7e:	30 0d       	add	r19, r0
    5c80:	11 24       	eor	r1, r1
    5c82:	33 2e       	mov	r3, r19
    5c84:	20 62       	ori	r18, 0x20	; 32
    5c86:	0c c0       	rjmp	.+24     	; 0x5ca0 <vfprintf+0xea>
    5c88:	8e 32       	cpi	r24, 0x2E	; 46
    5c8a:	21 f4       	brne	.+8      	; 0x5c94 <vfprintf+0xde>
    5c8c:	26 fd       	sbrc	r18, 6
    5c8e:	5f c1       	rjmp	.+702    	; 0x5f4e <vfprintf+0x398>
    5c90:	20 64       	ori	r18, 0x40	; 64
    5c92:	06 c0       	rjmp	.+12     	; 0x5ca0 <vfprintf+0xea>
    5c94:	8c 36       	cpi	r24, 0x6C	; 108
    5c96:	11 f4       	brne	.+4      	; 0x5c9c <vfprintf+0xe6>
    5c98:	20 68       	ori	r18, 0x80	; 128
    5c9a:	02 c0       	rjmp	.+4      	; 0x5ca0 <vfprintf+0xea>
    5c9c:	88 36       	cpi	r24, 0x68	; 104
    5c9e:	41 f4       	brne	.+16     	; 0x5cb0 <vfprintf+0xfa>
    5ca0:	f6 01       	movw	r30, r12
    5ca2:	93 fd       	sbrc	r25, 3
    5ca4:	85 91       	lpm	r24, Z+
    5ca6:	93 ff       	sbrs	r25, 3
    5ca8:	81 91       	ld	r24, Z+
    5caa:	6f 01       	movw	r12, r30
    5cac:	81 11       	cpse	r24, r1
    5cae:	c1 cf       	rjmp	.-126    	; 0x5c32 <vfprintf+0x7c>
    5cb0:	98 2f       	mov	r25, r24
    5cb2:	9f 7d       	andi	r25, 0xDF	; 223
    5cb4:	95 54       	subi	r25, 0x45	; 69
    5cb6:	93 30       	cpi	r25, 0x03	; 3
    5cb8:	28 f4       	brcc	.+10     	; 0x5cc4 <vfprintf+0x10e>
    5cba:	0c 5f       	subi	r16, 0xFC	; 252
    5cbc:	1f 4f       	sbci	r17, 0xFF	; 255
    5cbe:	ff e3       	ldi	r31, 0x3F	; 63
    5cc0:	f9 83       	std	Y+1, r31	; 0x01
    5cc2:	0d c0       	rjmp	.+26     	; 0x5cde <vfprintf+0x128>
    5cc4:	83 36       	cpi	r24, 0x63	; 99
    5cc6:	31 f0       	breq	.+12     	; 0x5cd4 <vfprintf+0x11e>
    5cc8:	83 37       	cpi	r24, 0x73	; 115
    5cca:	71 f0       	breq	.+28     	; 0x5ce8 <vfprintf+0x132>
    5ccc:	83 35       	cpi	r24, 0x53	; 83
    5cce:	09 f0       	breq	.+2      	; 0x5cd2 <vfprintf+0x11c>
    5cd0:	57 c0       	rjmp	.+174    	; 0x5d80 <vfprintf+0x1ca>
    5cd2:	21 c0       	rjmp	.+66     	; 0x5d16 <vfprintf+0x160>
    5cd4:	f8 01       	movw	r30, r16
    5cd6:	80 81       	ld	r24, Z
    5cd8:	89 83       	std	Y+1, r24	; 0x01
    5cda:	0e 5f       	subi	r16, 0xFE	; 254
    5cdc:	1f 4f       	sbci	r17, 0xFF	; 255
    5cde:	44 24       	eor	r4, r4
    5ce0:	43 94       	inc	r4
    5ce2:	51 2c       	mov	r5, r1
    5ce4:	54 01       	movw	r10, r8
    5ce6:	14 c0       	rjmp	.+40     	; 0x5d10 <vfprintf+0x15a>
    5ce8:	38 01       	movw	r6, r16
    5cea:	f2 e0       	ldi	r31, 0x02	; 2
    5cec:	6f 0e       	add	r6, r31
    5cee:	71 1c       	adc	r7, r1
    5cf0:	f8 01       	movw	r30, r16
    5cf2:	a0 80       	ld	r10, Z
    5cf4:	b1 80       	ldd	r11, Z+1	; 0x01
    5cf6:	26 ff       	sbrs	r18, 6
    5cf8:	03 c0       	rjmp	.+6      	; 0x5d00 <vfprintf+0x14a>
    5cfa:	65 2d       	mov	r22, r5
    5cfc:	70 e0       	ldi	r23, 0x00	; 0
    5cfe:	02 c0       	rjmp	.+4      	; 0x5d04 <vfprintf+0x14e>
    5d00:	6f ef       	ldi	r22, 0xFF	; 255
    5d02:	7f ef       	ldi	r23, 0xFF	; 255
    5d04:	c5 01       	movw	r24, r10
    5d06:	2c 87       	std	Y+12, r18	; 0x0c
    5d08:	49 d1       	rcall	.+658    	; 0x5f9c <strnlen>
    5d0a:	2c 01       	movw	r4, r24
    5d0c:	83 01       	movw	r16, r6
    5d0e:	2c 85       	ldd	r18, Y+12	; 0x0c
    5d10:	2f 77       	andi	r18, 0x7F	; 127
    5d12:	22 2e       	mov	r2, r18
    5d14:	16 c0       	rjmp	.+44     	; 0x5d42 <vfprintf+0x18c>
    5d16:	38 01       	movw	r6, r16
    5d18:	f2 e0       	ldi	r31, 0x02	; 2
    5d1a:	6f 0e       	add	r6, r31
    5d1c:	71 1c       	adc	r7, r1
    5d1e:	f8 01       	movw	r30, r16
    5d20:	a0 80       	ld	r10, Z
    5d22:	b1 80       	ldd	r11, Z+1	; 0x01
    5d24:	26 ff       	sbrs	r18, 6
    5d26:	03 c0       	rjmp	.+6      	; 0x5d2e <vfprintf+0x178>
    5d28:	65 2d       	mov	r22, r5
    5d2a:	70 e0       	ldi	r23, 0x00	; 0
    5d2c:	02 c0       	rjmp	.+4      	; 0x5d32 <vfprintf+0x17c>
    5d2e:	6f ef       	ldi	r22, 0xFF	; 255
    5d30:	7f ef       	ldi	r23, 0xFF	; 255
    5d32:	c5 01       	movw	r24, r10
    5d34:	2c 87       	std	Y+12, r18	; 0x0c
    5d36:	27 d1       	rcall	.+590    	; 0x5f86 <strnlen_P>
    5d38:	2c 01       	movw	r4, r24
    5d3a:	2c 85       	ldd	r18, Y+12	; 0x0c
    5d3c:	20 68       	ori	r18, 0x80	; 128
    5d3e:	22 2e       	mov	r2, r18
    5d40:	83 01       	movw	r16, r6
    5d42:	23 fc       	sbrc	r2, 3
    5d44:	19 c0       	rjmp	.+50     	; 0x5d78 <vfprintf+0x1c2>
    5d46:	83 2d       	mov	r24, r3
    5d48:	90 e0       	ldi	r25, 0x00	; 0
    5d4a:	48 16       	cp	r4, r24
    5d4c:	59 06       	cpc	r5, r25
    5d4e:	a0 f4       	brcc	.+40     	; 0x5d78 <vfprintf+0x1c2>
    5d50:	b7 01       	movw	r22, r14
    5d52:	80 e2       	ldi	r24, 0x20	; 32
    5d54:	90 e0       	ldi	r25, 0x00	; 0
    5d56:	2d d1       	rcall	.+602    	; 0x5fb2 <fputc>
    5d58:	3a 94       	dec	r3
    5d5a:	f5 cf       	rjmp	.-22     	; 0x5d46 <vfprintf+0x190>
    5d5c:	f5 01       	movw	r30, r10
    5d5e:	27 fc       	sbrc	r2, 7
    5d60:	85 91       	lpm	r24, Z+
    5d62:	27 fe       	sbrs	r2, 7
    5d64:	81 91       	ld	r24, Z+
    5d66:	5f 01       	movw	r10, r30
    5d68:	b7 01       	movw	r22, r14
    5d6a:	90 e0       	ldi	r25, 0x00	; 0
    5d6c:	22 d1       	rcall	.+580    	; 0x5fb2 <fputc>
    5d6e:	31 10       	cpse	r3, r1
    5d70:	3a 94       	dec	r3
    5d72:	f1 e0       	ldi	r31, 0x01	; 1
    5d74:	4f 1a       	sub	r4, r31
    5d76:	51 08       	sbc	r5, r1
    5d78:	41 14       	cp	r4, r1
    5d7a:	51 04       	cpc	r5, r1
    5d7c:	79 f7       	brne	.-34     	; 0x5d5c <vfprintf+0x1a6>
    5d7e:	de c0       	rjmp	.+444    	; 0x5f3c <vfprintf+0x386>
    5d80:	84 36       	cpi	r24, 0x64	; 100
    5d82:	11 f0       	breq	.+4      	; 0x5d88 <vfprintf+0x1d2>
    5d84:	89 36       	cpi	r24, 0x69	; 105
    5d86:	31 f5       	brne	.+76     	; 0x5dd4 <vfprintf+0x21e>
    5d88:	f8 01       	movw	r30, r16
    5d8a:	27 ff       	sbrs	r18, 7
    5d8c:	07 c0       	rjmp	.+14     	; 0x5d9c <vfprintf+0x1e6>
    5d8e:	60 81       	ld	r22, Z
    5d90:	71 81       	ldd	r23, Z+1	; 0x01
    5d92:	82 81       	ldd	r24, Z+2	; 0x02
    5d94:	93 81       	ldd	r25, Z+3	; 0x03
    5d96:	0c 5f       	subi	r16, 0xFC	; 252
    5d98:	1f 4f       	sbci	r17, 0xFF	; 255
    5d9a:	08 c0       	rjmp	.+16     	; 0x5dac <vfprintf+0x1f6>
    5d9c:	60 81       	ld	r22, Z
    5d9e:	71 81       	ldd	r23, Z+1	; 0x01
    5da0:	88 27       	eor	r24, r24
    5da2:	77 fd       	sbrc	r23, 7
    5da4:	80 95       	com	r24
    5da6:	98 2f       	mov	r25, r24
    5da8:	0e 5f       	subi	r16, 0xFE	; 254
    5daa:	1f 4f       	sbci	r17, 0xFF	; 255
    5dac:	2f 76       	andi	r18, 0x6F	; 111
    5dae:	b2 2e       	mov	r11, r18
    5db0:	97 ff       	sbrs	r25, 7
    5db2:	09 c0       	rjmp	.+18     	; 0x5dc6 <vfprintf+0x210>
    5db4:	90 95       	com	r25
    5db6:	80 95       	com	r24
    5db8:	70 95       	com	r23
    5dba:	61 95       	neg	r22
    5dbc:	7f 4f       	sbci	r23, 0xFF	; 255
    5dbe:	8f 4f       	sbci	r24, 0xFF	; 255
    5dc0:	9f 4f       	sbci	r25, 0xFF	; 255
    5dc2:	20 68       	ori	r18, 0x80	; 128
    5dc4:	b2 2e       	mov	r11, r18
    5dc6:	2a e0       	ldi	r18, 0x0A	; 10
    5dc8:	30 e0       	ldi	r19, 0x00	; 0
    5dca:	a4 01       	movw	r20, r8
    5dcc:	24 d1       	rcall	.+584    	; 0x6016 <__ultoa_invert>
    5dce:	a8 2e       	mov	r10, r24
    5dd0:	a8 18       	sub	r10, r8
    5dd2:	43 c0       	rjmp	.+134    	; 0x5e5a <vfprintf+0x2a4>
    5dd4:	85 37       	cpi	r24, 0x75	; 117
    5dd6:	29 f4       	brne	.+10     	; 0x5de2 <vfprintf+0x22c>
    5dd8:	2f 7e       	andi	r18, 0xEF	; 239
    5dda:	b2 2e       	mov	r11, r18
    5ddc:	2a e0       	ldi	r18, 0x0A	; 10
    5dde:	30 e0       	ldi	r19, 0x00	; 0
    5de0:	25 c0       	rjmp	.+74     	; 0x5e2c <vfprintf+0x276>
    5de2:	f2 2f       	mov	r31, r18
    5de4:	f9 7f       	andi	r31, 0xF9	; 249
    5de6:	bf 2e       	mov	r11, r31
    5de8:	8f 36       	cpi	r24, 0x6F	; 111
    5dea:	c1 f0       	breq	.+48     	; 0x5e1c <vfprintf+0x266>
    5dec:	18 f4       	brcc	.+6      	; 0x5df4 <vfprintf+0x23e>
    5dee:	88 35       	cpi	r24, 0x58	; 88
    5df0:	79 f0       	breq	.+30     	; 0x5e10 <vfprintf+0x25a>
    5df2:	ad c0       	rjmp	.+346    	; 0x5f4e <vfprintf+0x398>
    5df4:	80 37       	cpi	r24, 0x70	; 112
    5df6:	19 f0       	breq	.+6      	; 0x5dfe <vfprintf+0x248>
    5df8:	88 37       	cpi	r24, 0x78	; 120
    5dfa:	21 f0       	breq	.+8      	; 0x5e04 <vfprintf+0x24e>
    5dfc:	a8 c0       	rjmp	.+336    	; 0x5f4e <vfprintf+0x398>
    5dfe:	2f 2f       	mov	r18, r31
    5e00:	20 61       	ori	r18, 0x10	; 16
    5e02:	b2 2e       	mov	r11, r18
    5e04:	b4 fe       	sbrs	r11, 4
    5e06:	0d c0       	rjmp	.+26     	; 0x5e22 <vfprintf+0x26c>
    5e08:	8b 2d       	mov	r24, r11
    5e0a:	84 60       	ori	r24, 0x04	; 4
    5e0c:	b8 2e       	mov	r11, r24
    5e0e:	09 c0       	rjmp	.+18     	; 0x5e22 <vfprintf+0x26c>
    5e10:	24 ff       	sbrs	r18, 4
    5e12:	0a c0       	rjmp	.+20     	; 0x5e28 <vfprintf+0x272>
    5e14:	9f 2f       	mov	r25, r31
    5e16:	96 60       	ori	r25, 0x06	; 6
    5e18:	b9 2e       	mov	r11, r25
    5e1a:	06 c0       	rjmp	.+12     	; 0x5e28 <vfprintf+0x272>
    5e1c:	28 e0       	ldi	r18, 0x08	; 8
    5e1e:	30 e0       	ldi	r19, 0x00	; 0
    5e20:	05 c0       	rjmp	.+10     	; 0x5e2c <vfprintf+0x276>
    5e22:	20 e1       	ldi	r18, 0x10	; 16
    5e24:	30 e0       	ldi	r19, 0x00	; 0
    5e26:	02 c0       	rjmp	.+4      	; 0x5e2c <vfprintf+0x276>
    5e28:	20 e1       	ldi	r18, 0x10	; 16
    5e2a:	32 e0       	ldi	r19, 0x02	; 2
    5e2c:	f8 01       	movw	r30, r16
    5e2e:	b7 fe       	sbrs	r11, 7
    5e30:	07 c0       	rjmp	.+14     	; 0x5e40 <vfprintf+0x28a>
    5e32:	60 81       	ld	r22, Z
    5e34:	71 81       	ldd	r23, Z+1	; 0x01
    5e36:	82 81       	ldd	r24, Z+2	; 0x02
    5e38:	93 81       	ldd	r25, Z+3	; 0x03
    5e3a:	0c 5f       	subi	r16, 0xFC	; 252
    5e3c:	1f 4f       	sbci	r17, 0xFF	; 255
    5e3e:	06 c0       	rjmp	.+12     	; 0x5e4c <vfprintf+0x296>
    5e40:	60 81       	ld	r22, Z
    5e42:	71 81       	ldd	r23, Z+1	; 0x01
    5e44:	80 e0       	ldi	r24, 0x00	; 0
    5e46:	90 e0       	ldi	r25, 0x00	; 0
    5e48:	0e 5f       	subi	r16, 0xFE	; 254
    5e4a:	1f 4f       	sbci	r17, 0xFF	; 255
    5e4c:	a4 01       	movw	r20, r8
    5e4e:	e3 d0       	rcall	.+454    	; 0x6016 <__ultoa_invert>
    5e50:	a8 2e       	mov	r10, r24
    5e52:	a8 18       	sub	r10, r8
    5e54:	fb 2d       	mov	r31, r11
    5e56:	ff 77       	andi	r31, 0x7F	; 127
    5e58:	bf 2e       	mov	r11, r31
    5e5a:	b6 fe       	sbrs	r11, 6
    5e5c:	0b c0       	rjmp	.+22     	; 0x5e74 <vfprintf+0x2be>
    5e5e:	2b 2d       	mov	r18, r11
    5e60:	2e 7f       	andi	r18, 0xFE	; 254
    5e62:	a5 14       	cp	r10, r5
    5e64:	50 f4       	brcc	.+20     	; 0x5e7a <vfprintf+0x2c4>
    5e66:	b4 fe       	sbrs	r11, 4
    5e68:	0a c0       	rjmp	.+20     	; 0x5e7e <vfprintf+0x2c8>
    5e6a:	b2 fc       	sbrc	r11, 2
    5e6c:	08 c0       	rjmp	.+16     	; 0x5e7e <vfprintf+0x2c8>
    5e6e:	2b 2d       	mov	r18, r11
    5e70:	2e 7e       	andi	r18, 0xEE	; 238
    5e72:	05 c0       	rjmp	.+10     	; 0x5e7e <vfprintf+0x2c8>
    5e74:	7a 2c       	mov	r7, r10
    5e76:	2b 2d       	mov	r18, r11
    5e78:	03 c0       	rjmp	.+6      	; 0x5e80 <vfprintf+0x2ca>
    5e7a:	7a 2c       	mov	r7, r10
    5e7c:	01 c0       	rjmp	.+2      	; 0x5e80 <vfprintf+0x2ca>
    5e7e:	75 2c       	mov	r7, r5
    5e80:	24 ff       	sbrs	r18, 4
    5e82:	0d c0       	rjmp	.+26     	; 0x5e9e <vfprintf+0x2e8>
    5e84:	fe 01       	movw	r30, r28
    5e86:	ea 0d       	add	r30, r10
    5e88:	f1 1d       	adc	r31, r1
    5e8a:	80 81       	ld	r24, Z
    5e8c:	80 33       	cpi	r24, 0x30	; 48
    5e8e:	11 f4       	brne	.+4      	; 0x5e94 <vfprintf+0x2de>
    5e90:	29 7e       	andi	r18, 0xE9	; 233
    5e92:	09 c0       	rjmp	.+18     	; 0x5ea6 <vfprintf+0x2f0>
    5e94:	22 ff       	sbrs	r18, 2
    5e96:	06 c0       	rjmp	.+12     	; 0x5ea4 <vfprintf+0x2ee>
    5e98:	73 94       	inc	r7
    5e9a:	73 94       	inc	r7
    5e9c:	04 c0       	rjmp	.+8      	; 0x5ea6 <vfprintf+0x2f0>
    5e9e:	82 2f       	mov	r24, r18
    5ea0:	86 78       	andi	r24, 0x86	; 134
    5ea2:	09 f0       	breq	.+2      	; 0x5ea6 <vfprintf+0x2f0>
    5ea4:	73 94       	inc	r7
    5ea6:	23 fd       	sbrc	r18, 3
    5ea8:	12 c0       	rjmp	.+36     	; 0x5ece <vfprintf+0x318>
    5eaa:	20 ff       	sbrs	r18, 0
    5eac:	06 c0       	rjmp	.+12     	; 0x5eba <vfprintf+0x304>
    5eae:	5a 2c       	mov	r5, r10
    5eb0:	73 14       	cp	r7, r3
    5eb2:	18 f4       	brcc	.+6      	; 0x5eba <vfprintf+0x304>
    5eb4:	53 0c       	add	r5, r3
    5eb6:	57 18       	sub	r5, r7
    5eb8:	73 2c       	mov	r7, r3
    5eba:	73 14       	cp	r7, r3
    5ebc:	60 f4       	brcc	.+24     	; 0x5ed6 <vfprintf+0x320>
    5ebe:	b7 01       	movw	r22, r14
    5ec0:	80 e2       	ldi	r24, 0x20	; 32
    5ec2:	90 e0       	ldi	r25, 0x00	; 0
    5ec4:	2c 87       	std	Y+12, r18	; 0x0c
    5ec6:	75 d0       	rcall	.+234    	; 0x5fb2 <fputc>
    5ec8:	73 94       	inc	r7
    5eca:	2c 85       	ldd	r18, Y+12	; 0x0c
    5ecc:	f6 cf       	rjmp	.-20     	; 0x5eba <vfprintf+0x304>
    5ece:	73 14       	cp	r7, r3
    5ed0:	10 f4       	brcc	.+4      	; 0x5ed6 <vfprintf+0x320>
    5ed2:	37 18       	sub	r3, r7
    5ed4:	01 c0       	rjmp	.+2      	; 0x5ed8 <vfprintf+0x322>
    5ed6:	31 2c       	mov	r3, r1
    5ed8:	24 ff       	sbrs	r18, 4
    5eda:	11 c0       	rjmp	.+34     	; 0x5efe <vfprintf+0x348>
    5edc:	b7 01       	movw	r22, r14
    5ede:	80 e3       	ldi	r24, 0x30	; 48
    5ee0:	90 e0       	ldi	r25, 0x00	; 0
    5ee2:	2c 87       	std	Y+12, r18	; 0x0c
    5ee4:	66 d0       	rcall	.+204    	; 0x5fb2 <fputc>
    5ee6:	2c 85       	ldd	r18, Y+12	; 0x0c
    5ee8:	22 ff       	sbrs	r18, 2
    5eea:	16 c0       	rjmp	.+44     	; 0x5f18 <vfprintf+0x362>
    5eec:	21 ff       	sbrs	r18, 1
    5eee:	03 c0       	rjmp	.+6      	; 0x5ef6 <vfprintf+0x340>
    5ef0:	88 e5       	ldi	r24, 0x58	; 88
    5ef2:	90 e0       	ldi	r25, 0x00	; 0
    5ef4:	02 c0       	rjmp	.+4      	; 0x5efa <vfprintf+0x344>
    5ef6:	88 e7       	ldi	r24, 0x78	; 120
    5ef8:	90 e0       	ldi	r25, 0x00	; 0
    5efa:	b7 01       	movw	r22, r14
    5efc:	0c c0       	rjmp	.+24     	; 0x5f16 <vfprintf+0x360>
    5efe:	82 2f       	mov	r24, r18
    5f00:	86 78       	andi	r24, 0x86	; 134
    5f02:	51 f0       	breq	.+20     	; 0x5f18 <vfprintf+0x362>
    5f04:	21 fd       	sbrc	r18, 1
    5f06:	02 c0       	rjmp	.+4      	; 0x5f0c <vfprintf+0x356>
    5f08:	80 e2       	ldi	r24, 0x20	; 32
    5f0a:	01 c0       	rjmp	.+2      	; 0x5f0e <vfprintf+0x358>
    5f0c:	8b e2       	ldi	r24, 0x2B	; 43
    5f0e:	27 fd       	sbrc	r18, 7
    5f10:	8d e2       	ldi	r24, 0x2D	; 45
    5f12:	b7 01       	movw	r22, r14
    5f14:	90 e0       	ldi	r25, 0x00	; 0
    5f16:	4d d0       	rcall	.+154    	; 0x5fb2 <fputc>
    5f18:	a5 14       	cp	r10, r5
    5f1a:	30 f4       	brcc	.+12     	; 0x5f28 <vfprintf+0x372>
    5f1c:	b7 01       	movw	r22, r14
    5f1e:	80 e3       	ldi	r24, 0x30	; 48
    5f20:	90 e0       	ldi	r25, 0x00	; 0
    5f22:	47 d0       	rcall	.+142    	; 0x5fb2 <fputc>
    5f24:	5a 94       	dec	r5
    5f26:	f8 cf       	rjmp	.-16     	; 0x5f18 <vfprintf+0x362>
    5f28:	aa 94       	dec	r10
    5f2a:	f4 01       	movw	r30, r8
    5f2c:	ea 0d       	add	r30, r10
    5f2e:	f1 1d       	adc	r31, r1
    5f30:	80 81       	ld	r24, Z
    5f32:	b7 01       	movw	r22, r14
    5f34:	90 e0       	ldi	r25, 0x00	; 0
    5f36:	3d d0       	rcall	.+122    	; 0x5fb2 <fputc>
    5f38:	a1 10       	cpse	r10, r1
    5f3a:	f6 cf       	rjmp	.-20     	; 0x5f28 <vfprintf+0x372>
    5f3c:	33 20       	and	r3, r3
    5f3e:	09 f4       	brne	.+2      	; 0x5f42 <vfprintf+0x38c>
    5f40:	5d ce       	rjmp	.-838    	; 0x5bfc <vfprintf+0x46>
    5f42:	b7 01       	movw	r22, r14
    5f44:	80 e2       	ldi	r24, 0x20	; 32
    5f46:	90 e0       	ldi	r25, 0x00	; 0
    5f48:	34 d0       	rcall	.+104    	; 0x5fb2 <fputc>
    5f4a:	3a 94       	dec	r3
    5f4c:	f7 cf       	rjmp	.-18     	; 0x5f3c <vfprintf+0x386>
    5f4e:	f7 01       	movw	r30, r14
    5f50:	86 81       	ldd	r24, Z+6	; 0x06
    5f52:	97 81       	ldd	r25, Z+7	; 0x07
    5f54:	02 c0       	rjmp	.+4      	; 0x5f5a <vfprintf+0x3a4>
    5f56:	8f ef       	ldi	r24, 0xFF	; 255
    5f58:	9f ef       	ldi	r25, 0xFF	; 255
    5f5a:	2c 96       	adiw	r28, 0x0c	; 12
    5f5c:	cd bf       	out	0x3d, r28	; 61
    5f5e:	de bf       	out	0x3e, r29	; 62
    5f60:	df 91       	pop	r29
    5f62:	cf 91       	pop	r28
    5f64:	1f 91       	pop	r17
    5f66:	0f 91       	pop	r16
    5f68:	ff 90       	pop	r15
    5f6a:	ef 90       	pop	r14
    5f6c:	df 90       	pop	r13
    5f6e:	cf 90       	pop	r12
    5f70:	bf 90       	pop	r11
    5f72:	af 90       	pop	r10
    5f74:	9f 90       	pop	r9
    5f76:	8f 90       	pop	r8
    5f78:	7f 90       	pop	r7
    5f7a:	6f 90       	pop	r6
    5f7c:	5f 90       	pop	r5
    5f7e:	4f 90       	pop	r4
    5f80:	3f 90       	pop	r3
    5f82:	2f 90       	pop	r2
    5f84:	08 95       	ret

00005f86 <strnlen_P>:
    5f86:	fc 01       	movw	r30, r24
    5f88:	05 90       	lpm	r0, Z+
    5f8a:	61 50       	subi	r22, 0x01	; 1
    5f8c:	70 40       	sbci	r23, 0x00	; 0
    5f8e:	01 10       	cpse	r0, r1
    5f90:	d8 f7       	brcc	.-10     	; 0x5f88 <strnlen_P+0x2>
    5f92:	80 95       	com	r24
    5f94:	90 95       	com	r25
    5f96:	8e 0f       	add	r24, r30
    5f98:	9f 1f       	adc	r25, r31
    5f9a:	08 95       	ret

00005f9c <strnlen>:
    5f9c:	fc 01       	movw	r30, r24
    5f9e:	61 50       	subi	r22, 0x01	; 1
    5fa0:	70 40       	sbci	r23, 0x00	; 0
    5fa2:	01 90       	ld	r0, Z+
    5fa4:	01 10       	cpse	r0, r1
    5fa6:	d8 f7       	brcc	.-10     	; 0x5f9e <strnlen+0x2>
    5fa8:	80 95       	com	r24
    5faa:	90 95       	com	r25
    5fac:	8e 0f       	add	r24, r30
    5fae:	9f 1f       	adc	r25, r31
    5fb0:	08 95       	ret

00005fb2 <fputc>:
    5fb2:	0f 93       	push	r16
    5fb4:	1f 93       	push	r17
    5fb6:	cf 93       	push	r28
    5fb8:	df 93       	push	r29
    5fba:	18 2f       	mov	r17, r24
    5fbc:	09 2f       	mov	r16, r25
    5fbe:	eb 01       	movw	r28, r22
    5fc0:	8b 81       	ldd	r24, Y+3	; 0x03
    5fc2:	81 fd       	sbrc	r24, 1
    5fc4:	03 c0       	rjmp	.+6      	; 0x5fcc <fputc+0x1a>
    5fc6:	8f ef       	ldi	r24, 0xFF	; 255
    5fc8:	9f ef       	ldi	r25, 0xFF	; 255
    5fca:	20 c0       	rjmp	.+64     	; 0x600c <fputc+0x5a>
    5fcc:	82 ff       	sbrs	r24, 2
    5fce:	10 c0       	rjmp	.+32     	; 0x5ff0 <fputc+0x3e>
    5fd0:	4e 81       	ldd	r20, Y+6	; 0x06
    5fd2:	5f 81       	ldd	r21, Y+7	; 0x07
    5fd4:	2c 81       	ldd	r18, Y+4	; 0x04
    5fd6:	3d 81       	ldd	r19, Y+5	; 0x05
    5fd8:	42 17       	cp	r20, r18
    5fda:	53 07       	cpc	r21, r19
    5fdc:	7c f4       	brge	.+30     	; 0x5ffc <fputc+0x4a>
    5fde:	e8 81       	ld	r30, Y
    5fe0:	f9 81       	ldd	r31, Y+1	; 0x01
    5fe2:	9f 01       	movw	r18, r30
    5fe4:	2f 5f       	subi	r18, 0xFF	; 255
    5fe6:	3f 4f       	sbci	r19, 0xFF	; 255
    5fe8:	28 83       	st	Y, r18
    5fea:	39 83       	std	Y+1, r19	; 0x01
    5fec:	10 83       	st	Z, r17
    5fee:	06 c0       	rjmp	.+12     	; 0x5ffc <fputc+0x4a>
    5ff0:	e8 85       	ldd	r30, Y+8	; 0x08
    5ff2:	f9 85       	ldd	r31, Y+9	; 0x09
    5ff4:	81 2f       	mov	r24, r17
    5ff6:	19 95       	eicall
    5ff8:	89 2b       	or	r24, r25
    5ffa:	29 f7       	brne	.-54     	; 0x5fc6 <fputc+0x14>
    5ffc:	2e 81       	ldd	r18, Y+6	; 0x06
    5ffe:	3f 81       	ldd	r19, Y+7	; 0x07
    6000:	2f 5f       	subi	r18, 0xFF	; 255
    6002:	3f 4f       	sbci	r19, 0xFF	; 255
    6004:	2e 83       	std	Y+6, r18	; 0x06
    6006:	3f 83       	std	Y+7, r19	; 0x07
    6008:	81 2f       	mov	r24, r17
    600a:	90 2f       	mov	r25, r16
    600c:	df 91       	pop	r29
    600e:	cf 91       	pop	r28
    6010:	1f 91       	pop	r17
    6012:	0f 91       	pop	r16
    6014:	08 95       	ret

00006016 <__ultoa_invert>:
    6016:	fa 01       	movw	r30, r20
    6018:	aa 27       	eor	r26, r26
    601a:	28 30       	cpi	r18, 0x08	; 8
    601c:	51 f1       	breq	.+84     	; 0x6072 <__ultoa_invert+0x5c>
    601e:	20 31       	cpi	r18, 0x10	; 16
    6020:	81 f1       	breq	.+96     	; 0x6082 <__ultoa_invert+0x6c>
    6022:	e8 94       	clt
    6024:	6f 93       	push	r22
    6026:	6e 7f       	andi	r22, 0xFE	; 254
    6028:	6e 5f       	subi	r22, 0xFE	; 254
    602a:	7f 4f       	sbci	r23, 0xFF	; 255
    602c:	8f 4f       	sbci	r24, 0xFF	; 255
    602e:	9f 4f       	sbci	r25, 0xFF	; 255
    6030:	af 4f       	sbci	r26, 0xFF	; 255
    6032:	b1 e0       	ldi	r27, 0x01	; 1
    6034:	3e d0       	rcall	.+124    	; 0x60b2 <__ultoa_invert+0x9c>
    6036:	b4 e0       	ldi	r27, 0x04	; 4
    6038:	3c d0       	rcall	.+120    	; 0x60b2 <__ultoa_invert+0x9c>
    603a:	67 0f       	add	r22, r23
    603c:	78 1f       	adc	r23, r24
    603e:	89 1f       	adc	r24, r25
    6040:	9a 1f       	adc	r25, r26
    6042:	a1 1d       	adc	r26, r1
    6044:	68 0f       	add	r22, r24
    6046:	79 1f       	adc	r23, r25
    6048:	8a 1f       	adc	r24, r26
    604a:	91 1d       	adc	r25, r1
    604c:	a1 1d       	adc	r26, r1
    604e:	6a 0f       	add	r22, r26
    6050:	71 1d       	adc	r23, r1
    6052:	81 1d       	adc	r24, r1
    6054:	91 1d       	adc	r25, r1
    6056:	a1 1d       	adc	r26, r1
    6058:	20 d0       	rcall	.+64     	; 0x609a <__ultoa_invert+0x84>
    605a:	09 f4       	brne	.+2      	; 0x605e <__ultoa_invert+0x48>
    605c:	68 94       	set
    605e:	3f 91       	pop	r19
    6060:	2a e0       	ldi	r18, 0x0A	; 10
    6062:	26 9f       	mul	r18, r22
    6064:	11 24       	eor	r1, r1
    6066:	30 19       	sub	r19, r0
    6068:	30 5d       	subi	r19, 0xD0	; 208
    606a:	31 93       	st	Z+, r19
    606c:	de f6       	brtc	.-74     	; 0x6024 <__ultoa_invert+0xe>
    606e:	cf 01       	movw	r24, r30
    6070:	08 95       	ret
    6072:	46 2f       	mov	r20, r22
    6074:	47 70       	andi	r20, 0x07	; 7
    6076:	40 5d       	subi	r20, 0xD0	; 208
    6078:	41 93       	st	Z+, r20
    607a:	b3 e0       	ldi	r27, 0x03	; 3
    607c:	0f d0       	rcall	.+30     	; 0x609c <__ultoa_invert+0x86>
    607e:	c9 f7       	brne	.-14     	; 0x6072 <__ultoa_invert+0x5c>
    6080:	f6 cf       	rjmp	.-20     	; 0x606e <__ultoa_invert+0x58>
    6082:	46 2f       	mov	r20, r22
    6084:	4f 70       	andi	r20, 0x0F	; 15
    6086:	40 5d       	subi	r20, 0xD0	; 208
    6088:	4a 33       	cpi	r20, 0x3A	; 58
    608a:	18 f0       	brcs	.+6      	; 0x6092 <__ultoa_invert+0x7c>
    608c:	49 5d       	subi	r20, 0xD9	; 217
    608e:	31 fd       	sbrc	r19, 1
    6090:	40 52       	subi	r20, 0x20	; 32
    6092:	41 93       	st	Z+, r20
    6094:	02 d0       	rcall	.+4      	; 0x609a <__ultoa_invert+0x84>
    6096:	a9 f7       	brne	.-22     	; 0x6082 <__ultoa_invert+0x6c>
    6098:	ea cf       	rjmp	.-44     	; 0x606e <__ultoa_invert+0x58>
    609a:	b4 e0       	ldi	r27, 0x04	; 4
    609c:	a6 95       	lsr	r26
    609e:	97 95       	ror	r25
    60a0:	87 95       	ror	r24
    60a2:	77 95       	ror	r23
    60a4:	67 95       	ror	r22
    60a6:	ba 95       	dec	r27
    60a8:	c9 f7       	brne	.-14     	; 0x609c <__ultoa_invert+0x86>
    60aa:	00 97       	sbiw	r24, 0x00	; 0
    60ac:	61 05       	cpc	r22, r1
    60ae:	71 05       	cpc	r23, r1
    60b0:	08 95       	ret
    60b2:	9b 01       	movw	r18, r22
    60b4:	ac 01       	movw	r20, r24
    60b6:	0a 2e       	mov	r0, r26
    60b8:	06 94       	lsr	r0
    60ba:	57 95       	ror	r21
    60bc:	47 95       	ror	r20
    60be:	37 95       	ror	r19
    60c0:	27 95       	ror	r18
    60c2:	ba 95       	dec	r27
    60c4:	c9 f7       	brne	.-14     	; 0x60b8 <__ultoa_invert+0xa2>
    60c6:	62 0f       	add	r22, r18
    60c8:	73 1f       	adc	r23, r19
    60ca:	84 1f       	adc	r24, r20
    60cc:	95 1f       	adc	r25, r21
    60ce:	a0 1d       	adc	r26, r0
    60d0:	08 95       	ret

000060d2 <_exit>:
    60d2:	f8 94       	cli

000060d4 <__stop_program>:
    60d4:	ff cf       	rjmp	.-2      	; 0x60d4 <__stop_program>
