// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_data_AWVALID,
        m_axi_data_AWREADY,
        m_axi_data_AWADDR,
        m_axi_data_AWID,
        m_axi_data_AWLEN,
        m_axi_data_AWSIZE,
        m_axi_data_AWBURST,
        m_axi_data_AWLOCK,
        m_axi_data_AWCACHE,
        m_axi_data_AWPROT,
        m_axi_data_AWQOS,
        m_axi_data_AWREGION,
        m_axi_data_AWUSER,
        m_axi_data_WVALID,
        m_axi_data_WREADY,
        m_axi_data_WDATA,
        m_axi_data_WSTRB,
        m_axi_data_WLAST,
        m_axi_data_WID,
        m_axi_data_WUSER,
        m_axi_data_ARVALID,
        m_axi_data_ARREADY,
        m_axi_data_ARADDR,
        m_axi_data_ARID,
        m_axi_data_ARLEN,
        m_axi_data_ARSIZE,
        m_axi_data_ARBURST,
        m_axi_data_ARLOCK,
        m_axi_data_ARCACHE,
        m_axi_data_ARPROT,
        m_axi_data_ARQOS,
        m_axi_data_ARREGION,
        m_axi_data_ARUSER,
        m_axi_data_RVALID,
        m_axi_data_RREADY,
        m_axi_data_RDATA,
        m_axi_data_RLAST,
        m_axi_data_RID,
        m_axi_data_RFIFONUM,
        m_axi_data_RUSER,
        m_axi_data_RRESP,
        m_axi_data_BVALID,
        m_axi_data_BREADY,
        m_axi_data_BRESP,
        m_axi_data_BID,
        m_axi_data_BUSER,
        sext_ln85,
        reg_file_0_0_address0,
        reg_file_0_0_ce0,
        reg_file_0_0_q0,
        reg_file_0_0_address1,
        reg_file_0_0_ce1,
        reg_file_0_0_q1,
        reg_file_0_1_address0,
        reg_file_0_1_ce0,
        reg_file_0_1_q0,
        reg_file_0_1_address1,
        reg_file_0_1_ce1,
        reg_file_0_1_q1,
        reg_file_1_0_address0,
        reg_file_1_0_ce0,
        reg_file_1_0_q0,
        reg_file_1_0_address1,
        reg_file_1_0_ce1,
        reg_file_1_0_q1,
        reg_file_1_1_address0,
        reg_file_1_1_ce0,
        reg_file_1_1_q0,
        reg_file_1_1_address1,
        reg_file_1_1_ce1,
        reg_file_1_1_q1,
        reg_file_2_0_address0,
        reg_file_2_0_ce0,
        reg_file_2_0_q0,
        reg_file_2_0_address1,
        reg_file_2_0_ce1,
        reg_file_2_0_q1,
        reg_file_2_1_address0,
        reg_file_2_1_ce0,
        reg_file_2_1_q0,
        reg_file_2_1_address1,
        reg_file_2_1_ce1,
        reg_file_2_1_q1,
        reg_file_3_0_address0,
        reg_file_3_0_ce0,
        reg_file_3_0_q0,
        reg_file_3_0_address1,
        reg_file_3_0_ce1,
        reg_file_3_0_q1,
        reg_file_3_1_address0,
        reg_file_3_1_ce0,
        reg_file_3_1_q0,
        reg_file_3_1_address1,
        reg_file_3_1_ce1,
        reg_file_3_1_q1,
        reg_file_4_0_address0,
        reg_file_4_0_ce0,
        reg_file_4_0_q0,
        reg_file_4_0_address1,
        reg_file_4_0_ce1,
        reg_file_4_0_q1,
        reg_file_4_1_address0,
        reg_file_4_1_ce0,
        reg_file_4_1_q0,
        reg_file_4_1_address1,
        reg_file_4_1_ce1,
        reg_file_4_1_q1,
        reg_file_5_0_address0,
        reg_file_5_0_ce0,
        reg_file_5_0_q0,
        reg_file_5_0_address1,
        reg_file_5_0_ce1,
        reg_file_5_0_q1,
        reg_file_5_1_address0,
        reg_file_5_1_ce0,
        reg_file_5_1_q0,
        reg_file_5_1_address1,
        reg_file_5_1_ce1,
        reg_file_5_1_q1,
        reg_file_6_0_address0,
        reg_file_6_0_ce0,
        reg_file_6_0_q0,
        reg_file_6_0_address1,
        reg_file_6_0_ce1,
        reg_file_6_0_q1,
        reg_file_6_1_address0,
        reg_file_6_1_ce0,
        reg_file_6_1_q0,
        reg_file_6_1_address1,
        reg_file_6_1_ce1,
        reg_file_6_1_q1,
        reg_file_7_0_address0,
        reg_file_7_0_ce0,
        reg_file_7_0_q0,
        reg_file_7_0_address1,
        reg_file_7_0_ce1,
        reg_file_7_0_q1,
        reg_file_7_1_address0,
        reg_file_7_1_ce0,
        reg_file_7_1_q0,
        reg_file_7_1_address1,
        reg_file_7_1_ce1,
        reg_file_7_1_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_data_AWVALID;
input   m_axi_data_AWREADY;
output  [63:0] m_axi_data_AWADDR;
output  [0:0] m_axi_data_AWID;
output  [31:0] m_axi_data_AWLEN;
output  [2:0] m_axi_data_AWSIZE;
output  [1:0] m_axi_data_AWBURST;
output  [1:0] m_axi_data_AWLOCK;
output  [3:0] m_axi_data_AWCACHE;
output  [2:0] m_axi_data_AWPROT;
output  [3:0] m_axi_data_AWQOS;
output  [3:0] m_axi_data_AWREGION;
output  [0:0] m_axi_data_AWUSER;
output   m_axi_data_WVALID;
input   m_axi_data_WREADY;
output  [63:0] m_axi_data_WDATA;
output  [7:0] m_axi_data_WSTRB;
output   m_axi_data_WLAST;
output  [0:0] m_axi_data_WID;
output  [0:0] m_axi_data_WUSER;
output   m_axi_data_ARVALID;
input   m_axi_data_ARREADY;
output  [63:0] m_axi_data_ARADDR;
output  [0:0] m_axi_data_ARID;
output  [31:0] m_axi_data_ARLEN;
output  [2:0] m_axi_data_ARSIZE;
output  [1:0] m_axi_data_ARBURST;
output  [1:0] m_axi_data_ARLOCK;
output  [3:0] m_axi_data_ARCACHE;
output  [2:0] m_axi_data_ARPROT;
output  [3:0] m_axi_data_ARQOS;
output  [3:0] m_axi_data_ARREGION;
output  [0:0] m_axi_data_ARUSER;
input   m_axi_data_RVALID;
output   m_axi_data_RREADY;
input  [63:0] m_axi_data_RDATA;
input   m_axi_data_RLAST;
input  [0:0] m_axi_data_RID;
input  [8:0] m_axi_data_RFIFONUM;
input  [0:0] m_axi_data_RUSER;
input  [1:0] m_axi_data_RRESP;
input   m_axi_data_BVALID;
output   m_axi_data_BREADY;
input  [1:0] m_axi_data_BRESP;
input  [0:0] m_axi_data_BID;
input  [0:0] m_axi_data_BUSER;
input  [60:0] sext_ln85;
output  [10:0] reg_file_0_0_address0;
output   reg_file_0_0_ce0;
input  [15:0] reg_file_0_0_q0;
output  [10:0] reg_file_0_0_address1;
output   reg_file_0_0_ce1;
input  [15:0] reg_file_0_0_q1;
output  [10:0] reg_file_0_1_address0;
output   reg_file_0_1_ce0;
input  [15:0] reg_file_0_1_q0;
output  [10:0] reg_file_0_1_address1;
output   reg_file_0_1_ce1;
input  [15:0] reg_file_0_1_q1;
output  [10:0] reg_file_1_0_address0;
output   reg_file_1_0_ce0;
input  [15:0] reg_file_1_0_q0;
output  [10:0] reg_file_1_0_address1;
output   reg_file_1_0_ce1;
input  [15:0] reg_file_1_0_q1;
output  [10:0] reg_file_1_1_address0;
output   reg_file_1_1_ce0;
input  [15:0] reg_file_1_1_q0;
output  [10:0] reg_file_1_1_address1;
output   reg_file_1_1_ce1;
input  [15:0] reg_file_1_1_q1;
output  [10:0] reg_file_2_0_address0;
output   reg_file_2_0_ce0;
input  [15:0] reg_file_2_0_q0;
output  [10:0] reg_file_2_0_address1;
output   reg_file_2_0_ce1;
input  [15:0] reg_file_2_0_q1;
output  [10:0] reg_file_2_1_address0;
output   reg_file_2_1_ce0;
input  [15:0] reg_file_2_1_q0;
output  [10:0] reg_file_2_1_address1;
output   reg_file_2_1_ce1;
input  [15:0] reg_file_2_1_q1;
output  [10:0] reg_file_3_0_address0;
output   reg_file_3_0_ce0;
input  [15:0] reg_file_3_0_q0;
output  [10:0] reg_file_3_0_address1;
output   reg_file_3_0_ce1;
input  [15:0] reg_file_3_0_q1;
output  [10:0] reg_file_3_1_address0;
output   reg_file_3_1_ce0;
input  [15:0] reg_file_3_1_q0;
output  [10:0] reg_file_3_1_address1;
output   reg_file_3_1_ce1;
input  [15:0] reg_file_3_1_q1;
output  [10:0] reg_file_4_0_address0;
output   reg_file_4_0_ce0;
input  [15:0] reg_file_4_0_q0;
output  [10:0] reg_file_4_0_address1;
output   reg_file_4_0_ce1;
input  [15:0] reg_file_4_0_q1;
output  [10:0] reg_file_4_1_address0;
output   reg_file_4_1_ce0;
input  [15:0] reg_file_4_1_q0;
output  [10:0] reg_file_4_1_address1;
output   reg_file_4_1_ce1;
input  [15:0] reg_file_4_1_q1;
output  [10:0] reg_file_5_0_address0;
output   reg_file_5_0_ce0;
input  [15:0] reg_file_5_0_q0;
output  [10:0] reg_file_5_0_address1;
output   reg_file_5_0_ce1;
input  [15:0] reg_file_5_0_q1;
output  [10:0] reg_file_5_1_address0;
output   reg_file_5_1_ce0;
input  [15:0] reg_file_5_1_q0;
output  [10:0] reg_file_5_1_address1;
output   reg_file_5_1_ce1;
input  [15:0] reg_file_5_1_q1;
output  [10:0] reg_file_6_0_address0;
output   reg_file_6_0_ce0;
input  [15:0] reg_file_6_0_q0;
output  [10:0] reg_file_6_0_address1;
output   reg_file_6_0_ce1;
input  [15:0] reg_file_6_0_q1;
output  [10:0] reg_file_6_1_address0;
output   reg_file_6_1_ce0;
input  [15:0] reg_file_6_1_q0;
output  [10:0] reg_file_6_1_address1;
output   reg_file_6_1_ce1;
input  [15:0] reg_file_6_1_q1;
output  [10:0] reg_file_7_0_address0;
output   reg_file_7_0_ce0;
input  [15:0] reg_file_7_0_q0;
output  [10:0] reg_file_7_0_address1;
output   reg_file_7_0_ce1;
input  [15:0] reg_file_7_0_q1;
output  [10:0] reg_file_7_1_address0;
output   reg_file_7_1_ce0;
input  [15:0] reg_file_7_1_q0;
output  [10:0] reg_file_7_1_address1;
output   reg_file_7_1_ce1;
input  [15:0] reg_file_7_1_q1;

reg ap_idle;
reg m_axi_data_WVALID;
reg[10:0] reg_file_0_0_address0;
reg reg_file_0_0_ce0;
reg[10:0] reg_file_0_0_address1;
reg reg_file_0_0_ce1;
reg[10:0] reg_file_0_1_address0;
reg reg_file_0_1_ce0;
reg[10:0] reg_file_0_1_address1;
reg reg_file_0_1_ce1;
reg[10:0] reg_file_1_0_address0;
reg reg_file_1_0_ce0;
reg[10:0] reg_file_1_0_address1;
reg reg_file_1_0_ce1;
reg[10:0] reg_file_1_1_address0;
reg reg_file_1_1_ce0;
reg[10:0] reg_file_1_1_address1;
reg reg_file_1_1_ce1;
reg[10:0] reg_file_2_0_address0;
reg reg_file_2_0_ce0;
reg[10:0] reg_file_2_0_address1;
reg reg_file_2_0_ce1;
reg[10:0] reg_file_2_1_address0;
reg reg_file_2_1_ce0;
reg[10:0] reg_file_2_1_address1;
reg reg_file_2_1_ce1;
reg[10:0] reg_file_3_0_address0;
reg reg_file_3_0_ce0;
reg[10:0] reg_file_3_0_address1;
reg reg_file_3_0_ce1;
reg[10:0] reg_file_3_1_address0;
reg reg_file_3_1_ce0;
reg[10:0] reg_file_3_1_address1;
reg reg_file_3_1_ce1;
reg[10:0] reg_file_4_0_address0;
reg reg_file_4_0_ce0;
reg[10:0] reg_file_4_0_address1;
reg reg_file_4_0_ce1;
reg[10:0] reg_file_4_1_address0;
reg reg_file_4_1_ce0;
reg[10:0] reg_file_4_1_address1;
reg reg_file_4_1_ce1;
reg[10:0] reg_file_5_0_address0;
reg reg_file_5_0_ce0;
reg[10:0] reg_file_5_0_address1;
reg reg_file_5_0_ce1;
reg[10:0] reg_file_5_1_address0;
reg reg_file_5_1_ce0;
reg[10:0] reg_file_5_1_address1;
reg reg_file_5_1_ce1;
reg[10:0] reg_file_6_0_address0;
reg reg_file_6_0_ce0;
reg[10:0] reg_file_6_0_address1;
reg reg_file_6_0_ce1;
reg[10:0] reg_file_6_1_address0;
reg reg_file_6_1_ce0;
reg[10:0] reg_file_6_1_address1;
reg reg_file_6_1_ce1;
reg[10:0] reg_file_7_0_address0;
reg reg_file_7_0_ce0;
reg[10:0] reg_file_7_0_address1;
reg reg_file_7_0_ce1;
reg[10:0] reg_file_7_1_address0;
reg reg_file_7_1_ce0;
reg[10:0] reg_file_7_1_address1;
reg reg_file_7_1_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln85_fu_823_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    data_blk_n_W;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln85_reg_1535;
reg   [0:0] icmp_ln85_reg_1535_pp0_iter2_reg;
wire   [11:0] trunc_ln85_fu_844_p1;
reg   [11:0] trunc_ln85_reg_1539;
wire   [5:0] trunc_ln11_fu_848_p1;
reg   [5:0] trunc_ln11_reg_1544;
wire   [0:0] trunc_ln11_1_fu_852_p1;
reg   [0:0] trunc_ln11_1_reg_1549;
reg   [0:0] trunc_ln11_1_reg_1549_pp0_iter2_reg;
wire   [2:0] trunc_ln98_fu_856_p1;
reg   [2:0] trunc_ln98_reg_1585;
reg   [2:0] trunc_ln98_reg_1585_pp0_iter2_reg;
wire   [15:0] tmp_8_fu_1177_p10;
reg   [15:0] tmp_8_reg_1918;
wire   [15:0] tmp_16_fu_1270_p10;
reg   [15:0] tmp_16_reg_1923;
wire   [15:0] tmp_25_fu_1363_p10;
reg   [15:0] tmp_25_reg_1928;
wire   [15:0] tmp_34_fu_1456_p10;
reg   [15:0] tmp_34_reg_1933;
reg    ap_condition_exit_pp0_iter3_stage0;
wire   [63:0] zext_ln98_fu_972_p1;
wire   [63:0] zext_ln98_1_fu_1008_p1;
wire   [63:0] zext_ln99_fu_1044_p1;
wire   [63:0] zext_ln99_1_fu_1080_p1;
wire    ap_block_pp0_stage0_01001;
reg   [31:0] i_fu_110;
wire   [31:0] i_3_fu_906_p3;
wire    ap_loop_init;
reg   [31:0] reg_id_fu_114;
wire   [31:0] reg_id_2_fu_914_p3;
reg   [31:0] j_fu_118;
wire   [31:0] j_2_fu_922_p3;
reg   [13:0] idx_fu_122;
wire   [13:0] add_ln85_fu_829_p2;
wire   [31:0] j_1_fu_860_p2;
wire   [31:0] i_1_fu_872_p2;
wire   [0:0] icmp_ln105_fu_878_p2;
wire   [31:0] add_ln107_fu_884_p2;
wire   [0:0] icmp_ln102_fu_866_p2;
wire   [31:0] i_2_fu_890_p3;
wire   [31:0] reg_id_1_fu_898_p3;
wire   [11:0] shl_ln_fu_950_p3;
wire   [11:0] addr_fu_957_p2;
wire   [10:0] lshr_ln_fu_962_p4;
wire   [11:0] add_ln98_fu_992_p2;
wire   [10:0] lshr_ln98_1_fu_998_p4;
wire   [11:0] add_ln99_fu_1028_p2;
wire   [10:0] lshr_ln1_fu_1034_p4;
wire   [11:0] add_ln99_1_fu_1064_p2;
wire   [10:0] lshr_ln99_1_fu_1070_p4;
wire   [15:0] tmp_fu_1105_p4;
wire   [15:0] tmp_1_fu_1114_p4;
wire   [15:0] tmp_2_fu_1123_p4;
wire   [15:0] tmp_3_fu_1132_p4;
wire   [15:0] tmp_4_fu_1141_p4;
wire   [15:0] tmp_5_fu_1150_p4;
wire   [15:0] tmp_6_fu_1159_p4;
wire   [15:0] tmp_7_fu_1168_p4;
wire   [15:0] tmp_9_fu_1198_p4;
wire   [15:0] tmp_s_fu_1207_p4;
wire   [15:0] tmp_10_fu_1216_p4;
wire   [15:0] tmp_11_fu_1225_p4;
wire   [15:0] tmp_12_fu_1234_p4;
wire   [15:0] tmp_13_fu_1243_p4;
wire   [15:0] tmp_14_fu_1252_p4;
wire   [15:0] tmp_15_fu_1261_p4;
wire   [15:0] tmp_17_fu_1291_p4;
wire   [15:0] tmp_18_fu_1300_p4;
wire   [15:0] tmp_19_fu_1309_p4;
wire   [15:0] tmp_20_fu_1318_p4;
wire   [15:0] tmp_21_fu_1327_p4;
wire   [15:0] tmp_22_fu_1336_p4;
wire   [15:0] tmp_23_fu_1345_p4;
wire   [15:0] tmp_24_fu_1354_p4;
wire   [15:0] tmp_26_fu_1384_p4;
wire   [15:0] tmp_27_fu_1393_p4;
wire   [15:0] tmp_28_fu_1402_p4;
wire   [15:0] tmp_29_fu_1411_p4;
wire   [15:0] tmp_30_fu_1420_p4;
wire   [15:0] tmp_31_fu_1429_p4;
wire   [15:0] tmp_32_fu_1438_p4;
wire   [15:0] tmp_33_fu_1447_p4;
wire   [15:0] bitcast_ln24_fu_1486_p1;
wire   [15:0] bitcast_ln23_fu_1483_p1;
wire   [15:0] bitcast_ln22_fu_1480_p1;
wire   [15:0] bitcast_ln21_fu_1477_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_966;
reg    ap_condition_970;
reg    ap_condition_974;
reg    ap_condition_978;
reg    ap_condition_982;
reg    ap_condition_986;
reg    ap_condition_990;
reg    ap_condition_994;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U63(
    .din0(reg_file_0_0_q1),
    .din1(reg_file_0_1_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_fu_1105_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U64(
    .din0(reg_file_1_0_q1),
    .din1(reg_file_1_1_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_1_fu_1114_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U65(
    .din0(reg_file_2_0_q1),
    .din1(reg_file_2_1_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_2_fu_1123_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U66(
    .din0(reg_file_3_0_q1),
    .din1(reg_file_3_1_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_3_fu_1132_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U67(
    .din0(reg_file_4_0_q1),
    .din1(reg_file_4_1_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_4_fu_1141_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U68(
    .din0(reg_file_5_0_q1),
    .din1(reg_file_5_1_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_5_fu_1150_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U69(
    .din0(reg_file_6_0_q1),
    .din1(reg_file_6_1_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_6_fu_1159_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U70(
    .din0(reg_file_7_0_q1),
    .din1(reg_file_7_1_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_7_fu_1168_p4)
);

corr_accel_mux_83_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_83_16_1_1_U71(
    .din0(tmp_fu_1105_p4),
    .din1(tmp_1_fu_1114_p4),
    .din2(tmp_2_fu_1123_p4),
    .din3(tmp_3_fu_1132_p4),
    .din4(tmp_4_fu_1141_p4),
    .din5(tmp_5_fu_1150_p4),
    .din6(tmp_6_fu_1159_p4),
    .din7(tmp_7_fu_1168_p4),
    .din8(trunc_ln98_reg_1585_pp0_iter2_reg),
    .dout(tmp_8_fu_1177_p10)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U72(
    .din0(reg_file_0_1_q1),
    .din1(reg_file_0_0_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_9_fu_1198_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U73(
    .din0(reg_file_1_1_q1),
    .din1(reg_file_1_0_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_s_fu_1207_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U74(
    .din0(reg_file_2_1_q1),
    .din1(reg_file_2_0_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_10_fu_1216_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U75(
    .din0(reg_file_3_1_q1),
    .din1(reg_file_3_0_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_11_fu_1225_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U76(
    .din0(reg_file_4_1_q1),
    .din1(reg_file_4_0_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_12_fu_1234_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U77(
    .din0(reg_file_5_1_q1),
    .din1(reg_file_5_0_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_13_fu_1243_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U78(
    .din0(reg_file_6_1_q1),
    .din1(reg_file_6_0_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_14_fu_1252_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U79(
    .din0(reg_file_7_1_q1),
    .din1(reg_file_7_0_q1),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_15_fu_1261_p4)
);

corr_accel_mux_83_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_83_16_1_1_U80(
    .din0(tmp_9_fu_1198_p4),
    .din1(tmp_s_fu_1207_p4),
    .din2(tmp_10_fu_1216_p4),
    .din3(tmp_11_fu_1225_p4),
    .din4(tmp_12_fu_1234_p4),
    .din5(tmp_13_fu_1243_p4),
    .din6(tmp_14_fu_1252_p4),
    .din7(tmp_15_fu_1261_p4),
    .din8(trunc_ln98_reg_1585_pp0_iter2_reg),
    .dout(tmp_16_fu_1270_p10)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U81(
    .din0(reg_file_0_0_q0),
    .din1(reg_file_0_1_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_17_fu_1291_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U82(
    .din0(reg_file_1_0_q0),
    .din1(reg_file_1_1_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_18_fu_1300_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U83(
    .din0(reg_file_2_0_q0),
    .din1(reg_file_2_1_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_19_fu_1309_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U84(
    .din0(reg_file_3_0_q0),
    .din1(reg_file_3_1_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_20_fu_1318_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U85(
    .din0(reg_file_4_0_q0),
    .din1(reg_file_4_1_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_21_fu_1327_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U86(
    .din0(reg_file_5_0_q0),
    .din1(reg_file_5_1_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_22_fu_1336_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U87(
    .din0(reg_file_6_0_q0),
    .din1(reg_file_6_1_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_23_fu_1345_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U88(
    .din0(reg_file_7_0_q0),
    .din1(reg_file_7_1_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_24_fu_1354_p4)
);

corr_accel_mux_83_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_83_16_1_1_U89(
    .din0(tmp_17_fu_1291_p4),
    .din1(tmp_18_fu_1300_p4),
    .din2(tmp_19_fu_1309_p4),
    .din3(tmp_20_fu_1318_p4),
    .din4(tmp_21_fu_1327_p4),
    .din5(tmp_22_fu_1336_p4),
    .din6(tmp_23_fu_1345_p4),
    .din7(tmp_24_fu_1354_p4),
    .din8(trunc_ln98_reg_1585_pp0_iter2_reg),
    .dout(tmp_25_fu_1363_p10)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U90(
    .din0(reg_file_0_1_q0),
    .din1(reg_file_0_0_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_26_fu_1384_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U91(
    .din0(reg_file_1_1_q0),
    .din1(reg_file_1_0_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_27_fu_1393_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U92(
    .din0(reg_file_2_1_q0),
    .din1(reg_file_2_0_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_28_fu_1402_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U93(
    .din0(reg_file_3_1_q0),
    .din1(reg_file_3_0_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_29_fu_1411_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U94(
    .din0(reg_file_4_1_q0),
    .din1(reg_file_4_0_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_30_fu_1420_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U95(
    .din0(reg_file_5_1_q0),
    .din1(reg_file_5_0_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_31_fu_1429_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U96(
    .din0(reg_file_6_1_q0),
    .din1(reg_file_6_0_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_32_fu_1438_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U97(
    .din0(reg_file_7_1_q0),
    .din1(reg_file_7_0_q0),
    .din2(trunc_ln11_1_reg_1549_pp0_iter2_reg),
    .dout(tmp_33_fu_1447_p4)
);

corr_accel_mux_83_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_83_16_1_1_U98(
    .din0(tmp_26_fu_1384_p4),
    .din1(tmp_27_fu_1393_p4),
    .din2(tmp_28_fu_1402_p4),
    .din3(tmp_29_fu_1411_p4),
    .din4(tmp_30_fu_1420_p4),
    .din5(tmp_31_fu_1429_p4),
    .din6(tmp_32_fu_1438_p4),
    .din7(tmp_33_fu_1447_p4),
    .din8(trunc_ln98_reg_1585_pp0_iter2_reg),
    .dout(tmp_34_fu_1456_p10)
);

corr_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter3_stage0)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_110 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln85_fu_823_p2 == 1'd0))) begin
            i_fu_110 <= i_3_fu_906_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            idx_fu_122 <= 14'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln85_fu_823_p2 == 1'd0))) begin
            idx_fu_122 <= add_ln85_fu_829_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_118 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln85_fu_823_p2 == 1'd0))) begin
            j_fu_118 <= j_2_fu_922_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            reg_id_fu_114 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln85_fu_823_p2 == 1'd0))) begin
            reg_id_fu_114 <= reg_id_2_fu_914_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln85_reg_1535 <= icmp_ln85_fu_823_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln85_reg_1535_pp0_iter2_reg <= icmp_ln85_reg_1535;
        trunc_ln11_1_reg_1549_pp0_iter2_reg <= trunc_ln11_1_reg_1549;
        trunc_ln98_reg_1585_pp0_iter2_reg <= trunc_ln98_reg_1585;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln85_reg_1535_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_16_reg_1923 <= tmp_16_fu_1270_p10;
        tmp_25_reg_1928 <= tmp_25_fu_1363_p10;
        tmp_34_reg_1933 <= tmp_34_fu_1456_p10;
        tmp_8_reg_1918 <= tmp_8_fu_1177_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln85_fu_823_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln11_1_reg_1549 <= trunc_ln11_1_fu_852_p1;
        trunc_ln11_reg_1544 <= trunc_ln11_fu_848_p1;
        trunc_ln85_reg_1539 <= trunc_ln85_fu_844_p1;
        trunc_ln98_reg_1585 <= trunc_ln98_fu_856_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln85_fu_823_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln85_reg_1535_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        data_blk_n_W = m_axi_data_WREADY;
    end else begin
        data_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_data_WVALID = 1'b1;
    end else begin
        m_axi_data_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_966)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_0_0_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_0_0_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_0_0_address0 = 'bx;
        end
    end else begin
        reg_file_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_966)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_0_0_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_0_0_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_0_0_address1 = 'bx;
        end
    end else begin
        reg_file_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln98_reg_1585 == 3'd0) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln98_reg_1585 == 3'd0) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_0_0_ce0 = 1'b1;
    end else begin
        reg_file_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln98_reg_1585 == 3'd0) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln98_reg_1585 == 3'd0) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_0_0_ce1 = 1'b1;
    end else begin
        reg_file_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_966)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_0_1_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_0_1_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_0_1_address0 = 'bx;
        end
    end else begin
        reg_file_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_966)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_0_1_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_0_1_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_0_1_address1 = 'bx;
        end
    end else begin
        reg_file_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln98_reg_1585 == 3'd0) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln98_reg_1585 == 3'd0) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_0_1_ce0 = 1'b1;
    end else begin
        reg_file_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln98_reg_1585 == 3'd0) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln98_reg_1585 == 3'd0) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_0_1_ce1 = 1'b1;
    end else begin
        reg_file_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_970)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_1_0_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_1_0_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_1_0_address0 = 'bx;
        end
    end else begin
        reg_file_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_970)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_1_0_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_1_0_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_1_0_address1 = 'bx;
        end
    end else begin
        reg_file_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd1) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd1) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_1_0_ce0 = 1'b1;
    end else begin
        reg_file_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd1) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd1) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_1_0_ce1 = 1'b1;
    end else begin
        reg_file_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_970)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_1_1_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_1_1_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_1_1_address0 = 'bx;
        end
    end else begin
        reg_file_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_970)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_1_1_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_1_1_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_1_1_address1 = 'bx;
        end
    end else begin
        reg_file_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd1) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd1) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_1_1_ce0 = 1'b1;
    end else begin
        reg_file_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd1) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd1) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_1_1_ce1 = 1'b1;
    end else begin
        reg_file_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_974)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_2_0_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_2_0_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_2_0_address0 = 'bx;
        end
    end else begin
        reg_file_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_974)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_2_0_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_2_0_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_2_0_address1 = 'bx;
        end
    end else begin
        reg_file_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd2) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd2) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_2_0_ce0 = 1'b1;
    end else begin
        reg_file_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd2) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd2) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_2_0_ce1 = 1'b1;
    end else begin
        reg_file_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_974)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_2_1_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_2_1_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_2_1_address0 = 'bx;
        end
    end else begin
        reg_file_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_974)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_2_1_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_2_1_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_2_1_address1 = 'bx;
        end
    end else begin
        reg_file_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd2) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd2) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_2_1_ce0 = 1'b1;
    end else begin
        reg_file_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd2) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd2) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_2_1_ce1 = 1'b1;
    end else begin
        reg_file_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_978)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_3_0_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_3_0_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_3_0_address0 = 'bx;
        end
    end else begin
        reg_file_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_978)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_3_0_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_3_0_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_3_0_address1 = 'bx;
        end
    end else begin
        reg_file_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd3) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd3) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_3_0_ce0 = 1'b1;
    end else begin
        reg_file_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd3) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd3) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_3_0_ce1 = 1'b1;
    end else begin
        reg_file_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_978)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_3_1_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_3_1_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_3_1_address0 = 'bx;
        end
    end else begin
        reg_file_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_978)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_3_1_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_3_1_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_3_1_address1 = 'bx;
        end
    end else begin
        reg_file_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd3) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd3) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_3_1_ce0 = 1'b1;
    end else begin
        reg_file_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd3) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd3) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_3_1_ce1 = 1'b1;
    end else begin
        reg_file_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_982)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_4_0_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_4_0_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_4_0_address0 = 'bx;
        end
    end else begin
        reg_file_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_982)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_4_0_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_4_0_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_4_0_address1 = 'bx;
        end
    end else begin
        reg_file_4_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd4) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd4) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_4_0_ce0 = 1'b1;
    end else begin
        reg_file_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd4) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd4) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_4_0_ce1 = 1'b1;
    end else begin
        reg_file_4_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_982)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_4_1_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_4_1_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_4_1_address0 = 'bx;
        end
    end else begin
        reg_file_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_982)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_4_1_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_4_1_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_4_1_address1 = 'bx;
        end
    end else begin
        reg_file_4_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd4) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd4) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_4_1_ce0 = 1'b1;
    end else begin
        reg_file_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd4) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd4) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_4_1_ce1 = 1'b1;
    end else begin
        reg_file_4_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_986)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_5_0_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_5_0_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_5_0_address0 = 'bx;
        end
    end else begin
        reg_file_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_986)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_5_0_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_5_0_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_5_0_address1 = 'bx;
        end
    end else begin
        reg_file_5_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd5) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd5) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_5_0_ce0 = 1'b1;
    end else begin
        reg_file_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd5) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd5) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_5_0_ce1 = 1'b1;
    end else begin
        reg_file_5_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_986)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_5_1_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_5_1_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_5_1_address0 = 'bx;
        end
    end else begin
        reg_file_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_986)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_5_1_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_5_1_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_5_1_address1 = 'bx;
        end
    end else begin
        reg_file_5_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd5) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd5) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_5_1_ce0 = 1'b1;
    end else begin
        reg_file_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd5) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd5) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_5_1_ce1 = 1'b1;
    end else begin
        reg_file_5_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_990)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_6_0_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_6_0_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_6_0_address0 = 'bx;
        end
    end else begin
        reg_file_6_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_990)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_6_0_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_6_0_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_6_0_address1 = 'bx;
        end
    end else begin
        reg_file_6_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd6) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd6) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_6_0_ce0 = 1'b1;
    end else begin
        reg_file_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd6) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd6) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_6_0_ce1 = 1'b1;
    end else begin
        reg_file_6_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_990)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_6_1_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_6_1_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_6_1_address0 = 'bx;
        end
    end else begin
        reg_file_6_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_990)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_6_1_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_6_1_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_6_1_address1 = 'bx;
        end
    end else begin
        reg_file_6_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd6) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd6) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_6_1_ce0 = 1'b1;
    end else begin
        reg_file_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd6) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd6) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_6_1_ce1 = 1'b1;
    end else begin
        reg_file_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_994)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_7_0_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_7_0_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_7_0_address0 = 'bx;
        end
    end else begin
        reg_file_7_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_994)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_7_0_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_7_0_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_7_0_address1 = 'bx;
        end
    end else begin
        reg_file_7_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd6) & ~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd7) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd6) & ~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd7) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_7_0_ce0 = 1'b1;
    end else begin
        reg_file_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd6) & ~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd7) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd6) & ~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd7) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_7_0_ce1 = 1'b1;
    end else begin
        reg_file_7_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_994)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_7_1_address0 = zext_ln99_1_fu_1080_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_7_1_address0 = zext_ln99_fu_1044_p1;
        end else begin
            reg_file_7_1_address0 = 'bx;
        end
    end else begin
        reg_file_7_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_994)) begin
        if ((trunc_ln11_1_reg_1549 == 1'd0)) begin
            reg_file_7_1_address1 = zext_ln98_1_fu_1008_p1;
        end else if ((trunc_ln11_1_reg_1549 == 1'd1)) begin
            reg_file_7_1_address1 = zext_ln98_fu_972_p1;
        end else begin
            reg_file_7_1_address1 = 'bx;
        end
    end else begin
        reg_file_7_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd6) & ~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd7) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd6) & ~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd7) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_7_1_ce0 = 1'b1;
    end else begin
        reg_file_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln98_reg_1585 == 3'd6) & ~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd7) & (trunc_ln11_1_reg_1549 == 1'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln98_reg_1585 == 3'd6) & ~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd7) & (trunc_ln11_1_reg_1549 == 1'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_file_7_1_ce1 = 1'b1;
    end else begin
        reg_file_7_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln107_fu_884_p2 = (reg_id_fu_114 + 32'd1);

assign add_ln85_fu_829_p2 = (idx_fu_122 + 14'd1);

assign add_ln98_fu_992_p2 = (addr_fu_957_p2 + 12'd1);

assign add_ln99_1_fu_1064_p2 = (addr_fu_957_p2 + 12'd3);

assign add_ln99_fu_1028_p2 = (addr_fu_957_p2 + 12'd2);

assign addr_fu_957_p2 = (shl_ln_fu_950_p3 + trunc_ln85_reg_1539);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_data_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_data_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_966 = ((trunc_ln98_reg_1585 == 3'd0) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_970 = (~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd1) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_974 = (~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd2) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_978 = (~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd3) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_982 = (~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd4) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_986 = (~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd5) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_990 = (~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd6) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_994 = (~(trunc_ln98_reg_1585 == 3'd6) & ~(trunc_ln98_reg_1585 == 3'd5) & ~(trunc_ln98_reg_1585 == 3'd4) & ~(trunc_ln98_reg_1585 == 3'd3) & ~(trunc_ln98_reg_1585 == 3'd2) & ~(trunc_ln98_reg_1585 == 3'd1) & ~(trunc_ln98_reg_1585 == 3'd0) & (trunc_ln98_reg_1585 == 3'd7) & (icmp_ln85_reg_1535 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign bitcast_ln21_fu_1477_p1 = tmp_8_reg_1918;

assign bitcast_ln22_fu_1480_p1 = tmp_16_reg_1923;

assign bitcast_ln23_fu_1483_p1 = tmp_25_reg_1928;

assign bitcast_ln24_fu_1486_p1 = tmp_34_reg_1933;

assign i_1_fu_872_p2 = (i_fu_110 + 32'd1);

assign i_2_fu_890_p3 = ((icmp_ln105_fu_878_p2[0:0] == 1'b1) ? 32'd0 : i_1_fu_872_p2);

assign i_3_fu_906_p3 = ((icmp_ln102_fu_866_p2[0:0] == 1'b1) ? i_2_fu_890_p3 : i_fu_110);

assign icmp_ln102_fu_866_p2 = ((j_1_fu_860_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_878_p2 = ((i_1_fu_872_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_823_p2 = ((idx_fu_122 == 14'd8192) ? 1'b1 : 1'b0);

assign j_1_fu_860_p2 = (j_fu_118 + 32'd4);

assign j_2_fu_922_p3 = ((icmp_ln102_fu_866_p2[0:0] == 1'b1) ? 32'd0 : j_1_fu_860_p2);

assign lshr_ln1_fu_1034_p4 = {{add_ln99_fu_1028_p2[11:1]}};

assign lshr_ln98_1_fu_998_p4 = {{add_ln98_fu_992_p2[11:1]}};

assign lshr_ln99_1_fu_1070_p4 = {{add_ln99_1_fu_1064_p2[11:1]}};

assign lshr_ln_fu_962_p4 = {{addr_fu_957_p2[11:1]}};

assign m_axi_data_ARADDR = 64'd0;

assign m_axi_data_ARBURST = 2'd0;

assign m_axi_data_ARCACHE = 4'd0;

assign m_axi_data_ARID = 1'd0;

assign m_axi_data_ARLEN = 32'd0;

assign m_axi_data_ARLOCK = 2'd0;

assign m_axi_data_ARPROT = 3'd0;

assign m_axi_data_ARQOS = 4'd0;

assign m_axi_data_ARREGION = 4'd0;

assign m_axi_data_ARSIZE = 3'd0;

assign m_axi_data_ARUSER = 1'd0;

assign m_axi_data_ARVALID = 1'b0;

assign m_axi_data_AWADDR = 64'd0;

assign m_axi_data_AWBURST = 2'd0;

assign m_axi_data_AWCACHE = 4'd0;

assign m_axi_data_AWID = 1'd0;

assign m_axi_data_AWLEN = 32'd0;

assign m_axi_data_AWLOCK = 2'd0;

assign m_axi_data_AWPROT = 3'd0;

assign m_axi_data_AWQOS = 4'd0;

assign m_axi_data_AWREGION = 4'd0;

assign m_axi_data_AWSIZE = 3'd0;

assign m_axi_data_AWUSER = 1'd0;

assign m_axi_data_AWVALID = 1'b0;

assign m_axi_data_BREADY = 1'b0;

assign m_axi_data_RREADY = 1'b0;

assign m_axi_data_WDATA = {{{{bitcast_ln24_fu_1486_p1}, {bitcast_ln23_fu_1483_p1}}, {bitcast_ln22_fu_1480_p1}}, {bitcast_ln21_fu_1477_p1}};

assign m_axi_data_WID = 1'd0;

assign m_axi_data_WLAST = 1'b0;

assign m_axi_data_WSTRB = 8'd255;

assign m_axi_data_WUSER = 1'd0;

assign reg_id_1_fu_898_p3 = ((icmp_ln105_fu_878_p2[0:0] == 1'b1) ? add_ln107_fu_884_p2 : reg_id_fu_114);

assign reg_id_2_fu_914_p3 = ((icmp_ln102_fu_866_p2[0:0] == 1'b1) ? reg_id_1_fu_898_p3 : reg_id_fu_114);

assign shl_ln_fu_950_p3 = {{trunc_ln11_reg_1544}, {6'd0}};

assign trunc_ln11_1_fu_852_p1 = j_fu_118[0:0];

assign trunc_ln11_fu_848_p1 = i_fu_110[5:0];

assign trunc_ln85_fu_844_p1 = j_fu_118[11:0];

assign trunc_ln98_fu_856_p1 = reg_id_fu_114[2:0];

assign zext_ln98_1_fu_1008_p1 = lshr_ln98_1_fu_998_p4;

assign zext_ln98_fu_972_p1 = lshr_ln_fu_962_p4;

assign zext_ln99_1_fu_1080_p1 = lshr_ln99_1_fu_1070_p4;

assign zext_ln99_fu_1044_p1 = lshr_ln1_fu_1034_p4;

endmodule //corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1
