<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Constraints</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part106.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part108.htm">Next &gt;</a></p><p class="s25" style="padding-top: 18pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark135">&zwnj;</a>Constraints<a name="bookmark149">&zwnj;</a></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="173" alt="image" src="Image_156.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:128.5pt;width:503.2pt;"><p class="s23" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Note</p><p class="s24" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">In some circumstances, if re-using existing code and constraints, there can be an existing <span class="s45">create_generated_clock </span>constraint (using <span class="s45">-divide_by 1</span>) for the <span class="s45">ACX_CLKGATE </span>output. This in itself is not problematic, both Synplify and ACE still perform the correct static timing analysis. However, be aware that if the <span class="s45">ACX_CLKGATE </span>is cloned within ACE (to assist placement or routability) then the new cloned <span class="s45">ACX_CLKGATE</span>s retain the original input clock domain rather than the new clock domain specified by any <span class="s45">create_generated_clock </span>constraint that is applied to the original <span class="s45">ACX_CLKGATE</span>. Keep this behavior in mind when reviewing the ACE timing reports with regard to any cloned <span class="s45">ACX_CLKGATE </span>output.</p></div><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The <span class="s17">ACX_CLKGATE </span>component does propagate the input clock frequency from <span class="s17">clk_in </span>to <span class="s17">clk_out</span>. Therefore, it is not necessary to specify any additional constraints for <span class="s17">clk_out. </span>Synplify Pro and ACE correctly pass through the input clock domain to the output clock domain for static timing analysis purposes.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part106.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part108.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
