// Generated by CIRCT unknown git version
module Control(	// file.cleaned.mlir:2:3
  input  [5:0] OpCode,	// file.cleaned.mlir:2:25
               Funct,	// file.cleaned.mlir:2:42
  output [1:0] PCSrc,	// file.cleaned.mlir:2:59
  output       Branch,	// file.cleaned.mlir:2:75
               RegWrite,	// file.cleaned.mlir:2:92
  output [1:0] RegDst,	// file.cleaned.mlir:2:111
  output       MemRead,	// file.cleaned.mlir:2:128
               MemWrite,	// file.cleaned.mlir:2:146
  output [1:0] MemtoReg,	// file.cleaned.mlir:2:165
  output       ALUSrc1,	// file.cleaned.mlir:2:184
               ALUSrc2,	// file.cleaned.mlir:2:202
               ExtOp,	// file.cleaned.mlir:2:220
               LuOp,	// file.cleaned.mlir:2:236
               JOp,	// file.cleaned.mlir:2:251
               LoadByte	// file.cleaned.mlir:2:265
);

  wire _GEN = OpCode == 6'h2;	// file.cleaned.mlir:24:14, :25:10
  wire _GEN_0 = OpCode == 6'h3;	// file.cleaned.mlir:23:14, :26:10
  wire _GEN_1 = _GEN | _GEN_0;	// file.cleaned.mlir:25:10, :26:10, :27:10
  wire _GEN_2 = OpCode == 6'h0;	// file.cleaned.mlir:14:14, :28:10
  wire _GEN_3 = Funct == 6'h8;	// file.cleaned.mlir:22:14, :29:10
  wire _GEN_4 = Funct == 6'h9;	// file.cleaned.mlir:21:14, :30:10
  wire _GEN_5 = _GEN_2 & (_GEN_3 | _GEN_4);	// file.cleaned.mlir:28:10, :29:10, :30:10, :31:10, :32:10
  wire _GEN_6 = OpCode == 6'h4;	// file.cleaned.mlir:20:14, :35:11
  wire _GEN_7 = OpCode == 6'h5;	// file.cleaned.mlir:19:14, :36:11
  wire _GEN_8 = OpCode == 6'h6;	// file.cleaned.mlir:18:14, :37:11
  wire _GEN_9 = OpCode == 6'h7;	// file.cleaned.mlir:17:14, :38:11
  wire _GEN_10 = OpCode == 6'h1;	// file.cleaned.mlir:16:14, :39:11
  wire _GEN_11 = OpCode == 6'h2B;	// file.cleaned.mlir:15:16, :41:11
  wire _GEN_12 = OpCode == 6'h20;	// file.cleaned.mlir:12:16, :47:11
  wire _GEN_13 = OpCode == 6'h23 | _GEN_12;	// file.cleaned.mlir:13:16, :46:11, :47:11, :48:11
  wire _GEN_14 = OpCode == 6'hF;	// file.cleaned.mlir:11:15, :49:11
  wire _GEN_15 = OpCode == 6'h8;	// file.cleaned.mlir:22:14, :50:11
  wire _GEN_16 = OpCode == 6'h9;	// file.cleaned.mlir:21:14, :51:11
  wire _GEN_17 = OpCode == 6'hC;	// file.cleaned.mlir:10:15, :52:11
  wire _GEN_18 = OpCode == 6'hA;	// file.cleaned.mlir:9:15, :53:11
  wire _GEN_19 = OpCode == 6'hB;	// file.cleaned.mlir:8:15, :54:11
  assign PCSrc = _GEN_1 ? 2'h1 : {_GEN_5, 1'h0};	// file.cleaned.mlir:6:14, :7:14, :27:10, :32:10, :33:10, :34:10, :71:5
  assign Branch = _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10;	// file.cleaned.mlir:35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :71:5
  assign RegWrite =
    ~(_GEN_11 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN | _GEN_2 & _GEN_3);	// file.cleaned.mlir:25:10, :28:10, :29:10, :35:11, :36:11, :37:11, :38:11, :39:11, :41:11, :43:11, :44:11, :45:11, :71:5
  assign RegDst =
    _GEN_13 | _GEN_14 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_19
      ? 2'h0
      : _GEN_0 ? 2'h2 : 2'h1;	// file.cleaned.mlir:3:14, :4:15, :6:14, :26:10, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :71:5
  assign MemRead = _GEN_13;	// file.cleaned.mlir:48:11, :71:5
  assign MemWrite = _GEN_11;	// file.cleaned.mlir:41:11, :71:5
  assign MemtoReg = _GEN_13 ? 2'h1 : {_GEN_0 | _GEN_2 & _GEN_4, 1'h0};	// file.cleaned.mlir:6:14, :7:14, :26:10, :28:10, :30:10, :48:11, :58:11, :59:11, :60:11, :61:11, :71:5
  assign ALUSrc1 = _GEN_2 & (Funct == 6'h0 | Funct == 6'h2 | Funct == 6'h3);	// file.cleaned.mlir:14:14, :23:14, :24:14, :28:10, :62:11, :63:11, :64:11, :65:11, :66:11, :71:5
  assign ALUSrc2 =
    _GEN_13 | _GEN_11 | _GEN_14 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_19;	// file.cleaned.mlir:41:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :67:11, :71:5
  assign ExtOp = ~_GEN_17;	// file.cleaned.mlir:52:11, :68:11, :71:5
  assign LuOp = _GEN_14;	// file.cleaned.mlir:49:11, :71:5
  assign JOp = _GEN_1 | _GEN_5;	// file.cleaned.mlir:27:10, :32:10, :70:11, :71:5
  assign LoadByte = _GEN_12;	// file.cleaned.mlir:47:11, :71:5
endmodule

