0.7
2020.2
May  7 2023
15:10:42
/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/adder_8bit/adder_8bit/adder_8bit.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/adder_8bit/adder_8bit/adder_8bit.srcs/sim_1/new/adder8_tb.sv,1699276046,systemVerilog,,,,adder8_tb,,uvm,,,,,,
/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/adder_8bit/adder_8bit/adder_8bit.srcs/sources_1/new/adder8.sv,1699275616,systemVerilog,,/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/adder_8bit/adder_8bit/adder_8bit.srcs/sim_1/new/adder8_tb.sv,,adder8,,uvm,,,,,,
