Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Jiang, W., Bertozzi, D., Miorandi, G., Nowick, S.M., Burleson, W., Sadowski, G.","An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927084,"732","733",,,10.23919/DATE.2017.7927084,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020192942&doi=10.23919%2fDATE.2017.7927084&partnerID=40&md5=8d74387a571423e0552c92e6b5730586",Conference Paper,Scopus,2-s2.0-85020192942
"Bhardwaj, K., Nowick, S.M.","Achieving lightweight multicast in asynchronous networks-on-chip using local speculation",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a38,"","",,,10.1145/2897937.2897978,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977118010&doi=10.1145%2f2897937.2897978&partnerID=40&md5=31cfc3235f305097b3a96d9b742e15d6",Conference Paper,Scopus,2-s2.0-84977118010
"Demme, J., Rajendran, B., Nowick, S.M., Sethumadhavan, S.","Increasing reconfigurability with memristive interconnects",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357124,"351","358",,,10.1109/ICCD.2015.7357124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962359292&doi=10.1109%2fICCD.2015.7357124&partnerID=40&md5=732380abb95d343478b4e10b34b7e459",Conference Paper,Scopus,2-s2.0-84962359292
"Vezyrtzis, C., Tsividis, Y., Nowick, S.M.","Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","10", 6922591,"2009","2022",,,10.1109/TVLSI.2014.2359371,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959534348&doi=10.1109%2fTVLSI.2014.2359371&partnerID=40&md5=f150bc1d300b840b7c2d596c9a0e6b64",Article,Scopus,2-s2.0-84959534348
"Nowick, S.M., Singh, M.","Asynchronous design-part 2: Systems and methodologies",2015,"IEEE Design and Test","32","3", 7061445,"19","28",,4,10.1109/MDAT.2015.2413757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933530296&doi=10.1109%2fMDAT.2015.2413757&partnerID=40&md5=e5f871bd190cc12dee8033794f635a50",Article,Scopus,2-s2.0-84933530296
"Nowick, S.M., Singh, M.","Asynchronous design-part 1: Overview and recent advances",2015,"IEEE Design and Test","32","3", 7061401,"5","18",,11,10.1109/MDAT.2015.2413759,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933514300&doi=10.1109%2fMDAT.2015.2413759&partnerID=40&md5=ba24beb743ec7fbcb44e7e608841dd71",Review,Scopus,2-s2.0-84933514300
"Miorandi, G., Bertozzi, D., Nowick, S.M.","Increasing impartiality and robustness in high-performance N-way asynchronous arbiters",2015,"Proceedings - International Symposium on Asynchronous Circuits and Systems","2015-January",, 7152698,"108","115",,1,10.1109/ASYNC.2015.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962488154&doi=10.1109%2fASYNC.2015.24&partnerID=40&md5=38ecfa98b459405cfd9aec9855048d3d",Conference Paper,Scopus,2-s2.0-84962488154
"Jiang, W., Bhardwaj, K., Lacourba, G., Nowick, S.M.","A lightweight early arbitration method for low-latency asynchronous 2D-mesh NoC's",2015,"Proceedings - Design Automation Conference","2015-July",, 7167323,"","",,3,10.1145/2744769.2744777,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944096304&doi=10.1145%2f2744769.2744777&partnerID=40&md5=e3253e0b09c9f3cdbbfb846ae4d7f30a",Conference Paper,Scopus,2-s2.0-84944096304
"Miorandi, G., Ghiribaldi, A., Nowick, S.M., Bertozzi, D.","Crossbar replication vs. sharing for virtual channel flow control in asynchronous NoCs: A comparative study",2015,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC","2015-January","January", 7004164,"","",,,10.1109/VLSI-SoC.2014.7004164,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936872900&doi=10.1109%2fVLSI-SoC.2014.7004164&partnerID=40&md5=03244aa80dfa91da9e97716f2f470e5d",Conference Paper,Scopus,2-s2.0-84936872900
"Vezyrtzis, C., Jiang, W., Nowick, S.M., Tsividis, Y.","A flexible, event-driven digital filter with frequency response independent of input sample rate",2014,"IEEE Journal of Solid-State Circuits","49","10", 6906543,"2292","2304",,5,10.1109/JSSC.2014.2336532,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907607274&doi=10.1109%2fJSSC.2014.2336532&partnerID=40&md5=bc6011498efa303329e7393a2005be3e",Article,Scopus,2-s2.0-84907607274
"Faldamis, G., Jiang, W., Gill, G., Nowick, S.M.","A low-latency asynchronous interconnection network with early arbitration resolution",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742911,"329","336",,2,10.1109/ASPDAC.2014.6742911,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897880731&doi=10.1109%2fASPDAC.2014.6742911&partnerID=40&md5=bb1af718fadca41e606b50a0eb7a9980",Conference Paper,Scopus,2-s2.0-84897880731
"Vezyrtzis, C., Jiang, W., Nowick, S.M., Tsividis, Y.","A flexible, clockless digital filter",2013,"European Solid-State Circuits Conference",,, 6649073,"65","68",,8,10.1109/ESSCIRC.2013.6649073,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891126350&doi=10.1109%2fESSCIRC.2013.6649073&partnerID=40&md5=e1296a2e0bd5d34f7c02a22846942307",Conference Paper,Scopus,2-s2.0-84891126350
"Chen, Y., Seok, M., Nowick, S.M.","Robust and energy-efficient asynchronous dynamic pipelines for ultra-low-voltage operation using adaptive keeper control",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629307,"267","272",,1,10.1109/ISLPED.2013.6629307,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889564253&doi=10.1109%2fISLPED.2013.6629307&partnerID=40&md5=ab2303db424c9b53b39eda34f34fb630",Conference Paper,Scopus,2-s2.0-84889564253
"Ghiribaldi, A., Bertozzi, D., Nowick, S.M.","A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513525,"332","337",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885572927&partnerID=40&md5=89dc368c115bc128c997f3334cfb9d67",Conference Paper,Scopus,2-s2.0-84885572927
"Liu, J., Nowick, S.M., Seok, M.","Soft MOUSETRAP: A bundled-data asynchronous pipeline scheme tolerant to random variations at ultra-low supply voltages",2013,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 6546171,"1","7",,9,10.1109/ASYNC.2013.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881232196&doi=10.1109%2fASYNC.2013.29&partnerID=40&md5=7409547d7f6e23b33d3af7acbe8b91a2",Conference Paper,Scopus,2-s2.0-84881232196
"Vezyrtzis, C., Tsividis, Y., Nowick, S.M.","Designing pipelined delay lines with dynamically-adaptive granularity for low-energy applications",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378660,"329","336",,4,10.1109/ICCD.2012.6378660,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872060601&doi=10.1109%2fICCD.2012.6378660&partnerID=40&md5=ac5f6791560d880112e76c78b9c95aa3",Conference Paper,Scopus,2-s2.0-84872060601
"Agyekum, M.Y., Nowick, S.M.","Error-correcting unordered codes and hardware support for robust asynchronous global communication",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","1", 6106737,"75","88",,10,10.1109/TCAD.2011.2165070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84255162909&doi=10.1109%2fTCAD.2011.2165070&partnerID=40&md5=b8abfa3131ae73cff3f6572e4e11777f",Article,Scopus,2-s2.0-84255162909
"Singh, M., Nowick, S.M.","Introduction to special issue: Asynchrony in system design",2011,"ACM Journal on Emerging Technologies in Computing Systems","7","4", 14,"","",,,10.1145/2043643.2043644,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855248069&doi=10.1145%2f2043643.2043644&partnerID=40&md5=4724950999d409171c92e5b12d42f46d",Editorial,Scopus,2-s2.0-84855248069
"Nowick, S.M., Singh, M.","High-performance asynchronous pipelines: An overview",2011,"IEEE Design and Test of Computers","28","5", 5887304,"8","22",,40,10.1109/MDT.2011.71,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053631205&doi=10.1109%2fMDT.2011.71&partnerID=40&md5=4adcd2b943dfafe9cd94e772c0b58aaa",Review,Scopus,2-s2.0-80053631205
"Gill, G., Attarde, S.S., Lacourba, G., Nowick, S.M.","A low-latency adaptive asynchronous interconnection network using bi-modal router nodes",2011,"NOCS 2011: The 5th ACM/IEEE International Symposium on Networks-on-Chip",,,,"193","200",,8,10.1145/1999946.1999977,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960303129&doi=10.1145%2f1999946.1999977&partnerID=40&md5=813a9110161a4a7897cb5a5614a19cc8",Conference Paper,Scopus,2-s2.0-79960303129
"Agyekum, M.Y., Nowick, S.M.","A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763221,"1370","1375",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957535346&partnerID=40&md5=a921de3b6d01548067bebe8aa961be50",Conference Paper,Scopus,2-s2.0-79957535346
"Horak, M.N., Nowick, S.M., Carlberg, M., Vishkin, U.","A low-overhead asynchronous interconnection network for GALS chip multiprocessors",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","4", 5737866,"494","507",,25,10.1109/TCAD.2011.2114970,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953108408&doi=10.1109%2fTCAD.2011.2114970&partnerID=40&md5=0d0f38e6f02851f39692693ae671ee19",Conference Paper,Scopus,2-s2.0-79953108408
"Singh, M., Nowick, S.M.","ACM Journal on Emerging Technologies in Computing Systems",2010,"ACM Journal on Emerging Technologies in Computing Systems","6","4",,"1","",,,10.1145/1877745.1877749,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024264466&doi=10.1145%2f1877745.1877749&partnerID=40&md5=d35d13ea4b4a81f74b9027b412796b82",Article,Scopus,2-s2.0-85024264466
"Nowick, S.M., Singh, M.","Call for Papers",2010,"ACM Transactions on Embedded Computing Systems","10","2",,"1","",,,10.1145/1880050.1880065,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024293090&doi=10.1145%2f1880050.1880065&partnerID=40&md5=9d3d90c91fcabc32be6f80addd5d387e",Article,Scopus,2-s2.0-85024293090
"Horak, M.N., Nowick, S.M., Carlberg, M., Vishkin, U.","A low-overhead asynchronous interconnection network for GALS chip multiprocessors",2010,"NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip",,, 5507562,"43","50",,23,10.1109/NOCS.2010.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955101700&doi=10.1109%2fNOCS.2010.14&partnerID=40&md5=5efe5a635cf1461cac7fb44b91573d18",Conference Paper,Scopus,2-s2.0-77955101700
"Singh, M., Tierno, J.A., Rylyakov, A., Rylov, S., Nowick, S.M.","An adaptively pipelined mixed synchronous-asynchronous digital FIR filter chip operating at 1.3 gigahertz",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","7", 5282523,"1043","1056",,9,10.1109/TVLSI.2009.2019660,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954084282&doi=10.1109%2fTVLSI.2009.2019660&partnerID=40&md5=d33e2e7948cf3821a71347cab61c8d30",Article,Scopus,2-s2.0-77954084282
"Agyekum, M.Y., Nowick, S.M.","An error-correcting unordered code and hardware support for robust asynchronous global communication",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456948,"765","770",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953102407&partnerID=40&md5=1686739dcc75afc211af0730a0d9d9ae",Conference Paper,Scopus,2-s2.0-77953102407
"Singh, M., Nowick, S.M.","ACM Journal on Emerging Technologies in Computing Systems",2010,"ACM Transactions on Design Automation of Electronic Systems","16","1",,"1","",,,10.1145/1870109.1870120,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024276091&doi=10.1145%2f1870109.1870120&partnerID=40&md5=d7bcf8f4f2729fa978042a4a79807285",Article,Scopus,2-s2.0-85024276091
"McLaughlin, W.F., Mitra, A., Nowick, S.M.","Asynchronous protocol converters for two-phase delay-insensitive global communication",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","7", 5071148,"923","928",,8,10.1109/TVLSI.2009.2017909,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67651083416&doi=10.1109%2fTVLSI.2009.2017909&partnerID=40&md5=506b95e98107cc68c6b88080a2a0cd77",Conference Paper,Scopus,2-s2.0-67651083416
"Jeong, C., Nowick, S.M.","Block-level relaxation for timing-robust asynchronous circuits based on eager evaluation",2008,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 4557002,"95","104",,11,10.1109/ASYNC.2008.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51749089548&doi=10.1109%2fASYNC.2008.25&partnerID=40&md5=48bc6ade08526d449aeacbc7cfa4bb0d",Conference Paper,Scopus,2-s2.0-51749089548
"McGee, P.B., Agyekum, M.Y., Mohamed, M.A., Nowick, S.M.","A level-encoded transition signaling protocol for high-throughput asynchronous global communication",2008,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 4557004,"116","127",,28,10.1109/ASYNC.2008.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51749121011&doi=10.1109%2fASYNC.2008.24&partnerID=40&md5=4095dd201c65c6886336c2ecd0112000",Conference Paper,Scopus,2-s2.0-51749121011
"Jeong, C., Nowick, S.M.","Technology mapping and cell merger for asynchronous threshold networks",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","4", 4378212,"659","672",,15,10.1109/TCAD.2007.911339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549156614&doi=10.1109%2fTCAD.2007.911339&partnerID=40&md5=93348a4259d2d9a3b90660ec4614a805",Conference Paper,Scopus,2-s2.0-41549156614
"Jeong, C., Nowick, S.M.","Optimization of robust asynchronous circuits by local input completeness relaxation",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196101,"622","627",,23,10.1109/ASPDAC.2007.358055,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549086550&doi=10.1109%2fASPDAC.2007.358055&partnerID=40&md5=317e1f81d1d958fd7fd62695cd630500",Conference Paper,Scopus,2-s2.0-41549086550
"Agyekum, M.Y., Nowick, S.M.","A cycle-based decomposition method for burst-mode asynchronous controllers",2007,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 4137039,"129","142",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886940952&partnerID=40&md5=bc86dbe0b57bebb1c3ae301ca2bd8b2c",Conference Paper,Scopus,2-s2.0-84886940952
"McGee, P.B., Nowick, S.M.","An Efficient algorithm for time separation of events in concurrent systems",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397263,"180","187",,15,10.1109/ICCAD.2007.4397263,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249109086&doi=10.1109%2fICCAD.2007.4397263&partnerID=40&md5=f7e0fd3ce2cab2c5fd75af80c7c765b5",Conference Paper,Scopus,2-s2.0-50249109086
"Mitra, A., McLaughlin, W.F., Nowick, S.M.","Efficient asynchronous protocol converters for two-phase delay-insensitive global communication",2007,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 4137044,"186","195",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886918077&partnerID=40&md5=37d5c055ea02acfce03102561bbdd98c",Conference Paper,Scopus,2-s2.0-84886918077
"Singh, M., Nowick, S.M.","The design of high-performance dynamic asynchronous pipelines: High-capacity style",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","11",,"1270","1283",,17,10.1109/TVLSI.2007.902206,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35448967798&doi=10.1109%2fTVLSI.2007.902206&partnerID=40&md5=c219996dd9a57160895d707a437eca0f",Article,Scopus,2-s2.0-35448967798
"Singh, M., Nowick, S.M.","The design of high-performance dynamic asynchronous pipelines: Lookahead style",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","11",,"1256","1269",,38,10.1109/TVLSI.2007.902205,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35448944310&doi=10.1109%2fTVLSI.2007.902205&partnerID=40&md5=1d17b705c4ebaeb8952a682f3ae8443a",Article,Scopus,2-s2.0-35448944310
"Singh, M., Nowick, S.M.","MOUSETRAP: High-speed transition-signaling asynchronous pipelines",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","6",,"684","698",,66,10.1109/TVLSI.2007.898732,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250191827&doi=10.1109%2fTVLSI.2007.898732&partnerID=40&md5=0b96d72b7cb4aa317113aa9ac27c0d3d",Article,Scopus,2-s2.0-34250191827
"Jeong, C., Nowick, S.M.","Optimal technology mapping and cell merger for asynchronous threshold networks",2006,"Proceedings - International Symposium on Asynchronous Circuits and Systems","2006",, 1595696,"128","137",,5,10.1109/ASYNC.2006.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749612175&doi=10.1109%2fASYNC.2006.24&partnerID=40&md5=d4288d1c29e396d17f0ce51bb5762952",Conference Paper,Scopus,2-s2.0-33749612175
"Nowick, S.M., Tierno, J.A., Kudva, P., Manohar, R.","Message from the chairs",2005,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,,,"vii","viii",,,10.1109/ASYNC.2005.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444440961&doi=10.1109%2fASYNC.2005.23&partnerID=40&md5=11174860844d3b0c70a2f5b22ced5848",Editorial,Scopus,2-s2.0-28444440961
"McGee, P.B., Nowick, S.M.","A lattice-based framework for the classification and design of asynchronous pipelines",2005,"Proceedings - Design Automation Conference",,, 29.5,"491","496",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944465302&partnerID=40&md5=17abbe8f3e396e8b231971ad35545670",Conference Paper,Scopus,2-s2.0-27944465302
"Shi, F., Makris, Y., Nowick, S.M., Singh, M.","Test generation for ultra-high-speed asynchronous pipelines",2005,"Proceedings - International Test Conference","2005",, 1584067,"1009","1018",,12,10.1109/TEST.2005.1584067,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847118892&doi=10.1109%2fTEST.2005.1584067&partnerID=40&md5=33099083d53670f74a31f26aeadda870",Conference Paper,Scopus,2-s2.0-33847118892
"McGee, P.B., Nowick, S.M., Coffman Jr., E.G.","Efficient performance analysis of asynchronous systems based on periodicity",2005,"CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis",,,,"225","230",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644561752&partnerID=40&md5=3f3fad50b7baa237bdf46618c635c4dd",Conference Paper,Scopus,2-s2.0-27644561752
"Ranganathan, N., Agrawal, V.D., Chakradhar, S.T., Chakrabarty, K., Courtois, B., DeMara, R., Hu, X.S., Ismail, Y.I., Jha, N.K., John, L.K., Ker, M.-D., Koren, I., Liu, B.-D., Marculescu, D., Marculescu, R., Narayanan, V., Nassif, S.R., Nowick, S.M., Sapatnekar, S.S., Sherlekar, S., Sylvester, D., Vemuri, R., Pham, M.","Appointments for 2005-2006 term",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","7",,"773","782",,,10.1109/TVLSI.2005.854285,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644570173&doi=10.1109%2fTVLSI.2005.854285&partnerID=40&md5=7c5f90c336a1f96d38b78acafcef400d",Editorial,Scopus,2-s2.0-27644570173
"Jeong, C., Nowick, S.M.","Fast hazard detection in combinational circuits",2004,"Proceedings - Design Automation Conference",,,,"592","595",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444369608&partnerID=40&md5=b7b81195dc89c78e0197a2ad8642b7f6",Conference Paper,Scopus,2-s2.0-4444369608
"Chelcea, T., Nowick, S.M.","Robust interfaces for mixed-timing systems",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","8",,"857","873",,97,10.1109/TVLSI.2004.831476,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4043094135&doi=10.1109%2fTVLSI.2004.831476&partnerID=40&md5=b56f02cb95776bebdccab4c9cc63a6f9",Article,Scopus,2-s2.0-4043094135
"Li, Y.W., Patounakis, G., Shepard, K.L., Nowick, S.M.","High-Throughput Asynchronous Datapath with Software-Controlled Voltage Scaling",2004,"IEEE Journal of Solid-State Circuits","39","4",,"704","708",,8,10.1109/JSSC.2004.825246,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16544391170&doi=10.1109%2fJSSC.2004.825246&partnerID=40&md5=8b8a3f6462c88a0f41149a43edf6e836",Article,Scopus,2-s2.0-16544391170
"Nowick, S.M., O'Donnell, C.W.","On the existence of hazard-free multi-level logic",2003,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 1199171,"109","120",,4,10.1109/ASYNC.2003.1199171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957939139&doi=10.1109%2fASYNC.2003.1199171&partnerID=40&md5=75eb8fecd5ec7cfe2b91561292d192cb",Conference Paper,Scopus,2-s2.0-77957939139
"Li, Y.W., Patounakis, G., Jose, A., Shepard, K.L., Nowick, S.M.","Asynchronous datapath with software-controlled on-chip adaptive voltage scaling for multirate signal processing applications",2003,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 1199181,"216","225",,14,10.1109/ASYNC.2003.1199181,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957958738&doi=10.1109%2fASYNC.2003.1199181&partnerID=40&md5=beacb1abfa5582bc6996f4c5838e00e2",Conference Paper,Scopus,2-s2.0-77957958738
"Hassoun, S., Nowick, S.M., Stok, L.","IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems: Guest Editorial",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","6",,"662","664",,,10.1109/TCAD.2003.813395,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038380302&doi=10.1109%2fTCAD.2003.813395&partnerID=40&md5=0f3d5d10e0065735e86c5457540c183c",Conference Paper,Scopus,2-s2.0-0038380302
"Ozdag, R.O., Singh, M., Beerel, P.A., Nowick, S.M.","High-speed non-linear asynchronous pipelines",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998422,"1000","1007",,20,10.1109/DATE.2002.998422,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893814503&doi=10.1109%2fDATE.2002.998422&partnerID=40&md5=b6161904467ef8ee4605fe96ca4d1457",Conference Paper,Scopus,2-s2.0-84893814503
"Chelcea, T., Bardsley, A., Edwards, D., Nowick, S.M.","A burst-mode oriented back-end for the Balsa synthesis system",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998294,"330","337",,18,10.1109/DATE.2002.998294,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22944459409&doi=10.1109%2fDATE.2002.998294&partnerID=40&md5=dd3b03836afc987d8bce30b7da9c29aa",Conference Paper,Scopus,2-s2.0-22944459409
"Singh, M., Tierno, J.A., Rylyakov, A., Rylov, S., Nowick, S.M.","An adaptively-pipelined mixed synchronous-asynchronous digital FIR filter chip operating at 1.3 GigaHertz",2002,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,,,"84","95",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957931942&partnerID=40&md5=e03b549a05dfe8c34ccfdf0f64abd4c2",Conference Paper,Scopus,2-s2.0-77957931942
"Chelcea, T., Nowick, S.M.","Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems",2002,"Proceedings - Design Automation Conference",,,,"405","410",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036054368&partnerID=40&md5=b0cf5e13c8d8a4c6196b14185d582623",Conference Paper,Scopus,2-s2.0-0036054368
"Tierno, J., Rylyakov, A., Rylov, S., Singh, M., Ampadu, P., Nowick, S., Immediato, M., Gowda, S.","A 1.3 GSample/s 10-tap full-rate variable latency self-timed FIR filter with clocked interfaces",2002,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,"SUPPL.",,"42","43+392",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036231716&partnerID=40&md5=4ac5674627036ea8a49b73d842ac0bbc",Conference Paper,Scopus,2-s2.0-0036231716
"Tierno, J., Rylyakov, A., Rylov, S., Singh, M., Ampadu, P., Nowick, S., Immediato, M., Gowda, S.","A 1.3 Gsample/s 10-tap full-rate variable-latency self-timed FIR filter with clocked interfaces",2002,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,,,"","",,,10.1109/ISSCC.2002.992938,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013230927&doi=10.1109%2fISSCC.2002.992938&partnerID=40&md5=4175bae590bfd4902d6a642247241818",Article,Scopus,2-s2.0-85013230927
"Tierno, J., Rylyakov, A., Rylov, S., Singh, M., Ampadu, P., Nowick, S., Immediato, M., Gowda, S.","A 1.3 Gsample/s 10-tap full-rate variable-latency self-timed FIR filter with clocked interfaces",2002,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,,,"60","61+444+51",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036113496&partnerID=40&md5=262aaea9cd1c1858fc4c6f4fa1eca6e3",Conference Paper,Scopus,2-s2.0-0036113496
"Theobald, M., Nowick, S.M.","Transformations for the synthesis and optimization of asynchronous distributed control",2001,"Proceedings - Design Automation Conference",,,,"263","268",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034842165&partnerID=40&md5=1227a822919007f138607a80f85ee264",Conference Paper,Scopus,2-s2.0-0034842165
"Singh, M., Nowick, S.M.","MOUSETRAP: Ultra-high-speed transition-signaling asynchronous pipelines",2001,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"9","17",,49,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035186879&partnerID=40&md5=fa8aa16c0403f376d402660299d4fc4c",Conference Paper,Scopus,2-s2.0-0035186879
"Chelcea, T., Nowick, S.M.","Robust interfaces for mixed-timing systems with application to latency-insensitive protocols",2001,"Proceedings - Design Automation Conference",,,,"21","26",,84,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034853842&partnerID=40&md5=209c554a147496e096f23d3e4db2f480",Conference Paper,Scopus,2-s2.0-0034853842
"Singh, M., Nowick, S.M.","High-throughput asynchronous pipelines for fine-grain dynamic datapaths",2000,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 837017,"198","209",,71,10.1109/ASYNC.2000.837017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957934332&doi=10.1109%2fASYNC.2000.837017&partnerID=40&md5=1bd67380bd5193352fd019d859b8e2d4",Conference Paper,Scopus,2-s2.0-77957934332
"Chelcea, T., Nowick, S.M.","Low-latency asynchronous FIFO's using token rings",2000,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 837024,"210","220",,21,10.1109/ASYNC.2000.837024,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957931327&doi=10.1109%2fASYNC.2000.837024&partnerID=40&md5=f3e388587514f4a8667159ddc3b2d798",Conference Paper,Scopus,2-s2.0-77957931327
"Singh, M., Nowick, S.M.","Synthesis for logical initializability of synchronous finite-state machines",2000,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","8","5",,"542","557",,1,10.1109/92.894160,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034289988&doi=10.1109%2f92.894160&partnerID=40&md5=dd023f5d079f5e8106a1046e3f5f3385",Article,Scopus,2-s2.0-0034289988
"Chelcea, T., Nowick, S.M.","A low-latency FIFO for mixed-clock systems",2000,"Proceedings - IEEE Computer Society Workshop on VLSI 2000: System Design for a System-on-Chip Era, IWV 2000",,, 844540,"119","126",,66,10.1109/IWV.2000.844540,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961970530&doi=10.1109%2fIWV.2000.844540&partnerID=40&md5=2e3a41c092c911e83e8640aa108c47c9",Conference Paper,Scopus,2-s2.0-84961970530
"Singh, M., Nowick, S.M.","Fine-grain pipelined asynchronous adders for high-speed DSP applications",2000,"Proceedings - IEEE Computer Society Workshop on VLSI 2000: System Design for a System-on-Chip Era, IWV 2000",,, 844538,"111","118",,2,10.1109/IWV.2000.844538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961967572&doi=10.1109%2fIWV.2000.844538&partnerID=40&md5=909dc962fbbca8b46fbaf0ac10b49592",Conference Paper,Scopus,2-s2.0-84961967572
"Fuhrer, Robert M., Nowick, Steven M.","OPTIMISTA: state minimization of asynchronous FSMs for optimum output logic",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"7","13",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033319554&partnerID=40&md5=c3eafb4610044956a978c3174f0778d4",Conference Paper,Scopus,2-s2.0-0033319554
"Van Kees Berkel, C.H., Josephs, M.B., Nowick, S.M.","Scanning the technology applications of asynchronous circuits",1999,"Proceedings of the IEEE","87","2",,"223","233",,105,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033079595&partnerID=40&md5=a79cf0ade5e7f2e0944d9e59b257333e",Article,Scopus,2-s2.0-0033079595
"Josephs, M.B., Nowick, S.M., Van Kees Berkel, C.H.","Modeling and design of asynchronous circuits",1999,"Proceedings of the IEEE","87","2",,"234","242",,29,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033080328&partnerID=40&md5=a48ec5f44d6c69886db2b0be257b7751",Article,Scopus,2-s2.0-0033080328
"Brunvand, Erik, Nowick, Steven, Yun, Kenneth","Practical advances in asynchronous design and in asynchronous/synchronous interfaces",1999,"Proceedings - Design Automation Conference",,,,"104","109",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032629490&partnerID=40&md5=f83fe30a44e528b13121eb76a0e45b32",Article,Scopus,2-s2.0-0032629490
"Nowick, S.M., Josephs, M.B., van Berkel, C.H.","Special Issue on Asynchronous Circuits and Systems",1999,"Proceedings of the IEEE","87","2",,"219","222",,,10.1109/JPROC.1999.740015,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008025338&doi=10.1109%2fJPROC.1999.740015&partnerID=40&md5=27778e2deab28bc84e2b2d14bd726181",Note,Scopus,2-s2.0-85008025338
"Plana, L.A., Nowick, S.M.","Architectural optimization for low-power nonpipelined asynchronous systems",1998,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","6","1",,"56","65",,7,10.1109/92.661247,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032027374&doi=10.1109%2f92.661247&partnerID=40&md5=c757a05530ae32cb2b613034582b75d4",Article,Scopus,2-s2.0-0032027374
"Theobald, M., Nowick, S.M.","Fast heuristic and exact algorithms for two-level hazard-free logic minimization",1998,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","17","11",,"1130","1147",,16,10.1109/43.736186,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032205499&doi=10.1109%2f43.736186&partnerID=40&md5=d925222e69fad1f3f57dd48cdb194bc5",Article,Scopus,2-s2.0-0032205499
"Fuhrer, Robert M., Nowick, Steven M.","OPTIMIST: State minimization for optimal 2-level logic implementation",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"308","315",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031354141&partnerID=40&md5=b6dade3c97cb2cebdea0d65893b1ac2d",Conference Paper,Scopus,2-s2.0-0031354141
"Brunvand, Erik, Nowick, Steven, Yun, Kenneth","Practical advances in asynchronous design",1997,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"662","668",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031339728&partnerID=40&md5=dae63dee03dcfe8d77c51c89c70c6926",Conference Paper,Scopus,2-s2.0-0031339728
"Nowick, S.M., Jha, N.K., Cheng, F.-C.","Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","12",,"1514","1521",,5,10.1109/43.664232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031365529&doi=10.1109%2f43.664232&partnerID=40&md5=9f7cee69f705a5228eb24fde1169abd4",Article,Scopus,2-s2.0-0031365529
"Benes, Martin, Wolfe, Andrew, Nowick, Steven M.","High-speed asynchronous decompression circuit for embedded processors",1997,"Proceedings of the Conference on Advanced Research in VLSI",,,,"219","236",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031357181&partnerID=40&md5=d542fe9641ee22d788ed7368fd16c9c1",Conference Paper,Scopus,2-s2.0-0031357181
"Nowick, Steven M., Theobald, Michael","Synthesis of low-power asynchronous circuits in a specified environment",1997,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"92","95",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030657220&partnerID=40&md5=38d22d2a4a95126af9a10876131754b1",Conference Paper,Scopus,2-s2.0-0030657220
"Singh, M., Nowick, S.M.","Synthesis for logical initializability of synchronous finite state machines",1997,"Proceedings of the IEEE International Conference on VLSI Design",,,,"76","80",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030834043&partnerID=40&md5=3ab584bf112e6a6b550b7f1bfe8cd56b",Conference Paper,Scopus,2-s2.0-0030834043
"Nowick, Steven M., Yun, Kenneth Y., Beerel, Peter A., Dooply, Ayoob E.","Speculative completion for the design of high-performance asynchronous dynamic adders",1997,"Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems",,,,"210","223",,52,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030655326&partnerID=40&md5=febe07f4db8ee7e9c371929db506ccd5",Conference Paper,Scopus,2-s2.0-0030655326
"Nowick, S.M.","Design of a low-latency asynchronous adder using speculative completion",1996,"IEE Proceedings: Computers and Digital Techniques","143","5",,"301","306",,51,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030235195&partnerID=40&md5=4131057142833dd0bfd74308e0e5030d",Article,Scopus,2-s2.0-0030235195
"Singh, Montek, Nowick, Steven M.","Synthesis-for-initializability of asynchronous sequential machines",1996,"IEEE International Test Conference (TC)",,,,"232","241",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030383965&partnerID=40&md5=1a0961a738283d76b2239bab0ad54ef1",Conference Paper,Scopus,2-s2.0-0030383965
"Plana, Luis A., Nowick, Steven M.","Concurrency-oriented optimization for low-power asynchronous systems",1996,"IEEE Symposium on Low Power Electronics",,,,"151","156",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030416022&partnerID=40&md5=30d2ed617d0ca7f4c02cd0d857b823c5",Conference Paper,Scopus,2-s2.0-0030416022
"Plana, Luis A., Nowick, Steven M.","Concurrency-oriented optimization for low-power asynchronous systems",1996,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"151","156",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029719748&partnerID=40&md5=299d069888652934f9245c5c6d6d46d2",Conference Paper,Scopus,2-s2.0-0029719748
"Kudva, Prabhakar, Gopalakrishnan, Ganesh, Jacobson, Hans, Nowick, Steven M.","Synthesis of hazard-free customized CMOS complex-gate networks under multiple-input changes",1996,"Proceedings - Design Automation Conference",,,,"77","82",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029720904&partnerID=40&md5=ece30ddc994963d9612b3df6bedd1e74",Conference Paper,Scopus,2-s2.0-0029720904
"Theobald, Michael, Nowick, Steven M., Wu, Tao","Espresso-HF: A heuristic hazard-free minimizer for two-level logic",1996,"Proceedings - Design Automation Conference",,,,"71","76",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029705038&partnerID=40&md5=a1d414f6e295e4577122e53296f53fb3",Conference Paper,Scopus,2-s2.0-0029705038
"Beerel, Peter A., Yun, Kenneth Y., Nowick, Steven M., Yeh, Pei-Chuan","Estimation and bounding of energy consumption in burst-mode control circuits",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"26","33",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029488474&partnerID=40&md5=66e93900c20b350dc712cbceae3ea1a1",Conference Paper,Scopus,2-s2.0-0029488474
"Fuhrer, Robert M., Lin, Bill, Nowick, Steven M.","Symbolic hazard-free minimization and encoding of asynchronous finite state machines",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"604","611",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029488324&partnerID=40&md5=c3f7c9912d5ae03875afd1d9e0e49da9",Conference Paper,Scopus,2-s2.0-0029488324
"Nowick, S.M., Dill, D.L.","Exact Two-Level Minimization of Hazard-Free Logic with Multiple-Input Changes",1995,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","14","8",,"986","997",,34,10.1109/43.402498,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029357378&doi=10.1109%2f43.402498&partnerID=40&md5=794a4b28e6a998e69ece2e94c9c3b014",Article,Scopus,2-s2.0-0029357378
"Nowick, Steven M., Coates, Bill","UCLOCK: Automated design of high-performance unclocked state machines",1994,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"434","441",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028736051&partnerID=40&md5=7f2a41c780c843fadfdc43775e8c6f4d",Conference Paper,Scopus,2-s2.0-0028736051
"Gopalakrishnan, G., Brunvand, E., Michell, N., Nowick, S.M.","A Correctness Criterion for Asynchronous Circuit Validation and Optimization",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","11",,"1309","1318",,9,10.1109/43.329261,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028533091&doi=10.1109%2f43.329261&partnerID=40&md5=59695cd5ce3a35f38f9ac2314527ab2f",Article,Scopus,2-s2.0-0028533091
"Nowick, S.M., Dean, M.E., Dill, D.L., Horowitz, M.","The design of a high-performance cache controller: a case study in asynchronous synthesis",1993,"Integration, the VLSI Journal","15","3",,"241","262",,17,10.1016/0167-9260(93)90032-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027683881&doi=10.1016%2f0167-9260%2893%2990032-8&partnerID=40&md5=fa144535ecf93d8b78abd067867b0ddd",Article,Scopus,2-s2.0-0027683881
"Nowick, Steven M., Dill, David L.","Exact two-level minimization of hazard-free logic with multiple-input changes",1992,"IEEE/ACM International Conference on Computer-Aided Design",,,,"626","630",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026978942&partnerID=40&md5=4a54e741905b08ccd9590dd668bc7788",Conference Paper,Scopus,2-s2.0-0026978942
"Nowick, Steven M., Dill, David L.","Automatic synthesis of locally-clocked asynchronous state machines",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"318","321",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027044075&partnerID=40&md5=8649a1d50815163251cc680830bdbc04",Conference Paper,Scopus,2-s2.0-0027044075
"Dill, D.L., Nowick, S.M., Sproull, R.F.","Specification and automatic verification of self-timed queues",1992,"Formal Methods in System Design","1","1",,"29","60",,8,10.1007/BF00464356,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4043164267&doi=10.1007%2fBF00464356&partnerID=40&md5=0493c6f375b28dbaa7d98dd72a15d071",Article,Scopus,2-s2.0-4043164267
"Nowick, Steven M., Dill, David L.","Synthesis of asynchronous state machines using a local clock",1991,"IEEE International Conference on Computer Design - VLSI in Computers and Processors",,,,"192","197",,29,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026297384&partnerID=40&md5=1cb1459f79b92b6fad3cf126c11a4f29",Conference Paper,Scopus,2-s2.0-0026297384
"Nowick, Steven M., Dill, David L.","Practicality of state-machine verification of speed-independent circuits",1989,,,,,"266","269",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024889666&partnerID=40&md5=db37f8f2baeb215ffa25a09e00963aec",Conference Paper,Scopus,2-s2.0-0024889666
"Dill, David L., Nowick, Steven M., Sproull, Robert F.","Automatic verification of speed-independent circuits with Petri net specifications",1989,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"212","216",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024890980&partnerID=40&md5=8ac28069a642e99c798d40f2bf75b110",Conference Paper,Scopus,2-s2.0-0024890980
