
stm32L4_LoRa_Hop_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007694  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08007824  08007824  00008824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a14  08007a14  00009084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007a14  08007a14  00008a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a1c  08007a1c  00009084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a1c  08007a1c  00008a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a20  08007a20  00008a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08007a24  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000200c  20000084  08007aa8  00009084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002090  08007aa8  00009090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001487a  00000000  00000000  000090b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002efd  00000000  00000000  0001d92e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a0  00000000  00000000  00020830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e65  00000000  00000000  00021ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000288bd  00000000  00000000  00022935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015850  00000000  00000000  0004b1f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6895  00000000  00000000  00060a42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001572d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005494  00000000  00000000  0015731c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  0015c7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800780c 	.word	0x0800780c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	0800780c 	.word	0x0800780c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <init_LL>:
 *
 * @param LL_handler* h_LL  linked list handler.
 *
 * @return: none
 */
void init_LL(LL_handler* h_LL){
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  h_LL->head = 0;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	2200      	movs	r2, #0
 80005a8:	801a      	strh	r2, [r3, #0]
  h_LL->tail = 0;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	2200      	movs	r2, #0
 80005ae:	805a      	strh	r2, [r3, #2]
  h_LL->ins_idx = 0;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2200      	movs	r2, #0
 80005b4:	809a      	strh	r2, [r3, #4]

  h_LL->ll_status = LL_EMPTY;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	2201      	movs	r2, #1
 80005ba:	731a      	strb	r2, [r3, #12]

  // init free node sequence:
  for(uint16_t i = 0; i < BUFF_FIFO_SIZE; i++){
 80005bc:	2300      	movs	r3, #0
 80005be:	81fb      	strh	r3, [r7, #14]
 80005c0:	e00b      	b.n	80005da <init_LL+0x3e>

    h_LL->ll_buff[i].next_free_idx = i + 1;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	689a      	ldr	r2, [r3, #8]
 80005c6:	89fb      	ldrh	r3, [r7, #14]
 80005c8:	00db      	lsls	r3, r3, #3
 80005ca:	4413      	add	r3, r2
 80005cc:	89fa      	ldrh	r2, [r7, #14]
 80005ce:	3201      	adds	r2, #1
 80005d0:	b292      	uxth	r2, r2
 80005d2:	80da      	strh	r2, [r3, #6]
  for(uint16_t i = 0; i < BUFF_FIFO_SIZE; i++){
 80005d4:	89fb      	ldrh	r3, [r7, #14]
 80005d6:	3301      	adds	r3, #1
 80005d8:	81fb      	strh	r3, [r7, #14]
 80005da:	89fb      	ldrh	r3, [r7, #14]
 80005dc:	2b63      	cmp	r3, #99	@ 0x63
 80005de:	d9f0      	bls.n	80005c2 <init_LL+0x26>
  }

  // link last element to the flag "LL IS FULL"
  h_LL->ll_buff[BUFF_FIFO_SIZE - 1].next_free_idx = LL_IDX_IS_FULL;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	f503 7346 	add.w	r3, r3, #792	@ 0x318
 80005e8:	2264      	movs	r2, #100	@ 0x64
 80005ea:	80da      	strh	r2, [r3, #6]
}
 80005ec:	bf00      	nop
 80005ee:	3714      	adds	r7, #20
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr

080005f8 <init_buffers>:
 *
 * @param h_rx_tx*  h_rx_tx  pointer to the buffer handler (which includes handlers for both RX and TX lists).
 *
 * @return: none
 */
void init_buffers(h_rx_tx* h_rx_tx){
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  // init RX FIFO
  for (uint16_t i = 0; i < BUFF_FIFO_SIZE; i++){
 8000600:	2300      	movs	r3, #0
 8000602:	81fb      	strh	r3, [r7, #14]
 8000604:	e016      	b.n	8000634 <init_buffers+0x3c>
    h_rx_tx->h_rx[i].slot_free = true;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	6859      	ldr	r1, [r3, #4]
 800060a:	89fa      	ldrh	r2, [r7, #14]
 800060c:	4613      	mov	r3, r2
 800060e:	015b      	lsls	r3, r3, #5
 8000610:	4413      	add	r3, r2
 8000612:	005b      	lsls	r3, r3, #1
 8000614:	440b      	add	r3, r1
 8000616:	2201      	movs	r2, #1
 8000618:	701a      	strb	r2, [r3, #0]
    h_rx_tx->h_rx[i].ll_idx = TX_IDX_EMPTY;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	6859      	ldr	r1, [r3, #4]
 800061e:	89fa      	ldrh	r2, [r7, #14]
 8000620:	4613      	mov	r3, r2
 8000622:	015b      	lsls	r3, r3, #5
 8000624:	4413      	add	r3, r2
 8000626:	005b      	lsls	r3, r3, #1
 8000628:	440b      	add	r3, r1
 800062a:	2270      	movs	r2, #112	@ 0x70
 800062c:	805a      	strh	r2, [r3, #2]
  for (uint16_t i = 0; i < BUFF_FIFO_SIZE; i++){
 800062e:	89fb      	ldrh	r3, [r7, #14]
 8000630:	3301      	adds	r3, #1
 8000632:	81fb      	strh	r3, [r7, #14]
 8000634:	89fb      	ldrh	r3, [r7, #14]
 8000636:	2b63      	cmp	r3, #99	@ 0x63
 8000638:	d9e5      	bls.n	8000606 <init_buffers+0xe>
  }

  // init Linked List for TX sequence
  init_LL(h_rx_tx->h_tx);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4618      	mov	r0, r3
 8000640:	f7ff ffac 	bl	800059c <init_LL>
}
 8000644:	bf00      	nop
 8000646:	3710      	adds	r7, #16
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <read_register>:
 * @param *buffer pointer to data buffer to be written into the register
 * @param length  size_t specifying amount of bytes to be written
 *
 * @return: false if an SPI error occurred, true otherwise
 */
static bool read_register(rfm95_handle_t *handle, uint8_t reg, uint8_t *buffer, size_t length) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b086      	sub	sp, #24
 8000650:	af00      	add	r7, sp, #0
 8000652:	60f8      	str	r0, [r7, #12]
 8000654:	607a      	str	r2, [r7, #4]
 8000656:	603b      	str	r3, [r7, #0]
 8000658:	460b      	mov	r3, r1
 800065a:	72fb      	strb	r3, [r7, #11]
  HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	6898      	ldr	r0, [r3, #8]
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	899b      	ldrh	r3, [r3, #12]
 8000664:	2200      	movs	r2, #0
 8000666:	4619      	mov	r1, r3
 8000668:	f002 fa28 	bl	8002abc <HAL_GPIO_WritePin>

  uint8_t transmit_buffer = reg & 0x7fu;
 800066c:	7afb      	ldrb	r3, [r7, #11]
 800066e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000672:	b2db      	uxtb	r3, r3
 8000674:	75fb      	strb	r3, [r7, #23]

  if (HAL_SPI_Transmit(handle->spi_handle, &transmit_buffer, 1, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	6858      	ldr	r0, [r3, #4]
 800067a:	f107 0117 	add.w	r1, r7, #23
 800067e:	230a      	movs	r3, #10
 8000680:	2201      	movs	r2, #1
 8000682:	f004 fd02 	bl	800508a <HAL_SPI_Transmit>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <read_register+0x44>
    return false;
 800068c:	2300      	movs	r3, #0
 800068e:	e015      	b.n	80006bc <read_register+0x70>
  }

  if (HAL_SPI_Receive(handle->spi_handle, buffer, length, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	6858      	ldr	r0, [r3, #4]
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	b29a      	uxth	r2, r3
 8000698:	230a      	movs	r3, #10
 800069a:	6879      	ldr	r1, [r7, #4]
 800069c:	f004 fe6b 	bl	8005376 <HAL_SPI_Receive>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <read_register+0x5e>
    return false;
 80006a6:	2300      	movs	r3, #0
 80006a8:	e008      	b.n	80006bc <read_register+0x70>
  }

  HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	6898      	ldr	r0, [r3, #8]
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	899b      	ldrh	r3, [r3, #12]
 80006b2:	2201      	movs	r2, #1
 80006b4:	4619      	mov	r1, r3
 80006b6:	f002 fa01 	bl	8002abc <HAL_GPIO_WritePin>

  return true;
 80006ba:	2301      	movs	r3, #1
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3718      	adds	r7, #24
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <write_register>:
 * @param value   uint8_t specifying byte to be written into the register
 *
 *
 * @return: false if an SPI error occurred, true otherwise
 */
static bool write_register(rfm95_handle_t *handle, uint8_t reg, uint8_t value) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	460b      	mov	r3, r1
 80006ce:	70fb      	strb	r3, [r7, #3]
 80006d0:	4613      	mov	r3, r2
 80006d2:	70bb      	strb	r3, [r7, #2]
  HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	6898      	ldr	r0, [r3, #8]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	899b      	ldrh	r3, [r3, #12]
 80006dc:	2200      	movs	r2, #0
 80006de:	4619      	mov	r1, r3
 80006e0:	f002 f9ec 	bl	8002abc <HAL_GPIO_WritePin>

  uint8_t transmit_buffer[2] = {(reg | 0x80u), value};
 80006e4:	78fb      	ldrb	r3, [r7, #3]
 80006e6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	733b      	strb	r3, [r7, #12]
 80006ee:	78bb      	ldrb	r3, [r7, #2]
 80006f0:	737b      	strb	r3, [r7, #13]

  if (HAL_SPI_Transmit(handle->spi_handle, transmit_buffer, 2, RFM95_SPI_TIMEOUT) != HAL_OK) {
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	6858      	ldr	r0, [r3, #4]
 80006f6:	f107 010c 	add.w	r1, r7, #12
 80006fa:	230a      	movs	r3, #10
 80006fc:	2202      	movs	r2, #2
 80006fe:	f004 fcc4 	bl	800508a <HAL_SPI_Transmit>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <write_register+0x48>
    return false;
 8000708:	2300      	movs	r3, #0
 800070a:	e008      	b.n	800071e <write_register+0x5a>
  }

  HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	6898      	ldr	r0, [r3, #8]
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	899b      	ldrh	r3, [r3, #12]
 8000714:	2201      	movs	r2, #1
 8000716:	4619      	mov	r1, r3
 8000718:	f002 f9d0 	bl	8002abc <HAL_GPIO_WritePin>

  return true;
 800071c:	2301      	movs	r3, #1
}
 800071e:	4618      	mov	r0, r3
 8000720:	3710      	adds	r7, #16
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
	...

08000728 <rfm95_modify_power>:
 * @param *handle pointer to handle structure containing rfm95 configurations (refer to .h file for additional details
 *                about the structure).
 *
 * @return: false if an error occurred, true otherwise
 */
static bool rfm95_modify_power(rfm95_handle_t *handle){
 8000728:	b580      	push	{r7, lr}
 800072a:	b084      	sub	sp, #16
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
	memset(&pa_config, 0, sizeof(pa_config));
 8000730:	2201      	movs	r2, #1
 8000732:	2100      	movs	r1, #0
 8000734:	482e      	ldr	r0, [pc, #184]	@ (80007f0 <rfm95_modify_power+0xc8>)
 8000736:	f006 fae7 	bl	8006d08 <memset>
	uint8_t pa_dac_config = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	73fb      	strb	r3, [r7, #15]

	uint8_t power = handle->config.tx_power;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000744:	73bb      	strb	r3, [r7, #14]

	if (power >= 2 && power <= 17) {
 8000746:	7bbb      	ldrb	r3, [r7, #14]
 8000748:	2b01      	cmp	r3, #1
 800074a:	d91a      	bls.n	8000782 <rfm95_modify_power+0x5a>
 800074c:	7bbb      	ldrb	r3, [r7, #14]
 800074e:	2b11      	cmp	r3, #17
 8000750:	d817      	bhi.n	8000782 <rfm95_modify_power+0x5a>
		pa_config.max_power = 7;
 8000752:	4a27      	ldr	r2, [pc, #156]	@ (80007f0 <rfm95_modify_power+0xc8>)
 8000754:	7813      	ldrb	r3, [r2, #0]
 8000756:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800075a:	7013      	strb	r3, [r2, #0]
		pa_config.pa_select = 1;
 800075c:	4a24      	ldr	r2, [pc, #144]	@ (80007f0 <rfm95_modify_power+0xc8>)
 800075e:	7813      	ldrb	r3, [r2, #0]
 8000760:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000764:	7013      	strb	r3, [r2, #0]
		pa_config.output_power = (power - 2);
 8000766:	7bbb      	ldrb	r3, [r7, #14]
 8000768:	3b02      	subs	r3, #2
 800076a:	b2db      	uxtb	r3, r3
 800076c:	f003 030f 	and.w	r3, r3, #15
 8000770:	b2d9      	uxtb	r1, r3
 8000772:	4a1f      	ldr	r2, [pc, #124]	@ (80007f0 <rfm95_modify_power+0xc8>)
 8000774:	7813      	ldrb	r3, [r2, #0]
 8000776:	f361 0303 	bfi	r3, r1, #0, #4
 800077a:	7013      	strb	r3, [r2, #0]
		pa_dac_config = RFM95_PA_DAC_LOW_POWER;
 800077c:	2384      	movs	r3, #132	@ 0x84
 800077e:	73fb      	strb	r3, [r7, #15]
 8000780:	e013      	b.n	80007aa <rfm95_modify_power+0x82>

	} else if (power == 20) {
 8000782:	7bbb      	ldrb	r3, [r7, #14]
 8000784:	2b14      	cmp	r3, #20
 8000786:	d110      	bne.n	80007aa <rfm95_modify_power+0x82>
		pa_config.max_power = 7;
 8000788:	4a19      	ldr	r2, [pc, #100]	@ (80007f0 <rfm95_modify_power+0xc8>)
 800078a:	7813      	ldrb	r3, [r2, #0]
 800078c:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8000790:	7013      	strb	r3, [r2, #0]
		pa_config.pa_select = 1;
 8000792:	4a17      	ldr	r2, [pc, #92]	@ (80007f0 <rfm95_modify_power+0xc8>)
 8000794:	7813      	ldrb	r3, [r2, #0]
 8000796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800079a:	7013      	strb	r3, [r2, #0]
		pa_config.output_power = 15;
 800079c:	4a14      	ldr	r2, [pc, #80]	@ (80007f0 <rfm95_modify_power+0xc8>)
 800079e:	7813      	ldrb	r3, [r2, #0]
 80007a0:	f043 030f 	orr.w	r3, r3, #15
 80007a4:	7013      	strb	r3, [r2, #0]
		pa_dac_config = RFM95_PA_DAC_HIGH_POWER;
 80007a6:	2387      	movs	r3, #135	@ 0x87
 80007a8:	73fb      	strb	r3, [r7, #15]
	}

	if (!write_register(handle, RFM95_REGISTER_PA_CONFIG, pa_config.buffer)) return false;
 80007aa:	4b11      	ldr	r3, [pc, #68]	@ (80007f0 <rfm95_modify_power+0xc8>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	461a      	mov	r2, r3
 80007b0:	2109      	movs	r1, #9
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f7ff ff86 	bl	80006c4 <write_register>
 80007b8:	4603      	mov	r3, r0
 80007ba:	f083 0301 	eor.w	r3, r3, #1
 80007be:	b2db      	uxtb	r3, r3
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <rfm95_modify_power+0xa0>
 80007c4:	2300      	movs	r3, #0
 80007c6:	e00e      	b.n	80007e6 <rfm95_modify_power+0xbe>
	if (!write_register(handle, RFM95_REGISTER_PA_DAC, pa_dac_config)) return false;
 80007c8:	7bfb      	ldrb	r3, [r7, #15]
 80007ca:	461a      	mov	r2, r3
 80007cc:	214d      	movs	r1, #77	@ 0x4d
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f7ff ff78 	bl	80006c4 <write_register>
 80007d4:	4603      	mov	r3, r0
 80007d6:	f083 0301 	eor.w	r3, r3, #1
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <rfm95_modify_power+0xbc>
 80007e0:	2300      	movs	r3, #0
 80007e2:	e000      	b.n	80007e6 <rfm95_modify_power+0xbe>

	return true;
 80007e4:	2301      	movs	r3, #1
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3710      	adds	r7, #16
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	200000a0 	.word	0x200000a0

080007f4 <rfm95_modify_SF>:
 * @param *handle pointer to handle structure containing rfm95 configurations (refer to .h file for additional details
 *                about the structure).
 *
 * @return: false if an error occurred, true otherwise
 */
static bool rfm95_modify_SF(rfm95_handle_t *handle){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b086      	sub	sp, #24
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
	uint8_t  sf = RFM95_SF[handle->config.sf];
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000802:	461a      	mov	r2, r3
 8000804:	4b2a      	ldr	r3, [pc, #168]	@ (80008b0 <rfm95_modify_SF+0xbc>)
 8000806:	5c9b      	ldrb	r3, [r3, r2]
 8000808:	75fb      	strb	r3, [r7, #23]

	// Configure modem SF (depends on user configuration + DR offset):
	uint8_t sf_bits = (sf << 4) | 0x04; // set SF + CRC enable
 800080a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800080e:	011b      	lsls	r3, r3, #4
 8000810:	b25b      	sxtb	r3, r3
 8000812:	f043 0304 	orr.w	r3, r3, #4
 8000816:	b25b      	sxtb	r3, r3
 8000818:	75bb      	strb	r3, [r7, #22]
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, sf_bits)) return false;
 800081a:	7dbb      	ldrb	r3, [r7, #22]
 800081c:	461a      	mov	r2, r3
 800081e:	211e      	movs	r1, #30
 8000820:	6878      	ldr	r0, [r7, #4]
 8000822:	f7ff ff4f 	bl	80006c4 <write_register>
 8000826:	4603      	mov	r3, r0
 8000828:	f083 0301 	eor.w	r3, r3, #1
 800082c:	b2db      	uxtb	r3, r3
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <rfm95_modify_SF+0x42>
 8000832:	2300      	movs	r3, #0
 8000834:	e038      	b.n	80008a8 <rfm95_modify_SF+0xb4>

	// AGC on (suggested in application note), LDR optimization only for Ts > 16 ms
	uint32_t bw = RFM95_BW_HZ[handle->config.bandwidth];
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800083c:	461a      	mov	r2, r3
 800083e:	4b1d      	ldr	r3, [pc, #116]	@ (80008b4 <rfm95_modify_SF+0xc0>)
 8000840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000844:	613b      	str	r3, [r7, #16]

	// compute symbol time (in ms) based on current settings:
	float curr_ts = 1e3*(((float) (1<<sf)) / bw);
 8000846:	7dfb      	ldrb	r3, [r7, #23]
 8000848:	2201      	movs	r2, #1
 800084a:	fa02 f303 	lsl.w	r3, r2, r3
 800084e:	ee07 3a90 	vmov	s15, r3
 8000852:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	ee07 3a90 	vmov	s15, r3
 800085c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000864:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80008b8 <rfm95_modify_SF+0xc4>
 8000868:	ee67 7a87 	vmul.f32	s15, s15, s14
 800086c:	edc7 7a03 	vstr	s15, [r7, #12]
	uint8_t LDRoptimize = curr_ts >= 16 ? 0x0C : 0x04;
 8000870:	edd7 7a03 	vldr	s15, [r7, #12]
 8000874:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8000878:	eef4 7ac7 	vcmpe.f32	s15, s14
 800087c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000880:	db01      	blt.n	8000886 <rfm95_modify_SF+0x92>
 8000882:	230c      	movs	r3, #12
 8000884:	e000      	b.n	8000888 <rfm95_modify_SF+0x94>
 8000886:	2304      	movs	r3, #4
 8000888:	72fb      	strb	r3, [r7, #11]
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, LDRoptimize)) return false;
 800088a:	7afb      	ldrb	r3, [r7, #11]
 800088c:	461a      	mov	r2, r3
 800088e:	2126      	movs	r1, #38	@ 0x26
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	f7ff ff17 	bl	80006c4 <write_register>
 8000896:	4603      	mov	r3, r0
 8000898:	f083 0301 	eor.w	r3, r3, #1
 800089c:	b2db      	uxtb	r3, r3
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <rfm95_modify_SF+0xb2>
 80008a2:	2300      	movs	r3, #0
 80008a4:	e000      	b.n	80008a8 <rfm95_modify_SF+0xb4>

	return true;
 80008a6:	2301      	movs	r3, #1
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3718      	adds	r7, #24
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	0800798c 	.word	0x0800798c
 80008b4:	0800796c 	.word	0x0800796c
 80008b8:	447a0000 	.word	0x447a0000

080008bc <rfm95_modify_CR_BW>:
 * @param *handle pointer to handle structure containing rfm95 configurations (refer to .h file for additional details
 *                about the structure).
 *
 * @return: false if an error occurred, true otherwise
 */
static bool rfm95_modify_CR_BW(rfm95_handle_t *handle){
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	uint8_t  cr = RFM95_CR[handle->config.cr];
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80008ca:	461a      	mov	r2, r3
 80008cc:	4b13      	ldr	r3, [pc, #76]	@ (800091c <rfm95_modify_CR_BW+0x60>)
 80008ce:	5c9b      	ldrb	r3, [r3, r2]
 80008d0:	75fb      	strb	r3, [r7, #23]
	uint32_t bw = RFM95_BW_BIN[handle->config.bandwidth];
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80008d8:	461a      	mov	r2, r3
 80008da:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <rfm95_modify_CR_BW+0x64>)
 80008dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008e0:	613b      	str	r3, [r7, #16]

	uint8_t data = (bw << 4) | (cr << 1);
 80008e2:	693b      	ldr	r3, [r7, #16]
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	011b      	lsls	r3, r3, #4
 80008e8:	b2da      	uxtb	r2, r3
 80008ea:	7dfb      	ldrb	r3, [r7, #23]
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	4313      	orrs	r3, r2
 80008f2:	73fb      	strb	r3, [r7, #15]
	if(!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, data)) return false;
 80008f4:	7bfb      	ldrb	r3, [r7, #15]
 80008f6:	461a      	mov	r2, r3
 80008f8:	211d      	movs	r1, #29
 80008fa:	6878      	ldr	r0, [r7, #4]
 80008fc:	f7ff fee2 	bl	80006c4 <write_register>
 8000900:	4603      	mov	r3, r0
 8000902:	f083 0301 	eor.w	r3, r3, #1
 8000906:	b2db      	uxtb	r3, r3
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <rfm95_modify_CR_BW+0x54>
 800090c:	2300      	movs	r3, #0
 800090e:	e000      	b.n	8000912 <rfm95_modify_CR_BW+0x56>

	return true;
 8000910:	2301      	movs	r3, #1
}
 8000912:	4618      	mov	r0, r3
 8000914:	3718      	adds	r7, #24
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	08007994 	.word	0x08007994
 8000920:	0800797c 	.word	0x0800797c

08000924 <rfm95_modify_frequency>:
 * @param *handle pointer to handle structure containing rfm95 configurations (refer to .h file for additional details
 *                about the structure).
 *
 * @return: false if an error occurred, true otherwise
 */
static bool rfm95_modify_frequency(rfm95_handle_t *handle){
 8000924:	b5b0      	push	{r4, r5, r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = handle->config.channel_freq;
 800092c:	6879      	ldr	r1, [r7, #4]
 800092e:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 8000930:	6179      	str	r1, [r7, #20]

  // FQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = ((uint64_t)frequency << 19) / RFM95_TCXO_FREQ;
 8000932:	6979      	ldr	r1, [r7, #20]
 8000934:	2000      	movs	r0, #0
 8000936:	460a      	mov	r2, r1
 8000938:	4603      	mov	r3, r0
 800093a:	0b55      	lsrs	r5, r2, #13
 800093c:	04d4      	lsls	r4, r2, #19
 800093e:	4a27      	ldr	r2, [pc, #156]	@ (80009dc <rfm95_modify_frequency+0xb8>)
 8000940:	f04f 0300 	mov.w	r3, #0
 8000944:	4620      	mov	r0, r4
 8000946:	4629      	mov	r1, r5
 8000948:	f7ff fc92 	bl	8000270 <__aeabi_uldivmod>
 800094c:	4602      	mov	r2, r0
 800094e:	460b      	mov	r3, r1
 8000950:	e9c7 2302 	strd	r2, r3, [r7, #8]

  if (!write_register(handle, RFM95_REGISTER_FR_MSB, (uint8_t)(frf >> 16))) return false;
 8000954:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000958:	f04f 0200 	mov.w	r2, #0
 800095c:	f04f 0300 	mov.w	r3, #0
 8000960:	0c02      	lsrs	r2, r0, #16
 8000962:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000966:	0c0b      	lsrs	r3, r1, #16
 8000968:	b2d3      	uxtb	r3, r2
 800096a:	461a      	mov	r2, r3
 800096c:	2106      	movs	r1, #6
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff fea8 	bl	80006c4 <write_register>
 8000974:	4603      	mov	r3, r0
 8000976:	f083 0301 	eor.w	r3, r3, #1
 800097a:	b2db      	uxtb	r3, r3
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <rfm95_modify_frequency+0x60>
 8000980:	2300      	movs	r3, #0
 8000982:	e026      	b.n	80009d2 <rfm95_modify_frequency+0xae>
  if (!write_register(handle, RFM95_REGISTER_FR_MID, (uint8_t)(frf >> 8))) return false;
 8000984:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000988:	f04f 0200 	mov.w	r2, #0
 800098c:	f04f 0300 	mov.w	r3, #0
 8000990:	0a02      	lsrs	r2, r0, #8
 8000992:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000996:	0a0b      	lsrs	r3, r1, #8
 8000998:	b2d3      	uxtb	r3, r2
 800099a:	461a      	mov	r2, r3
 800099c:	2107      	movs	r1, #7
 800099e:	6878      	ldr	r0, [r7, #4]
 80009a0:	f7ff fe90 	bl	80006c4 <write_register>
 80009a4:	4603      	mov	r3, r0
 80009a6:	f083 0301 	eor.w	r3, r3, #1
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <rfm95_modify_frequency+0x90>
 80009b0:	2300      	movs	r3, #0
 80009b2:	e00e      	b.n	80009d2 <rfm95_modify_frequency+0xae>
  if (!write_register(handle, RFM95_REGISTER_FR_LSB, (uint8_t)(frf >> 0))) return false;
 80009b4:	7a3b      	ldrb	r3, [r7, #8]
 80009b6:	461a      	mov	r2, r3
 80009b8:	2108      	movs	r1, #8
 80009ba:	6878      	ldr	r0, [r7, #4]
 80009bc:	f7ff fe82 	bl	80006c4 <write_register>
 80009c0:	4603      	mov	r3, r0
 80009c2:	f083 0301 	eor.w	r3, r3, #1
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <rfm95_modify_frequency+0xac>
 80009cc:	2300      	movs	r3, #0
 80009ce:	e000      	b.n	80009d2 <rfm95_modify_frequency+0xae>

	return true;
 80009d0:	2301      	movs	r3, #1
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3718      	adds	r7, #24
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bdb0      	pop	{r4, r5, r7, pc}
 80009da:	bf00      	nop
 80009dc:	01e84800 	.word	0x01e84800

080009e0 <rfm95_modify_syncWord>:
 * @param *handle pointer to handle structure containing rfm95 configurations (refer to .h file for additional details
 *                about the structure).
 *
 * @return: false if an error occurred, true otherwise
 */
static bool rfm95_modify_syncWord(rfm95_handle_t *handle){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  if (!write_register(handle, RFM95_REGISTER_SYNC_WORD, handle->config.sync_word)) return false;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80009ee:	461a      	mov	r2, r3
 80009f0:	2139      	movs	r1, #57	@ 0x39
 80009f2:	6878      	ldr	r0, [r7, #4]
 80009f4:	f7ff fe66 	bl	80006c4 <write_register>
 80009f8:	4603      	mov	r3, r0
 80009fa:	f083 0301 	eor.w	r3, r3, #1
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <rfm95_modify_syncWord+0x28>
 8000a04:	2300      	movs	r3, #0
 8000a06:	e000      	b.n	8000a0a <rfm95_modify_syncWord+0x2a>

	return true;
 8000a08:	2301      	movs	r3, #1
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
	...

08000a14 <config_load_default>:
 *
 * @param *handle rfm95_handle_t structure containing RFM95 configurations and function pointers.
 *
 * @return void.
 */
static void config_load_default(rfm95_handle_t *handle){
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  if (handle->config.sf == 0) 					rfm95_set_SF(handle, RFM95_SF7);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d103      	bne.n	8000a2e <config_load_default+0x1a>
 8000a26:	2100      	movs	r1, #0
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	f000 f982 	bl	8000d32 <rfm95_set_SF>
  if (handle->config.cr == 0) 					rfm95_set_CR(handle, RFM95_CR4_5);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d103      	bne.n	8000a40 <config_load_default+0x2c>
 8000a38:	2100      	movs	r1, #0
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f000 f989 	bl	8000d52 <rfm95_set_CR>
  if (handle->config.tx_power == 0)  		rfm95_set_power(handle, 14);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d103      	bne.n	8000a52 <config_load_default+0x3e>
 8000a4a:	210e      	movs	r1, #14
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f000 f954 	bl	8000cfa <rfm95_set_power>
  if (handle->config.bandwidth == 0) 		rfm95_set_BW(handle, RFM95_BW125);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d103      	bne.n	8000a64 <config_load_default+0x50>
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	6878      	ldr	r0, [r7, #4]
 8000a60:	f000 f987 	bl	8000d72 <rfm95_set_BW>
  if (handle->config.sync_word == 0) 		rfm95_set_syncWord(handle, LORA_DEF_SYNC_WORD);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d103      	bne.n	8000a76 <config_load_default+0x62>
 8000a6e:	2112      	movs	r1, #18
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f000 f9af 	bl	8000dd4 <rfm95_set_syncWord>
  if (handle->config.channel_freq == 0) rfm95_set_frequency(handle, 868000000);
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d104      	bne.n	8000a88 <config_load_default+0x74>
 8000a7e:	4904      	ldr	r1, [pc, #16]	@ (8000a90 <config_load_default+0x7c>)
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f000 f987 	bl	8000d94 <rfm95_set_frequency>

  return;
 8000a86:	bf00      	nop
 8000a88:	bf00      	nop
}
 8000a8a:	3708      	adds	r7, #8
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	33bca100 	.word	0x33bca100

08000a94 <wait_for_irq>:
 * @param interrupt  rfm95_interrupt_t defining the interrupt event to wait for (DIO0, DIO1, DIO5 supported in this version)
 * @param timeout_ms uint32_t defining the maximum timeout in ms.
 *
 * @return true if an interrupt is received within the specified timeout, false otherwise
 */
static bool wait_for_irq(rfm95_handle_t *handle, rfm95_interrupt_t interrupt, uint32_t timeout_ms) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	60f8      	str	r0, [r7, #12]
 8000a9c:	460b      	mov	r3, r1
 8000a9e:	607a      	str	r2, [r7, #4]
 8000aa0:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout_tick = handle->get_precision_tick() + timeout_ms * handle->precision_tick_frequency / 1000;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	6a1b      	ldr	r3, [r3, #32]
 8000aa6:	4798      	blx	r3
 8000aa8:	4601      	mov	r1, r0
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	699b      	ldr	r3, [r3, #24]
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	fb02 f303 	mul.w	r3, r2, r3
 8000ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8000aec <wait_for_irq+0x58>)
 8000ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8000aba:	099b      	lsrs	r3, r3, #6
 8000abc:	440b      	add	r3, r1
 8000abe:	617b      	str	r3, [r7, #20]

  while (handle->interrupt_times[interrupt] == 0) {
 8000ac0:	e008      	b.n	8000ad4 <wait_for_irq+0x40>
    if (handle->get_precision_tick() >= timeout_tick) {
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	6a1b      	ldr	r3, [r3, #32]
 8000ac6:	4798      	blx	r3
 8000ac8:	4602      	mov	r2, r0
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d801      	bhi.n	8000ad4 <wait_for_irq+0x40>
      return false;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	e007      	b.n	8000ae4 <wait_for_irq+0x50>
  while (handle->interrupt_times[interrupt] == 0) {
 8000ad4:	7afa      	ldrb	r2, [r7, #11]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	320c      	adds	r2, #12
 8000ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d0ef      	beq.n	8000ac2 <wait_for_irq+0x2e>
    }
  }

  return true;
 8000ae2:	2301      	movs	r3, #1
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3718      	adds	r7, #24
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	10624dd3 	.word	0x10624dd3

08000af0 <rfm95_init>:



// -------------------------------- USER PUBLIC FUNCTIONS -------------------------------

uint16_t rfm95_init(rfm95_handle_t *handle){
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]


  reset_rfm(handle);
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f000 f8e0 	bl	8000cbe <reset_rfm>

  // setup default configurations:
  config_load_default(handle);
 8000afe:	6878      	ldr	r0, [r7, #4]
 8000b00:	f7ff ff88 	bl	8000a14 <config_load_default>

  // Check for correct version.
  uint8_t version;
  if (!read_register(handle, RFM95_REGISTER_VERSION, &version, 1)) return false;
 8000b04:	f107 020f 	add.w	r2, r7, #15
 8000b08:	2301      	movs	r3, #1
 8000b0a:	2142      	movs	r1, #66	@ 0x42
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f7ff fd9d 	bl	800064c <read_register>
 8000b12:	4603      	mov	r3, r0
 8000b14:	f083 0301 	eor.w	r3, r3, #1
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <rfm95_init+0x32>
 8000b1e:	2300      	movs	r3, #0
 8000b20:	e0c9      	b.n	8000cb6 <rfm95_init+0x1c6>
  if (version != RFM9x_VER) return false;
 8000b22:	7bfb      	ldrb	r3, [r7, #15]
 8000b24:	2b12      	cmp	r3, #18
 8000b26:	d001      	beq.n	8000b2c <rfm95_init+0x3c>
 8000b28:	2300      	movs	r3, #0
 8000b2a:	e0c4      	b.n	8000cb6 <rfm95_init+0x1c6>

  // Module must be placed in sleep mode before switching to LoRa.
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_SLEEP)) return false;
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	2101      	movs	r1, #1
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f7ff fdc7 	bl	80006c4 <write_register>
 8000b36:	4603      	mov	r3, r0
 8000b38:	f083 0301 	eor.w	r3, r3, #1
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <rfm95_init+0x56>
 8000b42:	2300      	movs	r3, #0
 8000b44:	e0b7      	b.n	8000cb6 <rfm95_init+0x1c6>
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP)) return false;
 8000b46:	2280      	movs	r2, #128	@ 0x80
 8000b48:	2101      	movs	r1, #1
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f7ff fdba 	bl	80006c4 <write_register>
 8000b50:	4603      	mov	r3, r0
 8000b52:	f083 0301 	eor.w	r3, r3, #1
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <rfm95_init+0x70>
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	e0aa      	b.n	8000cb6 <rfm95_init+0x1c6>

  // Default interrupt configuration, must be done to prevent DIO5 clock interrupts at 1Mhz
  if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 8000b60:	2200      	movs	r2, #0
 8000b62:	2140      	movs	r1, #64	@ 0x40
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f7ff fdad 	bl	80006c4 <write_register>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	f083 0301 	eor.w	r3, r3, #1
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <rfm95_init+0x8a>
 8000b76:	2300      	movs	r3, #0
 8000b78:	e09d      	b.n	8000cb6 <rfm95_init+0x1c6>

  if (handle->on_after_interrupts_configured != NULL) {
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d002      	beq.n	8000b88 <rfm95_init+0x98>
    handle->on_after_interrupts_configured();
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b86:	4798      	blx	r3
  }

  // Set LNA to the highest gain with 150% boost (suggested in AN)
  if (!write_register(handle, RFM95_REGISTER_LNA, 0x23)) return false;
 8000b88:	2223      	movs	r2, #35	@ 0x23
 8000b8a:	210c      	movs	r1, #12
 8000b8c:	6878      	ldr	r0, [r7, #4]
 8000b8e:	f7ff fd99 	bl	80006c4 <write_register>
 8000b92:	4603      	mov	r3, r0
 8000b94:	f083 0301 	eor.w	r3, r3, #1
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <rfm95_init+0xb2>
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	e089      	b.n	8000cb6 <rfm95_init+0x1c6>

  // Preamble set to 10 + 4.25 = 14.25 symbols
  if (!write_register(handle, RFM95_REGISTER_PREAMBLE_MSB, 0x00)) return false;
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2120      	movs	r1, #32
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f7ff fd8c 	bl	80006c4 <write_register>
 8000bac:	4603      	mov	r3, r0
 8000bae:	f083 0301 	eor.w	r3, r3, #1
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <rfm95_init+0xcc>
 8000bb8:	2300      	movs	r3, #0
 8000bba:	e07c      	b.n	8000cb6 <rfm95_init+0x1c6>
  if (!write_register(handle, RFM95_REGISTER_PREAMBLE_LSB, 0x0A)) return false;
 8000bbc:	220a      	movs	r2, #10
 8000bbe:	2121      	movs	r1, #33	@ 0x21
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	f7ff fd7f 	bl	80006c4 <write_register>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	f083 0301 	eor.w	r3, r3, #1
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <rfm95_init+0xe6>
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	e06f      	b.n	8000cb6 <rfm95_init+0x1c6>

  // Set up TX and RX FIFO base addresses.
  if (!write_register(handle, RFM95_REGISTER_FIFO_TX_BASE_ADDR, RFM95_FIFO_TX_BASE_ADDRESS)) return false;
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	210e      	movs	r1, #14
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f7ff fd72 	bl	80006c4 <write_register>
 8000be0:	4603      	mov	r3, r0
 8000be2:	f083 0301 	eor.w	r3, r3, #1
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <rfm95_init+0x100>
 8000bec:	2300      	movs	r3, #0
 8000bee:	e062      	b.n	8000cb6 <rfm95_init+0x1c6>
  if (!write_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, RFM95_FIFO_RX_BASE_ADDRESS)) return false;
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	210f      	movs	r1, #15
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f7ff fd65 	bl	80006c4 <write_register>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	f083 0301 	eor.w	r3, r3, #1
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <rfm95_init+0x11a>
 8000c06:	2300      	movs	r3, #0
 8000c08:	e055      	b.n	8000cb6 <rfm95_init+0x1c6>

  // Maximum payload length of the RFM95 is 0xFF.
  if (!write_register(handle, RFM95_REGISTER_MAX_PAYLOAD_LENGTH, 0xFF)) return false;
 8000c0a:	22ff      	movs	r2, #255	@ 0xff
 8000c0c:	2123      	movs	r1, #35	@ 0x23
 8000c0e:	6878      	ldr	r0, [r7, #4]
 8000c10:	f7ff fd58 	bl	80006c4 <write_register>
 8000c14:	4603      	mov	r3, r0
 8000c16:	f083 0301 	eor.w	r3, r3, #1
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <rfm95_init+0x134>
 8000c20:	2300      	movs	r3, #0
 8000c22:	e048      	b.n	8000cb6 <rfm95_init+0x1c6>

  // make changes effective
	if (!rfm95_modify_power(handle))     return false;
 8000c24:	6878      	ldr	r0, [r7, #4]
 8000c26:	f7ff fd7f 	bl	8000728 <rfm95_modify_power>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	f083 0301 	eor.w	r3, r3, #1
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <rfm95_init+0x14a>
 8000c36:	2300      	movs	r3, #0
 8000c38:	e03d      	b.n	8000cb6 <rfm95_init+0x1c6>
	if (!rfm95_modify_SF(handle))        return false;
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f7ff fdda 	bl	80007f4 <rfm95_modify_SF>
 8000c40:	4603      	mov	r3, r0
 8000c42:	f083 0301 	eor.w	r3, r3, #1
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <rfm95_init+0x160>
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	e032      	b.n	8000cb6 <rfm95_init+0x1c6>
	if (!rfm95_modify_frequency(handle)) return false;
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f7ff fe67 	bl	8000924 <rfm95_modify_frequency>
 8000c56:	4603      	mov	r3, r0
 8000c58:	f083 0301 	eor.w	r3, r3, #1
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <rfm95_init+0x176>
 8000c62:	2300      	movs	r3, #0
 8000c64:	e027      	b.n	8000cb6 <rfm95_init+0x1c6>
	if (!rfm95_modify_CR_BW(handle))     return false;
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f7ff fe28 	bl	80008bc <rfm95_modify_CR_BW>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	f083 0301 	eor.w	r3, r3, #1
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <rfm95_init+0x18c>
 8000c78:	2300      	movs	r3, #0
 8000c7a:	e01c      	b.n	8000cb6 <rfm95_init+0x1c6>
	if (!rfm95_modify_syncWord(handle))  return false;
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f7ff feaf 	bl	80009e0 <rfm95_modify_syncWord>
 8000c82:	4603      	mov	r3, r0
 8000c84:	f083 0301 	eor.w	r3, r3, #1
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <rfm95_init+0x1a2>
 8000c8e:	2300      	movs	r3, #0
 8000c90:	e011      	b.n	8000cb6 <rfm95_init+0x1c6>

  // Let module sleep after initialization.
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP)) return false;
 8000c92:	2280      	movs	r2, #128	@ 0x80
 8000c94:	2101      	movs	r1, #1
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f7ff fd14 	bl	80006c4 <write_register>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	f083 0301 	eor.w	r3, r3, #1
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <rfm95_init+0x1bc>
 8000ca8:	2300      	movs	r3, #0
 8000caa:	e004      	b.n	8000cb6 <rfm95_init+0x1c6>
  handle->rfm_status = SLEEP_MODE;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return true;
 8000cb4:	2301      	movs	r3, #1
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3710      	adds	r7, #16
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <reset_rfm>:
 *
 * @param *handle rfm95_handle_t structure containing RFM95 configurations and function pointers.
 *
 * @return void.
 */
void reset_rfm(rfm95_handle_t *handle){
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b082      	sub	sp, #8
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_RESET);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6918      	ldr	r0, [r3, #16]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	8a9b      	ldrh	r3, [r3, #20]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	f001 fef3 	bl	8002abc <HAL_GPIO_WritePin>
  HAL_Delay(1); // 0.1ms would theoretically be enough
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	f001 fbf0 	bl	80024bc <HAL_Delay>
  HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_SET);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6918      	ldr	r0, [r3, #16]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	8a9b      	ldrh	r3, [r3, #20]
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	f001 fee8 	bl	8002abc <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000cec:	2005      	movs	r0, #5
 8000cee:	f001 fbe5 	bl	80024bc <HAL_Delay>

  return;
 8000cf2:	bf00      	nop
}
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}

08000cfa <rfm95_set_power>:
 * @param *handle rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param uint8_t power          must be wihin the range 2 dbm - 17 dBm.
 *
 * @return void.
 */
void rfm95_set_power(rfm95_handle_t *handle, uint8_t power){
 8000cfa:	b480      	push	{r7}
 8000cfc:	b085      	sub	sp, #20
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	6078      	str	r0, [r7, #4]
 8000d02:	460b      	mov	r3, r1
 8000d04:	70fb      	strb	r3, [r7, #3]
	uint8_t pw = power;
 8000d06:	78fb      	ldrb	r3, [r7, #3]
 8000d08:	73fb      	strb	r3, [r7, #15]
	if (power < 2)  pw = 2;
 8000d0a:	78fb      	ldrb	r3, [r7, #3]
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d801      	bhi.n	8000d14 <rfm95_set_power+0x1a>
 8000d10:	2302      	movs	r3, #2
 8000d12:	73fb      	strb	r3, [r7, #15]
	if (power > 17) pw = 17;
 8000d14:	78fb      	ldrb	r3, [r7, #3]
 8000d16:	2b11      	cmp	r3, #17
 8000d18:	d901      	bls.n	8000d1e <rfm95_set_power+0x24>
 8000d1a:	2311      	movs	r3, #17
 8000d1c:	73fb      	strb	r3, [r7, #15]

	handle->config.tx_power = pw;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	7bfa      	ldrb	r2, [r7, #15]
 8000d22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

	return;
 8000d26:	bf00      	nop
}
 8000d28:	3714      	adds	r7, #20
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <rfm95_set_SF>:
 * @param *handle    rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param rfm95_sf_t sf             must be within 7 - 12 (rely on the dedicated rfm95_sf_t structure, do not manually write).
 *
 * @return void.
 */
void rfm95_set_SF(rfm95_handle_t *handle, rfm95_sf_t sf){
 8000d32:	b480      	push	{r7}
 8000d34:	b083      	sub	sp, #12
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	70fb      	strb	r3, [r7, #3]
	handle->config.sf = sf;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	78fa      	ldrb	r2, [r7, #3]
 8000d42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	return;
 8000d46:	bf00      	nop
}
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <rfm95_set_CR>:
 * @param *handle    rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param rfm95_cr_t cr             must be within 4/5 - 4/8 (rely on the dedicated rfm95_cr_t structure, do not manually write).
 *
 * @return void.
 */
void rfm95_set_CR(rfm95_handle_t *handle, rfm95_cr_t cr){
 8000d52:	b480      	push	{r7}
 8000d54:	b083      	sub	sp, #12
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	70fb      	strb	r3, [r7, #3]
	handle->config.cr = cr;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	78fa      	ldrb	r2, [r7, #3]
 8000d62:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
	return;
 8000d66:	bf00      	nop
}
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <rfm95_set_BW>:
 * @param *handle    rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param rfm95_bw_t bw             must be within 62.5 - 500 kHz (rely on the dedicated rfm95_cr_t structure, do not manually write).
 *
 * @return void.
 */
void rfm95_set_BW(rfm95_handle_t *handle, rfm95_bw_t bw){
 8000d72:	b480      	push	{r7}
 8000d74:	b083      	sub	sp, #12
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	70fb      	strb	r3, [r7, #3]
	handle->config.bandwidth = bw;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	78fa      	ldrb	r2, [r7, #3]
 8000d82:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
	return;
 8000d86:	bf00      	nop
}
 8000d88:	370c      	adds	r7, #12
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
	...

08000d94 <rfm95_set_frequency>:
 * @param *handle  rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param uint32_t freq           must be within 863 - 870 MHz.
 *
 * @return void.
 */
void rfm95_set_frequency(rfm95_handle_t *handle, uint32_t freq){
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]
	uint32_t f = freq;
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	60fb      	str	r3, [r7, #12]
	if (f < LOW_FREQ_BAND_EU868)  f = LOW_FREQ_BAND_EU868;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	4a09      	ldr	r2, [pc, #36]	@ (8000dcc <rfm95_set_frequency+0x38>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d201      	bcs.n	8000dae <rfm95_set_frequency+0x1a>
 8000daa:	4b08      	ldr	r3, [pc, #32]	@ (8000dcc <rfm95_set_frequency+0x38>)
 8000dac:	60fb      	str	r3, [r7, #12]
	if (f > HIGH_FREQ_BAND_EU868) f = HIGH_FREQ_BAND_EU868;
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	4a07      	ldr	r2, [pc, #28]	@ (8000dd0 <rfm95_set_frequency+0x3c>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d901      	bls.n	8000dba <rfm95_set_frequency+0x26>
 8000db6:	4b06      	ldr	r3, [pc, #24]	@ (8000dd0 <rfm95_set_frequency+0x3c>)
 8000db8:	60fb      	str	r3, [r7, #12]

	handle->config.channel_freq = f;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	68fa      	ldr	r2, [r7, #12]
 8000dbe:	649a      	str	r2, [r3, #72]	@ 0x48
	return;
 8000dc0:	bf00      	nop
}
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	337055c0 	.word	0x337055c0
 8000dd0:	33db2580 	.word	0x33db2580

08000dd4 <rfm95_set_syncWord>:
 * @param *handle  rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param uint8_t syncWord        any value (0x12 suggested, avoid 0x34 reserved for LoRaWAN).
 *
 * @return void.
 */
void rfm95_set_syncWord(rfm95_handle_t *handle, uint8_t syncWord){
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	70fb      	strb	r3, [r7, #3]
	uint8_t sync = syncWord;
 8000de0:	78fb      	ldrb	r3, [r7, #3]
 8000de2:	73fb      	strb	r3, [r7, #15]

	if(sync == 0x34) sync = LORA_DEF_SYNC_WORD;
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	2b34      	cmp	r3, #52	@ 0x34
 8000de8:	d101      	bne.n	8000dee <rfm95_set_syncWord+0x1a>
 8000dea:	2312      	movs	r3, #18
 8000dec:	73fb      	strb	r3, [r7, #15]
	handle->config.sync_word = sync;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	7bfa      	ldrb	r2, [r7, #15]
 8000df2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
	return;
 8000df6:	bf00      	nop
}
 8000df8:	3714      	adds	r7, #20
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr

08000e02 <rfm95_stdby>:
 *
 * @param *handle rfm95_handle_t structure containing RFM95 configurations and function pointers
 *
 * @return true if no errors occurred
 */
bool rfm95_stdby(rfm95_handle_t *handle){
 8000e02:	b580      	push	{r7, lr}
 8000e04:	b082      	sub	sp, #8
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]
  // Move modem to LoRa standby
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_STANDBY)) return false;
 8000e0a:	2281      	movs	r2, #129	@ 0x81
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f7ff fc58 	bl	80006c4 <write_register>
 8000e14:	4603      	mov	r3, r0
 8000e16:	f083 0301 	eor.w	r3, r3, #1
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <rfm95_stdby+0x22>
 8000e20:	2300      	movs	r3, #0
 8000e22:	e011      	b.n	8000e48 <rfm95_stdby+0x46>

  // Wait for the modem to be ready
  if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT)) return false;
 8000e24:	220a      	movs	r2, #10
 8000e26:	2102      	movs	r1, #2
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff fe33 	bl	8000a94 <wait_for_irq>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	f083 0301 	eor.w	r3, r3, #1
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <rfm95_stdby+0x3c>
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	e004      	b.n	8000e48 <rfm95_stdby+0x46>

  handle->rfm_status = STNBY_MODE;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2201      	movs	r2, #1
 8000e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return true;
 8000e46:	2301      	movs	r3, #1
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <rfm95_send>:
 * @param *uint8_t senda_daya       pointer to data buffer to be transmitted.
 * @param size_t   send_data_length size for the TX buffer
 *
 * @return true if no errors occurred.
 */
bool rfm95_send(rfm95_handle_t *handle, const uint8_t *send_data, size_t send_data_length){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]

  // make changes effective
  if (!rfm95_modify_power(handle))     return false;
 8000e5c:	68f8      	ldr	r0, [r7, #12]
 8000e5e:	f7ff fc63 	bl	8000728 <rfm95_modify_power>
 8000e62:	4603      	mov	r3, r0
 8000e64:	f083 0301 	eor.w	r3, r3, #1
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <rfm95_send+0x22>
 8000e6e:	2300      	movs	r3, #0
 8000e70:	e0e5      	b.n	800103e <rfm95_send+0x1ee>
  if (!rfm95_modify_SF(handle))        return false;
 8000e72:	68f8      	ldr	r0, [r7, #12]
 8000e74:	f7ff fcbe 	bl	80007f4 <rfm95_modify_SF>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	f083 0301 	eor.w	r3, r3, #1
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <rfm95_send+0x38>
 8000e84:	2300      	movs	r3, #0
 8000e86:	e0da      	b.n	800103e <rfm95_send+0x1ee>
  if (!rfm95_modify_frequency(handle)) return false;
 8000e88:	68f8      	ldr	r0, [r7, #12]
 8000e8a:	f7ff fd4b 	bl	8000924 <rfm95_modify_frequency>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	f083 0301 	eor.w	r3, r3, #1
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <rfm95_send+0x4e>
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	e0cf      	b.n	800103e <rfm95_send+0x1ee>
  if (!rfm95_modify_CR_BW(handle))     return false;
 8000e9e:	68f8      	ldr	r0, [r7, #12]
 8000ea0:	f7ff fd0c 	bl	80008bc <rfm95_modify_CR_BW>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	f083 0301 	eor.w	r3, r3, #1
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <rfm95_send+0x64>
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	e0c4      	b.n	800103e <rfm95_send+0x1ee>
  if (!rfm95_modify_syncWord(handle))  return false;
 8000eb4:	68f8      	ldr	r0, [r7, #12]
 8000eb6:	f7ff fd93 	bl	80009e0 <rfm95_modify_syncWord>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	f083 0301 	eor.w	r3, r3, #1
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <rfm95_send+0x7a>
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	e0b9      	b.n	800103e <rfm95_send+0x1ee>

  // Set the payload length.
  if (!write_register(handle, RFM95_REGISTER_PAYLOAD_LENGTH, send_data_length)) return false;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	461a      	mov	r2, r3
 8000ed0:	2122      	movs	r1, #34	@ 0x22
 8000ed2:	68f8      	ldr	r0, [r7, #12]
 8000ed4:	f7ff fbf6 	bl	80006c4 <write_register>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	f083 0301 	eor.w	r3, r3, #1
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <rfm95_send+0x98>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	e0aa      	b.n	800103e <rfm95_send+0x1ee>

  // Enable tx-done interrupt, clear flags and previous interrupt time
  if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_DIO_MAPPING_1_IRQ_FOR_TXDONE)) return false;
 8000ee8:	2240      	movs	r2, #64	@ 0x40
 8000eea:	2140      	movs	r1, #64	@ 0x40
 8000eec:	68f8      	ldr	r0, [r7, #12]
 8000eee:	f7ff fbe9 	bl	80006c4 <write_register>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	f083 0301 	eor.w	r3, r3, #1
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <rfm95_send+0xb2>
 8000efe:	2300      	movs	r3, #0
 8000f00:	e09d      	b.n	800103e <rfm95_send+0x1ee>
  if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xFF)) return false;
 8000f02:	22ff      	movs	r2, #255	@ 0xff
 8000f04:	2112      	movs	r1, #18
 8000f06:	68f8      	ldr	r0, [r7, #12]
 8000f08:	f7ff fbdc 	bl	80006c4 <write_register>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	f083 0301 	eor.w	r3, r3, #1
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <rfm95_send+0xcc>
 8000f18:	2300      	movs	r3, #0
 8000f1a:	e090      	b.n	800103e <rfm95_send+0x1ee>
  handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	631a      	str	r2, [r3, #48]	@ 0x30
  handle->interrupt_times[RFM95_INTERRUPT_DIO1] = 0;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	2200      	movs	r2, #0
 8000f26:	635a      	str	r2, [r3, #52]	@ 0x34
  handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	639a      	str	r2, [r3, #56]	@ 0x38

  // Move modem to LoRa standby
  if (handle->rfm_status != STNBY_MODE){
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d01d      	beq.n	8000f76 <rfm95_send+0x126>
    if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_STANDBY)) return false;
 8000f3a:	2281      	movs	r2, #129	@ 0x81
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	68f8      	ldr	r0, [r7, #12]
 8000f40:	f7ff fbc0 	bl	80006c4 <write_register>
 8000f44:	4603      	mov	r3, r0
 8000f46:	f083 0301 	eor.w	r3, r3, #1
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <rfm95_send+0x104>
 8000f50:	2300      	movs	r3, #0
 8000f52:	e074      	b.n	800103e <rfm95_send+0x1ee>

    // Wait for the modem to be ready
    if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT)) return false;
 8000f54:	220a      	movs	r2, #10
 8000f56:	2102      	movs	r1, #2
 8000f58:	68f8      	ldr	r0, [r7, #12]
 8000f5a:	f7ff fd9b 	bl	8000a94 <wait_for_irq>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	f083 0301 	eor.w	r3, r3, #1
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <rfm95_send+0x11e>
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e067      	b.n	800103e <rfm95_send+0x1ee>
    handle->rfm_status = STNBY_MODE;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2201      	movs	r2, #1
 8000f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  // Set pointer to start of TX section in FIFO
  if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, RFM95_FIFO_TX_BASE_ADDRESS)) return false;
 8000f76:	2200      	movs	r2, #0
 8000f78:	210d      	movs	r1, #13
 8000f7a:	68f8      	ldr	r0, [r7, #12]
 8000f7c:	f7ff fba2 	bl	80006c4 <write_register>
 8000f80:	4603      	mov	r3, r0
 8000f82:	f083 0301 	eor.w	r3, r3, #1
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <rfm95_send+0x140>
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	e056      	b.n	800103e <rfm95_send+0x1ee>

  // Write payload to FIFO.
  for (size_t i = 0; i < send_data_length; i++) {
 8000f90:	2300      	movs	r3, #0
 8000f92:	617b      	str	r3, [r7, #20]
 8000f94:	e00b      	b.n	8000fae <rfm95_send+0x15e>
    write_register(handle, RFM95_REGISTER_FIFO_ACCESS, send_data[i]);
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff fb8e 	bl	80006c4 <write_register>
  for (size_t i = 0; i < send_data_length; i++) {
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	3301      	adds	r3, #1
 8000fac:	617b      	str	r3, [r7, #20]
 8000fae:	697a      	ldr	r2, [r7, #20]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d3ef      	bcc.n	8000f96 <rfm95_send+0x146>
  }

  // Set modem to tx mode.
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_TX)) return false;
 8000fb6:	2283      	movs	r2, #131	@ 0x83
 8000fb8:	2101      	movs	r1, #1
 8000fba:	68f8      	ldr	r0, [r7, #12]
 8000fbc:	f7ff fb82 	bl	80006c4 <write_register>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	f083 0301 	eor.w	r3, r3, #1
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <rfm95_send+0x180>
 8000fcc:	2300      	movs	r3, #0
 8000fce:	e036      	b.n	800103e <rfm95_send+0x1ee>

  // Wait for the modem to be ready
  if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT)) return false;
 8000fd0:	220a      	movs	r2, #10
 8000fd2:	2102      	movs	r1, #2
 8000fd4:	68f8      	ldr	r0, [r7, #12]
 8000fd6:	f7ff fd5d 	bl	8000a94 <wait_for_irq>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	f083 0301 	eor.w	r3, r3, #1
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <rfm95_send+0x19a>
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	e029      	b.n	800103e <rfm95_send+0x1ee>
  handle->rfm_status = TRANSMIT_MODE;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	2202      	movs	r2, #2
 8000fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  // Wait for the transfer complete interrupt.
  if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO0, RFM95_SEND_TIMEOUT)) return false;
 8000ff2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	68f8      	ldr	r0, [r7, #12]
 8000ffa:	f7ff fd4b 	bl	8000a94 <wait_for_irq>
 8000ffe:	4603      	mov	r3, r0
 8001000:	f083 0301 	eor.w	r3, r3, #1
 8001004:	b2db      	uxtb	r3, r3
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <rfm95_send+0x1be>
 800100a:	2300      	movs	r3, #0
 800100c:	e017      	b.n	800103e <rfm95_send+0x1ee>

  // LSE Tick corresponding to the end of TX --> not needed here
  uint32_t tx_ticks = handle->interrupt_times[RFM95_INTERRUPT_DIO0];
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	613b      	str	r3, [r7, #16]
  handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2200      	movs	r2, #0
 8001018:	631a      	str	r2, [r3, #48]	@ 0x30

  // Return modem to sleep.
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP)) return false;
 800101a:	2280      	movs	r2, #128	@ 0x80
 800101c:	2101      	movs	r1, #1
 800101e:	68f8      	ldr	r0, [r7, #12]
 8001020:	f7ff fb50 	bl	80006c4 <write_register>
 8001024:	4603      	mov	r3, r0
 8001026:	f083 0301 	eor.w	r3, r3, #1
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <rfm95_send+0x1e4>
 8001030:	2300      	movs	r3, #0
 8001032:	e004      	b.n	800103e <rfm95_send+0x1ee>
  handle->rfm_status = SLEEP_MODE;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2200      	movs	r2, #0
 8001038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return 1;
 800103c:	2301      	movs	r3, #1
}
 800103e:	4618      	mov	r0, r3
 8001040:	3718      	adds	r7, #24
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <rfm95_enter_rx_mode>:
 *
 * @param *handle  rfm95_handle_t   structure containing RFM95 configurations and function pointers.
 *
 * @return true if no errors occurred.
 */
bool rfm95_enter_rx_mode(rfm95_handle_t *handle){
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]

  // Clear flags and previous interrupt time, configure mapping for RX done.
  if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 800104e:	2200      	movs	r2, #0
 8001050:	2140      	movs	r1, #64	@ 0x40
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff fb36 	bl	80006c4 <write_register>
 8001058:	4603      	mov	r3, r0
 800105a:	f083 0301 	eor.w	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <rfm95_enter_rx_mode+0x22>
 8001064:	2300      	movs	r3, #0
 8001066:	e05b      	b.n	8001120 <rfm95_enter_rx_mode+0xda>
  if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xFF)) return false;
 8001068:	22ff      	movs	r2, #255	@ 0xff
 800106a:	2112      	movs	r1, #18
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff fb29 	bl	80006c4 <write_register>
 8001072:	4603      	mov	r3, r0
 8001074:	f083 0301 	eor.w	r3, r3, #1
 8001078:	b2db      	uxtb	r3, r3
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <rfm95_enter_rx_mode+0x3c>
 800107e:	2300      	movs	r3, #0
 8001080:	e04e      	b.n	8001120 <rfm95_enter_rx_mode+0xda>
  handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2200      	movs	r2, #0
 8001086:	631a      	str	r2, [r3, #48]	@ 0x30
  handle->interrupt_times[RFM95_INTERRUPT_DIO1] = 0;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2200      	movs	r2, #0
 800108c:	635a      	str	r2, [r3, #52]	@ 0x34
  handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	639a      	str	r2, [r3, #56]	@ 0x38

  // Move modem to LoRa standby
  if (handle->rfm_status != STNBY_MODE){
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800109a:	b2db      	uxtb	r3, r3
 800109c:	2b01      	cmp	r3, #1
 800109e:	d01d      	beq.n	80010dc <rfm95_enter_rx_mode+0x96>
    if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_STANDBY)) return false;
 80010a0:	2281      	movs	r2, #129	@ 0x81
 80010a2:	2101      	movs	r1, #1
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f7ff fb0d 	bl	80006c4 <write_register>
 80010aa:	4603      	mov	r3, r0
 80010ac:	f083 0301 	eor.w	r3, r3, #1
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <rfm95_enter_rx_mode+0x74>
 80010b6:	2300      	movs	r3, #0
 80010b8:	e032      	b.n	8001120 <rfm95_enter_rx_mode+0xda>

    // Wait for the modem to be ready.
    if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT)) return false;
 80010ba:	220a      	movs	r2, #10
 80010bc:	2102      	movs	r1, #2
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff fce8 	bl	8000a94 <wait_for_irq>
 80010c4:	4603      	mov	r3, r0
 80010c6:	f083 0301 	eor.w	r3, r3, #1
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <rfm95_enter_rx_mode+0x8e>
 80010d0:	2300      	movs	r3, #0
 80010d2:	e025      	b.n	8001120 <rfm95_enter_rx_mode+0xda>
    handle->rfm_status = STNBY_MODE;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2201      	movs	r2, #1
 80010d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  // Enter RX CONT mode
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_RX_CONT)) return false;
 80010dc:	2285      	movs	r2, #133	@ 0x85
 80010de:	2101      	movs	r1, #1
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff faef 	bl	80006c4 <write_register>
 80010e6:	4603      	mov	r3, r0
 80010e8:	f083 0301 	eor.w	r3, r3, #1
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <rfm95_enter_rx_mode+0xb0>
 80010f2:	2300      	movs	r3, #0
 80010f4:	e014      	b.n	8001120 <rfm95_enter_rx_mode+0xda>

  // Wait for the modem to be ready.
  handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	639a      	str	r2, [r3, #56]	@ 0x38
  if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT)) return false;
 80010fc:	220a      	movs	r2, #10
 80010fe:	2102      	movs	r1, #2
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f7ff fcc7 	bl	8000a94 <wait_for_irq>
 8001106:	4603      	mov	r3, r0
 8001108:	f083 0301 	eor.w	r3, r3, #1
 800110c:	b2db      	uxtb	r3, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <rfm95_enter_rx_mode+0xd0>
 8001112:	2300      	movs	r3, #0
 8001114:	e004      	b.n	8001120 <rfm95_enter_rx_mode+0xda>
  handle->rfm_status = RXCONTIN_MODE;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2203      	movs	r2, #3
 800111a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	return 1;
 800111e:	2301      	movs	r3, #1
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <rfm95_receive>:
 * @param *uint8_t rx_buff          will contain the received payload.
 * @param size_t   rx_data_length   will contain the received number of bytes.
 *
 * @return true if no errors occurred.
 */
bool rfm95_receive(rfm95_handle_t *handle, uint8_t *rx_buff, uint8_t *rx_data_length){
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]

  // Move modem to LoRa standby.
  if (handle->rfm_status != STNBY_MODE){
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2b01      	cmp	r3, #1
 800113e:	d01d      	beq.n	800117c <rfm95_receive+0x54>
    if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_STANDBY)) return false;
 8001140:	2281      	movs	r2, #129	@ 0x81
 8001142:	2101      	movs	r1, #1
 8001144:	68f8      	ldr	r0, [r7, #12]
 8001146:	f7ff fabd 	bl	80006c4 <write_register>
 800114a:	4603      	mov	r3, r0
 800114c:	f083 0301 	eor.w	r3, r3, #1
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <rfm95_receive+0x32>
 8001156:	2300      	movs	r3, #0
 8001158:	e088      	b.n	800126c <rfm95_receive+0x144>

    // Wait for the modem to be ready.
    if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT)) return false;
 800115a:	220a      	movs	r2, #10
 800115c:	2102      	movs	r1, #2
 800115e:	68f8      	ldr	r0, [r7, #12]
 8001160:	f7ff fc98 	bl	8000a94 <wait_for_irq>
 8001164:	4603      	mov	r3, r0
 8001166:	f083 0301 	eor.w	r3, r3, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <rfm95_receive+0x4c>
 8001170:	2300      	movs	r3, #0
 8001172:	e07b      	b.n	800126c <rfm95_receive+0x144>
    handle->rfm_status = STNBY_MODE;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	2201      	movs	r2, #1
 8001178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  // proceed with payload extraction:
  uint8_t irq_flags;
  read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irq_flags, 1);
 800117c:	f107 0217 	add.w	r2, r7, #23
 8001180:	2301      	movs	r3, #1
 8001182:	2112      	movs	r1, #18
 8001184:	68f8      	ldr	r0, [r7, #12]
 8001186:	f7ff fa61 	bl	800064c <read_register>

  // Check if there was a CRC error.
  if (irq_flags & RFM95_PAYLOAD_CRC_ERR_MSK) {
 800118a:	7dfb      	ldrb	r3, [r7, #23]
 800118c:	f003 0320 	and.w	r3, r3, #32
 8001190:	2b00      	cmp	r3, #0
 8001192:	d012      	beq.n	80011ba <rfm95_receive+0x92>
    // Return modem to sleep.
    if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP)) return false;
 8001194:	2280      	movs	r2, #128	@ 0x80
 8001196:	2101      	movs	r1, #1
 8001198:	68f8      	ldr	r0, [r7, #12]
 800119a:	f7ff fa93 	bl	80006c4 <write_register>
 800119e:	4603      	mov	r3, r0
 80011a0:	f083 0301 	eor.w	r3, r3, #1
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <rfm95_receive+0x86>
 80011aa:	2300      	movs	r3, #0
 80011ac:	e05e      	b.n	800126c <rfm95_receive+0x144>
    handle->rfm_status = SLEEP_MODE;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	2200      	movs	r2, #0
 80011b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return false;
 80011b6:	2300      	movs	r3, #0
 80011b8:	e058      	b.n	800126c <rfm95_receive+0x144>
  }

  // Read received payload length.
  uint8_t rx_bytes;
  if (!read_register(handle, RFM95_REGISTER_FIFO_RX_BYTES_NB, &rx_bytes, 1)) return false;
 80011ba:	f107 0216 	add.w	r2, r7, #22
 80011be:	2301      	movs	r3, #1
 80011c0:	2113      	movs	r1, #19
 80011c2:	68f8      	ldr	r0, [r7, #12]
 80011c4:	f7ff fa42 	bl	800064c <read_register>
 80011c8:	4603      	mov	r3, r0
 80011ca:	f083 0301 	eor.w	r3, r3, #1
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <rfm95_receive+0xb0>
 80011d4:	2300      	movs	r3, #0
 80011d6:	e049      	b.n	800126c <rfm95_receive+0x144>

  // block here if no bytes were received
  if (rx_bytes == 0) {
 80011d8:	7dbb      	ldrb	r3, [r7, #22]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d106      	bne.n	80011ec <rfm95_receive+0xc4>
    write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP);
 80011de:	2280      	movs	r2, #128	@ 0x80
 80011e0:	2101      	movs	r1, #1
 80011e2:	68f8      	ldr	r0, [r7, #12]
 80011e4:	f7ff fa6e 	bl	80006c4 <write_register>
    return false;
 80011e8:	2300      	movs	r3, #0
 80011ea:	e03f      	b.n	800126c <rfm95_receive+0x144>
  }

  // Read packet location within the FIFO buffer
  uint8_t fifo_rx_entry;
  if (!read_register(handle, RFM95_REGISTER_FIFO_RX_CURR_ADDR, &fifo_rx_entry, 1)) return false;
 80011ec:	f107 0215 	add.w	r2, r7, #21
 80011f0:	2301      	movs	r3, #1
 80011f2:	2110      	movs	r1, #16
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f7ff fa29 	bl	800064c <read_register>
 80011fa:	4603      	mov	r3, r0
 80011fc:	f083 0301 	eor.w	r3, r3, #1
 8001200:	b2db      	uxtb	r3, r3
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <rfm95_receive+0xe2>
 8001206:	2300      	movs	r3, #0
 8001208:	e030      	b.n	800126c <rfm95_receive+0x144>

  // Read received payload itself.
  if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, fifo_rx_entry)) return false;
 800120a:	7d7b      	ldrb	r3, [r7, #21]
 800120c:	461a      	mov	r2, r3
 800120e:	210d      	movs	r1, #13
 8001210:	68f8      	ldr	r0, [r7, #12]
 8001212:	f7ff fa57 	bl	80006c4 <write_register>
 8001216:	4603      	mov	r3, r0
 8001218:	f083 0301 	eor.w	r3, r3, #1
 800121c:	b2db      	uxtb	r3, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <rfm95_receive+0xfe>
 8001222:	2300      	movs	r3, #0
 8001224:	e022      	b.n	800126c <rfm95_receive+0x144>
  if (!read_register(handle, RFM95_REGISTER_FIFO_ACCESS, rx_buff, rx_bytes))return false;
 8001226:	7dbb      	ldrb	r3, [r7, #22]
 8001228:	68ba      	ldr	r2, [r7, #8]
 800122a:	2100      	movs	r1, #0
 800122c:	68f8      	ldr	r0, [r7, #12]
 800122e:	f7ff fa0d 	bl	800064c <read_register>
 8001232:	4603      	mov	r3, r0
 8001234:	f083 0301 	eor.w	r3, r3, #1
 8001238:	b2db      	uxtb	r3, r3
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <rfm95_receive+0x11a>
 800123e:	2300      	movs	r3, #0
 8001240:	e014      	b.n	800126c <rfm95_receive+0x144>

  // Return modem to sleep --> needed to clear the FIFO
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP)) return false;
 8001242:	2280      	movs	r2, #128	@ 0x80
 8001244:	2101      	movs	r1, #1
 8001246:	68f8      	ldr	r0, [r7, #12]
 8001248:	f7ff fa3c 	bl	80006c4 <write_register>
 800124c:	4603      	mov	r3, r0
 800124e:	f083 0301 	eor.w	r3, r3, #1
 8001252:	b2db      	uxtb	r3, r3
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <rfm95_receive+0x134>
 8001258:	2300      	movs	r3, #0
 800125a:	e007      	b.n	800126c <rfm95_receive+0x144>
  handle->rfm_status = SLEEP_MODE;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2200      	movs	r2, #0
 8001260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  *rx_data_length = rx_bytes;
 8001264:	7dba      	ldrb	r2, [r7, #22]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	701a      	strb	r2, [r3, #0]

	return true;
 800126a:	2301      	movs	r3, #1
}
 800126c:	4618      	mov	r0, r3
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}

08001274 <rfm95_on_interrupt>:
 * @param *handle   rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param interrupt rfm95_interrupt_t defining which interrupt triggered the IRQ (either DIO0, DIO1 or DIO5).
 *
 * @return void.
 */
void rfm95_on_interrupt(rfm95_handle_t *handle, rfm95_interrupt_t interrupt) {
 8001274:	b590      	push	{r4, r7, lr}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	70fb      	strb	r3, [r7, #3]
  if (handle->rfm_timer->Instance->CR & LPTIM_CR_ENABLE) {
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	691b      	ldr	r3, [r3, #16]
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	2b00      	cmp	r3, #0
 800128e:	d00a      	beq.n	80012a6 <rfm95_on_interrupt+0x32>
    // get timing if and only if LPTIM is running
    handle->interrupt_times[interrupt] = handle->get_precision_tick();
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6a1b      	ldr	r3, [r3, #32]
 8001294:	78fc      	ldrb	r4, [r7, #3]
 8001296:	4798      	blx	r3
 8001298:	4601      	mov	r1, r0
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f104 020c 	add.w	r2, r4, #12
 80012a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return;
 80012a4:	e005      	b.n	80012b2 <rfm95_on_interrupt+0x3e>
  }

  // else, skip...
  handle->interrupt_times[interrupt] = 0;
 80012a6:	78fa      	ldrb	r2, [r7, #3]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	320c      	adds	r2, #12
 80012ac:	2100      	movs	r1, #0
 80012ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd90      	pop	{r4, r7, pc}

080012b8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	db0c      	blt.n	80012e4 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	f003 021f 	and.w	r2, r3, #31
 80012d0:	4907      	ldr	r1, [pc, #28]	@ (80012f0 <__NVIC_ClearPendingIRQ+0x38>)
 80012d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d6:	095b      	lsrs	r3, r3, #5
 80012d8:	2001      	movs	r0, #1
 80012da:	fa00 f202 	lsl.w	r2, r0, r2
 80012de:	3360      	adds	r3, #96	@ 0x60
 80012e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012e4:	bf00      	nop
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	e000e100 	.word	0xe000e100

080012f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f4:	b5b0      	push	{r4, r5, r7, lr}
 80012f6:	b09a      	sub	sp, #104	@ 0x68
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fa:	f001 f863 	bl	80023c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012fe:	f000 f931 	bl	8001564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001302:	f000 faa7 	bl	8001854 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001306:	f000 fa75 	bl	80017f4 <MX_USART2_UART_Init>
  MX_RTC_Init();
 800130a:	f000 f9cb 	bl	80016a4 <MX_RTC_Init>
  MX_SPI3_Init();
 800130e:	f000 fa29 	bl	8001764 <MX_SPI3_Init>
  MX_LPTIM1_Init();
 8001312:	f000 f987 	bl	8001624 <MX_LPTIM1_Init>
  MX_RNG_Init();
 8001316:	f000 f9b1 	bl	800167c <MX_RNG_Init>
  /* USER CODE BEGIN 2 */

  printf("start\r\n");
 800131a:	487c      	ldr	r0, [pc, #496]	@ (800150c <main+0x218>)
 800131c:	f005 fc14 	bl	8006b48 <puts>

  // init RX and TX handler
  init_buffers(&h_buffs);
 8001320:	487b      	ldr	r0, [pc, #492]	@ (8001510 <main+0x21c>)
 8001322:	f7ff f969 	bl	80005f8 <init_buffers>

  // init RF in RX mode
  if (!init_rfm()) printf("Error during RFM initialization\r\n");
 8001326:	f000 fb87 	bl	8001a38 <init_rfm>
 800132a:	4603      	mov	r3, r0
 800132c:	f083 0301 	eor.w	r3, r3, #1
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b00      	cmp	r3, #0
 8001334:	d002      	beq.n	800133c <main+0x48>
 8001336:	4877      	ldr	r0, [pc, #476]	@ (8001514 <main+0x220>)
 8001338:	f005 fc06 	bl	8006b48 <puts>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  	if (tx_evt == true) {
 800133c:	4b76      	ldr	r3, [pc, #472]	@ (8001518 <main+0x224>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	b2db      	uxtb	r3, r3
 8001342:	2b00      	cmp	r3, #0
 8001344:	d025      	beq.n	8001392 <main+0x9e>
  		tx_evt = false;
 8001346:	4b74      	ldr	r3, [pc, #464]	@ (8001518 <main+0x224>)
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]

  		printf("TX\r\n");
 800134c:	4873      	ldr	r0, [pc, #460]	@ (800151c <main+0x228>)
 800134e:	f005 fbfb 	bl	8006b48 <puts>

  		/* Prepare TX buff here */
  		uint8_t pyl_buff[LORA_PAYLOAD_MAX_SIZE];
  		uint8_t pyl_len = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  		/* TX payload here */
			if (!rfm95_send(&rfm95_handle, pyl_buff, pyl_len)) printf("TX error");;
 8001358:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800135c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001360:	4619      	mov	r1, r3
 8001362:	486f      	ldr	r0, [pc, #444]	@ (8001520 <main+0x22c>)
 8001364:	f7ff fd74 	bl	8000e50 <rfm95_send>
 8001368:	4603      	mov	r3, r0
 800136a:	f083 0301 	eor.w	r3, r3, #1
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b00      	cmp	r3, #0
 8001372:	d002      	beq.n	800137a <main+0x86>
 8001374:	486b      	ldr	r0, [pc, #428]	@ (8001524 <main+0x230>)
 8001376:	f005 fb7f 	bl	8006a78 <iprintf>

  		/* set RFM95 back to continuous RX mode */
			if(!rfm95_enter_rx_mode(&rfm95_handle)) printf("RFM err entering RX\r\n");
 800137a:	4869      	ldr	r0, [pc, #420]	@ (8001520 <main+0x22c>)
 800137c:	f7ff fe63 	bl	8001046 <rfm95_enter_rx_mode>
 8001380:	4603      	mov	r3, r0
 8001382:	f083 0301 	eor.w	r3, r3, #1
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b00      	cmp	r3, #0
 800138a:	d002      	beq.n	8001392 <main+0x9e>
 800138c:	4866      	ldr	r0, [pc, #408]	@ (8001528 <main+0x234>)
 800138e:	f005 fbdb 	bl	8006b48 <puts>
  	}

  	if (h_sys.evt_flags & SYS_EVT_RX_PENDING) {
 8001392:	4b66      	ldr	r3, [pc, #408]	@ (800152c <main+0x238>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	f003 0302 	and.w	r3, r3, #2
 800139c:	2b00      	cmp	r3, #0
 800139e:	d0cd      	beq.n	800133c <main+0x48>
  		 h_sys.evt_flags &= ~SYS_EVT_RX_PENDING;
 80013a0:	4b62      	ldr	r3, [pc, #392]	@ (800152c <main+0x238>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	f023 0302 	bic.w	r3, r3, #2
 80013aa:	b2da      	uxtb	r2, r3
 80013ac:	4b5f      	ldr	r3, [pc, #380]	@ (800152c <main+0x238>)
 80013ae:	701a      	strb	r2, [r3, #0]
  		 // read rfm data and print
  		 uint8_t rx_buff[LORA_PAYLOAD_MAX_SIZE];
  		 uint8_t rx_buff_len;

  		 /* set standby mode to read data from rfm95 */
			 if(!rfm95_stdby(&rfm95_handle)) printf("RFM err stdby\r\n");
 80013b0:	485b      	ldr	r0, [pc, #364]	@ (8001520 <main+0x22c>)
 80013b2:	f7ff fd26 	bl	8000e02 <rfm95_stdby>
 80013b6:	4603      	mov	r3, r0
 80013b8:	f083 0301 	eor.w	r3, r3, #1
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d002      	beq.n	80013c8 <main+0xd4>
 80013c2:	485b      	ldr	r0, [pc, #364]	@ (8001530 <main+0x23c>)
 80013c4:	f005 fbc0 	bl	8006b48 <puts>

			 /* read received data */
			 if(!rfm95_receive(&rfm95_handle, &rx_buff[0], &rx_buff_len)) {
 80013c8:	f107 025d 	add.w	r2, r7, #93	@ 0x5d
 80013cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013d0:	4619      	mov	r1, r3
 80013d2:	4853      	ldr	r0, [pc, #332]	@ (8001520 <main+0x22c>)
 80013d4:	f7ff fea8 	bl	8001128 <rfm95_receive>
 80013d8:	4603      	mov	r3, r0
 80013da:	f083 0301 	eor.w	r3, r3, #1
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d003      	beq.n	80013ec <main+0xf8>

				 printf("RX error");
 80013e4:	4853      	ldr	r0, [pc, #332]	@ (8001534 <main+0x240>)
 80013e6:	f005 fb47 	bl	8006a78 <iprintf>
 80013ea:	e7a7      	b.n	800133c <main+0x48>
				 // do domething...

			 } else {

				 if (rx_buff_len < ENV_NODE_PYL_SIZE) {
 80013ec:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80013f0:	2b27      	cmp	r3, #39	@ 0x27
 80013f2:	d803      	bhi.n	80013fc <main+0x108>

					 printf("Drop PKT\r\n");
 80013f4:	4850      	ldr	r0, [pc, #320]	@ (8001538 <main+0x244>)
 80013f6:	f005 fba7 	bl	8006b48 <puts>
 80013fa:	e078      	b.n	80014ee <main+0x1fa>

				 } else {

					 uint8_t  masks     = rx_buff[MASK_POS];
 80013fc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001400:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
					 uint8_t  node_id   = rx_buff[NODE_ID_POS];
 8001404:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001408:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
					 uint16_t pkt_id    = (rx_buff[PKT_ID_MSB_POS] << 8) | rx_buff[PKT_ID_LSB_POS];
 800140c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001410:	b21b      	sxth	r3, r3
 8001412:	021b      	lsls	r3, r3, #8
 8001414:	b21a      	sxth	r2, r3
 8001416:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800141a:	b21b      	sxth	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	b21b      	sxth	r3, r3
 8001420:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

					 uint8_t data[SENSOR_PLD_BYTES];
					 memcpy(data, &rx_buff[SMPL_DATA_POS], SENSOR_PLD_BYTES);
 8001424:	1d3c      	adds	r4, r7, #4
 8001426:	f107 052c 	add.w	r5, r7, #44	@ 0x2c
 800142a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800142c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800142e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001430:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001432:	682b      	ldr	r3, [r5, #0]
 8001434:	6023      	str	r3, [r4, #0]

					 int16_t rssi       = (int16_t) ((rx_buff[RSSI_POS] << 8) | rx_buff[RSSI_POS + 1]);
 8001436:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800143a:	b21b      	sxth	r3, r3
 800143c:	021b      	lsls	r3, r3, #8
 800143e:	b21a      	sxth	r2, r3
 8001440:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001444:	b21b      	sxth	r3, r3
 8001446:	4313      	orrs	r3, r2
 8001448:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
					 uint8_t bc_id1     = rx_buff[BC_ID1_POS];
 800144c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001450:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					 uint8_t last_bc_id = rx_buff[rx_buff_len-1];
 8001454:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8001458:	3b01      	subs	r3, #1
 800145a:	3368      	adds	r3, #104	@ 0x68
 800145c:	443b      	add	r3, r7
 800145e:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 8001462:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

					 printf("\n###### RX PKT ######\r\n");
 8001466:	4835      	ldr	r0, [pc, #212]	@ (800153c <main+0x248>)
 8001468:	f005 fb6e 	bl	8006b48 <puts>
					 printf("        MSK: %d\r\n", masks);
 800146c:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8001470:	4619      	mov	r1, r3
 8001472:	4833      	ldr	r0, [pc, #204]	@ (8001540 <main+0x24c>)
 8001474:	f005 fb00 	bl	8006a78 <iprintf>
					 printf("    NODE ID: %d\r\n", node_id);
 8001478:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800147c:	4619      	mov	r1, r3
 800147e:	4831      	ldr	r0, [pc, #196]	@ (8001544 <main+0x250>)
 8001480:	f005 fafa 	bl	8006a78 <iprintf>
					 printf("     PKT ID: %d\r\n", pkt_id);
 8001484:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001488:	4619      	mov	r1, r3
 800148a:	482f      	ldr	r0, [pc, #188]	@ (8001548 <main+0x254>)
 800148c:	f005 faf4 	bl	8006a78 <iprintf>
					 printf("       RSSI: %i\r\n", rssi);
 8001490:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
 8001494:	4619      	mov	r1, r3
 8001496:	482d      	ldr	r0, [pc, #180]	@ (800154c <main+0x258>)
 8001498:	f005 faee 	bl	8006a78 <iprintf>
					 printf("  1st BC ID: %d\r\n", bc_id1);
 800149c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80014a0:	4619      	mov	r1, r3
 80014a2:	482b      	ldr	r0, [pc, #172]	@ (8001550 <main+0x25c>)
 80014a4:	f005 fae8 	bl	8006a78 <iprintf>
					 printf(" last BC ID: %d\r\n", last_bc_id);
 80014a8:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80014ac:	4619      	mov	r1, r3
 80014ae:	4829      	ldr	r0, [pc, #164]	@ (8001554 <main+0x260>)
 80014b0:	f005 fae2 	bl	8006a78 <iprintf>

					 // plot payload:
					 printf(" PYLD: ");
 80014b4:	4828      	ldr	r0, [pc, #160]	@ (8001558 <main+0x264>)
 80014b6:	f005 fadf 	bl	8006a78 <iprintf>
					 for(uint8_t i = 0; i < SENSOR_PLD_BYTES; i++){
 80014ba:	2300      	movs	r3, #0
 80014bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80014c0:	e00e      	b.n	80014e0 <main+0x1ec>
						 printf("0x%02X ", data[i]);
 80014c2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80014c6:	3368      	adds	r3, #104	@ 0x68
 80014c8:	443b      	add	r3, r7
 80014ca:	f813 3c64 	ldrb.w	r3, [r3, #-100]
 80014ce:	4619      	mov	r1, r3
 80014d0:	4822      	ldr	r0, [pc, #136]	@ (800155c <main+0x268>)
 80014d2:	f005 fad1 	bl	8006a78 <iprintf>
					 for(uint8_t i = 0; i < SENSOR_PLD_BYTES; i++){
 80014d6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80014da:	3301      	adds	r3, #1
 80014dc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80014e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80014e4:	2b23      	cmp	r3, #35	@ 0x23
 80014e6:	d9ec      	bls.n	80014c2 <main+0x1ce>
					 }
					 printf("\r\n");
 80014e8:	481d      	ldr	r0, [pc, #116]	@ (8001560 <main+0x26c>)
 80014ea:	f005 fb2d 	bl	8006b48 <puts>
				 }

				 /* set RFM95 back to continuous RX mode */
				 if(!rfm95_enter_rx_mode(&rfm95_handle)) printf("RFM err entering RX\r\n");
 80014ee:	480c      	ldr	r0, [pc, #48]	@ (8001520 <main+0x22c>)
 80014f0:	f7ff fda9 	bl	8001046 <rfm95_enter_rx_mode>
 80014f4:	4603      	mov	r3, r0
 80014f6:	f083 0301 	eor.w	r3, r3, #1
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f43f af1d 	beq.w	800133c <main+0x48>
 8001502:	4809      	ldr	r0, [pc, #36]	@ (8001528 <main+0x234>)
 8001504:	f005 fb20 	bl	8006b48 <puts>
  	if (tx_evt == true) {
 8001508:	e718      	b.n	800133c <main+0x48>
 800150a:	bf00      	nop
 800150c:	08007824 	.word	0x08007824
 8001510:	20000010 	.word	0x20000010
 8001514:	0800782c 	.word	0x0800782c
 8001518:	20001f38 	.word	0x20001f38
 800151c:	08007850 	.word	0x08007850
 8001520:	200000a4 	.word	0x200000a4
 8001524:	08007854 	.word	0x08007854
 8001528:	08007860 	.word	0x08007860
 800152c:	20000018 	.word	0x20000018
 8001530:	08007878 	.word	0x08007878
 8001534:	08007888 	.word	0x08007888
 8001538:	08007894 	.word	0x08007894
 800153c:	080078a0 	.word	0x080078a0
 8001540:	080078b8 	.word	0x080078b8
 8001544:	080078cc 	.word	0x080078cc
 8001548:	080078e0 	.word	0x080078e0
 800154c:	080078f4 	.word	0x080078f4
 8001550:	08007908 	.word	0x08007908
 8001554:	0800791c 	.word	0x0800791c
 8001558:	08007930 	.word	0x08007930
 800155c:	08007938 	.word	0x08007938
 8001560:	08007940 	.word	0x08007940

08001564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b096      	sub	sp, #88	@ 0x58
 8001568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	2244      	movs	r2, #68	@ 0x44
 8001570:	2100      	movs	r1, #0
 8001572:	4618      	mov	r0, r3
 8001574:	f005 fbc8 	bl	8006d08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001578:	463b      	mov	r3, r7
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001586:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800158a:	f001 fe5f 	bl	800324c <HAL_PWREx_ControlVoltageScaling>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001594:	f000 fc6e 	bl	8001e74 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001598:	f001 fe3a 	bl	8003210 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800159c:	4b20      	ldr	r3, [pc, #128]	@ (8001620 <SystemClock_Config+0xbc>)
 800159e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001620 <SystemClock_Config+0xbc>)
 80015a4:	f023 0318 	bic.w	r3, r3, #24
 80015a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80015ac:	2306      	movs	r3, #6
 80015ae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80015b0:	2301      	movs	r3, #1
 80015b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015b8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015ba:	2310      	movs	r3, #16
 80015bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015be:	2302      	movs	r3, #2
 80015c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015c2:	2302      	movs	r3, #2
 80015c4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015c6:	2301      	movs	r3, #1
 80015c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80015ca:	230a      	movs	r3, #10
 80015cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015ce:	2307      	movs	r3, #7
 80015d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 80015d2:	2308      	movs	r3, #8
 80015d4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015d6:	2302      	movs	r3, #2
 80015d8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4618      	mov	r0, r3
 80015e0:	f001 feb6 	bl	8003350 <HAL_RCC_OscConfig>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80015ea:	f000 fc43 	bl	8001e74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ee:	230f      	movs	r3, #15
 80015f0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015f2:	2303      	movs	r3, #3
 80015f4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001602:	463b      	mov	r3, r7
 8001604:	2104      	movs	r1, #4
 8001606:	4618      	mov	r0, r3
 8001608:	f002 fa7e 	bl	8003b08 <HAL_RCC_ClockConfig>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001612:	f000 fc2f 	bl	8001e74 <Error_Handler>
  }
}
 8001616:	bf00      	nop
 8001618:	3758      	adds	r7, #88	@ 0x58
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40021000 	.word	0x40021000

08001624 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001628:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <MX_LPTIM1_Init+0x50>)
 800162a:	4a13      	ldr	r2, [pc, #76]	@ (8001678 <MX_LPTIM1_Init+0x54>)
 800162c:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <MX_LPTIM1_Init+0x50>)
 8001630:	2200      	movs	r2, #0
 8001632:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8001634:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <MX_LPTIM1_Init+0x50>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <MX_LPTIM1_Init+0x50>)
 800163c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001640:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8001642:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <MX_LPTIM1_Init+0x50>)
 8001644:	2200      	movs	r2, #0
 8001646:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001648:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <MX_LPTIM1_Init+0x50>)
 800164a:	2200      	movs	r2, #0
 800164c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800164e:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <MX_LPTIM1_Init+0x50>)
 8001650:	2200      	movs	r2, #0
 8001652:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001654:	4b07      	ldr	r3, [pc, #28]	@ (8001674 <MX_LPTIM1_Init+0x50>)
 8001656:	2200      	movs	r2, #0
 8001658:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800165a:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <MX_LPTIM1_Init+0x50>)
 800165c:	2200      	movs	r2, #0
 800165e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001660:	4804      	ldr	r0, [pc, #16]	@ (8001674 <MX_LPTIM1_Init+0x50>)
 8001662:	f001 fa5b 	bl	8002b1c <HAL_LPTIM_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 800166c:	f000 fc02 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20001ddc 	.word	0x20001ddc
 8001678:	40007c00 	.word	0x40007c00

0800167c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <MX_RNG_Init+0x20>)
 8001682:	4a07      	ldr	r2, [pc, #28]	@ (80016a0 <MX_RNG_Init+0x24>)
 8001684:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001686:	4805      	ldr	r0, [pc, #20]	@ (800169c <MX_RNG_Init+0x20>)
 8001688:	f003 f91e 	bl	80048c8 <HAL_RNG_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001692:	f000 fbef 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20001e14 	.word	0x20001e14
 80016a0:	50060800 	.word	0x50060800

080016a4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80016aa:	1d3b      	adds	r3, r7, #4
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
 80016b6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80016b8:	2300      	movs	r3, #0
 80016ba:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80016bc:	4b27      	ldr	r3, [pc, #156]	@ (800175c <MX_RTC_Init+0xb8>)
 80016be:	4a28      	ldr	r2, [pc, #160]	@ (8001760 <MX_RTC_Init+0xbc>)
 80016c0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80016c2:	4b26      	ldr	r3, [pc, #152]	@ (800175c <MX_RTC_Init+0xb8>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80016c8:	4b24      	ldr	r3, [pc, #144]	@ (800175c <MX_RTC_Init+0xb8>)
 80016ca:	227f      	movs	r2, #127	@ 0x7f
 80016cc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80016ce:	4b23      	ldr	r3, [pc, #140]	@ (800175c <MX_RTC_Init+0xb8>)
 80016d0:	22ff      	movs	r2, #255	@ 0xff
 80016d2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80016d4:	4b21      	ldr	r3, [pc, #132]	@ (800175c <MX_RTC_Init+0xb8>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80016da:	4b20      	ldr	r3, [pc, #128]	@ (800175c <MX_RTC_Init+0xb8>)
 80016dc:	2200      	movs	r2, #0
 80016de:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80016e0:	4b1e      	ldr	r3, [pc, #120]	@ (800175c <MX_RTC_Init+0xb8>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80016e6:	4b1d      	ldr	r3, [pc, #116]	@ (800175c <MX_RTC_Init+0xb8>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80016ec:	481b      	ldr	r0, [pc, #108]	@ (800175c <MX_RTC_Init+0xb8>)
 80016ee:	f003 f942 	bl	8004976 <HAL_RTC_Init>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80016f8:	f000 fbbc 	bl	8001e74 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001700:	2300      	movs	r3, #0
 8001702:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001704:	2300      	movs	r3, #0
 8001706:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001708:	2300      	movs	r3, #0
 800170a:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001710:	1d3b      	adds	r3, r7, #4
 8001712:	2201      	movs	r2, #1
 8001714:	4619      	mov	r1, r3
 8001716:	4811      	ldr	r0, [pc, #68]	@ (800175c <MX_RTC_Init+0xb8>)
 8001718:	f003 f9b5 	bl	8004a86 <HAL_RTC_SetTime>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001722:	f000 fba7 	bl	8001e74 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001726:	2301      	movs	r3, #1
 8001728:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800172a:	2301      	movs	r3, #1
 800172c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800172e:	2301      	movs	r3, #1
 8001730:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001732:	2300      	movs	r3, #0
 8001734:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001736:	463b      	mov	r3, r7
 8001738:	2201      	movs	r2, #1
 800173a:	4619      	mov	r1, r3
 800173c:	4807      	ldr	r0, [pc, #28]	@ (800175c <MX_RTC_Init+0xb8>)
 800173e:	f003 fa3f 	bl	8004bc0 <HAL_RTC_SetDate>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8001748:	f000 fb94 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  // make sure RTC wkup is not running:
  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 800174c:	4803      	ldr	r0, [pc, #12]	@ (800175c <MX_RTC_Init+0xb8>)
 800174e:	f003 fb75 	bl	8004e3c <HAL_RTCEx_DeactivateWakeUpTimer>

  /* USER CODE END RTC_Init 2 */

}
 8001752:	bf00      	nop
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20001e24 	.word	0x20001e24
 8001760:	40002800 	.word	0x40002800

08001764 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800176a:	4b20      	ldr	r3, [pc, #128]	@ (80017ec <MX_SPI3_Init+0x88>)
 800176c:	4a20      	ldr	r2, [pc, #128]	@ (80017f0 <MX_SPI3_Init+0x8c>)
 800176e:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001770:	4b1e      	ldr	r3, [pc, #120]	@ (80017ec <MX_SPI3_Init+0x88>)
 8001772:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001776:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001778:	4b1c      	ldr	r3, [pc, #112]	@ (80017ec <MX_SPI3_Init+0x88>)
 800177a:	2200      	movs	r2, #0
 800177c:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800177e:	4b1b      	ldr	r3, [pc, #108]	@ (80017ec <MX_SPI3_Init+0x88>)
 8001780:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001784:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001786:	4b19      	ldr	r3, [pc, #100]	@ (80017ec <MX_SPI3_Init+0x88>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800178c:	4b17      	ldr	r3, [pc, #92]	@ (80017ec <MX_SPI3_Init+0x88>)
 800178e:	2200      	movs	r2, #0
 8001790:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001792:	4b16      	ldr	r3, [pc, #88]	@ (80017ec <MX_SPI3_Init+0x88>)
 8001794:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001798:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800179a:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <MX_SPI3_Init+0x88>)
 800179c:	2218      	movs	r2, #24
 800179e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017a0:	4b12      	ldr	r3, [pc, #72]	@ (80017ec <MX_SPI3_Init+0x88>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80017a6:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <MX_SPI3_Init+0x88>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017ac:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <MX_SPI3_Init+0x88>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80017b2:	4b0e      	ldr	r3, [pc, #56]	@ (80017ec <MX_SPI3_Init+0x88>)
 80017b4:	2207      	movs	r2, #7
 80017b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80017b8:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <MX_SPI3_Init+0x88>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017be:	4b0b      	ldr	r3, [pc, #44]	@ (80017ec <MX_SPI3_Init+0x88>)
 80017c0:	2208      	movs	r2, #8
 80017c2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80017c4:	4809      	ldr	r0, [pc, #36]	@ (80017ec <MX_SPI3_Init+0x88>)
 80017c6:	f003 fbbd 	bl	8004f44 <HAL_SPI_Init>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_SPI3_Init+0x70>
  {
    Error_Handler();
 80017d0:	f000 fb50 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */
  /*
   * This dummy sequence sets clock LOW when idle, MOSI and MISO to a definite state (either HIGH or LOW)
   */
   uint8_t dummy = 0xFF;
 80017d4:	23ff      	movs	r3, #255	@ 0xff
 80017d6:	71fb      	strb	r3, [r7, #7]
   HAL_SPI_Transmit(&hspi3, &dummy, 1, 10);
 80017d8:	1df9      	adds	r1, r7, #7
 80017da:	230a      	movs	r3, #10
 80017dc:	2201      	movs	r2, #1
 80017de:	4803      	ldr	r0, [pc, #12]	@ (80017ec <MX_SPI3_Init+0x88>)
 80017e0:	f003 fc53 	bl	800508a <HAL_SPI_Transmit>

  /* USER CODE END SPI3_Init 2 */

}
 80017e4:	bf00      	nop
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20001e48 	.word	0x20001e48
 80017f0:	40003c00 	.word	0x40003c00

080017f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017f8:	4b14      	ldr	r3, [pc, #80]	@ (800184c <MX_USART2_UART_Init+0x58>)
 80017fa:	4a15      	ldr	r2, [pc, #84]	@ (8001850 <MX_USART2_UART_Init+0x5c>)
 80017fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017fe:	4b13      	ldr	r3, [pc, #76]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001800:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001804:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001806:	4b11      	ldr	r3, [pc, #68]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800180c:	4b0f      	ldr	r3, [pc, #60]	@ (800184c <MX_USART2_UART_Init+0x58>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001812:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001814:	2200      	movs	r2, #0
 8001816:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001818:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <MX_USART2_UART_Init+0x58>)
 800181a:	220c      	movs	r2, #12
 800181c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800181e:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001820:	2200      	movs	r2, #0
 8001822:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001824:	4b09      	ldr	r3, [pc, #36]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001826:	2200      	movs	r2, #0
 8001828:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800182a:	4b08      	ldr	r3, [pc, #32]	@ (800184c <MX_USART2_UART_Init+0x58>)
 800182c:	2200      	movs	r2, #0
 800182e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001830:	4b06      	ldr	r3, [pc, #24]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001832:	2200      	movs	r2, #0
 8001834:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001836:	4805      	ldr	r0, [pc, #20]	@ (800184c <MX_USART2_UART_Init+0x58>)
 8001838:	f004 fab0 	bl	8005d9c <HAL_UART_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001842:	f000 fb17 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20001eac 	.word	0x20001eac
 8001850:	40004400 	.word	0x40004400

08001854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08a      	sub	sp, #40	@ 0x28
 8001858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
 8001862:	605a      	str	r2, [r3, #4]
 8001864:	609a      	str	r2, [r3, #8]
 8001866:	60da      	str	r2, [r3, #12]
 8001868:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800186a:	4b6f      	ldr	r3, [pc, #444]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 800186c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186e:	4a6e      	ldr	r2, [pc, #440]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 8001870:	f043 0304 	orr.w	r3, r3, #4
 8001874:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001876:	4b6c      	ldr	r3, [pc, #432]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 8001878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800187a:	f003 0304 	and.w	r3, r3, #4
 800187e:	613b      	str	r3, [r7, #16]
 8001880:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001882:	4b69      	ldr	r3, [pc, #420]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 8001884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001886:	4a68      	ldr	r2, [pc, #416]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 8001888:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800188c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800188e:	4b66      	ldr	r3, [pc, #408]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800189a:	4b63      	ldr	r3, [pc, #396]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189e:	4a62      	ldr	r2, [pc, #392]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018a6:	4b60      	ldr	r3, [pc, #384]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 80018a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b2:	4b5d      	ldr	r3, [pc, #372]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 80018b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b6:	4a5c      	ldr	r2, [pc, #368]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 80018b8:	f043 0302 	orr.w	r3, r3, #2
 80018bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018be:	4b5a      	ldr	r3, [pc, #360]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 80018c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ca:	4b57      	ldr	r3, [pc, #348]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 80018cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ce:	4a56      	ldr	r2, [pc, #344]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 80018d0:	f043 0308 	orr.w	r3, r3, #8
 80018d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018d6:	4b54      	ldr	r3, [pc, #336]	@ (8001a28 <MX_GPIO_Init+0x1d4>)
 80018d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018da:	f003 0308 	and.w	r3, r3, #8
 80018de:	603b      	str	r3, [r7, #0]
 80018e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2120      	movs	r1, #32
 80018e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ea:	f001 f8e7 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RFM95_RST_GPIO_Port, RFM95_RST_Pin, GPIO_PIN_SET);
 80018ee:	2201      	movs	r2, #1
 80018f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018f8:	f001 f8e0 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RFM95_CS_GPIO_Port, RFM95_CS_Pin, GPIO_PIN_SET);
 80018fc:	2201      	movs	r2, #1
 80018fe:	2104      	movs	r1, #4
 8001900:	484a      	ldr	r0, [pc, #296]	@ (8001a2c <MX_GPIO_Init+0x1d8>)
 8001902:	f001 f8db 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Test_GPIO_Port, Test_Pin, GPIO_PIN_RESET);
 8001906:	2200      	movs	r2, #0
 8001908:	2120      	movs	r1, #32
 800190a:	4849      	ldr	r0, [pc, #292]	@ (8001a30 <MX_GPIO_Init+0x1dc>)
 800190c:	f001 f8d6 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001910:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001914:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001916:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800191a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	4619      	mov	r1, r3
 8001926:	4843      	ldr	r0, [pc, #268]	@ (8001a34 <MX_GPIO_Init+0x1e0>)
 8001928:	f000 ff1e 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7
                           PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800192c:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8001930:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001932:	2303      	movs	r3, #3
 8001934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800193a:	f107 0314 	add.w	r3, r7, #20
 800193e:	4619      	mov	r1, r3
 8001940:	483c      	ldr	r0, [pc, #240]	@ (8001a34 <MX_GPIO_Init+0x1e0>)
 8001942:	f000 ff11 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6
                           PA7 PA8 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 8001946:	f241 13d3 	movw	r3, #4563	@ 0x11d3
 800194a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800194c:	2303      	movs	r3, #3
 800194e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	4619      	mov	r1, r3
 800195a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800195e:	f000 ff03 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001962:	2320      	movs	r3, #32
 8001964:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001966:	2301      	movs	r3, #1
 8001968:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196a:	2300      	movs	r3, #0
 800196c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196e:	2300      	movs	r3, #0
 8001970:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001972:	f107 0314 	add.w	r3, r7, #20
 8001976:	4619      	mov	r1, r3
 8001978:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800197c:	f000 fef4 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB4 PB6 PB7
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001980:	f64f 73d7 	movw	r3, #65495	@ 0xffd7
 8001984:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001986:	2303      	movs	r3, #3
 8001988:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	4619      	mov	r1, r3
 8001994:	4826      	ldr	r0, [pc, #152]	@ (8001a30 <MX_GPIO_Init+0x1dc>)
 8001996:	f000 fee7 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pins : RFM95_DIO0_Pin RFM95_DIO1_Pin RFM95_DIO5_Pin */
  GPIO_InitStruct.Pin = RFM95_DIO0_Pin|RFM95_DIO1_Pin|RFM95_DIO5_Pin;
 800199a:	f44f 6360 	mov.w	r3, #3584	@ 0xe00
 800199e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80019a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019aa:	f107 0314 	add.w	r3, r7, #20
 80019ae:	4619      	mov	r1, r3
 80019b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019b4:	f000 fed8 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM95_RST_Pin */
  GPIO_InitStruct.Pin = RFM95_RST_Pin;
 80019b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80019be:	2311      	movs	r3, #17
 80019c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c6:	2300      	movs	r3, #0
 80019c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RFM95_RST_GPIO_Port, &GPIO_InitStruct);
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4619      	mov	r1, r3
 80019d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019d4:	f000 fec8 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM95_CS_Pin */
  GPIO_InitStruct.Pin = RFM95_CS_Pin;
 80019d8:	2304      	movs	r3, #4
 80019da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019dc:	2301      	movs	r3, #1
 80019de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019e0:	2301      	movs	r3, #1
 80019e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80019e4:	2301      	movs	r3, #1
 80019e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RFM95_CS_GPIO_Port, &GPIO_InitStruct);
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	4619      	mov	r1, r3
 80019ee:	480f      	ldr	r0, [pc, #60]	@ (8001a2c <MX_GPIO_Init+0x1d8>)
 80019f0:	f000 feba 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : Test_Pin */
  GPIO_InitStruct.Pin = Test_Pin;
 80019f4:	2320      	movs	r3, #32
 80019f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f8:	2301      	movs	r3, #1
 80019fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a00:	2300      	movs	r3, #0
 8001a02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Test_GPIO_Port, &GPIO_InitStruct);
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4809      	ldr	r0, [pc, #36]	@ (8001a30 <MX_GPIO_Init+0x1dc>)
 8001a0c:	f000 feac 	bl	8002768 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a10:	2200      	movs	r2, #0
 8001a12:	2100      	movs	r1, #0
 8001a14:	2017      	movs	r0, #23
 8001a16:	f000 fe70 	bl	80026fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a1a:	2017      	movs	r0, #23
 8001a1c:	f000 fe89 	bl	8002732 <HAL_NVIC_EnableIRQ>
//  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a20:	bf00      	nop
 8001a22:	3728      	adds	r7, #40	@ 0x28
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	48000c00 	.word	0x48000c00
 8001a30:	48000400 	.word	0x48000400
 8001a34:	48000800 	.word	0x48000800

08001a38 <init_rfm>:
// -------------- RFM95 user defined functions -------------------

/*
 *
 */
bool init_rfm(){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0

  // Start lptim timer
  HAL_LPTIM_Counter_Start_IT(&hlptim1, 0xFFFF);
 8001a3c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001a40:	482c      	ldr	r0, [pc, #176]	@ (8001af4 <init_rfm+0xbc>)
 8001a42:	f001 f90d 	bl	8002c60 <HAL_LPTIM_Counter_Start_IT>

  // config RFM95
  rfm95_handle.rfm_timer  = &hlptim1;
 8001a46:	4b2c      	ldr	r3, [pc, #176]	@ (8001af8 <init_rfm+0xc0>)
 8001a48:	4a2a      	ldr	r2, [pc, #168]	@ (8001af4 <init_rfm+0xbc>)
 8001a4a:	601a      	str	r2, [r3, #0]
  rfm95_handle.spi_handle = &hspi3;
 8001a4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001af8 <init_rfm+0xc0>)
 8001a4e:	4a2b      	ldr	r2, [pc, #172]	@ (8001afc <init_rfm+0xc4>)
 8001a50:	605a      	str	r2, [r3, #4]
  rfm95_handle.nrst_port  = RFM95_RST_GPIO_Port;
 8001a52:	4b29      	ldr	r3, [pc, #164]	@ (8001af8 <init_rfm+0xc0>)
 8001a54:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001a58:	611a      	str	r2, [r3, #16]
  rfm95_handle.nrst_pin   = RFM95_RST_Pin;
 8001a5a:	4b27      	ldr	r3, [pc, #156]	@ (8001af8 <init_rfm+0xc0>)
 8001a5c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a60:	829a      	strh	r2, [r3, #20]
  rfm95_handle.nss_port   = RFM95_CS_GPIO_Port;
 8001a62:	4b25      	ldr	r3, [pc, #148]	@ (8001af8 <init_rfm+0xc0>)
 8001a64:	4a26      	ldr	r2, [pc, #152]	@ (8001b00 <init_rfm+0xc8>)
 8001a66:	609a      	str	r2, [r3, #8]
  rfm95_handle.nss_pin    = RFM95_CS_Pin;
 8001a68:	4b23      	ldr	r3, [pc, #140]	@ (8001af8 <init_rfm+0xc0>)
 8001a6a:	2204      	movs	r2, #4
 8001a6c:	819a      	strh	r2, [r3, #12]

  rfm95_handle.precision_tick_frequency = LSE_CLK;
 8001a6e:	4b22      	ldr	r3, [pc, #136]	@ (8001af8 <init_rfm+0xc0>)
 8001a70:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a74:	619a      	str	r2, [r3, #24]
  rfm95_handle.precision_tick_drift_ns_per_s = 20000;
 8001a76:	4b20      	ldr	r3, [pc, #128]	@ (8001af8 <init_rfm+0xc0>)
 8001a78:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001a7c:	61da      	str	r2, [r3, #28]
  rfm95_handle.get_precision_tick = get_precision_tick;
 8001a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001af8 <init_rfm+0xc0>)
 8001a80:	4a20      	ldr	r2, [pc, #128]	@ (8001b04 <init_rfm+0xcc>)
 8001a82:	621a      	str	r2, [r3, #32]
  rfm95_handle.precision_sleep_until = precision_sleep_until;
 8001a84:	4b1c      	ldr	r3, [pc, #112]	@ (8001af8 <init_rfm+0xc0>)
 8001a86:	4a20      	ldr	r2, [pc, #128]	@ (8001b08 <init_rfm+0xd0>)
 8001a88:	625a      	str	r2, [r3, #36]	@ 0x24
  rfm95_handle.on_after_interrupts_configured = rfm95_after_interrupts_configured;
 8001a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001af8 <init_rfm+0xc0>)
 8001a8c:	4a1f      	ldr	r2, [pc, #124]	@ (8001b0c <init_rfm+0xd4>)
 8001a8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  //rfm95_handle.random_int = random_int;
  rfm95_handle.get_battery_level = get_battery_level;
 8001a90:	4b19      	ldr	r3, [pc, #100]	@ (8001af8 <init_rfm+0xc0>)
 8001a92:	4a1f      	ldr	r2, [pc, #124]	@ (8001b10 <init_rfm+0xd8>)
 8001a94:	629a      	str	r2, [r3, #40]	@ 0x28

  // Modify parameters here:
  rfm95_set_power(&rfm95_handle, LORA_TX_POWER); // power 2 dBm - 17 dBm
 8001a96:	2102      	movs	r1, #2
 8001a98:	4817      	ldr	r0, [pc, #92]	@ (8001af8 <init_rfm+0xc0>)
 8001a9a:	f7ff f92e 	bl	8000cfa <rfm95_set_power>
  rfm95_set_frequency(&rfm95_handle, LORA_CH_FREQ);
 8001a9e:	491d      	ldr	r1, [pc, #116]	@ (8001b14 <init_rfm+0xdc>)
 8001aa0:	4815      	ldr	r0, [pc, #84]	@ (8001af8 <init_rfm+0xc0>)
 8001aa2:	f7ff f977 	bl	8000d94 <rfm95_set_frequency>
  rfm95_set_BW(&rfm95_handle, LORA_BW);
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	4813      	ldr	r0, [pc, #76]	@ (8001af8 <init_rfm+0xc0>)
 8001aaa:	f7ff f962 	bl	8000d72 <rfm95_set_BW>
  rfm95_set_CR(&rfm95_handle, LORA_CR);
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4811      	ldr	r0, [pc, #68]	@ (8001af8 <init_rfm+0xc0>)
 8001ab2:	f7ff f94e 	bl	8000d52 <rfm95_set_CR>
  rfm95_set_SF(&rfm95_handle, LORA_SF);
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	480f      	ldr	r0, [pc, #60]	@ (8001af8 <init_rfm+0xc0>)
 8001aba:	f7ff f93a 	bl	8000d32 <rfm95_set_SF>
  rfm95_set_syncWord(&rfm95_handle, LORA_SYNC_WORD);
 8001abe:	21ba      	movs	r1, #186	@ 0xba
 8001ac0:	480d      	ldr	r0, [pc, #52]	@ (8001af8 <init_rfm+0xc0>)
 8001ac2:	f7ff f987 	bl	8000dd4 <rfm95_set_syncWord>

  // initialize RFM95
  if(!rfm95_init(&rfm95_handle)) return false;
 8001ac6:	480c      	ldr	r0, [pc, #48]	@ (8001af8 <init_rfm+0xc0>)
 8001ac8:	f7ff f812 	bl	8000af0 <rfm95_init>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <init_rfm+0x9e>
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	e00b      	b.n	8001aee <init_rfm+0xb6>

  // set RFM95 to continuous RX mode
  if(!rfm95_enter_rx_mode(&rfm95_handle)) return false;
 8001ad6:	4808      	ldr	r0, [pc, #32]	@ (8001af8 <init_rfm+0xc0>)
 8001ad8:	f7ff fab5 	bl	8001046 <rfm95_enter_rx_mode>
 8001adc:	4603      	mov	r3, r0
 8001ade:	f083 0301 	eor.w	r3, r3, #1
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <init_rfm+0xb4>
 8001ae8:	2300      	movs	r3, #0
 8001aea:	e000      	b.n	8001aee <init_rfm+0xb6>

  return true;
 8001aec:	2301      	movs	r3, #1
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20001ddc 	.word	0x20001ddc
 8001af8:	200000a4 	.word	0x200000a4
 8001afc:	20001e48 	.word	0x20001e48
 8001b00:	48000c00 	.word	0x48000c00
 8001b04:	08001b19 	.word	0x08001b19
 8001b08:	08001b49 	.word	0x08001b49
 8001b0c:	08001c11 	.word	0x08001c11
 8001b10:	08001c01 	.word	0x08001c01
 8001b14:	33bca100 	.word	0x33bca100

08001b18 <get_precision_tick>:

/*
 * return precise timing based on internal LPTIM module
 */
static uint32_t get_precision_tick(){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b1e:	b672      	cpsid	i
}
 8001b20:	bf00      	nop
	__disable_irq();
	uint32_t precision_tick = lptim_tick_msb | HAL_LPTIM_ReadCounter(&hlptim1);
 8001b22:	4807      	ldr	r0, [pc, #28]	@ (8001b40 <get_precision_tick+0x28>)
 8001b24:	f001 f95c 	bl	8002de0 <HAL_LPTIM_ReadCounter>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <get_precision_tick+0x2c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8001b32:	b662      	cpsie	i
}
 8001b34:	bf00      	nop
	__enable_irq();
	return precision_tick;
 8001b36:	687b      	ldr	r3, [r7, #4]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20001ddc 	.word	0x20001ddc
 8001b44:	20001f34 	.word	0x20001f34

08001b48 <precision_sleep_until>:

/*
 * Allows to set the MCU into STOP2 mode with accurate wkup timer
 */
static void precision_sleep_until(uint32_t target_ticks){
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
	while(1){
		uint32_t curr_tick = get_precision_tick();
 8001b50:	f7ff ffe2 	bl	8001b18 <get_precision_tick>
 8001b54:	6178      	str	r0, [r7, #20]

		// exit condition:
		if(target_ticks < curr_tick) break;
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d33f      	bcc.n	8001bde <precision_sleep_until+0x96>

		uint32_t sleep_ticks = target_ticks - curr_tick;
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	613b      	str	r3, [r7, #16]

		// avoid short sleep intervals:
		if(sleep_ticks < 10) break;
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	2b09      	cmp	r3, #9
 8001b6a:	d93a      	bls.n	8001be2 <precision_sleep_until+0x9a>
		else {
			// overall CMP value - some margin (needed to reset clock configurations after stop mode2)
			uint32_t compare_tick = (curr_tick & 0xFFFF) + sleep_ticks - 10;
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	b29a      	uxth	r2, r3
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	4413      	add	r3, r2
 8001b74:	3b0a      	subs	r3, #10
 8001b76:	60fb      	str	r3, [r7, #12]

			if (compare_tick >= 0xFFFF){ // ARR will awake MCU before compare
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d904      	bls.n	8001b8c <precision_sleep_until+0x44>
				HAL_SuspendTick();
 8001b82:	f000 fcbf 	bl	8002504 <HAL_SuspendTick>
				enterStopMode();
 8001b86:	f000 f84f 	bl	8001c28 <enterStopMode>
 8001b8a:	e7e1      	b.n	8001b50 <precision_sleep_until+0x8>
			} else { // otherwise CMP keeps MCU sleep all time
				__HAL_LPTIM_CLEAR_FLAG(&hlptim1, LPTIM_FLAG_CMPOK);
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bfc <precision_sleep_until+0xb4>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2208      	movs	r2, #8
 8001b92:	605a      	str	r2, [r3, #4]
				__HAL_LPTIM_COMPARE_SET(&hlptim1, compare_tick);            // set CMP limit
 8001b94:	4b19      	ldr	r3, [pc, #100]	@ (8001bfc <precision_sleep_until+0xb4>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68fa      	ldr	r2, [r7, #12]
 8001b9a:	615a      	str	r2, [r3, #20]

				while (!__HAL_LPTIM_GET_FLAG(&hlptim1, LPTIM_FLAG_CMPOK));  // wait for effective change
 8001b9c:	bf00      	nop
 8001b9e:	4b17      	ldr	r3, [pc, #92]	@ (8001bfc <precision_sleep_until+0xb4>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0308 	and.w	r3, r3, #8
 8001ba8:	2b08      	cmp	r3, #8
 8001baa:	d1f8      	bne.n	8001b9e <precision_sleep_until+0x56>

				__HAL_LPTIM_CLEAR_FLAG(&hlptim1, LPTIM_FLAG_CMPM);          // clear CMP interrupt flag
 8001bac:	4b13      	ldr	r3, [pc, #76]	@ (8001bfc <precision_sleep_until+0xb4>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	605a      	str	r2, [r3, #4]
				__HAL_LPTIM_ENABLE_IT(&hlptim1, LPTIM_IT_CMPM);             // enable CMP interrupt
 8001bb4:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <precision_sleep_until+0xb4>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <precision_sleep_until+0xb4>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f042 0201 	orr.w	r2, r2, #1
 8001bc2:	609a      	str	r2, [r3, #8]

				HAL_SuspendTick();
 8001bc4:	f000 fc9e 	bl	8002504 <HAL_SuspendTick>
				enterStopMode();
 8001bc8:	f000 f82e 	bl	8001c28 <enterStopMode>

				__HAL_LPTIM_DISABLE_IT(&hlptim1, LPTIM_IT_CMPM);            // disable CMP interrupt
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001bfc <precision_sleep_until+0xb4>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689a      	ldr	r2, [r3, #8]
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bfc <precision_sleep_until+0xb4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f022 0201 	bic.w	r2, r2, #1
 8001bda:	609a      	str	r2, [r3, #8]
	while(1){
 8001bdc:	e7b8      	b.n	8001b50 <precision_sleep_until+0x8>
		if(target_ticks < curr_tick) break;
 8001bde:	bf00      	nop
 8001be0:	e000      	b.n	8001be4 <precision_sleep_until+0x9c>
		if(sleep_ticks < 10) break;
 8001be2:	bf00      	nop
			}
		}
	}

	while(get_precision_tick() < target_ticks);                       // wait residue time here ( < 10 ticks)
 8001be4:	bf00      	nop
 8001be6:	f7ff ff97 	bl	8001b18 <get_precision_tick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d8f9      	bhi.n	8001be6 <precision_sleep_until+0x9e>
}
 8001bf2:	bf00      	nop
 8001bf4:	bf00      	nop
 8001bf6:	3718      	adds	r7, #24
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20001ddc 	.word	0x20001ddc

08001c00 <get_battery_level>:


static uint8_t get_battery_level(){
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
	return 0;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <rfm95_after_interrupts_configured>:

/*
 * This function is executed after initializing rfm95 (ready to accept interrupts
 * without hard fault errors)
 */
void rfm95_after_interrupts_configured(){
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c14:	2200      	movs	r2, #0
 8001c16:	2100      	movs	r1, #0
 8001c18:	2028      	movs	r0, #40	@ 0x28
 8001c1a:	f000 fd6e 	bl	80026fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c1e:	2028      	movs	r0, #40	@ 0x28
 8001c20:	f000 fd87 	bl	8002732 <HAL_NVIC_EnableIRQ>
}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <enterStopMode>:
// -------------------------- System Power down routines --------------------------------

/*
 * Enter stop mode and resume clock configurations on exit
 */
void enterStopMode(){
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0

  // Stop LPTIM and clear pending bits
  HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8001c2c:	4812      	ldr	r0, [pc, #72]	@ (8001c78 <enterStopMode+0x50>)
 8001c2e:	f001 f895 	bl	8002d5c <HAL_LPTIM_Counter_Stop_IT>
  LPTIM1->ICR |= 0x3F;
 8001c32:	4b12      	ldr	r3, [pc, #72]	@ (8001c7c <enterStopMode+0x54>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	4a11      	ldr	r2, [pc, #68]	@ (8001c7c <enterStopMode+0x54>)
 8001c38:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8001c3c:	6053      	str	r3, [r2, #4]

  // CLear LPTIM IRQ at NVIC level
  NVIC_ClearPendingIRQ(LPTIM1_IRQn);
 8001c3e:	2041      	movs	r0, #65	@ 0x41
 8001c40:	f7ff fb3a 	bl	80012b8 <__NVIC_ClearPendingIRQ>

  // wake from HSI --> faster wake up sequence:
	__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_HSI);
 8001c44:	4b0e      	ldr	r3, [pc, #56]	@ (8001c80 <enterStopMode+0x58>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	4a0d      	ldr	r2, [pc, #52]	@ (8001c80 <enterStopMode+0x58>)
 8001c4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c4e:	6093      	str	r3, [r2, #8]

	// Enter stop mode 2:
	HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001c50:	2001      	movs	r0, #1
 8001c52:	f001 fb51 	bl	80032f8 <HAL_PWREx_EnterSTOP2Mode>

	// awake here...

	// resume system clock:
	if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) MySystemClock_Config();
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <enterStopMode+0x58>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <enterStopMode+0x3e>
 8001c62:	f000 f80f 	bl	8001c84 <MySystemClock_Config>

	// resume system tick with correct clock
	HAL_ResumeTick();
 8001c66:	f000 fc5d 	bl	8002524 <HAL_ResumeTick>

	// Enable LPTIM again:
	HAL_LPTIM_Counter_Start_IT(&hlptim1, 0xFFFF);
 8001c6a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001c6e:	4802      	ldr	r0, [pc, #8]	@ (8001c78 <enterStopMode+0x50>)
 8001c70:	f000 fff6 	bl	8002c60 <HAL_LPTIM_Counter_Start_IT>
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20001ddc 	.word	0x20001ddc
 8001c7c:	40007c00 	.word	0x40007c00
 8001c80:	40021000 	.word	0x40021000

08001c84 <MySystemClock_Config>:
/*
 * Modified clock setup function:
 * -> Avoid repeating initialization for the LSE 32 kHz clock if already running.
 *    Doing this every time the MCU exits STOP mode, results in a corrupted timing accuracy.
 */
void MySystemClock_Config(void) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b096      	sub	sp, #88	@ 0x58
 8001c88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c8a:	f107 0314 	add.w	r3, r7, #20
 8001c8e:	2244      	movs	r2, #68	@ 0x44
 8001c90:	2100      	movs	r1, #0
 8001c92:	4618      	mov	r0, r3
 8001c94:	f005 f838 	bl	8006d08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c98:	463b      	mov	r3, r7
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	609a      	str	r2, [r3, #8]
 8001ca2:	60da      	str	r2, [r3, #12]
 8001ca4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001ca6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001caa:	f001 facf 	bl	800324c <HAL_PWREx_ControlVoltageScaling>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MySystemClock_Config+0x34>
  {
    Error_Handler();
 8001cb4:	f000 f8de 	bl	8001e74 <Error_Handler>
  }

  /** Configure LSE Drive Capability only if it
  */
  if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON) == 0) || (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) != 1){
 8001cb8:	4b2a      	ldr	r3, [pc, #168]	@ (8001d64 <MySystemClock_Config+0xe0>)
 8001cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d106      	bne.n	8001cd4 <MySystemClock_Config+0x50>
 8001cc6:	4b27      	ldr	r3, [pc, #156]	@ (8001d64 <MySystemClock_Config+0xe0>)
 8001cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d00b      	beq.n	8001cec <MySystemClock_Config+0x68>
  	HAL_PWR_EnableBkUpAccess();
 8001cd4:	f001 fa9c 	bl	8003210 <HAL_PWR_EnableBkUpAccess>
		__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001cd8:	4b22      	ldr	r3, [pc, #136]	@ (8001d64 <MySystemClock_Config+0xe0>)
 8001cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cde:	4a21      	ldr	r2, [pc, #132]	@ (8001d64 <MySystemClock_Config+0xe0>)
 8001ce0:	f023 0318 	bic.w	r3, r3, #24
 8001ce4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

		RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8001ce8:	2304      	movs	r3, #4
 8001cea:	617b      	str	r3, [r7, #20]


  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType |= RCC_OSCILLATORTYPE_HSI;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	f043 0302 	orr.w	r3, r3, #2
 8001cf2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cf8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cfc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cfe:	2310      	movs	r3, #16
 8001d00:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d02:	2302      	movs	r3, #2
 8001d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d06:	2302      	movs	r3, #2
 8001d08:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001d0e:	230a      	movs	r3, #10
 8001d10:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001d12:	2307      	movs	r3, #7
 8001d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d16:	2302      	movs	r3, #2
 8001d18:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d1e:	f107 0314 	add.w	r3, r7, #20
 8001d22:	4618      	mov	r0, r3
 8001d24:	f001 fb14 	bl	8003350 <HAL_RCC_OscConfig>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MySystemClock_Config+0xae>
  {
    Error_Handler();
 8001d2e:	f000 f8a1 	bl	8001e74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d32:	230f      	movs	r3, #15
 8001d34:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d36:	2303      	movs	r3, #3
 8001d38:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d46:	463b      	mov	r3, r7
 8001d48:	2104      	movs	r1, #4
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f001 fedc 	bl	8003b08 <HAL_RCC_ClockConfig>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MySystemClock_Config+0xd6>
  {
    Error_Handler();
 8001d56:	f000 f88d 	bl	8001e74 <Error_Handler>
  }
}
 8001d5a:	bf00      	nop
 8001d5c:	3758      	adds	r7, #88	@ 0x58
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40021000 	.word	0x40021000

08001d68 <HAL_LPTIM_AutoReloadMatchCallback>:


// ------------------------------------- Call-backs --------------------------------------

// Auto-reload callback for LPTIM module
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim){
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  lptim_tick_msb += 0x10000;
 8001d70:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <HAL_LPTIM_AutoReloadMatchCallback+0x20>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001d78:	4a03      	ldr	r2, [pc, #12]	@ (8001d88 <HAL_LPTIM_AutoReloadMatchCallback+0x20>)
 8001d7a:	6013      	str	r3, [r2, #0]
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	20001f34 	.word	0x20001f34

08001d8c <HAL_LPTIM_CompareMatchCallback>:

// Compare match callback for LPTIM module
void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim){
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  // do nothing...
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <HAL_RTCEx_WakeUpTimerEventCallback>:

// RTC wkup timer -> needed to schedule tx events
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc){
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  h_sys.evt_flags |= SYS_EVT_TX_PENDING;
 8001da8:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <HAL_RTCEx_WakeUpTimerEventCallback+0x24>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	f043 0304 	orr.w	r3, r3, #4
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	4b03      	ldr	r3, [pc, #12]	@ (8001dc4 <HAL_RTCEx_WakeUpTimerEventCallback+0x24>)
 8001db6:	701a      	strb	r2, [r3, #0]
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	20000018 	.word	0x20000018

08001dc8 <HAL_GPIO_EXTI_Callback>:

// GPIO external interrupts callback
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	80fb      	strh	r3, [r7, #6]

	// Events on RFM95 interrupt pins
  if (GPIO_Pin == RFM95_DIO0_Pin) {
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001dd8:	d112      	bne.n	8001e00 <HAL_GPIO_EXTI_Callback+0x38>
    rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO0);
 8001dda:	2100      	movs	r1, #0
 8001ddc:	4817      	ldr	r0, [pc, #92]	@ (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001dde:	f7ff fa49 	bl	8001274 <rfm95_on_interrupt>

    // something received
    if(rfm95_handle.rfm_status == RXCONTIN_MODE) h_sys.evt_flags |= SYS_EVT_RX_PENDING;
 8001de2:	4b16      	ldr	r3, [pc, #88]	@ (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001de4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b03      	cmp	r3, #3
 8001dec:	d121      	bne.n	8001e32 <HAL_GPIO_EXTI_Callback+0x6a>
 8001dee:	4b14      	ldr	r3, [pc, #80]	@ (8001e40 <HAL_GPIO_EXTI_Callback+0x78>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	f043 0302 	orr.w	r3, r3, #2
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	4b11      	ldr	r3, [pc, #68]	@ (8001e40 <HAL_GPIO_EXTI_Callback+0x78>)
 8001dfc:	701a      	strb	r2, [r3, #0]
  } else if (GPIO_Pin == RFM95_DIO5_Pin) {
    rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
  } else if (GPIO_Pin == B1_Pin) {
  	tx_evt = true;
  }
}
 8001dfe:	e018      	b.n	8001e32 <HAL_GPIO_EXTI_Callback+0x6a>
  } else if (GPIO_Pin == RFM95_DIO1_Pin) {
 8001e00:	88fb      	ldrh	r3, [r7, #6]
 8001e02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e06:	d104      	bne.n	8001e12 <HAL_GPIO_EXTI_Callback+0x4a>
    rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
 8001e08:	2101      	movs	r1, #1
 8001e0a:	480c      	ldr	r0, [pc, #48]	@ (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001e0c:	f7ff fa32 	bl	8001274 <rfm95_on_interrupt>
}
 8001e10:	e00f      	b.n	8001e32 <HAL_GPIO_EXTI_Callback+0x6a>
  } else if (GPIO_Pin == RFM95_DIO5_Pin) {
 8001e12:	88fb      	ldrh	r3, [r7, #6]
 8001e14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e18:	d104      	bne.n	8001e24 <HAL_GPIO_EXTI_Callback+0x5c>
    rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
 8001e1a:	2102      	movs	r1, #2
 8001e1c:	4807      	ldr	r0, [pc, #28]	@ (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001e1e:	f7ff fa29 	bl	8001274 <rfm95_on_interrupt>
}
 8001e22:	e006      	b.n	8001e32 <HAL_GPIO_EXTI_Callback+0x6a>
  } else if (GPIO_Pin == B1_Pin) {
 8001e24:	88fb      	ldrh	r3, [r7, #6]
 8001e26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e2a:	d102      	bne.n	8001e32 <HAL_GPIO_EXTI_Callback+0x6a>
  	tx_evt = true;
 8001e2c:	4b05      	ldr	r3, [pc, #20]	@ (8001e44 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001e2e:	2201      	movs	r2, #1
 8001e30:	701a      	strb	r2, [r3, #0]
}
 8001e32:	bf00      	nop
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	200000a4 	.word	0x200000a4
 8001e40:	20000018 	.word	0x20000018
 8001e44:	20001f38 	.word	0x20001f38

08001e48 <_write>:
}

/*
 * Function used to print on UART serial (DEBUG)
 */
int _write(int file, char *ptr, int len) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	f04f 33ff 	mov.w	r3, #4294967295
 8001e5c:	68b9      	ldr	r1, [r7, #8]
 8001e5e:	4804      	ldr	r0, [pc, #16]	@ (8001e70 <_write+0x28>)
 8001e60:	f003 ffea 	bl	8005e38 <HAL_UART_Transmit>
  return len;
 8001e64:	687b      	ldr	r3, [r7, #4]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20001eac 	.word	0x20001eac

08001e74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001e78:	b672      	cpsid	i
}
 8001e7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <Error_Handler+0x8>

08001e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e86:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec4 <HAL_MspInit+0x44>)
 8001e88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e8a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec4 <HAL_MspInit+0x44>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e92:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec4 <HAL_MspInit+0x44>)
 8001e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	607b      	str	r3, [r7, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9e:	4b09      	ldr	r3, [pc, #36]	@ (8001ec4 <HAL_MspInit+0x44>)
 8001ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea2:	4a08      	ldr	r2, [pc, #32]	@ (8001ec4 <HAL_MspInit+0x44>)
 8001ea4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ea8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <HAL_MspInit+0x44>)
 8001eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eb2:	603b      	str	r3, [r7, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	40021000 	.word	0x40021000

08001ec8 <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b0a6      	sub	sp, #152	@ 0x98
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ed0:	f107 0310 	add.w	r3, r7, #16
 8001ed4:	2288      	movs	r2, #136	@ 0x88
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f004 ff15 	bl	8006d08 <memset>
  if(hlptim->Instance==LPTIM1)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a15      	ldr	r2, [pc, #84]	@ (8001f38 <HAL_LPTIM_MspInit+0x70>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d123      	bne.n	8001f30 <HAL_LPTIM_MspInit+0x68>

    /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8001ee8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001eec:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8001eee:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8001ef2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ef4:	f107 0310 	add.w	r3, r7, #16
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f002 f829 	bl	8003f50 <HAL_RCCEx_PeriphCLKConfig>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <HAL_LPTIM_MspInit+0x40>
    {
      Error_Handler();
 8001f04:	f7ff ffb6 	bl	8001e74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001f08:	4b0c      	ldr	r3, [pc, #48]	@ (8001f3c <HAL_LPTIM_MspInit+0x74>)
 8001f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8001f3c <HAL_LPTIM_MspInit+0x74>)
 8001f0e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001f12:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f14:	4b09      	ldr	r3, [pc, #36]	@ (8001f3c <HAL_LPTIM_MspInit+0x74>)
 8001f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8001f20:	2200      	movs	r2, #0
 8001f22:	2100      	movs	r1, #0
 8001f24:	2041      	movs	r0, #65	@ 0x41
 8001f26:	f000 fbe8 	bl	80026fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8001f2a:	2041      	movs	r0, #65	@ 0x41
 8001f2c:	f000 fc01 	bl	8002732 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM1_MspInit 1 */

  }

}
 8001f30:	bf00      	nop
 8001f32:	3798      	adds	r7, #152	@ 0x98
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40007c00 	.word	0x40007c00
 8001f3c:	40021000 	.word	0x40021000

08001f40 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b0a6      	sub	sp, #152	@ 0x98
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f48:	f107 0310 	add.w	r3, r7, #16
 8001f4c:	2288      	movs	r2, #136	@ 0x88
 8001f4e:	2100      	movs	r1, #0
 8001f50:	4618      	mov	r0, r3
 8001f52:	f004 fed9 	bl	8006d08 <memset>
  if(hrng->Instance==RNG)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a12      	ldr	r2, [pc, #72]	@ (8001fa4 <HAL_RNG_MspInit+0x64>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d11c      	bne.n	8001f9a <HAL_RNG_MspInit+0x5a>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8001f60:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001f64:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLL;
 8001f66:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001f6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f6e:	f107 0310 	add.w	r3, r7, #16
 8001f72:	4618      	mov	r0, r3
 8001f74:	f001 ffec 	bl	8003f50 <HAL_RCCEx_PeriphCLKConfig>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_RNG_MspInit+0x42>
    {
      Error_Handler();
 8001f7e:	f7ff ff79 	bl	8001e74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001f82:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <HAL_RNG_MspInit+0x68>)
 8001f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f86:	4a08      	ldr	r2, [pc, #32]	@ (8001fa8 <HAL_RNG_MspInit+0x68>)
 8001f88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f8e:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <HAL_RNG_MspInit+0x68>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8001f9a:	bf00      	nop
 8001f9c:	3798      	adds	r7, #152	@ 0x98
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	50060800 	.word	0x50060800
 8001fa8:	40021000 	.word	0x40021000

08001fac <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b0a4      	sub	sp, #144	@ 0x90
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fb4:	f107 0308 	add.w	r3, r7, #8
 8001fb8:	2288      	movs	r2, #136	@ 0x88
 8001fba:	2100      	movs	r1, #0
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f004 fea3 	bl	8006d08 <memset>
  if(hrtc->Instance==RTC)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a14      	ldr	r2, [pc, #80]	@ (8002018 <HAL_RTC_MspInit+0x6c>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d120      	bne.n	800200e <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001fcc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fd0:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001fd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fd6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fda:	f107 0308 	add.w	r3, r7, #8
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f001 ffb6 	bl	8003f50 <HAL_RCCEx_PeriphCLKConfig>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001fea:	f7ff ff43 	bl	8001e74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001fee:	4b0b      	ldr	r3, [pc, #44]	@ (800201c <HAL_RTC_MspInit+0x70>)
 8001ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff4:	4a09      	ldr	r2, [pc, #36]	@ (800201c <HAL_RTC_MspInit+0x70>)
 8001ff6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ffa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001ffe:	2200      	movs	r2, #0
 8002000:	2100      	movs	r1, #0
 8002002:	2003      	movs	r0, #3
 8002004:	f000 fb79 	bl	80026fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8002008:	2003      	movs	r0, #3
 800200a:	f000 fb92 	bl	8002732 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800200e:	bf00      	nop
 8002010:	3790      	adds	r7, #144	@ 0x90
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40002800 	.word	0x40002800
 800201c:	40021000 	.word	0x40021000

08002020 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08a      	sub	sp, #40	@ 0x28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002028:	f107 0314 	add.w	r3, r7, #20
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]
 8002036:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a20      	ldr	r2, [pc, #128]	@ (80020c0 <HAL_SPI_MspInit+0xa0>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d139      	bne.n	80020b6 <HAL_SPI_MspInit+0x96>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002042:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <HAL_SPI_MspInit+0xa4>)
 8002044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002046:	4a1f      	ldr	r2, [pc, #124]	@ (80020c4 <HAL_SPI_MspInit+0xa4>)
 8002048:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800204c:	6593      	str	r3, [r2, #88]	@ 0x58
 800204e:	4b1d      	ldr	r3, [pc, #116]	@ (80020c4 <HAL_SPI_MspInit+0xa4>)
 8002050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002052:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002056:	613b      	str	r3, [r7, #16]
 8002058:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800205a:	4b1a      	ldr	r3, [pc, #104]	@ (80020c4 <HAL_SPI_MspInit+0xa4>)
 800205c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205e:	4a19      	ldr	r2, [pc, #100]	@ (80020c4 <HAL_SPI_MspInit+0xa4>)
 8002060:	f043 0304 	orr.w	r3, r3, #4
 8002064:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002066:	4b17      	ldr	r3, [pc, #92]	@ (80020c4 <HAL_SPI_MspInit+0xa4>)
 8002068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206a:	f003 0304 	and.w	r3, r3, #4
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8002072:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002078:	2302      	movs	r3, #2
 800207a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002080:	2303      	movs	r3, #3
 8002082:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002084:	2306      	movs	r3, #6
 8002086:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002088:	f107 0314 	add.w	r3, r7, #20
 800208c:	4619      	mov	r1, r3
 800208e:	480e      	ldr	r0, [pc, #56]	@ (80020c8 <HAL_SPI_MspInit+0xa8>)
 8002090:	f000 fb6a 	bl	8002768 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002094:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209a:	2302      	movs	r3, #2
 800209c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800209e:	2301      	movs	r3, #1
 80020a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a2:	2303      	movs	r3, #3
 80020a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80020a6:	2306      	movs	r3, #6
 80020a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020aa:	f107 0314 	add.w	r3, r7, #20
 80020ae:	4619      	mov	r1, r3
 80020b0:	4805      	ldr	r0, [pc, #20]	@ (80020c8 <HAL_SPI_MspInit+0xa8>)
 80020b2:	f000 fb59 	bl	8002768 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80020b6:	bf00      	nop
 80020b8:	3728      	adds	r7, #40	@ 0x28
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40003c00 	.word	0x40003c00
 80020c4:	40021000 	.word	0x40021000
 80020c8:	48000800 	.word	0x48000800

080020cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b0ac      	sub	sp, #176	@ 0xb0
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	2288      	movs	r2, #136	@ 0x88
 80020ea:	2100      	movs	r1, #0
 80020ec:	4618      	mov	r0, r3
 80020ee:	f004 fe0b 	bl	8006d08 <memset>
  if(huart->Instance==USART2)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a21      	ldr	r2, [pc, #132]	@ (800217c <HAL_UART_MspInit+0xb0>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d13b      	bne.n	8002174 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80020fc:	2302      	movs	r3, #2
 80020fe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002100:	2300      	movs	r3, #0
 8002102:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	4618      	mov	r0, r3
 800210a:	f001 ff21 	bl	8003f50 <HAL_RCCEx_PeriphCLKConfig>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002114:	f7ff feae 	bl	8001e74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002118:	4b19      	ldr	r3, [pc, #100]	@ (8002180 <HAL_UART_MspInit+0xb4>)
 800211a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211c:	4a18      	ldr	r2, [pc, #96]	@ (8002180 <HAL_UART_MspInit+0xb4>)
 800211e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002122:	6593      	str	r3, [r2, #88]	@ 0x58
 8002124:	4b16      	ldr	r3, [pc, #88]	@ (8002180 <HAL_UART_MspInit+0xb4>)
 8002126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002130:	4b13      	ldr	r3, [pc, #76]	@ (8002180 <HAL_UART_MspInit+0xb4>)
 8002132:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002134:	4a12      	ldr	r2, [pc, #72]	@ (8002180 <HAL_UART_MspInit+0xb4>)
 8002136:	f043 0301 	orr.w	r3, r3, #1
 800213a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800213c:	4b10      	ldr	r3, [pc, #64]	@ (8002180 <HAL_UART_MspInit+0xb4>)
 800213e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002148:	230c      	movs	r3, #12
 800214a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214e:	2302      	movs	r3, #2
 8002150:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215a:	2303      	movs	r3, #3
 800215c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002160:	2307      	movs	r3, #7
 8002162:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002166:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800216a:	4619      	mov	r1, r3
 800216c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002170:	f000 fafa 	bl	8002768 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002174:	bf00      	nop
 8002176:	37b0      	adds	r7, #176	@ 0xb0
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40004400 	.word	0x40004400
 8002180:	40021000 	.word	0x40021000

08002184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <NMI_Handler+0x4>

0800218c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <HardFault_Handler+0x4>

08002194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <MemManage_Handler+0x4>

0800219c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <BusFault_Handler+0x4>

080021a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a8:	bf00      	nop
 80021aa:	e7fd      	b.n	80021a8 <UsageFault_Handler+0x4>

080021ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021b0:	bf00      	nop
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021da:	f000 f94f 	bl	800247c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
	...

080021e4 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80021e8:	4802      	ldr	r0, [pc, #8]	@ (80021f4 <RTC_WKUP_IRQHandler+0x10>)
 80021ea:	f002 fe85 	bl	8004ef8 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20001e24 	.word	0x20001e24

080021f8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO0_Pin);
 80021fc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002200:	f000 fc74 	bl	8002aec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}

08002208 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO1_Pin);
 800220c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002210:	f000 fc6c 	bl	8002aec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO5_Pin);
 8002214:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002218:	f000 fc68 	bl	8002aec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800221c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002220:	f000 fc64 	bl	8002aec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002224:	bf00      	nop
 8002226:	bd80      	pop	{r7, pc}

08002228 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 800222c:	4802      	ldr	r0, [pc, #8]	@ (8002238 <LPTIM1_IRQHandler+0x10>)
 800222e:	f000 fde4 	bl	8002dfa <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20001ddc 	.word	0x20001ddc

0800223c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	e00a      	b.n	8002264 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800224e:	f3af 8000 	nop.w
 8002252:	4601      	mov	r1, r0
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	1c5a      	adds	r2, r3, #1
 8002258:	60ba      	str	r2, [r7, #8]
 800225a:	b2ca      	uxtb	r2, r1
 800225c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	3301      	adds	r3, #1
 8002262:	617b      	str	r3, [r7, #20]
 8002264:	697a      	ldr	r2, [r7, #20]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	429a      	cmp	r2, r3
 800226a:	dbf0      	blt.n	800224e <_read+0x12>
  }

  return len;
 800226c:	687b      	ldr	r3, [r7, #4]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002276:	b480      	push	{r7}
 8002278:	b083      	sub	sp, #12
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800227e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002282:	4618      	mov	r0, r3
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800228e:	b480      	push	{r7}
 8002290:	b083      	sub	sp, #12
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
 8002296:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800229e:	605a      	str	r2, [r3, #4]
  return 0;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <_isatty>:

int _isatty(int file)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022b6:	2301      	movs	r3, #1
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3714      	adds	r7, #20
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
	...

080022e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022e8:	4a14      	ldr	r2, [pc, #80]	@ (800233c <_sbrk+0x5c>)
 80022ea:	4b15      	ldr	r3, [pc, #84]	@ (8002340 <_sbrk+0x60>)
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022f4:	4b13      	ldr	r3, [pc, #76]	@ (8002344 <_sbrk+0x64>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d102      	bne.n	8002302 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022fc:	4b11      	ldr	r3, [pc, #68]	@ (8002344 <_sbrk+0x64>)
 80022fe:	4a12      	ldr	r2, [pc, #72]	@ (8002348 <_sbrk+0x68>)
 8002300:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002302:	4b10      	ldr	r3, [pc, #64]	@ (8002344 <_sbrk+0x64>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4413      	add	r3, r2
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	429a      	cmp	r2, r3
 800230e:	d207      	bcs.n	8002320 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002310:	f004 fd48 	bl	8006da4 <__errno>
 8002314:	4603      	mov	r3, r0
 8002316:	220c      	movs	r2, #12
 8002318:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800231a:	f04f 33ff 	mov.w	r3, #4294967295
 800231e:	e009      	b.n	8002334 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002320:	4b08      	ldr	r3, [pc, #32]	@ (8002344 <_sbrk+0x64>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002326:	4b07      	ldr	r3, [pc, #28]	@ (8002344 <_sbrk+0x64>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	4a05      	ldr	r2, [pc, #20]	@ (8002344 <_sbrk+0x64>)
 8002330:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002332:	68fb      	ldr	r3, [r7, #12]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	20018000 	.word	0x20018000
 8002340:	00000400 	.word	0x00000400
 8002344:	20001f3c 	.word	0x20001f3c
 8002348:	20002090 	.word	0x20002090

0800234c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <SystemInit+0x20>)
 8002352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002356:	4a05      	ldr	r2, [pc, #20]	@ (800236c <SystemInit+0x20>)
 8002358:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800235c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002370:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002374:	f7ff ffea 	bl	800234c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002378:	480c      	ldr	r0, [pc, #48]	@ (80023ac <LoopForever+0x6>)
  ldr r1, =_edata
 800237a:	490d      	ldr	r1, [pc, #52]	@ (80023b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800237c:	4a0d      	ldr	r2, [pc, #52]	@ (80023b4 <LoopForever+0xe>)
  movs r3, #0
 800237e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002380:	e002      	b.n	8002388 <LoopCopyDataInit>

08002382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002386:	3304      	adds	r3, #4

08002388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800238a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800238c:	d3f9      	bcc.n	8002382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800238e:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002390:	4c0a      	ldr	r4, [pc, #40]	@ (80023bc <LoopForever+0x16>)
  movs r3, #0
 8002392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002394:	e001      	b.n	800239a <LoopFillZerobss>

08002396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002398:	3204      	adds	r2, #4

0800239a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800239a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800239c:	d3fb      	bcc.n	8002396 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800239e:	f004 fd07 	bl	8006db0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023a2:	f7fe ffa7 	bl	80012f4 <main>

080023a6 <LoopForever>:

LoopForever:
    b LoopForever
 80023a6:	e7fe      	b.n	80023a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80023a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80023ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023b0:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80023b4:	08007a24 	.word	0x08007a24
  ldr r2, =_sbss
 80023b8:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80023bc:	20002090 	.word	0x20002090

080023c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023c0:	e7fe      	b.n	80023c0 <ADC1_2_IRQHandler>
	...

080023c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023ca:	2300      	movs	r3, #0
 80023cc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002400 <HAL_Init+0x3c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a0b      	ldr	r2, [pc, #44]	@ (8002400 <HAL_Init+0x3c>)
 80023d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023d8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023da:	2003      	movs	r0, #3
 80023dc:	f000 f982 	bl	80026e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023e0:	2000      	movs	r0, #0
 80023e2:	f000 f80f 	bl	8002404 <HAL_InitTick>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d002      	beq.n	80023f2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	71fb      	strb	r3, [r7, #7]
 80023f0:	e001      	b.n	80023f6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023f2:	f7ff fd45 	bl	8001e80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023f6:	79fb      	ldrb	r3, [r7, #7]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	40022000 	.word	0x40022000

08002404 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800240c:	2300      	movs	r3, #0
 800240e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002410:	4b17      	ldr	r3, [pc, #92]	@ (8002470 <HAL_InitTick+0x6c>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d023      	beq.n	8002460 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002418:	4b16      	ldr	r3, [pc, #88]	@ (8002474 <HAL_InitTick+0x70>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	4b14      	ldr	r3, [pc, #80]	@ (8002470 <HAL_InitTick+0x6c>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	4619      	mov	r1, r3
 8002422:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002426:	fbb3 f3f1 	udiv	r3, r3, r1
 800242a:	fbb2 f3f3 	udiv	r3, r2, r3
 800242e:	4618      	mov	r0, r3
 8002430:	f000 f98d 	bl	800274e <HAL_SYSTICK_Config>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d10f      	bne.n	800245a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2b0f      	cmp	r3, #15
 800243e:	d809      	bhi.n	8002454 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002440:	2200      	movs	r2, #0
 8002442:	6879      	ldr	r1, [r7, #4]
 8002444:	f04f 30ff 	mov.w	r0, #4294967295
 8002448:	f000 f957 	bl	80026fa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800244c:	4a0a      	ldr	r2, [pc, #40]	@ (8002478 <HAL_InitTick+0x74>)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6013      	str	r3, [r2, #0]
 8002452:	e007      	b.n	8002464 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	73fb      	strb	r3, [r7, #15]
 8002458:	e004      	b.n	8002464 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	73fb      	strb	r3, [r7, #15]
 800245e:	e001      	b.n	8002464 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002464:	7bfb      	ldrb	r3, [r7, #15]
}
 8002466:	4618      	mov	r0, r3
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	20000024 	.word	0x20000024
 8002474:	2000001c 	.word	0x2000001c
 8002478:	20000020 	.word	0x20000020

0800247c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002480:	4b06      	ldr	r3, [pc, #24]	@ (800249c <HAL_IncTick+0x20>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	461a      	mov	r2, r3
 8002486:	4b06      	ldr	r3, [pc, #24]	@ (80024a0 <HAL_IncTick+0x24>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4413      	add	r3, r2
 800248c:	4a04      	ldr	r2, [pc, #16]	@ (80024a0 <HAL_IncTick+0x24>)
 800248e:	6013      	str	r3, [r2, #0]
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20000024 	.word	0x20000024
 80024a0:	20001f40 	.word	0x20001f40

080024a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return uwTick;
 80024a8:	4b03      	ldr	r3, [pc, #12]	@ (80024b8 <HAL_GetTick+0x14>)
 80024aa:	681b      	ldr	r3, [r3, #0]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	20001f40 	.word	0x20001f40

080024bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c4:	f7ff ffee 	bl	80024a4 <HAL_GetTick>
 80024c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d4:	d005      	beq.n	80024e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80024d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002500 <HAL_Delay+0x44>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	4413      	add	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024e2:	bf00      	nop
 80024e4:	f7ff ffde 	bl	80024a4 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d8f7      	bhi.n	80024e4 <HAL_Delay+0x28>
  {
  }
}
 80024f4:	bf00      	nop
 80024f6:	bf00      	nop
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000024 	.word	0x20000024

08002504 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8002508:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <HAL_SuspendTick+0x1c>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a04      	ldr	r2, [pc, #16]	@ (8002520 <HAL_SuspendTick+0x1c>)
 800250e:	f023 0302 	bic.w	r3, r3, #2
 8002512:	6013      	str	r3, [r2, #0]
}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	e000e010 	.word	0xe000e010

08002524 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8002528:	4b05      	ldr	r3, [pc, #20]	@ (8002540 <HAL_ResumeTick+0x1c>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a04      	ldr	r2, [pc, #16]	@ (8002540 <HAL_ResumeTick+0x1c>)
 800252e:	f043 0302 	orr.w	r3, r3, #2
 8002532:	6013      	str	r3, [r2, #0]
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	e000e010 	.word	0xe000e010

08002544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002554:	4b0c      	ldr	r3, [pc, #48]	@ (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800255a:	68ba      	ldr	r2, [r7, #8]
 800255c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002560:	4013      	ands	r3, r2
 8002562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800256c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002576:	4a04      	ldr	r2, [pc, #16]	@ (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	60d3      	str	r3, [r2, #12]
}
 800257c:	bf00      	nop
 800257e:	3714      	adds	r7, #20
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002590:	4b04      	ldr	r3, [pc, #16]	@ (80025a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	0a1b      	lsrs	r3, r3, #8
 8002596:	f003 0307 	and.w	r3, r3, #7
}
 800259a:	4618      	mov	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000ed00 	.word	0xe000ed00

080025a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	db0b      	blt.n	80025d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	f003 021f 	and.w	r2, r3, #31
 80025c0:	4907      	ldr	r1, [pc, #28]	@ (80025e0 <__NVIC_EnableIRQ+0x38>)
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	2001      	movs	r0, #1
 80025ca:	fa00 f202 	lsl.w	r2, r0, r2
 80025ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000e100 	.word	0xe000e100

080025e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	6039      	str	r1, [r7, #0]
 80025ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	db0a      	blt.n	800260e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	490c      	ldr	r1, [pc, #48]	@ (8002630 <__NVIC_SetPriority+0x4c>)
 80025fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002602:	0112      	lsls	r2, r2, #4
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	440b      	add	r3, r1
 8002608:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800260c:	e00a      	b.n	8002624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	b2da      	uxtb	r2, r3
 8002612:	4908      	ldr	r1, [pc, #32]	@ (8002634 <__NVIC_SetPriority+0x50>)
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	3b04      	subs	r3, #4
 800261c:	0112      	lsls	r2, r2, #4
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	440b      	add	r3, r1
 8002622:	761a      	strb	r2, [r3, #24]
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000e100 	.word	0xe000e100
 8002634:	e000ed00 	.word	0xe000ed00

08002638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002638:	b480      	push	{r7}
 800263a:	b089      	sub	sp, #36	@ 0x24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	f1c3 0307 	rsb	r3, r3, #7
 8002652:	2b04      	cmp	r3, #4
 8002654:	bf28      	it	cs
 8002656:	2304      	movcs	r3, #4
 8002658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3304      	adds	r3, #4
 800265e:	2b06      	cmp	r3, #6
 8002660:	d902      	bls.n	8002668 <NVIC_EncodePriority+0x30>
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3b03      	subs	r3, #3
 8002666:	e000      	b.n	800266a <NVIC_EncodePriority+0x32>
 8002668:	2300      	movs	r3, #0
 800266a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800266c:	f04f 32ff 	mov.w	r2, #4294967295
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43da      	mvns	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	401a      	ands	r2, r3
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002680:	f04f 31ff 	mov.w	r1, #4294967295
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
 800268a:	43d9      	mvns	r1, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	4313      	orrs	r3, r2
         );
}
 8002692:	4618      	mov	r0, r3
 8002694:	3724      	adds	r7, #36	@ 0x24
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
	...

080026a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026b0:	d301      	bcc.n	80026b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026b2:	2301      	movs	r3, #1
 80026b4:	e00f      	b.n	80026d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026b6:	4a0a      	ldr	r2, [pc, #40]	@ (80026e0 <SysTick_Config+0x40>)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026be:	210f      	movs	r1, #15
 80026c0:	f04f 30ff 	mov.w	r0, #4294967295
 80026c4:	f7ff ff8e 	bl	80025e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026c8:	4b05      	ldr	r3, [pc, #20]	@ (80026e0 <SysTick_Config+0x40>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ce:	4b04      	ldr	r3, [pc, #16]	@ (80026e0 <SysTick_Config+0x40>)
 80026d0:	2207      	movs	r2, #7
 80026d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	e000e010 	.word	0xe000e010

080026e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff ff29 	bl	8002544 <__NVIC_SetPriorityGrouping>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b086      	sub	sp, #24
 80026fe:	af00      	add	r7, sp, #0
 8002700:	4603      	mov	r3, r0
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
 8002706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800270c:	f7ff ff3e 	bl	800258c <__NVIC_GetPriorityGrouping>
 8002710:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	68b9      	ldr	r1, [r7, #8]
 8002716:	6978      	ldr	r0, [r7, #20]
 8002718:	f7ff ff8e 	bl	8002638 <NVIC_EncodePriority>
 800271c:	4602      	mov	r2, r0
 800271e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002722:	4611      	mov	r1, r2
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff5d 	bl	80025e4 <__NVIC_SetPriority>
}
 800272a:	bf00      	nop
 800272c:	3718      	adds	r7, #24
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	4603      	mov	r3, r0
 800273a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800273c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff31 	bl	80025a8 <__NVIC_EnableIRQ>
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7ff ffa2 	bl	80026a0 <SysTick_Config>
 800275c:	4603      	mov	r3, r0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002768:	b480      	push	{r7}
 800276a:	b087      	sub	sp, #28
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002772:	2300      	movs	r3, #0
 8002774:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002776:	e17f      	b.n	8002a78 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	2101      	movs	r1, #1
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	fa01 f303 	lsl.w	r3, r1, r3
 8002784:	4013      	ands	r3, r2
 8002786:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2b00      	cmp	r3, #0
 800278c:	f000 8171 	beq.w	8002a72 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 0303 	and.w	r3, r3, #3
 8002798:	2b01      	cmp	r3, #1
 800279a:	d005      	beq.n	80027a8 <HAL_GPIO_Init+0x40>
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f003 0303 	and.w	r3, r3, #3
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	d130      	bne.n	800280a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	2203      	movs	r2, #3
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43db      	mvns	r3, r3
 80027ba:	693a      	ldr	r2, [r7, #16]
 80027bc:	4013      	ands	r3, r2
 80027be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	68da      	ldr	r2, [r3, #12]
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027de:	2201      	movs	r2, #1
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	43db      	mvns	r3, r3
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4013      	ands	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	091b      	lsrs	r3, r3, #4
 80027f4:	f003 0201 	and.w	r2, r3, #1
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	fa02 f303 	lsl.w	r3, r2, r3
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	4313      	orrs	r3, r2
 8002802:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	2b03      	cmp	r3, #3
 8002814:	d118      	bne.n	8002848 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800281c:	2201      	movs	r2, #1
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	4013      	ands	r3, r2
 800282a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	08db      	lsrs	r3, r3, #3
 8002832:	f003 0201 	and.w	r2, r3, #1
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	4313      	orrs	r3, r2
 8002840:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0303 	and.w	r3, r3, #3
 8002850:	2b03      	cmp	r3, #3
 8002852:	d017      	beq.n	8002884 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	2203      	movs	r2, #3
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	43db      	mvns	r3, r3
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	4013      	ands	r3, r2
 800286a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	4313      	orrs	r3, r2
 800287c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f003 0303 	and.w	r3, r3, #3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d123      	bne.n	80028d8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	08da      	lsrs	r2, r3, #3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	3208      	adds	r2, #8
 8002898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800289c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	f003 0307 	and.w	r3, r3, #7
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	220f      	movs	r2, #15
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	43db      	mvns	r3, r3
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	4013      	ands	r3, r2
 80028b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	691a      	ldr	r2, [r3, #16]
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	08da      	lsrs	r2, r3, #3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	3208      	adds	r2, #8
 80028d2:	6939      	ldr	r1, [r7, #16]
 80028d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	2203      	movs	r2, #3
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	4013      	ands	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f003 0203 	and.w	r2, r3, #3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	4313      	orrs	r3, r2
 8002904:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002914:	2b00      	cmp	r3, #0
 8002916:	f000 80ac 	beq.w	8002a72 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800291a:	4b5f      	ldr	r3, [pc, #380]	@ (8002a98 <HAL_GPIO_Init+0x330>)
 800291c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800291e:	4a5e      	ldr	r2, [pc, #376]	@ (8002a98 <HAL_GPIO_Init+0x330>)
 8002920:	f043 0301 	orr.w	r3, r3, #1
 8002924:	6613      	str	r3, [r2, #96]	@ 0x60
 8002926:	4b5c      	ldr	r3, [pc, #368]	@ (8002a98 <HAL_GPIO_Init+0x330>)
 8002928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	60bb      	str	r3, [r7, #8]
 8002930:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002932:	4a5a      	ldr	r2, [pc, #360]	@ (8002a9c <HAL_GPIO_Init+0x334>)
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	089b      	lsrs	r3, r3, #2
 8002938:	3302      	adds	r3, #2
 800293a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800293e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	f003 0303 	and.w	r3, r3, #3
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	220f      	movs	r2, #15
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	43db      	mvns	r3, r3
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	4013      	ands	r3, r2
 8002954:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800295c:	d025      	beq.n	80029aa <HAL_GPIO_Init+0x242>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a4f      	ldr	r2, [pc, #316]	@ (8002aa0 <HAL_GPIO_Init+0x338>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d01f      	beq.n	80029a6 <HAL_GPIO_Init+0x23e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a4e      	ldr	r2, [pc, #312]	@ (8002aa4 <HAL_GPIO_Init+0x33c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d019      	beq.n	80029a2 <HAL_GPIO_Init+0x23a>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a4d      	ldr	r2, [pc, #308]	@ (8002aa8 <HAL_GPIO_Init+0x340>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d013      	beq.n	800299e <HAL_GPIO_Init+0x236>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a4c      	ldr	r2, [pc, #304]	@ (8002aac <HAL_GPIO_Init+0x344>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d00d      	beq.n	800299a <HAL_GPIO_Init+0x232>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a4b      	ldr	r2, [pc, #300]	@ (8002ab0 <HAL_GPIO_Init+0x348>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d007      	beq.n	8002996 <HAL_GPIO_Init+0x22e>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a4a      	ldr	r2, [pc, #296]	@ (8002ab4 <HAL_GPIO_Init+0x34c>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d101      	bne.n	8002992 <HAL_GPIO_Init+0x22a>
 800298e:	2306      	movs	r3, #6
 8002990:	e00c      	b.n	80029ac <HAL_GPIO_Init+0x244>
 8002992:	2307      	movs	r3, #7
 8002994:	e00a      	b.n	80029ac <HAL_GPIO_Init+0x244>
 8002996:	2305      	movs	r3, #5
 8002998:	e008      	b.n	80029ac <HAL_GPIO_Init+0x244>
 800299a:	2304      	movs	r3, #4
 800299c:	e006      	b.n	80029ac <HAL_GPIO_Init+0x244>
 800299e:	2303      	movs	r3, #3
 80029a0:	e004      	b.n	80029ac <HAL_GPIO_Init+0x244>
 80029a2:	2302      	movs	r3, #2
 80029a4:	e002      	b.n	80029ac <HAL_GPIO_Init+0x244>
 80029a6:	2301      	movs	r3, #1
 80029a8:	e000      	b.n	80029ac <HAL_GPIO_Init+0x244>
 80029aa:	2300      	movs	r3, #0
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	f002 0203 	and.w	r2, r2, #3
 80029b2:	0092      	lsls	r2, r2, #2
 80029b4:	4093      	lsls	r3, r2
 80029b6:	693a      	ldr	r2, [r7, #16]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80029bc:	4937      	ldr	r1, [pc, #220]	@ (8002a9c <HAL_GPIO_Init+0x334>)
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	089b      	lsrs	r3, r3, #2
 80029c2:	3302      	adds	r3, #2
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029ca:	4b3b      	ldr	r3, [pc, #236]	@ (8002ab8 <HAL_GPIO_Init+0x350>)
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	43db      	mvns	r3, r3
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	4013      	ands	r3, r2
 80029d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029ee:	4a32      	ldr	r2, [pc, #200]	@ (8002ab8 <HAL_GPIO_Init+0x350>)
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029f4:	4b30      	ldr	r3, [pc, #192]	@ (8002ab8 <HAL_GPIO_Init+0x350>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	43db      	mvns	r3, r3
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	4013      	ands	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d003      	beq.n	8002a18 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a18:	4a27      	ldr	r2, [pc, #156]	@ (8002ab8 <HAL_GPIO_Init+0x350>)
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a1e:	4b26      	ldr	r3, [pc, #152]	@ (8002ab8 <HAL_GPIO_Init+0x350>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	43db      	mvns	r3, r3
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a42:	4a1d      	ldr	r2, [pc, #116]	@ (8002ab8 <HAL_GPIO_Init+0x350>)
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a48:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab8 <HAL_GPIO_Init+0x350>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	43db      	mvns	r3, r3
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	4013      	ands	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d003      	beq.n	8002a6c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a6c:	4a12      	ldr	r2, [pc, #72]	@ (8002ab8 <HAL_GPIO_Init+0x350>)
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	3301      	adds	r3, #1
 8002a76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f47f ae78 	bne.w	8002778 <HAL_GPIO_Init+0x10>
  }
}
 8002a88:	bf00      	nop
 8002a8a:	bf00      	nop
 8002a8c:	371c      	adds	r7, #28
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	40010000 	.word	0x40010000
 8002aa0:	48000400 	.word	0x48000400
 8002aa4:	48000800 	.word	0x48000800
 8002aa8:	48000c00 	.word	0x48000c00
 8002aac:	48001000 	.word	0x48001000
 8002ab0:	48001400 	.word	0x48001400
 8002ab4:	48001800 	.word	0x48001800
 8002ab8:	40010400 	.word	0x40010400

08002abc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	807b      	strh	r3, [r7, #2]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002acc:	787b      	ldrb	r3, [r7, #1]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ad2:	887a      	ldrh	r2, [r7, #2]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ad8:	e002      	b.n	8002ae0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ada:	887a      	ldrh	r2, [r7, #2]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002af6:	4b08      	ldr	r3, [pc, #32]	@ (8002b18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002af8:	695a      	ldr	r2, [r3, #20]
 8002afa:	88fb      	ldrh	r3, [r7, #6]
 8002afc:	4013      	ands	r3, r2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d006      	beq.n	8002b10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b02:	4a05      	ldr	r2, [pc, #20]	@ (8002b18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b04:	88fb      	ldrh	r3, [r7, #6]
 8002b06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b08:	88fb      	ldrh	r3, [r7, #6]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff f95c 	bl	8001dc8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b10:	bf00      	nop
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40010400 	.word	0x40010400

08002b1c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e08f      	b.n	8002c4e <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d106      	bne.n	8002b4e <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f7ff f9bd 	bl	8001ec8 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2202      	movs	r2, #2
 8002b52:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d004      	beq.n	8002b70 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b6e:	d103      	bne.n	8002b78 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f023 031e 	bic.w	r3, r3, #30
 8002b76:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d005      	beq.n	8002b90 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002b8a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002b8e:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	4b31      	ldr	r3, [pc, #196]	@ (8002c58 <HAL_LPTIM_Init+0x13c>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002ba0:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8002ba6:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8002bac:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8002bb2:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d107      	bne.n	8002bd2 <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	68fa      	ldr	r2, [r7, #12]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d004      	beq.n	8002be4 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bde:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002be2:	d107      	bne.n	8002bf4 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002bec:	4313      	orrs	r3, r2
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d00a      	beq.n	8002c16 <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002c08:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8002c0e:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002c10:	68fa      	ldr	r2, [r7, #12]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a0e      	ldr	r2, [pc, #56]	@ (8002c5c <HAL_LPTIM_Init+0x140>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d108      	bne.n	8002c3a <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	430a      	orrs	r2, r1
 8002c36:	621a      	str	r2, [r3, #32]
 8002c38:	e004      	b.n	8002c44 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002c42:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	ff19f1fe 	.word	0xff19f1fe
 8002c5c:	40007c00 	.word	0x40007c00

08002c60 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2202      	movs	r2, #2
 8002c6e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a37      	ldr	r2, [pc, #220]	@ (8002d54 <HAL_LPTIM_Counter_Start_IT+0xf4>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d106      	bne.n	8002c8a <HAL_LPTIM_Counter_Start_IT+0x2a>
 8002c7c:	4b36      	ldr	r3, [pc, #216]	@ (8002d58 <HAL_LPTIM_Counter_Start_IT+0xf8>)
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	4a35      	ldr	r2, [pc, #212]	@ (8002d58 <HAL_LPTIM_Counter_Start_IT+0xf8>)
 8002c82:	f043 0301 	orr.w	r3, r3, #1
 8002c86:	6213      	str	r3, [r2, #32]
 8002c88:	e005      	b.n	8002c96 <HAL_LPTIM_Counter_Start_IT+0x36>
 8002c8a:	4b33      	ldr	r3, [pc, #204]	@ (8002d58 <HAL_LPTIM_Counter_Start_IT+0xf8>)
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	4a32      	ldr	r2, [pc, #200]	@ (8002d58 <HAL_LPTIM_Counter_Start_IT+0xf8>)
 8002c90:	f043 0302 	orr.w	r3, r3, #2
 8002c94:	6213      	str	r3, [r2, #32]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d00c      	beq.n	8002cb8 <HAL_LPTIM_Counter_Start_IT+0x58>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ca6:	d107      	bne.n	8002cb8 <HAL_LPTIM_Counter_Start_IT+0x58>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68da      	ldr	r2, [r3, #12]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f422 6260 	bic.w	r2, r2, #3584	@ 0xe00
 8002cb6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	691a      	ldr	r2, [r3, #16]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0201 	orr.w	r2, r2, #1
 8002cc6:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2210      	movs	r2, #16
 8002cce:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	683a      	ldr	r2, [r7, #0]
 8002cd6:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8002cd8:	2110      	movs	r1, #16
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 f968 	bl	8002fb0 <LPTIM_WaitForFlag>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b03      	cmp	r3, #3
 8002ce4:	d101      	bne.n	8002cea <HAL_LPTIM_Counter_Start_IT+0x8a>
  {
    return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e02f      	b.n	8002d4a <HAL_LPTIM_Counter_Start_IT+0xea>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 f990 	bl	8003010 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f000 f94f 	bl	8002f94 <HAL_LPTIM_GetState>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b03      	cmp	r3, #3
 8002cfa:	d101      	bne.n	8002d00 <HAL_LPTIM_Counter_Start_IT+0xa0>
  {
    return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e024      	b.n	8002d4a <HAL_LPTIM_Counter_Start_IT+0xea>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	689a      	ldr	r2, [r3, #8]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f042 0210 	orr.w	r2, r2, #16
 8002d0e:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	689a      	ldr	r2, [r3, #8]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f042 0202 	orr.w	r2, r2, #2
 8002d1e:	609a      	str	r2, [r3, #8]
  /* Enable Update Event interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UPDATE);

#endif
  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	691a      	ldr	r2, [r3, #16]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0201 	orr.w	r2, r2, #1
 8002d2e:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	691a      	ldr	r2, [r3, #16]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0204 	orr.w	r2, r2, #4
 8002d3e:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	40007c00 	.word	0x40007c00
 8002d58:	40010400 	.word	0x40010400

08002d5c <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));


  /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(hlptim->Instance);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a1b      	ldr	r2, [pc, #108]	@ (8002dd8 <HAL_LPTIM_Counter_Stop_IT+0x7c>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d106      	bne.n	8002d7c <HAL_LPTIM_Counter_Stop_IT+0x20>
 8002d6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ddc <HAL_LPTIM_Counter_Stop_IT+0x80>)
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	4a1a      	ldr	r2, [pc, #104]	@ (8002ddc <HAL_LPTIM_Counter_Stop_IT+0x80>)
 8002d74:	f023 0301 	bic.w	r3, r3, #1
 8002d78:	6213      	str	r3, [r2, #32]
 8002d7a:	e005      	b.n	8002d88 <HAL_LPTIM_Counter_Stop_IT+0x2c>
 8002d7c:	4b17      	ldr	r3, [pc, #92]	@ (8002ddc <HAL_LPTIM_Counter_Stop_IT+0x80>)
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	4a16      	ldr	r2, [pc, #88]	@ (8002ddc <HAL_LPTIM_Counter_Stop_IT+0x80>)
 8002d82:	f023 0302 	bic.w	r3, r3, #2
 8002d86:	6213      	str	r3, [r2, #32]

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 f93d 	bl	8003010 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 f8fc 	bl	8002f94 <HAL_LPTIM_GetState>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b03      	cmp	r3, #3
 8002da0:	d101      	bne.n	8002da6 <HAL_LPTIM_Counter_Stop_IT+0x4a>
  {
    return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e014      	b.n	8002dd0 <HAL_LPTIM_Counter_Stop_IT+0x74>
  }

  /* Disable Autoreload write complete interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 0210 	bic.w	r2, r2, #16
 8002db4:	609a      	str	r2, [r3, #8]

  /* Disable Autoreload match interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0202 	bic.w	r2, r2, #2
 8002dc4:	609a      	str	r2, [r3, #8]

  /* Disable Update Event interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_UPDATE);
#endif
  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40007c00 	.word	0x40007c00
 8002ddc:	40010400 	.word	0x40010400

08002de0 <HAL_LPTIM_ReadCounter>:
  * @brief  Return the current counter value.
  * @param  hlptim LPTIM handle
  * @retval Counter value.
  */
uint32_t HAL_LPTIM_ReadCounter(const LPTIM_HandleTypeDef *hlptim)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  return (hlptim->Instance->CNT);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	69db      	ldr	r3, [r3, #28]
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr

08002dfa <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0301 	and.w	r3, r3, #1
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d10d      	bne.n	8002e2c <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d106      	bne.n	8002e2c <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2201      	movs	r2, #1
 8002e24:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7fe ffb0 	bl	8001d8c <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d10d      	bne.n	8002e56 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d106      	bne.n	8002e56 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2202      	movs	r2, #2
 8002e4e:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f7fe ff89 	bl	8001d68 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0304 	and.w	r3, r3, #4
 8002e60:	2b04      	cmp	r3, #4
 8002e62:	d10d      	bne.n	8002e80 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 0304 	and.w	r3, r3, #4
 8002e6e:	2b04      	cmp	r3, #4
 8002e70:	d106      	bne.n	8002e80 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2204      	movs	r2, #4
 8002e78:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 f858 	bl	8002f30 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0308 	and.w	r3, r3, #8
 8002e8a:	2b08      	cmp	r3, #8
 8002e8c:	d10d      	bne.n	8002eaa <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f003 0308 	and.w	r3, r3, #8
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	d106      	bne.n	8002eaa <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2208      	movs	r2, #8
 8002ea2:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f000 f84d 	bl	8002f44 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0310 	and.w	r3, r3, #16
 8002eb4:	2b10      	cmp	r3, #16
 8002eb6:	d10d      	bne.n	8002ed4 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 0310 	and.w	r3, r3, #16
 8002ec2:	2b10      	cmp	r3, #16
 8002ec4:	d106      	bne.n	8002ed4 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2210      	movs	r2, #16
 8002ecc:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 f842 	bl	8002f58 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0320 	and.w	r3, r3, #32
 8002ede:	2b20      	cmp	r3, #32
 8002ee0:	d10d      	bne.n	8002efe <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f003 0320 	and.w	r3, r3, #32
 8002eec:	2b20      	cmp	r3, #32
 8002eee:	d106      	bne.n	8002efe <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2220      	movs	r2, #32
 8002ef6:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f000 f837 	bl	8002f6c <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f08:	2b40      	cmp	r3, #64	@ 0x40
 8002f0a:	d10d      	bne.n	8002f28 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f16:	2b40      	cmp	r3, #64	@ 0x40
 8002f18:	d106      	bne.n	8002f28 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2240      	movs	r2, #64	@ 0x40
 8002f20:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f82c 	bl	8002f80 <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8002f28:	bf00      	nop
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8002f74:	bf00      	nop
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002fa2:	b2db      	uxtb	r3, r3
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8002fbe:	4b12      	ldr	r3, [pc, #72]	@ (8003008 <LPTIM_WaitForFlag+0x58>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a12      	ldr	r2, [pc, #72]	@ (800300c <LPTIM_WaitForFlag+0x5c>)
 8002fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc8:	0b9b      	lsrs	r3, r3, #14
 8002fca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002fce:	fb02 f303 	mul.w	r3, r2, r3
 8002fd2:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	4013      	ands	r3, r2
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d002      	beq.n	8002ffa <LPTIM_WaitForFlag+0x4a>
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1ec      	bne.n	8002fd4 <LPTIM_WaitForFlag+0x24>

  return result;
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3714      	adds	r7, #20
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr
 8003008:	2000001c 	.word	0x2000001c
 800300c:	d1b71759 	.word	0xd1b71759

08003010 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08c      	sub	sp, #48	@ 0x30
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8003018:	2300      	movs	r3, #0
 800301a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800301c:	f3ef 8310 	mrs	r3, PRIMASK
 8003020:	60fb      	str	r3, [r7, #12]
  return(result);
 8003022:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003024:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003026:	2301      	movs	r3, #1
 8003028:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	f383 8810 	msr	PRIMASK, r3
}
 8003030:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a73      	ldr	r2, [pc, #460]	@ (8003204 <LPTIM_Disable+0x1f4>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d003      	beq.n	8003044 <LPTIM_Disable+0x34>
 800303c:	4a72      	ldr	r2, [pc, #456]	@ (8003208 <LPTIM_Disable+0x1f8>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d007      	beq.n	8003052 <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8003042:	e00d      	b.n	8003060 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003044:	4b71      	ldr	r3, [pc, #452]	@ (800320c <LPTIM_Disable+0x1fc>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800304a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800304e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8003050:	e006      	b.n	8003060 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003052:	4b6e      	ldr	r3, [pc, #440]	@ (800320c <LPTIM_Disable+0x1fc>)
 8003054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003058:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800305c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 800305e:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a5d      	ldr	r2, [pc, #372]	@ (8003204 <LPTIM_Disable+0x1f4>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d003      	beq.n	800309a <LPTIM_Disable+0x8a>
 8003092:	4a5d      	ldr	r2, [pc, #372]	@ (8003208 <LPTIM_Disable+0x1f8>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d00d      	beq.n	80030b4 <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8003098:	e019      	b.n	80030ce <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 800309a:	4b5c      	ldr	r3, [pc, #368]	@ (800320c <LPTIM_Disable+0x1fc>)
 800309c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800309e:	4a5b      	ldr	r2, [pc, #364]	@ (800320c <LPTIM_Disable+0x1fc>)
 80030a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80030a4:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 80030a6:	4b59      	ldr	r3, [pc, #356]	@ (800320c <LPTIM_Disable+0x1fc>)
 80030a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030aa:	4a58      	ldr	r2, [pc, #352]	@ (800320c <LPTIM_Disable+0x1fc>)
 80030ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030b0:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 80030b2:	e00c      	b.n	80030ce <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 80030b4:	4b55      	ldr	r3, [pc, #340]	@ (800320c <LPTIM_Disable+0x1fc>)
 80030b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030b8:	4a54      	ldr	r2, [pc, #336]	@ (800320c <LPTIM_Disable+0x1fc>)
 80030ba:	f043 0320 	orr.w	r3, r3, #32
 80030be:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 80030c0:	4b52      	ldr	r3, [pc, #328]	@ (800320c <LPTIM_Disable+0x1fc>)
 80030c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c4:	4a51      	ldr	r2, [pc, #324]	@ (800320c <LPTIM_Disable+0x1fc>)
 80030c6:	f023 0320 	bic.w	r3, r3, #32
 80030ca:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 80030cc:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d102      	bne.n	80030da <LPTIM_Disable+0xca>
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d075      	beq.n	80031c6 <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a49      	ldr	r2, [pc, #292]	@ (8003204 <LPTIM_Disable+0x1f4>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d003      	beq.n	80030ec <LPTIM_Disable+0xdc>
 80030e4:	4a48      	ldr	r2, [pc, #288]	@ (8003208 <LPTIM_Disable+0x1f8>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d009      	beq.n	80030fe <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 80030ea:	e011      	b.n	8003110 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 80030ec:	4b47      	ldr	r3, [pc, #284]	@ (800320c <LPTIM_Disable+0x1fc>)
 80030ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f2:	4a46      	ldr	r2, [pc, #280]	@ (800320c <LPTIM_Disable+0x1fc>)
 80030f4:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80030f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 80030fc:	e008      	b.n	8003110 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 80030fe:	4b43      	ldr	r3, [pc, #268]	@ (800320c <LPTIM_Disable+0x1fc>)
 8003100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003104:	4a41      	ldr	r2, [pc, #260]	@ (800320c <LPTIM_Disable+0x1fc>)
 8003106:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800310a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 800310e:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d01a      	beq.n	800314c <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	691a      	ldr	r2, [r3, #16]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f042 0201 	orr.w	r2, r2, #1
 8003124:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	69fa      	ldr	r2, [r7, #28]
 800312c:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800312e:	2108      	movs	r1, #8
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f7ff ff3d 	bl	8002fb0 <LPTIM_WaitForFlag>
 8003136:	4603      	mov	r3, r0
 8003138:	2b03      	cmp	r3, #3
 800313a:	d103      	bne.n	8003144 <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2203      	movs	r2, #3
 8003140:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2208      	movs	r2, #8
 800314a:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d01a      	beq.n	8003188 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	691a      	ldr	r2, [r3, #16]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f042 0201 	orr.w	r2, r2, #1
 8003160:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	69ba      	ldr	r2, [r7, #24]
 8003168:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800316a:	2110      	movs	r1, #16
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f7ff ff1f 	bl	8002fb0 <LPTIM_WaitForFlag>
 8003172:	4603      	mov	r3, r0
 8003174:	2b03      	cmp	r3, #3
 8003176:	d103      	bne.n	8003180 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2203      	movs	r2, #3
 800317c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2210      	movs	r2, #16
 8003186:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a1d      	ldr	r2, [pc, #116]	@ (8003204 <LPTIM_Disable+0x1f4>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d003      	beq.n	800319a <LPTIM_Disable+0x18a>
 8003192:	4a1d      	ldr	r2, [pc, #116]	@ (8003208 <LPTIM_Disable+0x1f8>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d00b      	beq.n	80031b0 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8003198:	e015      	b.n	80031c6 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 800319a:	4b1c      	ldr	r3, [pc, #112]	@ (800320c <LPTIM_Disable+0x1fc>)
 800319c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80031a4:	4919      	ldr	r1, [pc, #100]	@ (800320c <LPTIM_Disable+0x1fc>)
 80031a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 80031ae:	e00a      	b.n	80031c6 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 80031b0:	4b16      	ldr	r3, [pc, #88]	@ (800320c <LPTIM_Disable+0x1fc>)
 80031b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80031ba:	4914      	ldr	r1, [pc, #80]	@ (800320c <LPTIM_Disable+0x1fc>)
 80031bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031be:	4313      	orrs	r3, r2
 80031c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 80031c4:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	691a      	ldr	r2, [r3, #16]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 0201 	bic.w	r2, r2, #1
 80031d4:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031dc:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	6a3a      	ldr	r2, [r7, #32]
 80031e4:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	621a      	str	r2, [r3, #32]
 80031ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	f383 8810 	msr	PRIMASK, r3
}
 80031f8:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80031fa:	bf00      	nop
 80031fc:	3730      	adds	r7, #48	@ 0x30
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	40007c00 	.word	0x40007c00
 8003208:	40009400 	.word	0x40009400
 800320c:	40021000 	.word	0x40021000

08003210 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003214:	4b05      	ldr	r3, [pc, #20]	@ (800322c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a04      	ldr	r2, [pc, #16]	@ (800322c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800321a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800321e:	6013      	str	r3, [r2, #0]
}
 8003220:	bf00      	nop
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	40007000 	.word	0x40007000

08003230 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003234:	4b04      	ldr	r3, [pc, #16]	@ (8003248 <HAL_PWREx_GetVoltageRange+0x18>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800323c:	4618      	mov	r0, r3
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	40007000 	.word	0x40007000

0800324c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800325a:	d130      	bne.n	80032be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800325c:	4b23      	ldr	r3, [pc, #140]	@ (80032ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003268:	d038      	beq.n	80032dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800326a:	4b20      	ldr	r3, [pc, #128]	@ (80032ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003272:	4a1e      	ldr	r2, [pc, #120]	@ (80032ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003274:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003278:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800327a:	4b1d      	ldr	r3, [pc, #116]	@ (80032f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2232      	movs	r2, #50	@ 0x32
 8003280:	fb02 f303 	mul.w	r3, r2, r3
 8003284:	4a1b      	ldr	r2, [pc, #108]	@ (80032f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003286:	fba2 2303 	umull	r2, r3, r2, r3
 800328a:	0c9b      	lsrs	r3, r3, #18
 800328c:	3301      	adds	r3, #1
 800328e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003290:	e002      	b.n	8003298 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	3b01      	subs	r3, #1
 8003296:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003298:	4b14      	ldr	r3, [pc, #80]	@ (80032ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800329a:	695b      	ldr	r3, [r3, #20]
 800329c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032a4:	d102      	bne.n	80032ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1f2      	bne.n	8003292 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80032ac:	4b0f      	ldr	r3, [pc, #60]	@ (80032ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032ae:	695b      	ldr	r3, [r3, #20]
 80032b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032b8:	d110      	bne.n	80032dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e00f      	b.n	80032de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80032be:	4b0b      	ldr	r3, [pc, #44]	@ (80032ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80032c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032ca:	d007      	beq.n	80032dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80032cc:	4b07      	ldr	r3, [pc, #28]	@ (80032ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80032d4:	4a05      	ldr	r2, [pc, #20]	@ (80032ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	40007000 	.word	0x40007000
 80032f0:	2000001c 	.word	0x2000001c
 80032f4:	431bde83 	.word	0x431bde83

080032f8 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 8003302:	4b11      	ldr	r3, [pc, #68]	@ (8003348 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f023 0307 	bic.w	r3, r3, #7
 800330a:	4a0f      	ldr	r2, [pc, #60]	@ (8003348 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800330c:	f043 0302 	orr.w	r3, r3, #2
 8003310:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003312:	4b0e      	ldr	r3, [pc, #56]	@ (800334c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	4a0d      	ldr	r2, [pc, #52]	@ (800334c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8003318:	f043 0304 	orr.w	r3, r3, #4
 800331c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800331e:	79fb      	ldrb	r3, [r7, #7]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d101      	bne.n	8003328 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003324:	bf30      	wfi
 8003326:	e002      	b.n	800332e <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003328:	bf40      	sev
    __WFE();
 800332a:	bf20      	wfe
    __WFE();
 800332c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800332e:	4b07      	ldr	r3, [pc, #28]	@ (800334c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	4a06      	ldr	r2, [pc, #24]	@ (800334c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8003334:	f023 0304 	bic.w	r3, r3, #4
 8003338:	6113      	str	r3, [r2, #16]
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40007000 	.word	0x40007000
 800334c:	e000ed00 	.word	0xe000ed00

08003350 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b088      	sub	sp, #32
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e3ca      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003362:	4b97      	ldr	r3, [pc, #604]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f003 030c 	and.w	r3, r3, #12
 800336a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800336c:	4b94      	ldr	r3, [pc, #592]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	f003 0303 	and.w	r3, r3, #3
 8003374:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0310 	and.w	r3, r3, #16
 800337e:	2b00      	cmp	r3, #0
 8003380:	f000 80e4 	beq.w	800354c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d007      	beq.n	800339a <HAL_RCC_OscConfig+0x4a>
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	2b0c      	cmp	r3, #12
 800338e:	f040 808b 	bne.w	80034a8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	2b01      	cmp	r3, #1
 8003396:	f040 8087 	bne.w	80034a8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800339a:	4b89      	ldr	r3, [pc, #548]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0302 	and.w	r3, r3, #2
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d005      	beq.n	80033b2 <HAL_RCC_OscConfig+0x62>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e3a2      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a1a      	ldr	r2, [r3, #32]
 80033b6:	4b82      	ldr	r3, [pc, #520]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0308 	and.w	r3, r3, #8
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d004      	beq.n	80033cc <HAL_RCC_OscConfig+0x7c>
 80033c2:	4b7f      	ldr	r3, [pc, #508]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033ca:	e005      	b.n	80033d8 <HAL_RCC_OscConfig+0x88>
 80033cc:	4b7c      	ldr	r3, [pc, #496]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80033ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033d2:	091b      	lsrs	r3, r3, #4
 80033d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033d8:	4293      	cmp	r3, r2
 80033da:	d223      	bcs.n	8003424 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f000 fd55 	bl	8003e90 <RCC_SetFlashLatencyFromMSIRange>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e383      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033f0:	4b73      	ldr	r3, [pc, #460]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a72      	ldr	r2, [pc, #456]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80033f6:	f043 0308 	orr.w	r3, r3, #8
 80033fa:	6013      	str	r3, [r2, #0]
 80033fc:	4b70      	ldr	r3, [pc, #448]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	496d      	ldr	r1, [pc, #436]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 800340a:	4313      	orrs	r3, r2
 800340c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800340e:	4b6c      	ldr	r3, [pc, #432]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	69db      	ldr	r3, [r3, #28]
 800341a:	021b      	lsls	r3, r3, #8
 800341c:	4968      	ldr	r1, [pc, #416]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 800341e:	4313      	orrs	r3, r2
 8003420:	604b      	str	r3, [r1, #4]
 8003422:	e025      	b.n	8003470 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003424:	4b66      	ldr	r3, [pc, #408]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a65      	ldr	r2, [pc, #404]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 800342a:	f043 0308 	orr.w	r3, r3, #8
 800342e:	6013      	str	r3, [r2, #0]
 8003430:	4b63      	ldr	r3, [pc, #396]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	4960      	ldr	r1, [pc, #384]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 800343e:	4313      	orrs	r3, r2
 8003440:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003442:	4b5f      	ldr	r3, [pc, #380]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	69db      	ldr	r3, [r3, #28]
 800344e:	021b      	lsls	r3, r3, #8
 8003450:	495b      	ldr	r1, [pc, #364]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003452:	4313      	orrs	r3, r2
 8003454:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d109      	bne.n	8003470 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	4618      	mov	r0, r3
 8003462:	f000 fd15 	bl	8003e90 <RCC_SetFlashLatencyFromMSIRange>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e343      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003470:	f000 fc4a 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 8003474:	4602      	mov	r2, r0
 8003476:	4b52      	ldr	r3, [pc, #328]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	091b      	lsrs	r3, r3, #4
 800347c:	f003 030f 	and.w	r3, r3, #15
 8003480:	4950      	ldr	r1, [pc, #320]	@ (80035c4 <HAL_RCC_OscConfig+0x274>)
 8003482:	5ccb      	ldrb	r3, [r1, r3]
 8003484:	f003 031f 	and.w	r3, r3, #31
 8003488:	fa22 f303 	lsr.w	r3, r2, r3
 800348c:	4a4e      	ldr	r2, [pc, #312]	@ (80035c8 <HAL_RCC_OscConfig+0x278>)
 800348e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003490:	4b4e      	ldr	r3, [pc, #312]	@ (80035cc <HAL_RCC_OscConfig+0x27c>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4618      	mov	r0, r3
 8003496:	f7fe ffb5 	bl	8002404 <HAL_InitTick>
 800349a:	4603      	mov	r3, r0
 800349c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800349e:	7bfb      	ldrb	r3, [r7, #15]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d052      	beq.n	800354a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
 80034a6:	e327      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d032      	beq.n	8003516 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80034b0:	4b43      	ldr	r3, [pc, #268]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a42      	ldr	r2, [pc, #264]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80034b6:	f043 0301 	orr.w	r3, r3, #1
 80034ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034bc:	f7fe fff2 	bl	80024a4 <HAL_GetTick>
 80034c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034c4:	f7fe ffee 	bl	80024a4 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e310      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034d6:	4b3a      	ldr	r3, [pc, #232]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d0f0      	beq.n	80034c4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034e2:	4b37      	ldr	r3, [pc, #220]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a36      	ldr	r2, [pc, #216]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80034e8:	f043 0308 	orr.w	r3, r3, #8
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	4b34      	ldr	r3, [pc, #208]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	4931      	ldr	r1, [pc, #196]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003500:	4b2f      	ldr	r3, [pc, #188]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	69db      	ldr	r3, [r3, #28]
 800350c:	021b      	lsls	r3, r3, #8
 800350e:	492c      	ldr	r1, [pc, #176]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003510:	4313      	orrs	r3, r2
 8003512:	604b      	str	r3, [r1, #4]
 8003514:	e01a      	b.n	800354c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003516:	4b2a      	ldr	r3, [pc, #168]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a29      	ldr	r2, [pc, #164]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 800351c:	f023 0301 	bic.w	r3, r3, #1
 8003520:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003522:	f7fe ffbf 	bl	80024a4 <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003528:	e008      	b.n	800353c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800352a:	f7fe ffbb 	bl	80024a4 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d901      	bls.n	800353c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e2dd      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800353c:	4b20      	ldr	r3, [pc, #128]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1f0      	bne.n	800352a <HAL_RCC_OscConfig+0x1da>
 8003548:	e000      	b.n	800354c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800354a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b00      	cmp	r3, #0
 8003556:	d074      	beq.n	8003642 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	2b08      	cmp	r3, #8
 800355c:	d005      	beq.n	800356a <HAL_RCC_OscConfig+0x21a>
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	2b0c      	cmp	r3, #12
 8003562:	d10e      	bne.n	8003582 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	2b03      	cmp	r3, #3
 8003568:	d10b      	bne.n	8003582 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800356a:	4b15      	ldr	r3, [pc, #84]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d064      	beq.n	8003640 <HAL_RCC_OscConfig+0x2f0>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d160      	bne.n	8003640 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e2ba      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800358a:	d106      	bne.n	800359a <HAL_RCC_OscConfig+0x24a>
 800358c:	4b0c      	ldr	r3, [pc, #48]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a0b      	ldr	r2, [pc, #44]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 8003592:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003596:	6013      	str	r3, [r2, #0]
 8003598:	e026      	b.n	80035e8 <HAL_RCC_OscConfig+0x298>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035a2:	d115      	bne.n	80035d0 <HAL_RCC_OscConfig+0x280>
 80035a4:	4b06      	ldr	r3, [pc, #24]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a05      	ldr	r2, [pc, #20]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80035aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035ae:	6013      	str	r3, [r2, #0]
 80035b0:	4b03      	ldr	r3, [pc, #12]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a02      	ldr	r2, [pc, #8]	@ (80035c0 <HAL_RCC_OscConfig+0x270>)
 80035b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035ba:	6013      	str	r3, [r2, #0]
 80035bc:	e014      	b.n	80035e8 <HAL_RCC_OscConfig+0x298>
 80035be:	bf00      	nop
 80035c0:	40021000 	.word	0x40021000
 80035c4:	08007998 	.word	0x08007998
 80035c8:	2000001c 	.word	0x2000001c
 80035cc:	20000020 	.word	0x20000020
 80035d0:	4ba0      	ldr	r3, [pc, #640]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a9f      	ldr	r2, [pc, #636]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80035d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035da:	6013      	str	r3, [r2, #0]
 80035dc:	4b9d      	ldr	r3, [pc, #628]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a9c      	ldr	r2, [pc, #624]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80035e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d013      	beq.n	8003618 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f0:	f7fe ff58 	bl	80024a4 <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035f8:	f7fe ff54 	bl	80024a4 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b64      	cmp	r3, #100	@ 0x64
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e276      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800360a:	4b92      	ldr	r3, [pc, #584]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0f0      	beq.n	80035f8 <HAL_RCC_OscConfig+0x2a8>
 8003616:	e014      	b.n	8003642 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003618:	f7fe ff44 	bl	80024a4 <HAL_GetTick>
 800361c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800361e:	e008      	b.n	8003632 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003620:	f7fe ff40 	bl	80024a4 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b64      	cmp	r3, #100	@ 0x64
 800362c:	d901      	bls.n	8003632 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e262      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003632:	4b88      	ldr	r3, [pc, #544]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1f0      	bne.n	8003620 <HAL_RCC_OscConfig+0x2d0>
 800363e:	e000      	b.n	8003642 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003640:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d060      	beq.n	8003710 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	2b04      	cmp	r3, #4
 8003652:	d005      	beq.n	8003660 <HAL_RCC_OscConfig+0x310>
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	2b0c      	cmp	r3, #12
 8003658:	d119      	bne.n	800368e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	2b02      	cmp	r3, #2
 800365e:	d116      	bne.n	800368e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003660:	4b7c      	ldr	r3, [pc, #496]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003668:	2b00      	cmp	r3, #0
 800366a:	d005      	beq.n	8003678 <HAL_RCC_OscConfig+0x328>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d101      	bne.n	8003678 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e23f      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003678:	4b76      	ldr	r3, [pc, #472]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	061b      	lsls	r3, r3, #24
 8003686:	4973      	ldr	r1, [pc, #460]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003688:	4313      	orrs	r3, r2
 800368a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800368c:	e040      	b.n	8003710 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d023      	beq.n	80036de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003696:	4b6f      	ldr	r3, [pc, #444]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a6e      	ldr	r2, [pc, #440]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 800369c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a2:	f7fe feff 	bl	80024a4 <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036a8:	e008      	b.n	80036bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036aa:	f7fe fefb 	bl	80024a4 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e21d      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036bc:	4b65      	ldr	r3, [pc, #404]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d0f0      	beq.n	80036aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c8:	4b62      	ldr	r3, [pc, #392]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	061b      	lsls	r3, r3, #24
 80036d6:	495f      	ldr	r1, [pc, #380]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	604b      	str	r3, [r1, #4]
 80036dc:	e018      	b.n	8003710 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036de:	4b5d      	ldr	r3, [pc, #372]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a5c      	ldr	r2, [pc, #368]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80036e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ea:	f7fe fedb 	bl	80024a4 <HAL_GetTick>
 80036ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036f0:	e008      	b.n	8003704 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036f2:	f7fe fed7 	bl	80024a4 <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d901      	bls.n	8003704 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e1f9      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003704:	4b53      	ldr	r3, [pc, #332]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1f0      	bne.n	80036f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	2b00      	cmp	r3, #0
 800371a:	d03c      	beq.n	8003796 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	695b      	ldr	r3, [r3, #20]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d01c      	beq.n	800375e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003724:	4b4b      	ldr	r3, [pc, #300]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800372a:	4a4a      	ldr	r2, [pc, #296]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003734:	f7fe feb6 	bl	80024a4 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800373c:	f7fe feb2 	bl	80024a4 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e1d4      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800374e:	4b41      	ldr	r3, [pc, #260]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003750:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003754:	f003 0302 	and.w	r3, r3, #2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d0ef      	beq.n	800373c <HAL_RCC_OscConfig+0x3ec>
 800375c:	e01b      	b.n	8003796 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800375e:	4b3d      	ldr	r3, [pc, #244]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003760:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003764:	4a3b      	ldr	r2, [pc, #236]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003766:	f023 0301 	bic.w	r3, r3, #1
 800376a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800376e:	f7fe fe99 	bl	80024a4 <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003774:	e008      	b.n	8003788 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003776:	f7fe fe95 	bl	80024a4 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b02      	cmp	r3, #2
 8003782:	d901      	bls.n	8003788 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e1b7      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003788:	4b32      	ldr	r3, [pc, #200]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 800378a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800378e:	f003 0302 	and.w	r3, r3, #2
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1ef      	bne.n	8003776 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0304 	and.w	r3, r3, #4
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 80a6 	beq.w	80038f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037a4:	2300      	movs	r3, #0
 80037a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80037a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80037aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10d      	bne.n	80037d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037b4:	4b27      	ldr	r3, [pc, #156]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80037b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037b8:	4a26      	ldr	r2, [pc, #152]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80037ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037be:	6593      	str	r3, [r2, #88]	@ 0x58
 80037c0:	4b24      	ldr	r3, [pc, #144]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 80037c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037c8:	60bb      	str	r3, [r7, #8]
 80037ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037cc:	2301      	movs	r3, #1
 80037ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037d0:	4b21      	ldr	r3, [pc, #132]	@ (8003858 <HAL_RCC_OscConfig+0x508>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d118      	bne.n	800380e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037dc:	4b1e      	ldr	r3, [pc, #120]	@ (8003858 <HAL_RCC_OscConfig+0x508>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003858 <HAL_RCC_OscConfig+0x508>)
 80037e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037e8:	f7fe fe5c 	bl	80024a4 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037f0:	f7fe fe58 	bl	80024a4 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e17a      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003802:	4b15      	ldr	r3, [pc, #84]	@ (8003858 <HAL_RCC_OscConfig+0x508>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800380a:	2b00      	cmp	r3, #0
 800380c:	d0f0      	beq.n	80037f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d108      	bne.n	8003828 <HAL_RCC_OscConfig+0x4d8>
 8003816:	4b0f      	ldr	r3, [pc, #60]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800381c:	4a0d      	ldr	r2, [pc, #52]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 800381e:	f043 0301 	orr.w	r3, r3, #1
 8003822:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003826:	e029      	b.n	800387c <HAL_RCC_OscConfig+0x52c>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	2b05      	cmp	r3, #5
 800382e:	d115      	bne.n	800385c <HAL_RCC_OscConfig+0x50c>
 8003830:	4b08      	ldr	r3, [pc, #32]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003836:	4a07      	ldr	r2, [pc, #28]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003838:	f043 0304 	orr.w	r3, r3, #4
 800383c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003840:	4b04      	ldr	r3, [pc, #16]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003846:	4a03      	ldr	r2, [pc, #12]	@ (8003854 <HAL_RCC_OscConfig+0x504>)
 8003848:	f043 0301 	orr.w	r3, r3, #1
 800384c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003850:	e014      	b.n	800387c <HAL_RCC_OscConfig+0x52c>
 8003852:	bf00      	nop
 8003854:	40021000 	.word	0x40021000
 8003858:	40007000 	.word	0x40007000
 800385c:	4b9c      	ldr	r3, [pc, #624]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 800385e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003862:	4a9b      	ldr	r2, [pc, #620]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003864:	f023 0301 	bic.w	r3, r3, #1
 8003868:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800386c:	4b98      	ldr	r3, [pc, #608]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 800386e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003872:	4a97      	ldr	r2, [pc, #604]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003874:	f023 0304 	bic.w	r3, r3, #4
 8003878:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d016      	beq.n	80038b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003884:	f7fe fe0e 	bl	80024a4 <HAL_GetTick>
 8003888:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800388a:	e00a      	b.n	80038a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800388c:	f7fe fe0a 	bl	80024a4 <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	f241 3288 	movw	r2, #5000	@ 0x1388
 800389a:	4293      	cmp	r3, r2
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e12a      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038a2:	4b8b      	ldr	r3, [pc, #556]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 80038a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0ed      	beq.n	800388c <HAL_RCC_OscConfig+0x53c>
 80038b0:	e015      	b.n	80038de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038b2:	f7fe fdf7 	bl	80024a4 <HAL_GetTick>
 80038b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038b8:	e00a      	b.n	80038d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ba:	f7fe fdf3 	bl	80024a4 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d901      	bls.n	80038d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e113      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038d0:	4b7f      	ldr	r3, [pc, #508]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 80038d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1ed      	bne.n	80038ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038de:	7ffb      	ldrb	r3, [r7, #31]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d105      	bne.n	80038f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038e4:	4b7a      	ldr	r3, [pc, #488]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 80038e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038e8:	4a79      	ldr	r2, [pc, #484]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 80038ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038ee:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 80fe 	beq.w	8003af6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038fe:	2b02      	cmp	r3, #2
 8003900:	f040 80d0 	bne.w	8003aa4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003904:	4b72      	ldr	r3, [pc, #456]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f003 0203 	and.w	r2, r3, #3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003914:	429a      	cmp	r2, r3
 8003916:	d130      	bne.n	800397a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003922:	3b01      	subs	r3, #1
 8003924:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003926:	429a      	cmp	r2, r3
 8003928:	d127      	bne.n	800397a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003934:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003936:	429a      	cmp	r2, r3
 8003938:	d11f      	bne.n	800397a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003944:	2a07      	cmp	r2, #7
 8003946:	bf14      	ite	ne
 8003948:	2201      	movne	r2, #1
 800394a:	2200      	moveq	r2, #0
 800394c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800394e:	4293      	cmp	r3, r2
 8003950:	d113      	bne.n	800397a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800395c:	085b      	lsrs	r3, r3, #1
 800395e:	3b01      	subs	r3, #1
 8003960:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003962:	429a      	cmp	r2, r3
 8003964:	d109      	bne.n	800397a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003970:	085b      	lsrs	r3, r3, #1
 8003972:	3b01      	subs	r3, #1
 8003974:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003976:	429a      	cmp	r2, r3
 8003978:	d06e      	beq.n	8003a58 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	2b0c      	cmp	r3, #12
 800397e:	d069      	beq.n	8003a54 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003980:	4b53      	ldr	r3, [pc, #332]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d105      	bne.n	8003998 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800398c:	4b50      	ldr	r3, [pc, #320]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e0ad      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800399c:	4b4c      	ldr	r3, [pc, #304]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a4b      	ldr	r2, [pc, #300]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 80039a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039a6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039a8:	f7fe fd7c 	bl	80024a4 <HAL_GetTick>
 80039ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039b0:	f7fe fd78 	bl	80024a4 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e09a      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039c2:	4b43      	ldr	r3, [pc, #268]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1f0      	bne.n	80039b0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039ce:	4b40      	ldr	r3, [pc, #256]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 80039d0:	68da      	ldr	r2, [r3, #12]
 80039d2:	4b40      	ldr	r3, [pc, #256]	@ (8003ad4 <HAL_RCC_OscConfig+0x784>)
 80039d4:	4013      	ands	r3, r2
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80039de:	3a01      	subs	r2, #1
 80039e0:	0112      	lsls	r2, r2, #4
 80039e2:	4311      	orrs	r1, r2
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80039e8:	0212      	lsls	r2, r2, #8
 80039ea:	4311      	orrs	r1, r2
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80039f0:	0852      	lsrs	r2, r2, #1
 80039f2:	3a01      	subs	r2, #1
 80039f4:	0552      	lsls	r2, r2, #21
 80039f6:	4311      	orrs	r1, r2
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80039fc:	0852      	lsrs	r2, r2, #1
 80039fe:	3a01      	subs	r2, #1
 8003a00:	0652      	lsls	r2, r2, #25
 8003a02:	4311      	orrs	r1, r2
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a08:	0912      	lsrs	r2, r2, #4
 8003a0a:	0452      	lsls	r2, r2, #17
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	4930      	ldr	r1, [pc, #192]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003a14:	4b2e      	ldr	r3, [pc, #184]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a2d      	ldr	r2, [pc, #180]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a1e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a20:	4b2b      	ldr	r3, [pc, #172]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	4a2a      	ldr	r2, [pc, #168]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a2a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a2c:	f7fe fd3a 	bl	80024a4 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a34:	f7fe fd36 	bl	80024a4 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e058      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a46:	4b22      	ldr	r3, [pc, #136]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0f0      	beq.n	8003a34 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a52:	e050      	b.n	8003af6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e04f      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a58:	4b1d      	ldr	r3, [pc, #116]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d148      	bne.n	8003af6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003a64:	4b1a      	ldr	r3, [pc, #104]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a19      	ldr	r2, [pc, #100]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a6e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a70:	4b17      	ldr	r3, [pc, #92]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	4a16      	ldr	r2, [pc, #88]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a7a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a7c:	f7fe fd12 	bl	80024a4 <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a82:	e008      	b.n	8003a96 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a84:	f7fe fd0e 	bl	80024a4 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e030      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a96:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d0f0      	beq.n	8003a84 <HAL_RCC_OscConfig+0x734>
 8003aa2:	e028      	b.n	8003af6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	2b0c      	cmp	r3, #12
 8003aa8:	d023      	beq.n	8003af2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aaa:	4b09      	ldr	r3, [pc, #36]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a08      	ldr	r2, [pc, #32]	@ (8003ad0 <HAL_RCC_OscConfig+0x780>)
 8003ab0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ab4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab6:	f7fe fcf5 	bl	80024a4 <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003abc:	e00c      	b.n	8003ad8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003abe:	f7fe fcf1 	bl	80024a4 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d905      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e013      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ad8:	4b09      	ldr	r3, [pc, #36]	@ (8003b00 <HAL_RCC_OscConfig+0x7b0>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1ec      	bne.n	8003abe <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ae4:	4b06      	ldr	r3, [pc, #24]	@ (8003b00 <HAL_RCC_OscConfig+0x7b0>)
 8003ae6:	68da      	ldr	r2, [r3, #12]
 8003ae8:	4905      	ldr	r1, [pc, #20]	@ (8003b00 <HAL_RCC_OscConfig+0x7b0>)
 8003aea:	4b06      	ldr	r3, [pc, #24]	@ (8003b04 <HAL_RCC_OscConfig+0x7b4>)
 8003aec:	4013      	ands	r3, r2
 8003aee:	60cb      	str	r3, [r1, #12]
 8003af0:	e001      	b.n	8003af6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e000      	b.n	8003af8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3720      	adds	r7, #32
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40021000 	.word	0x40021000
 8003b04:	feeefffc 	.word	0xfeeefffc

08003b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b084      	sub	sp, #16
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d101      	bne.n	8003b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e0e7      	b.n	8003cec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b1c:	4b75      	ldr	r3, [pc, #468]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0307 	and.w	r3, r3, #7
 8003b24:	683a      	ldr	r2, [r7, #0]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d910      	bls.n	8003b4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b2a:	4b72      	ldr	r3, [pc, #456]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f023 0207 	bic.w	r2, r3, #7
 8003b32:	4970      	ldr	r1, [pc, #448]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b3a:	4b6e      	ldr	r3, [pc, #440]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0307 	and.w	r3, r3, #7
 8003b42:	683a      	ldr	r2, [r7, #0]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d001      	beq.n	8003b4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e0cf      	b.n	8003cec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d010      	beq.n	8003b7a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	4b66      	ldr	r3, [pc, #408]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d908      	bls.n	8003b7a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b68:	4b63      	ldr	r3, [pc, #396]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	4960      	ldr	r1, [pc, #384]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d04c      	beq.n	8003c20 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2b03      	cmp	r3, #3
 8003b8c:	d107      	bne.n	8003b9e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b8e:	4b5a      	ldr	r3, [pc, #360]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d121      	bne.n	8003bde <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e0a6      	b.n	8003cec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d107      	bne.n	8003bb6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ba6:	4b54      	ldr	r3, [pc, #336]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d115      	bne.n	8003bde <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e09a      	b.n	8003cec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d107      	bne.n	8003bce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bbe:	4b4e      	ldr	r3, [pc, #312]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d109      	bne.n	8003bde <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e08e      	b.n	8003cec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bce:	4b4a      	ldr	r3, [pc, #296]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e086      	b.n	8003cec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bde:	4b46      	ldr	r3, [pc, #280]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f023 0203 	bic.w	r2, r3, #3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	4943      	ldr	r1, [pc, #268]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bf0:	f7fe fc58 	bl	80024a4 <HAL_GetTick>
 8003bf4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bf6:	e00a      	b.n	8003c0e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bf8:	f7fe fc54 	bl	80024a4 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e06e      	b.n	8003cec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c0e:	4b3a      	ldr	r3, [pc, #232]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f003 020c 	and.w	r2, r3, #12
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d1eb      	bne.n	8003bf8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d010      	beq.n	8003c4e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	4b31      	ldr	r3, [pc, #196]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d208      	bcs.n	8003c4e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c3c:	4b2e      	ldr	r3, [pc, #184]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	492b      	ldr	r1, [pc, #172]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c4e:	4b29      	ldr	r3, [pc, #164]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0307 	and.w	r3, r3, #7
 8003c56:	683a      	ldr	r2, [r7, #0]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d210      	bcs.n	8003c7e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c5c:	4b25      	ldr	r3, [pc, #148]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f023 0207 	bic.w	r2, r3, #7
 8003c64:	4923      	ldr	r1, [pc, #140]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c6c:	4b21      	ldr	r3, [pc, #132]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d001      	beq.n	8003c7e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e036      	b.n	8003cec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0304 	and.w	r3, r3, #4
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d008      	beq.n	8003c9c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	4918      	ldr	r1, [pc, #96]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0308 	and.w	r3, r3, #8
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d009      	beq.n	8003cbc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ca8:	4b13      	ldr	r3, [pc, #76]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	00db      	lsls	r3, r3, #3
 8003cb6:	4910      	ldr	r1, [pc, #64]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cbc:	f000 f824 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	091b      	lsrs	r3, r3, #4
 8003cc8:	f003 030f 	and.w	r3, r3, #15
 8003ccc:	490b      	ldr	r1, [pc, #44]	@ (8003cfc <HAL_RCC_ClockConfig+0x1f4>)
 8003cce:	5ccb      	ldrb	r3, [r1, r3]
 8003cd0:	f003 031f 	and.w	r3, r3, #31
 8003cd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003cd8:	4a09      	ldr	r2, [pc, #36]	@ (8003d00 <HAL_RCC_ClockConfig+0x1f8>)
 8003cda:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003cdc:	4b09      	ldr	r3, [pc, #36]	@ (8003d04 <HAL_RCC_ClockConfig+0x1fc>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7fe fb8f 	bl	8002404 <HAL_InitTick>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	72fb      	strb	r3, [r7, #11]

  return status;
 8003cea:	7afb      	ldrb	r3, [r7, #11]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40022000 	.word	0x40022000
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	08007998 	.word	0x08007998
 8003d00:	2000001c 	.word	0x2000001c
 8003d04:	20000020 	.word	0x20000020

08003d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b089      	sub	sp, #36	@ 0x24
 8003d0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61fb      	str	r3, [r7, #28]
 8003d12:	2300      	movs	r3, #0
 8003d14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d16:	4b3e      	ldr	r3, [pc, #248]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f003 030c 	and.w	r3, r3, #12
 8003d1e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d20:	4b3b      	ldr	r3, [pc, #236]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	f003 0303 	and.w	r3, r3, #3
 8003d28:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d005      	beq.n	8003d3c <HAL_RCC_GetSysClockFreq+0x34>
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	2b0c      	cmp	r3, #12
 8003d34:	d121      	bne.n	8003d7a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d11e      	bne.n	8003d7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d3c:	4b34      	ldr	r3, [pc, #208]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0308 	and.w	r3, r3, #8
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d107      	bne.n	8003d58 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003d48:	4b31      	ldr	r3, [pc, #196]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d4e:	0a1b      	lsrs	r3, r3, #8
 8003d50:	f003 030f 	and.w	r3, r3, #15
 8003d54:	61fb      	str	r3, [r7, #28]
 8003d56:	e005      	b.n	8003d64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003d58:	4b2d      	ldr	r3, [pc, #180]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	091b      	lsrs	r3, r3, #4
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003d64:	4a2b      	ldr	r2, [pc, #172]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d6c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d10d      	bne.n	8003d90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d78:	e00a      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	2b04      	cmp	r3, #4
 8003d7e:	d102      	bne.n	8003d86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d80:	4b25      	ldr	r3, [pc, #148]	@ (8003e18 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d82:	61bb      	str	r3, [r7, #24]
 8003d84:	e004      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	2b08      	cmp	r3, #8
 8003d8a:	d101      	bne.n	8003d90 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d8c:	4b23      	ldr	r3, [pc, #140]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x114>)
 8003d8e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	2b0c      	cmp	r3, #12
 8003d94:	d134      	bne.n	8003e00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d96:	4b1e      	ldr	r3, [pc, #120]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f003 0303 	and.w	r3, r3, #3
 8003d9e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d003      	beq.n	8003dae <HAL_RCC_GetSysClockFreq+0xa6>
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	2b03      	cmp	r3, #3
 8003daa:	d003      	beq.n	8003db4 <HAL_RCC_GetSysClockFreq+0xac>
 8003dac:	e005      	b.n	8003dba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003dae:	4b1a      	ldr	r3, [pc, #104]	@ (8003e18 <HAL_RCC_GetSysClockFreq+0x110>)
 8003db0:	617b      	str	r3, [r7, #20]
      break;
 8003db2:	e005      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003db4:	4b19      	ldr	r3, [pc, #100]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x114>)
 8003db6:	617b      	str	r3, [r7, #20]
      break;
 8003db8:	e002      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	617b      	str	r3, [r7, #20]
      break;
 8003dbe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003dc0:	4b13      	ldr	r3, [pc, #76]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	091b      	lsrs	r3, r3, #4
 8003dc6:	f003 0307 	and.w	r3, r3, #7
 8003dca:	3301      	adds	r3, #1
 8003dcc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003dce:	4b10      	ldr	r3, [pc, #64]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	0a1b      	lsrs	r3, r3, #8
 8003dd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	fb03 f202 	mul.w	r2, r3, r2
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003de6:	4b0a      	ldr	r3, [pc, #40]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	0e5b      	lsrs	r3, r3, #25
 8003dec:	f003 0303 	and.w	r3, r3, #3
 8003df0:	3301      	adds	r3, #1
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003e00:	69bb      	ldr	r3, [r7, #24]
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3724      	adds	r7, #36	@ 0x24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	40021000 	.word	0x40021000
 8003e14:	080079b0 	.word	0x080079b0
 8003e18:	00f42400 	.word	0x00f42400
 8003e1c:	007a1200 	.word	0x007a1200

08003e20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e24:	4b03      	ldr	r3, [pc, #12]	@ (8003e34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e26:	681b      	ldr	r3, [r3, #0]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	2000001c 	.word	0x2000001c

08003e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e3c:	f7ff fff0 	bl	8003e20 <HAL_RCC_GetHCLKFreq>
 8003e40:	4602      	mov	r2, r0
 8003e42:	4b06      	ldr	r3, [pc, #24]	@ (8003e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	0a1b      	lsrs	r3, r3, #8
 8003e48:	f003 0307 	and.w	r3, r3, #7
 8003e4c:	4904      	ldr	r1, [pc, #16]	@ (8003e60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e4e:	5ccb      	ldrb	r3, [r1, r3]
 8003e50:	f003 031f 	and.w	r3, r3, #31
 8003e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	080079a8 	.word	0x080079a8

08003e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e68:	f7ff ffda 	bl	8003e20 <HAL_RCC_GetHCLKFreq>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	4b06      	ldr	r3, [pc, #24]	@ (8003e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	0adb      	lsrs	r3, r3, #11
 8003e74:	f003 0307 	and.w	r3, r3, #7
 8003e78:	4904      	ldr	r1, [pc, #16]	@ (8003e8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e7a:	5ccb      	ldrb	r3, [r1, r3]
 8003e7c:	f003 031f 	and.w	r3, r3, #31
 8003e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	40021000 	.word	0x40021000
 8003e8c:	080079a8 	.word	0x080079a8

08003e90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e98:	2300      	movs	r3, #0
 8003e9a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e9c:	4b2a      	ldr	r3, [pc, #168]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003ea8:	f7ff f9c2 	bl	8003230 <HAL_PWREx_GetVoltageRange>
 8003eac:	6178      	str	r0, [r7, #20]
 8003eae:	e014      	b.n	8003eda <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003eb0:	4b25      	ldr	r3, [pc, #148]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb4:	4a24      	ldr	r2, [pc, #144]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003eb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003eba:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ebc:	4b22      	ldr	r3, [pc, #136]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec4:	60fb      	str	r3, [r7, #12]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ec8:	f7ff f9b2 	bl	8003230 <HAL_PWREx_GetVoltageRange>
 8003ecc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ece:	4b1e      	ldr	r3, [pc, #120]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ed4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ed8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ee0:	d10b      	bne.n	8003efa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b80      	cmp	r3, #128	@ 0x80
 8003ee6:	d919      	bls.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2ba0      	cmp	r3, #160	@ 0xa0
 8003eec:	d902      	bls.n	8003ef4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003eee:	2302      	movs	r3, #2
 8003ef0:	613b      	str	r3, [r7, #16]
 8003ef2:	e013      	b.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	613b      	str	r3, [r7, #16]
 8003ef8:	e010      	b.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b80      	cmp	r3, #128	@ 0x80
 8003efe:	d902      	bls.n	8003f06 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003f00:	2303      	movs	r3, #3
 8003f02:	613b      	str	r3, [r7, #16]
 8003f04:	e00a      	b.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b80      	cmp	r3, #128	@ 0x80
 8003f0a:	d102      	bne.n	8003f12 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	613b      	str	r3, [r7, #16]
 8003f10:	e004      	b.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b70      	cmp	r3, #112	@ 0x70
 8003f16:	d101      	bne.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f18:	2301      	movs	r3, #1
 8003f1a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f023 0207 	bic.w	r2, r3, #7
 8003f24:	4909      	ldr	r1, [pc, #36]	@ (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003f2c:	4b07      	ldr	r3, [pc, #28]	@ (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d001      	beq.n	8003f3e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e000      	b.n	8003f40 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3718      	adds	r7, #24
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	40022000 	.word	0x40022000

08003f50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f58:	2300      	movs	r3, #0
 8003f5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d041      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f70:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f74:	d02a      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003f76:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f7a:	d824      	bhi.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f7c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f80:	d008      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003f82:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f86:	d81e      	bhi.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00a      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003f8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f90:	d010      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f92:	e018      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f94:	4b86      	ldr	r3, [pc, #536]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	4a85      	ldr	r2, [pc, #532]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f9e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fa0:	e015      	b.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	3304      	adds	r3, #4
 8003fa6:	2100      	movs	r1, #0
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 fabb 	bl	8004524 <RCCEx_PLLSAI1_Config>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fb2:	e00c      	b.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3320      	adds	r3, #32
 8003fb8:	2100      	movs	r1, #0
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f000 fba6 	bl	800470c <RCCEx_PLLSAI2_Config>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fc4:	e003      	b.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	74fb      	strb	r3, [r7, #19]
      break;
 8003fca:	e000      	b.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003fcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fce:	7cfb      	ldrb	r3, [r7, #19]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d10b      	bne.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fd4:	4b76      	ldr	r3, [pc, #472]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fda:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fe2:	4973      	ldr	r1, [pc, #460]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003fea:	e001      	b.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fec:	7cfb      	ldrb	r3, [r7, #19]
 8003fee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d041      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004000:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004004:	d02a      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004006:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800400a:	d824      	bhi.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800400c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004010:	d008      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004012:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004016:	d81e      	bhi.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004018:	2b00      	cmp	r3, #0
 800401a:	d00a      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800401c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004020:	d010      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004022:	e018      	b.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004024:	4b62      	ldr	r3, [pc, #392]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	4a61      	ldr	r2, [pc, #388]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800402a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800402e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004030:	e015      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	3304      	adds	r3, #4
 8004036:	2100      	movs	r1, #0
 8004038:	4618      	mov	r0, r3
 800403a:	f000 fa73 	bl	8004524 <RCCEx_PLLSAI1_Config>
 800403e:	4603      	mov	r3, r0
 8004040:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004042:	e00c      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	3320      	adds	r3, #32
 8004048:	2100      	movs	r1, #0
 800404a:	4618      	mov	r0, r3
 800404c:	f000 fb5e 	bl	800470c <RCCEx_PLLSAI2_Config>
 8004050:	4603      	mov	r3, r0
 8004052:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004054:	e003      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	74fb      	strb	r3, [r7, #19]
      break;
 800405a:	e000      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800405c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800405e:	7cfb      	ldrb	r3, [r7, #19]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10b      	bne.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004064:	4b52      	ldr	r3, [pc, #328]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800406a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004072:	494f      	ldr	r1, [pc, #316]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004074:	4313      	orrs	r3, r2
 8004076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800407a:	e001      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800407c:	7cfb      	ldrb	r3, [r7, #19]
 800407e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004088:	2b00      	cmp	r3, #0
 800408a:	f000 80a0 	beq.w	80041ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800408e:	2300      	movs	r3, #0
 8004090:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004092:	4b47      	ldr	r3, [pc, #284]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800409e:	2301      	movs	r3, #1
 80040a0:	e000      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80040a2:	2300      	movs	r3, #0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00d      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040a8:	4b41      	ldr	r3, [pc, #260]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ac:	4a40      	ldr	r2, [pc, #256]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80040b4:	4b3e      	ldr	r3, [pc, #248]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040bc:	60bb      	str	r3, [r7, #8]
 80040be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040c0:	2301      	movs	r3, #1
 80040c2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040c4:	4b3b      	ldr	r3, [pc, #236]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a3a      	ldr	r2, [pc, #232]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040d0:	f7fe f9e8 	bl	80024a4 <HAL_GetTick>
 80040d4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040d6:	e009      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040d8:	f7fe f9e4 	bl	80024a4 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d902      	bls.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	74fb      	strb	r3, [r7, #19]
        break;
 80040ea:	e005      	b.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040ec:	4b31      	ldr	r3, [pc, #196]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d0ef      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80040f8:	7cfb      	ldrb	r3, [r7, #19]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d15c      	bne.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040fe:	4b2c      	ldr	r3, [pc, #176]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004104:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004108:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d01f      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	429a      	cmp	r2, r3
 800411a:	d019      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800411c:	4b24      	ldr	r3, [pc, #144]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800411e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004122:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004126:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004128:	4b21      	ldr	r3, [pc, #132]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800412a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800412e:	4a20      	ldr	r2, [pc, #128]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004138:	4b1d      	ldr	r3, [pc, #116]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800413a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800413e:	4a1c      	ldr	r2, [pc, #112]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004140:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004144:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004148:	4a19      	ldr	r2, [pc, #100]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	2b00      	cmp	r3, #0
 8004158:	d016      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800415a:	f7fe f9a3 	bl	80024a4 <HAL_GetTick>
 800415e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004160:	e00b      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004162:	f7fe f99f 	bl	80024a4 <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004170:	4293      	cmp	r3, r2
 8004172:	d902      	bls.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	74fb      	strb	r3, [r7, #19]
            break;
 8004178:	e006      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800417a:	4b0d      	ldr	r3, [pc, #52]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800417c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d0ec      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004188:	7cfb      	ldrb	r3, [r7, #19]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d10c      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800418e:	4b08      	ldr	r3, [pc, #32]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004194:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800419e:	4904      	ldr	r1, [pc, #16]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80041a6:	e009      	b.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041a8:	7cfb      	ldrb	r3, [r7, #19]
 80041aa:	74bb      	strb	r3, [r7, #18]
 80041ac:	e006      	b.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80041ae:	bf00      	nop
 80041b0:	40021000 	.word	0x40021000
 80041b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041b8:	7cfb      	ldrb	r3, [r7, #19]
 80041ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041bc:	7c7b      	ldrb	r3, [r7, #17]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d105      	bne.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041c2:	4b9e      	ldr	r3, [pc, #632]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c6:	4a9d      	ldr	r2, [pc, #628]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041cc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00a      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041da:	4b98      	ldr	r3, [pc, #608]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e0:	f023 0203 	bic.w	r2, r3, #3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e8:	4994      	ldr	r1, [pc, #592]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00a      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041fc:	4b8f      	ldr	r3, [pc, #572]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004202:	f023 020c 	bic.w	r2, r3, #12
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800420a:	498c      	ldr	r1, [pc, #560]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800420c:	4313      	orrs	r3, r2
 800420e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0304 	and.w	r3, r3, #4
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00a      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800421e:	4b87      	ldr	r3, [pc, #540]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004224:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800422c:	4983      	ldr	r1, [pc, #524]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800422e:	4313      	orrs	r3, r2
 8004230:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0308 	and.w	r3, r3, #8
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00a      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004240:	4b7e      	ldr	r3, [pc, #504]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004246:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424e:	497b      	ldr	r1, [pc, #492]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004250:	4313      	orrs	r3, r2
 8004252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0310 	and.w	r3, r3, #16
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00a      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004262:	4b76      	ldr	r3, [pc, #472]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004268:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004270:	4972      	ldr	r1, [pc, #456]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004272:	4313      	orrs	r3, r2
 8004274:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0320 	and.w	r3, r3, #32
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00a      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004284:	4b6d      	ldr	r3, [pc, #436]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800428a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004292:	496a      	ldr	r1, [pc, #424]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004294:	4313      	orrs	r3, r2
 8004296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00a      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042a6:	4b65      	ldr	r3, [pc, #404]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b4:	4961      	ldr	r1, [pc, #388]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d00a      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042c8:	4b5c      	ldr	r3, [pc, #368]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042d6:	4959      	ldr	r1, [pc, #356]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00a      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042ea:	4b54      	ldr	r3, [pc, #336]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042f8:	4950      	ldr	r1, [pc, #320]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00a      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800430c:	4b4b      	ldr	r3, [pc, #300]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800430e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004312:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800431a:	4948      	ldr	r1, [pc, #288]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800431c:	4313      	orrs	r3, r2
 800431e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00a      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800432e:	4b43      	ldr	r3, [pc, #268]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004334:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800433c:	493f      	ldr	r1, [pc, #252]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800433e:	4313      	orrs	r3, r2
 8004340:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d028      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004350:	4b3a      	ldr	r3, [pc, #232]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004356:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800435e:	4937      	ldr	r1, [pc, #220]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800436a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800436e:	d106      	bne.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004370:	4b32      	ldr	r3, [pc, #200]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	4a31      	ldr	r2, [pc, #196]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004376:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800437a:	60d3      	str	r3, [r2, #12]
 800437c:	e011      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004382:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004386:	d10c      	bne.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	3304      	adds	r3, #4
 800438c:	2101      	movs	r1, #1
 800438e:	4618      	mov	r0, r3
 8004390:	f000 f8c8 	bl	8004524 <RCCEx_PLLSAI1_Config>
 8004394:	4603      	mov	r3, r0
 8004396:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004398:	7cfb      	ldrb	r3, [r7, #19]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800439e:	7cfb      	ldrb	r3, [r7, #19]
 80043a0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d028      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80043ae:	4b23      	ldr	r3, [pc, #140]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043bc:	491f      	ldr	r1, [pc, #124]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043cc:	d106      	bne.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043ce:	4b1b      	ldr	r3, [pc, #108]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	4a1a      	ldr	r2, [pc, #104]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043d8:	60d3      	str	r3, [r2, #12]
 80043da:	e011      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043e4:	d10c      	bne.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	3304      	adds	r3, #4
 80043ea:	2101      	movs	r1, #1
 80043ec:	4618      	mov	r0, r3
 80043ee:	f000 f899 	bl	8004524 <RCCEx_PLLSAI1_Config>
 80043f2:	4603      	mov	r3, r0
 80043f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043f6:	7cfb      	ldrb	r3, [r7, #19]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80043fc:	7cfb      	ldrb	r3, [r7, #19]
 80043fe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d02b      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800440c:	4b0b      	ldr	r3, [pc, #44]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800440e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004412:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800441a:	4908      	ldr	r1, [pc, #32]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800441c:	4313      	orrs	r3, r2
 800441e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004426:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800442a:	d109      	bne.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800442c:	4b03      	ldr	r3, [pc, #12]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	4a02      	ldr	r2, [pc, #8]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004432:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004436:	60d3      	str	r3, [r2, #12]
 8004438:	e014      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800443a:	bf00      	nop
 800443c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004444:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004448:	d10c      	bne.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	3304      	adds	r3, #4
 800444e:	2101      	movs	r1, #1
 8004450:	4618      	mov	r0, r3
 8004452:	f000 f867 	bl	8004524 <RCCEx_PLLSAI1_Config>
 8004456:	4603      	mov	r3, r0
 8004458:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800445a:	7cfb      	ldrb	r3, [r7, #19]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004460:	7cfb      	ldrb	r3, [r7, #19]
 8004462:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800446c:	2b00      	cmp	r3, #0
 800446e:	d02f      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004470:	4b2b      	ldr	r3, [pc, #172]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004476:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800447e:	4928      	ldr	r1, [pc, #160]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004480:	4313      	orrs	r3, r2
 8004482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800448a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800448e:	d10d      	bne.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	3304      	adds	r3, #4
 8004494:	2102      	movs	r1, #2
 8004496:	4618      	mov	r0, r3
 8004498:	f000 f844 	bl	8004524 <RCCEx_PLLSAI1_Config>
 800449c:	4603      	mov	r3, r0
 800449e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044a0:	7cfb      	ldrb	r3, [r7, #19]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d014      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80044a6:	7cfb      	ldrb	r3, [r7, #19]
 80044a8:	74bb      	strb	r3, [r7, #18]
 80044aa:	e011      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044b4:	d10c      	bne.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	3320      	adds	r3, #32
 80044ba:	2102      	movs	r1, #2
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 f925 	bl	800470c <RCCEx_PLLSAI2_Config>
 80044c2:	4603      	mov	r3, r0
 80044c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044c6:	7cfb      	ldrb	r3, [r7, #19]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d001      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80044cc:	7cfb      	ldrb	r3, [r7, #19]
 80044ce:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00a      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80044dc:	4b10      	ldr	r3, [pc, #64]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044ea:	490d      	ldr	r1, [pc, #52]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00b      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80044fe:	4b08      	ldr	r3, [pc, #32]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004504:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800450e:	4904      	ldr	r1, [pc, #16]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004510:	4313      	orrs	r3, r2
 8004512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004516:	7cbb      	ldrb	r3, [r7, #18]
}
 8004518:	4618      	mov	r0, r3
 800451a:	3718      	adds	r7, #24
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	40021000 	.word	0x40021000

08004524 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004532:	4b75      	ldr	r3, [pc, #468]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f003 0303 	and.w	r3, r3, #3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d018      	beq.n	8004570 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800453e:	4b72      	ldr	r3, [pc, #456]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f003 0203 	and.w	r2, r3, #3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	429a      	cmp	r2, r3
 800454c:	d10d      	bne.n	800456a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
       ||
 8004552:	2b00      	cmp	r3, #0
 8004554:	d009      	beq.n	800456a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004556:	4b6c      	ldr	r3, [pc, #432]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	091b      	lsrs	r3, r3, #4
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	1c5a      	adds	r2, r3, #1
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
       ||
 8004566:	429a      	cmp	r2, r3
 8004568:	d047      	beq.n	80045fa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	73fb      	strb	r3, [r7, #15]
 800456e:	e044      	b.n	80045fa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2b03      	cmp	r3, #3
 8004576:	d018      	beq.n	80045aa <RCCEx_PLLSAI1_Config+0x86>
 8004578:	2b03      	cmp	r3, #3
 800457a:	d825      	bhi.n	80045c8 <RCCEx_PLLSAI1_Config+0xa4>
 800457c:	2b01      	cmp	r3, #1
 800457e:	d002      	beq.n	8004586 <RCCEx_PLLSAI1_Config+0x62>
 8004580:	2b02      	cmp	r3, #2
 8004582:	d009      	beq.n	8004598 <RCCEx_PLLSAI1_Config+0x74>
 8004584:	e020      	b.n	80045c8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004586:	4b60      	ldr	r3, [pc, #384]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d11d      	bne.n	80045ce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004596:	e01a      	b.n	80045ce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004598:	4b5b      	ldr	r3, [pc, #364]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d116      	bne.n	80045d2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045a8:	e013      	b.n	80045d2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045aa:	4b57      	ldr	r3, [pc, #348]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10f      	bne.n	80045d6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045b6:	4b54      	ldr	r3, [pc, #336]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d109      	bne.n	80045d6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045c6:	e006      	b.n	80045d6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	73fb      	strb	r3, [r7, #15]
      break;
 80045cc:	e004      	b.n	80045d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80045ce:	bf00      	nop
 80045d0:	e002      	b.n	80045d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80045d2:	bf00      	nop
 80045d4:	e000      	b.n	80045d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80045d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80045d8:	7bfb      	ldrb	r3, [r7, #15]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d10d      	bne.n	80045fa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80045de:	4b4a      	ldr	r3, [pc, #296]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6819      	ldr	r1, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	3b01      	subs	r3, #1
 80045f0:	011b      	lsls	r3, r3, #4
 80045f2:	430b      	orrs	r3, r1
 80045f4:	4944      	ldr	r1, [pc, #272]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80045fa:	7bfb      	ldrb	r3, [r7, #15]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d17d      	bne.n	80046fc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004600:	4b41      	ldr	r3, [pc, #260]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a40      	ldr	r2, [pc, #256]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004606:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800460a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800460c:	f7fd ff4a 	bl	80024a4 <HAL_GetTick>
 8004610:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004612:	e009      	b.n	8004628 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004614:	f7fd ff46 	bl	80024a4 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b02      	cmp	r3, #2
 8004620:	d902      	bls.n	8004628 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	73fb      	strb	r3, [r7, #15]
        break;
 8004626:	e005      	b.n	8004634 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004628:	4b37      	ldr	r3, [pc, #220]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1ef      	bne.n	8004614 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004634:	7bfb      	ldrb	r3, [r7, #15]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d160      	bne.n	80046fc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d111      	bne.n	8004664 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004640:	4b31      	ldr	r3, [pc, #196]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004648:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	6892      	ldr	r2, [r2, #8]
 8004650:	0211      	lsls	r1, r2, #8
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	68d2      	ldr	r2, [r2, #12]
 8004656:	0912      	lsrs	r2, r2, #4
 8004658:	0452      	lsls	r2, r2, #17
 800465a:	430a      	orrs	r2, r1
 800465c:	492a      	ldr	r1, [pc, #168]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 800465e:	4313      	orrs	r3, r2
 8004660:	610b      	str	r3, [r1, #16]
 8004662:	e027      	b.n	80046b4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	2b01      	cmp	r3, #1
 8004668:	d112      	bne.n	8004690 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800466a:	4b27      	ldr	r3, [pc, #156]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004672:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6892      	ldr	r2, [r2, #8]
 800467a:	0211      	lsls	r1, r2, #8
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6912      	ldr	r2, [r2, #16]
 8004680:	0852      	lsrs	r2, r2, #1
 8004682:	3a01      	subs	r2, #1
 8004684:	0552      	lsls	r2, r2, #21
 8004686:	430a      	orrs	r2, r1
 8004688:	491f      	ldr	r1, [pc, #124]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 800468a:	4313      	orrs	r3, r2
 800468c:	610b      	str	r3, [r1, #16]
 800468e:	e011      	b.n	80046b4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004690:	4b1d      	ldr	r3, [pc, #116]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004698:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	6892      	ldr	r2, [r2, #8]
 80046a0:	0211      	lsls	r1, r2, #8
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	6952      	ldr	r2, [r2, #20]
 80046a6:	0852      	lsrs	r2, r2, #1
 80046a8:	3a01      	subs	r2, #1
 80046aa:	0652      	lsls	r2, r2, #25
 80046ac:	430a      	orrs	r2, r1
 80046ae:	4916      	ldr	r1, [pc, #88]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046b0:	4313      	orrs	r3, r2
 80046b2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80046b4:	4b14      	ldr	r3, [pc, #80]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a13      	ldr	r2, [pc, #76]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c0:	f7fd fef0 	bl	80024a4 <HAL_GetTick>
 80046c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80046c6:	e009      	b.n	80046dc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046c8:	f7fd feec 	bl	80024a4 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d902      	bls.n	80046dc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	73fb      	strb	r3, [r7, #15]
          break;
 80046da:	e005      	b.n	80046e8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80046dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d0ef      	beq.n	80046c8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80046e8:	7bfb      	ldrb	r3, [r7, #15]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d106      	bne.n	80046fc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80046ee:	4b06      	ldr	r3, [pc, #24]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046f0:	691a      	ldr	r2, [r3, #16]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	699b      	ldr	r3, [r3, #24]
 80046f6:	4904      	ldr	r1, [pc, #16]	@ (8004708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	40021000 	.word	0x40021000

0800470c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004716:	2300      	movs	r3, #0
 8004718:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800471a:	4b6a      	ldr	r3, [pc, #424]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	f003 0303 	and.w	r3, r3, #3
 8004722:	2b00      	cmp	r3, #0
 8004724:	d018      	beq.n	8004758 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004726:	4b67      	ldr	r3, [pc, #412]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	f003 0203 	and.w	r2, r3, #3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	429a      	cmp	r2, r3
 8004734:	d10d      	bne.n	8004752 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
       ||
 800473a:	2b00      	cmp	r3, #0
 800473c:	d009      	beq.n	8004752 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800473e:	4b61      	ldr	r3, [pc, #388]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	091b      	lsrs	r3, r3, #4
 8004744:	f003 0307 	and.w	r3, r3, #7
 8004748:	1c5a      	adds	r2, r3, #1
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
       ||
 800474e:	429a      	cmp	r2, r3
 8004750:	d047      	beq.n	80047e2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	73fb      	strb	r3, [r7, #15]
 8004756:	e044      	b.n	80047e2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2b03      	cmp	r3, #3
 800475e:	d018      	beq.n	8004792 <RCCEx_PLLSAI2_Config+0x86>
 8004760:	2b03      	cmp	r3, #3
 8004762:	d825      	bhi.n	80047b0 <RCCEx_PLLSAI2_Config+0xa4>
 8004764:	2b01      	cmp	r3, #1
 8004766:	d002      	beq.n	800476e <RCCEx_PLLSAI2_Config+0x62>
 8004768:	2b02      	cmp	r3, #2
 800476a:	d009      	beq.n	8004780 <RCCEx_PLLSAI2_Config+0x74>
 800476c:	e020      	b.n	80047b0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800476e:	4b55      	ldr	r3, [pc, #340]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d11d      	bne.n	80047b6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800477e:	e01a      	b.n	80047b6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004780:	4b50      	ldr	r3, [pc, #320]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004788:	2b00      	cmp	r3, #0
 800478a:	d116      	bne.n	80047ba <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004790:	e013      	b.n	80047ba <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004792:	4b4c      	ldr	r3, [pc, #304]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d10f      	bne.n	80047be <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800479e:	4b49      	ldr	r3, [pc, #292]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d109      	bne.n	80047be <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80047ae:	e006      	b.n	80047be <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	73fb      	strb	r3, [r7, #15]
      break;
 80047b4:	e004      	b.n	80047c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80047b6:	bf00      	nop
 80047b8:	e002      	b.n	80047c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80047ba:	bf00      	nop
 80047bc:	e000      	b.n	80047c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80047be:	bf00      	nop
    }

    if(status == HAL_OK)
 80047c0:	7bfb      	ldrb	r3, [r7, #15]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10d      	bne.n	80047e2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80047c6:	4b3f      	ldr	r3, [pc, #252]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6819      	ldr	r1, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	3b01      	subs	r3, #1
 80047d8:	011b      	lsls	r3, r3, #4
 80047da:	430b      	orrs	r3, r1
 80047dc:	4939      	ldr	r1, [pc, #228]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80047e2:	7bfb      	ldrb	r3, [r7, #15]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d167      	bne.n	80048b8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80047e8:	4b36      	ldr	r3, [pc, #216]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a35      	ldr	r2, [pc, #212]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047f4:	f7fd fe56 	bl	80024a4 <HAL_GetTick>
 80047f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047fa:	e009      	b.n	8004810 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80047fc:	f7fd fe52 	bl	80024a4 <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	2b02      	cmp	r3, #2
 8004808:	d902      	bls.n	8004810 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	73fb      	strb	r3, [r7, #15]
        break;
 800480e:	e005      	b.n	800481c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004810:	4b2c      	ldr	r3, [pc, #176]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d1ef      	bne.n	80047fc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800481c:	7bfb      	ldrb	r3, [r7, #15]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d14a      	bne.n	80048b8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d111      	bne.n	800484c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004828:	4b26      	ldr	r3, [pc, #152]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800482a:	695b      	ldr	r3, [r3, #20]
 800482c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004830:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	6892      	ldr	r2, [r2, #8]
 8004838:	0211      	lsls	r1, r2, #8
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	68d2      	ldr	r2, [r2, #12]
 800483e:	0912      	lsrs	r2, r2, #4
 8004840:	0452      	lsls	r2, r2, #17
 8004842:	430a      	orrs	r2, r1
 8004844:	491f      	ldr	r1, [pc, #124]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004846:	4313      	orrs	r3, r2
 8004848:	614b      	str	r3, [r1, #20]
 800484a:	e011      	b.n	8004870 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800484c:	4b1d      	ldr	r3, [pc, #116]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004854:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	6892      	ldr	r2, [r2, #8]
 800485c:	0211      	lsls	r1, r2, #8
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	6912      	ldr	r2, [r2, #16]
 8004862:	0852      	lsrs	r2, r2, #1
 8004864:	3a01      	subs	r2, #1
 8004866:	0652      	lsls	r2, r2, #25
 8004868:	430a      	orrs	r2, r1
 800486a:	4916      	ldr	r1, [pc, #88]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800486c:	4313      	orrs	r3, r2
 800486e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004870:	4b14      	ldr	r3, [pc, #80]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a13      	ldr	r2, [pc, #76]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800487a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800487c:	f7fd fe12 	bl	80024a4 <HAL_GetTick>
 8004880:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004882:	e009      	b.n	8004898 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004884:	f7fd fe0e 	bl	80024a4 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b02      	cmp	r3, #2
 8004890:	d902      	bls.n	8004898 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	73fb      	strb	r3, [r7, #15]
          break;
 8004896:	e005      	b.n	80048a4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004898:	4b0a      	ldr	r3, [pc, #40]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d0ef      	beq.n	8004884 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80048a4:	7bfb      	ldrb	r3, [r7, #15]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d106      	bne.n	80048b8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80048aa:	4b06      	ldr	r3, [pc, #24]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ac:	695a      	ldr	r2, [r3, #20]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	4904      	ldr	r1, [pc, #16]	@ (80048c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048b4:	4313      	orrs	r3, r2
 80048b6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80048b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	40021000 	.word	0x40021000

080048c8 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d101      	bne.n	80048da <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e049      	b.n	800496e <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	795b      	ldrb	r3, [r3, #5]
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d105      	bne.n	80048f0 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f7fd fb28 	bl	8001f40 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2202      	movs	r2, #2
 80048f4:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CED */
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f042 0204 	orr.w	r2, r2, #4
 8004904:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004910:	2b40      	cmp	r3, #64	@ 0x40
 8004912:	d104      	bne.n	800491e <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2204      	movs	r2, #4
 8004918:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e027      	b.n	800496e <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 800491e:	f7fd fdc1 	bl	80024a4 <HAL_GetTick>
 8004922:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8004924:	e015      	b.n	8004952 <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004926:	f7fd fdbd 	bl	80024a4 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d90e      	bls.n	8004952 <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b01      	cmp	r3, #1
 8004940:	d007      	beq.n	8004952 <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2204      	movs	r2, #4
 8004946:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2202      	movs	r2, #2
 800494c:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e00d      	b.n	800496e <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f003 0301 	and.w	r3, r3, #1
 800495c:	2b01      	cmp	r3, #1
 800495e:	d1e2      	bne.n	8004926 <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3710      	adds	r7, #16
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004976:	b580      	push	{r7, lr}
 8004978:	b084      	sub	sp, #16
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d079      	beq.n	8004a7c <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800498e:	b2db      	uxtb	r3, r3
 8004990:	2b00      	cmp	r3, #0
 8004992:	d106      	bne.n	80049a2 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f7fd fb05 	bl	8001fac <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2202      	movs	r2, #2
 80049a6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	f003 0310 	and.w	r3, r3, #16
 80049b4:	2b10      	cmp	r3, #16
 80049b6:	d058      	beq.n	8004a6a <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	22ca      	movs	r2, #202	@ 0xca
 80049be:	625a      	str	r2, [r3, #36]	@ 0x24
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2253      	movs	r2, #83	@ 0x53
 80049c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f9a5 	bl	8004d18 <RTC_EnterInitMode>
 80049ce:	4603      	mov	r3, r0
 80049d0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80049d2:	7bfb      	ldrb	r3, [r7, #15]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d127      	bne.n	8004a28 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	6812      	ldr	r2, [r2, #0]
 80049e2:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80049e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049ea:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	6899      	ldr	r1, [r3, #8]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	691b      	ldr	r3, [r3, #16]
 80049fa:	431a      	orrs	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	431a      	orrs	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	430a      	orrs	r2, r1
 8004a08:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	68d2      	ldr	r2, [r2, #12]
 8004a12:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6919      	ldr	r1, [r3, #16]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	041a      	lsls	r2, r3, #16
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	430a      	orrs	r2, r1
 8004a26:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 f9a9 	bl	8004d80 <RTC_ExitInitMode>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004a32:	7bfb      	ldrb	r3, [r7, #15]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d113      	bne.n	8004a60 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f022 0203 	bic.w	r2, r2, #3
 8004a46:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	69da      	ldr	r2, [r3, #28]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	431a      	orrs	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	22ff      	movs	r2, #255	@ 0xff
 8004a66:	625a      	str	r2, [r3, #36]	@ 0x24
 8004a68:	e001      	b.n	8004a6e <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004a6e:	7bfb      	ldrb	r3, [r7, #15]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d103      	bne.n	8004a7c <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8004a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004a86:	b590      	push	{r4, r7, lr}
 8004a88:	b087      	sub	sp, #28
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	60f8      	str	r0, [r7, #12]
 8004a8e:	60b9      	str	r1, [r7, #8]
 8004a90:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d101      	bne.n	8004aa0 <HAL_RTC_SetTime+0x1a>
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	e08b      	b.n	8004bb8 <HAL_RTC_SetTime+0x132>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	22ca      	movs	r2, #202	@ 0xca
 8004ab6:	625a      	str	r2, [r3, #36]	@ 0x24
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2253      	movs	r2, #83	@ 0x53
 8004abe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004ac0:	68f8      	ldr	r0, [r7, #12]
 8004ac2:	f000 f929 	bl	8004d18 <RTC_EnterInitMode>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004aca:	7cfb      	ldrb	r3, [r7, #19]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d163      	bne.n	8004b98 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d126      	bne.n	8004b24 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d102      	bne.n	8004aea <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	781b      	ldrb	r3, [r3, #0]
 8004aee:	4618      	mov	r0, r3
 8004af0:	f000 f984 	bl	8004dfc <RTC_ByteToBcd2>
 8004af4:	4603      	mov	r3, r0
 8004af6:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	785b      	ldrb	r3, [r3, #1]
 8004afc:	4618      	mov	r0, r3
 8004afe:	f000 f97d 	bl	8004dfc <RTC_ByteToBcd2>
 8004b02:	4603      	mov	r3, r0
 8004b04:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b06:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	789b      	ldrb	r3, [r3, #2]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f000 f975 	bl	8004dfc <RTC_ByteToBcd2>
 8004b12:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004b14:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	78db      	ldrb	r3, [r3, #3]
 8004b1c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	617b      	str	r3, [r7, #20]
 8004b22:	e018      	b.n	8004b56 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d102      	bne.n	8004b38 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	2200      	movs	r2, #0
 8004b36:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	785b      	ldrb	r3, [r3, #1]
 8004b42:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b44:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004b4a:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	78db      	ldrb	r3, [r3, #3]
 8004b50:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b52:	4313      	orrs	r3, r2
 8004b54:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004b60:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004b64:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689a      	ldr	r2, [r3, #8]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004b74:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	6899      	ldr	r1, [r3, #8]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	68da      	ldr	r2, [r3, #12]
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	431a      	orrs	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f000 f8f6 	bl	8004d80 <RTC_ExitInitMode>
 8004b94:	4603      	mov	r3, r0
 8004b96:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	22ff      	movs	r2, #255	@ 0xff
 8004b9e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004ba0:	7cfb      	ldrb	r3, [r7, #19]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d103      	bne.n	8004bae <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004bb6:	7cfb      	ldrb	r3, [r7, #19]
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	371c      	adds	r7, #28
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd90      	pop	{r4, r7, pc}

08004bc0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004bc0:	b590      	push	{r4, r7, lr}
 8004bc2:	b087      	sub	sp, #28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d101      	bne.n	8004bda <HAL_RTC_SetDate+0x1a>
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	e075      	b.n	8004cc6 <HAL_RTC_SetDate+0x106>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2202      	movs	r2, #2
 8004be6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10e      	bne.n	8004c0e <HAL_RTC_SetDate+0x4e>
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	785b      	ldrb	r3, [r3, #1]
 8004bf4:	f003 0310 	and.w	r3, r3, #16
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d008      	beq.n	8004c0e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	785b      	ldrb	r3, [r3, #1]
 8004c00:	f023 0310 	bic.w	r3, r3, #16
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	330a      	adds	r3, #10
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d11c      	bne.n	8004c4e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	78db      	ldrb	r3, [r3, #3]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f000 f8ef 	bl	8004dfc <RTC_ByteToBcd2>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	785b      	ldrb	r3, [r3, #1]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f000 f8e8 	bl	8004dfc <RTC_ByteToBcd2>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004c30:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	789b      	ldrb	r3, [r3, #2]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f000 f8e0 	bl	8004dfc <RTC_ByteToBcd2>
 8004c3c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004c3e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	617b      	str	r3, [r7, #20]
 8004c4c:	e00e      	b.n	8004c6c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	78db      	ldrb	r3, [r3, #3]
 8004c52:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	785b      	ldrb	r3, [r3, #1]
 8004c58:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004c5a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8004c5c:	68ba      	ldr	r2, [r7, #8]
 8004c5e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004c60:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	22ca      	movs	r2, #202	@ 0xca
 8004c72:	625a      	str	r2, [r3, #36]	@ 0x24
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2253      	movs	r2, #83	@ 0x53
 8004c7a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f000 f84b 	bl	8004d18 <RTC_EnterInitMode>
 8004c82:	4603      	mov	r3, r0
 8004c84:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004c86:	7cfb      	ldrb	r3, [r7, #19]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d10c      	bne.n	8004ca6 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004c96:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004c9a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f000 f86f 	bl	8004d80 <RTC_ExitInitMode>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	22ff      	movs	r2, #255	@ 0xff
 8004cac:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004cae:	7cfb      	ldrb	r3, [r7, #19]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d103      	bne.n	8004cbc <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004cc4:	7cfb      	ldrb	r3, [r7, #19]
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	371c      	adds	r7, #28
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd90      	pop	{r4, r7, pc}
	...

08004cd0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8004d14 <HAL_RTC_WaitForSynchro+0x44>)
 8004cde:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004ce0:	f7fd fbe0 	bl	80024a4 <HAL_GetTick>
 8004ce4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004ce6:	e009      	b.n	8004cfc <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004ce8:	f7fd fbdc 	bl	80024a4 <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004cf6:	d901      	bls.n	8004cfc <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e007      	b.n	8004d0c <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f003 0320 	and.w	r3, r3, #32
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d0ee      	beq.n	8004ce8 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3710      	adds	r7, #16
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	0003ff5f 	.word	0x0003ff5f

08004d18 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d120      	bne.n	8004d74 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f04f 32ff 	mov.w	r2, #4294967295
 8004d3a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004d3c:	f7fd fbb2 	bl	80024a4 <HAL_GetTick>
 8004d40:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004d42:	e00d      	b.n	8004d60 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004d44:	f7fd fbae 	bl	80024a4 <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004d52:	d905      	bls.n	8004d60 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2203      	movs	r2, #3
 8004d5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d102      	bne.n	8004d74 <RTC_EnterInitMode+0x5c>
 8004d6e:	7bfb      	ldrb	r3, [r7, #15]
 8004d70:	2b03      	cmp	r3, #3
 8004d72:	d1e7      	bne.n	8004d44 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
	...

08004d80 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8004df8 <RTC_ExitInitMode+0x78>)
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	4a19      	ldr	r2, [pc, #100]	@ (8004df8 <RTC_ExitInitMode+0x78>)
 8004d92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d96:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004d98:	4b17      	ldr	r3, [pc, #92]	@ (8004df8 <RTC_ExitInitMode+0x78>)
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f003 0320 	and.w	r3, r3, #32
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10c      	bne.n	8004dbe <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f7ff ff93 	bl	8004cd0 <HAL_RTC_WaitForSynchro>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d01e      	beq.n	8004dee <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2203      	movs	r2, #3
 8004db4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	73fb      	strb	r3, [r7, #15]
 8004dbc:	e017      	b.n	8004dee <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8004df8 <RTC_ExitInitMode+0x78>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	4a0d      	ldr	r2, [pc, #52]	@ (8004df8 <RTC_ExitInitMode+0x78>)
 8004dc4:	f023 0320 	bic.w	r3, r3, #32
 8004dc8:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7ff ff80 	bl	8004cd0 <HAL_RTC_WaitForSynchro>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d005      	beq.n	8004de2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2203      	movs	r2, #3
 8004dda:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004de2:	4b05      	ldr	r3, [pc, #20]	@ (8004df8 <RTC_ExitInitMode+0x78>)
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	4a04      	ldr	r2, [pc, #16]	@ (8004df8 <RTC_ExitInitMode+0x78>)
 8004de8:	f043 0320 	orr.w	r3, r3, #32
 8004dec:	6093      	str	r3, [r2, #8]
  }

  return status;
 8004dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3710      	adds	r7, #16
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	40002800 	.word	0x40002800

08004dfc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	4603      	mov	r3, r0
 8004e04:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8004e0a:	79fb      	ldrb	r3, [r7, #7]
 8004e0c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8004e0e:	e005      	b.n	8004e1c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	3301      	adds	r3, #1
 8004e14:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8004e16:	7afb      	ldrb	r3, [r7, #11]
 8004e18:	3b0a      	subs	r3, #10
 8004e1a:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8004e1c:	7afb      	ldrb	r3, [r7, #11]
 8004e1e:	2b09      	cmp	r3, #9
 8004e20:	d8f6      	bhi.n	8004e10 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	011b      	lsls	r3, r3, #4
 8004e28:	b2da      	uxtb	r2, r3
 8004e2a:	7afb      	ldrb	r3, [r7, #11]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	b2db      	uxtb	r3, r3
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3714      	adds	r7, #20
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d101      	bne.n	8004e52 <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 8004e4e:	2302      	movs	r3, #2
 8004e50:	e04d      	b.n	8004eee <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2202      	movs	r2, #2
 8004e5e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	22ca      	movs	r2, #202	@ 0xca
 8004e68:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2253      	movs	r2, #83	@ 0x53
 8004e70:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e80:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004e90:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 8004e92:	f7fd fb07 	bl	80024a4 <HAL_GetTick>
 8004e96:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8004e98:	e015      	b.n	8004ec6 <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004e9a:	f7fd fb03 	bl	80024a4 <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004ea8:	d90d      	bls.n	8004ec6 <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	22ff      	movs	r2, #255	@ 0xff
 8004eb0:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2203      	movs	r2, #3
 8004eb6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e013      	b.n	8004eee <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f003 0304 	and.w	r3, r3, #4
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d0e2      	beq.n	8004e9a <HAL_RTCEx_DeactivateWakeUpTimer+0x5e>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	22ff      	movs	r2, #255	@ 0xff
 8004eda:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
	...

08004ef8 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8004f00:	4b0f      	ldr	r3, [pc, #60]	@ (8004f40 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8004f02:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004f06:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00b      	beq.n	8004f2e <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	b2da      	uxtb	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8004f26:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f7fc ff39 	bl	8001da0 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2201      	movs	r2, #1
 8004f32:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8004f36:	bf00      	nop
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	40010400 	.word	0x40010400

08004f44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d101      	bne.n	8004f56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e095      	b.n	8005082 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d108      	bne.n	8004f70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f66:	d009      	beq.n	8004f7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	61da      	str	r2, [r3, #28]
 8004f6e:	e005      	b.n	8004f7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d106      	bne.n	8004f9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7fd f842 	bl	8002020 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fb2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004fbc:	d902      	bls.n	8004fc4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	60fb      	str	r3, [r7, #12]
 8004fc2:	e002      	b.n	8004fca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004fc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004fc8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004fd2:	d007      	beq.n	8004fe4 <HAL_SPI_Init+0xa0>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004fdc:	d002      	beq.n	8004fe4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ff4:	431a      	orrs	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	f003 0302 	and.w	r3, r3, #2
 8004ffe:	431a      	orrs	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	695b      	ldr	r3, [r3, #20]
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	431a      	orrs	r2, r3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005012:	431a      	orrs	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	69db      	ldr	r3, [r3, #28]
 8005018:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800501c:	431a      	orrs	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005026:	ea42 0103 	orr.w	r1, r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800502e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	430a      	orrs	r2, r1
 8005038:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	0c1b      	lsrs	r3, r3, #16
 8005040:	f003 0204 	and.w	r2, r3, #4
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005048:	f003 0310 	and.w	r3, r3, #16
 800504c:	431a      	orrs	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005052:	f003 0308 	and.w	r3, r3, #8
 8005056:	431a      	orrs	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005060:	ea42 0103 	orr.w	r1, r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	430a      	orrs	r2, r1
 8005070:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b088      	sub	sp, #32
 800508e:	af00      	add	r7, sp, #0
 8005090:	60f8      	str	r0, [r7, #12]
 8005092:	60b9      	str	r1, [r7, #8]
 8005094:	603b      	str	r3, [r7, #0]
 8005096:	4613      	mov	r3, r2
 8005098:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800509a:	f7fd fa03 	bl	80024a4 <HAL_GetTick>
 800509e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80050a0:	88fb      	ldrh	r3, [r7, #6]
 80050a2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d001      	beq.n	80050b4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80050b0:	2302      	movs	r3, #2
 80050b2:	e15c      	b.n	800536e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d002      	beq.n	80050c0 <HAL_SPI_Transmit+0x36>
 80050ba:	88fb      	ldrh	r3, [r7, #6]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e154      	b.n	800536e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d101      	bne.n	80050d2 <HAL_SPI_Transmit+0x48>
 80050ce:	2302      	movs	r3, #2
 80050d0:	e14d      	b.n	800536e <HAL_SPI_Transmit+0x2e4>
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2203      	movs	r2, #3
 80050de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2200      	movs	r2, #0
 80050e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	88fa      	ldrh	r2, [r7, #6]
 80050f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	88fa      	ldrh	r2, [r7, #6]
 80050f8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2200      	movs	r2, #0
 80050fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2200      	movs	r2, #0
 800511a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005124:	d10f      	bne.n	8005146 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005134:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005144:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005150:	2b40      	cmp	r3, #64	@ 0x40
 8005152:	d007      	beq.n	8005164 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005162:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800516c:	d952      	bls.n	8005214 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d002      	beq.n	800517c <HAL_SPI_Transmit+0xf2>
 8005176:	8b7b      	ldrh	r3, [r7, #26]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d145      	bne.n	8005208 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005180:	881a      	ldrh	r2, [r3, #0]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518c:	1c9a      	adds	r2, r3, #2
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005196:	b29b      	uxth	r3, r3
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80051a0:	e032      	b.n	8005208 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d112      	bne.n	80051d6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b4:	881a      	ldrh	r2, [r3, #0]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c0:	1c9a      	adds	r2, r3, #2
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	3b01      	subs	r3, #1
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051d4:	e018      	b.n	8005208 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051d6:	f7fd f965 	bl	80024a4 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	683a      	ldr	r2, [r7, #0]
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d803      	bhi.n	80051ee <HAL_SPI_Transmit+0x164>
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ec:	d102      	bne.n	80051f4 <HAL_SPI_Transmit+0x16a>
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d109      	bne.n	8005208 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005204:	2303      	movs	r3, #3
 8005206:	e0b2      	b.n	800536e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800520c:	b29b      	uxth	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1c7      	bne.n	80051a2 <HAL_SPI_Transmit+0x118>
 8005212:	e083      	b.n	800531c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d002      	beq.n	8005222 <HAL_SPI_Transmit+0x198>
 800521c:	8b7b      	ldrh	r3, [r7, #26]
 800521e:	2b01      	cmp	r3, #1
 8005220:	d177      	bne.n	8005312 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005226:	b29b      	uxth	r3, r3
 8005228:	2b01      	cmp	r3, #1
 800522a:	d912      	bls.n	8005252 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005230:	881a      	ldrh	r2, [r3, #0]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523c:	1c9a      	adds	r2, r3, #2
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005246:	b29b      	uxth	r3, r3
 8005248:	3b02      	subs	r3, #2
 800524a:	b29a      	uxth	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005250:	e05f      	b.n	8005312 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	330c      	adds	r3, #12
 800525c:	7812      	ldrb	r2, [r2, #0]
 800525e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005264:	1c5a      	adds	r2, r3, #1
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800526e:	b29b      	uxth	r3, r3
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005278:	e04b      	b.n	8005312 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b02      	cmp	r3, #2
 8005286:	d12b      	bne.n	80052e0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800528c:	b29b      	uxth	r3, r3
 800528e:	2b01      	cmp	r3, #1
 8005290:	d912      	bls.n	80052b8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005296:	881a      	ldrh	r2, [r3, #0]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a2:	1c9a      	adds	r2, r3, #2
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	3b02      	subs	r3, #2
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80052b6:	e02c      	b.n	8005312 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	330c      	adds	r3, #12
 80052c2:	7812      	ldrb	r2, [r2, #0]
 80052c4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	3b01      	subs	r3, #1
 80052d8:	b29a      	uxth	r2, r3
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80052de:	e018      	b.n	8005312 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052e0:	f7fd f8e0 	bl	80024a4 <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	683a      	ldr	r2, [r7, #0]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d803      	bhi.n	80052f8 <HAL_SPI_Transmit+0x26e>
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f6:	d102      	bne.n	80052fe <HAL_SPI_Transmit+0x274>
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d109      	bne.n	8005312 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e02d      	b.n	800536e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005316:	b29b      	uxth	r3, r3
 8005318:	2b00      	cmp	r3, #0
 800531a:	d1ae      	bne.n	800527a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800531c:	69fa      	ldr	r2, [r7, #28]
 800531e:	6839      	ldr	r1, [r7, #0]
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 fcf5 	bl	8005d10 <SPI_EndRxTxTransaction>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d002      	beq.n	8005332 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2220      	movs	r2, #32
 8005330:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10a      	bne.n	8005350 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800533a:	2300      	movs	r3, #0
 800533c:	617b      	str	r3, [r7, #20]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	617b      	str	r3, [r7, #20]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	617b      	str	r3, [r7, #20]
 800534e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005364:	2b00      	cmp	r3, #0
 8005366:	d001      	beq.n	800536c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e000      	b.n	800536e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800536c:	2300      	movs	r3, #0
  }
}
 800536e:	4618      	mov	r0, r3
 8005370:	3720      	adds	r7, #32
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}

08005376 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005376:	b580      	push	{r7, lr}
 8005378:	b088      	sub	sp, #32
 800537a:	af02      	add	r7, sp, #8
 800537c:	60f8      	str	r0, [r7, #12]
 800537e:	60b9      	str	r1, [r7, #8]
 8005380:	603b      	str	r3, [r7, #0]
 8005382:	4613      	mov	r3, r2
 8005384:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b01      	cmp	r3, #1
 8005390:	d001      	beq.n	8005396 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005392:	2302      	movs	r3, #2
 8005394:	e123      	b.n	80055de <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800539e:	d112      	bne.n	80053c6 <HAL_SPI_Receive+0x50>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d10e      	bne.n	80053c6 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2204      	movs	r2, #4
 80053ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80053b0:	88fa      	ldrh	r2, [r7, #6]
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	4613      	mov	r3, r2
 80053b8:	68ba      	ldr	r2, [r7, #8]
 80053ba:	68b9      	ldr	r1, [r7, #8]
 80053bc:	68f8      	ldr	r0, [r7, #12]
 80053be:	f000 f912 	bl	80055e6 <HAL_SPI_TransmitReceive>
 80053c2:	4603      	mov	r3, r0
 80053c4:	e10b      	b.n	80055de <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053c6:	f7fd f86d 	bl	80024a4 <HAL_GetTick>
 80053ca:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d002      	beq.n	80053d8 <HAL_SPI_Receive+0x62>
 80053d2:	88fb      	ldrh	r3, [r7, #6]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d101      	bne.n	80053dc <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	e100      	b.n	80055de <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d101      	bne.n	80053ea <HAL_SPI_Receive+0x74>
 80053e6:	2302      	movs	r3, #2
 80053e8:	e0f9      	b.n	80055de <HAL_SPI_Receive+0x268>
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2204      	movs	r2, #4
 80053f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	68ba      	ldr	r2, [r7, #8]
 8005404:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	88fa      	ldrh	r2, [r7, #6]
 800540a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	88fa      	ldrh	r2, [r7, #6]
 8005412:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2200      	movs	r2, #0
 8005420:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800543c:	d908      	bls.n	8005450 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	685a      	ldr	r2, [r3, #4]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800544c:	605a      	str	r2, [r3, #4]
 800544e:	e007      	b.n	8005460 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800545e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005468:	d10f      	bne.n	800548a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005478:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005488:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005494:	2b40      	cmp	r3, #64	@ 0x40
 8005496:	d007      	beq.n	80054a8 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054b0:	d875      	bhi.n	800559e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80054b2:	e037      	b.n	8005524 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d117      	bne.n	80054f2 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f103 020c 	add.w	r2, r3, #12
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ce:	7812      	ldrb	r2, [r2, #0]
 80054d0:	b2d2      	uxtb	r2, r2
 80054d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d8:	1c5a      	adds	r2, r3, #1
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	3b01      	subs	r3, #1
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80054f0:	e018      	b.n	8005524 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054f2:	f7fc ffd7 	bl	80024a4 <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	683a      	ldr	r2, [r7, #0]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d803      	bhi.n	800550a <HAL_SPI_Receive+0x194>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005508:	d102      	bne.n	8005510 <HAL_SPI_Receive+0x19a>
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d109      	bne.n	8005524 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e05c      	b.n	80055de <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800552a:	b29b      	uxth	r3, r3
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1c1      	bne.n	80054b4 <HAL_SPI_Receive+0x13e>
 8005530:	e03b      	b.n	80055aa <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b01      	cmp	r3, #1
 800553e:	d115      	bne.n	800556c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554a:	b292      	uxth	r2, r2
 800554c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005552:	1c9a      	adds	r2, r3, #2
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800555e:	b29b      	uxth	r3, r3
 8005560:	3b01      	subs	r3, #1
 8005562:	b29a      	uxth	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800556a:	e018      	b.n	800559e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800556c:	f7fc ff9a 	bl	80024a4 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	683a      	ldr	r2, [r7, #0]
 8005578:	429a      	cmp	r2, r3
 800557a:	d803      	bhi.n	8005584 <HAL_SPI_Receive+0x20e>
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005582:	d102      	bne.n	800558a <HAL_SPI_Receive+0x214>
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d109      	bne.n	800559e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e01f      	b.n	80055de <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1c3      	bne.n	8005532 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	6839      	ldr	r1, [r7, #0]
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f000 fb56 	bl	8005c60 <SPI_EndRxTransaction>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d002      	beq.n	80055c0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2220      	movs	r2, #32
 80055be:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d001      	beq.n	80055dc <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e000      	b.n	80055de <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80055dc:	2300      	movs	r3, #0
  }
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3718      	adds	r7, #24
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b08a      	sub	sp, #40	@ 0x28
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	60f8      	str	r0, [r7, #12]
 80055ee:	60b9      	str	r1, [r7, #8]
 80055f0:	607a      	str	r2, [r7, #4]
 80055f2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80055f4:	2301      	movs	r3, #1
 80055f6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055f8:	f7fc ff54 	bl	80024a4 <HAL_GetTick>
 80055fc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005604:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800560c:	887b      	ldrh	r3, [r7, #2]
 800560e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005610:	887b      	ldrh	r3, [r7, #2]
 8005612:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005614:	7ffb      	ldrb	r3, [r7, #31]
 8005616:	2b01      	cmp	r3, #1
 8005618:	d00c      	beq.n	8005634 <HAL_SPI_TransmitReceive+0x4e>
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005620:	d106      	bne.n	8005630 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d102      	bne.n	8005630 <HAL_SPI_TransmitReceive+0x4a>
 800562a:	7ffb      	ldrb	r3, [r7, #31]
 800562c:	2b04      	cmp	r3, #4
 800562e:	d001      	beq.n	8005634 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005630:	2302      	movs	r3, #2
 8005632:	e1f3      	b.n	8005a1c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d005      	beq.n	8005646 <HAL_SPI_TransmitReceive+0x60>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d002      	beq.n	8005646 <HAL_SPI_TransmitReceive+0x60>
 8005640:	887b      	ldrh	r3, [r7, #2]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e1e8      	b.n	8005a1c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005650:	2b01      	cmp	r3, #1
 8005652:	d101      	bne.n	8005658 <HAL_SPI_TransmitReceive+0x72>
 8005654:	2302      	movs	r3, #2
 8005656:	e1e1      	b.n	8005a1c <HAL_SPI_TransmitReceive+0x436>
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005666:	b2db      	uxtb	r3, r3
 8005668:	2b04      	cmp	r3, #4
 800566a:	d003      	beq.n	8005674 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2205      	movs	r2, #5
 8005670:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	887a      	ldrh	r2, [r7, #2]
 8005684:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	887a      	ldrh	r2, [r7, #2]
 800568c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	887a      	ldrh	r2, [r7, #2]
 800569a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	887a      	ldrh	r2, [r7, #2]
 80056a0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056b6:	d802      	bhi.n	80056be <HAL_SPI_TransmitReceive+0xd8>
 80056b8:	8abb      	ldrh	r3, [r7, #20]
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d908      	bls.n	80056d0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80056cc:	605a      	str	r2, [r3, #4]
 80056ce:	e007      	b.n	80056e0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	685a      	ldr	r2, [r3, #4]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80056de:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ea:	2b40      	cmp	r3, #64	@ 0x40
 80056ec:	d007      	beq.n	80056fe <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005706:	f240 8083 	bls.w	8005810 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d002      	beq.n	8005718 <HAL_SPI_TransmitReceive+0x132>
 8005712:	8afb      	ldrh	r3, [r7, #22]
 8005714:	2b01      	cmp	r3, #1
 8005716:	d16f      	bne.n	80057f8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571c:	881a      	ldrh	r2, [r3, #0]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005728:	1c9a      	adds	r2, r3, #2
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005732:	b29b      	uxth	r3, r3
 8005734:	3b01      	subs	r3, #1
 8005736:	b29a      	uxth	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800573c:	e05c      	b.n	80057f8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b02      	cmp	r3, #2
 800574a:	d11b      	bne.n	8005784 <HAL_SPI_TransmitReceive+0x19e>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005750:	b29b      	uxth	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	d016      	beq.n	8005784 <HAL_SPI_TransmitReceive+0x19e>
 8005756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005758:	2b01      	cmp	r3, #1
 800575a:	d113      	bne.n	8005784 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	881a      	ldrh	r2, [r3, #0]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800576c:	1c9a      	adds	r2, r3, #2
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005776:	b29b      	uxth	r3, r3
 8005778:	3b01      	subs	r3, #1
 800577a:	b29a      	uxth	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005780:	2300      	movs	r3, #0
 8005782:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b01      	cmp	r3, #1
 8005790:	d11c      	bne.n	80057cc <HAL_SPI_TransmitReceive+0x1e6>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005798:	b29b      	uxth	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d016      	beq.n	80057cc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a8:	b292      	uxth	r2, r2
 80057aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b0:	1c9a      	adds	r2, r3, #2
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057bc:	b29b      	uxth	r3, r3
 80057be:	3b01      	subs	r3, #1
 80057c0:	b29a      	uxth	r2, r3
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057c8:	2301      	movs	r3, #1
 80057ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80057cc:	f7fc fe6a 	bl	80024a4 <HAL_GetTick>
 80057d0:	4602      	mov	r2, r0
 80057d2:	6a3b      	ldr	r3, [r7, #32]
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057d8:	429a      	cmp	r2, r3
 80057da:	d80d      	bhi.n	80057f8 <HAL_SPI_TransmitReceive+0x212>
 80057dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057e2:	d009      	beq.n	80057f8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e111      	b.n	8005a1c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d19d      	bne.n	800573e <HAL_SPI_TransmitReceive+0x158>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005808:	b29b      	uxth	r3, r3
 800580a:	2b00      	cmp	r3, #0
 800580c:	d197      	bne.n	800573e <HAL_SPI_TransmitReceive+0x158>
 800580e:	e0e5      	b.n	80059dc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d003      	beq.n	8005820 <HAL_SPI_TransmitReceive+0x23a>
 8005818:	8afb      	ldrh	r3, [r7, #22]
 800581a:	2b01      	cmp	r3, #1
 800581c:	f040 80d1 	bne.w	80059c2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005824:	b29b      	uxth	r3, r3
 8005826:	2b01      	cmp	r3, #1
 8005828:	d912      	bls.n	8005850 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582e:	881a      	ldrh	r2, [r3, #0]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800583a:	1c9a      	adds	r2, r3, #2
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005844:	b29b      	uxth	r3, r3
 8005846:	3b02      	subs	r3, #2
 8005848:	b29a      	uxth	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800584e:	e0b8      	b.n	80059c2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	330c      	adds	r3, #12
 800585a:	7812      	ldrb	r2, [r2, #0]
 800585c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005862:	1c5a      	adds	r2, r3, #1
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800586c:	b29b      	uxth	r3, r3
 800586e:	3b01      	subs	r3, #1
 8005870:	b29a      	uxth	r2, r3
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005876:	e0a4      	b.n	80059c2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b02      	cmp	r3, #2
 8005884:	d134      	bne.n	80058f0 <HAL_SPI_TransmitReceive+0x30a>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800588a:	b29b      	uxth	r3, r3
 800588c:	2b00      	cmp	r3, #0
 800588e:	d02f      	beq.n	80058f0 <HAL_SPI_TransmitReceive+0x30a>
 8005890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005892:	2b01      	cmp	r3, #1
 8005894:	d12c      	bne.n	80058f0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800589a:	b29b      	uxth	r3, r3
 800589c:	2b01      	cmp	r3, #1
 800589e:	d912      	bls.n	80058c6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a4:	881a      	ldrh	r2, [r3, #0]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b0:	1c9a      	adds	r2, r3, #2
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	3b02      	subs	r3, #2
 80058be:	b29a      	uxth	r2, r3
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80058c4:	e012      	b.n	80058ec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	330c      	adds	r3, #12
 80058d0:	7812      	ldrb	r2, [r2, #0]
 80058d2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d8:	1c5a      	adds	r2, r3, #1
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	3b01      	subs	r3, #1
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058ec:	2300      	movs	r3, #0
 80058ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d148      	bne.n	8005990 <HAL_SPI_TransmitReceive+0x3aa>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005904:	b29b      	uxth	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d042      	beq.n	8005990 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005910:	b29b      	uxth	r3, r3
 8005912:	2b01      	cmp	r3, #1
 8005914:	d923      	bls.n	800595e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68da      	ldr	r2, [r3, #12]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005920:	b292      	uxth	r2, r2
 8005922:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005928:	1c9a      	adds	r2, r3, #2
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005934:	b29b      	uxth	r3, r3
 8005936:	3b02      	subs	r3, #2
 8005938:	b29a      	uxth	r2, r3
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005946:	b29b      	uxth	r3, r3
 8005948:	2b01      	cmp	r3, #1
 800594a:	d81f      	bhi.n	800598c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	685a      	ldr	r2, [r3, #4]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800595a:	605a      	str	r2, [r3, #4]
 800595c:	e016      	b.n	800598c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f103 020c 	add.w	r2, r3, #12
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596a:	7812      	ldrb	r2, [r2, #0]
 800596c:	b2d2      	uxtb	r2, r2
 800596e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005974:	1c5a      	adds	r2, r3, #1
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005980:	b29b      	uxth	r3, r3
 8005982:	3b01      	subs	r3, #1
 8005984:	b29a      	uxth	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800598c:	2301      	movs	r3, #1
 800598e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005990:	f7fc fd88 	bl	80024a4 <HAL_GetTick>
 8005994:	4602      	mov	r2, r0
 8005996:	6a3b      	ldr	r3, [r7, #32]
 8005998:	1ad3      	subs	r3, r2, r3
 800599a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800599c:	429a      	cmp	r2, r3
 800599e:	d803      	bhi.n	80059a8 <HAL_SPI_TransmitReceive+0x3c2>
 80059a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059a6:	d102      	bne.n	80059ae <HAL_SPI_TransmitReceive+0x3c8>
 80059a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d109      	bne.n	80059c2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2201      	movs	r2, #1
 80059b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e02c      	b.n	8005a1c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f47f af55 	bne.w	8005878 <HAL_SPI_TransmitReceive+0x292>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f47f af4e 	bne.w	8005878 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059dc:	6a3a      	ldr	r2, [r7, #32]
 80059de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f000 f995 	bl	8005d10 <SPI_EndRxTxTransaction>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d008      	beq.n	80059fe <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2220      	movs	r2, #32
 80059f0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e00e      	b.n	8005a1c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2201      	movs	r2, #1
 8005a02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d001      	beq.n	8005a1a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e000      	b.n	8005a1c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
  }
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3728      	adds	r7, #40	@ 0x28
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b088      	sub	sp, #32
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	603b      	str	r3, [r7, #0]
 8005a30:	4613      	mov	r3, r2
 8005a32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a34:	f7fc fd36 	bl	80024a4 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a3c:	1a9b      	subs	r3, r3, r2
 8005a3e:	683a      	ldr	r2, [r7, #0]
 8005a40:	4413      	add	r3, r2
 8005a42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a44:	f7fc fd2e 	bl	80024a4 <HAL_GetTick>
 8005a48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a4a:	4b39      	ldr	r3, [pc, #228]	@ (8005b30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	015b      	lsls	r3, r3, #5
 8005a50:	0d1b      	lsrs	r3, r3, #20
 8005a52:	69fa      	ldr	r2, [r7, #28]
 8005a54:	fb02 f303 	mul.w	r3, r2, r3
 8005a58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a5a:	e054      	b.n	8005b06 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a62:	d050      	beq.n	8005b06 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a64:	f7fc fd1e 	bl	80024a4 <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	69fa      	ldr	r2, [r7, #28]
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d902      	bls.n	8005a7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d13d      	bne.n	8005af6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005a88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a92:	d111      	bne.n	8005ab8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a9c:	d004      	beq.n	8005aa8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aa6:	d107      	bne.n	8005ab8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ab6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005abc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ac0:	d10f      	bne.n	8005ae2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ad0:	601a      	str	r2, [r3, #0]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ae0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e017      	b.n	8005b26 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005afc:	2300      	movs	r3, #0
 8005afe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	3b01      	subs	r3, #1
 8005b04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	689a      	ldr	r2, [r3, #8]
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	4013      	ands	r3, r2
 8005b10:	68ba      	ldr	r2, [r7, #8]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	bf0c      	ite	eq
 8005b16:	2301      	moveq	r3, #1
 8005b18:	2300      	movne	r3, #0
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	79fb      	ldrb	r3, [r7, #7]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d19b      	bne.n	8005a5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3720      	adds	r7, #32
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	2000001c 	.word	0x2000001c

08005b34 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b08a      	sub	sp, #40	@ 0x28
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	607a      	str	r2, [r7, #4]
 8005b40:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005b42:	2300      	movs	r3, #0
 8005b44:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005b46:	f7fc fcad 	bl	80024a4 <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b4e:	1a9b      	subs	r3, r3, r2
 8005b50:	683a      	ldr	r2, [r7, #0]
 8005b52:	4413      	add	r3, r2
 8005b54:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005b56:	f7fc fca5 	bl	80024a4 <HAL_GetTick>
 8005b5a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	330c      	adds	r3, #12
 8005b62:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005b64:	4b3d      	ldr	r3, [pc, #244]	@ (8005c5c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	4413      	add	r3, r2
 8005b6e:	00da      	lsls	r2, r3, #3
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	0d1b      	lsrs	r3, r3, #20
 8005b74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b76:	fb02 f303 	mul.w	r3, r2, r3
 8005b7a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005b7c:	e060      	b.n	8005c40 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005b84:	d107      	bne.n	8005b96 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d104      	bne.n	8005b96 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005b94:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9c:	d050      	beq.n	8005c40 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b9e:	f7fc fc81 	bl	80024a4 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	6a3b      	ldr	r3, [r7, #32]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d902      	bls.n	8005bb4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d13d      	bne.n	8005c30 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005bc2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bcc:	d111      	bne.n	8005bf2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bd6:	d004      	beq.n	8005be2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005be0:	d107      	bne.n	8005bf2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bf0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bfa:	d10f      	bne.n	8005c1c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c0a:	601a      	str	r2, [r3, #0]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c1a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e010      	b.n	8005c52 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d101      	bne.n	8005c3a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005c36:	2300      	movs	r3, #0
 8005c38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	689a      	ldr	r2, [r3, #8]
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	4013      	ands	r3, r2
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d196      	bne.n	8005b7e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3728      	adds	r7, #40	@ 0x28
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	2000001c 	.word	0x2000001c

08005c60 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b086      	sub	sp, #24
 8005c64:	af02      	add	r7, sp, #8
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c74:	d111      	bne.n	8005c9a <SPI_EndRxTransaction+0x3a>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c7e:	d004      	beq.n	8005c8a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c88:	d107      	bne.n	8005c9a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c98:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	9300      	str	r3, [sp, #0]
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	2180      	movs	r1, #128	@ 0x80
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f7ff febd 	bl	8005a24 <SPI_WaitFlagStateUntilTimeout>
 8005caa:	4603      	mov	r3, r0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d007      	beq.n	8005cc0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cb4:	f043 0220 	orr.w	r2, r3, #32
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005cbc:	2303      	movs	r3, #3
 8005cbe:	e023      	b.n	8005d08 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cc8:	d11d      	bne.n	8005d06 <SPI_EndRxTransaction+0xa6>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cd2:	d004      	beq.n	8005cde <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cdc:	d113      	bne.n	8005d06 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	9300      	str	r3, [sp, #0]
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005cea:	68f8      	ldr	r0, [r7, #12]
 8005cec:	f7ff ff22 	bl	8005b34 <SPI_WaitFifoStateUntilTimeout>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d007      	beq.n	8005d06 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cfa:	f043 0220 	orr.w	r2, r3, #32
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e000      	b.n	8005d08 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005d06:	2300      	movs	r3, #0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b086      	sub	sp, #24
 8005d14:	af02      	add	r7, sp, #8
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f7ff ff03 	bl	8005b34 <SPI_WaitFifoStateUntilTimeout>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d007      	beq.n	8005d44 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d38:	f043 0220 	orr.w	r2, r3, #32
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d40:	2303      	movs	r3, #3
 8005d42:	e027      	b.n	8005d94 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	9300      	str	r3, [sp, #0]
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	2180      	movs	r1, #128	@ 0x80
 8005d4e:	68f8      	ldr	r0, [r7, #12]
 8005d50:	f7ff fe68 	bl	8005a24 <SPI_WaitFlagStateUntilTimeout>
 8005d54:	4603      	mov	r3, r0
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d007      	beq.n	8005d6a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d5e:	f043 0220 	orr.w	r2, r3, #32
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e014      	b.n	8005d94 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	9300      	str	r3, [sp, #0]
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005d76:	68f8      	ldr	r0, [r7, #12]
 8005d78:	f7ff fedc 	bl	8005b34 <SPI_WaitFifoStateUntilTimeout>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d007      	beq.n	8005d92 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d86:	f043 0220 	orr.w	r2, r3, #32
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e000      	b.n	8005d94 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3710      	adds	r7, #16
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d101      	bne.n	8005dae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e040      	b.n	8005e30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d106      	bne.n	8005dc4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f7fc f984 	bl	80020cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2224      	movs	r2, #36	@ 0x24
 8005dc8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 0201 	bic.w	r2, r2, #1
 8005dd8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d002      	beq.n	8005de8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 fb6a 	bl	80064bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f000 f8af 	bl	8005f4c <UART_SetConfig>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d101      	bne.n	8005df8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e01b      	b.n	8005e30 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	685a      	ldr	r2, [r3, #4]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	689a      	ldr	r2, [r3, #8]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f042 0201 	orr.w	r2, r2, #1
 8005e26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 fbe9 	bl	8006600 <UART_CheckIdleState>
 8005e2e:	4603      	mov	r3, r0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3708      	adds	r7, #8
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b08a      	sub	sp, #40	@ 0x28
 8005e3c:	af02      	add	r7, sp, #8
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	603b      	str	r3, [r7, #0]
 8005e44:	4613      	mov	r3, r2
 8005e46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e4c:	2b20      	cmp	r3, #32
 8005e4e:	d177      	bne.n	8005f40 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d002      	beq.n	8005e5c <HAL_UART_Transmit+0x24>
 8005e56:	88fb      	ldrh	r3, [r7, #6]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d101      	bne.n	8005e60 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e070      	b.n	8005f42 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2221      	movs	r2, #33	@ 0x21
 8005e6c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e6e:	f7fc fb19 	bl	80024a4 <HAL_GetTick>
 8005e72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	88fa      	ldrh	r2, [r7, #6]
 8005e78:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	88fa      	ldrh	r2, [r7, #6]
 8005e80:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e8c:	d108      	bne.n	8005ea0 <HAL_UART_Transmit+0x68>
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d104      	bne.n	8005ea0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005e96:	2300      	movs	r3, #0
 8005e98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	61bb      	str	r3, [r7, #24]
 8005e9e:	e003      	b.n	8005ea8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ea8:	e02f      	b.n	8005f0a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	9300      	str	r3, [sp, #0]
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	2180      	movs	r1, #128	@ 0x80
 8005eb4:	68f8      	ldr	r0, [r7, #12]
 8005eb6:	f000 fc4b 	bl	8006750 <UART_WaitOnFlagUntilTimeout>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d004      	beq.n	8005eca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2220      	movs	r2, #32
 8005ec4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e03b      	b.n	8005f42 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d10b      	bne.n	8005ee8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	881a      	ldrh	r2, [r3, #0]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005edc:	b292      	uxth	r2, r2
 8005ede:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	3302      	adds	r3, #2
 8005ee4:	61bb      	str	r3, [r7, #24]
 8005ee6:	e007      	b.n	8005ef8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	781a      	ldrb	r2, [r3, #0]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	3b01      	subs	r3, #1
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1c9      	bne.n	8005eaa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	9300      	str	r3, [sp, #0]
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	2140      	movs	r1, #64	@ 0x40
 8005f20:	68f8      	ldr	r0, [r7, #12]
 8005f22:	f000 fc15 	bl	8006750 <UART_WaitOnFlagUntilTimeout>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d004      	beq.n	8005f36 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2220      	movs	r2, #32
 8005f30:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e005      	b.n	8005f42 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	e000      	b.n	8005f42 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005f40:	2302      	movs	r3, #2
  }
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3720      	adds	r7, #32
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
	...

08005f4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f50:	b08a      	sub	sp, #40	@ 0x28
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f56:	2300      	movs	r3, #0
 8005f58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	689a      	ldr	r2, [r3, #8]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	431a      	orrs	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	431a      	orrs	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	69db      	ldr	r3, [r3, #28]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	4ba4      	ldr	r3, [pc, #656]	@ (800620c <UART_SetConfig+0x2c0>)
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	6812      	ldr	r2, [r2, #0]
 8005f82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f84:	430b      	orrs	r3, r1
 8005f86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	68da      	ldr	r2, [r3, #12]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a99      	ldr	r2, [pc, #612]	@ (8006210 <UART_SetConfig+0x2c4>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d004      	beq.n	8005fb8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fc8:	430a      	orrs	r2, r1
 8005fca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a90      	ldr	r2, [pc, #576]	@ (8006214 <UART_SetConfig+0x2c8>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d126      	bne.n	8006024 <UART_SetConfig+0xd8>
 8005fd6:	4b90      	ldr	r3, [pc, #576]	@ (8006218 <UART_SetConfig+0x2cc>)
 8005fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fdc:	f003 0303 	and.w	r3, r3, #3
 8005fe0:	2b03      	cmp	r3, #3
 8005fe2:	d81b      	bhi.n	800601c <UART_SetConfig+0xd0>
 8005fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8005fec <UART_SetConfig+0xa0>)
 8005fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fea:	bf00      	nop
 8005fec:	08005ffd 	.word	0x08005ffd
 8005ff0:	0800600d 	.word	0x0800600d
 8005ff4:	08006005 	.word	0x08006005
 8005ff8:	08006015 	.word	0x08006015
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006002:	e116      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006004:	2302      	movs	r3, #2
 8006006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800600a:	e112      	b.n	8006232 <UART_SetConfig+0x2e6>
 800600c:	2304      	movs	r3, #4
 800600e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006012:	e10e      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006014:	2308      	movs	r3, #8
 8006016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800601a:	e10a      	b.n	8006232 <UART_SetConfig+0x2e6>
 800601c:	2310      	movs	r3, #16
 800601e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006022:	e106      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a7c      	ldr	r2, [pc, #496]	@ (800621c <UART_SetConfig+0x2d0>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d138      	bne.n	80060a0 <UART_SetConfig+0x154>
 800602e:	4b7a      	ldr	r3, [pc, #488]	@ (8006218 <UART_SetConfig+0x2cc>)
 8006030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006034:	f003 030c 	and.w	r3, r3, #12
 8006038:	2b0c      	cmp	r3, #12
 800603a:	d82d      	bhi.n	8006098 <UART_SetConfig+0x14c>
 800603c:	a201      	add	r2, pc, #4	@ (adr r2, 8006044 <UART_SetConfig+0xf8>)
 800603e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006042:	bf00      	nop
 8006044:	08006079 	.word	0x08006079
 8006048:	08006099 	.word	0x08006099
 800604c:	08006099 	.word	0x08006099
 8006050:	08006099 	.word	0x08006099
 8006054:	08006089 	.word	0x08006089
 8006058:	08006099 	.word	0x08006099
 800605c:	08006099 	.word	0x08006099
 8006060:	08006099 	.word	0x08006099
 8006064:	08006081 	.word	0x08006081
 8006068:	08006099 	.word	0x08006099
 800606c:	08006099 	.word	0x08006099
 8006070:	08006099 	.word	0x08006099
 8006074:	08006091 	.word	0x08006091
 8006078:	2300      	movs	r3, #0
 800607a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800607e:	e0d8      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006080:	2302      	movs	r3, #2
 8006082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006086:	e0d4      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006088:	2304      	movs	r3, #4
 800608a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800608e:	e0d0      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006090:	2308      	movs	r3, #8
 8006092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006096:	e0cc      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006098:	2310      	movs	r3, #16
 800609a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800609e:	e0c8      	b.n	8006232 <UART_SetConfig+0x2e6>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a5e      	ldr	r2, [pc, #376]	@ (8006220 <UART_SetConfig+0x2d4>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d125      	bne.n	80060f6 <UART_SetConfig+0x1aa>
 80060aa:	4b5b      	ldr	r3, [pc, #364]	@ (8006218 <UART_SetConfig+0x2cc>)
 80060ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060b0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80060b4:	2b30      	cmp	r3, #48	@ 0x30
 80060b6:	d016      	beq.n	80060e6 <UART_SetConfig+0x19a>
 80060b8:	2b30      	cmp	r3, #48	@ 0x30
 80060ba:	d818      	bhi.n	80060ee <UART_SetConfig+0x1a2>
 80060bc:	2b20      	cmp	r3, #32
 80060be:	d00a      	beq.n	80060d6 <UART_SetConfig+0x18a>
 80060c0:	2b20      	cmp	r3, #32
 80060c2:	d814      	bhi.n	80060ee <UART_SetConfig+0x1a2>
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d002      	beq.n	80060ce <UART_SetConfig+0x182>
 80060c8:	2b10      	cmp	r3, #16
 80060ca:	d008      	beq.n	80060de <UART_SetConfig+0x192>
 80060cc:	e00f      	b.n	80060ee <UART_SetConfig+0x1a2>
 80060ce:	2300      	movs	r3, #0
 80060d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060d4:	e0ad      	b.n	8006232 <UART_SetConfig+0x2e6>
 80060d6:	2302      	movs	r3, #2
 80060d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060dc:	e0a9      	b.n	8006232 <UART_SetConfig+0x2e6>
 80060de:	2304      	movs	r3, #4
 80060e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060e4:	e0a5      	b.n	8006232 <UART_SetConfig+0x2e6>
 80060e6:	2308      	movs	r3, #8
 80060e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060ec:	e0a1      	b.n	8006232 <UART_SetConfig+0x2e6>
 80060ee:	2310      	movs	r3, #16
 80060f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060f4:	e09d      	b.n	8006232 <UART_SetConfig+0x2e6>
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a4a      	ldr	r2, [pc, #296]	@ (8006224 <UART_SetConfig+0x2d8>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d125      	bne.n	800614c <UART_SetConfig+0x200>
 8006100:	4b45      	ldr	r3, [pc, #276]	@ (8006218 <UART_SetConfig+0x2cc>)
 8006102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006106:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800610a:	2bc0      	cmp	r3, #192	@ 0xc0
 800610c:	d016      	beq.n	800613c <UART_SetConfig+0x1f0>
 800610e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006110:	d818      	bhi.n	8006144 <UART_SetConfig+0x1f8>
 8006112:	2b80      	cmp	r3, #128	@ 0x80
 8006114:	d00a      	beq.n	800612c <UART_SetConfig+0x1e0>
 8006116:	2b80      	cmp	r3, #128	@ 0x80
 8006118:	d814      	bhi.n	8006144 <UART_SetConfig+0x1f8>
 800611a:	2b00      	cmp	r3, #0
 800611c:	d002      	beq.n	8006124 <UART_SetConfig+0x1d8>
 800611e:	2b40      	cmp	r3, #64	@ 0x40
 8006120:	d008      	beq.n	8006134 <UART_SetConfig+0x1e8>
 8006122:	e00f      	b.n	8006144 <UART_SetConfig+0x1f8>
 8006124:	2300      	movs	r3, #0
 8006126:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800612a:	e082      	b.n	8006232 <UART_SetConfig+0x2e6>
 800612c:	2302      	movs	r3, #2
 800612e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006132:	e07e      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006134:	2304      	movs	r3, #4
 8006136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800613a:	e07a      	b.n	8006232 <UART_SetConfig+0x2e6>
 800613c:	2308      	movs	r3, #8
 800613e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006142:	e076      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006144:	2310      	movs	r3, #16
 8006146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800614a:	e072      	b.n	8006232 <UART_SetConfig+0x2e6>
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a35      	ldr	r2, [pc, #212]	@ (8006228 <UART_SetConfig+0x2dc>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d12a      	bne.n	80061ac <UART_SetConfig+0x260>
 8006156:	4b30      	ldr	r3, [pc, #192]	@ (8006218 <UART_SetConfig+0x2cc>)
 8006158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800615c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006160:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006164:	d01a      	beq.n	800619c <UART_SetConfig+0x250>
 8006166:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800616a:	d81b      	bhi.n	80061a4 <UART_SetConfig+0x258>
 800616c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006170:	d00c      	beq.n	800618c <UART_SetConfig+0x240>
 8006172:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006176:	d815      	bhi.n	80061a4 <UART_SetConfig+0x258>
 8006178:	2b00      	cmp	r3, #0
 800617a:	d003      	beq.n	8006184 <UART_SetConfig+0x238>
 800617c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006180:	d008      	beq.n	8006194 <UART_SetConfig+0x248>
 8006182:	e00f      	b.n	80061a4 <UART_SetConfig+0x258>
 8006184:	2300      	movs	r3, #0
 8006186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800618a:	e052      	b.n	8006232 <UART_SetConfig+0x2e6>
 800618c:	2302      	movs	r3, #2
 800618e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006192:	e04e      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006194:	2304      	movs	r3, #4
 8006196:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800619a:	e04a      	b.n	8006232 <UART_SetConfig+0x2e6>
 800619c:	2308      	movs	r3, #8
 800619e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061a2:	e046      	b.n	8006232 <UART_SetConfig+0x2e6>
 80061a4:	2310      	movs	r3, #16
 80061a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061aa:	e042      	b.n	8006232 <UART_SetConfig+0x2e6>
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a17      	ldr	r2, [pc, #92]	@ (8006210 <UART_SetConfig+0x2c4>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d13a      	bne.n	800622c <UART_SetConfig+0x2e0>
 80061b6:	4b18      	ldr	r3, [pc, #96]	@ (8006218 <UART_SetConfig+0x2cc>)
 80061b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80061c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80061c4:	d01a      	beq.n	80061fc <UART_SetConfig+0x2b0>
 80061c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80061ca:	d81b      	bhi.n	8006204 <UART_SetConfig+0x2b8>
 80061cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061d0:	d00c      	beq.n	80061ec <UART_SetConfig+0x2a0>
 80061d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061d6:	d815      	bhi.n	8006204 <UART_SetConfig+0x2b8>
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d003      	beq.n	80061e4 <UART_SetConfig+0x298>
 80061dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061e0:	d008      	beq.n	80061f4 <UART_SetConfig+0x2a8>
 80061e2:	e00f      	b.n	8006204 <UART_SetConfig+0x2b8>
 80061e4:	2300      	movs	r3, #0
 80061e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061ea:	e022      	b.n	8006232 <UART_SetConfig+0x2e6>
 80061ec:	2302      	movs	r3, #2
 80061ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061f2:	e01e      	b.n	8006232 <UART_SetConfig+0x2e6>
 80061f4:	2304      	movs	r3, #4
 80061f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061fa:	e01a      	b.n	8006232 <UART_SetConfig+0x2e6>
 80061fc:	2308      	movs	r3, #8
 80061fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006202:	e016      	b.n	8006232 <UART_SetConfig+0x2e6>
 8006204:	2310      	movs	r3, #16
 8006206:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800620a:	e012      	b.n	8006232 <UART_SetConfig+0x2e6>
 800620c:	efff69f3 	.word	0xefff69f3
 8006210:	40008000 	.word	0x40008000
 8006214:	40013800 	.word	0x40013800
 8006218:	40021000 	.word	0x40021000
 800621c:	40004400 	.word	0x40004400
 8006220:	40004800 	.word	0x40004800
 8006224:	40004c00 	.word	0x40004c00
 8006228:	40005000 	.word	0x40005000
 800622c:	2310      	movs	r3, #16
 800622e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a9f      	ldr	r2, [pc, #636]	@ (80064b4 <UART_SetConfig+0x568>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d17a      	bne.n	8006332 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800623c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006240:	2b08      	cmp	r3, #8
 8006242:	d824      	bhi.n	800628e <UART_SetConfig+0x342>
 8006244:	a201      	add	r2, pc, #4	@ (adr r2, 800624c <UART_SetConfig+0x300>)
 8006246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800624a:	bf00      	nop
 800624c:	08006271 	.word	0x08006271
 8006250:	0800628f 	.word	0x0800628f
 8006254:	08006279 	.word	0x08006279
 8006258:	0800628f 	.word	0x0800628f
 800625c:	0800627f 	.word	0x0800627f
 8006260:	0800628f 	.word	0x0800628f
 8006264:	0800628f 	.word	0x0800628f
 8006268:	0800628f 	.word	0x0800628f
 800626c:	08006287 	.word	0x08006287
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006270:	f7fd fde2 	bl	8003e38 <HAL_RCC_GetPCLK1Freq>
 8006274:	61f8      	str	r0, [r7, #28]
        break;
 8006276:	e010      	b.n	800629a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006278:	4b8f      	ldr	r3, [pc, #572]	@ (80064b8 <UART_SetConfig+0x56c>)
 800627a:	61fb      	str	r3, [r7, #28]
        break;
 800627c:	e00d      	b.n	800629a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800627e:	f7fd fd43 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 8006282:	61f8      	str	r0, [r7, #28]
        break;
 8006284:	e009      	b.n	800629a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006286:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800628a:	61fb      	str	r3, [r7, #28]
        break;
 800628c:	e005      	b.n	800629a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800628e:	2300      	movs	r3, #0
 8006290:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006298:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	2b00      	cmp	r3, #0
 800629e:	f000 80fb 	beq.w	8006498 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	685a      	ldr	r2, [r3, #4]
 80062a6:	4613      	mov	r3, r2
 80062a8:	005b      	lsls	r3, r3, #1
 80062aa:	4413      	add	r3, r2
 80062ac:	69fa      	ldr	r2, [r7, #28]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d305      	bcc.n	80062be <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80062b8:	69fa      	ldr	r2, [r7, #28]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d903      	bls.n	80062c6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80062c4:	e0e8      	b.n	8006498 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	2200      	movs	r2, #0
 80062ca:	461c      	mov	r4, r3
 80062cc:	4615      	mov	r5, r2
 80062ce:	f04f 0200 	mov.w	r2, #0
 80062d2:	f04f 0300 	mov.w	r3, #0
 80062d6:	022b      	lsls	r3, r5, #8
 80062d8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80062dc:	0222      	lsls	r2, r4, #8
 80062de:	68f9      	ldr	r1, [r7, #12]
 80062e0:	6849      	ldr	r1, [r1, #4]
 80062e2:	0849      	lsrs	r1, r1, #1
 80062e4:	2000      	movs	r0, #0
 80062e6:	4688      	mov	r8, r1
 80062e8:	4681      	mov	r9, r0
 80062ea:	eb12 0a08 	adds.w	sl, r2, r8
 80062ee:	eb43 0b09 	adc.w	fp, r3, r9
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	603b      	str	r3, [r7, #0]
 80062fa:	607a      	str	r2, [r7, #4]
 80062fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006300:	4650      	mov	r0, sl
 8006302:	4659      	mov	r1, fp
 8006304:	f7f9 ffb4 	bl	8000270 <__aeabi_uldivmod>
 8006308:	4602      	mov	r2, r0
 800630a:	460b      	mov	r3, r1
 800630c:	4613      	mov	r3, r2
 800630e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006316:	d308      	bcc.n	800632a <UART_SetConfig+0x3de>
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800631e:	d204      	bcs.n	800632a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	69ba      	ldr	r2, [r7, #24]
 8006326:	60da      	str	r2, [r3, #12]
 8006328:	e0b6      	b.n	8006498 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006330:	e0b2      	b.n	8006498 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	69db      	ldr	r3, [r3, #28]
 8006336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800633a:	d15e      	bne.n	80063fa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800633c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006340:	2b08      	cmp	r3, #8
 8006342:	d828      	bhi.n	8006396 <UART_SetConfig+0x44a>
 8006344:	a201      	add	r2, pc, #4	@ (adr r2, 800634c <UART_SetConfig+0x400>)
 8006346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800634a:	bf00      	nop
 800634c:	08006371 	.word	0x08006371
 8006350:	08006379 	.word	0x08006379
 8006354:	08006381 	.word	0x08006381
 8006358:	08006397 	.word	0x08006397
 800635c:	08006387 	.word	0x08006387
 8006360:	08006397 	.word	0x08006397
 8006364:	08006397 	.word	0x08006397
 8006368:	08006397 	.word	0x08006397
 800636c:	0800638f 	.word	0x0800638f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006370:	f7fd fd62 	bl	8003e38 <HAL_RCC_GetPCLK1Freq>
 8006374:	61f8      	str	r0, [r7, #28]
        break;
 8006376:	e014      	b.n	80063a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006378:	f7fd fd74 	bl	8003e64 <HAL_RCC_GetPCLK2Freq>
 800637c:	61f8      	str	r0, [r7, #28]
        break;
 800637e:	e010      	b.n	80063a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006380:	4b4d      	ldr	r3, [pc, #308]	@ (80064b8 <UART_SetConfig+0x56c>)
 8006382:	61fb      	str	r3, [r7, #28]
        break;
 8006384:	e00d      	b.n	80063a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006386:	f7fd fcbf 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 800638a:	61f8      	str	r0, [r7, #28]
        break;
 800638c:	e009      	b.n	80063a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800638e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006392:	61fb      	str	r3, [r7, #28]
        break;
 8006394:	e005      	b.n	80063a2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006396:	2300      	movs	r3, #0
 8006398:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80063a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80063a2:	69fb      	ldr	r3, [r7, #28]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d077      	beq.n	8006498 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	005a      	lsls	r2, r3, #1
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	085b      	lsrs	r3, r3, #1
 80063b2:	441a      	add	r2, r3
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80063bc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	2b0f      	cmp	r3, #15
 80063c2:	d916      	bls.n	80063f2 <UART_SetConfig+0x4a6>
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063ca:	d212      	bcs.n	80063f2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	f023 030f 	bic.w	r3, r3, #15
 80063d4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063d6:	69bb      	ldr	r3, [r7, #24]
 80063d8:	085b      	lsrs	r3, r3, #1
 80063da:	b29b      	uxth	r3, r3
 80063dc:	f003 0307 	and.w	r3, r3, #7
 80063e0:	b29a      	uxth	r2, r3
 80063e2:	8afb      	ldrh	r3, [r7, #22]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	8afa      	ldrh	r2, [r7, #22]
 80063ee:	60da      	str	r2, [r3, #12]
 80063f0:	e052      	b.n	8006498 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80063f8:	e04e      	b.n	8006498 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80063fe:	2b08      	cmp	r3, #8
 8006400:	d827      	bhi.n	8006452 <UART_SetConfig+0x506>
 8006402:	a201      	add	r2, pc, #4	@ (adr r2, 8006408 <UART_SetConfig+0x4bc>)
 8006404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006408:	0800642d 	.word	0x0800642d
 800640c:	08006435 	.word	0x08006435
 8006410:	0800643d 	.word	0x0800643d
 8006414:	08006453 	.word	0x08006453
 8006418:	08006443 	.word	0x08006443
 800641c:	08006453 	.word	0x08006453
 8006420:	08006453 	.word	0x08006453
 8006424:	08006453 	.word	0x08006453
 8006428:	0800644b 	.word	0x0800644b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800642c:	f7fd fd04 	bl	8003e38 <HAL_RCC_GetPCLK1Freq>
 8006430:	61f8      	str	r0, [r7, #28]
        break;
 8006432:	e014      	b.n	800645e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006434:	f7fd fd16 	bl	8003e64 <HAL_RCC_GetPCLK2Freq>
 8006438:	61f8      	str	r0, [r7, #28]
        break;
 800643a:	e010      	b.n	800645e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800643c:	4b1e      	ldr	r3, [pc, #120]	@ (80064b8 <UART_SetConfig+0x56c>)
 800643e:	61fb      	str	r3, [r7, #28]
        break;
 8006440:	e00d      	b.n	800645e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006442:	f7fd fc61 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 8006446:	61f8      	str	r0, [r7, #28]
        break;
 8006448:	e009      	b.n	800645e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800644a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800644e:	61fb      	str	r3, [r7, #28]
        break;
 8006450:	e005      	b.n	800645e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006452:	2300      	movs	r3, #0
 8006454:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800645c:	bf00      	nop
    }

    if (pclk != 0U)
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d019      	beq.n	8006498 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	085a      	lsrs	r2, r3, #1
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	441a      	add	r2, r3
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	fbb2 f3f3 	udiv	r3, r2, r3
 8006476:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	2b0f      	cmp	r3, #15
 800647c:	d909      	bls.n	8006492 <UART_SetConfig+0x546>
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006484:	d205      	bcs.n	8006492 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	b29a      	uxth	r2, r3
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	60da      	str	r2, [r3, #12]
 8006490:	e002      	b.n	8006498 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80064a4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3728      	adds	r7, #40	@ 0x28
 80064ac:	46bd      	mov	sp, r7
 80064ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064b2:	bf00      	nop
 80064b4:	40008000 	.word	0x40008000
 80064b8:	00f42400 	.word	0x00f42400

080064bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c8:	f003 0308 	and.w	r3, r3, #8
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00a      	beq.n	80064e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	430a      	orrs	r2, r1
 80064e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d00a      	beq.n	8006508 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	430a      	orrs	r2, r1
 8006506:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800650c:	f003 0302 	and.w	r3, r3, #2
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00a      	beq.n	800652a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	430a      	orrs	r2, r1
 8006528:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800652e:	f003 0304 	and.w	r3, r3, #4
 8006532:	2b00      	cmp	r3, #0
 8006534:	d00a      	beq.n	800654c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	430a      	orrs	r2, r1
 800654a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006550:	f003 0310 	and.w	r3, r3, #16
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00a      	beq.n	800656e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	430a      	orrs	r2, r1
 800656c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006572:	f003 0320 	and.w	r3, r3, #32
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00a      	beq.n	8006590 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	430a      	orrs	r2, r1
 800658e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006598:	2b00      	cmp	r3, #0
 800659a:	d01a      	beq.n	80065d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	430a      	orrs	r2, r1
 80065b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065ba:	d10a      	bne.n	80065d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	430a      	orrs	r2, r1
 80065d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00a      	beq.n	80065f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	605a      	str	r2, [r3, #4]
  }
}
 80065f4:	bf00      	nop
 80065f6:	370c      	adds	r7, #12
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr

08006600 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b098      	sub	sp, #96	@ 0x60
 8006604:	af02      	add	r7, sp, #8
 8006606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006610:	f7fb ff48 	bl	80024a4 <HAL_GetTick>
 8006614:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 0308 	and.w	r3, r3, #8
 8006620:	2b08      	cmp	r3, #8
 8006622:	d12e      	bne.n	8006682 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006624:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006628:	9300      	str	r3, [sp, #0]
 800662a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800662c:	2200      	movs	r2, #0
 800662e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 f88c 	bl	8006750 <UART_WaitOnFlagUntilTimeout>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d021      	beq.n	8006682 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006646:	e853 3f00 	ldrex	r3, [r3]
 800664a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800664c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800664e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006652:	653b      	str	r3, [r7, #80]	@ 0x50
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	461a      	mov	r2, r3
 800665a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800665c:	647b      	str	r3, [r7, #68]	@ 0x44
 800665e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006660:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006662:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006664:	e841 2300 	strex	r3, r2, [r1]
 8006668:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800666a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800666c:	2b00      	cmp	r3, #0
 800666e:	d1e6      	bne.n	800663e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2220      	movs	r2, #32
 8006674:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800667e:	2303      	movs	r3, #3
 8006680:	e062      	b.n	8006748 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f003 0304 	and.w	r3, r3, #4
 800668c:	2b04      	cmp	r3, #4
 800668e:	d149      	bne.n	8006724 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006690:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006698:	2200      	movs	r2, #0
 800669a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f856 	bl	8006750 <UART_WaitOnFlagUntilTimeout>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d03c      	beq.n	8006724 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b2:	e853 3f00 	ldrex	r3, [r3]
 80066b6:	623b      	str	r3, [r7, #32]
   return(result);
 80066b8:	6a3b      	ldr	r3, [r7, #32]
 80066ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	461a      	mov	r2, r3
 80066c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80066ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066d0:	e841 2300 	strex	r3, r2, [r1]
 80066d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d1e6      	bne.n	80066aa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	3308      	adds	r3, #8
 80066e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	e853 3f00 	ldrex	r3, [r3]
 80066ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f023 0301 	bic.w	r3, r3, #1
 80066f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	3308      	adds	r3, #8
 80066fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066fc:	61fa      	str	r2, [r7, #28]
 80066fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006700:	69b9      	ldr	r1, [r7, #24]
 8006702:	69fa      	ldr	r2, [r7, #28]
 8006704:	e841 2300 	strex	r3, r2, [r1]
 8006708:	617b      	str	r3, [r7, #20]
   return(result);
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1e5      	bne.n	80066dc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2220      	movs	r2, #32
 8006714:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	e011      	b.n	8006748 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2220      	movs	r2, #32
 8006728:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2220      	movs	r2, #32
 800672e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006746:	2300      	movs	r3, #0
}
 8006748:	4618      	mov	r0, r3
 800674a:	3758      	adds	r7, #88	@ 0x58
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	603b      	str	r3, [r7, #0]
 800675c:	4613      	mov	r3, r2
 800675e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006760:	e04f      	b.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006768:	d04b      	beq.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800676a:	f7fb fe9b 	bl	80024a4 <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	69ba      	ldr	r2, [r7, #24]
 8006776:	429a      	cmp	r2, r3
 8006778:	d302      	bcc.n	8006780 <UART_WaitOnFlagUntilTimeout+0x30>
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d101      	bne.n	8006784 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	e04e      	b.n	8006822 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0304 	and.w	r3, r3, #4
 800678e:	2b00      	cmp	r3, #0
 8006790:	d037      	beq.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	2b80      	cmp	r3, #128	@ 0x80
 8006796:	d034      	beq.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	2b40      	cmp	r3, #64	@ 0x40
 800679c:	d031      	beq.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69db      	ldr	r3, [r3, #28]
 80067a4:	f003 0308 	and.w	r3, r3, #8
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	d110      	bne.n	80067ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2208      	movs	r2, #8
 80067b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067b4:	68f8      	ldr	r0, [r7, #12]
 80067b6:	f000 f838 	bl	800682a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2208      	movs	r2, #8
 80067be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e029      	b.n	8006822 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	69db      	ldr	r3, [r3, #28]
 80067d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067dc:	d111      	bne.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067e8:	68f8      	ldr	r0, [r7, #12]
 80067ea:	f000 f81e 	bl	800682a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2220      	movs	r2, #32
 80067f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e00f      	b.n	8006822 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	69da      	ldr	r2, [r3, #28]
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	4013      	ands	r3, r2
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	429a      	cmp	r2, r3
 8006810:	bf0c      	ite	eq
 8006812:	2301      	moveq	r3, #1
 8006814:	2300      	movne	r3, #0
 8006816:	b2db      	uxtb	r3, r3
 8006818:	461a      	mov	r2, r3
 800681a:	79fb      	ldrb	r3, [r7, #7]
 800681c:	429a      	cmp	r2, r3
 800681e:	d0a0      	beq.n	8006762 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3710      	adds	r7, #16
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800682a:	b480      	push	{r7}
 800682c:	b095      	sub	sp, #84	@ 0x54
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800683a:	e853 3f00 	ldrex	r3, [r3]
 800683e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006842:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006846:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	461a      	mov	r2, r3
 800684e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006850:	643b      	str	r3, [r7, #64]	@ 0x40
 8006852:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006854:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006856:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006858:	e841 2300 	strex	r3, r2, [r1]
 800685c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800685e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006860:	2b00      	cmp	r3, #0
 8006862:	d1e6      	bne.n	8006832 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	3308      	adds	r3, #8
 800686a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686c:	6a3b      	ldr	r3, [r7, #32]
 800686e:	e853 3f00 	ldrex	r3, [r3]
 8006872:	61fb      	str	r3, [r7, #28]
   return(result);
 8006874:	69fb      	ldr	r3, [r7, #28]
 8006876:	f023 0301 	bic.w	r3, r3, #1
 800687a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	3308      	adds	r3, #8
 8006882:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006884:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006886:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006888:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800688a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800688c:	e841 2300 	strex	r3, r2, [r1]
 8006890:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006894:	2b00      	cmp	r3, #0
 8006896:	d1e5      	bne.n	8006864 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800689c:	2b01      	cmp	r3, #1
 800689e:	d118      	bne.n	80068d2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	e853 3f00 	ldrex	r3, [r3]
 80068ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	f023 0310 	bic.w	r3, r3, #16
 80068b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	461a      	mov	r2, r3
 80068bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068be:	61bb      	str	r3, [r7, #24]
 80068c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c2:	6979      	ldr	r1, [r7, #20]
 80068c4:	69ba      	ldr	r2, [r7, #24]
 80068c6:	e841 2300 	strex	r3, r2, [r1]
 80068ca:	613b      	str	r3, [r7, #16]
   return(result);
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d1e6      	bne.n	80068a0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2220      	movs	r2, #32
 80068d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80068e6:	bf00      	nop
 80068e8:	3754      	adds	r7, #84	@ 0x54
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
	...

080068f4 <std>:
 80068f4:	2300      	movs	r3, #0
 80068f6:	b510      	push	{r4, lr}
 80068f8:	4604      	mov	r4, r0
 80068fa:	e9c0 3300 	strd	r3, r3, [r0]
 80068fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006902:	6083      	str	r3, [r0, #8]
 8006904:	8181      	strh	r1, [r0, #12]
 8006906:	6643      	str	r3, [r0, #100]	@ 0x64
 8006908:	81c2      	strh	r2, [r0, #14]
 800690a:	6183      	str	r3, [r0, #24]
 800690c:	4619      	mov	r1, r3
 800690e:	2208      	movs	r2, #8
 8006910:	305c      	adds	r0, #92	@ 0x5c
 8006912:	f000 f9f9 	bl	8006d08 <memset>
 8006916:	4b0d      	ldr	r3, [pc, #52]	@ (800694c <std+0x58>)
 8006918:	6263      	str	r3, [r4, #36]	@ 0x24
 800691a:	4b0d      	ldr	r3, [pc, #52]	@ (8006950 <std+0x5c>)
 800691c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800691e:	4b0d      	ldr	r3, [pc, #52]	@ (8006954 <std+0x60>)
 8006920:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006922:	4b0d      	ldr	r3, [pc, #52]	@ (8006958 <std+0x64>)
 8006924:	6323      	str	r3, [r4, #48]	@ 0x30
 8006926:	4b0d      	ldr	r3, [pc, #52]	@ (800695c <std+0x68>)
 8006928:	6224      	str	r4, [r4, #32]
 800692a:	429c      	cmp	r4, r3
 800692c:	d006      	beq.n	800693c <std+0x48>
 800692e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006932:	4294      	cmp	r4, r2
 8006934:	d002      	beq.n	800693c <std+0x48>
 8006936:	33d0      	adds	r3, #208	@ 0xd0
 8006938:	429c      	cmp	r4, r3
 800693a:	d105      	bne.n	8006948 <std+0x54>
 800693c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006944:	f000 ba58 	b.w	8006df8 <__retarget_lock_init_recursive>
 8006948:	bd10      	pop	{r4, pc}
 800694a:	bf00      	nop
 800694c:	08006b59 	.word	0x08006b59
 8006950:	08006b7b 	.word	0x08006b7b
 8006954:	08006bb3 	.word	0x08006bb3
 8006958:	08006bd7 	.word	0x08006bd7
 800695c:	20001f44 	.word	0x20001f44

08006960 <stdio_exit_handler>:
 8006960:	4a02      	ldr	r2, [pc, #8]	@ (800696c <stdio_exit_handler+0xc>)
 8006962:	4903      	ldr	r1, [pc, #12]	@ (8006970 <stdio_exit_handler+0x10>)
 8006964:	4803      	ldr	r0, [pc, #12]	@ (8006974 <stdio_exit_handler+0x14>)
 8006966:	f000 b869 	b.w	8006a3c <_fwalk_sglue>
 800696a:	bf00      	nop
 800696c:	20000028 	.word	0x20000028
 8006970:	08007695 	.word	0x08007695
 8006974:	20000038 	.word	0x20000038

08006978 <cleanup_stdio>:
 8006978:	6841      	ldr	r1, [r0, #4]
 800697a:	4b0c      	ldr	r3, [pc, #48]	@ (80069ac <cleanup_stdio+0x34>)
 800697c:	4299      	cmp	r1, r3
 800697e:	b510      	push	{r4, lr}
 8006980:	4604      	mov	r4, r0
 8006982:	d001      	beq.n	8006988 <cleanup_stdio+0x10>
 8006984:	f000 fe86 	bl	8007694 <_fflush_r>
 8006988:	68a1      	ldr	r1, [r4, #8]
 800698a:	4b09      	ldr	r3, [pc, #36]	@ (80069b0 <cleanup_stdio+0x38>)
 800698c:	4299      	cmp	r1, r3
 800698e:	d002      	beq.n	8006996 <cleanup_stdio+0x1e>
 8006990:	4620      	mov	r0, r4
 8006992:	f000 fe7f 	bl	8007694 <_fflush_r>
 8006996:	68e1      	ldr	r1, [r4, #12]
 8006998:	4b06      	ldr	r3, [pc, #24]	@ (80069b4 <cleanup_stdio+0x3c>)
 800699a:	4299      	cmp	r1, r3
 800699c:	d004      	beq.n	80069a8 <cleanup_stdio+0x30>
 800699e:	4620      	mov	r0, r4
 80069a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069a4:	f000 be76 	b.w	8007694 <_fflush_r>
 80069a8:	bd10      	pop	{r4, pc}
 80069aa:	bf00      	nop
 80069ac:	20001f44 	.word	0x20001f44
 80069b0:	20001fac 	.word	0x20001fac
 80069b4:	20002014 	.word	0x20002014

080069b8 <global_stdio_init.part.0>:
 80069b8:	b510      	push	{r4, lr}
 80069ba:	4b0b      	ldr	r3, [pc, #44]	@ (80069e8 <global_stdio_init.part.0+0x30>)
 80069bc:	4c0b      	ldr	r4, [pc, #44]	@ (80069ec <global_stdio_init.part.0+0x34>)
 80069be:	4a0c      	ldr	r2, [pc, #48]	@ (80069f0 <global_stdio_init.part.0+0x38>)
 80069c0:	601a      	str	r2, [r3, #0]
 80069c2:	4620      	mov	r0, r4
 80069c4:	2200      	movs	r2, #0
 80069c6:	2104      	movs	r1, #4
 80069c8:	f7ff ff94 	bl	80068f4 <std>
 80069cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80069d0:	2201      	movs	r2, #1
 80069d2:	2109      	movs	r1, #9
 80069d4:	f7ff ff8e 	bl	80068f4 <std>
 80069d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80069dc:	2202      	movs	r2, #2
 80069de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069e2:	2112      	movs	r1, #18
 80069e4:	f7ff bf86 	b.w	80068f4 <std>
 80069e8:	2000207c 	.word	0x2000207c
 80069ec:	20001f44 	.word	0x20001f44
 80069f0:	08006961 	.word	0x08006961

080069f4 <__sfp_lock_acquire>:
 80069f4:	4801      	ldr	r0, [pc, #4]	@ (80069fc <__sfp_lock_acquire+0x8>)
 80069f6:	f000 ba00 	b.w	8006dfa <__retarget_lock_acquire_recursive>
 80069fa:	bf00      	nop
 80069fc:	20002085 	.word	0x20002085

08006a00 <__sfp_lock_release>:
 8006a00:	4801      	ldr	r0, [pc, #4]	@ (8006a08 <__sfp_lock_release+0x8>)
 8006a02:	f000 b9fb 	b.w	8006dfc <__retarget_lock_release_recursive>
 8006a06:	bf00      	nop
 8006a08:	20002085 	.word	0x20002085

08006a0c <__sinit>:
 8006a0c:	b510      	push	{r4, lr}
 8006a0e:	4604      	mov	r4, r0
 8006a10:	f7ff fff0 	bl	80069f4 <__sfp_lock_acquire>
 8006a14:	6a23      	ldr	r3, [r4, #32]
 8006a16:	b11b      	cbz	r3, 8006a20 <__sinit+0x14>
 8006a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a1c:	f7ff bff0 	b.w	8006a00 <__sfp_lock_release>
 8006a20:	4b04      	ldr	r3, [pc, #16]	@ (8006a34 <__sinit+0x28>)
 8006a22:	6223      	str	r3, [r4, #32]
 8006a24:	4b04      	ldr	r3, [pc, #16]	@ (8006a38 <__sinit+0x2c>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1f5      	bne.n	8006a18 <__sinit+0xc>
 8006a2c:	f7ff ffc4 	bl	80069b8 <global_stdio_init.part.0>
 8006a30:	e7f2      	b.n	8006a18 <__sinit+0xc>
 8006a32:	bf00      	nop
 8006a34:	08006979 	.word	0x08006979
 8006a38:	2000207c 	.word	0x2000207c

08006a3c <_fwalk_sglue>:
 8006a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a40:	4607      	mov	r7, r0
 8006a42:	4688      	mov	r8, r1
 8006a44:	4614      	mov	r4, r2
 8006a46:	2600      	movs	r6, #0
 8006a48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a4c:	f1b9 0901 	subs.w	r9, r9, #1
 8006a50:	d505      	bpl.n	8006a5e <_fwalk_sglue+0x22>
 8006a52:	6824      	ldr	r4, [r4, #0]
 8006a54:	2c00      	cmp	r4, #0
 8006a56:	d1f7      	bne.n	8006a48 <_fwalk_sglue+0xc>
 8006a58:	4630      	mov	r0, r6
 8006a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a5e:	89ab      	ldrh	r3, [r5, #12]
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d907      	bls.n	8006a74 <_fwalk_sglue+0x38>
 8006a64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a68:	3301      	adds	r3, #1
 8006a6a:	d003      	beq.n	8006a74 <_fwalk_sglue+0x38>
 8006a6c:	4629      	mov	r1, r5
 8006a6e:	4638      	mov	r0, r7
 8006a70:	47c0      	blx	r8
 8006a72:	4306      	orrs	r6, r0
 8006a74:	3568      	adds	r5, #104	@ 0x68
 8006a76:	e7e9      	b.n	8006a4c <_fwalk_sglue+0x10>

08006a78 <iprintf>:
 8006a78:	b40f      	push	{r0, r1, r2, r3}
 8006a7a:	b507      	push	{r0, r1, r2, lr}
 8006a7c:	4906      	ldr	r1, [pc, #24]	@ (8006a98 <iprintf+0x20>)
 8006a7e:	ab04      	add	r3, sp, #16
 8006a80:	6808      	ldr	r0, [r1, #0]
 8006a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a86:	6881      	ldr	r1, [r0, #8]
 8006a88:	9301      	str	r3, [sp, #4]
 8006a8a:	f000 fadb 	bl	8007044 <_vfiprintf_r>
 8006a8e:	b003      	add	sp, #12
 8006a90:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a94:	b004      	add	sp, #16
 8006a96:	4770      	bx	lr
 8006a98:	20000034 	.word	0x20000034

08006a9c <_puts_r>:
 8006a9c:	6a03      	ldr	r3, [r0, #32]
 8006a9e:	b570      	push	{r4, r5, r6, lr}
 8006aa0:	6884      	ldr	r4, [r0, #8]
 8006aa2:	4605      	mov	r5, r0
 8006aa4:	460e      	mov	r6, r1
 8006aa6:	b90b      	cbnz	r3, 8006aac <_puts_r+0x10>
 8006aa8:	f7ff ffb0 	bl	8006a0c <__sinit>
 8006aac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006aae:	07db      	lsls	r3, r3, #31
 8006ab0:	d405      	bmi.n	8006abe <_puts_r+0x22>
 8006ab2:	89a3      	ldrh	r3, [r4, #12]
 8006ab4:	0598      	lsls	r0, r3, #22
 8006ab6:	d402      	bmi.n	8006abe <_puts_r+0x22>
 8006ab8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006aba:	f000 f99e 	bl	8006dfa <__retarget_lock_acquire_recursive>
 8006abe:	89a3      	ldrh	r3, [r4, #12]
 8006ac0:	0719      	lsls	r1, r3, #28
 8006ac2:	d502      	bpl.n	8006aca <_puts_r+0x2e>
 8006ac4:	6923      	ldr	r3, [r4, #16]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d135      	bne.n	8006b36 <_puts_r+0x9a>
 8006aca:	4621      	mov	r1, r4
 8006acc:	4628      	mov	r0, r5
 8006ace:	f000 f8c5 	bl	8006c5c <__swsetup_r>
 8006ad2:	b380      	cbz	r0, 8006b36 <_puts_r+0x9a>
 8006ad4:	f04f 35ff 	mov.w	r5, #4294967295
 8006ad8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ada:	07da      	lsls	r2, r3, #31
 8006adc:	d405      	bmi.n	8006aea <_puts_r+0x4e>
 8006ade:	89a3      	ldrh	r3, [r4, #12]
 8006ae0:	059b      	lsls	r3, r3, #22
 8006ae2:	d402      	bmi.n	8006aea <_puts_r+0x4e>
 8006ae4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ae6:	f000 f989 	bl	8006dfc <__retarget_lock_release_recursive>
 8006aea:	4628      	mov	r0, r5
 8006aec:	bd70      	pop	{r4, r5, r6, pc}
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	da04      	bge.n	8006afc <_puts_r+0x60>
 8006af2:	69a2      	ldr	r2, [r4, #24]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	dc17      	bgt.n	8006b28 <_puts_r+0x8c>
 8006af8:	290a      	cmp	r1, #10
 8006afa:	d015      	beq.n	8006b28 <_puts_r+0x8c>
 8006afc:	6823      	ldr	r3, [r4, #0]
 8006afe:	1c5a      	adds	r2, r3, #1
 8006b00:	6022      	str	r2, [r4, #0]
 8006b02:	7019      	strb	r1, [r3, #0]
 8006b04:	68a3      	ldr	r3, [r4, #8]
 8006b06:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	60a3      	str	r3, [r4, #8]
 8006b0e:	2900      	cmp	r1, #0
 8006b10:	d1ed      	bne.n	8006aee <_puts_r+0x52>
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	da11      	bge.n	8006b3a <_puts_r+0x9e>
 8006b16:	4622      	mov	r2, r4
 8006b18:	210a      	movs	r1, #10
 8006b1a:	4628      	mov	r0, r5
 8006b1c:	f000 f85f 	bl	8006bde <__swbuf_r>
 8006b20:	3001      	adds	r0, #1
 8006b22:	d0d7      	beq.n	8006ad4 <_puts_r+0x38>
 8006b24:	250a      	movs	r5, #10
 8006b26:	e7d7      	b.n	8006ad8 <_puts_r+0x3c>
 8006b28:	4622      	mov	r2, r4
 8006b2a:	4628      	mov	r0, r5
 8006b2c:	f000 f857 	bl	8006bde <__swbuf_r>
 8006b30:	3001      	adds	r0, #1
 8006b32:	d1e7      	bne.n	8006b04 <_puts_r+0x68>
 8006b34:	e7ce      	b.n	8006ad4 <_puts_r+0x38>
 8006b36:	3e01      	subs	r6, #1
 8006b38:	e7e4      	b.n	8006b04 <_puts_r+0x68>
 8006b3a:	6823      	ldr	r3, [r4, #0]
 8006b3c:	1c5a      	adds	r2, r3, #1
 8006b3e:	6022      	str	r2, [r4, #0]
 8006b40:	220a      	movs	r2, #10
 8006b42:	701a      	strb	r2, [r3, #0]
 8006b44:	e7ee      	b.n	8006b24 <_puts_r+0x88>
	...

08006b48 <puts>:
 8006b48:	4b02      	ldr	r3, [pc, #8]	@ (8006b54 <puts+0xc>)
 8006b4a:	4601      	mov	r1, r0
 8006b4c:	6818      	ldr	r0, [r3, #0]
 8006b4e:	f7ff bfa5 	b.w	8006a9c <_puts_r>
 8006b52:	bf00      	nop
 8006b54:	20000034 	.word	0x20000034

08006b58 <__sread>:
 8006b58:	b510      	push	{r4, lr}
 8006b5a:	460c      	mov	r4, r1
 8006b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b60:	f000 f8fc 	bl	8006d5c <_read_r>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	bfab      	itete	ge
 8006b68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006b6a:	89a3      	ldrhlt	r3, [r4, #12]
 8006b6c:	181b      	addge	r3, r3, r0
 8006b6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006b72:	bfac      	ite	ge
 8006b74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006b76:	81a3      	strhlt	r3, [r4, #12]
 8006b78:	bd10      	pop	{r4, pc}

08006b7a <__swrite>:
 8006b7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b7e:	461f      	mov	r7, r3
 8006b80:	898b      	ldrh	r3, [r1, #12]
 8006b82:	05db      	lsls	r3, r3, #23
 8006b84:	4605      	mov	r5, r0
 8006b86:	460c      	mov	r4, r1
 8006b88:	4616      	mov	r6, r2
 8006b8a:	d505      	bpl.n	8006b98 <__swrite+0x1e>
 8006b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b90:	2302      	movs	r3, #2
 8006b92:	2200      	movs	r2, #0
 8006b94:	f000 f8d0 	bl	8006d38 <_lseek_r>
 8006b98:	89a3      	ldrh	r3, [r4, #12]
 8006b9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ba2:	81a3      	strh	r3, [r4, #12]
 8006ba4:	4632      	mov	r2, r6
 8006ba6:	463b      	mov	r3, r7
 8006ba8:	4628      	mov	r0, r5
 8006baa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bae:	f000 b8e7 	b.w	8006d80 <_write_r>

08006bb2 <__sseek>:
 8006bb2:	b510      	push	{r4, lr}
 8006bb4:	460c      	mov	r4, r1
 8006bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bba:	f000 f8bd 	bl	8006d38 <_lseek_r>
 8006bbe:	1c43      	adds	r3, r0, #1
 8006bc0:	89a3      	ldrh	r3, [r4, #12]
 8006bc2:	bf15      	itete	ne
 8006bc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006bc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006bca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006bce:	81a3      	strheq	r3, [r4, #12]
 8006bd0:	bf18      	it	ne
 8006bd2:	81a3      	strhne	r3, [r4, #12]
 8006bd4:	bd10      	pop	{r4, pc}

08006bd6 <__sclose>:
 8006bd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bda:	f000 b89d 	b.w	8006d18 <_close_r>

08006bde <__swbuf_r>:
 8006bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006be0:	460e      	mov	r6, r1
 8006be2:	4614      	mov	r4, r2
 8006be4:	4605      	mov	r5, r0
 8006be6:	b118      	cbz	r0, 8006bf0 <__swbuf_r+0x12>
 8006be8:	6a03      	ldr	r3, [r0, #32]
 8006bea:	b90b      	cbnz	r3, 8006bf0 <__swbuf_r+0x12>
 8006bec:	f7ff ff0e 	bl	8006a0c <__sinit>
 8006bf0:	69a3      	ldr	r3, [r4, #24]
 8006bf2:	60a3      	str	r3, [r4, #8]
 8006bf4:	89a3      	ldrh	r3, [r4, #12]
 8006bf6:	071a      	lsls	r2, r3, #28
 8006bf8:	d501      	bpl.n	8006bfe <__swbuf_r+0x20>
 8006bfa:	6923      	ldr	r3, [r4, #16]
 8006bfc:	b943      	cbnz	r3, 8006c10 <__swbuf_r+0x32>
 8006bfe:	4621      	mov	r1, r4
 8006c00:	4628      	mov	r0, r5
 8006c02:	f000 f82b 	bl	8006c5c <__swsetup_r>
 8006c06:	b118      	cbz	r0, 8006c10 <__swbuf_r+0x32>
 8006c08:	f04f 37ff 	mov.w	r7, #4294967295
 8006c0c:	4638      	mov	r0, r7
 8006c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c10:	6823      	ldr	r3, [r4, #0]
 8006c12:	6922      	ldr	r2, [r4, #16]
 8006c14:	1a98      	subs	r0, r3, r2
 8006c16:	6963      	ldr	r3, [r4, #20]
 8006c18:	b2f6      	uxtb	r6, r6
 8006c1a:	4283      	cmp	r3, r0
 8006c1c:	4637      	mov	r7, r6
 8006c1e:	dc05      	bgt.n	8006c2c <__swbuf_r+0x4e>
 8006c20:	4621      	mov	r1, r4
 8006c22:	4628      	mov	r0, r5
 8006c24:	f000 fd36 	bl	8007694 <_fflush_r>
 8006c28:	2800      	cmp	r0, #0
 8006c2a:	d1ed      	bne.n	8006c08 <__swbuf_r+0x2a>
 8006c2c:	68a3      	ldr	r3, [r4, #8]
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	60a3      	str	r3, [r4, #8]
 8006c32:	6823      	ldr	r3, [r4, #0]
 8006c34:	1c5a      	adds	r2, r3, #1
 8006c36:	6022      	str	r2, [r4, #0]
 8006c38:	701e      	strb	r6, [r3, #0]
 8006c3a:	6962      	ldr	r2, [r4, #20]
 8006c3c:	1c43      	adds	r3, r0, #1
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d004      	beq.n	8006c4c <__swbuf_r+0x6e>
 8006c42:	89a3      	ldrh	r3, [r4, #12]
 8006c44:	07db      	lsls	r3, r3, #31
 8006c46:	d5e1      	bpl.n	8006c0c <__swbuf_r+0x2e>
 8006c48:	2e0a      	cmp	r6, #10
 8006c4a:	d1df      	bne.n	8006c0c <__swbuf_r+0x2e>
 8006c4c:	4621      	mov	r1, r4
 8006c4e:	4628      	mov	r0, r5
 8006c50:	f000 fd20 	bl	8007694 <_fflush_r>
 8006c54:	2800      	cmp	r0, #0
 8006c56:	d0d9      	beq.n	8006c0c <__swbuf_r+0x2e>
 8006c58:	e7d6      	b.n	8006c08 <__swbuf_r+0x2a>
	...

08006c5c <__swsetup_r>:
 8006c5c:	b538      	push	{r3, r4, r5, lr}
 8006c5e:	4b29      	ldr	r3, [pc, #164]	@ (8006d04 <__swsetup_r+0xa8>)
 8006c60:	4605      	mov	r5, r0
 8006c62:	6818      	ldr	r0, [r3, #0]
 8006c64:	460c      	mov	r4, r1
 8006c66:	b118      	cbz	r0, 8006c70 <__swsetup_r+0x14>
 8006c68:	6a03      	ldr	r3, [r0, #32]
 8006c6a:	b90b      	cbnz	r3, 8006c70 <__swsetup_r+0x14>
 8006c6c:	f7ff fece 	bl	8006a0c <__sinit>
 8006c70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c74:	0719      	lsls	r1, r3, #28
 8006c76:	d422      	bmi.n	8006cbe <__swsetup_r+0x62>
 8006c78:	06da      	lsls	r2, r3, #27
 8006c7a:	d407      	bmi.n	8006c8c <__swsetup_r+0x30>
 8006c7c:	2209      	movs	r2, #9
 8006c7e:	602a      	str	r2, [r5, #0]
 8006c80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c84:	81a3      	strh	r3, [r4, #12]
 8006c86:	f04f 30ff 	mov.w	r0, #4294967295
 8006c8a:	e033      	b.n	8006cf4 <__swsetup_r+0x98>
 8006c8c:	0758      	lsls	r0, r3, #29
 8006c8e:	d512      	bpl.n	8006cb6 <__swsetup_r+0x5a>
 8006c90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c92:	b141      	cbz	r1, 8006ca6 <__swsetup_r+0x4a>
 8006c94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c98:	4299      	cmp	r1, r3
 8006c9a:	d002      	beq.n	8006ca2 <__swsetup_r+0x46>
 8006c9c:	4628      	mov	r0, r5
 8006c9e:	f000 f8af 	bl	8006e00 <_free_r>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ca6:	89a3      	ldrh	r3, [r4, #12]
 8006ca8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006cac:	81a3      	strh	r3, [r4, #12]
 8006cae:	2300      	movs	r3, #0
 8006cb0:	6063      	str	r3, [r4, #4]
 8006cb2:	6923      	ldr	r3, [r4, #16]
 8006cb4:	6023      	str	r3, [r4, #0]
 8006cb6:	89a3      	ldrh	r3, [r4, #12]
 8006cb8:	f043 0308 	orr.w	r3, r3, #8
 8006cbc:	81a3      	strh	r3, [r4, #12]
 8006cbe:	6923      	ldr	r3, [r4, #16]
 8006cc0:	b94b      	cbnz	r3, 8006cd6 <__swsetup_r+0x7a>
 8006cc2:	89a3      	ldrh	r3, [r4, #12]
 8006cc4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006cc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ccc:	d003      	beq.n	8006cd6 <__swsetup_r+0x7a>
 8006cce:	4621      	mov	r1, r4
 8006cd0:	4628      	mov	r0, r5
 8006cd2:	f000 fd2d 	bl	8007730 <__smakebuf_r>
 8006cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cda:	f013 0201 	ands.w	r2, r3, #1
 8006cde:	d00a      	beq.n	8006cf6 <__swsetup_r+0x9a>
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	60a2      	str	r2, [r4, #8]
 8006ce4:	6962      	ldr	r2, [r4, #20]
 8006ce6:	4252      	negs	r2, r2
 8006ce8:	61a2      	str	r2, [r4, #24]
 8006cea:	6922      	ldr	r2, [r4, #16]
 8006cec:	b942      	cbnz	r2, 8006d00 <__swsetup_r+0xa4>
 8006cee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006cf2:	d1c5      	bne.n	8006c80 <__swsetup_r+0x24>
 8006cf4:	bd38      	pop	{r3, r4, r5, pc}
 8006cf6:	0799      	lsls	r1, r3, #30
 8006cf8:	bf58      	it	pl
 8006cfa:	6962      	ldrpl	r2, [r4, #20]
 8006cfc:	60a2      	str	r2, [r4, #8]
 8006cfe:	e7f4      	b.n	8006cea <__swsetup_r+0x8e>
 8006d00:	2000      	movs	r0, #0
 8006d02:	e7f7      	b.n	8006cf4 <__swsetup_r+0x98>
 8006d04:	20000034 	.word	0x20000034

08006d08 <memset>:
 8006d08:	4402      	add	r2, r0
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d100      	bne.n	8006d12 <memset+0xa>
 8006d10:	4770      	bx	lr
 8006d12:	f803 1b01 	strb.w	r1, [r3], #1
 8006d16:	e7f9      	b.n	8006d0c <memset+0x4>

08006d18 <_close_r>:
 8006d18:	b538      	push	{r3, r4, r5, lr}
 8006d1a:	4d06      	ldr	r5, [pc, #24]	@ (8006d34 <_close_r+0x1c>)
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	4604      	mov	r4, r0
 8006d20:	4608      	mov	r0, r1
 8006d22:	602b      	str	r3, [r5, #0]
 8006d24:	f7fb faa7 	bl	8002276 <_close>
 8006d28:	1c43      	adds	r3, r0, #1
 8006d2a:	d102      	bne.n	8006d32 <_close_r+0x1a>
 8006d2c:	682b      	ldr	r3, [r5, #0]
 8006d2e:	b103      	cbz	r3, 8006d32 <_close_r+0x1a>
 8006d30:	6023      	str	r3, [r4, #0]
 8006d32:	bd38      	pop	{r3, r4, r5, pc}
 8006d34:	20002080 	.word	0x20002080

08006d38 <_lseek_r>:
 8006d38:	b538      	push	{r3, r4, r5, lr}
 8006d3a:	4d07      	ldr	r5, [pc, #28]	@ (8006d58 <_lseek_r+0x20>)
 8006d3c:	4604      	mov	r4, r0
 8006d3e:	4608      	mov	r0, r1
 8006d40:	4611      	mov	r1, r2
 8006d42:	2200      	movs	r2, #0
 8006d44:	602a      	str	r2, [r5, #0]
 8006d46:	461a      	mov	r2, r3
 8006d48:	f7fb fabc 	bl	80022c4 <_lseek>
 8006d4c:	1c43      	adds	r3, r0, #1
 8006d4e:	d102      	bne.n	8006d56 <_lseek_r+0x1e>
 8006d50:	682b      	ldr	r3, [r5, #0]
 8006d52:	b103      	cbz	r3, 8006d56 <_lseek_r+0x1e>
 8006d54:	6023      	str	r3, [r4, #0]
 8006d56:	bd38      	pop	{r3, r4, r5, pc}
 8006d58:	20002080 	.word	0x20002080

08006d5c <_read_r>:
 8006d5c:	b538      	push	{r3, r4, r5, lr}
 8006d5e:	4d07      	ldr	r5, [pc, #28]	@ (8006d7c <_read_r+0x20>)
 8006d60:	4604      	mov	r4, r0
 8006d62:	4608      	mov	r0, r1
 8006d64:	4611      	mov	r1, r2
 8006d66:	2200      	movs	r2, #0
 8006d68:	602a      	str	r2, [r5, #0]
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	f7fb fa66 	bl	800223c <_read>
 8006d70:	1c43      	adds	r3, r0, #1
 8006d72:	d102      	bne.n	8006d7a <_read_r+0x1e>
 8006d74:	682b      	ldr	r3, [r5, #0]
 8006d76:	b103      	cbz	r3, 8006d7a <_read_r+0x1e>
 8006d78:	6023      	str	r3, [r4, #0]
 8006d7a:	bd38      	pop	{r3, r4, r5, pc}
 8006d7c:	20002080 	.word	0x20002080

08006d80 <_write_r>:
 8006d80:	b538      	push	{r3, r4, r5, lr}
 8006d82:	4d07      	ldr	r5, [pc, #28]	@ (8006da0 <_write_r+0x20>)
 8006d84:	4604      	mov	r4, r0
 8006d86:	4608      	mov	r0, r1
 8006d88:	4611      	mov	r1, r2
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	602a      	str	r2, [r5, #0]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f7fb f85a 	bl	8001e48 <_write>
 8006d94:	1c43      	adds	r3, r0, #1
 8006d96:	d102      	bne.n	8006d9e <_write_r+0x1e>
 8006d98:	682b      	ldr	r3, [r5, #0]
 8006d9a:	b103      	cbz	r3, 8006d9e <_write_r+0x1e>
 8006d9c:	6023      	str	r3, [r4, #0]
 8006d9e:	bd38      	pop	{r3, r4, r5, pc}
 8006da0:	20002080 	.word	0x20002080

08006da4 <__errno>:
 8006da4:	4b01      	ldr	r3, [pc, #4]	@ (8006dac <__errno+0x8>)
 8006da6:	6818      	ldr	r0, [r3, #0]
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	20000034 	.word	0x20000034

08006db0 <__libc_init_array>:
 8006db0:	b570      	push	{r4, r5, r6, lr}
 8006db2:	4d0d      	ldr	r5, [pc, #52]	@ (8006de8 <__libc_init_array+0x38>)
 8006db4:	4c0d      	ldr	r4, [pc, #52]	@ (8006dec <__libc_init_array+0x3c>)
 8006db6:	1b64      	subs	r4, r4, r5
 8006db8:	10a4      	asrs	r4, r4, #2
 8006dba:	2600      	movs	r6, #0
 8006dbc:	42a6      	cmp	r6, r4
 8006dbe:	d109      	bne.n	8006dd4 <__libc_init_array+0x24>
 8006dc0:	4d0b      	ldr	r5, [pc, #44]	@ (8006df0 <__libc_init_array+0x40>)
 8006dc2:	4c0c      	ldr	r4, [pc, #48]	@ (8006df4 <__libc_init_array+0x44>)
 8006dc4:	f000 fd22 	bl	800780c <_init>
 8006dc8:	1b64      	subs	r4, r4, r5
 8006dca:	10a4      	asrs	r4, r4, #2
 8006dcc:	2600      	movs	r6, #0
 8006dce:	42a6      	cmp	r6, r4
 8006dd0:	d105      	bne.n	8006dde <__libc_init_array+0x2e>
 8006dd2:	bd70      	pop	{r4, r5, r6, pc}
 8006dd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dd8:	4798      	blx	r3
 8006dda:	3601      	adds	r6, #1
 8006ddc:	e7ee      	b.n	8006dbc <__libc_init_array+0xc>
 8006dde:	f855 3b04 	ldr.w	r3, [r5], #4
 8006de2:	4798      	blx	r3
 8006de4:	3601      	adds	r6, #1
 8006de6:	e7f2      	b.n	8006dce <__libc_init_array+0x1e>
 8006de8:	08007a1c 	.word	0x08007a1c
 8006dec:	08007a1c 	.word	0x08007a1c
 8006df0:	08007a1c 	.word	0x08007a1c
 8006df4:	08007a20 	.word	0x08007a20

08006df8 <__retarget_lock_init_recursive>:
 8006df8:	4770      	bx	lr

08006dfa <__retarget_lock_acquire_recursive>:
 8006dfa:	4770      	bx	lr

08006dfc <__retarget_lock_release_recursive>:
 8006dfc:	4770      	bx	lr
	...

08006e00 <_free_r>:
 8006e00:	b538      	push	{r3, r4, r5, lr}
 8006e02:	4605      	mov	r5, r0
 8006e04:	2900      	cmp	r1, #0
 8006e06:	d041      	beq.n	8006e8c <_free_r+0x8c>
 8006e08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e0c:	1f0c      	subs	r4, r1, #4
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	bfb8      	it	lt
 8006e12:	18e4      	addlt	r4, r4, r3
 8006e14:	f000 f8e0 	bl	8006fd8 <__malloc_lock>
 8006e18:	4a1d      	ldr	r2, [pc, #116]	@ (8006e90 <_free_r+0x90>)
 8006e1a:	6813      	ldr	r3, [r2, #0]
 8006e1c:	b933      	cbnz	r3, 8006e2c <_free_r+0x2c>
 8006e1e:	6063      	str	r3, [r4, #4]
 8006e20:	6014      	str	r4, [r2, #0]
 8006e22:	4628      	mov	r0, r5
 8006e24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e28:	f000 b8dc 	b.w	8006fe4 <__malloc_unlock>
 8006e2c:	42a3      	cmp	r3, r4
 8006e2e:	d908      	bls.n	8006e42 <_free_r+0x42>
 8006e30:	6820      	ldr	r0, [r4, #0]
 8006e32:	1821      	adds	r1, r4, r0
 8006e34:	428b      	cmp	r3, r1
 8006e36:	bf01      	itttt	eq
 8006e38:	6819      	ldreq	r1, [r3, #0]
 8006e3a:	685b      	ldreq	r3, [r3, #4]
 8006e3c:	1809      	addeq	r1, r1, r0
 8006e3e:	6021      	streq	r1, [r4, #0]
 8006e40:	e7ed      	b.n	8006e1e <_free_r+0x1e>
 8006e42:	461a      	mov	r2, r3
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	b10b      	cbz	r3, 8006e4c <_free_r+0x4c>
 8006e48:	42a3      	cmp	r3, r4
 8006e4a:	d9fa      	bls.n	8006e42 <_free_r+0x42>
 8006e4c:	6811      	ldr	r1, [r2, #0]
 8006e4e:	1850      	adds	r0, r2, r1
 8006e50:	42a0      	cmp	r0, r4
 8006e52:	d10b      	bne.n	8006e6c <_free_r+0x6c>
 8006e54:	6820      	ldr	r0, [r4, #0]
 8006e56:	4401      	add	r1, r0
 8006e58:	1850      	adds	r0, r2, r1
 8006e5a:	4283      	cmp	r3, r0
 8006e5c:	6011      	str	r1, [r2, #0]
 8006e5e:	d1e0      	bne.n	8006e22 <_free_r+0x22>
 8006e60:	6818      	ldr	r0, [r3, #0]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	6053      	str	r3, [r2, #4]
 8006e66:	4408      	add	r0, r1
 8006e68:	6010      	str	r0, [r2, #0]
 8006e6a:	e7da      	b.n	8006e22 <_free_r+0x22>
 8006e6c:	d902      	bls.n	8006e74 <_free_r+0x74>
 8006e6e:	230c      	movs	r3, #12
 8006e70:	602b      	str	r3, [r5, #0]
 8006e72:	e7d6      	b.n	8006e22 <_free_r+0x22>
 8006e74:	6820      	ldr	r0, [r4, #0]
 8006e76:	1821      	adds	r1, r4, r0
 8006e78:	428b      	cmp	r3, r1
 8006e7a:	bf04      	itt	eq
 8006e7c:	6819      	ldreq	r1, [r3, #0]
 8006e7e:	685b      	ldreq	r3, [r3, #4]
 8006e80:	6063      	str	r3, [r4, #4]
 8006e82:	bf04      	itt	eq
 8006e84:	1809      	addeq	r1, r1, r0
 8006e86:	6021      	streq	r1, [r4, #0]
 8006e88:	6054      	str	r4, [r2, #4]
 8006e8a:	e7ca      	b.n	8006e22 <_free_r+0x22>
 8006e8c:	bd38      	pop	{r3, r4, r5, pc}
 8006e8e:	bf00      	nop
 8006e90:	2000208c 	.word	0x2000208c

08006e94 <sbrk_aligned>:
 8006e94:	b570      	push	{r4, r5, r6, lr}
 8006e96:	4e0f      	ldr	r6, [pc, #60]	@ (8006ed4 <sbrk_aligned+0x40>)
 8006e98:	460c      	mov	r4, r1
 8006e9a:	6831      	ldr	r1, [r6, #0]
 8006e9c:	4605      	mov	r5, r0
 8006e9e:	b911      	cbnz	r1, 8006ea6 <sbrk_aligned+0x12>
 8006ea0:	f000 fca4 	bl	80077ec <_sbrk_r>
 8006ea4:	6030      	str	r0, [r6, #0]
 8006ea6:	4621      	mov	r1, r4
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	f000 fc9f 	bl	80077ec <_sbrk_r>
 8006eae:	1c43      	adds	r3, r0, #1
 8006eb0:	d103      	bne.n	8006eba <sbrk_aligned+0x26>
 8006eb2:	f04f 34ff 	mov.w	r4, #4294967295
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	bd70      	pop	{r4, r5, r6, pc}
 8006eba:	1cc4      	adds	r4, r0, #3
 8006ebc:	f024 0403 	bic.w	r4, r4, #3
 8006ec0:	42a0      	cmp	r0, r4
 8006ec2:	d0f8      	beq.n	8006eb6 <sbrk_aligned+0x22>
 8006ec4:	1a21      	subs	r1, r4, r0
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	f000 fc90 	bl	80077ec <_sbrk_r>
 8006ecc:	3001      	adds	r0, #1
 8006ece:	d1f2      	bne.n	8006eb6 <sbrk_aligned+0x22>
 8006ed0:	e7ef      	b.n	8006eb2 <sbrk_aligned+0x1e>
 8006ed2:	bf00      	nop
 8006ed4:	20002088 	.word	0x20002088

08006ed8 <_malloc_r>:
 8006ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006edc:	1ccd      	adds	r5, r1, #3
 8006ede:	f025 0503 	bic.w	r5, r5, #3
 8006ee2:	3508      	adds	r5, #8
 8006ee4:	2d0c      	cmp	r5, #12
 8006ee6:	bf38      	it	cc
 8006ee8:	250c      	movcc	r5, #12
 8006eea:	2d00      	cmp	r5, #0
 8006eec:	4606      	mov	r6, r0
 8006eee:	db01      	blt.n	8006ef4 <_malloc_r+0x1c>
 8006ef0:	42a9      	cmp	r1, r5
 8006ef2:	d904      	bls.n	8006efe <_malloc_r+0x26>
 8006ef4:	230c      	movs	r3, #12
 8006ef6:	6033      	str	r3, [r6, #0]
 8006ef8:	2000      	movs	r0, #0
 8006efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006efe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006fd4 <_malloc_r+0xfc>
 8006f02:	f000 f869 	bl	8006fd8 <__malloc_lock>
 8006f06:	f8d8 3000 	ldr.w	r3, [r8]
 8006f0a:	461c      	mov	r4, r3
 8006f0c:	bb44      	cbnz	r4, 8006f60 <_malloc_r+0x88>
 8006f0e:	4629      	mov	r1, r5
 8006f10:	4630      	mov	r0, r6
 8006f12:	f7ff ffbf 	bl	8006e94 <sbrk_aligned>
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	4604      	mov	r4, r0
 8006f1a:	d158      	bne.n	8006fce <_malloc_r+0xf6>
 8006f1c:	f8d8 4000 	ldr.w	r4, [r8]
 8006f20:	4627      	mov	r7, r4
 8006f22:	2f00      	cmp	r7, #0
 8006f24:	d143      	bne.n	8006fae <_malloc_r+0xd6>
 8006f26:	2c00      	cmp	r4, #0
 8006f28:	d04b      	beq.n	8006fc2 <_malloc_r+0xea>
 8006f2a:	6823      	ldr	r3, [r4, #0]
 8006f2c:	4639      	mov	r1, r7
 8006f2e:	4630      	mov	r0, r6
 8006f30:	eb04 0903 	add.w	r9, r4, r3
 8006f34:	f000 fc5a 	bl	80077ec <_sbrk_r>
 8006f38:	4581      	cmp	r9, r0
 8006f3a:	d142      	bne.n	8006fc2 <_malloc_r+0xea>
 8006f3c:	6821      	ldr	r1, [r4, #0]
 8006f3e:	1a6d      	subs	r5, r5, r1
 8006f40:	4629      	mov	r1, r5
 8006f42:	4630      	mov	r0, r6
 8006f44:	f7ff ffa6 	bl	8006e94 <sbrk_aligned>
 8006f48:	3001      	adds	r0, #1
 8006f4a:	d03a      	beq.n	8006fc2 <_malloc_r+0xea>
 8006f4c:	6823      	ldr	r3, [r4, #0]
 8006f4e:	442b      	add	r3, r5
 8006f50:	6023      	str	r3, [r4, #0]
 8006f52:	f8d8 3000 	ldr.w	r3, [r8]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	bb62      	cbnz	r2, 8006fb4 <_malloc_r+0xdc>
 8006f5a:	f8c8 7000 	str.w	r7, [r8]
 8006f5e:	e00f      	b.n	8006f80 <_malloc_r+0xa8>
 8006f60:	6822      	ldr	r2, [r4, #0]
 8006f62:	1b52      	subs	r2, r2, r5
 8006f64:	d420      	bmi.n	8006fa8 <_malloc_r+0xd0>
 8006f66:	2a0b      	cmp	r2, #11
 8006f68:	d917      	bls.n	8006f9a <_malloc_r+0xc2>
 8006f6a:	1961      	adds	r1, r4, r5
 8006f6c:	42a3      	cmp	r3, r4
 8006f6e:	6025      	str	r5, [r4, #0]
 8006f70:	bf18      	it	ne
 8006f72:	6059      	strne	r1, [r3, #4]
 8006f74:	6863      	ldr	r3, [r4, #4]
 8006f76:	bf08      	it	eq
 8006f78:	f8c8 1000 	streq.w	r1, [r8]
 8006f7c:	5162      	str	r2, [r4, r5]
 8006f7e:	604b      	str	r3, [r1, #4]
 8006f80:	4630      	mov	r0, r6
 8006f82:	f000 f82f 	bl	8006fe4 <__malloc_unlock>
 8006f86:	f104 000b 	add.w	r0, r4, #11
 8006f8a:	1d23      	adds	r3, r4, #4
 8006f8c:	f020 0007 	bic.w	r0, r0, #7
 8006f90:	1ac2      	subs	r2, r0, r3
 8006f92:	bf1c      	itt	ne
 8006f94:	1a1b      	subne	r3, r3, r0
 8006f96:	50a3      	strne	r3, [r4, r2]
 8006f98:	e7af      	b.n	8006efa <_malloc_r+0x22>
 8006f9a:	6862      	ldr	r2, [r4, #4]
 8006f9c:	42a3      	cmp	r3, r4
 8006f9e:	bf0c      	ite	eq
 8006fa0:	f8c8 2000 	streq.w	r2, [r8]
 8006fa4:	605a      	strne	r2, [r3, #4]
 8006fa6:	e7eb      	b.n	8006f80 <_malloc_r+0xa8>
 8006fa8:	4623      	mov	r3, r4
 8006faa:	6864      	ldr	r4, [r4, #4]
 8006fac:	e7ae      	b.n	8006f0c <_malloc_r+0x34>
 8006fae:	463c      	mov	r4, r7
 8006fb0:	687f      	ldr	r7, [r7, #4]
 8006fb2:	e7b6      	b.n	8006f22 <_malloc_r+0x4a>
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	42a3      	cmp	r3, r4
 8006fba:	d1fb      	bne.n	8006fb4 <_malloc_r+0xdc>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	6053      	str	r3, [r2, #4]
 8006fc0:	e7de      	b.n	8006f80 <_malloc_r+0xa8>
 8006fc2:	230c      	movs	r3, #12
 8006fc4:	6033      	str	r3, [r6, #0]
 8006fc6:	4630      	mov	r0, r6
 8006fc8:	f000 f80c 	bl	8006fe4 <__malloc_unlock>
 8006fcc:	e794      	b.n	8006ef8 <_malloc_r+0x20>
 8006fce:	6005      	str	r5, [r0, #0]
 8006fd0:	e7d6      	b.n	8006f80 <_malloc_r+0xa8>
 8006fd2:	bf00      	nop
 8006fd4:	2000208c 	.word	0x2000208c

08006fd8 <__malloc_lock>:
 8006fd8:	4801      	ldr	r0, [pc, #4]	@ (8006fe0 <__malloc_lock+0x8>)
 8006fda:	f7ff bf0e 	b.w	8006dfa <__retarget_lock_acquire_recursive>
 8006fde:	bf00      	nop
 8006fe0:	20002084 	.word	0x20002084

08006fe4 <__malloc_unlock>:
 8006fe4:	4801      	ldr	r0, [pc, #4]	@ (8006fec <__malloc_unlock+0x8>)
 8006fe6:	f7ff bf09 	b.w	8006dfc <__retarget_lock_release_recursive>
 8006fea:	bf00      	nop
 8006fec:	20002084 	.word	0x20002084

08006ff0 <__sfputc_r>:
 8006ff0:	6893      	ldr	r3, [r2, #8]
 8006ff2:	3b01      	subs	r3, #1
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	b410      	push	{r4}
 8006ff8:	6093      	str	r3, [r2, #8]
 8006ffa:	da08      	bge.n	800700e <__sfputc_r+0x1e>
 8006ffc:	6994      	ldr	r4, [r2, #24]
 8006ffe:	42a3      	cmp	r3, r4
 8007000:	db01      	blt.n	8007006 <__sfputc_r+0x16>
 8007002:	290a      	cmp	r1, #10
 8007004:	d103      	bne.n	800700e <__sfputc_r+0x1e>
 8007006:	f85d 4b04 	ldr.w	r4, [sp], #4
 800700a:	f7ff bde8 	b.w	8006bde <__swbuf_r>
 800700e:	6813      	ldr	r3, [r2, #0]
 8007010:	1c58      	adds	r0, r3, #1
 8007012:	6010      	str	r0, [r2, #0]
 8007014:	7019      	strb	r1, [r3, #0]
 8007016:	4608      	mov	r0, r1
 8007018:	f85d 4b04 	ldr.w	r4, [sp], #4
 800701c:	4770      	bx	lr

0800701e <__sfputs_r>:
 800701e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007020:	4606      	mov	r6, r0
 8007022:	460f      	mov	r7, r1
 8007024:	4614      	mov	r4, r2
 8007026:	18d5      	adds	r5, r2, r3
 8007028:	42ac      	cmp	r4, r5
 800702a:	d101      	bne.n	8007030 <__sfputs_r+0x12>
 800702c:	2000      	movs	r0, #0
 800702e:	e007      	b.n	8007040 <__sfputs_r+0x22>
 8007030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007034:	463a      	mov	r2, r7
 8007036:	4630      	mov	r0, r6
 8007038:	f7ff ffda 	bl	8006ff0 <__sfputc_r>
 800703c:	1c43      	adds	r3, r0, #1
 800703e:	d1f3      	bne.n	8007028 <__sfputs_r+0xa>
 8007040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007044 <_vfiprintf_r>:
 8007044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007048:	460d      	mov	r5, r1
 800704a:	b09d      	sub	sp, #116	@ 0x74
 800704c:	4614      	mov	r4, r2
 800704e:	4698      	mov	r8, r3
 8007050:	4606      	mov	r6, r0
 8007052:	b118      	cbz	r0, 800705c <_vfiprintf_r+0x18>
 8007054:	6a03      	ldr	r3, [r0, #32]
 8007056:	b90b      	cbnz	r3, 800705c <_vfiprintf_r+0x18>
 8007058:	f7ff fcd8 	bl	8006a0c <__sinit>
 800705c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800705e:	07d9      	lsls	r1, r3, #31
 8007060:	d405      	bmi.n	800706e <_vfiprintf_r+0x2a>
 8007062:	89ab      	ldrh	r3, [r5, #12]
 8007064:	059a      	lsls	r2, r3, #22
 8007066:	d402      	bmi.n	800706e <_vfiprintf_r+0x2a>
 8007068:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800706a:	f7ff fec6 	bl	8006dfa <__retarget_lock_acquire_recursive>
 800706e:	89ab      	ldrh	r3, [r5, #12]
 8007070:	071b      	lsls	r3, r3, #28
 8007072:	d501      	bpl.n	8007078 <_vfiprintf_r+0x34>
 8007074:	692b      	ldr	r3, [r5, #16]
 8007076:	b99b      	cbnz	r3, 80070a0 <_vfiprintf_r+0x5c>
 8007078:	4629      	mov	r1, r5
 800707a:	4630      	mov	r0, r6
 800707c:	f7ff fdee 	bl	8006c5c <__swsetup_r>
 8007080:	b170      	cbz	r0, 80070a0 <_vfiprintf_r+0x5c>
 8007082:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007084:	07dc      	lsls	r4, r3, #31
 8007086:	d504      	bpl.n	8007092 <_vfiprintf_r+0x4e>
 8007088:	f04f 30ff 	mov.w	r0, #4294967295
 800708c:	b01d      	add	sp, #116	@ 0x74
 800708e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007092:	89ab      	ldrh	r3, [r5, #12]
 8007094:	0598      	lsls	r0, r3, #22
 8007096:	d4f7      	bmi.n	8007088 <_vfiprintf_r+0x44>
 8007098:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800709a:	f7ff feaf 	bl	8006dfc <__retarget_lock_release_recursive>
 800709e:	e7f3      	b.n	8007088 <_vfiprintf_r+0x44>
 80070a0:	2300      	movs	r3, #0
 80070a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80070a4:	2320      	movs	r3, #32
 80070a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80070ae:	2330      	movs	r3, #48	@ 0x30
 80070b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007260 <_vfiprintf_r+0x21c>
 80070b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070b8:	f04f 0901 	mov.w	r9, #1
 80070bc:	4623      	mov	r3, r4
 80070be:	469a      	mov	sl, r3
 80070c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070c4:	b10a      	cbz	r2, 80070ca <_vfiprintf_r+0x86>
 80070c6:	2a25      	cmp	r2, #37	@ 0x25
 80070c8:	d1f9      	bne.n	80070be <_vfiprintf_r+0x7a>
 80070ca:	ebba 0b04 	subs.w	fp, sl, r4
 80070ce:	d00b      	beq.n	80070e8 <_vfiprintf_r+0xa4>
 80070d0:	465b      	mov	r3, fp
 80070d2:	4622      	mov	r2, r4
 80070d4:	4629      	mov	r1, r5
 80070d6:	4630      	mov	r0, r6
 80070d8:	f7ff ffa1 	bl	800701e <__sfputs_r>
 80070dc:	3001      	adds	r0, #1
 80070de:	f000 80a7 	beq.w	8007230 <_vfiprintf_r+0x1ec>
 80070e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070e4:	445a      	add	r2, fp
 80070e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80070e8:	f89a 3000 	ldrb.w	r3, [sl]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 809f 	beq.w	8007230 <_vfiprintf_r+0x1ec>
 80070f2:	2300      	movs	r3, #0
 80070f4:	f04f 32ff 	mov.w	r2, #4294967295
 80070f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070fc:	f10a 0a01 	add.w	sl, sl, #1
 8007100:	9304      	str	r3, [sp, #16]
 8007102:	9307      	str	r3, [sp, #28]
 8007104:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007108:	931a      	str	r3, [sp, #104]	@ 0x68
 800710a:	4654      	mov	r4, sl
 800710c:	2205      	movs	r2, #5
 800710e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007112:	4853      	ldr	r0, [pc, #332]	@ (8007260 <_vfiprintf_r+0x21c>)
 8007114:	f7f9 f85c 	bl	80001d0 <memchr>
 8007118:	9a04      	ldr	r2, [sp, #16]
 800711a:	b9d8      	cbnz	r0, 8007154 <_vfiprintf_r+0x110>
 800711c:	06d1      	lsls	r1, r2, #27
 800711e:	bf44      	itt	mi
 8007120:	2320      	movmi	r3, #32
 8007122:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007126:	0713      	lsls	r3, r2, #28
 8007128:	bf44      	itt	mi
 800712a:	232b      	movmi	r3, #43	@ 0x2b
 800712c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007130:	f89a 3000 	ldrb.w	r3, [sl]
 8007134:	2b2a      	cmp	r3, #42	@ 0x2a
 8007136:	d015      	beq.n	8007164 <_vfiprintf_r+0x120>
 8007138:	9a07      	ldr	r2, [sp, #28]
 800713a:	4654      	mov	r4, sl
 800713c:	2000      	movs	r0, #0
 800713e:	f04f 0c0a 	mov.w	ip, #10
 8007142:	4621      	mov	r1, r4
 8007144:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007148:	3b30      	subs	r3, #48	@ 0x30
 800714a:	2b09      	cmp	r3, #9
 800714c:	d94b      	bls.n	80071e6 <_vfiprintf_r+0x1a2>
 800714e:	b1b0      	cbz	r0, 800717e <_vfiprintf_r+0x13a>
 8007150:	9207      	str	r2, [sp, #28]
 8007152:	e014      	b.n	800717e <_vfiprintf_r+0x13a>
 8007154:	eba0 0308 	sub.w	r3, r0, r8
 8007158:	fa09 f303 	lsl.w	r3, r9, r3
 800715c:	4313      	orrs	r3, r2
 800715e:	9304      	str	r3, [sp, #16]
 8007160:	46a2      	mov	sl, r4
 8007162:	e7d2      	b.n	800710a <_vfiprintf_r+0xc6>
 8007164:	9b03      	ldr	r3, [sp, #12]
 8007166:	1d19      	adds	r1, r3, #4
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	9103      	str	r1, [sp, #12]
 800716c:	2b00      	cmp	r3, #0
 800716e:	bfbb      	ittet	lt
 8007170:	425b      	neglt	r3, r3
 8007172:	f042 0202 	orrlt.w	r2, r2, #2
 8007176:	9307      	strge	r3, [sp, #28]
 8007178:	9307      	strlt	r3, [sp, #28]
 800717a:	bfb8      	it	lt
 800717c:	9204      	strlt	r2, [sp, #16]
 800717e:	7823      	ldrb	r3, [r4, #0]
 8007180:	2b2e      	cmp	r3, #46	@ 0x2e
 8007182:	d10a      	bne.n	800719a <_vfiprintf_r+0x156>
 8007184:	7863      	ldrb	r3, [r4, #1]
 8007186:	2b2a      	cmp	r3, #42	@ 0x2a
 8007188:	d132      	bne.n	80071f0 <_vfiprintf_r+0x1ac>
 800718a:	9b03      	ldr	r3, [sp, #12]
 800718c:	1d1a      	adds	r2, r3, #4
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	9203      	str	r2, [sp, #12]
 8007192:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007196:	3402      	adds	r4, #2
 8007198:	9305      	str	r3, [sp, #20]
 800719a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007270 <_vfiprintf_r+0x22c>
 800719e:	7821      	ldrb	r1, [r4, #0]
 80071a0:	2203      	movs	r2, #3
 80071a2:	4650      	mov	r0, sl
 80071a4:	f7f9 f814 	bl	80001d0 <memchr>
 80071a8:	b138      	cbz	r0, 80071ba <_vfiprintf_r+0x176>
 80071aa:	9b04      	ldr	r3, [sp, #16]
 80071ac:	eba0 000a 	sub.w	r0, r0, sl
 80071b0:	2240      	movs	r2, #64	@ 0x40
 80071b2:	4082      	lsls	r2, r0
 80071b4:	4313      	orrs	r3, r2
 80071b6:	3401      	adds	r4, #1
 80071b8:	9304      	str	r3, [sp, #16]
 80071ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071be:	4829      	ldr	r0, [pc, #164]	@ (8007264 <_vfiprintf_r+0x220>)
 80071c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80071c4:	2206      	movs	r2, #6
 80071c6:	f7f9 f803 	bl	80001d0 <memchr>
 80071ca:	2800      	cmp	r0, #0
 80071cc:	d03f      	beq.n	800724e <_vfiprintf_r+0x20a>
 80071ce:	4b26      	ldr	r3, [pc, #152]	@ (8007268 <_vfiprintf_r+0x224>)
 80071d0:	bb1b      	cbnz	r3, 800721a <_vfiprintf_r+0x1d6>
 80071d2:	9b03      	ldr	r3, [sp, #12]
 80071d4:	3307      	adds	r3, #7
 80071d6:	f023 0307 	bic.w	r3, r3, #7
 80071da:	3308      	adds	r3, #8
 80071dc:	9303      	str	r3, [sp, #12]
 80071de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e0:	443b      	add	r3, r7
 80071e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80071e4:	e76a      	b.n	80070bc <_vfiprintf_r+0x78>
 80071e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80071ea:	460c      	mov	r4, r1
 80071ec:	2001      	movs	r0, #1
 80071ee:	e7a8      	b.n	8007142 <_vfiprintf_r+0xfe>
 80071f0:	2300      	movs	r3, #0
 80071f2:	3401      	adds	r4, #1
 80071f4:	9305      	str	r3, [sp, #20]
 80071f6:	4619      	mov	r1, r3
 80071f8:	f04f 0c0a 	mov.w	ip, #10
 80071fc:	4620      	mov	r0, r4
 80071fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007202:	3a30      	subs	r2, #48	@ 0x30
 8007204:	2a09      	cmp	r2, #9
 8007206:	d903      	bls.n	8007210 <_vfiprintf_r+0x1cc>
 8007208:	2b00      	cmp	r3, #0
 800720a:	d0c6      	beq.n	800719a <_vfiprintf_r+0x156>
 800720c:	9105      	str	r1, [sp, #20]
 800720e:	e7c4      	b.n	800719a <_vfiprintf_r+0x156>
 8007210:	fb0c 2101 	mla	r1, ip, r1, r2
 8007214:	4604      	mov	r4, r0
 8007216:	2301      	movs	r3, #1
 8007218:	e7f0      	b.n	80071fc <_vfiprintf_r+0x1b8>
 800721a:	ab03      	add	r3, sp, #12
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	462a      	mov	r2, r5
 8007220:	4b12      	ldr	r3, [pc, #72]	@ (800726c <_vfiprintf_r+0x228>)
 8007222:	a904      	add	r1, sp, #16
 8007224:	4630      	mov	r0, r6
 8007226:	f3af 8000 	nop.w
 800722a:	4607      	mov	r7, r0
 800722c:	1c78      	adds	r0, r7, #1
 800722e:	d1d6      	bne.n	80071de <_vfiprintf_r+0x19a>
 8007230:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007232:	07d9      	lsls	r1, r3, #31
 8007234:	d405      	bmi.n	8007242 <_vfiprintf_r+0x1fe>
 8007236:	89ab      	ldrh	r3, [r5, #12]
 8007238:	059a      	lsls	r2, r3, #22
 800723a:	d402      	bmi.n	8007242 <_vfiprintf_r+0x1fe>
 800723c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800723e:	f7ff fddd 	bl	8006dfc <__retarget_lock_release_recursive>
 8007242:	89ab      	ldrh	r3, [r5, #12]
 8007244:	065b      	lsls	r3, r3, #25
 8007246:	f53f af1f 	bmi.w	8007088 <_vfiprintf_r+0x44>
 800724a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800724c:	e71e      	b.n	800708c <_vfiprintf_r+0x48>
 800724e:	ab03      	add	r3, sp, #12
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	462a      	mov	r2, r5
 8007254:	4b05      	ldr	r3, [pc, #20]	@ (800726c <_vfiprintf_r+0x228>)
 8007256:	a904      	add	r1, sp, #16
 8007258:	4630      	mov	r0, r6
 800725a:	f000 f879 	bl	8007350 <_printf_i>
 800725e:	e7e4      	b.n	800722a <_vfiprintf_r+0x1e6>
 8007260:	080079e0 	.word	0x080079e0
 8007264:	080079ea 	.word	0x080079ea
 8007268:	00000000 	.word	0x00000000
 800726c:	0800701f 	.word	0x0800701f
 8007270:	080079e6 	.word	0x080079e6

08007274 <_printf_common>:
 8007274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007278:	4616      	mov	r6, r2
 800727a:	4698      	mov	r8, r3
 800727c:	688a      	ldr	r2, [r1, #8]
 800727e:	690b      	ldr	r3, [r1, #16]
 8007280:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007284:	4293      	cmp	r3, r2
 8007286:	bfb8      	it	lt
 8007288:	4613      	movlt	r3, r2
 800728a:	6033      	str	r3, [r6, #0]
 800728c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007290:	4607      	mov	r7, r0
 8007292:	460c      	mov	r4, r1
 8007294:	b10a      	cbz	r2, 800729a <_printf_common+0x26>
 8007296:	3301      	adds	r3, #1
 8007298:	6033      	str	r3, [r6, #0]
 800729a:	6823      	ldr	r3, [r4, #0]
 800729c:	0699      	lsls	r1, r3, #26
 800729e:	bf42      	ittt	mi
 80072a0:	6833      	ldrmi	r3, [r6, #0]
 80072a2:	3302      	addmi	r3, #2
 80072a4:	6033      	strmi	r3, [r6, #0]
 80072a6:	6825      	ldr	r5, [r4, #0]
 80072a8:	f015 0506 	ands.w	r5, r5, #6
 80072ac:	d106      	bne.n	80072bc <_printf_common+0x48>
 80072ae:	f104 0a19 	add.w	sl, r4, #25
 80072b2:	68e3      	ldr	r3, [r4, #12]
 80072b4:	6832      	ldr	r2, [r6, #0]
 80072b6:	1a9b      	subs	r3, r3, r2
 80072b8:	42ab      	cmp	r3, r5
 80072ba:	dc26      	bgt.n	800730a <_printf_common+0x96>
 80072bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80072c0:	6822      	ldr	r2, [r4, #0]
 80072c2:	3b00      	subs	r3, #0
 80072c4:	bf18      	it	ne
 80072c6:	2301      	movne	r3, #1
 80072c8:	0692      	lsls	r2, r2, #26
 80072ca:	d42b      	bmi.n	8007324 <_printf_common+0xb0>
 80072cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80072d0:	4641      	mov	r1, r8
 80072d2:	4638      	mov	r0, r7
 80072d4:	47c8      	blx	r9
 80072d6:	3001      	adds	r0, #1
 80072d8:	d01e      	beq.n	8007318 <_printf_common+0xa4>
 80072da:	6823      	ldr	r3, [r4, #0]
 80072dc:	6922      	ldr	r2, [r4, #16]
 80072de:	f003 0306 	and.w	r3, r3, #6
 80072e2:	2b04      	cmp	r3, #4
 80072e4:	bf02      	ittt	eq
 80072e6:	68e5      	ldreq	r5, [r4, #12]
 80072e8:	6833      	ldreq	r3, [r6, #0]
 80072ea:	1aed      	subeq	r5, r5, r3
 80072ec:	68a3      	ldr	r3, [r4, #8]
 80072ee:	bf0c      	ite	eq
 80072f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072f4:	2500      	movne	r5, #0
 80072f6:	4293      	cmp	r3, r2
 80072f8:	bfc4      	itt	gt
 80072fa:	1a9b      	subgt	r3, r3, r2
 80072fc:	18ed      	addgt	r5, r5, r3
 80072fe:	2600      	movs	r6, #0
 8007300:	341a      	adds	r4, #26
 8007302:	42b5      	cmp	r5, r6
 8007304:	d11a      	bne.n	800733c <_printf_common+0xc8>
 8007306:	2000      	movs	r0, #0
 8007308:	e008      	b.n	800731c <_printf_common+0xa8>
 800730a:	2301      	movs	r3, #1
 800730c:	4652      	mov	r2, sl
 800730e:	4641      	mov	r1, r8
 8007310:	4638      	mov	r0, r7
 8007312:	47c8      	blx	r9
 8007314:	3001      	adds	r0, #1
 8007316:	d103      	bne.n	8007320 <_printf_common+0xac>
 8007318:	f04f 30ff 	mov.w	r0, #4294967295
 800731c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007320:	3501      	adds	r5, #1
 8007322:	e7c6      	b.n	80072b2 <_printf_common+0x3e>
 8007324:	18e1      	adds	r1, r4, r3
 8007326:	1c5a      	adds	r2, r3, #1
 8007328:	2030      	movs	r0, #48	@ 0x30
 800732a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800732e:	4422      	add	r2, r4
 8007330:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007334:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007338:	3302      	adds	r3, #2
 800733a:	e7c7      	b.n	80072cc <_printf_common+0x58>
 800733c:	2301      	movs	r3, #1
 800733e:	4622      	mov	r2, r4
 8007340:	4641      	mov	r1, r8
 8007342:	4638      	mov	r0, r7
 8007344:	47c8      	blx	r9
 8007346:	3001      	adds	r0, #1
 8007348:	d0e6      	beq.n	8007318 <_printf_common+0xa4>
 800734a:	3601      	adds	r6, #1
 800734c:	e7d9      	b.n	8007302 <_printf_common+0x8e>
	...

08007350 <_printf_i>:
 8007350:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007354:	7e0f      	ldrb	r7, [r1, #24]
 8007356:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007358:	2f78      	cmp	r7, #120	@ 0x78
 800735a:	4691      	mov	r9, r2
 800735c:	4680      	mov	r8, r0
 800735e:	460c      	mov	r4, r1
 8007360:	469a      	mov	sl, r3
 8007362:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007366:	d807      	bhi.n	8007378 <_printf_i+0x28>
 8007368:	2f62      	cmp	r7, #98	@ 0x62
 800736a:	d80a      	bhi.n	8007382 <_printf_i+0x32>
 800736c:	2f00      	cmp	r7, #0
 800736e:	f000 80d1 	beq.w	8007514 <_printf_i+0x1c4>
 8007372:	2f58      	cmp	r7, #88	@ 0x58
 8007374:	f000 80b8 	beq.w	80074e8 <_printf_i+0x198>
 8007378:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800737c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007380:	e03a      	b.n	80073f8 <_printf_i+0xa8>
 8007382:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007386:	2b15      	cmp	r3, #21
 8007388:	d8f6      	bhi.n	8007378 <_printf_i+0x28>
 800738a:	a101      	add	r1, pc, #4	@ (adr r1, 8007390 <_printf_i+0x40>)
 800738c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007390:	080073e9 	.word	0x080073e9
 8007394:	080073fd 	.word	0x080073fd
 8007398:	08007379 	.word	0x08007379
 800739c:	08007379 	.word	0x08007379
 80073a0:	08007379 	.word	0x08007379
 80073a4:	08007379 	.word	0x08007379
 80073a8:	080073fd 	.word	0x080073fd
 80073ac:	08007379 	.word	0x08007379
 80073b0:	08007379 	.word	0x08007379
 80073b4:	08007379 	.word	0x08007379
 80073b8:	08007379 	.word	0x08007379
 80073bc:	080074fb 	.word	0x080074fb
 80073c0:	08007427 	.word	0x08007427
 80073c4:	080074b5 	.word	0x080074b5
 80073c8:	08007379 	.word	0x08007379
 80073cc:	08007379 	.word	0x08007379
 80073d0:	0800751d 	.word	0x0800751d
 80073d4:	08007379 	.word	0x08007379
 80073d8:	08007427 	.word	0x08007427
 80073dc:	08007379 	.word	0x08007379
 80073e0:	08007379 	.word	0x08007379
 80073e4:	080074bd 	.word	0x080074bd
 80073e8:	6833      	ldr	r3, [r6, #0]
 80073ea:	1d1a      	adds	r2, r3, #4
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	6032      	str	r2, [r6, #0]
 80073f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80073f8:	2301      	movs	r3, #1
 80073fa:	e09c      	b.n	8007536 <_printf_i+0x1e6>
 80073fc:	6833      	ldr	r3, [r6, #0]
 80073fe:	6820      	ldr	r0, [r4, #0]
 8007400:	1d19      	adds	r1, r3, #4
 8007402:	6031      	str	r1, [r6, #0]
 8007404:	0606      	lsls	r6, r0, #24
 8007406:	d501      	bpl.n	800740c <_printf_i+0xbc>
 8007408:	681d      	ldr	r5, [r3, #0]
 800740a:	e003      	b.n	8007414 <_printf_i+0xc4>
 800740c:	0645      	lsls	r5, r0, #25
 800740e:	d5fb      	bpl.n	8007408 <_printf_i+0xb8>
 8007410:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007414:	2d00      	cmp	r5, #0
 8007416:	da03      	bge.n	8007420 <_printf_i+0xd0>
 8007418:	232d      	movs	r3, #45	@ 0x2d
 800741a:	426d      	negs	r5, r5
 800741c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007420:	4858      	ldr	r0, [pc, #352]	@ (8007584 <_printf_i+0x234>)
 8007422:	230a      	movs	r3, #10
 8007424:	e011      	b.n	800744a <_printf_i+0xfa>
 8007426:	6821      	ldr	r1, [r4, #0]
 8007428:	6833      	ldr	r3, [r6, #0]
 800742a:	0608      	lsls	r0, r1, #24
 800742c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007430:	d402      	bmi.n	8007438 <_printf_i+0xe8>
 8007432:	0649      	lsls	r1, r1, #25
 8007434:	bf48      	it	mi
 8007436:	b2ad      	uxthmi	r5, r5
 8007438:	2f6f      	cmp	r7, #111	@ 0x6f
 800743a:	4852      	ldr	r0, [pc, #328]	@ (8007584 <_printf_i+0x234>)
 800743c:	6033      	str	r3, [r6, #0]
 800743e:	bf14      	ite	ne
 8007440:	230a      	movne	r3, #10
 8007442:	2308      	moveq	r3, #8
 8007444:	2100      	movs	r1, #0
 8007446:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800744a:	6866      	ldr	r6, [r4, #4]
 800744c:	60a6      	str	r6, [r4, #8]
 800744e:	2e00      	cmp	r6, #0
 8007450:	db05      	blt.n	800745e <_printf_i+0x10e>
 8007452:	6821      	ldr	r1, [r4, #0]
 8007454:	432e      	orrs	r6, r5
 8007456:	f021 0104 	bic.w	r1, r1, #4
 800745a:	6021      	str	r1, [r4, #0]
 800745c:	d04b      	beq.n	80074f6 <_printf_i+0x1a6>
 800745e:	4616      	mov	r6, r2
 8007460:	fbb5 f1f3 	udiv	r1, r5, r3
 8007464:	fb03 5711 	mls	r7, r3, r1, r5
 8007468:	5dc7      	ldrb	r7, [r0, r7]
 800746a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800746e:	462f      	mov	r7, r5
 8007470:	42bb      	cmp	r3, r7
 8007472:	460d      	mov	r5, r1
 8007474:	d9f4      	bls.n	8007460 <_printf_i+0x110>
 8007476:	2b08      	cmp	r3, #8
 8007478:	d10b      	bne.n	8007492 <_printf_i+0x142>
 800747a:	6823      	ldr	r3, [r4, #0]
 800747c:	07df      	lsls	r7, r3, #31
 800747e:	d508      	bpl.n	8007492 <_printf_i+0x142>
 8007480:	6923      	ldr	r3, [r4, #16]
 8007482:	6861      	ldr	r1, [r4, #4]
 8007484:	4299      	cmp	r1, r3
 8007486:	bfde      	ittt	le
 8007488:	2330      	movle	r3, #48	@ 0x30
 800748a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800748e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007492:	1b92      	subs	r2, r2, r6
 8007494:	6122      	str	r2, [r4, #16]
 8007496:	f8cd a000 	str.w	sl, [sp]
 800749a:	464b      	mov	r3, r9
 800749c:	aa03      	add	r2, sp, #12
 800749e:	4621      	mov	r1, r4
 80074a0:	4640      	mov	r0, r8
 80074a2:	f7ff fee7 	bl	8007274 <_printf_common>
 80074a6:	3001      	adds	r0, #1
 80074a8:	d14a      	bne.n	8007540 <_printf_i+0x1f0>
 80074aa:	f04f 30ff 	mov.w	r0, #4294967295
 80074ae:	b004      	add	sp, #16
 80074b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074b4:	6823      	ldr	r3, [r4, #0]
 80074b6:	f043 0320 	orr.w	r3, r3, #32
 80074ba:	6023      	str	r3, [r4, #0]
 80074bc:	4832      	ldr	r0, [pc, #200]	@ (8007588 <_printf_i+0x238>)
 80074be:	2778      	movs	r7, #120	@ 0x78
 80074c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80074c4:	6823      	ldr	r3, [r4, #0]
 80074c6:	6831      	ldr	r1, [r6, #0]
 80074c8:	061f      	lsls	r7, r3, #24
 80074ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80074ce:	d402      	bmi.n	80074d6 <_printf_i+0x186>
 80074d0:	065f      	lsls	r7, r3, #25
 80074d2:	bf48      	it	mi
 80074d4:	b2ad      	uxthmi	r5, r5
 80074d6:	6031      	str	r1, [r6, #0]
 80074d8:	07d9      	lsls	r1, r3, #31
 80074da:	bf44      	itt	mi
 80074dc:	f043 0320 	orrmi.w	r3, r3, #32
 80074e0:	6023      	strmi	r3, [r4, #0]
 80074e2:	b11d      	cbz	r5, 80074ec <_printf_i+0x19c>
 80074e4:	2310      	movs	r3, #16
 80074e6:	e7ad      	b.n	8007444 <_printf_i+0xf4>
 80074e8:	4826      	ldr	r0, [pc, #152]	@ (8007584 <_printf_i+0x234>)
 80074ea:	e7e9      	b.n	80074c0 <_printf_i+0x170>
 80074ec:	6823      	ldr	r3, [r4, #0]
 80074ee:	f023 0320 	bic.w	r3, r3, #32
 80074f2:	6023      	str	r3, [r4, #0]
 80074f4:	e7f6      	b.n	80074e4 <_printf_i+0x194>
 80074f6:	4616      	mov	r6, r2
 80074f8:	e7bd      	b.n	8007476 <_printf_i+0x126>
 80074fa:	6833      	ldr	r3, [r6, #0]
 80074fc:	6825      	ldr	r5, [r4, #0]
 80074fe:	6961      	ldr	r1, [r4, #20]
 8007500:	1d18      	adds	r0, r3, #4
 8007502:	6030      	str	r0, [r6, #0]
 8007504:	062e      	lsls	r6, r5, #24
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	d501      	bpl.n	800750e <_printf_i+0x1be>
 800750a:	6019      	str	r1, [r3, #0]
 800750c:	e002      	b.n	8007514 <_printf_i+0x1c4>
 800750e:	0668      	lsls	r0, r5, #25
 8007510:	d5fb      	bpl.n	800750a <_printf_i+0x1ba>
 8007512:	8019      	strh	r1, [r3, #0]
 8007514:	2300      	movs	r3, #0
 8007516:	6123      	str	r3, [r4, #16]
 8007518:	4616      	mov	r6, r2
 800751a:	e7bc      	b.n	8007496 <_printf_i+0x146>
 800751c:	6833      	ldr	r3, [r6, #0]
 800751e:	1d1a      	adds	r2, r3, #4
 8007520:	6032      	str	r2, [r6, #0]
 8007522:	681e      	ldr	r6, [r3, #0]
 8007524:	6862      	ldr	r2, [r4, #4]
 8007526:	2100      	movs	r1, #0
 8007528:	4630      	mov	r0, r6
 800752a:	f7f8 fe51 	bl	80001d0 <memchr>
 800752e:	b108      	cbz	r0, 8007534 <_printf_i+0x1e4>
 8007530:	1b80      	subs	r0, r0, r6
 8007532:	6060      	str	r0, [r4, #4]
 8007534:	6863      	ldr	r3, [r4, #4]
 8007536:	6123      	str	r3, [r4, #16]
 8007538:	2300      	movs	r3, #0
 800753a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800753e:	e7aa      	b.n	8007496 <_printf_i+0x146>
 8007540:	6923      	ldr	r3, [r4, #16]
 8007542:	4632      	mov	r2, r6
 8007544:	4649      	mov	r1, r9
 8007546:	4640      	mov	r0, r8
 8007548:	47d0      	blx	sl
 800754a:	3001      	adds	r0, #1
 800754c:	d0ad      	beq.n	80074aa <_printf_i+0x15a>
 800754e:	6823      	ldr	r3, [r4, #0]
 8007550:	079b      	lsls	r3, r3, #30
 8007552:	d413      	bmi.n	800757c <_printf_i+0x22c>
 8007554:	68e0      	ldr	r0, [r4, #12]
 8007556:	9b03      	ldr	r3, [sp, #12]
 8007558:	4298      	cmp	r0, r3
 800755a:	bfb8      	it	lt
 800755c:	4618      	movlt	r0, r3
 800755e:	e7a6      	b.n	80074ae <_printf_i+0x15e>
 8007560:	2301      	movs	r3, #1
 8007562:	4632      	mov	r2, r6
 8007564:	4649      	mov	r1, r9
 8007566:	4640      	mov	r0, r8
 8007568:	47d0      	blx	sl
 800756a:	3001      	adds	r0, #1
 800756c:	d09d      	beq.n	80074aa <_printf_i+0x15a>
 800756e:	3501      	adds	r5, #1
 8007570:	68e3      	ldr	r3, [r4, #12]
 8007572:	9903      	ldr	r1, [sp, #12]
 8007574:	1a5b      	subs	r3, r3, r1
 8007576:	42ab      	cmp	r3, r5
 8007578:	dcf2      	bgt.n	8007560 <_printf_i+0x210>
 800757a:	e7eb      	b.n	8007554 <_printf_i+0x204>
 800757c:	2500      	movs	r5, #0
 800757e:	f104 0619 	add.w	r6, r4, #25
 8007582:	e7f5      	b.n	8007570 <_printf_i+0x220>
 8007584:	080079f1 	.word	0x080079f1
 8007588:	08007a02 	.word	0x08007a02

0800758c <__sflush_r>:
 800758c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007594:	0716      	lsls	r6, r2, #28
 8007596:	4605      	mov	r5, r0
 8007598:	460c      	mov	r4, r1
 800759a:	d454      	bmi.n	8007646 <__sflush_r+0xba>
 800759c:	684b      	ldr	r3, [r1, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	dc02      	bgt.n	80075a8 <__sflush_r+0x1c>
 80075a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	dd48      	ble.n	800763a <__sflush_r+0xae>
 80075a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075aa:	2e00      	cmp	r6, #0
 80075ac:	d045      	beq.n	800763a <__sflush_r+0xae>
 80075ae:	2300      	movs	r3, #0
 80075b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80075b4:	682f      	ldr	r7, [r5, #0]
 80075b6:	6a21      	ldr	r1, [r4, #32]
 80075b8:	602b      	str	r3, [r5, #0]
 80075ba:	d030      	beq.n	800761e <__sflush_r+0x92>
 80075bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80075be:	89a3      	ldrh	r3, [r4, #12]
 80075c0:	0759      	lsls	r1, r3, #29
 80075c2:	d505      	bpl.n	80075d0 <__sflush_r+0x44>
 80075c4:	6863      	ldr	r3, [r4, #4]
 80075c6:	1ad2      	subs	r2, r2, r3
 80075c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80075ca:	b10b      	cbz	r3, 80075d0 <__sflush_r+0x44>
 80075cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80075ce:	1ad2      	subs	r2, r2, r3
 80075d0:	2300      	movs	r3, #0
 80075d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075d4:	6a21      	ldr	r1, [r4, #32]
 80075d6:	4628      	mov	r0, r5
 80075d8:	47b0      	blx	r6
 80075da:	1c43      	adds	r3, r0, #1
 80075dc:	89a3      	ldrh	r3, [r4, #12]
 80075de:	d106      	bne.n	80075ee <__sflush_r+0x62>
 80075e0:	6829      	ldr	r1, [r5, #0]
 80075e2:	291d      	cmp	r1, #29
 80075e4:	d82b      	bhi.n	800763e <__sflush_r+0xb2>
 80075e6:	4a2a      	ldr	r2, [pc, #168]	@ (8007690 <__sflush_r+0x104>)
 80075e8:	40ca      	lsrs	r2, r1
 80075ea:	07d6      	lsls	r6, r2, #31
 80075ec:	d527      	bpl.n	800763e <__sflush_r+0xb2>
 80075ee:	2200      	movs	r2, #0
 80075f0:	6062      	str	r2, [r4, #4]
 80075f2:	04d9      	lsls	r1, r3, #19
 80075f4:	6922      	ldr	r2, [r4, #16]
 80075f6:	6022      	str	r2, [r4, #0]
 80075f8:	d504      	bpl.n	8007604 <__sflush_r+0x78>
 80075fa:	1c42      	adds	r2, r0, #1
 80075fc:	d101      	bne.n	8007602 <__sflush_r+0x76>
 80075fe:	682b      	ldr	r3, [r5, #0]
 8007600:	b903      	cbnz	r3, 8007604 <__sflush_r+0x78>
 8007602:	6560      	str	r0, [r4, #84]	@ 0x54
 8007604:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007606:	602f      	str	r7, [r5, #0]
 8007608:	b1b9      	cbz	r1, 800763a <__sflush_r+0xae>
 800760a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800760e:	4299      	cmp	r1, r3
 8007610:	d002      	beq.n	8007618 <__sflush_r+0x8c>
 8007612:	4628      	mov	r0, r5
 8007614:	f7ff fbf4 	bl	8006e00 <_free_r>
 8007618:	2300      	movs	r3, #0
 800761a:	6363      	str	r3, [r4, #52]	@ 0x34
 800761c:	e00d      	b.n	800763a <__sflush_r+0xae>
 800761e:	2301      	movs	r3, #1
 8007620:	4628      	mov	r0, r5
 8007622:	47b0      	blx	r6
 8007624:	4602      	mov	r2, r0
 8007626:	1c50      	adds	r0, r2, #1
 8007628:	d1c9      	bne.n	80075be <__sflush_r+0x32>
 800762a:	682b      	ldr	r3, [r5, #0]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d0c6      	beq.n	80075be <__sflush_r+0x32>
 8007630:	2b1d      	cmp	r3, #29
 8007632:	d001      	beq.n	8007638 <__sflush_r+0xac>
 8007634:	2b16      	cmp	r3, #22
 8007636:	d11e      	bne.n	8007676 <__sflush_r+0xea>
 8007638:	602f      	str	r7, [r5, #0]
 800763a:	2000      	movs	r0, #0
 800763c:	e022      	b.n	8007684 <__sflush_r+0xf8>
 800763e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007642:	b21b      	sxth	r3, r3
 8007644:	e01b      	b.n	800767e <__sflush_r+0xf2>
 8007646:	690f      	ldr	r7, [r1, #16]
 8007648:	2f00      	cmp	r7, #0
 800764a:	d0f6      	beq.n	800763a <__sflush_r+0xae>
 800764c:	0793      	lsls	r3, r2, #30
 800764e:	680e      	ldr	r6, [r1, #0]
 8007650:	bf08      	it	eq
 8007652:	694b      	ldreq	r3, [r1, #20]
 8007654:	600f      	str	r7, [r1, #0]
 8007656:	bf18      	it	ne
 8007658:	2300      	movne	r3, #0
 800765a:	eba6 0807 	sub.w	r8, r6, r7
 800765e:	608b      	str	r3, [r1, #8]
 8007660:	f1b8 0f00 	cmp.w	r8, #0
 8007664:	dde9      	ble.n	800763a <__sflush_r+0xae>
 8007666:	6a21      	ldr	r1, [r4, #32]
 8007668:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800766a:	4643      	mov	r3, r8
 800766c:	463a      	mov	r2, r7
 800766e:	4628      	mov	r0, r5
 8007670:	47b0      	blx	r6
 8007672:	2800      	cmp	r0, #0
 8007674:	dc08      	bgt.n	8007688 <__sflush_r+0xfc>
 8007676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800767a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800767e:	81a3      	strh	r3, [r4, #12]
 8007680:	f04f 30ff 	mov.w	r0, #4294967295
 8007684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007688:	4407      	add	r7, r0
 800768a:	eba8 0800 	sub.w	r8, r8, r0
 800768e:	e7e7      	b.n	8007660 <__sflush_r+0xd4>
 8007690:	20400001 	.word	0x20400001

08007694 <_fflush_r>:
 8007694:	b538      	push	{r3, r4, r5, lr}
 8007696:	690b      	ldr	r3, [r1, #16]
 8007698:	4605      	mov	r5, r0
 800769a:	460c      	mov	r4, r1
 800769c:	b913      	cbnz	r3, 80076a4 <_fflush_r+0x10>
 800769e:	2500      	movs	r5, #0
 80076a0:	4628      	mov	r0, r5
 80076a2:	bd38      	pop	{r3, r4, r5, pc}
 80076a4:	b118      	cbz	r0, 80076ae <_fflush_r+0x1a>
 80076a6:	6a03      	ldr	r3, [r0, #32]
 80076a8:	b90b      	cbnz	r3, 80076ae <_fflush_r+0x1a>
 80076aa:	f7ff f9af 	bl	8006a0c <__sinit>
 80076ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d0f3      	beq.n	800769e <_fflush_r+0xa>
 80076b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80076b8:	07d0      	lsls	r0, r2, #31
 80076ba:	d404      	bmi.n	80076c6 <_fflush_r+0x32>
 80076bc:	0599      	lsls	r1, r3, #22
 80076be:	d402      	bmi.n	80076c6 <_fflush_r+0x32>
 80076c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076c2:	f7ff fb9a 	bl	8006dfa <__retarget_lock_acquire_recursive>
 80076c6:	4628      	mov	r0, r5
 80076c8:	4621      	mov	r1, r4
 80076ca:	f7ff ff5f 	bl	800758c <__sflush_r>
 80076ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076d0:	07da      	lsls	r2, r3, #31
 80076d2:	4605      	mov	r5, r0
 80076d4:	d4e4      	bmi.n	80076a0 <_fflush_r+0xc>
 80076d6:	89a3      	ldrh	r3, [r4, #12]
 80076d8:	059b      	lsls	r3, r3, #22
 80076da:	d4e1      	bmi.n	80076a0 <_fflush_r+0xc>
 80076dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076de:	f7ff fb8d 	bl	8006dfc <__retarget_lock_release_recursive>
 80076e2:	e7dd      	b.n	80076a0 <_fflush_r+0xc>

080076e4 <__swhatbuf_r>:
 80076e4:	b570      	push	{r4, r5, r6, lr}
 80076e6:	460c      	mov	r4, r1
 80076e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076ec:	2900      	cmp	r1, #0
 80076ee:	b096      	sub	sp, #88	@ 0x58
 80076f0:	4615      	mov	r5, r2
 80076f2:	461e      	mov	r6, r3
 80076f4:	da0d      	bge.n	8007712 <__swhatbuf_r+0x2e>
 80076f6:	89a3      	ldrh	r3, [r4, #12]
 80076f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80076fc:	f04f 0100 	mov.w	r1, #0
 8007700:	bf14      	ite	ne
 8007702:	2340      	movne	r3, #64	@ 0x40
 8007704:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007708:	2000      	movs	r0, #0
 800770a:	6031      	str	r1, [r6, #0]
 800770c:	602b      	str	r3, [r5, #0]
 800770e:	b016      	add	sp, #88	@ 0x58
 8007710:	bd70      	pop	{r4, r5, r6, pc}
 8007712:	466a      	mov	r2, sp
 8007714:	f000 f848 	bl	80077a8 <_fstat_r>
 8007718:	2800      	cmp	r0, #0
 800771a:	dbec      	blt.n	80076f6 <__swhatbuf_r+0x12>
 800771c:	9901      	ldr	r1, [sp, #4]
 800771e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007722:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007726:	4259      	negs	r1, r3
 8007728:	4159      	adcs	r1, r3
 800772a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800772e:	e7eb      	b.n	8007708 <__swhatbuf_r+0x24>

08007730 <__smakebuf_r>:
 8007730:	898b      	ldrh	r3, [r1, #12]
 8007732:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007734:	079d      	lsls	r5, r3, #30
 8007736:	4606      	mov	r6, r0
 8007738:	460c      	mov	r4, r1
 800773a:	d507      	bpl.n	800774c <__smakebuf_r+0x1c>
 800773c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007740:	6023      	str	r3, [r4, #0]
 8007742:	6123      	str	r3, [r4, #16]
 8007744:	2301      	movs	r3, #1
 8007746:	6163      	str	r3, [r4, #20]
 8007748:	b003      	add	sp, #12
 800774a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800774c:	ab01      	add	r3, sp, #4
 800774e:	466a      	mov	r2, sp
 8007750:	f7ff ffc8 	bl	80076e4 <__swhatbuf_r>
 8007754:	9f00      	ldr	r7, [sp, #0]
 8007756:	4605      	mov	r5, r0
 8007758:	4639      	mov	r1, r7
 800775a:	4630      	mov	r0, r6
 800775c:	f7ff fbbc 	bl	8006ed8 <_malloc_r>
 8007760:	b948      	cbnz	r0, 8007776 <__smakebuf_r+0x46>
 8007762:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007766:	059a      	lsls	r2, r3, #22
 8007768:	d4ee      	bmi.n	8007748 <__smakebuf_r+0x18>
 800776a:	f023 0303 	bic.w	r3, r3, #3
 800776e:	f043 0302 	orr.w	r3, r3, #2
 8007772:	81a3      	strh	r3, [r4, #12]
 8007774:	e7e2      	b.n	800773c <__smakebuf_r+0xc>
 8007776:	89a3      	ldrh	r3, [r4, #12]
 8007778:	6020      	str	r0, [r4, #0]
 800777a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800777e:	81a3      	strh	r3, [r4, #12]
 8007780:	9b01      	ldr	r3, [sp, #4]
 8007782:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007786:	b15b      	cbz	r3, 80077a0 <__smakebuf_r+0x70>
 8007788:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800778c:	4630      	mov	r0, r6
 800778e:	f000 f81d 	bl	80077cc <_isatty_r>
 8007792:	b128      	cbz	r0, 80077a0 <__smakebuf_r+0x70>
 8007794:	89a3      	ldrh	r3, [r4, #12]
 8007796:	f023 0303 	bic.w	r3, r3, #3
 800779a:	f043 0301 	orr.w	r3, r3, #1
 800779e:	81a3      	strh	r3, [r4, #12]
 80077a0:	89a3      	ldrh	r3, [r4, #12]
 80077a2:	431d      	orrs	r5, r3
 80077a4:	81a5      	strh	r5, [r4, #12]
 80077a6:	e7cf      	b.n	8007748 <__smakebuf_r+0x18>

080077a8 <_fstat_r>:
 80077a8:	b538      	push	{r3, r4, r5, lr}
 80077aa:	4d07      	ldr	r5, [pc, #28]	@ (80077c8 <_fstat_r+0x20>)
 80077ac:	2300      	movs	r3, #0
 80077ae:	4604      	mov	r4, r0
 80077b0:	4608      	mov	r0, r1
 80077b2:	4611      	mov	r1, r2
 80077b4:	602b      	str	r3, [r5, #0]
 80077b6:	f7fa fd6a 	bl	800228e <_fstat>
 80077ba:	1c43      	adds	r3, r0, #1
 80077bc:	d102      	bne.n	80077c4 <_fstat_r+0x1c>
 80077be:	682b      	ldr	r3, [r5, #0]
 80077c0:	b103      	cbz	r3, 80077c4 <_fstat_r+0x1c>
 80077c2:	6023      	str	r3, [r4, #0]
 80077c4:	bd38      	pop	{r3, r4, r5, pc}
 80077c6:	bf00      	nop
 80077c8:	20002080 	.word	0x20002080

080077cc <_isatty_r>:
 80077cc:	b538      	push	{r3, r4, r5, lr}
 80077ce:	4d06      	ldr	r5, [pc, #24]	@ (80077e8 <_isatty_r+0x1c>)
 80077d0:	2300      	movs	r3, #0
 80077d2:	4604      	mov	r4, r0
 80077d4:	4608      	mov	r0, r1
 80077d6:	602b      	str	r3, [r5, #0]
 80077d8:	f7fa fd69 	bl	80022ae <_isatty>
 80077dc:	1c43      	adds	r3, r0, #1
 80077de:	d102      	bne.n	80077e6 <_isatty_r+0x1a>
 80077e0:	682b      	ldr	r3, [r5, #0]
 80077e2:	b103      	cbz	r3, 80077e6 <_isatty_r+0x1a>
 80077e4:	6023      	str	r3, [r4, #0]
 80077e6:	bd38      	pop	{r3, r4, r5, pc}
 80077e8:	20002080 	.word	0x20002080

080077ec <_sbrk_r>:
 80077ec:	b538      	push	{r3, r4, r5, lr}
 80077ee:	4d06      	ldr	r5, [pc, #24]	@ (8007808 <_sbrk_r+0x1c>)
 80077f0:	2300      	movs	r3, #0
 80077f2:	4604      	mov	r4, r0
 80077f4:	4608      	mov	r0, r1
 80077f6:	602b      	str	r3, [r5, #0]
 80077f8:	f7fa fd72 	bl	80022e0 <_sbrk>
 80077fc:	1c43      	adds	r3, r0, #1
 80077fe:	d102      	bne.n	8007806 <_sbrk_r+0x1a>
 8007800:	682b      	ldr	r3, [r5, #0]
 8007802:	b103      	cbz	r3, 8007806 <_sbrk_r+0x1a>
 8007804:	6023      	str	r3, [r4, #0]
 8007806:	bd38      	pop	{r3, r4, r5, pc}
 8007808:	20002080 	.word	0x20002080

0800780c <_init>:
 800780c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800780e:	bf00      	nop
 8007810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007812:	bc08      	pop	{r3}
 8007814:	469e      	mov	lr, r3
 8007816:	4770      	bx	lr

08007818 <_fini>:
 8007818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800781a:	bf00      	nop
 800781c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800781e:	bc08      	pop	{r3}
 8007820:	469e      	mov	lr, r3
 8007822:	4770      	bx	lr
