Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Top_Schema.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Schema.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Schema"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : Top_Schema
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Fabian/Desktop/DCF_77/multiplexer.vhd" in Library work.
Entity <multiplexer> compiled.
Entity <multiplexer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Fabian/Desktop/DCF_77/bcd2seg.vhd" in Library work.
Entity <bcd2seg> compiled.
Entity <bcd2seg> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Fabian/Desktop/DCF_77/lcd_exnor.vhd" in Library work.
Entity <lcd_exnor> compiled.
Entity <lcd_exnor> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Fabian/Desktop/DCF_77/Counter_3_9.vhd" in Library work.
Entity <Counter_3_9> compiled.
Entity <Counter_3_9> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Fabian/Desktop/DCF_77/counter.vhd" in Library work.
Entity <counter> compiled.
Entity <counter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Fabian/Desktop/DCF_77/divider.vhd" in Library work.
Entity <divider> compiled.
Entity <divider> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Fabian/Desktop/DCF_77/DCF_77_Decoder.vhd" in Library work.
Entity <DCF_77_Decoder> compiled.
Entity <DCF_77_Decoder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Fabian/Desktop/DCF_77/Top_Schema.vhf" in Library work.
Entity <display_module_MUSER_Top_Schema> compiled.
Entity <display_module_MUSER_Top_Schema> (Architecture <BEHAVIORAL>) compiled.
Entity <Clock_MUSER_Top_Schema> compiled.
Entity <Clock_MUSER_Top_Schema> (Architecture <BEHAVIORAL>) compiled.
Entity <Top_Schema> compiled.
Entity <Top_Schema> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Fabian/Desktop/DCF_77/Clock.vhf" in Library work.
Entity <Clock> compiled.
Entity <Clock> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Fabian/Desktop/DCF_77/display_module.vhf" in Library work.
Entity <display_module> compiled.
Entity <display_module> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top_Schema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <Clock_MUSER_Top_Schema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <display_module_MUSER_Top_Schema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <divider> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DCF_77_Decoder> in library <work> (architecture <Behavioral>) with generics.
	fa = 128
	nothing_trigger = 40
	one_max = 230
	one_min = 170
	zero_max = 130
	zero_min = 80
	zero_time_to_sync = 1300

Analyzing hierarchy for entity <Counter_3_9> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <Behavioral>) with generics.
	count_max_value = "0101"

Analyzing hierarchy for entity <counter> in library <work> (architecture <Behavioral>) with generics.
	count_max_value = "1001"

Analyzing hierarchy for entity <counter> in library <work> (architecture <Behavioral>) with generics.
	count_max_value = "0010"

Analyzing hierarchy for entity <multiplexer> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <bcd2seg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <lcd_exnor> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top_Schema> in library <work> (Architecture <BEHAVIORAL>).
Entity <Top_Schema> analyzed. Unit <Top_Schema> generated.

Analyzing Entity <Clock_MUSER_Top_Schema> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/Fabian/Desktop/DCF_77/Top_Schema.vhf" line 384: Unconnected output port 'co' of component 'counter'.
Entity <Clock_MUSER_Top_Schema> analyzed. Unit <Clock_MUSER_Top_Schema> generated.

Analyzing Entity <Counter_3_9> in library <work> (Architecture <Behavioral>).
Entity <Counter_3_9> analyzed. Unit <Counter_3_9> generated.

Analyzing generic Entity <counter.1> in library <work> (Architecture <Behavioral>).
	count_max_value = "0101"
Entity <counter.1> analyzed. Unit <counter.1> generated.

Analyzing generic Entity <counter.2> in library <work> (Architecture <Behavioral>).
	count_max_value = "1001"
Entity <counter.2> analyzed. Unit <counter.2> generated.

Analyzing generic Entity <counter.3> in library <work> (Architecture <Behavioral>).
	count_max_value = "0010"
Entity <counter.3> analyzed. Unit <counter.3> generated.

Analyzing Entity <display_module_MUSER_Top_Schema> in library <work> (Architecture <BEHAVIORAL>).
Entity <display_module_MUSER_Top_Schema> analyzed. Unit <display_module_MUSER_Top_Schema> generated.

Analyzing Entity <multiplexer> in library <work> (Architecture <Behavioral>).
Entity <multiplexer> analyzed. Unit <multiplexer> generated.

Analyzing Entity <bcd2seg> in library <work> (Architecture <Behavioral>).
Entity <bcd2seg> analyzed. Unit <bcd2seg> generated.

Analyzing Entity <lcd_exnor> in library <work> (Architecture <Behavioral>).
Entity <lcd_exnor> analyzed. Unit <lcd_exnor> generated.

Analyzing Entity <divider> in library <work> (Architecture <Behavioral>).
Entity <divider> analyzed. Unit <divider> generated.

Analyzing generic Entity <DCF_77_Decoder> in library <work> (Architecture <Behavioral>).
	fa = 128
	nothing_trigger = 40
	one_max = 230
	one_min = 170
	zero_max = 130
	zero_min = 80
	zero_time_to_sync = 1300
Entity <DCF_77_Decoder> analyzed. Unit <DCF_77_Decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divider>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/divider.vhd".
    Found 15-bit up counter for signal <clkCnt>.
    Summary:
	inferred   1 Counter(s).
Unit <divider> synthesized.


Synthesizing Unit <DCF_77_Decoder>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/DCF_77_Decoder.vhd".
    Found 59-bit register for signal <data>.
    Found 5-bit comparator greatequal for signal <data$cmp_ge0000> created at line 139.
    Found 5-bit comparator greatequal for signal <data$cmp_ge0001> created at line 146.
    Found 5-bit comparator greater for signal <data$cmp_gt0000> created at line 146.
    Found 5-bit comparator lessequal for signal <data$cmp_le0000> created at line 146.
    Found 5-bit comparator less for signal <data$cmp_lt0000> created at line 143.
    Found 5-bit comparator less for signal <data$cmp_lt0001> created at line 146.
    Found 4-bit register for signal <day_one_reg>.
    Found 2-bit register for signal <day_ten_reg>.
    Found 5-bit register for signal <max_holder>.
    Found 5-bit comparator lessequal for signal <max_holder$cmp_le0000> created at line 133.
    Found 5-bit comparator lessequal for signal <max_holder$cmp_le0001> created at line 132.
    Found 5-bit comparator less for signal <max_holder$cmp_lt0000> created at line 139.
    Found 5-bit updown counter for signal <mean>.
    Found 5-bit comparator greater for signal <mean$cmp_gt0000> created at line 101.
    Found 5-bit comparator less for signal <mean$cmp_lt0000> created at line 98.
    Found 4-bit register for signal <month_one_reg>.
    Found 1-bit register for signal <month_ten_reg>.
    Found 5-bit comparator greatequal for signal <sync_next$cmp_ge0000> created at line 153.
    Found 8-bit comparator greatequal for signal <sync_next$cmp_ge0001> created at line 154.
    Found 1-bit xor8 for signal <sync_next$xor0000>.
    Found 1-bit xor7 for signal <sync_next$xor0001>.
    Found 1-bit xor23 for signal <sync_next$xor0002>.
    Found 1-bit register for signal <sync_reg>.
    Found 4-bit register for signal <year_one_reg>.
    Found 4-bit register for signal <year_ten_reg>.
    Found 8-bit comparator less for signal <year_ten_reg$cmp_lt0000> created at line 154.
    Found 5-bit comparator less for signal <year_ten_reg$cmp_lt0001> created at line 153.
    Found 8-bit up counter for signal <zero_time>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 Comparator(s).
Unit <DCF_77_Decoder> synthesized.


Synthesizing Unit <Counter_3_9>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/Counter_3_9.vhd".
    Found 4-bit up counter for signal <count_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_3_9> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/counter.vhd".
    Found 4-bit up counter for signal <count_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/counter.vhd".
    Found 4-bit up counter for signal <count_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/counter.vhd".
    Found 4-bit up counter for signal <count_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <multiplexer>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/multiplexer.vhd".
Unit <multiplexer> synthesized.


Synthesizing Unit <bcd2seg>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/bcd2seg.vhd".
    Found 10x7-bit ROM for signal <Seg>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd2seg> synthesized.


Synthesizing Unit <lcd_exnor>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/lcd_exnor.vhd".
    Found 1-bit xor2 for signal <out1_0$xor0000>.
    Found 1-bit xor2 for signal <out1_1$xor0000>.
    Found 1-bit xor2 for signal <out1_2$xor0000>.
    Found 1-bit xor2 for signal <out1_3$xor0000>.
    Found 1-bit xor2 for signal <out1_4$xor0000>.
    Found 1-bit xor2 for signal <out1_5$xor0000>.
    Found 1-bit xor2 for signal <out1_6$xor0000>.
    Summary:
	inferred   7 Xor(s).
Unit <lcd_exnor> synthesized.


Synthesizing Unit <Clock_MUSER_Top_Schema>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/Top_Schema.vhf".
Unit <Clock_MUSER_Top_Schema> synthesized.


Synthesizing Unit <display_module_MUSER_Top_Schema>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/Top_Schema.vhf".
Unit <display_module_MUSER_Top_Schema> synthesized.


Synthesizing Unit <Top_Schema>.
    Related source file is "C:/Users/Fabian/Desktop/DCF_77/Top_Schema.vhf".
Unit <Top_Schema> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 10x7-bit ROM                                          : 6
# Counters                                             : 9
 15-bit up counter                                     : 1
 4-bit up counter                                      : 6
 5-bit updown counter                                  : 1
 8-bit up counter                                      : 1
# Registers                                            : 9
 1-bit register                                        : 2
 2-bit register                                        : 1
 4-bit register                                        : 4
 5-bit register                                        : 1
 59-bit register                                       : 1
# Comparators                                          : 15
 5-bit comparator greatequal                           : 3
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 5
 5-bit comparator lessequal                            : 3
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1
# Xors                                                 : 45
 1-bit xor2                                            : 42
 1-bit xor23                                           : 1
 1-bit xor7                                            : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 10x7-bit ROM                                          : 6
# Counters                                             : 9
 15-bit up counter                                     : 1
 4-bit up counter                                      : 6
 5-bit updown counter                                  : 1
 8-bit up counter                                      : 1
# Xors                                                 : 3
 1-bit xor23                                           : 1
 1-bit xor7                                            : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top_Schema> ...

Optimizing unit <multiplexer> ...

Optimizing unit <bcd2seg> ...

Optimizing unit <lcd_exnor> ...

Optimizing unit <display_module_MUSER_Top_Schema> ...

Optimizing unit <divider> ...

Optimizing unit <Counter_3_9> ...
  implementation constraint: INIT=r	 : count_reg_2
  implementation constraint: INIT=r	 : count_reg_3
  implementation constraint: INIT=r	 : count_reg_0
  implementation constraint: INIT=r	 : count_reg_1

Optimizing unit <counter_1> ...
  implementation constraint: INIT=r	 : count_reg_2
  implementation constraint: INIT=r	 : count_reg_3
  implementation constraint: INIT=r	 : count_reg_0
  implementation constraint: INIT=r	 : count_reg_1

Optimizing unit <counter_2> ...
  implementation constraint: INIT=r	 : count_reg_2
  implementation constraint: INIT=r	 : count_reg_3
  implementation constraint: INIT=r	 : count_reg_0
  implementation constraint: INIT=r	 : count_reg_1

Optimizing unit <counter_3> ...
  implementation constraint: INIT=r	 : count_reg_2
  implementation constraint: INIT=r	 : count_reg_3
  implementation constraint: INIT=r	 : count_reg_0
  implementation constraint: INIT=r	 : count_reg_1

Optimizing unit <Clock_MUSER_Top_Schema> ...

Optimizing unit <DCF_77_Decoder> ...
  implementation constraint: INIT=r	 : year_ten_reg_0
  implementation constraint: INIT=r	 : max_holder_0
  implementation constraint: INIT=r	 : day_one_reg_0
  implementation constraint: INIT=r	 : month_one_reg_0
  implementation constraint: INIT=r	 : data_58
  implementation constraint: INIT=r	 : day_ten_reg_0
  implementation constraint: INIT=r	 : year_one_reg_0
  implementation constraint: INIT=r	 : month_ten_reg
  implementation constraint: INIT=r	 : sync_reg
  implementation constraint: INIT=r	 : year_one_reg_3
  implementation constraint: INIT=r	 : year_one_reg_2
  implementation constraint: INIT=r	 : year_one_reg_1
  implementation constraint: INIT=r	 : day_ten_reg_1
  implementation constraint: INIT=r	 : data_0
  implementation constraint: INIT=r	 : data_1
  implementation constraint: INIT=r	 : data_2
  implementation constraint: INIT=r	 : data_3
  implementation constraint: INIT=r	 : data_4
  implementation constraint: INIT=r	 : data_5
  implementation constraint: INIT=r	 : data_6
  implementation constraint: INIT=r	 : data_7
  implementation constraint: INIT=r	 : data_8
  implementation constraint: INIT=r	 : data_9
  implementation constraint: INIT=r	 : data_10
  implementation constraint: INIT=r	 : data_11
  implementation constraint: INIT=r	 : data_12
  implementation constraint: INIT=r	 : data_13
  implementation constraint: INIT=r	 : data_14
  implementation constraint: INIT=r	 : data_15
  implementation constraint: INIT=r	 : data_16
  implementation constraint: INIT=r	 : data_17
  implementation constraint: INIT=r	 : data_18
  implementation constraint: INIT=r	 : data_19
  implementation constraint: INIT=r	 : data_20
  implementation constraint: INIT=r	 : data_21
  implementation constraint: INIT=r	 : data_22
  implementation constraint: INIT=r	 : data_23
  implementation constraint: INIT=r	 : data_24
  implementation constraint: INIT=r	 : data_25
  implementation constraint: INIT=r	 : data_26
  implementation constraint: INIT=r	 : data_27
  implementation constraint: INIT=r	 : data_28
  implementation constraint: INIT=r	 : data_29
  implementation constraint: INIT=r	 : data_30
  implementation constraint: INIT=r	 : data_31
  implementation constraint: INIT=r	 : data_32
  implementation constraint: INIT=r	 : data_33
  implementation constraint: INIT=r	 : data_34
  implementation constraint: INIT=r	 : data_35
  implementation constraint: INIT=r	 : data_36
  implementation constraint: INIT=r	 : data_37
  implementation constraint: INIT=r	 : data_38
  implementation constraint: INIT=r	 : data_39
  implementation constraint: INIT=r	 : data_40
  implementation constraint: INIT=r	 : data_41
  implementation constraint: INIT=r	 : data_42
  implementation constraint: INIT=r	 : data_43
  implementation constraint: INIT=r	 : data_44
  implementation constraint: INIT=r	 : data_45
  implementation constraint: INIT=r	 : data_46
  implementation constraint: INIT=r	 : data_47
  implementation constraint: INIT=r	 : data_48
  implementation constraint: INIT=r	 : data_49
  implementation constraint: INIT=r	 : data_50
  implementation constraint: INIT=r	 : data_51
  implementation constraint: INIT=r	 : data_52
  implementation constraint: INIT=r	 : data_53
  implementation constraint: INIT=r	 : data_54
  implementation constraint: INIT=r	 : data_55
  implementation constraint: INIT=r	 : data_56
  implementation constraint: INIT=r	 : data_57
  implementation constraint: INIT=r	 : month_one_reg_3
  implementation constraint: INIT=r	 : month_one_reg_2
  implementation constraint: INIT=r	 : month_one_reg_1
  implementation constraint: INIT=r	 : day_one_reg_3
  implementation constraint: INIT=r	 : day_one_reg_2
  implementation constraint: INIT=r	 : day_one_reg_1
  implementation constraint: INIT=r	 : max_holder_4
  implementation constraint: INIT=r	 : max_holder_3
  implementation constraint: INIT=r	 : max_holder_2
  implementation constraint: INIT=r	 : max_holder_1
  implementation constraint: INIT=r	 : year_ten_reg_3
  implementation constraint: INIT=r	 : year_ten_reg_2
  implementation constraint: INIT=r	 : year_ten_reg_1
  implementation constraint: INIT=r	 : zero_time_7
  implementation constraint: INIT=r	 : zero_time_0
  implementation constraint: INIT=r	 : zero_time_1
  implementation constraint: INIT=r	 : zero_time_2
  implementation constraint: INIT=r	 : zero_time_3
  implementation constraint: INIT=r	 : zero_time_4
  implementation constraint: INIT=r	 : zero_time_5
  implementation constraint: INIT=r	 : zero_time_6
  implementation constraint: INIT=r	 : mean_0
  implementation constraint: INIT=r	 : mean_1
  implementation constraint: INIT=r	 : mean_2
  implementation constraint: INIT=r	 : mean_3
  implementation constraint: INIT=r	 : mean_4

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top_Schema.ngr
Top Level Output File Name         : Top_Schema
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 55

Cell Usage :
# BELS                             : 1192
#      AND2                        : 321
#      AND3                        : 26
#      AND4                        : 7
#      AND5                        : 1
#      AND6                        : 1
#      AND7                        : 1
#      AND8                        : 1
#      BUF                         : 9
#      GND                         : 8
#      INV                         : 440
#      OR2                         : 230
#      OR3                         : 20
#      OR5                         : 1
#      VCC                         : 1
#      XOR2                        : 125
# FlipFlops/Latches                : 136
#      FD                          : 16
#      FDCE                        : 120
# IO Buffers                       : 55
#      IBUF                        : 4
#      OBUF                        : 51
# Others                           : 3
#      NAND2                       : 1
#      XNOR2                       : 2
=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.32 secs
 
--> 

Total memory usage is 299500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

