{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "2da8f897",
   "metadata": {},
   "source": [
    "# Reading 12: Part 3 - Finite State Machines\n",
    "\n",
    "Sometimes, using a direct set of <i>input to output</i> signals is insufficient to solve the problem. Consider the case of a vending machine. Vending machine use small <a href = \"https://en.wikipedia.org/wiki/Embedded_system\">embedded systems</a> to keep track of how much money you have dispensed, and when to vend specific items. For example, if we have paid <b>1.00</b> and we enter a quarter, there are different results if we are purchasing an item that is <b>1.75</b>, <b>1.25</b>, or <b>1.00</b>. Coding the result for each individual item takes up a lot of space on the limited embedded machine. We can do better.\n",
    "\n",
    "\n",
    "We can write digital logic that acts like a graph called a <b>Finite State Machine</b>. A <b>Finite State Machine</b> consists of:<br />\n",
    "<ol>\n",
    "    <li>A set of states (represented as nodes)</li>\n",
    "    <li>An initial state</li>\n",
    "    <li>A set of transitions between states (represented by edges)</li>\n",
    "    <li>A set of control input signals</li>\n",
    "</ol>\n",
    "\n",
    "An example of a simple mechanism that can be modeled by a state machine is a turnstile. A turnstile, used to control access to subways and amusement park rides, is a gate with three rotating arms at waist height, one across the entryway. Initially the arms are locked, blocking the entry, preventing patrons from passing through. Depositing a coin or token in a slot on the turnstile unlocks the arms, allowing a single customer to push through. After the customer passes through, the arms are locked again until another coin is inserted.\n",
    "\n",
    "<center><img src=\"https://upload.wikimedia.org/wikipedia/commons/thumb/9/9e/Turnstile_state_machine_colored.svg/330px-Turnstile_state_machine_colored.svg.png\"></center>\n",
    "\n",
    "The turnstile has two possible states: <b>Locked</b> and <b>Unlocked</b>. There are two possible inputs that affect its state: putting a coin in the slot (<b>coin</b>) and pushing the arm (<b>push</b>). In the locked state, pushing on the arm has no effect; no matter how many times the input <b>push</b> is given, it stays in the locked state. Putting a <b>coin</b> in <i>shifts the state</i> from Locked to Unlocked. In the unlocked state, putting additional coins in has no effect; that is, giving additional coin inputs does not change the state. However, a customer pushing through the arms, giving a push input, shifts the state back to Locked.\n",
    "\n",
    "\n",
    "Consider the image below: The format is <code>state_name / output</code>. For example, any time you reach the state <code>q0</code>, the output will be a <code>0</code>. Conversely, any time you reach the state <code>q3</code>, the output will be a <code>0</code>.\n",
    "\n",
    "<b>Start State</b>: <code>q0</code><br />\n",
    "<b>Control Signals</b>: <code>{1, 1, 0, 1, 0, 0, 0, 1, 1}</code><br />\n",
    "\n",
    "Here is how you would derive the results:\n",
    "<ol>\n",
    "    <li>The initial state is <code>q0</code>. We output the result before we consider control inputs. Therefore the output is <code>0</code></li>\n",
    "    <li>The start state for this step is <code>q0</code>, and the control input is <code>1</code>. The edge takes to <font color=\"red\"><code>q2</code></font>, so the output is <code>0</code></li>\n",
    "    <li>The start state for this step is <code>q2</code>, and the control input is <code>1</code>. The edge takes to <code>q2</code>, so the output is <code>0</code></li>\n",
    "    <li>The start state for this step is <code>q2</code>, and the control input is <code>0</code>. The edge takes to <code>q4</code>, so the output is <code>1</code></li>\n",
    "    <li>The start state for this step is <code>q4</code>, and the control input is <code>1</code>. The edge takes to <code>q3</code>, so the output is <code>1</code></li>\n",
    "    <li>The start state for this step is <code>q3</code>, and the control input is <code>0</code>. The edge takes to <code>q4</code>, so the output is <code>1</code></li>\n",
    "    <li>The start state for this step is <code>q4</code>, and the control input is <code>0</code>. The edge takes to <code>q1</code>, so the output is <code>0</code></li>\n",
    "    <li>The start state for this step is <code>q1</code>, and the control input is <code>0</code>. The edge takes to <code>q1</code>, so the output is <code>0</code></li>\n",
    "    <li>The start state for this step is <code>q1</code>, and the control input is <code>1</code>. The edge takes to <code>q3</code>, so the output is <code>1</code></li>\n",
    "</ol>\n",
    "\n",
    "\n",
    "<img src = \"https://media.geeksforgeeks.org/wp-content/uploads/1-43.jpg\" height=500 width=500>\n",
    "\n",
    "The solution is <code>{0, 0, 0, 1, 1, 1, 0, 1, 0}</code>\n",
    "\n",
    "Solution Table:\n",
    "\n",
    "| Start State | Control | Next State | Output |\n",
    "|---|---|---|---|\n",
    "|start|X|q0|<font color=\"red\">0</font>|\n",
    "|q0|1|q2|<font color=\"red\">0</font>|\n",
    "|q2|1|q2|<font color=\"red\">0</font>|\n",
    "|q2|0|q4|<font color=\"red\">1</font>|\n",
    "|q4|1|q3|<font color=\"red\">1</font>|\n",
    "|q3|0|q4|<font color=\"red\">1</font>|\n",
    "|q4|0|q1|<font color=\"red\">0</font>|\n",
    "|q1|0|q1|<font color=\"red\">0</font>|\n",
    "|q1|1|q3|<font color=\"red\">1</font>|\n",
    "|q3|1|q2|<font color=\"red\">0</font>|"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "f77de67b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Like in Part 1, we will start by imporing pyrtl\n",
    "from pyrtl import *\n",
    "import pyrtl"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "84f07952",
   "metadata": {},
   "source": [
    "### Now, we will create functions for 2-input AND, 3-input AND, 3-input OR, and 2-input XOR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "71ee4d00",
   "metadata": {},
   "outputs": [],
   "source": [
    "def two_input_and( a_input, b_input ):\n",
    "    \n",
    "    # Security to ensure the lengths passed to the block are 1\n",
    "    assert len(a_input) == len(b_input) == 1  \n",
    "    \n",
    "    # Create the wire out and put a & b on that \n",
    "    y_output = a_input & b_input\n",
    "\n",
    "    # Use assert to ensure that the signals are one bit\n",
    "    return y_output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "65341005",
   "metadata": {},
   "outputs": [],
   "source": [
    "def three_input_and( a_input, b_input, c_input ):\n",
    "    \n",
    "    # Security to ensure the lengths passed to the block are 1\n",
    "    assert len(a_input) == len(b_input) == len(c_input) == 1  \n",
    "    \n",
    "    # Create the wire out and put a & b & c on that \n",
    "    y_output = a_input & b_input & c_input\n",
    "\n",
    "    # Use assert to ensure that the signals are one bit\n",
    "    return y_output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "ee0611a1",
   "metadata": {},
   "outputs": [],
   "source": [
    "def three_input_or( a_input, b_input, c_input ):\n",
    "    \n",
    "    # Security to ensure the lengths passed to the block are 1\n",
    "    assert len(a_input) == len(b_input) == len(c_input) == 1  \n",
    "    \n",
    "    # Create the wire out and put a | b | c on that \n",
    "    y_output = a_input | b_input | c_input\n",
    "\n",
    "    # Use assert to ensure that the signals are one bit\n",
    "    return y_output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "f6c6fafe",
   "metadata": {},
   "outputs": [],
   "source": [
    "def two_input_xor( a_input, b_input ):\n",
    "    \n",
    "    # Security to ensure the lengths passed to the block are 1\n",
    "    assert len(a_input) == len(b_input) == 1  \n",
    "    \n",
    "    # Create the wire out and put a ^ b on that \n",
    "    y_output = a_input ^ b_input\n",
    "\n",
    "    # Use assert to ensure that the signals are one bit\n",
    "    return y_output"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a66a587d",
   "metadata": {},
   "source": [
    "### Now, we can define states. \n",
    "\n",
    "Using the same nodes and transitions as above, hHere are the outputs we will create for our new FSM:\n",
    "\n",
    "<ol>\n",
    "    <li><b>State Name:</b><code>q0</code>, <b>Outputs:</b> <code>out_0 = 1</code>, <code>out_1 = a & b</code></li>\n",
    "    <li><b>State Name:</b><code>q1</code>, <b>Outputs:</b> <code>out_0 = a | b | c</code>, <code>out_1 = a ^ b</code></li>\n",
    "    <li><b>State Name:</b><code>q2</code>, <b>Outputs:</b> <code>out_0 = a & b & c</code>, <code>out_1 = 0</code></li>\n",
    "    <li><b>State Name:</b><code>q3</code>, <b>Outputs:</b> <code>out_0 = a ^ b</code>, <code>out_1 = a & b</code></li>\n",
    "    <li><b>State Name:</b><code>q4</code>, <b>Outputs:</b> <code>out_0 = 1</code>, <code>out_1 = 0</code></li>\n",
    "</ol>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "19e3c901",
   "metadata": {},
   "outputs": [],
   "source": [
    "def state_q0( a_input, b_input ):\n",
    "    \n",
    "    # Security to ensure the lengths passed to the block are 1\n",
    "    assert len(a_input) == len(b_input) == 1 \n",
    "    \n",
    "    out_0 = 1\n",
    "    \n",
    "    out_1 = two_input_and( a_input, b_input )\n",
    "    \n",
    "    return out_0, out_1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "28139030",
   "metadata": {},
   "outputs": [],
   "source": [
    "def state_q1( a_input, b_input, c_input ):\n",
    "    \n",
    "    # Security to ensure the lengths passed to the block are 1\n",
    "    assert len(a_input) == len(b_input) == len(c_input) == 1 \n",
    "    \n",
    "    out_0 = three_input_or( a_input, b_input, c_input )\n",
    "    \n",
    "    out_1 = two_input_xor( a_input, b_input )\n",
    "    \n",
    "    return out_0, out_1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "f8a7f4d5",
   "metadata": {},
   "outputs": [],
   "source": [
    "def state_q2( a_input, b_input, c_input ):\n",
    "    \n",
    "    # Security to ensure the lengths passed to the block are 1\n",
    "    assert len(a_input) == len(b_input) == len(c_input) == 1 \n",
    "    \n",
    "    out_0 = three_input_and( a_input, b_input, c_input )\n",
    "    \n",
    "    out_1 = 0\n",
    "    \n",
    "    return out_0, out_1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "13a90178",
   "metadata": {},
   "outputs": [],
   "source": [
    "def state_q3( a_input, b_input ):\n",
    "    \n",
    "    # Security to ensure the lengths passed to the block are 1\n",
    "    assert len(a_input) == len(b_input) == 1 \n",
    "    \n",
    "    out_0 = two_input_xor( a_input, b_input )\n",
    "    \n",
    "    out_1 = two_input_and( a_input, b_input )\n",
    "    \n",
    "    return out_0, out_1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "f31f9615",
   "metadata": {},
   "outputs": [],
   "source": [
    "def state_q4( a_input, b_input ):\n",
    "    \n",
    "    # Security to ensure the lengths passed to the block are 1\n",
    "    assert len(a_input) == len(b_input) == 1 \n",
    "    \n",
    "    out_0 = 1\n",
    "    \n",
    "    out_1 = 0\n",
    "    \n",
    "    return out_0, out_1"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c592a008",
   "metadata": {},
   "source": [
    "### Now that we have our functions and states defined, we can define our transitions\n",
    "\n",
    "The difference is that we can't use the <code>if/else</code> statements in the Finite State Machine since we are performing Digital Logic.<br />"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "aacfaf80",
   "metadata": {},
   "outputs": [],
   "source": [
    "# For this function, we assume the initial state has already been executed impemented\n",
    "\n",
    "def example_fsm( curr_state, control_signal, a_input, b_input, c_input ):\n",
    "    \n",
    "    with pyrtl.conditional_assignment:\n",
    "    \n",
    "        # Perform the transition\n",
    "        with curr_state == 0:\n",
    "            \n",
    "            with control_signal == 0:\n",
    "                curr_state.next |= 1\n",
    "                \n",
    "            with control_signal == 1:\n",
    "                curr_state.next |= 2\n",
    "\n",
    "        with curr_state == 1:\n",
    "            with control_signal == 0:\n",
    "                curr_state.next |= 1\n",
    "            with control_signal == 1:\n",
    "                curr_state.next |= 3       \n",
    "\n",
    "        with curr_state == 2:\n",
    "            with control_signal == 0:\n",
    "                curr_state.next |= 4\n",
    "            with control_signal == 1:\n",
    "                curr_state.next |= 2        \n",
    "\n",
    "        with curr_state == 3:\n",
    "            with control_signal == 0:\n",
    "                curr_state.next |= 4\n",
    "            with control_signal == 1:\n",
    "                curr_state.next |= 2        \n",
    "\n",
    "        # Assuming Valid Inputs so we go to q4\n",
    "        with curr_state == 4:\n",
    "            with control_signal == 0:\n",
    "                curr_state.next |= 1\n",
    "            with control_signal == 1:\n",
    "                curr_state.next |= 3 \n",
    "\n",
    "        # For state q0\n",
    "        with curr_state == 1:\n",
    "            out_0, out_1 = curr_state, state_q1( a_input, b_input, c_input )\n",
    "\n",
    "        with curr_state == 2:\n",
    "            out_0, out_1 = curr_state, state_q2( a_input, b_input, c_input )\n",
    "\n",
    "        with curr_state == 3:\n",
    "            out_0, out_1 = curr_state, state_q3( a_input, b_input )\n",
    "\n",
    "        # Assuming valid results\n",
    "        with curr_state == 4:\n",
    "            out_0, out_1 = curr_state, state_q3( a_input, b_input )\n",
    "        \n",
    "        \n",
    "        return curr_state, out_0, out_1"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6599e980",
   "metadata": {},
   "source": [
    "### Finally, we can perform the operations for the FSM"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "9afb0069",
   "metadata": {},
   "outputs": [],
   "source": [
    "def example_fsm_simulate( ):\n",
    "    \n",
    "    # Step 1 - Reset the working block\n",
    "    pyrtl.reset_working_block()\n",
    "    \n",
    "    # Step 2 - Create the input and output wires\n",
    "    control_signal = pyrtl.Input(2, 'control_signal')\n",
    "    a_in = pyrtl.Input(1, 'a_in')\n",
    "    b_in = pyrtl.Input(1, 'b_in')\n",
    "    c_in = pyrtl.Input(1, 'c_in')\n",
    "    output_out_0 = pyrtl.Output(1, 'output_out_0')\n",
    "    output_out_1 = pyrtl.Output(1, 'output_out_1')\n",
    "    \n",
    "    curr_state = pyrtl.Register(5, 'curr_state')\n",
    "    \n",
    "    # Step 3-a - Save to an intermediate value using the three_input_and_or function\n",
    "    next_state, inter_out_0, inter_out_1 = example_fsm( curr_state, control_signal, a_in, b_in, c_in )\n",
    "    \n",
    "    # Step 3-b Assign to a wire using <<=\n",
    "    output_out_0 <<= inter_out_0\n",
    "    output_out_1 <<= inter_out_1\n",
    "    next_state = curr_state\n",
    "    \n",
    "    # Step 4 - - Simulate the design\n",
    "    sim = pyrtl.Simulation()\n",
    "    \n",
    "    # Step 5 - Create lists for the inputs\n",
    "    control_signals = [0,1,1,0,1,1,0,1]\n",
    "    a_inputs = [1,0,0,0,0,1,1,1,1]\n",
    "    b_inputs = [0,0,0,1,1,0,0,1,1]\n",
    "    c_inputs = [1,0,1,0,1,0,1,0,1]\n",
    "    \n",
    "    # Step 7 - Loop through and simuluate\n",
    "    \n",
    "    # Perform initial state\n",
    "    state_q0( a_inputs[0], b_inputs[0] )\n",
    "    \n",
    "    for value in range(1, len(a_inputs)):\n",
    "\n",
    "        sim.step({\n",
    "            \n",
    "            # Note the control signal is one bit shorter since we need the first three for q0 state\n",
    "            'control_signal' : control_signals[value - 1],\n",
    "            'a_in' : a_inputs[value],\n",
    "            'b_in' : b_inputs[value],\n",
    "            'c_in' : c_in_inputs[value] \n",
    "        })\n",
    "    \n",
    "    # Render the trace\n",
    "    sim.tracer.render_trace()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "9c2401bc",
   "metadata": {},
   "outputs": [
    {
     "ename": "PyrtlError",
     "evalue": "error, expecting a wirevector, int, or verilog-style const string got (<pyrtl.wire.WireVector object at 0x00000202CEB4E790>, <pyrtl.wire.WireVector object at 0x00000202CEB4E820>) instead",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mPyrtlError\u001b[0m                                Traceback (most recent call last)",
      "Input \u001b[1;32mIn [14]\u001b[0m, in \u001b[0;36m<cell line: 1>\u001b[1;34m()\u001b[0m\n\u001b[1;32m----> 1\u001b[0m \u001b[43mexample_fsm_simulate\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Input \u001b[1;32mIn [13]\u001b[0m, in \u001b[0;36mexample_fsm_simulate\u001b[1;34m()\u001b[0m\n\u001b[0;32m     19\u001b[0m \u001b[38;5;66;03m# Step 3-b Assign to a wire using <<=\u001b[39;00m\n\u001b[0;32m     20\u001b[0m output_out_0 \u001b[38;5;241m<<\u001b[39m\u001b[38;5;241m=\u001b[39m inter_out_0\n\u001b[1;32m---> 21\u001b[0m output_out_1 \u001b[38;5;241m<<\u001b[39m\u001b[38;5;241m=\u001b[39m inter_out_1\n\u001b[0;32m     22\u001b[0m next_state \u001b[38;5;241m=\u001b[39m curr_state\n\u001b[0;32m     24\u001b[0m \u001b[38;5;66;03m# Step 4 - - Simulate the design\u001b[39;00m\n",
      "File \u001b[1;32m~\\anaconda3\\lib\\site-packages\\pyrtl\\wire.py:188\u001b[0m, in \u001b[0;36mWireVector.__ilshift__\u001b[1;34m(self, other)\u001b[0m\n\u001b[0;32m    179\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21m__ilshift__\u001b[39m(\u001b[38;5;28mself\u001b[39m, other):\n\u001b[0;32m    180\u001b[0m     \u001b[38;5;124;03m\"\"\" Wire assignment operator (assign other to self).\u001b[39;00m\n\u001b[0;32m    181\u001b[0m \n\u001b[0;32m    182\u001b[0m \u001b[38;5;124;03m    Example::\u001b[39;00m\n\u001b[1;32m   (...)\u001b[0m\n\u001b[0;32m    186\u001b[0m \u001b[38;5;124;03m        t <<= i\u001b[39;00m\n\u001b[0;32m    187\u001b[0m \u001b[38;5;124;03m    \"\"\"\u001b[39;00m\n\u001b[1;32m--> 188\u001b[0m     other \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_prepare_for_assignment\u001b[49m\u001b[43m(\u001b[49m\u001b[43mother\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m    189\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_build(other)\n\u001b[0;32m    190\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28mself\u001b[39m\n",
      "File \u001b[1;32m~\\anaconda3\\lib\\site-packages\\pyrtl\\wire.py:174\u001b[0m, in \u001b[0;36mWireVector._prepare_for_assignment\u001b[1;34m(self, rhs)\u001b[0m\n\u001b[0;32m    171\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21m_prepare_for_assignment\u001b[39m(\u001b[38;5;28mself\u001b[39m, rhs):\n\u001b[0;32m    172\u001b[0m     \u001b[38;5;66;03m# Convert right-hand-side to wires and propagate bitwidth if necessary\u001b[39;00m\n\u001b[0;32m    173\u001b[0m     \u001b[38;5;28;01mfrom\u001b[39;00m \u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01mcorecircuits\u001b[39;00m \u001b[38;5;28;01mimport\u001b[39;00m as_wires\n\u001b[1;32m--> 174\u001b[0m     rhs \u001b[38;5;241m=\u001b[39m \u001b[43mas_wires\u001b[49m\u001b[43m(\u001b[49m\u001b[43mrhs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mbitwidth\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mbitwidth\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m    175\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mbitwidth \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m:\n\u001b[0;32m    176\u001b[0m         \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mbitwidth \u001b[38;5;241m=\u001b[39m rhs\u001b[38;5;241m.\u001b[39mbitwidth\n",
      "File \u001b[1;32m~\\anaconda3\\lib\\site-packages\\pyrtl\\corecircuits.py:401\u001b[0m, in \u001b[0;36mas_wires\u001b[1;34m(val, bitwidth, truncating, block)\u001b[0m\n\u001b[0;32m    399\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m val\u001b[38;5;241m.\u001b[39mwire\n\u001b[0;32m    400\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28misinstance\u001b[39m(val, WireVector):\n\u001b[1;32m--> 401\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m PyrtlError(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124merror, expecting a wirevector, int, or verilog-style \u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[0;32m    402\u001b[0m                      \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mconst string got \u001b[39m\u001b[38;5;132;01m%s\u001b[39;00m\u001b[38;5;124m instead\u001b[39m\u001b[38;5;124m'\u001b[39m \u001b[38;5;241m%\u001b[39m \u001b[38;5;28mrepr\u001b[39m(val))\n\u001b[0;32m    403\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m bitwidth \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m0\u001b[39m\u001b[38;5;124m'\u001b[39m:\n\u001b[0;32m    404\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m PyrtlError(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124merror, bitwidth must be >= 1\u001b[39m\u001b[38;5;124m'\u001b[39m)\n",
      "\u001b[1;31mPyrtlError\u001b[0m: error, expecting a wirevector, int, or verilog-style const string got (<pyrtl.wire.WireVector object at 0x00000202CEB4E790>, <pyrtl.wire.WireVector object at 0x00000202CEB4E820>) instead"
     ]
    }
   ],
   "source": [
    "example_fsm_simulate()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "58b58b6a",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
