Running: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/User_Account/Desktop/test/Lab7/Labo7part2_Labo7part2_sch_tb_isim_beh.exe -prj C:/Users/User_Account/Desktop/test/Lab7/Labo7part2_Labo7part2_sch_tb_beh.prj work.Labo7part2_Labo7part2_sch_tb 
ISim M.53d (signature 0xb869381d)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/User_Account/Desktop/test/Lab7/Labo7part2.vhf" into library work
Parsing VHDL file "C:/Users/User_Account/Desktop/test/Lab7/Labo7part2_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101504 KB
Fuse CPU Usage: 405 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling package vcomponents
Compiling architecture xor2_v of entity xor2 [xor2_default]
Compiling architecture and2_v of entity and2 [and2_default]
Compiling architecture or2_v of entity or2 [or2_default]
Compiling architecture behavioral of entity labo7part2 [labo7part2_default]
Compiling architecture behavioral of entity labo7part2_labo7part2_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/User_Account/Desktop/test/Lab7/Labo7part2_Labo7part2_sch_tb_isim_beh.exe
Fuse Memory Usage: 109424 KB
Fuse CPU Usage: 467 ms
