{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768232720348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768232720348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:45:20 2026 " "Processing started: Mon Jan 12 16:45:20 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768232720349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1768232720348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tp_nios_v -c tp_nios_v " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tp_nios_v -c tp_nios_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1768232720349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1768232721878 ""}
{ "Warning" "WCPT_CPT_ACQUIRE_LIC_FAIL" " (6AF7_D036) Error when acquiring Intel® FPGA IP IP-NIOSVM: Client token expired.Server returned http code \[401\].\nYou can either acquire the license manually from the Intel FPGA Self-Service Licensing Center at <a href=\"https://licensing.intel.com/psg/s/\">https://licensing.intel.com/psg/s/</a> for this Intel Quartus Prime software version or install the latest software. " "Failed to acquire license for  (6AF7_D036). Error when acquiring Intel® FPGA IP IP-NIOSVM: Client token expired.Server returned http code \[401\].\nYou can either acquire the license manually from the Intel FPGA Self-Service Licensing Center at <a href=\"https://licensing.intel.com/psg/s/\">https://licensing.intel.com/psg/s/</a> for this Intel Quartus Prime software version or install the latest software." {  } {  } 0 24850 "Failed to acquire license for %1!s!. %2!s!" 0 0 "Assembler" 0 -1 1768232730216 ""}
{ "Warning" "WASM_ASM_NO_LICENSE_FOR_ENCRYPTED_IP" "" "Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores." { { "Warning" "WASM_ASM_UNLICENSED_CORE_ID" "Unknown(6AF7 D036) " "Unlicensed IP: \"Unknown(6AF7 D036)\"" {  } {  } 0 115005 "Unlicensed IP: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_W_stage.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_W_stage.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""}  } {  } 0 115003 "Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores." 0 0 "Assembler" 0 -1 1768232731952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 27 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5294 " "Peak virtual memory: 5294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768232732246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:45:32 2026 " "Processing ended: Mon Jan 12 16:45:32 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768232732246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768232732246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768232732246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1768232732246 ""}
