arch = "AArch64"
name = "SB+dmb.sy+wsi-rfi-addr-ctrlisb"
hash = "a41e1e5207101d04e18bdf0bbfe942ed"
cycle = "Rfi DpAddrdR DpCtrlIsbdR Fre DMB.SYdWR Fre Wsi"
relax = ""
safe = "Rfi Fre Wsi DMB.SYdWR DpAddrdR DpCtrlIsbdR"
prefetch = "0:x=F,0:y=T,1:y=F,1:x=T"
com = "Fr Fr"
orig = "DMB.SYdWR Fre Wsi Rfi DpAddrdR DpCtrlIsbdR Fre"
symbolic = ["x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB SY
	LDR W2,[X3]
"""

[thread.1]
init = { X8 = "x", X6 = "z", X1 = "y" }
code = """
	MOV W0,#1
	STR W0,[X1]
	MOV W2,#2
	STR W2,[X1]
	LDR W3,[X1]
	EOR W4,W3,W3
	LDR W5,[X6,W4,SXTW]
	CBNZ W5,LC00
LC00:
	ISB
	LDR W7,[X8]
"""

[final]
expect = "sat"
assertion = "*x = 1 & *y = 2 & 0:X2 = 0 & 1:X3 = 2 & 1:X7 = 0"
