+====================+===================+======================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                  |
+====================+===================+======================================================================================================================================================================================================+
| adc_clk            | adc_clk           | system_i/Procesamiento1/trigger_simulator_0/inst/trigger_level_k_reg[6]/D                                                                                                                            |
| adc_clk            | adc_clk           | system_i/Procesamiento1/trigger_simulator_0/inst/trigger_level_k_reg[8]/D                                                                                                                            |
| adc_clk            | adc_clk           | system_i/Procesamiento1/trigger_simulator_0/inst/trigger_level_k_reg[7]/D                                                                                                                            |
| adc_clk            | adc_clk           | system_i/Procesamiento1/trigger_simulator_0/inst/trigger_level_k_reg[5]/D                                                                                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D                                                                                                    |
| adc_clk            | adc_clk           | system_i/Procesamiento1/trigger_simulator_0/inst/trigger_level_k_reg[4]/D                                                                                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D                                                                                                    |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D                                                                                                    |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D                                                                                                     |
| adc_clk            | adc_clk           | system_i/Procesamiento1/trigger_simulator_0/inst/trigger_level_k_reg[3]/D                                                                                                                            |
| adc_clk            | adc_clk           | system_i/Procesamiento/trigger_simulator_0/inst/trigger_level_k_reg[20]/D                                                                                                                            |
| adc_clk            | adc_clk           | system_i/Procesamiento/trigger_simulator_0/inst/trigger_level_k_reg[21]/D                                                                                                                            |
| adc_clk            | adc_clk           | system_i/Procesamiento/trigger_simulator_0/inst/trigger_level_k_reg[30]/D                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]  |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D                                                                                                     |
| adc_clk            | adc_clk           | system_i/Procesamiento/trigger_simulator_0/inst/trigger_level_k_reg[31]/D                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]  |
| adc_clk            | adc_clk           | system_i/Procesamiento/trigger_simulator_0/inst/trigger_level_k_reg[24]/D                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]  |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D                                                                                                     |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/D                                                                                                    |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]  |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]  |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[25]/D                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]  |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[17]/D                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[18]/D                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[11]/D                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[12]/D                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[26]/D                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[10]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[8]/R                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[7]/R                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[12]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[11]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[9]/R                                                                                                                                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[27]/D                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[21]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[22]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[23]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[24]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[31]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[25]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[4]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[16]/D                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[0]/R                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[1]/R                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[6]/R                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[5]/R                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[4]/R                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[3]/R                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[2]/R                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[14]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[13]/R                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[27]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[26]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[5]/D                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[17]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[15]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[18]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[16]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[19]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[30]/R                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[10]/D                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[1]/D                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]  |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[6]/D                                                                                                                                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[4]/D                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[9]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[11]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[10]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[8]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[26]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[27]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[28]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[29]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[17]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[16]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[18]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[19]/R                                                                                                                              |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[29]/D                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[0]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[28]/D                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]  |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[6]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[4]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[7]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[5]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[21]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[23]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[20]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[22]/R                                                                                                                               |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[3]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[13]/D                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]  |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[9]/D                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[19]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[18]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[17]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[16]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[14]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[15]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[12]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[13]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[30]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[31]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[28]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[29]/R                                                                                                                              |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[7]/D                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[8]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[10]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[11]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[9]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[12]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[15]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[14]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[13]/R                                                                                                                               |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[21]/D                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[20]/R                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[16]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[10]/D                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[28]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[31]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[30]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[29]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[26]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[24]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[27]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[25]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[3]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[2]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[1]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/trigger_simulator_0/inst/counter_cont_reg[0]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]  |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[15]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[22]/D                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[23]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[21]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[20]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[22]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[0]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[1]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[2]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[1]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[2]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[3]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[0]/R                                                                                                                               |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[5]/D                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[5]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[6]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[7]/R                                                                                                                               |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[4]/R                                                                                                                               |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[30]/D                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[24]/D                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[26]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[27]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[25]/R                                                                                                                              |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/trigger_simulator_0/inst/counter_cont_reg[24]/R                                                                                                                              |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[20]/D                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]  |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[9]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[2]/D                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[25]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[28]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[29]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[27]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[7]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[10]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[26]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[8]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[9]/R                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[2]/D                                                                                                                                  |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[18]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[17]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[15]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[16]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[19]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[13]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[14]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[23]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[22]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[20]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[21]/R                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[17]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[19]/D                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[18]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[23]/D                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[19]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[21]/D                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/BRAM1/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]  |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[3]/D                                                                                                                                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg_reg[25]/D                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento/coherent_average_0/inst/wr_enable_3_reg/D                                                                                                                                     |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[3]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[24]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[4]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[30]/R                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[14]/D                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[5]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[6]/R                                                                                                                                 |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[11]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[12]/R                                                                                                                                |
| adc_clk            | clk_fpga_0        | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg_reg[31]/R                                                                                                                                |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
