Analysis & Synthesis report for SDRAM_TOP
Tue Sep 27 22:27:29 2011
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state
  9. Registers Removed During Synthesis
 10. Registers Protected by Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 16. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity
 17. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c7p3:auto_generated
 18. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c7p3:auto_generated|altsyncram_ogq1:altsyncram1
 19. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 20. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 21. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 22. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 23. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 24. Source assignments for sld_hub:sld_hub_inst
 25. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
 26. Parameter Settings for User Entity Instance: Top-level Entity: |sdr_tb
 27. Parameter Settings for User Entity Instance: sdr_top:UUT
 28. Parameter Settings for User Entity Instance: sdr_top:UUT|sdr_ctrl:U1
 29. Parameter Settings for User Entity Instance: sdr_top:UUT|sdr_sig:U2
 30. Parameter Settings for User Entity Instance: sdr_top:UUT|sdr_data:U3
 31. Parameter Settings for User Entity Instance: BFM:BFM_U0
 32. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 33. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 34. SignalTap II Logic Analyzer Settings
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 27 22:27:29 2011    ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; SDRAM_TOP                                ;
; Top-level Entity Name              ; sdr_tb                                   ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 783                                      ;
;     Total combinational functions  ; 656                                      ;
;     Dedicated logic registers      ; 783                                      ;
; Total registers                    ; 783                                      ;
; Total pins                         ; 43                                       ;
; Total virtual pins                 ; 34                                       ;
; Total memory bits                  ; 67,584                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                          ; sdr_tb             ; SDRAM_TOP          ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+
; RTL/sdr_ctrl.v                   ; yes             ; User Verilog HDL File        ; D:/2.3/SDRAM/RTL/sdr_ctrl.v                                               ;
; RTL/sdr_data.v                   ; yes             ; User Verilog HDL File        ; D:/2.3/SDRAM/RTL/sdr_data.v                                               ;
; RTL/sdr_sig.v                    ; yes             ; User Verilog HDL File        ; D:/2.3/SDRAM/RTL/sdr_sig.v                                                ;
; RTL/sdr_tb.v                     ; yes             ; User Verilog HDL File        ; D:/2.3/SDRAM/RTL/sdr_tb.v                                                 ;
; RTL/sdr_top.v                    ; yes             ; User Verilog HDL File        ; D:/2.3/SDRAM/RTL/sdr_top.v                                                ;
; RTL/BFM.v                        ; yes             ; User Verilog HDL File        ; D:/2.3/SDRAM/RTL/BFM.v                                                    ;
; RTL/sdr_par.v                    ; yes             ; Other                        ; D:/2.3/SDRAM/RTL/sdr_par.v                                                ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; LPM_SHIFTREG.tdf                 ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf             ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/dffeea.inc                   ;
; aglobal72.inc                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/aglobal72.inc                ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_decode.inc               ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altdpram.inc                 ;
; altqpram.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altqpram.inc                 ;
; db/altsyncram_c7p3.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/2.3/SDRAM/db/altsyncram_c7p3.tdf                                       ;
; db/altsyncram_ogq1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/2.3/SDRAM/db/altsyncram_ogq1.tdf                                       ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_9oc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/2.3/SDRAM/db/mux_9oc.tdf                                               ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/2.3/SDRAM/db/decode_rqf.tdf                                            ;
; LPM_COUNTER.tdf                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/LPM_COUNTER.tdf              ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/alt_synch_counter.inc        ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/alt_synch_counter_f.inc      ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/alt_counter_f10ke.inc        ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_cbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/2.3/SDRAM/db/cntr_cbi.tdf                                              ;
; db/cntr_c4j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/2.3/SDRAM/db/cntr_c4j.tdf                                              ;
; db/cntr_abi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/2.3/SDRAM/db/cntr_abi.tdf                                              ;
; db/cntr_uti.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/2.3/SDRAM/db/cntr_uti.tdf                                              ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; db/decode_aoi.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/2.3/SDRAM/db/decode_aoi.tdf                                            ;
; sld_dffex.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 783                ;
;                                             ;                    ;
; Total combinational functions               ; 656                ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 350                ;
;     -- 3 input functions                    ; 107                ;
;     -- <=2 input functions                  ; 199                ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 576                ;
;     -- arithmetic mode                      ; 80                 ;
;                                             ;                    ;
; Total registers                             ; 783                ;
;     -- Dedicated logic registers            ; 783                ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; Virtual pins                                ; 34                 ;
; I/O pins                                    ; 43                 ;
; Total memory bits                           ; 67584              ;
; Maximum fan-out node                        ; BFM:BFM_U0|sys_CLK ;
; Maximum fan-out                             ; 447                ;
; Total fan-out                               ; 5381               ;
; Average fan-out                             ; 3.47               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                   ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdr_tb                                                                                              ; 656 (35)          ; 783 (8)      ; 67584       ; 0            ; 0       ; 0         ; 43   ; 34           ; |sdr_tb                                                                                                                                                                                                                                                                                               ; work         ;
;    |BFM:BFM_U0|                                                                                      ; 91 (91)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|BFM:BFM_U0                                                                                                                                                                                                                                                                                    ; work         ;
;    |sdr_top:UUT|                                                                                     ; 88 (0)            ; 37 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sdr_top:UUT                                                                                                                                                                                                                                                                                   ; work         ;
;       |sdr_ctrl:U1|                                                                                  ; 52 (52)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sdr_top:UUT|sdr_ctrl:U1                                                                                                                                                                                                                                                                       ; work         ;
;       |sdr_data:U3|                                                                                  ; 16 (16)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sdr_top:UUT|sdr_data:U3                                                                                                                                                                                                                                                                       ; work         ;
;       |sdr_sig:U2|                                                                                   ; 20 (20)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sdr_top:UUT|sdr_sig:U2                                                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:sld_hub_inst|                                                                            ; 97 (42)           ; 79 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_decode:instruction_decoder|                                                               ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                                                                                           ; work         ;
;          |decode_aoi:auto_generated|                                                                 ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_aoi:auto_generated                                                                                                                                                                                                                 ; work         ;
;       |lpm_shiftreg:jtag_ir_register|                                                                ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                                                                                            ; work         ;
;       |sld_dffex:BROADCAST|                                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                                                                                      ; work         ;
;       |sld_dffex:IRF_ENA_0|                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                                                                                      ; work         ;
;       |sld_dffex:IRF_ENA|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                                                                                        ; work         ;
;       |sld_dffex:IRSR|                                                                               ; 4 (4)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                                                                                           ; work         ;
;       |sld_dffex:RESET|                                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                                                                                          ; work         ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                                                                                 ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                                                                                        ; work         ;
;       |sld_jtag_state_machine:jtag_state_machine|                                                    ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                                                                                ; work         ;
;       |sld_rom_sr:HUB_INFO_REG|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                                                                                  ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 345 (1)           ; 626 (0)      ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 344 (16)          ; 626 (197)    ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem|                                              ; 1 (0)             ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem                                                                                                                                                                             ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                         ; work         ;
;                |decode_rqf:auto_generated|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                                               ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_c7p3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c7p3:auto_generated                                                                                                                                           ; work         ;
;                |altsyncram_ogq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c7p3:auto_generated|altsyncram_ogq1:altsyncram1                                                                                                               ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 98 (98)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 79 (0)            ; 182 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 66 (0)            ; 165 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 66 (0)            ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (13)           ; 13 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 114 (9)           ; 101 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_cbi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cbi:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_c4j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c4j:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_abi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_abi:auto_generated                                                                      ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c7p3:auto_generated|altsyncram_ogq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 33           ; 2048         ; 33           ; 67584 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-------------------------------------------------------------------+
; Name      ; state.s10 ; state.s9 ; state.s8 ; state.s7 ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0                                                          ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-------------------------------------------------------------------+
; state.s0  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0                                                                 ;
; state.s1  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1                                                                 ;
; state.s2  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1                                                                 ;
; state.s3  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1                                                                 ;
; state.s4  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1                                                                 ;
; state.s5  ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1                                                                 ;
; state.s6  ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1                                                                 ;
; state.s7  ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1                                                                 ;
; state.s8  ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1                                                                 ;
; state.s9  ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1                                                                 ;
; state.s10 ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1                                                                 ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sdr_top:UUT|sdr_data:U3|regSysD[0..1,8]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sdr_top:UUT|sdr_data:U3|regSysD[7,11]                                                                                                                                                                                                    ; Merged with sdr_top:UUT|sdr_data:U3|regSysD[15]                                                                                              ;
; sdr_top:UUT|sdr_data:U3|regSysD[6]                                                                                                                                                                                                       ; Merged with sdr_top:UUT|sdr_data:U3|regSysD[10]                                                                                              ;
; sdr_top:UUT|sdr_data:U3|regSysD[4..5]                                                                                                                                                                                                    ; Merged with sdr_top:UUT|sdr_data:U3|regSysD[9]                                                                                               ;
; sdr_top:UUT|sdr_sig:U2|sdr_A[3,6..9,11]                                                                                                                                                                                                  ; Merged with sdr_top:UUT|sdr_sig:U2|sdr_A[0]                                                                                                  ;
; sdr_top:UUT|sdr_sig:U2|sdr_A[1,4]                                                                                                                                                                                                        ; Merged with sdr_top:UUT|sdr_sig:U2|sdr_A[5]                                                                                                  ;
; sdr_top:UUT|sdr_sig:U2|sdr_CSn                                                                                                                                                                                                           ; Merged with sdr_top:UUT|sdr_sig:U2|sdr_CKE                                                                                                   ;
; Total Number of Removed Registers = 17                                                                                                                                                                                                   ;                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_uti:auto_generated|current_reg_q_w[0] ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|xraddr[0]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][22]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][21]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][20]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][19]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][18]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][17]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][16]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][15]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][14]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][13]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][12]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][11]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][10]                                                                                                           ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][9]                                                                                                            ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][8]                                                                                                            ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][7]                                                                                                            ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][6]                                                                                                            ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][5]                                                                                                            ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][4]                                                                                                            ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][3]                                                                                                            ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][2]                                                                                                            ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][1]                                                                                                            ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][0]                                                                                                            ; Lost fanout                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[0]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[1]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[2]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[3]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[4]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[5]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[6]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[7]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[8]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[9]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[10]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s2                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s3                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s4                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s5                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s6                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s7                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s8                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s9                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s10                                                                 ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Total Number of Removed Registers = 45                                                                                                                                                                                                   ;                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s1 ; no                                                               ; yes                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s0 ; no                                                               ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_uti:auto_generated|current_reg_q_w[0] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|xraddr[0],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][22], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][21], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][20], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][19], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][18], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][17], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][16], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][15], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][14], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][13], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][12], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][11], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][10], ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][9],  ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][8],  ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][7],  ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][6],  ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][5],  ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][4],  ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][3],  ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][2],  ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][1],  ;
;                                                                                                                                                                                                                                          ;                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][0]   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 783   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 414   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 357   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdr_top:UUT|sdr_sig:U2|sdr_A[0]                                                                                                         ; 14      ;
; sdr_top:UUT|sdr_sig:U2|sdr_A[5]                                                                                                         ; 6       ;
; sdr_top:UUT|sdr_sig:U2|sdr_A[2]                                                                                                         ; 2       ;
; sdr_top:UUT|sdr_sig:U2|sdr_A[10]                                                                                                        ; 2       ;
; sdr_top:UUT|sdr_sig:U2|sdr_BA[0]                                                                                                        ; 2       ;
; sdr_top:UUT|sdr_sig:U2|sdr_BA[1]                                                                                                        ; 2       ;
; sdr_top:UUT|sdr_sig:U2|sdr_RASn                                                                                                         ; 2       ;
; sdr_top:UUT|sdr_sig:U2|sdr_CASn                                                                                                         ; 2       ;
; sdr_top:UUT|sdr_sig:U2|sdr_WEn                                                                                                          ; 2       ;
; BFM:BFM_U0|sys_RESET                                                                                                                    ; 41      ;
; sdr_top:UUT|sdr_data:U3|enableSdrDQ                                                                                                     ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                        ; 2       ;
; Total number of inverted registers = 24                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |sdr_tb|sdr_top:UUT|sdr_data:U3|regSysD[9]                                                                                                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |sdr_tb|sdr_top:UUT|sdr_data:U3|regSysD[12]                                                                                                                                     ;
; 19:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |sdr_tb|sdr_top:UUT|sdr_ctrl:U1|iState[0]                                                                                                                                       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |sdr_tb|sdr_top:UUT|sdr_ctrl:U1|cState[3]                                                                                                                                       ;
; 23:1               ; 2 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |sdr_tb|sdr_top:UUT|sdr_ctrl:U1|cState[0]                                                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |sdr_tb|sdr_top:UUT|sdr_sig:U2|sdr_CASn                                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                              ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state~17 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~21                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdr_tb|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sdr_tb|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]                                                                                                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |sdr_tb|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity ;
+--------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                                                                ;
+--------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                                                                                                                                             ;
+--------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c7p3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c7p3:auto_generated|altsyncram_ogq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst              ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -          ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; CLR_SIGNAL ;
; POWER_UP_LEVEL               ; LOW   ; -    ; CLR_SIGNAL ;
+------------------------------+-------+------+------------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sdr_tb ;
+---------------------+-------+------------------------------------------+
; Parameter Name      ; Value ; Type                                     ;
+---------------------+-------+------------------------------------------+
; tDLY                ; 2     ; Signed Integer                           ;
; Programmed_Length   ; 0     ; Unsigned Binary                          ;
; Single_Access       ; 1     ; Unsigned Binary                          ;
; Standard            ; 00    ; Unsigned Binary                          ;
; Latency_2           ; 010   ; Unsigned Binary                          ;
; Latency_3           ; 011   ; Unsigned Binary                          ;
; Sequential          ; 0     ; Unsigned Binary                          ;
; Interleaved         ; 1     ; Unsigned Binary                          ;
; Length_1            ; 000   ; Unsigned Binary                          ;
; Length_2            ; 001   ; Unsigned Binary                          ;
; Length_4            ; 010   ; Unsigned Binary                          ;
; Length_8            ; 011   ; Unsigned Binary                          ;
; MR_Write_Burst_Mode ; 0     ; Unsigned Binary                          ;
; MR_Operation_Mode   ; 00    ; Unsigned Binary                          ;
; MR_CAS_Latency      ; 011   ; Unsigned Binary                          ;
; MR_Burst_Type       ; 0     ; Unsigned Binary                          ;
; MR_Burst_Length     ; 010   ; Unsigned Binary                          ;
; RA_MSB              ; 22    ; Signed Integer                           ;
; RA_LSB              ; 11    ; Signed Integer                           ;
; BA_MSB              ; 10    ; Signed Integer                           ;
; BA_LSB              ; 9     ; Signed Integer                           ;
; CA_MSB              ; 8     ; Signed Integer                           ;
; CA_LSB              ; 0     ; Signed Integer                           ;
; SDR_BA_WIDTH        ; 2     ; Signed Integer                           ;
; SDR_A_WIDTH         ; 12    ; Signed Integer                           ;
; tCK                 ; 12    ; Signed Integer                           ;
; tMRD                ; 24    ; Signed Integer                           ;
; tRP                 ; 15    ; Signed Integer                           ;
; tRFC                ; 66    ; Signed Integer                           ;
; tRCD                ; 15    ; Signed Integer                           ;
; tWR                 ; 19    ; Signed Integer                           ;
; tDAL                ; 34    ; Signed Integer                           ;
; NUM_CLK_tMRD        ; 2     ; Signed Integer                           ;
; NUM_CLK_tRP         ; 1     ; Signed Integer                           ;
; NUM_CLK_tRFC        ; 5     ; Signed Integer                           ;
; NUM_CLK_tRCD        ; 1     ; Signed Integer                           ;
; NUM_CLK_tDAL        ; 2     ; Signed Integer                           ;
; NUM_CLK_WAIT        ; 0     ; Signed Integer                           ;
; NUM_CLK_CL          ; 3     ; Signed Integer                           ;
; NUM_CLK_READ        ; 4     ; Signed Integer                           ;
; NUM_CLK_WRITE       ; 4     ; Signed Integer                           ;
; i_NOP               ; 0000  ; Unsigned Binary                          ;
; i_PRE               ; 0001  ; Unsigned Binary                          ;
; i_tRP               ; 0010  ; Unsigned Binary                          ;
; i_AR1               ; 0011  ; Unsigned Binary                          ;
; i_tRFC1             ; 0100  ; Unsigned Binary                          ;
; i_AR2               ; 0101  ; Unsigned Binary                          ;
; i_tRFC2             ; 0110  ; Unsigned Binary                          ;
; i_MRS               ; 0111  ; Unsigned Binary                          ;
; i_tMRD              ; 1000  ; Unsigned Binary                          ;
; i_ready             ; 1001  ; Unsigned Binary                          ;
; c_idle              ; 0000  ; Unsigned Binary                          ;
; c_tRCD              ; 0001  ; Unsigned Binary                          ;
; c_cl                ; 0010  ; Unsigned Binary                          ;
; c_rdata             ; 0011  ; Unsigned Binary                          ;
; c_wdata             ; 0100  ; Unsigned Binary                          ;
; c_tRFC              ; 0101  ; Unsigned Binary                          ;
; c_tDAL              ; 0110  ; Unsigned Binary                          ;
; c_ACTIVE            ; 1000  ; Unsigned Binary                          ;
; c_READA             ; 1001  ; Unsigned Binary                          ;
; c_WRITEA            ; 1010  ; Unsigned Binary                          ;
; c_AR                ; 1011  ; Unsigned Binary                          ;
; INHIBIT             ; 1111  ; Unsigned Binary                          ;
; NOP                 ; 0111  ; Unsigned Binary                          ;
; ACTIVE              ; 0011  ; Unsigned Binary                          ;
; READ                ; 0101  ; Unsigned Binary                          ;
; WRITE               ; 0100  ; Unsigned Binary                          ;
; BURST_TERMINATE     ; 0110  ; Unsigned Binary                          ;
; PRECHARGE           ; 0010  ; Unsigned Binary                          ;
; AUTO_REFRESH        ; 0001  ; Unsigned Binary                          ;
; LOAD_MODE_REGISTER  ; 0000  ; Unsigned Binary                          ;
+---------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdr_top:UUT ;
+---------------------+-------+----------------------------+
; Parameter Name      ; Value ; Type                       ;
+---------------------+-------+----------------------------+
; tDLY                ; 2     ; Signed Integer             ;
; Programmed_Length   ; 0     ; Unsigned Binary            ;
; Single_Access       ; 1     ; Unsigned Binary            ;
; Standard            ; 00    ; Unsigned Binary            ;
; Latency_2           ; 010   ; Unsigned Binary            ;
; Latency_3           ; 011   ; Unsigned Binary            ;
; Sequential          ; 0     ; Unsigned Binary            ;
; Interleaved         ; 1     ; Unsigned Binary            ;
; Length_1            ; 000   ; Unsigned Binary            ;
; Length_2            ; 001   ; Unsigned Binary            ;
; Length_4            ; 010   ; Unsigned Binary            ;
; Length_8            ; 011   ; Unsigned Binary            ;
; MR_Write_Burst_Mode ; 0     ; Unsigned Binary            ;
; MR_Operation_Mode   ; 00    ; Unsigned Binary            ;
; MR_CAS_Latency      ; 011   ; Unsigned Binary            ;
; MR_Burst_Type       ; 0     ; Unsigned Binary            ;
; MR_Burst_Length     ; 010   ; Unsigned Binary            ;
; RA_MSB              ; 22    ; Signed Integer             ;
; RA_LSB              ; 11    ; Signed Integer             ;
; BA_MSB              ; 10    ; Signed Integer             ;
; BA_LSB              ; 9     ; Signed Integer             ;
; CA_MSB              ; 8     ; Signed Integer             ;
; CA_LSB              ; 0     ; Signed Integer             ;
; SDR_BA_WIDTH        ; 2     ; Signed Integer             ;
; SDR_A_WIDTH         ; 12    ; Signed Integer             ;
; tCK                 ; 12    ; Signed Integer             ;
; tMRD                ; 24    ; Signed Integer             ;
; tRP                 ; 15    ; Signed Integer             ;
; tRFC                ; 66    ; Signed Integer             ;
; tRCD                ; 15    ; Signed Integer             ;
; tWR                 ; 19    ; Signed Integer             ;
; tDAL                ; 34    ; Signed Integer             ;
; NUM_CLK_tMRD        ; 2     ; Signed Integer             ;
; NUM_CLK_tRP         ; 1     ; Signed Integer             ;
; NUM_CLK_tRFC        ; 5     ; Signed Integer             ;
; NUM_CLK_tRCD        ; 1     ; Signed Integer             ;
; NUM_CLK_tDAL        ; 2     ; Signed Integer             ;
; NUM_CLK_WAIT        ; 0     ; Signed Integer             ;
; NUM_CLK_CL          ; 3     ; Signed Integer             ;
; NUM_CLK_READ        ; 4     ; Signed Integer             ;
; NUM_CLK_WRITE       ; 4     ; Signed Integer             ;
; i_NOP               ; 0000  ; Unsigned Binary            ;
; i_PRE               ; 0001  ; Unsigned Binary            ;
; i_tRP               ; 0010  ; Unsigned Binary            ;
; i_AR1               ; 0011  ; Unsigned Binary            ;
; i_tRFC1             ; 0100  ; Unsigned Binary            ;
; i_AR2               ; 0101  ; Unsigned Binary            ;
; i_tRFC2             ; 0110  ; Unsigned Binary            ;
; i_MRS               ; 0111  ; Unsigned Binary            ;
; i_tMRD              ; 1000  ; Unsigned Binary            ;
; i_ready             ; 1001  ; Unsigned Binary            ;
; c_idle              ; 0000  ; Unsigned Binary            ;
; c_tRCD              ; 0001  ; Unsigned Binary            ;
; c_cl                ; 0010  ; Unsigned Binary            ;
; c_rdata             ; 0011  ; Unsigned Binary            ;
; c_wdata             ; 0100  ; Unsigned Binary            ;
; c_tRFC              ; 0101  ; Unsigned Binary            ;
; c_tDAL              ; 0110  ; Unsigned Binary            ;
; c_ACTIVE            ; 1000  ; Unsigned Binary            ;
; c_READA             ; 1001  ; Unsigned Binary            ;
; c_WRITEA            ; 1010  ; Unsigned Binary            ;
; c_AR                ; 1011  ; Unsigned Binary            ;
; INHIBIT             ; 1111  ; Unsigned Binary            ;
; NOP                 ; 0111  ; Unsigned Binary            ;
; ACTIVE              ; 0011  ; Unsigned Binary            ;
; READ                ; 0101  ; Unsigned Binary            ;
; WRITE               ; 0100  ; Unsigned Binary            ;
; BURST_TERMINATE     ; 0110  ; Unsigned Binary            ;
; PRECHARGE           ; 0010  ; Unsigned Binary            ;
; AUTO_REFRESH        ; 0001  ; Unsigned Binary            ;
; LOAD_MODE_REGISTER  ; 0000  ; Unsigned Binary            ;
+---------------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdr_top:UUT|sdr_ctrl:U1 ;
+---------------------+-------+----------------------------------------+
; Parameter Name      ; Value ; Type                                   ;
+---------------------+-------+----------------------------------------+
; tDLY                ; 2     ; Signed Integer                         ;
; Programmed_Length   ; 0     ; Unsigned Binary                        ;
; Single_Access       ; 1     ; Unsigned Binary                        ;
; Standard            ; 00    ; Unsigned Binary                        ;
; Latency_2           ; 010   ; Unsigned Binary                        ;
; Latency_3           ; 011   ; Unsigned Binary                        ;
; Sequential          ; 0     ; Unsigned Binary                        ;
; Interleaved         ; 1     ; Unsigned Binary                        ;
; Length_1            ; 000   ; Unsigned Binary                        ;
; Length_2            ; 001   ; Unsigned Binary                        ;
; Length_4            ; 010   ; Unsigned Binary                        ;
; Length_8            ; 011   ; Unsigned Binary                        ;
; MR_Write_Burst_Mode ; 0     ; Unsigned Binary                        ;
; MR_Operation_Mode   ; 00    ; Unsigned Binary                        ;
; MR_CAS_Latency      ; 011   ; Unsigned Binary                        ;
; MR_Burst_Type       ; 0     ; Unsigned Binary                        ;
; MR_Burst_Length     ; 010   ; Unsigned Binary                        ;
; RA_MSB              ; 22    ; Signed Integer                         ;
; RA_LSB              ; 11    ; Signed Integer                         ;
; BA_MSB              ; 10    ; Signed Integer                         ;
; BA_LSB              ; 9     ; Signed Integer                         ;
; CA_MSB              ; 8     ; Signed Integer                         ;
; CA_LSB              ; 0     ; Signed Integer                         ;
; SDR_BA_WIDTH        ; 2     ; Signed Integer                         ;
; SDR_A_WIDTH         ; 12    ; Signed Integer                         ;
; tCK                 ; 12    ; Signed Integer                         ;
; tMRD                ; 24    ; Signed Integer                         ;
; tRP                 ; 15    ; Signed Integer                         ;
; tRFC                ; 66    ; Signed Integer                         ;
; tRCD                ; 15    ; Signed Integer                         ;
; tWR                 ; 19    ; Signed Integer                         ;
; tDAL                ; 34    ; Signed Integer                         ;
; NUM_CLK_tMRD        ; 2     ; Signed Integer                         ;
; NUM_CLK_tRP         ; 1     ; Signed Integer                         ;
; NUM_CLK_tRFC        ; 5     ; Signed Integer                         ;
; NUM_CLK_tRCD        ; 1     ; Signed Integer                         ;
; NUM_CLK_tDAL        ; 2     ; Signed Integer                         ;
; NUM_CLK_WAIT        ; 0     ; Signed Integer                         ;
; NUM_CLK_CL          ; 3     ; Signed Integer                         ;
; NUM_CLK_READ        ; 4     ; Signed Integer                         ;
; NUM_CLK_WRITE       ; 4     ; Signed Integer                         ;
; i_NOP               ; 0000  ; Unsigned Binary                        ;
; i_PRE               ; 0001  ; Unsigned Binary                        ;
; i_tRP               ; 0010  ; Unsigned Binary                        ;
; i_AR1               ; 0011  ; Unsigned Binary                        ;
; i_tRFC1             ; 0100  ; Unsigned Binary                        ;
; i_AR2               ; 0101  ; Unsigned Binary                        ;
; i_tRFC2             ; 0110  ; Unsigned Binary                        ;
; i_MRS               ; 0111  ; Unsigned Binary                        ;
; i_tMRD              ; 1000  ; Unsigned Binary                        ;
; i_ready             ; 1001  ; Unsigned Binary                        ;
; c_idle              ; 0000  ; Unsigned Binary                        ;
; c_tRCD              ; 0001  ; Unsigned Binary                        ;
; c_cl                ; 0010  ; Unsigned Binary                        ;
; c_rdata             ; 0011  ; Unsigned Binary                        ;
; c_wdata             ; 0100  ; Unsigned Binary                        ;
; c_tRFC              ; 0101  ; Unsigned Binary                        ;
; c_tDAL              ; 0110  ; Unsigned Binary                        ;
; c_ACTIVE            ; 1000  ; Unsigned Binary                        ;
; c_READA             ; 1001  ; Unsigned Binary                        ;
; c_WRITEA            ; 1010  ; Unsigned Binary                        ;
; c_AR                ; 1011  ; Unsigned Binary                        ;
; INHIBIT             ; 1111  ; Unsigned Binary                        ;
; NOP                 ; 0111  ; Unsigned Binary                        ;
; ACTIVE              ; 0011  ; Unsigned Binary                        ;
; READ                ; 0101  ; Unsigned Binary                        ;
; WRITE               ; 0100  ; Unsigned Binary                        ;
; BURST_TERMINATE     ; 0110  ; Unsigned Binary                        ;
; PRECHARGE           ; 0010  ; Unsigned Binary                        ;
; AUTO_REFRESH        ; 0001  ; Unsigned Binary                        ;
; LOAD_MODE_REGISTER  ; 0000  ; Unsigned Binary                        ;
+---------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdr_top:UUT|sdr_sig:U2 ;
+---------------------+-------+---------------------------------------+
; Parameter Name      ; Value ; Type                                  ;
+---------------------+-------+---------------------------------------+
; tDLY                ; 2     ; Signed Integer                        ;
; Programmed_Length   ; 0     ; Unsigned Binary                       ;
; Single_Access       ; 1     ; Unsigned Binary                       ;
; Standard            ; 00    ; Unsigned Binary                       ;
; Latency_2           ; 010   ; Unsigned Binary                       ;
; Latency_3           ; 011   ; Unsigned Binary                       ;
; Sequential          ; 0     ; Unsigned Binary                       ;
; Interleaved         ; 1     ; Unsigned Binary                       ;
; Length_1            ; 000   ; Unsigned Binary                       ;
; Length_2            ; 001   ; Unsigned Binary                       ;
; Length_4            ; 010   ; Unsigned Binary                       ;
; Length_8            ; 011   ; Unsigned Binary                       ;
; MR_Write_Burst_Mode ; 0     ; Unsigned Binary                       ;
; MR_Operation_Mode   ; 00    ; Unsigned Binary                       ;
; MR_CAS_Latency      ; 011   ; Unsigned Binary                       ;
; MR_Burst_Type       ; 0     ; Unsigned Binary                       ;
; MR_Burst_Length     ; 010   ; Unsigned Binary                       ;
; RA_MSB              ; 22    ; Signed Integer                        ;
; RA_LSB              ; 11    ; Signed Integer                        ;
; BA_MSB              ; 10    ; Signed Integer                        ;
; BA_LSB              ; 9     ; Signed Integer                        ;
; CA_MSB              ; 8     ; Signed Integer                        ;
; CA_LSB              ; 0     ; Signed Integer                        ;
; SDR_BA_WIDTH        ; 2     ; Signed Integer                        ;
; SDR_A_WIDTH         ; 12    ; Signed Integer                        ;
; tCK                 ; 12    ; Signed Integer                        ;
; tMRD                ; 24    ; Signed Integer                        ;
; tRP                 ; 15    ; Signed Integer                        ;
; tRFC                ; 66    ; Signed Integer                        ;
; tRCD                ; 15    ; Signed Integer                        ;
; tWR                 ; 19    ; Signed Integer                        ;
; tDAL                ; 34    ; Signed Integer                        ;
; NUM_CLK_tMRD        ; 2     ; Signed Integer                        ;
; NUM_CLK_tRP         ; 1     ; Signed Integer                        ;
; NUM_CLK_tRFC        ; 5     ; Signed Integer                        ;
; NUM_CLK_tRCD        ; 1     ; Signed Integer                        ;
; NUM_CLK_tDAL        ; 2     ; Signed Integer                        ;
; NUM_CLK_WAIT        ; 0     ; Signed Integer                        ;
; NUM_CLK_CL          ; 3     ; Signed Integer                        ;
; NUM_CLK_READ        ; 4     ; Signed Integer                        ;
; NUM_CLK_WRITE       ; 4     ; Signed Integer                        ;
; i_NOP               ; 0000  ; Unsigned Binary                       ;
; i_PRE               ; 0001  ; Unsigned Binary                       ;
; i_tRP               ; 0010  ; Unsigned Binary                       ;
; i_AR1               ; 0011  ; Unsigned Binary                       ;
; i_tRFC1             ; 0100  ; Unsigned Binary                       ;
; i_AR2               ; 0101  ; Unsigned Binary                       ;
; i_tRFC2             ; 0110  ; Unsigned Binary                       ;
; i_MRS               ; 0111  ; Unsigned Binary                       ;
; i_tMRD              ; 1000  ; Unsigned Binary                       ;
; i_ready             ; 1001  ; Unsigned Binary                       ;
; c_idle              ; 0000  ; Unsigned Binary                       ;
; c_tRCD              ; 0001  ; Unsigned Binary                       ;
; c_cl                ; 0010  ; Unsigned Binary                       ;
; c_rdata             ; 0011  ; Unsigned Binary                       ;
; c_wdata             ; 0100  ; Unsigned Binary                       ;
; c_tRFC              ; 0101  ; Unsigned Binary                       ;
; c_tDAL              ; 0110  ; Unsigned Binary                       ;
; c_ACTIVE            ; 1000  ; Unsigned Binary                       ;
; c_READA             ; 1001  ; Unsigned Binary                       ;
; c_WRITEA            ; 1010  ; Unsigned Binary                       ;
; c_AR                ; 1011  ; Unsigned Binary                       ;
; INHIBIT             ; 1111  ; Unsigned Binary                       ;
; NOP                 ; 0111  ; Unsigned Binary                       ;
; ACTIVE              ; 0011  ; Unsigned Binary                       ;
; READ                ; 0101  ; Unsigned Binary                       ;
; WRITE               ; 0100  ; Unsigned Binary                       ;
; BURST_TERMINATE     ; 0110  ; Unsigned Binary                       ;
; PRECHARGE           ; 0010  ; Unsigned Binary                       ;
; AUTO_REFRESH        ; 0001  ; Unsigned Binary                       ;
; LOAD_MODE_REGISTER  ; 0000  ; Unsigned Binary                       ;
+---------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdr_top:UUT|sdr_data:U3 ;
+---------------------+-------+----------------------------------------+
; Parameter Name      ; Value ; Type                                   ;
+---------------------+-------+----------------------------------------+
; tDLY                ; 2     ; Signed Integer                         ;
; Programmed_Length   ; 0     ; Unsigned Binary                        ;
; Single_Access       ; 1     ; Unsigned Binary                        ;
; Standard            ; 00    ; Unsigned Binary                        ;
; Latency_2           ; 010   ; Unsigned Binary                        ;
; Latency_3           ; 011   ; Unsigned Binary                        ;
; Sequential          ; 0     ; Unsigned Binary                        ;
; Interleaved         ; 1     ; Unsigned Binary                        ;
; Length_1            ; 000   ; Unsigned Binary                        ;
; Length_2            ; 001   ; Unsigned Binary                        ;
; Length_4            ; 010   ; Unsigned Binary                        ;
; Length_8            ; 011   ; Unsigned Binary                        ;
; MR_Write_Burst_Mode ; 0     ; Unsigned Binary                        ;
; MR_Operation_Mode   ; 00    ; Unsigned Binary                        ;
; MR_CAS_Latency      ; 011   ; Unsigned Binary                        ;
; MR_Burst_Type       ; 0     ; Unsigned Binary                        ;
; MR_Burst_Length     ; 010   ; Unsigned Binary                        ;
; RA_MSB              ; 22    ; Signed Integer                         ;
; RA_LSB              ; 11    ; Signed Integer                         ;
; BA_MSB              ; 10    ; Signed Integer                         ;
; BA_LSB              ; 9     ; Signed Integer                         ;
; CA_MSB              ; 8     ; Signed Integer                         ;
; CA_LSB              ; 0     ; Signed Integer                         ;
; SDR_BA_WIDTH        ; 2     ; Signed Integer                         ;
; SDR_A_WIDTH         ; 12    ; Signed Integer                         ;
; tCK                 ; 12    ; Signed Integer                         ;
; tMRD                ; 24    ; Signed Integer                         ;
; tRP                 ; 15    ; Signed Integer                         ;
; tRFC                ; 66    ; Signed Integer                         ;
; tRCD                ; 15    ; Signed Integer                         ;
; tWR                 ; 19    ; Signed Integer                         ;
; tDAL                ; 34    ; Signed Integer                         ;
; NUM_CLK_tMRD        ; 2     ; Signed Integer                         ;
; NUM_CLK_tRP         ; 1     ; Signed Integer                         ;
; NUM_CLK_tRFC        ; 5     ; Signed Integer                         ;
; NUM_CLK_tRCD        ; 1     ; Signed Integer                         ;
; NUM_CLK_tDAL        ; 2     ; Signed Integer                         ;
; NUM_CLK_WAIT        ; 0     ; Signed Integer                         ;
; NUM_CLK_CL          ; 3     ; Signed Integer                         ;
; NUM_CLK_READ        ; 4     ; Signed Integer                         ;
; NUM_CLK_WRITE       ; 4     ; Signed Integer                         ;
; i_NOP               ; 0000  ; Unsigned Binary                        ;
; i_PRE               ; 0001  ; Unsigned Binary                        ;
; i_tRP               ; 0010  ; Unsigned Binary                        ;
; i_AR1               ; 0011  ; Unsigned Binary                        ;
; i_tRFC1             ; 0100  ; Unsigned Binary                        ;
; i_AR2               ; 0101  ; Unsigned Binary                        ;
; i_tRFC2             ; 0110  ; Unsigned Binary                        ;
; i_MRS               ; 0111  ; Unsigned Binary                        ;
; i_tMRD              ; 1000  ; Unsigned Binary                        ;
; i_ready             ; 1001  ; Unsigned Binary                        ;
; c_idle              ; 0000  ; Unsigned Binary                        ;
; c_tRCD              ; 0001  ; Unsigned Binary                        ;
; c_cl                ; 0010  ; Unsigned Binary                        ;
; c_rdata             ; 0011  ; Unsigned Binary                        ;
; c_wdata             ; 0100  ; Unsigned Binary                        ;
; c_tRFC              ; 0101  ; Unsigned Binary                        ;
; c_tDAL              ; 0110  ; Unsigned Binary                        ;
; c_ACTIVE            ; 1000  ; Unsigned Binary                        ;
; c_READA             ; 1001  ; Unsigned Binary                        ;
; c_WRITEA            ; 1010  ; Unsigned Binary                        ;
; c_AR                ; 1011  ; Unsigned Binary                        ;
; INHIBIT             ; 1111  ; Unsigned Binary                        ;
; NOP                 ; 0111  ; Unsigned Binary                        ;
; ACTIVE              ; 0011  ; Unsigned Binary                        ;
; READ                ; 0101  ; Unsigned Binary                        ;
; WRITE               ; 0100  ; Unsigned Binary                        ;
; BURST_TERMINATE     ; 0110  ; Unsigned Binary                        ;
; PRECHARGE           ; 0010  ; Unsigned Binary                        ;
; AUTO_REFRESH        ; 0001  ; Unsigned Binary                        ;
; LOAD_MODE_REGISTER  ; 0000  ; Unsigned Binary                        ;
+---------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: BFM:BFM_U0 ;
+---------------------+-------+---------------------------+
; Parameter Name      ; Value ; Type                      ;
+---------------------+-------+---------------------------+
; tDLY                ; 2     ; Signed Integer            ;
; Programmed_Length   ; 0     ; Unsigned Binary           ;
; Single_Access       ; 1     ; Unsigned Binary           ;
; Standard            ; 00    ; Unsigned Binary           ;
; Latency_2           ; 010   ; Unsigned Binary           ;
; Latency_3           ; 011   ; Unsigned Binary           ;
; Sequential          ; 0     ; Unsigned Binary           ;
; Interleaved         ; 1     ; Unsigned Binary           ;
; Length_1            ; 000   ; Unsigned Binary           ;
; Length_2            ; 001   ; Unsigned Binary           ;
; Length_4            ; 010   ; Unsigned Binary           ;
; Length_8            ; 011   ; Unsigned Binary           ;
; MR_Write_Burst_Mode ; 0     ; Unsigned Binary           ;
; MR_Operation_Mode   ; 00    ; Unsigned Binary           ;
; MR_CAS_Latency      ; 011   ; Unsigned Binary           ;
; MR_Burst_Type       ; 0     ; Unsigned Binary           ;
; MR_Burst_Length     ; 010   ; Unsigned Binary           ;
; RA_MSB              ; 22    ; Signed Integer            ;
; RA_LSB              ; 11    ; Signed Integer            ;
; BA_MSB              ; 10    ; Signed Integer            ;
; BA_LSB              ; 9     ; Signed Integer            ;
; CA_MSB              ; 8     ; Signed Integer            ;
; CA_LSB              ; 0     ; Signed Integer            ;
; SDR_BA_WIDTH        ; 2     ; Signed Integer            ;
; SDR_A_WIDTH         ; 12    ; Signed Integer            ;
; tCK                 ; 12    ; Signed Integer            ;
; tMRD                ; 24    ; Signed Integer            ;
; tRP                 ; 15    ; Signed Integer            ;
; tRFC                ; 66    ; Signed Integer            ;
; tRCD                ; 15    ; Signed Integer            ;
; tWR                 ; 19    ; Signed Integer            ;
; tDAL                ; 34    ; Signed Integer            ;
; NUM_CLK_tMRD        ; 2     ; Signed Integer            ;
; NUM_CLK_tRP         ; 1     ; Signed Integer            ;
; NUM_CLK_tRFC        ; 5     ; Signed Integer            ;
; NUM_CLK_tRCD        ; 1     ; Signed Integer            ;
; NUM_CLK_tDAL        ; 2     ; Signed Integer            ;
; NUM_CLK_WAIT        ; 0     ; Signed Integer            ;
; NUM_CLK_CL          ; 3     ; Signed Integer            ;
; NUM_CLK_READ        ; 4     ; Signed Integer            ;
; NUM_CLK_WRITE       ; 4     ; Signed Integer            ;
; i_NOP               ; 0000  ; Unsigned Binary           ;
; i_PRE               ; 0001  ; Unsigned Binary           ;
; i_tRP               ; 0010  ; Unsigned Binary           ;
; i_AR1               ; 0011  ; Unsigned Binary           ;
; i_tRFC1             ; 0100  ; Unsigned Binary           ;
; i_AR2               ; 0101  ; Unsigned Binary           ;
; i_tRFC2             ; 0110  ; Unsigned Binary           ;
; i_MRS               ; 0111  ; Unsigned Binary           ;
; i_tMRD              ; 1000  ; Unsigned Binary           ;
; i_ready             ; 1001  ; Unsigned Binary           ;
; c_idle              ; 0000  ; Unsigned Binary           ;
; c_tRCD              ; 0001  ; Unsigned Binary           ;
; c_cl                ; 0010  ; Unsigned Binary           ;
; c_rdata             ; 0011  ; Unsigned Binary           ;
; c_wdata             ; 0100  ; Unsigned Binary           ;
; c_tRFC              ; 0101  ; Unsigned Binary           ;
; c_tDAL              ; 0110  ; Unsigned Binary           ;
; c_ACTIVE            ; 1000  ; Unsigned Binary           ;
; c_READA             ; 1001  ; Unsigned Binary           ;
; c_WRITEA            ; 1010  ; Unsigned Binary           ;
; c_AR                ; 1011  ; Unsigned Binary           ;
; INHIBIT             ; 1111  ; Unsigned Binary           ;
; NOP                 ; 0111  ; Unsigned Binary           ;
; ACTIVE              ; 0011  ; Unsigned Binary           ;
; READ                ; 0101  ; Unsigned Binary           ;
; WRITE               ; 0100  ; Unsigned Binary           ;
; BURST_TERMINATE     ; 0110  ; Unsigned Binary           ;
; PRECHARGE           ; 0010  ; Unsigned Binary           ;
; AUTO_REFRESH        ; 0001  ; Unsigned Binary           ;
; LOAD_MODE_REGISTER  ; 0000  ; Unsigned Binary           ;
+---------------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                              ;
+------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name               ; Value                                                                                                                        ; Type           ;
+------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                     ; sld_signaltap                                                                                                                ; String         ;
; sld_node_info                ; 805334528                                                                                                                    ; Untyped        ;
; sld_ip_version               ; 6                                                                                                                            ; Signed Integer ;
; sld_ip_minor_version         ; 0                                                                                                                            ; Signed Integer ;
; sld_common_ip_version        ; 0                                                                                                                            ; Signed Integer ;
; sld_data_bits                ; 33                                                                                                                           ; Untyped        ;
; sld_trigger_bits             ; 33                                                                                                                           ; Untyped        ;
; sld_node_crc_bits            ; 32                                                                                                                           ; Signed Integer ;
; sld_node_crc_hiword          ; 8813                                                                                                                         ; Untyped        ;
; sld_node_crc_loword          ; 17024                                                                                                                        ; Untyped        ;
; sld_incremental_routing      ; 0                                                                                                                            ; Signed Integer ;
; sld_sample_depth             ; 2048                                                                                                                         ; Untyped        ;
; sld_segment_size             ; 2048                                                                                                                         ; Untyped        ;
; sld_ram_block_type           ; AUTO                                                                                                                         ; String         ;
; sld_state_bits               ; 11                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop         ; 1                                                                                                                            ; Untyped        ;
; sld_mem_address_bits         ; 7                                                                                                                            ; Signed Integer ;
; sld_data_bit_cntr_bits       ; 4                                                                                                                            ; Signed Integer ;
; sld_trigger_level            ; 1                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled       ; 0                                                                                                                            ; Untyped        ;
; sld_advanced_trigger_entity  ; basic,1,                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline   ; 1                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger  ; 0                                                                                                                            ; Untyped        ;
; sld_advanced_trigger_1       ; NONE                                                                                                                         ; String         ;
; sld_advanced_trigger_2       ; NONE                                                                                                                         ; String         ;
; sld_advanced_trigger_3       ; NONE                                                                                                                         ; String         ;
; sld_advanced_trigger_4       ; NONE                                                                                                                         ; String         ;
; sld_advanced_trigger_5       ; NONE                                                                                                                         ; String         ;
; sld_advanced_trigger_6       ; NONE                                                                                                                         ; String         ;
; sld_advanced_trigger_7       ; NONE                                                                                                                         ; String         ;
; sld_advanced_trigger_8       ; NONE                                                                                                                         ; String         ;
; sld_advanced_trigger_9       ; NONE                                                                                                                         ; String         ;
; sld_advanced_trigger_10      ; NONE                                                                                                                         ; String         ;
; sld_inversion_mask_length    ; 124                                                                                                                          ; Untyped        ;
; sld_inversion_mask           ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger         ; 0                                                                                                                            ; Untyped        ;
; sld_state_flow_mgr_entity    ; state_flow_mgr_entity.vhd                                                                                                    ; String         ;
; sld_state_flow_use_generated ; 0                                                                                                                            ; Untyped        ;
; sld_current_resource_width   ; 1                                                                                                                            ; Untyped        ;
+------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst         ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 3                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                        ;
+----------------+------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+--------------------------+----------------------------+-------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Trigger Levels ; Advanced Trigger Levels ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ; Incremental Trigger Inputs ; Incremental Data Inputs ;
+----------------+------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+--------------------------+----------------------------+-------------------------+
; 0              ; auto_signaltap_0 ; 33                  ; 33               ; 2048         ; 1              ; 0                       ; no              ; no               ; no                       ; 0                          ; 0                       ;
+----------------+------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+--------------------------+----------------------------+-------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue Sep 27 22:27:15 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_TOP -c SDRAM_TOP
Info: Found 1 design units, including 1 entities, in source file RTL/sdr_ctrl.v
    Info: Found entity 1: sdr_ctrl
Info: Found 1 design units, including 1 entities, in source file RTL/sdr_data.v
    Info: Found entity 1: sdr_data
Info: Found 1 design units, including 1 entities, in source file RTL/sdr_sig.v
    Info: Found entity 1: sdr_sig
Info: Found 1 design units, including 1 entities, in source file RTL/sdr_tb.v
    Info: Found entity 1: sdr_tb
Info: Found 1 design units, including 1 entities, in source file RTL/sdr_top.v
    Info: Found entity 1: sdr_top
Info: Found 1 design units, including 1 entities, in source file RTL/BFM.v
    Info: Found entity 1: BFM
Info: Elaborating entity "sdr_tb" for the top level hierarchy
Info: Elaborating entity "sdr_top" for hierarchy "sdr_top:UUT"
Info: Elaborating entity "sdr_ctrl" for hierarchy "sdr_top:UUT|sdr_ctrl:U1"
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(234): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(236): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(246): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(254): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(257): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(261): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(263): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(266): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(270): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(274): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(276): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(278): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(280): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdr_ctrl.v(282): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "sdr_sig" for hierarchy "sdr_top:UUT|sdr_sig:U2"
Info: Elaborating entity "sdr_data" for hierarchy "sdr_top:UUT|sdr_data:U3"
Warning (10036): Verilog HDL or VHDL warning at sdr_data.v(86): object "regSdrDQ" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sdr_data.v(132): truncated value with size 16 to match size of target (4)
Info: Elaborating entity "BFM" for hierarchy "BFM:BFM_U0"
Info: Found 7 design units, including 2 entities, in source file c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd
    Info: Found design unit 1: sld_signaltap_pack
    Info: Found design unit 2: sld_signaltap_lib
    Info: Found design unit 3: sld_signaltap_lib-body
    Info: Found design unit 4: sld_signaltap-rtl
    Info: Found design unit 5: sld_signaltap_impl-rtl
    Info: Found entity 1: sld_signaltap
    Info: Found entity 2: sld_signaltap_impl
Info: Found 4 design units, including 2 entities, in source file c:/altera/72/quartus/libraries/megafunctions/sld_ela_control.vhd
    Info: Found design unit 1: sld_ela_control-rtl
    Info: Found design unit 2: sld_ela_basic_multi_level_trigger-rtl
    Info: Found entity 1: sld_ela_control
    Info: Found entity 2: sld_ela_basic_multi_level_trigger
Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf
    Info: Found entity 1: lpm_shiftreg
Info: Found 4 design units, including 2 entities, in source file c:/altera/72/quartus/libraries/megafunctions/sld_mbpmg.vhd
    Info: Found design unit 1: sld_mbpmg-rtl
    Info: Found design unit 2: sld_sbpmg-rtl
    Info: Found entity 1: sld_mbpmg
    Info: Found entity 2: sld_sbpmg
Info: Found 2 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
    Info: Found design unit 1: sld_ela_trigger_flow_mgr-rtl
    Info: Found entity 1: sld_ela_trigger_flow_mgr
Info: Found 4 design units, including 2 entities, in source file c:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd
    Info: Found design unit 1: sld_buffer_manager-rtl
    Info: Found design unit 2: sld_offload_buffer_mgr-rtl
    Info: Found entity 1: sld_buffer_manager
    Info: Found entity 2: sld_offload_buffer_mgr
Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c7p3.tdf
    Info: Found entity 1: altsyncram_c7p3
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ogq1.tdf
    Info: Found entity 1: altsyncram_ogq1
Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altdpram.tdf
    Info: Found entity 1: altdpram
Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf
    Info: Found entity 1: lpm_mux
Info: Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info: Found entity 1: mux_9oc
Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/lpm_decode.tdf
    Info: Found entity 1: lpm_decode
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/LPM_COUNTER.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units, including 1 entities, in source file db/cntr_cbi.tdf
    Info: Found entity 1: cntr_cbi
Info: Found 1 design units, including 1 entities, in source file db/cntr_c4j.tdf
    Info: Found entity 1: cntr_c4j
Info: Found 1 design units, including 1 entities, in source file db/cntr_abi.tdf
    Info: Found entity 1: cntr_abi
Info: Found 1 design units, including 1 entities, in source file db/cntr_uti.tdf
    Info: Found entity 1: cntr_uti
Info: Found 2 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/sld_rom_sr.vhd
    Info: Found design unit 1: sld_rom_sr-INFO_REG
    Info: Found entity 1: sld_rom_sr
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14130): Reduced register "sdr_top:UUT|sdr_data:U3|regSysD[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sdr_top:UUT|sdr_data:U3|regSysD[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sdr_top:UUT|sdr_data:U3|regSysD[1]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "sdr_top:UUT|sdr_data:U3|regSysD[7]" merged to single register "sdr_top:UUT|sdr_data:U3|regSysD[15]"
    Info: Duplicate register "sdr_top:UUT|sdr_data:U3|regSysD[11]" merged to single register "sdr_top:UUT|sdr_data:U3|regSysD[15]"
    Info: Duplicate register "sdr_top:UUT|sdr_data:U3|regSysD[6]" merged to single register "sdr_top:UUT|sdr_data:U3|regSysD[10]"
    Info: Duplicate register "sdr_top:UUT|sdr_data:U3|regSysD[4]" merged to single register "sdr_top:UUT|sdr_data:U3|regSysD[9]"
    Info: Duplicate register "sdr_top:UUT|sdr_data:U3|regSysD[5]" merged to single register "sdr_top:UUT|sdr_data:U3|regSysD[9]"
    Info: Duplicate register "sdr_top:UUT|sdr_sig:U2|sdr_A[3]" merged to single register "sdr_top:UUT|sdr_sig:U2|sdr_A[0]"
    Info: Duplicate register "sdr_top:UUT|sdr_sig:U2|sdr_A[6]" merged to single register "sdr_top:UUT|sdr_sig:U2|sdr_A[0]"
    Info: Duplicate register "sdr_top:UUT|sdr_sig:U2|sdr_A[7]" merged to single register "sdr_top:UUT|sdr_sig:U2|sdr_A[0]"
    Info: Duplicate register "sdr_top:UUT|sdr_sig:U2|sdr_A[8]" merged to single register "sdr_top:UUT|sdr_sig:U2|sdr_A[0]"
    Info: Duplicate register "sdr_top:UUT|sdr_sig:U2|sdr_A[9]" merged to single register "sdr_top:UUT|sdr_sig:U2|sdr_A[0]"
    Info: Duplicate register "sdr_top:UUT|sdr_sig:U2|sdr_A[11]" merged to single register "sdr_top:UUT|sdr_sig:U2|sdr_A[0]"
    Info: Duplicate register "sdr_top:UUT|sdr_sig:U2|sdr_A[1]" merged to single register "sdr_top:UUT|sdr_sig:U2|sdr_A[5]"
    Info: Duplicate register "sdr_top:UUT|sdr_sig:U2|sdr_A[4]" merged to single register "sdr_top:UUT|sdr_sig:U2|sdr_A[5]"
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_uti:auto_generated|current_reg_q_w[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|xraddr[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[0]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[0]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[1]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[2]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[3]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[4]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[4]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[5]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[6]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[7]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[7]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[8]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[9]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[9]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count[10]" merged to single register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10]"
Info: State machine "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state" contains 11 states
Info: Selected Auto state machine encoding method for state machine "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state"
Info: State machine "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state" will be implemented as a safe state machine.
Info: Encoding result for state machine "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state"
    Info: Completed encoding using 11 state bits
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s10"
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s9"
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s8"
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s7"
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s6"
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s5"
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s4"
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s3"
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s2"
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s1"
        Info: Encoded state bit "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s0"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s0" uses code string "00000000000"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s1" uses code string "00000000011"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s2" uses code string "00000000101"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s3" uses code string "00000001001"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s4" uses code string "00000010001"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s5" uses code string "00000100001"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s6" uses code string "00001000001"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s7" uses code string "00010000001"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s8" uses code string "00100000001"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s9" uses code string "01000000001"
    Info: State "|sdr_tb|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s10" uses code string "10000000001"
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s2" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s3" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s4" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s5" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s6" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s7" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s8" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s9" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s10" with stuck data_in port to stuck value GND
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Duplicate registers merged to single register
    Info: Duplicate register "sdr_top:UUT|sdr_sig:U2|sdr_CSn" merged to single register "sdr_top:UUT|sdr_sig:U2|sdr_CKE", power-up level changed
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdr_DQM" stuck at GND
Info: Found the following redundant logic cells in design
Info: Registers with preset signals will power-up high
Warning: NOT_GATE_PUSH_BACK-forbidden assignments are ignored
    Warning: NOT_GATE_PUSH_BACK performed on sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] will power up to High
    Critical Warning: Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] will power up to High
Info: 23 registers lost all their fanouts during netlist optimizations. The first 23 are displayed below.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][22]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][21]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][20]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][19]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][18]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][17]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][16]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][15]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][14]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][13]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][12]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][11]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][10]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][9]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][8]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][7]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][6]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][5]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][4]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][3]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][2]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][1]" lost all its fanouts during netlist optimizations.
    Info: Register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[1][0]" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generated suppressed messages file D:/2.3/SDRAM/SDRAM_TOP.map.smsg
Info: Implemented 1232 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 30 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 1155 logic cells
    Info: Implemented 33 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Allocated 186 megabytes of memory during processing
    Info: Processing ended: Tue Sep 27 22:27:29 2011
    Info: Elapsed time: 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/2.3/SDRAM/SDRAM_TOP.map.smsg.


