VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {completeAdderSynchronous}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.100}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v17.11-s080_1 ((64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5))}
  {DATE} {June 15, 2019}
END_BANNER
PATH 1
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[22]} {CK}
  ENDPT {Sum_tle_reg[22]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.799}
    {=} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.061} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.180} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.180} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.205} {0.265} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.271} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.328} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.328} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.438} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.439} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.439} {0.499} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.500} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.539} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.539} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.571} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.571} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.586} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.586} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.635} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.637} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.656} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.656} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.710} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.711} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_0/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.020} {0.000} {0.015} {} {0.670} {0.731} {} {1} {(17.69, 34.97) (17.55, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_0/n3} {} {0.000} {0.000} {0.015} {1.824} {0.670} {0.731} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.039} {0.000} {0.029} {} {0.710} {0.771} {} {5} {(15.90, 33.91) (15.73, 34.29)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[4]} {} {0.001} {0.000} {0.029} {11.663} {0.710} {0.771} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_5/MUX21_1/U4} {S} {^} {Z} {v} {} {MUX2_X1} {0.060} {0.000} {0.009} {} {0.771} {0.832} {} {1} {(6.97, 43.37) (5.85, 43.03)} 
    NET {} {} {} {} {} {sumFromCAtoReg[22]} {} {0.000} {0.000} {0.009} {1.274} {0.771} {0.832} {} {} {} 
    INST {U137} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.799} {0.860} {} {1} {(5.57, 47.91) (6.12, 48.25)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.009} {1.377} {0.799} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.061} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[23]} {CK}
  ENDPT {Sum_tle_reg[23]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.798}
    {=} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.062} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.062} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.181} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.181} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.266} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.272} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.329} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.329} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.439} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.439} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.500} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.500} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.540} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.540} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.572} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.572} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.586} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.586} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.636} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.637} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.656} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.656} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.711} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.712} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_0/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.020} {0.000} {0.015} {} {0.670} {0.732} {} {1} {(17.69, 34.97) (17.55, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_0/n3} {} {0.000} {0.000} {0.015} {1.824} {0.670} {0.732} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.039} {0.000} {0.029} {} {0.710} {0.771} {} {5} {(15.90, 33.91) (15.73, 34.29)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[4]} {} {0.001} {0.000} {0.029} {11.663} {0.710} {0.772} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_5/MUX21_1/U3} {S} {^} {Z} {v} {} {MUX2_X1} {0.059} {0.000} {0.009} {} {0.770} {0.831} {} {1} {(11.27, 45.12) (12.39, 45.45)} 
    NET {} {} {} {} {} {sumFromCAtoReg[23]} {} {0.000} {0.000} {0.009} {1.010} {0.770} {0.831} {} {} {} 
    INST {U142} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.798} {0.860} {} {1} {(12.10, 46.16) (11.55, 45.83)} 
    NET {} {} {} {} {} {n132} {} {0.000} {0.000} {0.009} {1.468} {0.798} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.062} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[25]} {CK}
  ENDPT {Sum_tle_reg[25]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.796}
    {=} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.063} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.182} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.183} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.268} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.273} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.330} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.331} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.441} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.441} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.502} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.502} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.541} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.542} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.574} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.574} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.588} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.588} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.638} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.639} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.658} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.658} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.712} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.713} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.020} {0.000} {0.015} {} {0.670} {0.734} {} {1} {(27.57, 34.97) (27.44, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_1/n3} {} {0.000} {0.000} {0.015} {1.877} {0.670} {0.734} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.038} {0.000} {0.028} {} {0.709} {0.772} {} {5} {(26.54, 37.77) (26.37, 37.39)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[5]} {} {0.001} {0.000} {0.028} {11.204} {0.709} {0.773} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_6/MUX21_1/U2} {S} {^} {Z} {v} {} {MUX2_X1} {0.059} {0.000} {0.009} {} {0.768} {0.832} {} {1} {(32.05, 47.91) (30.93, 48.25)} 
    NET {} {} {} {} {} {sumFromCAtoReg[25]} {} {0.000} {0.000} {0.009} {0.971} {0.768} {0.832} {} {} {} 
    INST {U146} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.796} {0.860} {} {1} {(29.77, 47.91) (29.22, 48.25)} 
    NET {} {} {} {} {} {n136} {} {0.000} {0.000} {0.009} {1.421} {0.796} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.063} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[21]} {CK}
  ENDPT {Sum_tle_reg[21]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.797}
    {=} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.063} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.182} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.183} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.268} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.273} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.330} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.331} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.441} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.441} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.502} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.502} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.542} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.542} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.574} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.574} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.588} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.588} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.638} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.639} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.658} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.658} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.712} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.713} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_0/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.020} {0.000} {0.015} {} {0.670} {0.734} {} {1} {(17.69, 34.97) (17.55, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_0/n3} {} {0.000} {0.000} {0.015} {1.824} {0.670} {0.734} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.039} {0.000} {0.029} {} {0.710} {0.773} {} {5} {(15.90, 33.91) (15.73, 34.29)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[4]} {} {0.001} {0.000} {0.029} {11.663} {0.710} {0.774} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_5/MUX21_1/U1} {S} {^} {Z} {v} {} {MUX2_X1} {0.059} {0.000} {0.009} {} {0.769} {0.833} {} {1} {(7.28, 34.97) (8.40, 34.63)} 
    NET {} {} {} {} {} {sumFromCAtoReg[21]} {} {0.000} {0.000} {0.009} {0.904} {0.769} {0.833} {} {} {} 
    INST {U141} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.007} {} {0.797} {0.860} {} {1} {(8.80, 34.97) (9.35, 34.63)} 
    NET {} {} {} {} {} {n131} {} {0.000} {0.000} {0.007} {1.417} {0.797} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.063} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[26]} {CK}
  ENDPT {Sum_tle_reg[26]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.796}
    {=} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.063} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.182} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.183} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.268} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.273} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.330} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.331} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.441} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.441} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.502} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.502} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.542} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.542} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.574} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.574} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.588} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.588} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.638} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.639} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.658} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.658} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.712} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.713} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.020} {0.000} {0.015} {} {0.670} {0.734} {} {1} {(27.57, 34.97) (27.44, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_1/n3} {} {0.000} {0.000} {0.015} {1.877} {0.670} {0.734} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.038} {0.000} {0.028} {} {0.709} {0.772} {} {5} {(26.54, 37.77) (26.37, 37.39)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[5]} {} {0.000} {0.000} {0.028} {11.204} {0.709} {0.773} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_6/MUX21_1/U3} {S} {^} {Z} {v} {} {MUX2_X1} {0.059} {0.000} {0.009} {} {0.768} {0.832} {} {1} {(24.64, 47.91) (23.52, 48.25)} 
    NET {} {} {} {} {} {sumFromCAtoReg[26]} {} {0.000} {0.000} {0.009} {1.012} {0.768} {0.832} {} {} {} 
    INST {U145} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.796} {0.860} {} {1} {(23.43, 48.97) (23.98, 48.63)} 
    NET {} {} {} {} {} {n135} {} {0.000} {0.000} {0.009} {1.331} {0.796} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.063} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[24]} {CK}
  ENDPT {Sum_tle_reg[24]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.796}
    {=} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.064} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.183} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.183} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.268} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.274} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.331} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.331} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.441} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.441} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.502} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.502} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.542} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.542} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.574} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.574} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.588} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.588} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.638} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.639} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.658} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.658} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.713} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.714} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.020} {0.000} {0.015} {} {0.670} {0.734} {} {1} {(27.57, 34.97) (27.44, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_1/n3} {} {0.000} {0.000} {0.015} {1.877} {0.670} {0.734} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.038} {0.000} {0.028} {} {0.709} {0.772} {} {5} {(26.54, 37.77) (26.37, 37.39)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[5]} {} {0.001} {0.000} {0.028} {11.204} {0.709} {0.773} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_6/MUX21_1/U1} {S} {^} {Z} {v} {} {MUX2_X1} {0.059} {0.000} {0.009} {} {0.769} {0.832} {} {1} {(35.47, 46.16) (34.35, 45.83)} 
    NET {} {} {} {} {} {sumFromCAtoReg[24]} {} {0.000} {0.000} {0.009} {1.028} {0.769} {0.832} {} {} {} 
    INST {U144} {A1} {v} {ZN} {v} {} {AND2_X1} {0.027} {0.000} {0.009} {} {0.796} {0.860} {} {1} {(34.64, 47.91) (35.19, 48.25)} 
    NET {} {} {} {} {} {n134} {} {0.000} {0.000} {0.009} {1.188} {0.796} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.064} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[29]} {CK}
  ENDPT {Sum_tle_reg[29]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.795}
    {=} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.065} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.184} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.184} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.269} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.275} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.332} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.332} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.442} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.442} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.503} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.503} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.543} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.543} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.575} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.575} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.590} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.590} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.639} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.640} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.659} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.659} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.714} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.715} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_2/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.022} {0.000} {0.016} {} {0.673} {0.737} {} {1} {(32.85, 34.97) (32.98, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_2/n3} {} {0.000} {0.000} {0.016} {2.397} {0.673} {0.737} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_2/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.035} {0.000} {0.024} {} {0.707} {0.772} {} {4} {(40.34, 36.72) (40.51, 37.09)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[6]} {} {0.000} {0.000} {0.024} {9.390} {0.708} {0.772} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_7/MUX21_1/U2} {S} {^} {Z} {v} {} {MUX2_X1} {0.059} {0.000} {0.009} {} {0.767} {0.832} {} {1} {(49.46, 36.72) (50.58, 37.05)} 
    NET {} {} {} {} {} {sumFromCAtoReg[29]} {} {0.000} {0.000} {0.009} {1.206} {0.767} {0.832} {} {} {} 
    INST {U139} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.795} {0.860} {} {1} {(50.79, 32.16) (51.34, 31.83)} 
    NET {} {} {} {} {} {n129} {} {0.000} {0.000} {0.009} {1.289} {0.795} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.065} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[28]} {CK}
  ENDPT {Sum_tle_reg[28]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.795}
    {=} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.065} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.184} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.184} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.270} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.275} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.332} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.332} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.442} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.443} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.504} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.504} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.543} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.543} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.575} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.576} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.590} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.590} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.639} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.641} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.660} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.660} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.714} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.715} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_2/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.022} {0.000} {0.016} {} {0.673} {0.738} {} {1} {(32.85, 34.97) (32.98, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_2/n3} {} {0.000} {0.000} {0.016} {2.397} {0.673} {0.738} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_2/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.035} {0.000} {0.024} {} {0.707} {0.772} {} {4} {(40.34, 36.72) (40.51, 37.09)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[6]} {} {0.000} {0.000} {0.024} {9.390} {0.708} {0.773} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_7/MUX21_1/U3} {S} {^} {Z} {v} {} {MUX2_X1} {0.059} {0.000} {0.009} {} {0.767} {0.832} {} {1} {(46.99, 36.72) (48.11, 37.05)} 
    NET {} {} {} {} {} {sumFromCAtoReg[28]} {} {0.000} {0.000} {0.009} {1.235} {0.767} {0.832} {} {} {} 
    INST {U138} {A1} {v} {ZN} {v} {} {AND2_X1} {0.027} {0.000} {0.009} {} {0.795} {0.860} {} {1} {(48.01, 31.12) (47.46, 31.45)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.009} {1.209} {0.795} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.065} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[30]} {CK}
  ENDPT {Sum_tle_reg[30]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.794}
    {=} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.065} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.184} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.184} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.270} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.275} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.332} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.332} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.443} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.443} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.504} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.504} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.543} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.543} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.576} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.576} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.590} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.590} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.639} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.641} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.660} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.660} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.714} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.715} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_2/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.022} {0.000} {0.016} {} {0.673} {0.738} {} {1} {(32.85, 34.97) (32.98, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_2/n3} {} {0.000} {0.000} {0.016} {2.397} {0.673} {0.738} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_2/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.035} {0.000} {0.024} {} {0.707} {0.773} {} {4} {(40.34, 36.72) (40.51, 37.09)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[6]} {} {0.000} {0.000} {0.024} {9.390} {0.708} {0.773} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_7/MUX21_1/U4} {S} {^} {Z} {v} {} {MUX2_X1} {0.059} {0.000} {0.009} {} {0.767} {0.832} {} {1} {(51.05, 43.37) (49.93, 43.03)} 
    NET {} {} {} {} {} {sumFromCAtoReg[30]} {} {0.000} {0.000} {0.009} {1.150} {0.767} {0.832} {} {} {} 
    INST {U140} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.794} {0.860} {} {1} {(49.46, 46.16) (50.01, 45.83)} 
    NET {} {} {} {} {} {n130} {} {0.000} {0.000} {0.009} {1.253} {0.794} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.065} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[31]} {CK}
  ENDPT {Sum_tle_reg[31]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.794}
    {=} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.065} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.184} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.184} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.270} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.275} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.332} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.332} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.443} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.443} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.504} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.504} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.543} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.543} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.576} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.576} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.590} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.590} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.639} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.641} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.660} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.660} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.714} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.715} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_2/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.022} {0.000} {0.016} {} {0.673} {0.738} {} {1} {(32.85, 34.97) (32.98, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_2/n3} {} {0.000} {0.000} {0.016} {2.397} {0.673} {0.738} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_2/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.035} {0.000} {0.024} {} {0.707} {0.773} {} {4} {(40.34, 36.72) (40.51, 37.09)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[6]} {} {0.000} {0.000} {0.024} {9.390} {0.708} {0.773} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_7/MUX21_1/U1} {S} {^} {Z} {v} {} {MUX2_X1} {0.059} {0.000} {0.009} {} {0.767} {0.832} {} {1} {(46.87, 43.37) (45.75, 43.03)} 
    NET {} {} {} {} {} {sumFromCAtoReg[31]} {} {0.000} {0.000} {0.009} {1.143} {0.767} {0.832} {} {} {} 
    INST {U143} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.794} {0.860} {} {1} {(46.42, 46.16) (46.97, 45.83)} 
    NET {} {} {} {} {} {n133} {} {0.000} {0.000} {0.009} {1.243} {0.794} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.065} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[20]} {CK}
  ENDPT {Sum_tle_reg[20]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.861}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.785}
    {=} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.076} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.195} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.195} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.280} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.286} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.343} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.343} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.453} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.454} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.514} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.514} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.554} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.554} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.586} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.586} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.601} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.601} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.650} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.651} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.670} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.670} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.725} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.726} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_0/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.020} {0.000} {0.015} {} {0.670} {0.746} {} {1} {(17.69, 34.97) (17.55, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_0/n3} {} {0.000} {0.000} {0.015} {1.824} {0.670} {0.746} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.039} {0.000} {0.029} {} {0.710} {0.785} {} {5} {(15.90, 33.91) (15.73, 34.29)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[4]} {} {0.001} {0.000} {0.029} {11.663} {0.710} {0.786} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_5/MUX21_1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.009} {0.000} {0.008} {} {0.719} {0.795} {} {1} {(8.49, 28.32) (8.32, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_5/MUX21_1/net4293} {} {0.000} {0.000} {0.008} {1.603} {0.719} {0.795} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_5/MUX21_1/U5} {A1} {v} {ZN} {^} {} {AOI22_X1} {0.031} {0.000} {0.026} {} {0.751} {0.827} {} {1} {(7.99, 29.26) (7.85, 28.99)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_5/MUX21_1/n6} {} {0.000} {0.000} {0.026} {1.985} {0.751} {0.827} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_5/MUX21_1/U6} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.007} {} {0.758} {0.834} {} {1} {(9.56, 31.12) (9.73, 31.49)} 
    NET {} {} {} {} {} {sumFromCAtoReg[20]} {} {0.000} {0.000} {0.007} {0.949} {0.758} {0.834} {} {} {} 
    INST {U136} {A1} {v} {ZN} {v} {} {AND2_X1} {0.026} {0.000} {0.007} {} {0.785} {0.861} {} {1} {(10.70, 31.12) (11.25, 31.45)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.007} {1.292} {0.785} {0.861} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.076} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[27]} {CK}
  ENDPT {Sum_tle_reg[27]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.783}
    {=} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.077} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.195} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.196} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.281} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.286} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.344} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.344} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.454} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.454} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.515} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.515} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.555} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.555} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.587} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.587} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.601} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.601} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.651} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.652} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.671} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.671} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.725} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.727} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.020} {0.000} {0.015} {} {0.670} {0.747} {} {1} {(27.57, 34.97) (27.44, 34.80)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_1/n3} {} {0.000} {0.000} {0.015} {1.877} {0.670} {0.747} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.038} {0.000} {0.028} {} {0.709} {0.785} {} {5} {(26.54, 37.77) (26.37, 37.39)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[5]} {} {0.000} {0.000} {0.028} {11.204} {0.709} {0.785} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_6/MUX21_1/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.010} {0.000} {0.008} {} {0.719} {0.795} {} {1} {(25.02, 37.77) (24.85, 37.39)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_6/MUX21_1/net2754} {} {0.000} {0.000} {0.008} {1.777} {0.719} {0.795} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_6/MUX21_1/U6} {A1} {v} {ZN} {^} {} {AOI22_X1} {0.031} {0.000} {0.025} {} {0.749} {0.826} {} {1} {(23.57, 39.62) (23.43, 39.89)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_6/MUX21_1/n7} {} {0.000} {0.000} {0.025} {1.874} {0.749} {0.826} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_6/MUX21_1/U5} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.007} {} {0.757} {0.833} {} {1} {(23.31, 37.77) (23.14, 37.39)} 
    NET {} {} {} {} {} {sumFromCAtoReg[27]} {} {0.000} {0.000} {0.007} {0.978} {0.757} {0.833} {} {} {} 
    INST {U135} {A1} {v} {ZN} {v} {} {AND2_X1} {0.026} {0.000} {0.009} {} {0.783} {0.860} {} {1} {(21.79, 37.77) (21.24, 37.43)} 
    NET {} {} {} {} {} {n125} {} {0.000} {0.000} {0.009} {1.245} {0.783} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.077} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[18]} {CK}
  ENDPT {Sum_tle_reg[18]} {D} {DFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.750}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.118} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.118} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.237} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.237} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.323} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.328} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.385} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.385} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.496} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.496} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.557} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.557} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.596} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.596} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.629} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.629} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.643} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.643} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.692} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.694} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.713} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.713} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.767} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.768} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_4/MUX21_1/U3} {S} {^} {Z} {v} {} {MUX2_X1} {0.062} {0.000} {0.010} {} {0.712} {0.830} {} {1} {(26.28, 25.52) (27.40, 25.85)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_4/MUX21_1/n7} {} {0.000} {0.000} {0.010} {1.679} {0.712} {0.830} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_4/MUX21_1/U6} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.005} {} {0.723} {0.841} {} {1} {(27.61, 26.57) (27.78, 26.19)} 
    NET {} {} {} {} {} {sumFromCAtoReg[18]} {} {0.000} {0.000} {0.005} {0.933} {0.723} {0.841} {} {} {} 
    INST {U107} {A1} {^} {ZN} {^} {} {AND2_X1} {0.027} {0.000} {0.009} {} {0.750} {0.868} {} {1} {(27.99, 26.57) (28.54, 26.23)} 
    NET {} {} {} {} {} {n108} {} {0.000} {0.000} {0.009} {1.363} {0.750} {0.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.118} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[19]} {CK}
  ENDPT {Sum_tle_reg[19]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.738}
    {=} {Slack Time} {0.121}
  END_SLK_CLC
  SLK 0.121
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.121} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.121} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.240} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.240} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.326} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.331} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.388} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.388} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.499} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.499} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.560} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.560} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.599} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.599} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.632} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.632} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.646} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.646} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.695} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.697} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.716} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.716} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.770} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.771} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_4/MUX21_1/U4} {S} {^} {Z} {v} {} {MUX2_X1} {0.061} {0.000} {0.009} {} {0.710} {0.832} {} {1} {(25.90, 34.97) (27.02, 34.63)} 
    NET {} {} {} {} {} {sumFromCAtoReg[19]} {} {0.000} {0.000} {0.009} {1.049} {0.710} {0.832} {} {} {} 
    INST {U123} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.738} {0.860} {} {1} {(27.99, 34.97) (28.54, 34.63)} 
    NET {} {} {} {} {} {n124} {} {0.000} {0.000} {0.009} {1.383} {0.738} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.121} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[17]} {CK}
  ENDPT {Sum_tle_reg[17]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.861}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.732}
    {=} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.129} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.247} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.248} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.333} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.338} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.396} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.396} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.506} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.506} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.567} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.567} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.607} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.607} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.639} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.639} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.653} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.653} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.703} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.704} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.723} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.723} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.777} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.000} {0.000} {0.044} {18.382} {0.649} {0.778} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_4/MUX21_1/U10} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.013} {} {0.664} {0.793} {} {2} {(24.38, 22.71) (24.55, 23.09)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_4/MUX21_1/n5} {} {0.000} {0.000} {0.013} {3.390} {0.664} {0.793} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_4/MUX21_1/U8} {A1} {v} {ZN} {^} {} {AOI22_X1} {0.034} {0.000} {0.026} {} {0.698} {0.827} {} {1} {(25.46, 23.66) (25.33, 23.39)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_4/MUX21_1/n12} {} {0.000} {0.000} {0.026} {2.066} {0.698} {0.827} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_4/MUX21_1/U5} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.007} {} {0.706} {0.834} {} {1} {(25.02, 19.91) (24.85, 20.29)} 
    NET {} {} {} {} {} {sumFromCAtoReg[17]} {} {0.000} {0.000} {0.007} {1.020} {0.706} {0.834} {} {} {} 
    INST {U106} {A1} {v} {ZN} {v} {} {AND2_X1} {0.026} {0.000} {0.007} {} {0.732} {0.861} {} {1} {(24.57, 18.16) (25.12, 17.83)} 
    NET {} {} {} {} {} {n107} {} {0.000} {0.000} {0.007} {1.304} {0.732} {0.861} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.129} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[16]} {CK}
  ENDPT {Sum_tle_reg[16]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.730}
    {=} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.129} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.248} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.248} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.334} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.339} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.396} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.396} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.507} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.507} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.568} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.568} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.607} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.607} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.640} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.640} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.654} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.654} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.703} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.705} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.724} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.724} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.778} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.000} {0.000} {0.044} {18.382} {0.649} {0.778} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_4/MUX21_1/U10} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.013} {} {0.664} {0.793} {} {2} {(24.38, 22.71) (24.55, 23.09)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_4/MUX21_1/n5} {} {0.000} {0.000} {0.013} {3.390} {0.664} {0.793} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_4/MUX21_1/U9} {A1} {v} {ZN} {^} {} {AOI22_X1} {0.033} {0.000} {0.025} {} {0.697} {0.826} {} {1} {(25.46, 20.86) (25.33, 20.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_4/MUX21_1/n11} {} {0.000} {0.000} {0.025} {1.896} {0.697} {0.826} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_4/MUX21_1/U7} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.007} {} {0.704} {0.834} {} {1} {(26.28, 19.91) (26.45, 20.29)} 
    NET {} {} {} {} {} {sumFromCAtoReg[16]} {} {0.000} {0.000} {0.007} {0.971} {0.704} {0.834} {} {} {} 
    INST {U105} {A1} {v} {ZN} {v} {} {AND2_X1} {0.026} {0.000} {0.009} {} {0.730} {0.860} {} {1} {(27.61, 19.91) (28.16, 20.25)} 
    NET {} {} {} {} {} {n106} {} {0.000} {0.000} {0.009} {1.225} {0.730} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.129} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[13]} {CK}
  ENDPT {Sum_tle_reg[13]} {D} {DFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.732}
    {=} {Slack Time} {0.137}
  END_SLK_CLC
  SLK 0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.137} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.137} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.255} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.256} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.341} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.346} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.404} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.404} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.514} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.514} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.575} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.575} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.615} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.615} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.647} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.647} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.661} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.661} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.711} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.712} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_0/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.022} {0.000} {0.014} {} {0.597} {0.734} {} {1} {(21.64, 15.37) (21.78, 15.20)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_0/n3} {} {0.000} {0.000} {0.014} {2.534} {0.598} {0.734} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.033} {0.000} {0.023} {} {0.631} {0.767} {} {4} {(10.77, 15.37) (10.60, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[2]} {} {0.000} {0.000} {0.023} {9.084} {0.631} {0.767} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_3/MUX21_1/U8} {S} {^} {Z} {v} {} {MUX2_X1} {0.061} {0.000} {0.010} {} {0.692} {0.829} {} {1} {(9.18, 11.52) (10.30, 11.85)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_3/MUX21_1/n8} {} {0.000} {0.000} {0.010} {1.939} {0.692} {0.829} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_3/MUX21_1/U12} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.704} {0.840} {} {1} {(10.01, 6.96) (9.84, 6.59)} 
    NET {} {} {} {} {} {sumFromCAtoReg[13]} {} {0.000} {0.000} {0.006} {1.110} {0.704} {0.840} {} {} {} 
    INST {U114} {A1} {^} {ZN} {^} {} {AND2_X1} {0.028} {0.000} {0.010} {} {0.732} {0.868} {} {1} {(11.27, 6.96) (11.82, 6.63)} 
    NET {} {} {} {} {} {n115} {} {0.000} {0.000} {0.010} {1.496} {0.732} {0.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.137} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[14]} {CK}
  ENDPT {Sum_tle_reg[14]} {D} {DFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.732}
    {=} {Slack Time} {0.137}
  END_SLK_CLC
  SLK 0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.137} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.137} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.256} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.256} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.341} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.347} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.404} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.404} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.514} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.514} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.575} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.575} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.615} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.615} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.647} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.647} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.661} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.661} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.711} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.712} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_0/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.022} {0.000} {0.014} {} {0.597} {0.734} {} {1} {(21.64, 15.37) (21.78, 15.20)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_0/n3} {} {0.000} {0.000} {0.014} {2.534} {0.598} {0.734} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.033} {0.000} {0.023} {} {0.631} {0.767} {} {4} {(10.77, 15.37) (10.60, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[2]} {} {0.000} {0.000} {0.023} {9.084} {0.631} {0.768} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_3/MUX21_1/U9} {S} {^} {Z} {v} {} {MUX2_X1} {0.062} {0.000} {0.010} {} {0.693} {0.829} {} {1} {(8.30, 19.91) (7.18, 20.25)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_3/MUX21_1/n7} {} {0.000} {0.000} {0.010} {2.103} {0.693} {0.829} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_3/MUX21_1/U11} {A} {v} {ZN} {^} {} {INV_X1} {0.012} {0.000} {0.006} {} {0.704} {0.841} {} {1} {(6.02, 25.52) (5.85, 25.89)} 
    NET {} {} {} {} {} {sumFromCAtoReg[14]} {} {0.000} {0.000} {0.006} {1.130} {0.704} {0.841} {} {} {} 
    INST {U115} {A1} {^} {ZN} {^} {} {AND2_X1} {0.027} {0.000} {0.009} {} {0.732} {0.868} {} {1} {(7.28, 25.52) (7.83, 25.85)} 
    NET {} {} {} {} {} {n116} {} {0.000} {0.000} {0.009} {1.303} {0.732} {0.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.137} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[12]} {CK}
  ENDPT {Sum_tle_reg[12]} {D} {DFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.730}
    {=} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.138} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.138} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.257} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.257} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.343} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.348} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.405} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.405} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.516} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.516} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.577} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.577} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.616} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.616} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.649} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.649} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.663} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.663} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.712} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.714} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_0/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.022} {0.000} {0.014} {} {0.597} {0.736} {} {1} {(21.64, 15.37) (21.78, 15.20)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_0/n3} {} {0.000} {0.000} {0.014} {2.534} {0.598} {0.736} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.033} {0.000} {0.023} {} {0.631} {0.769} {} {4} {(10.77, 15.37) (10.60, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[2]} {} {0.000} {0.000} {0.023} {9.084} {0.631} {0.769} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_3/MUX21_1/U7} {S} {^} {Z} {v} {} {MUX2_X1} {0.061} {0.000} {0.010} {} {0.691} {0.830} {} {1} {(7.66, 5.92) (8.78, 6.25)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_3/MUX21_1/n9} {} {0.000} {0.000} {0.010} {1.668} {0.691} {0.830} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_3/MUX21_1/U13} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.702} {0.841} {} {1} {(10.32, 5.92) (10.49, 6.29)} 
    NET {} {} {} {} {} {sumFromCAtoReg[12]} {} {0.000} {0.000} {0.006} {1.007} {0.702} {0.841} {} {} {} 
    INST {U113} {A1} {^} {ZN} {^} {} {AND2_X1} {0.028} {0.000} {0.010} {} {0.730} {0.868} {} {1} {(11.65, 5.92) (12.20, 6.25)} 
    NET {} {} {} {} {} {n114} {} {0.000} {0.000} {0.010} {1.456} {0.730} {0.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.138} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[7]} {CK}
  ENDPT {Sum_tle_reg[7]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.718}
    {=} {Slack Time} {0.142}
  END_SLK_CLC
  SLK 0.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.142} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.142} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.261} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.261} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.205} {0.346} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.209} {0.351} {} {} {} 
    INST {completeAdder_1/FE_OCPC3_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.053} {0.000} {0.027} {} {0.263} {0.405} {} {4} {(41.29, 31.12) (41.65, 31.45)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN3_FE_OFN1_n103} {} {0.000} {0.000} {0.027} {10.468} {0.263} {0.405} {} {} {} 
    INST {completeAdder_1/U6} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.373} {0.515} {} {6} {(43.15, 22.57) (42.55, 22.20)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[4]} {} {0.000} {0.000} {0.076} {12.720} {0.373} {0.515} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/U4} {A} {^} {Z} {v} {} {XOR2_X1} {0.033} {0.000} {0.025} {} {0.406} {0.548} {} {2} {(45.97, 25.38) (46.56, 25.00)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/n4} {} {0.000} {0.000} {0.025} {4.386} {0.406} {0.548} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/U2} {B1} {v} {ZN} {^} {} {AOI22_X1} {0.048} {0.000} {0.022} {} {0.454} {0.596} {} {1} {(46.49, 22.71) (46.30, 23.09)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/n5} {} {0.000} {0.000} {0.022} {1.866} {0.454} {0.596} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.014} {0.000} {0.009} {} {0.468} {0.610} {} {2} {(46.23, 20.96) (46.40, 20.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/CTMP[1]} {} {0.000} {0.000} {0.009} {4.092} {0.468} {0.610} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_2/U2} {B2} {v} {ZN} {^} {} {AOI22_X1} {0.046} {0.000} {0.025} {} {0.515} {0.657} {} {1} {(47.56, 19.91) (47.94, 20.29)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_2/n5} {} {0.000} {0.000} {0.025} {1.966} {0.515} {0.657} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.009} {} {0.529} {0.671} {} {2} {(46.30, 18.16) (46.13, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/CTMP[2]} {} {0.000} {0.000} {0.009} {3.985} {0.530} {0.672} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_3/U2} {B2} {v} {ZN} {^} {} {AOI22_X1} {0.046} {0.000} {0.025} {} {0.576} {0.718} {} {1} {(46.61, 15.37) (46.99, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_3/n5} {} {0.000} {0.000} {0.025} {1.857} {0.576} {0.718} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_3/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.009} {} {0.590} {0.732} {} {2} {(46.49, 14.31) (46.32, 14.69)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/CTMP[3]} {} {0.000} {0.000} {0.009} {4.079} {0.590} {0.732} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_4/U3} {A} {v} {Z} {v} {} {XOR2_X1} {0.050} {0.000} {0.011} {} {0.640} {0.782} {} {1} {(47.30, 12.71) (47.90, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA2toMux[3]} {} {0.000} {0.000} {0.011} {1.683} {0.640} {0.782} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/MUX21_1/U5} {B1} {v} {ZN} {^} {} {AOI22_X1} {0.044} {0.000} {0.027} {} {0.684} {0.826} {} {1} {(48.51, 14.31) (48.70, 14.69)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/MUX21_1/n13} {} {0.000} {0.000} {0.027} {2.192} {0.684} {0.826} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/MUX21_1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.007} {} {0.691} {0.833} {} {1} {(48.58, 9.77) (48.41, 9.39)} 
    NET {} {} {} {} {} {sumFromCAtoReg[7]} {} {0.000} {0.000} {0.007} {0.940} {0.691} {0.833} {} {} {} 
    INST {U112} {A1} {v} {ZN} {v} {} {AND2_X1} {0.026} {0.000} {0.009} {} {0.718} {0.860} {} {1} {(47.63, 9.77) (47.08, 9.43)} 
    NET {} {} {} {} {} {n113} {} {0.000} {0.000} {0.009} {1.302} {0.718} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.142} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.142} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[15]} {CK}
  ENDPT {Sum_tle_reg[15]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.861}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.718}
    {=} {Slack Time} {0.142}
  END_SLK_CLC
  SLK 0.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.142} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.142} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.261} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.262} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.347} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.352} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.409} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.410} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.520} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.520} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.581} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.581} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.620} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.621} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.653} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.653} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.667} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.667} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.717} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.718} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_0/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.022} {0.000} {0.014} {} {0.597} {0.740} {} {1} {(21.64, 15.37) (21.78, 15.20)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_0/n3} {} {0.000} {0.000} {0.014} {2.534} {0.598} {0.740} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.033} {0.000} {0.023} {} {0.631} {0.773} {} {4} {(10.77, 15.37) (10.60, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[2]} {} {0.000} {0.000} {0.023} {9.084} {0.631} {0.773} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_3/MUX21_1/U10} {S} {^} {Z} {v} {} {MUX2_X1} {0.060} {0.000} {0.009} {} {0.690} {0.833} {} {1} {(10.58, 19.91) (9.46, 20.25)} 
    NET {} {} {} {} {} {sumFromCAtoReg[15]} {} {0.000} {0.000} {0.009} {1.315} {0.690} {0.833} {} {} {} 
    INST {U116} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.007} {} {0.718} {0.861} {} {1} {(9.56, 25.52) (10.11, 25.85)} 
    NET {} {} {} {} {} {n117} {} {0.000} {0.000} {0.007} {1.253} {0.718} {0.861} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.142} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.142} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Cout_tle_reg} {CK}
  ENDPT {Cout_tle_reg} {D} {DFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.712}
    {=} {Slack Time} {0.157}
  END_SLK_CLC
  SLK 0.157
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.157} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.157} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.276} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.276} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.361} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.367} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.424} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.424} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.534} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.534} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.595} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.595} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.635} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.635} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.667} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.667} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.682} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.682} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.731} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.576} {0.732} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.019} {0.000} {0.012} {} {0.595} {0.751} {} {1} {(22.78, 17.12) (22.91, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_1_0_1/n3} {} {0.000} {0.000} {0.012} {1.696} {0.595} {0.751} {} {} {} 
    INST {completeAdder_1/ST/G_1_1_0_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.054} {0.000} {0.044} {} {0.649} {0.806} {} {9} {(23.24, 18.16) (23.41, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[3]} {} {0.001} {0.000} {0.044} {18.382} {0.650} {0.807} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_3/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.020} {0.000} {0.015} {} {0.670} {0.827} {} {1} {(29.81, 36.72) (29.95, 36.88)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_2_0_3/n3} {} {0.000} {0.000} {0.015} {1.722} {0.670} {0.827} {} {} {} 
    INST {completeAdder_1/ST/G_1_2_0_3/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.683} {0.840} {} {1} {(29.77, 34.97) (29.60, 34.59)} 
    NET {} {} {} {} {} {coutFromCAtoReg} {} {0.000} {0.000} {0.007} {1.164} {0.683} {0.840} {} {} {} 
    INST {U111} {A1} {^} {ZN} {^} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.712} {0.868} {} {1} {(30.84, 34.97) (31.39, 34.63)} 
    NET {} {} {} {} {} {n112} {} {0.000} {0.000} {0.009} {1.385} {0.712} {0.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.157} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.157} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[11]} {CK}
  ENDPT {Sum_tle_reg[11]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.671}
    {=} {Slack Time} {0.188}
  END_SLK_CLC
  SLK 0.188
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.188} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.188} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.307} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.307} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.393} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.398} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.455} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.455} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.565} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.566} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.627} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.627} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.666} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.666} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.698} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.699} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.713} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.713} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.762} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.575} {0.763} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U9} {A} {^} {ZN} {v} {} {INV_X1} {0.023} {0.000} {0.014} {} {0.598} {0.786} {} {4} {(34.52, 11.52) (34.35, 11.89)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_2/MUX21_1/n14} {} {0.000} {0.000} {0.014} {7.292} {0.598} {0.786} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U5} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.040} {0.000} {0.026} {} {0.638} {0.826} {} {1} {(34.38, 6.86) (34.71, 6.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_2/MUX21_1/n13} {} {0.000} {0.000} {0.026} {2.155} {0.638} {0.826} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.007} {} {0.645} {0.833} {} {1} {(38.63, 6.96) (38.80, 6.59)} 
    NET {} {} {} {} {} {sumFromCAtoReg[11]} {} {0.000} {0.000} {0.007} {0.969} {0.645} {0.833} {} {} {} 
    INST {U104} {A1} {v} {ZN} {v} {} {AND2_X1} {0.026} {0.000} {0.009} {} {0.671} {0.860} {} {1} {(39.96, 6.96) (40.51, 6.63)} 
    NET {} {} {} {} {} {n105} {} {0.000} {0.000} {0.009} {1.292} {0.671} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.188} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.188} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[10]} {CK}
  ENDPT {Sum_tle_reg[10]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.671}
    {=} {Slack Time} {0.188}
  END_SLK_CLC
  SLK 0.188
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.188} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.188} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.307} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.308} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.393} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.398} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.455} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.456} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.566} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.566} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.627} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.627} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.666} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.667} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.699} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.699} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.713} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.713} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.763} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.575} {0.763} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U9} {A} {^} {ZN} {v} {} {INV_X1} {0.023} {0.000} {0.014} {} {0.598} {0.786} {} {4} {(34.52, 11.52) (34.35, 11.89)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_2/MUX21_1/n14} {} {0.000} {0.000} {0.014} {7.292} {0.598} {0.786} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U6} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.038} {0.000} {0.025} {} {0.636} {0.824} {} {1} {(31.54, 8.82) (31.86, 9.09)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_2/MUX21_1/n12} {} {0.000} {0.000} {0.025} {1.857} {0.636} {0.824} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U3} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.007} {} {0.645} {0.833} {} {1} {(32.93, 8.71) (33.10, 9.09)} 
    NET {} {} {} {} {} {sumFromCAtoReg[10]} {} {0.000} {0.000} {0.007} {1.356} {0.645} {0.833} {} {} {} 
    INST {U108} {A1} {v} {ZN} {v} {} {AND2_X1} {0.026} {0.000} {0.009} {} {0.671} {0.860} {} {1} {(38.25, 8.71) (38.80, 9.05)} 
    NET {} {} {} {} {} {n109} {} {0.000} {0.000} {0.009} {1.286} {0.671} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.188} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.188} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[9]} {CK}
  ENDPT {Sum_tle_reg[9]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.861}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.671}
    {=} {Slack Time} {0.189}
  END_SLK_CLC
  SLK 0.189
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.189} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.189} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.308} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.308} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.394} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.399} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.456} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.456} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.566} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.567} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.628} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.628} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.667} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.667} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.699} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.700} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.714} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.714} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.763} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.575} {0.764} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U9} {A} {^} {ZN} {v} {} {INV_X1} {0.023} {0.000} {0.014} {} {0.598} {0.787} {} {4} {(34.52, 11.52) (34.35, 11.89)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_2/MUX21_1/n14} {} {0.000} {0.000} {0.014} {7.292} {0.598} {0.787} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U7} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.040} {0.000} {0.026} {} {0.638} {0.827} {} {1} {(24.70, 6.86) (25.02, 6.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_2/MUX21_1/n11} {} {0.000} {0.000} {0.026} {2.161} {0.638} {0.827} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U2} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.007} {} {0.645} {0.834} {} {1} {(20.84, 8.71) (20.67, 9.09)} 
    NET {} {} {} {} {} {sumFromCAtoReg[9]} {} {0.000} {0.000} {0.007} {1.054} {0.645} {0.834} {} {} {} 
    INST {U109} {A1} {v} {ZN} {v} {} {AND2_X1} {0.026} {0.000} {0.007} {} {0.671} {0.861} {} {1} {(19.70, 6.96) (19.15, 6.63)} 
    NET {} {} {} {} {} {n110} {} {0.000} {0.000} {0.007} {1.161} {0.671} {0.861} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.189} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.189} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[8]} {CK}
  ENDPT {Sum_tle_reg[8]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.861}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.669}
    {=} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.191} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.191} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.310} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.310} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.396} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.401} {} {} {} 
    INST {completeAdder_1/FE_OCPC4_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.057} {0.000} {0.031} {} {0.267} {0.458} {} {5} {(35.78, 15.37) (36.14, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN4_FE_OFN1_n103} {} {0.000} {0.000} {0.031} {12.166} {0.267} {0.458} {} {} {} 
    INST {completeAdder_1/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.377} {0.569} {} {6} {(42.95, 11.38) (42.36, 11.00)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[7]} {} {0.000} {0.000} {0.076} {12.580} {0.378} {0.569} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/PGBlock_7/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.061} {0.000} {0.027} {} {0.438} {0.630} {} {2} {(45.62, 12.71) (45.02, 13.08)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][14]} {} {0.000} {0.000} {0.027} {2.964} {0.439} {0.630} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_1/U3} {A1} {^} {ZN} {^} {} {AND2_X1} {0.039} {0.000} {0.011} {} {0.478} {0.669} {} {2} {(43.26, 15.37) (42.71, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_left_block_out[0]} {} {0.000} {0.000} {0.011} {2.953} {0.478} {0.669} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TB_1/PG_3/U1} {A2} {^} {ZN} {^} {} {AND2_X1} {0.032} {0.000} {0.009} {} {0.510} {0.702} {} {1} {(42.05, 15.37) (42.41, 15.03)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[1][14]} {} {0.000} {0.000} {0.009} {2.072} {0.510} {0.702} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U2} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.011} {} {0.525} {0.716} {} {1} {(39.46, 17.12) (39.26, 17.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/G_1_0_0_0/n2} {} {0.000} {0.000} {0.011} {1.733} {0.525} {0.716} {} {} {} 
    INST {completeAdder_1/ST/G_1_0_0_0/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.049} {0.000} {0.034} {} {0.574} {0.765} {} {7} {(38.70, 15.37) (38.53, 14.99)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[1]} {} {0.001} {0.000} {0.035} {15.030} {0.575} {0.766} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U9} {A} {^} {ZN} {v} {} {INV_X1} {0.023} {0.000} {0.014} {} {0.598} {0.789} {} {4} {(34.52, 11.52) (34.35, 11.89)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_2/MUX21_1/n14} {} {0.000} {0.000} {0.014} {7.292} {0.598} {0.789} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U8} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.038} {0.000} {0.025} {} {0.636} {0.827} {} {1} {(22.23, 6.86) (21.91, 6.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_2/MUX21_1/n10} {} {0.000} {0.000} {0.025} {1.837} {0.636} {0.827} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_2/MUX21_1/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.007} {} {0.643} {0.834} {} {1} {(21.60, 5.92) (21.43, 6.29)} 
    NET {} {} {} {} {} {sumFromCAtoReg[8]} {} {0.000} {0.000} {0.007} {0.964} {0.643} {0.834} {} {} {} 
    INST {U110} {A1} {v} {ZN} {v} {} {AND2_X1} {0.026} {0.000} {0.007} {} {0.669} {0.861} {} {1} {(20.27, 5.92) (19.72, 6.25)} 
    NET {} {} {} {} {} {n111} {} {0.000} {0.000} {0.007} {1.218} {0.669} {0.861} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.191} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.191} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[3]} {CK}
  ENDPT {Sum_tle_reg[3]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.666}
    {=} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.193} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.193} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.312} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.312} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.398} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.403} {} {} {} 
    INST {completeAdder_1/U32} {A} {^} {Z} {^} {} {XOR2_X1} {0.111} {0.000} {0.074} {} {0.321} {0.514} {} {6} {(34.56, 15.51) (35.16, 15.88)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[0]} {} {0.000} {0.000} {0.074} {12.243} {0.321} {0.514} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/U4} {B} {^} {Z} {v} {} {XOR2_X1} {0.032} {0.000} {0.020} {} {0.354} {0.547} {} {2} {(36.37, 18.52) (35.90, 18.68)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/n4} {} {0.000} {0.000} {0.020} {4.424} {0.354} {0.547} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/U2} {B1} {v} {ZN} {^} {} {AOI22_X1} {0.046} {0.000} {0.023} {} {0.400} {0.593} {} {1} {(35.47, 19.91) (35.28, 20.29)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/n5} {} {0.000} {0.000} {0.023} {1.983} {0.400} {0.593} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.014} {0.000} {0.009} {} {0.414} {0.607} {} {2} {(36.35, 20.96) (36.52, 20.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/CTMP[1]} {} {0.000} {0.000} {0.009} {3.998} {0.414} {0.607} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_2/U2} {B2} {v} {ZN} {^} {} {AOI22_X1} {0.046} {0.000} {0.025} {} {0.460} {0.653} {} {1} {(36.42, 23.77) (36.04, 23.39)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_2/n5} {} {0.000} {0.000} {0.025} {1.874} {0.460} {0.653} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.009} {} {0.475} {0.668} {} {2} {(36.16, 25.52) (36.33, 25.89)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/CTMP[2]} {} {0.000} {0.000} {0.009} {3.990} {0.475} {0.668} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_3/U2} {B2} {v} {ZN} {^} {} {AOI22_X1} {0.046} {0.000} {0.025} {} {0.521} {0.714} {} {1} {(36.80, 28.32) (36.42, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_3/n5} {} {0.000} {0.000} {0.025} {1.814} {0.521} {0.714} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_3/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.009} {} {0.535} {0.729} {} {2} {(36.92, 28.32) (37.09, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/CTMP[3]} {} {0.000} {0.000} {0.009} {4.006} {0.535} {0.729} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_4/U3} {A} {v} {Z} {v} {} {XOR2_X1} {0.049} {0.000} {0.011} {} {0.585} {0.778} {} {1} {(37.26, 29.50) (36.66, 29.88)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA2toMux[3]} {} {0.000} {0.000} {0.011} {1.696} {0.585} {0.778} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/MUX21_1/U2} {B2} {v} {ZN} {^} {} {AOI22_X1} {0.047} {0.000} {0.025} {} {0.632} {0.825} {} {1} {(36.80, 31.12) (36.42, 31.49)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/MUX21_1/n6} {} {0.000} {0.000} {0.025} {1.886} {0.632} {0.825} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/MUX21_1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.007} {} {0.639} {0.833} {} {1} {(37.30, 32.16) (37.47, 31.79)} 
    NET {} {} {} {} {} {sumFromCAtoReg[3]} {} {0.000} {0.000} {0.007} {0.998} {0.639} {0.833} {} {} {} 
    INST {U103} {A1} {v} {ZN} {v} {} {AND2_X1} {0.027} {0.000} {0.009} {} {0.666} {0.859} {} {1} {(37.56, 33.91) (37.01, 34.25)} 
    NET {} {} {} {} {} {n104} {} {0.000} {0.000} {0.009} {1.431} {0.666} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.193} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.193} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[6]} {CK}
  ENDPT {Sum_tle_reg[6]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.659}
    {=} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.200} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.200} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.319} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.319} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.205} {0.405} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.209} {0.410} {} {} {} 
    INST {completeAdder_1/FE_OCPC3_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.053} {0.000} {0.027} {} {0.263} {0.463} {} {4} {(41.29, 31.12) (41.65, 31.45)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN3_FE_OFN1_n103} {} {0.000} {0.000} {0.027} {10.468} {0.263} {0.463} {} {} {} 
    INST {completeAdder_1/U6} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.373} {0.573} {} {6} {(43.15, 22.57) (42.55, 22.20)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[4]} {} {0.000} {0.000} {0.076} {12.720} {0.373} {0.573} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/U4} {A} {^} {Z} {v} {} {XOR2_X1} {0.033} {0.000} {0.025} {} {0.406} {0.606} {} {2} {(45.97, 25.38) (46.56, 25.00)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/n4} {} {0.000} {0.000} {0.025} {4.386} {0.406} {0.606} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/U2} {B1} {v} {ZN} {^} {} {AOI22_X1} {0.048} {0.000} {0.022} {} {0.454} {0.654} {} {1} {(46.49, 22.71) (46.30, 23.09)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/n5} {} {0.000} {0.000} {0.022} {1.866} {0.454} {0.654} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.014} {0.000} {0.009} {} {0.468} {0.668} {} {2} {(46.23, 20.96) (46.40, 20.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/CTMP[1]} {} {0.000} {0.000} {0.009} {4.092} {0.468} {0.669} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_2/U2} {B2} {v} {ZN} {^} {} {AOI22_X1} {0.046} {0.000} {0.025} {} {0.515} {0.715} {} {1} {(47.56, 19.91) (47.94, 20.29)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_2/n5} {} {0.000} {0.000} {0.025} {1.966} {0.515} {0.715} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.009} {} {0.529} {0.730} {} {2} {(46.30, 18.16) (46.13, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/CTMP[2]} {} {0.000} {0.000} {0.009} {3.985} {0.530} {0.730} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_3/U3} {A} {v} {Z} {v} {} {XOR2_X1} {0.050} {0.000} {0.011} {} {0.579} {0.780} {} {1} {(46.38, 16.98) (45.77, 16.60)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA2toMux[2]} {} {0.000} {0.000} {0.011} {1.834} {0.580} {0.780} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/MUX21_1/U6} {B1} {v} {ZN} {^} {} {AOI22_X1} {0.046} {0.000} {0.028} {} {0.625} {0.825} {} {1} {(48.32, 17.12) (48.51, 17.49)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/MUX21_1/n12} {} {0.000} {0.000} {0.028} {2.505} {0.625} {0.825} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/MUX21_1/U3} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.007} {} {0.633} {0.833} {} {1} {(50.03, 8.71) (50.20, 9.09)} 
    NET {} {} {} {} {} {sumFromCAtoReg[6]} {} {0.000} {0.000} {0.007} {1.031} {0.633} {0.833} {} {} {} 
    INST {U118} {A1} {v} {ZN} {v} {} {AND2_X1} {0.027} {0.000} {0.009} {} {0.659} {0.860} {} {1} {(49.91, 6.96) (49.36, 6.63)} 
    NET {} {} {} {} {} {n119} {} {0.000} {0.000} {0.009} {1.304} {0.659} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.200} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[2]} {CK}
  ENDPT {Sum_tle_reg[2]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.602}
    {=} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.257} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.257} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.376} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.377} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.462} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.467} {} {} {} 
    INST {completeAdder_1/U32} {A} {^} {Z} {^} {} {XOR2_X1} {0.111} {0.000} {0.074} {} {0.321} {0.578} {} {6} {(34.56, 15.51) (35.16, 15.88)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[0]} {} {0.000} {0.000} {0.074} {12.243} {0.321} {0.578} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/U4} {B} {^} {Z} {v} {} {XOR2_X1} {0.032} {0.000} {0.020} {} {0.354} {0.611} {} {2} {(36.37, 18.52) (35.90, 18.68)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/n4} {} {0.000} {0.000} {0.020} {4.424} {0.354} {0.611} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/U2} {B1} {v} {ZN} {^} {} {AOI22_X1} {0.046} {0.000} {0.023} {} {0.400} {0.657} {} {1} {(35.47, 19.91) (35.28, 20.29)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/n5} {} {0.000} {0.000} {0.023} {1.983} {0.400} {0.657} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.014} {0.000} {0.009} {} {0.414} {0.671} {} {2} {(36.35, 20.96) (36.52, 20.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/CTMP[1]} {} {0.000} {0.000} {0.009} {3.998} {0.414} {0.671} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_2/U2} {B2} {v} {ZN} {^} {} {AOI22_X1} {0.046} {0.000} {0.025} {} {0.460} {0.717} {} {1} {(36.42, 23.77) (36.04, 23.39)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_2/n5} {} {0.000} {0.000} {0.025} {1.874} {0.460} {0.717} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_2/U1} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.009} {} {0.475} {0.732} {} {2} {(36.16, 25.52) (36.33, 25.89)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/CTMP[2]} {} {0.000} {0.000} {0.009} {3.990} {0.475} {0.732} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_3/U3} {A} {v} {Z} {v} {} {XOR2_X1} {0.050} {0.000} {0.012} {} {0.525} {0.783} {} {1} {(36.47, 26.71) (37.06, 27.08)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA2toMux[2]} {} {0.000} {0.000} {0.012} {2.103} {0.525} {0.783} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/MUX21_1/U6} {B1} {v} {ZN} {^} {} {AOI22_X1} {0.043} {0.000} {0.025} {} {0.568} {0.825} {} {1} {(32.24, 26.57) (32.05, 26.19)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/MUX21_1/n7} {} {0.000} {0.000} {0.025} {1.956} {0.568} {0.825} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/MUX21_1/U5} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.007} {} {0.576} {0.833} {} {1} {(29.96, 26.57) (29.79, 26.19)} 
    NET {} {} {} {} {} {sumFromCAtoReg[2]} {} {0.000} {0.000} {0.007} {1.108} {0.576} {0.833} {} {} {} 
    INST {U117} {A1} {v} {ZN} {v} {} {AND2_X1} {0.026} {0.000} {0.009} {} {0.602} {0.860} {} {1} {(30.65, 28.32) (31.20, 28.65)} 
    NET {} {} {} {} {} {n118} {} {0.000} {0.000} {0.009} {1.289} {0.602} {0.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.257} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[5]} {CK}
  ENDPT {Sum_tle_reg[5]} {D} {DFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.604}
    {=} {Slack Time} {0.264}
  END_SLK_CLC
  SLK 0.264
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.264} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.264} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.383} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.384} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.469} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.209} {0.474} {} {} {} 
    INST {completeAdder_1/FE_OCPC3_FE_OFN1_n103} {A} {^} {Z} {^} {} {BUF_X1} {0.053} {0.000} {0.027} {} {0.263} {0.527} {} {4} {(41.29, 31.12) (41.65, 31.45)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OCPN3_FE_OFN1_n103} {} {0.000} {0.000} {0.027} {10.468} {0.263} {0.527} {} {} {} 
    INST {completeAdder_1/U6} {A} {^} {Z} {^} {} {XOR2_X1} {0.110} {0.000} {0.076} {} {0.373} {0.637} {} {6} {(43.15, 22.57) (42.55, 22.20)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[4]} {} {0.000} {0.000} {0.076} {12.720} {0.373} {0.637} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/U4} {A} {^} {Z} {^} {} {XOR2_X1} {0.068} {0.000} {0.034} {} {0.441} {0.706} {} {2} {(45.97, 25.38) (46.56, 25.00)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/n4} {} {0.000} {0.000} {0.034} {4.369} {0.441} {0.706} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/U2} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.027} {0.000} {0.020} {} {0.468} {0.733} {} {1} {(46.49, 22.71) (46.30, 23.09)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/n5} {} {0.000} {0.000} {0.020} {1.715} {0.468} {0.733} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.025} {0.000} {0.013} {} {0.493} {0.757} {} {2} {(46.23, 20.96) (46.40, 20.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA_2/CTMP[1]} {} {0.000} {0.000} {0.013} {4.246} {0.493} {0.757} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/RCA_2/FAI_2/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.047} {0.000} {0.021} {} {0.540} {0.805} {} {1} {(47.30, 21.11) (47.90, 21.48)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/RCA2toMux[1]} {} {0.000} {0.000} {0.021} {1.755} {0.540} {0.805} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/MUX21_1/U7} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.023} {0.000} {0.013} {} {0.564} {0.828} {} {1} {(48.51, 22.71) (48.70, 23.09)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/MUX21_1/n11} {} {0.000} {0.000} {0.013} {1.779} {0.564} {0.828} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/MUX21_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.012} {0.000} {0.007} {} {0.576} {0.841} {} {1} {(49.08, 25.52) (49.25, 25.89)} 
    NET {} {} {} {} {} {sumFromCAtoReg[5]} {} {0.000} {0.000} {0.007} {1.022} {0.576} {0.841} {} {} {} 
    INST {U119} {A1} {^} {ZN} {^} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.604} {0.868} {} {1} {(50.60, 25.52) (51.15, 25.85)} 
    NET {} {} {} {} {} {n120} {} {0.000} {0.000} {0.009} {1.371} {0.604} {0.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.264} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.264} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[4]} {CK}
  ENDPT {Sum_tle_reg[4]} {D} {DFF_X1} {v} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.041}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.859}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.574}
    {=} {Slack Time} {0.285}
  END_SLK_CLC
  SLK 0.285
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.285} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.285} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.404} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.404} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.490} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.495} {} {} {} 
    INST {completeAdder_1/U32} {A} {^} {Z} {^} {} {XOR2_X1} {0.111} {0.000} {0.074} {} {0.321} {0.606} {} {6} {(34.56, 15.51) (35.16, 15.88)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[0]} {} {0.000} {0.000} {0.074} {12.243} {0.321} {0.606} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/SpecBlock_0/PGBlock/U2} {A} {^} {Z} {^} {} {XOR2_X1} {0.055} {0.000} {0.022} {} {0.377} {0.662} {} {1} {(34.19, 16.98) (34.79, 16.60)} 
    NET {} {} {} {} {} {completeAdder_1/ST/PGNetwork_1/SpecBlock_0/g1p1[0]} {} {0.000} {0.000} {0.022} {1.965} {0.377} {0.662} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/SpecBlock_0/GGBlock/U2} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.018} {0.000} {0.010} {} {0.394} {0.679} {} {1} {(37.03, 15.37) (37.16, 15.20)} 
    NET {} {} {} {} {} {completeAdder_1/ST/PGNetwork_1/SpecBlock_0/GGBlock/n3} {} {0.000} {0.000} {0.010} {1.840} {0.394} {0.679} {} {} {} 
    INST {completeAdder_1/ST/PGNetwork_1/SpecBlock_0/GGBlock/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.407} {0.692} {} {1} {(37.68, 18.16) (37.85, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/ST/sigMatrix[0][0]} {} {0.000} {0.000} {0.007} {1.932} {0.407} {0.692} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TBS_0/G_1/U1} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.013} {0.000} {0.008} {} {0.420} {0.705} {} {1} {(37.60, 19.91) (37.73, 20.09)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TBS_0/G_1/n3} {} {0.000} {0.000} {0.008} {1.814} {0.420} {0.706} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TBS_0/G_1/U2} {A} {v} {ZN} {^} {} {INV_X1} {0.012} {0.000} {0.007} {} {0.433} {0.718} {} {1} {(39.39, 19.91) (39.56, 20.29)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TBS_0/G_right_block_out} {} {0.000} {0.000} {0.007} {1.983} {0.433} {0.718} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TBS_0/G_2/U1} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.013} {0.000} {0.007} {} {0.446} {0.731} {} {1} {(39.92, 23.77) (39.79, 23.59)} 
    NET {} {} {} {} {} {completeAdder_1/ST/ST_row1And2_1/TBS_0/G_2/n3} {} {0.000} {0.000} {0.007} {1.871} {0.446} {0.731} {} {} {} 
    INST {completeAdder_1/ST/ST_row1And2_1/TBS_0/G_2/U2} {A} {v} {ZN} {^} {} {INV_X1} {0.035} {0.000} {0.028} {} {0.481} {0.766} {} {6} {(39.84, 20.96) (39.67, 20.59)} 
    NET {} {} {} {} {} {completeAdder_1/carryConnect[0]} {} {0.000} {0.000} {0.028} {11.833} {0.482} {0.767} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/MUX21_1/U9} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.502} {0.787} {} {4} {(47.56, 18.16) (47.73, 17.79)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/MUX21_1/n14} {} {0.000} {0.000} {0.012} {6.685} {0.502} {0.787} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/MUX21_1/U8} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.037} {0.000} {0.025} {} {0.540} {0.825} {} {1} {(48.45, 23.66) (48.13, 23.39)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_1/MUX21_1/n10} {} {0.000} {0.000} {0.025} {1.838} {0.540} {0.825} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_1/MUX21_1/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.007} {} {0.547} {0.832} {} {1} {(48.13, 25.52) (48.30, 25.89)} 
    NET {} {} {} {} {} {sumFromCAtoReg[4]} {} {0.000} {0.000} {0.007} {1.003} {0.547} {0.832} {} {} {} 
    INST {U120} {A1} {v} {ZN} {v} {} {AND2_X1} {0.027} {0.000} {0.009} {} {0.574} {0.859} {} {1} {(48.20, 26.57) (47.65, 26.23)} 
    NET {} {} {} {} {} {n121} {} {0.000} {0.000} {0.009} {1.680} {0.574} {0.859} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.285} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.285} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[1]} {CK}
  ENDPT {Sum_tle_reg[1]} {D} {DFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.558}
    {=} {Slack Time} {0.310}
  END_SLK_CLC
  SLK 0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.310} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.310} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.429} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.429} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.514} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.520} {} {} {} 
    INST {completeAdder_1/U32} {A} {^} {Z} {^} {} {XOR2_X1} {0.111} {0.000} {0.074} {} {0.321} {0.631} {} {6} {(34.56, 15.51) (35.16, 15.88)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[0]} {} {0.000} {0.000} {0.074} {12.243} {0.321} {0.631} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/U4} {B} {^} {Z} {^} {} {XOR2_X1} {0.070} {0.000} {0.034} {} {0.391} {0.701} {} {2} {(36.37, 18.52) (35.90, 18.68)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/n4} {} {0.000} {0.000} {0.034} {4.407} {0.391} {0.701} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/U2} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.027} {0.000} {0.020} {} {0.418} {0.728} {} {1} {(35.47, 19.91) (35.28, 20.29)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/n5} {} {0.000} {0.000} {0.020} {1.832} {0.418} {0.728} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_1/U1} {A} {v} {ZN} {^} {} {INV_X1} {0.024} {0.000} {0.013} {} {0.442} {0.752} {} {2} {(36.35, 20.96) (36.52, 20.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_2/CTMP[1]} {} {0.000} {0.000} {0.013} {4.152} {0.442} {0.752} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_2/FAI_2/U3} {A} {^} {Z} {^} {} {XOR2_X1} {0.050} {0.000} {0.024} {} {0.492} {0.802} {} {1} {(37.06, 22.57) (36.47, 22.20)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA2toMux[1]} {} {0.000} {0.000} {0.024} {2.266} {0.493} {0.803} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/MUX21_1/U4} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.024} {0.000} {0.017} {} {0.517} {0.827} {} {1} {(31.22, 23.77) (31.41, 23.39)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/MUX21_1/n8} {} {0.000} {0.000} {0.017} {1.721} {0.517} {0.827} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/MUX21_1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.014} {0.000} {0.007} {} {0.530} {0.840} {} {1} {(30.91, 25.52) (30.74, 25.89)} 
    NET {} {} {} {} {} {sumFromCAtoReg[1]} {} {0.000} {0.000} {0.007} {0.993} {0.530} {0.840} {} {} {} 
    INST {U121} {A1} {^} {ZN} {^} {} {AND2_X1} {0.028} {0.000} {0.009} {} {0.558} {0.868} {} {1} {(29.77, 25.52) (29.22, 25.85)} 
    NET {} {} {} {} {} {n122} {} {0.000} {0.000} {0.009} {1.277} {0.558} {0.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.310} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.310} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Sum_tle_reg[0]} {CK}
  ENDPT {Sum_tle_reg[0]} {D} {DFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {Qcin_reg} {Q} {SDFF_X1} {^} {leading} {Clk} {Clk(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.502}
    {=} {Slack Time} {0.366}
  END_SLK_CLC
  SLK 0.366
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {0.366} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {0.366} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {Qcin_reg} {CK} {^} {Q} {^} {} {SDFF_X1} {0.119} {0.000} {0.059} {} {0.119} {0.485} {} {9} {(13.94, 29.26) (15.52, 28.99)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.059} {24.092} {0.119} {0.486} {} {} {} 
    INST {completeAdder_1/FE_OFC1_n103} {A} {^} {Z} {^} {} {BUF_X2} {0.085} {0.000} {0.054} {} {0.204} {0.571} {} {20} {(14.12, 28.32) (14.53, 28.69)} 
    NET {} {} {} {} {} {completeAdder_1/FE_OFN1_n103} {} {0.005} {0.000} {0.054} {44.742} {0.210} {0.576} {} {} {} 
    INST {completeAdder_1/U32} {A} {^} {Z} {^} {} {XOR2_X1} {0.111} {0.000} {0.074} {} {0.321} {0.687} {} {6} {(34.56, 15.51) (35.16, 15.88)} 
    NET {} {} {} {} {} {completeAdder_1/B_XORed[0]} {} {0.000} {0.000} {0.074} {12.243} {0.321} {0.688} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_1/FAI_1/U4} {B} {^} {Z} {^} {} {XOR2_X1} {0.070} {0.000} {0.035} {} {0.391} {0.758} {} {2} {(33.13, 16.77) (32.66, 16.60)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA_1/FAI_1/n3} {} {0.000} {0.000} {0.035} {4.314} {0.391} {0.758} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/RCA_1/FAI_1/U3} {B} {^} {Z} {^} {} {XOR2_X1} {0.051} {0.000} {0.018} {} {0.442} {0.809} {} {1} {(32.76, 19.57) (32.29, 19.40)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/RCA1toMux[0]} {} {0.000} {0.000} {0.018} {1.825} {0.442} {0.809} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/MUX21_1/U8} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.017} {0.000} {0.017} {} {0.459} {0.826} {} {1} {(32.87, 20.86) (33.00, 20.59)} 
    NET {} {} {} {} {} {completeAdder_1/CSSG/CSB_0/MUX21_1/n9} {} {0.000} {0.000} {0.017} {1.840} {0.459} {0.826} {} {} {} 
    INST {completeAdder_1/CSSG/CSB_0/MUX21_1/U7} {A} {v} {ZN} {^} {} {INV_X1} {0.014} {0.000} {0.007} {} {0.473} {0.840} {} {1} {(31.10, 19.91) (30.93, 20.29)} 
    NET {} {} {} {} {} {sumFromCAtoReg[0]} {} {0.000} {0.000} {0.007} {1.008} {0.473} {0.840} {} {} {} 
    INST {U122} {A1} {^} {ZN} {^} {} {AND2_X1} {0.029} {0.000} {0.010} {} {0.502} {0.868} {} {1} {(29.77, 19.91) (29.22, 20.25)} 
    NET {} {} {} {} {} {n123} {} {0.000} {0.000} {0.010} {1.514} {0.502} {0.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.366} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.366} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[6]} {CK}
  ENDPT {Qa_reg[6]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.651} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.280} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[6]} {CK}
  ENDPT {Qb_reg[6]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[30]} {CK}
  ENDPT {Qb_reg[30]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[30]} {CK}
  ENDPT {Qa_reg[30]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[7]} {CK}
  ENDPT {Qb_reg[7]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[31]} {CK}
  ENDPT {Qb_reg[31]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[7]} {CK}
  ENDPT {Qa_reg[7]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[31]} {CK}
  ENDPT {Qa_reg[31]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[11]} {CK}
  ENDPT {Qb_reg[11]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[11]} {CK}
  ENDPT {Qa_reg[11]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[10]} {CK}
  ENDPT {Qb_reg[10]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[24]} {CK}
  ENDPT {Qa_reg[24]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[24]} {CK}
  ENDPT {Qb_reg[24]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.531} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.532} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.650} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.796} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.014} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.531} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[25]} {CK}
  ENDPT {Qb_reg[25]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.797} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[5]} {CK}
  ENDPT {Qa_reg[5]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.652} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.797} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.279} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[4]} {CK}
  ENDPT {Qb_reg[4]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.797} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[22]} {CK}
  ENDPT {Qa_reg[22]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.797} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[22]} {CK}
  ENDPT {Qb_reg[22]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.797} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[5]} {CK}
  ENDPT {Qb_reg[5]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.797} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[23]} {CK}
  ENDPT {Qb_reg[23]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.798} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[23]} {CK}
  ENDPT {Qa_reg[23]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.798} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[26]} {CK}
  ENDPT {Qa_reg[26]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.798} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[27]} {CK}
  ENDPT {Qb_reg[27]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.798} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[4]} {CK}
  ENDPT {Qa_reg[4]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.532}
  END_SLK_CLC
  SLK 0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.532} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.651} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.798} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.013} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.532} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[26]} {CK}
  ENDPT {Qb_reg[26]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.533}
  END_SLK_CLC
  SLK 0.533
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.533} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.652} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.798} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.012} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.533} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.533} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[27]} {CK}
  ENDPT {Qa_reg[27]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.533}
  END_SLK_CLC
  SLK 0.533
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.533} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.533} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.652} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.653} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.798} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.012} {0.000} {0.097} {80.858} {0.278} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.533} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.533} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[28]} {CK}
  ENDPT {Qb_reg[28]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.277}
    {=} {Slack Time} {0.533}
  END_SLK_CLC
  SLK 0.533
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.533} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.534} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.652} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.654} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.798} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.012} {0.000} {0.097} {80.858} {0.277} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.533} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.533} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[3]} {CK}
  ENDPT {Qb_reg[3]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.277}
    {=} {Slack Time} {0.533}
  END_SLK_CLC
  SLK 0.533
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.533} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.534} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.652} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.654} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.798} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.012} {0.000} {0.097} {80.858} {0.277} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.533} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.533} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[19]} {CK}
  ENDPT {Qb_reg[19]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.277}
    {=} {Slack Time} {0.533}
  END_SLK_CLC
  SLK 0.533
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.533} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.534} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.652} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.654} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.799} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.012} {0.000} {0.097} {80.858} {0.277} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.533} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.533} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[29]} {CK}
  ENDPT {Qa_reg[29]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.277}
    {=} {Slack Time} {0.533}
  END_SLK_CLC
  SLK 0.533
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.533} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.534} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.652} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.654} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.799} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.012} {0.000} {0.097} {80.858} {0.277} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.533} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.533} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[28]} {CK}
  ENDPT {Qa_reg[28]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.276}
    {=} {Slack Time} {0.534}
  END_SLK_CLC
  SLK 0.534
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.534} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.535} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.653} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.655} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.799} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.011} {0.000} {0.097} {80.858} {0.276} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.534} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.534} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[29]} {CK}
  ENDPT {Qb_reg[29]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.276}
    {=} {Slack Time} {0.535}
  END_SLK_CLC
  SLK 0.535
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.535} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.535} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.654} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.655} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.800} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.011} {0.000} {0.097} {80.858} {0.276} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.535} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.535} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[19]} {CK}
  ENDPT {Qa_reg[19]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.276}
    {=} {Slack Time} {0.535}
  END_SLK_CLC
  SLK 0.535
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.535} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.536} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.654} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.655} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.800} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.010} {0.000} {0.097} {80.858} {0.276} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.535} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.535} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[3]} {CK}
  ENDPT {Qa_reg[3]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.275}
    {=} {Slack Time} {0.535}
  END_SLK_CLC
  SLK 0.535
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.535} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.536} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.654} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.656} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.800} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.010} {0.000} {0.097} {80.858} {0.275} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.535} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.535} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[25]} {CK}
  ENDPT {Qa_reg[25]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.275}
    {=} {Slack Time} {0.536}
  END_SLK_CLC
  SLK 0.536
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.536} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.537} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.655} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.656} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.801} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.009} {0.000} {0.097} {80.858} {0.275} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.536} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.536} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[2]} {CK}
  ENDPT {Qb_reg[2]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.275}
    {=} {Slack Time} {0.536}
  END_SLK_CLC
  SLK 0.536
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.536} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.537} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.655} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.656} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.801} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.009} {0.000} {0.097} {80.858} {0.275} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.536} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.536} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[2]} {CK}
  ENDPT {Qa_reg[2]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.273}
    {=} {Slack Time} {0.537}
  END_SLK_CLC
  SLK 0.537
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.537} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.538} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.656} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.658} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.802} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.008} {0.000} {0.097} {80.858} {0.273} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.537} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.537} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[18]} {CK}
  ENDPT {Qb_reg[18]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.273}
    {=} {Slack Time} {0.538}
  END_SLK_CLC
  SLK 0.538
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.538} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.539} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.657} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.658} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.803} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.007} {0.000} {0.097} {80.858} {0.273} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.538} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.538} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[18]} {CK}
  ENDPT {Qa_reg[18]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.272}
    {=} {Slack Time} {0.539}
  END_SLK_CLC
  SLK 0.539
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.539} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.540} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.658} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.659} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.804} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.006} {0.000} {0.097} {80.858} {0.272} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.539} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.539} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[1]} {CK}
  ENDPT {Qb_reg[1]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.542} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.543} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.661} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.663} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.807} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.003} {0.000} {0.097} {80.858} {0.268} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.542} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.542} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[1]} {CK}
  ENDPT {Qa_reg[1]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.542} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.543} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.661} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.663} {} {} {} 
    INST {FE_OFC0_n102} {A} {^} {Z} {^} {} {CLKBUF_X2} {0.145} {0.000} {0.097} {} {0.265} {0.807} {} {65} {(28.56, 18.16) (28.93, 17.79)} 
    NET {} {} {} {} {} {FE_OFN0_n102} {} {0.003} {0.000} {0.097} {80.858} {0.268} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.542} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.542} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[14]} {CK}
  ENDPT {Qb_reg[14]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.125}
    {=} {Slack Time} {0.686}
  END_SLK_CLC
  SLK 0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.686} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.686} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.805} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.006} {0.000} {0.098} {41.926} {0.125} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.686} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.686} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[13]} {CK}
  ENDPT {Qa_reg[13]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.125}
    {=} {Slack Time} {0.686}
  END_SLK_CLC
  SLK 0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.686} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.686} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.805} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.006} {0.000} {0.098} {41.926} {0.125} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.686} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.686} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[14]} {CK}
  ENDPT {Qa_reg[14]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.125}
    {=} {Slack Time} {0.686}
  END_SLK_CLC
  SLK 0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.686} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.686} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.805} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.006} {0.000} {0.098} {41.926} {0.125} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.686} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.686} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[15]} {CK}
  ENDPT {Qa_reg[15]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.125}
    {=} {Slack Time} {0.686}
  END_SLK_CLC
  SLK 0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.686} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.686} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.805} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.006} {0.000} {0.098} {41.926} {0.125} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.686} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.686} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[15]} {CK}
  ENDPT {Qb_reg[15]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.124}
    {=} {Slack Time} {0.686}
  END_SLK_CLC
  SLK 0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.686} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.687} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.805} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.005} {0.000} {0.098} {41.926} {0.124} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.686} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.686} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[21]} {CK}
  ENDPT {Qb_reg[21]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.124}
    {=} {Slack Time} {0.686}
  END_SLK_CLC
  SLK 0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.686} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.687} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.805} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.005} {0.000} {0.098} {41.926} {0.124} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.686} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.686} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[21]} {CK}
  ENDPT {Qa_reg[21]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.124}
    {=} {Slack Time} {0.686}
  END_SLK_CLC
  SLK 0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.686} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.687} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.805} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.005} {0.000} {0.098} {41.926} {0.124} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.686} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.686} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[20]} {CK}
  ENDPT {Qa_reg[20]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.124}
    {=} {Slack Time} {0.686}
  END_SLK_CLC
  SLK 0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.686} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.687} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.805} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.005} {0.000} {0.098} {41.926} {0.124} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.686} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.686} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qcin_reg} {CK}
  ENDPT {Qcin_reg} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.124}
    {=} {Slack Time} {0.686}
  END_SLK_CLC
  SLK 0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.686} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.687} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.805} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.005} {0.000} {0.098} {41.926} {0.124} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.686} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.686} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[20]} {CK}
  ENDPT {Qb_reg[20]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.124}
    {=} {Slack Time} {0.686}
  END_SLK_CLC
  SLK 0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.686} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.687} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.805} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.005} {0.000} {0.098} {41.926} {0.124} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.686} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.686} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[12]} {CK}
  ENDPT {Qb_reg[12]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.687}
  END_SLK_CLC
  SLK 0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.687} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.688} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.806} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.004} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.687} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[12]} {CK}
  ENDPT {Qa_reg[12]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.687}
  END_SLK_CLC
  SLK 0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.687} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.688} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.806} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.004} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.687} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[17]} {CK}
  ENDPT {Qa_reg[17]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.687}
  END_SLK_CLC
  SLK 0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.687} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.688} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.806} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.004} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.687} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[8]} {CK}
  ENDPT {Qb_reg[8]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.687}
  END_SLK_CLC
  SLK 0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.687} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.688} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.806} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.004} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.687} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[8]} {CK}
  ENDPT {Qa_reg[8]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.687}
  END_SLK_CLC
  SLK 0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.687} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.688} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.806} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.004} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.687} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[9]} {CK}
  ENDPT {Qa_reg[9]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.687}
  END_SLK_CLC
  SLK 0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.687} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.688} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.806} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.004} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.687} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[13]} {CK}
  ENDPT {Qb_reg[13]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.687}
  END_SLK_CLC
  SLK 0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.687} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.688} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.806} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.004} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.687} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[16]} {CK}
  ENDPT {Qa_reg[16]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.687}
  END_SLK_CLC
  SLK 0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.687} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.688} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.806} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.004} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.687} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[9]} {CK}
  ENDPT {Qb_reg[9]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.687}
  END_SLK_CLC
  SLK 0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.687} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.688} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.806} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.004} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.687} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[16]} {CK}
  ENDPT {Qb_reg[16]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.687}
  END_SLK_CLC
  SLK 0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.687} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.688} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.806} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.004} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.687} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[17]} {CK}
  ENDPT {Qb_reg[17]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.123}
    {=} {Slack Time} {0.688}
  END_SLK_CLC
  SLK 0.688
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.688} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.689} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.807} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.003} {0.000} {0.098} {41.926} {0.123} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.688} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.688} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[0]} {CK}
  ENDPT {Qa_reg[0]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.121}
    {=} {Slack Time} {0.690}
  END_SLK_CLC
  SLK 0.690
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.690} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.690} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.809} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.002} {0.000} {0.098} {41.926} {0.121} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.690} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.690} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qb_reg[0]} {CK}
  ENDPT {Qb_reg[0]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.120}
    {=} {Slack Time} {0.690}
  END_SLK_CLC
  SLK 0.690
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.690} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.691} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.809} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.001} {0.000} {0.098} {41.926} {0.120} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.690} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.690} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {Qa_reg[10]} {CK}
  ENDPT {Qa_reg[10]} {SI} {SDFF_X1} {^} {leading} {Clk} {Clk(C)(P)(default)}
  BEGINPT {} {rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {0.900}
    {=} {Required Time} {0.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.120}
    {=} {Slack Time} {0.690}
  END_SLK_CLC
  SLK 0.690
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.002} {4.318} {0.000} {0.690} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.001} {0.000} {0.002} {4.318} {0.001} {0.691} {} {} {} 
    INST {U134} {A} {v} {ZN} {^} {} {INV_X1} {0.118} {0.000} {0.098} {} {0.119} {0.809} {} {34} {(28.56, 6.96) (28.73, 6.59)} 
    NET {} {} {} {} {} {n102} {} {0.001} {0.000} {0.098} {41.926} {0.120} {0.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {122.134} {0.000} {-0.690} {} {98} {(37.91, 0.00) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {122.134} {0.000} {-0.690} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98

