#include "regs_arm7.h";

REGS_Arm7 Regs_Arm7;


RegSect_display7::RegSect_display7()
{
    DISPCNT = DSReg(0x000, 15, 0, 1, 0, "readwrite", "DISPCNT", Regs_Arm7.data);
    DISPCNT_BG_Mode = DSReg(0x000, 2, 0, 1, 0, "readwrite", "DISPCNT_BG_Mode", Regs_Arm7.data);
    DISPCNT_Reserved_CGB_Mode = DSReg(0x000, 3, 3, 1, 0, "readwrite", "DISPCNT_Reserved_CGB_Mode", Regs_Arm7.data);
    DISPCNT_Display_Frame_Select = DSReg(0x000, 4, 4, 1, 0, "readwrite", "DISPCNT_Display_Frame_Select", Regs_Arm7.data);
    DISPCNT_H_Blank_IntervalFree = DSReg(0x000, 5, 5, 1, 0, "readwrite", "DISPCNT_H_Blank_IntervalFree", Regs_Arm7.data);
    DISPCNT_OBJ_Char_VRAM_Map = DSReg(0x000, 6, 6, 1, 0, "readwrite", "DISPCNT_OBJ_Char_VRAM_Map", Regs_Arm7.data);
    DISPCNT_Forced_Blank = DSReg(0x000, 7, 7, 1, 0, "readwrite", "DISPCNT_Forced_Blank", Regs_Arm7.data);
    DISPCNT_Screen_Display_BG0 = DSReg(0x000, 8, 8, 1, 0, "readwrite", "DISPCNT_Screen_Display_BG0", Regs_Arm7.data);
    DISPCNT_Screen_Display_BG1 = DSReg(0x000, 9, 9, 1, 0, "readwrite", "DISPCNT_Screen_Display_BG1", Regs_Arm7.data);
    DISPCNT_Screen_Display_BG2 = DSReg(0x000, 10, 10, 1, 0, "readwrite", "DISPCNT_Screen_Display_BG2", Regs_Arm7.data);
    DISPCNT_Screen_Display_BG3 = DSReg(0x000, 11, 11, 1, 0, "readwrite", "DISPCNT_Screen_Display_BG3", Regs_Arm7.data);
    DISPCNT_Screen_Display_OBJ = DSReg(0x000, 12, 12, 1, 0, "readwrite", "DISPCNT_Screen_Display_OBJ", Regs_Arm7.data);
    DISPCNT_Window_0_Display_Flag = DSReg(0x000, 13, 13, 1, 0, "readwrite", "DISPCNT_Window_0_Display_Flag", Regs_Arm7.data);
    DISPCNT_Window_1_Display_Flag = DSReg(0x000, 14, 14, 1, 0, "readwrite", "DISPCNT_Window_1_Display_Flag", Regs_Arm7.data);
    DISPCNT_OBJ_Wnd_Display_Flag = DSReg(0x000, 15, 15, 1, 0, "readwrite", "DISPCNT_OBJ_Wnd_Display_Flag", Regs_Arm7.data);
    GREENSWAP = DSReg(0x000, 31, 16, 1, 0, "readwrite", "GREENSWAP", Regs_Arm7.data);
    DISPSTAT = DSReg(0x004, 15, 0, 1, 0x0004, "readwrite", "DISPSTAT", Regs_Arm7.data);
    DISPSTAT_V_Blank_flag = DSReg(0x004, 0, 0, 1, 0, "readonly", "DISPSTAT_V_Blank_flag", Regs_Arm7.data);
    DISPSTAT_H_Blank_flag = DSReg(0x004, 1, 1, 1, 0, "readonly", "DISPSTAT_H_Blank_flag", Regs_Arm7.data);
    DISPSTAT_V_Counter_flag = DSReg(0x004, 2, 2, 1, 0, "readonly", "DISPSTAT_V_Counter_flag", Regs_Arm7.data);
    DISPSTAT_V_Blank_IRQ_Enable = DSReg(0x004, 3, 3, 1, 0, "readwrite", "DISPSTAT_V_Blank_IRQ_Enable", Regs_Arm7.data);
    DISPSTAT_H_Blank_IRQ_Enable = DSReg(0x004, 4, 4, 1, 0, "readwrite", "DISPSTAT_H_Blank_IRQ_Enable", Regs_Arm7.data);
    DISPSTAT_V_Counter_IRQ_Enable = DSReg(0x004, 5, 5, 1, 0, "readwrite", "DISPSTAT_V_Counter_IRQ_Enable", Regs_Arm7.data);
    DISPSTAT_V_Count_Setting8 = DSReg(0x004, 7, 7, 1, 0, "readwrite", "DISPSTAT_V_Count_Setting8", Regs_Arm7.data);
    DISPSTAT_V_Count_Setting = DSReg(0x004, 15, 8, 1, 0, "readwrite", "DISPSTAT_V_Count_Setting", Regs_Arm7.data);
    VCOUNT = DSReg(0x004, 31, 16, 1, 0, "readwrite", "VCOUNT", Regs_Arm7.data);
    BG0CNT = DSReg(0x008, 15, 0, 1, 0, "writeonly", "BG0CNT", Regs_Arm7.data);
    BG0CNT_BG_Priority = DSReg(0x008, 1, 0, 1, 0, "readwrite", "BG0CNT_BG_Priority", Regs_Arm7.data);
    BG0CNT_Character_Base_Block = DSReg(0x008, 3, 2, 1, 0, "readwrite", "BG0CNT_Character_Base_Block", Regs_Arm7.data);
    BG0CNT_UNUSED_4_5 = DSReg(0x008, 5, 4, 1, 0, "readwrite", "BG0CNT_UNUSED_4_5", Regs_Arm7.data);
    BG0CNT_Mosaic = DSReg(0x008, 6, 6, 1, 0, "readwrite", "BG0CNT_Mosaic", Regs_Arm7.data);
    BG0CNT_Colors_Palettes = DSReg(0x008, 7, 7, 1, 0, "readwrite", "BG0CNT_Colors_Palettes", Regs_Arm7.data);
    BG0CNT_Screen_Base_Block = DSReg(0x008, 12, 8, 1, 0, "readwrite", "BG0CNT_Screen_Base_Block", Regs_Arm7.data);
    BG0CNT_Screen_Size = DSReg(0x008, 15, 14, 1, 0, "readwrite", "BG0CNT_Screen_Size", Regs_Arm7.data);
    BG1CNT = DSReg(0x00A, 15, 0, 1, 0, "writeonly", "BG1CNT", Regs_Arm7.data);
    BG1CNT_BG_Priority = DSReg(0x00A, 1, 0, 1, 0, "readwrite", "BG1CNT_BG_Priority", Regs_Arm7.data);
    BG1CNT_Character_Base_Block = DSReg(0x00A, 3, 2, 1, 0, "readwrite", "BG1CNT_Character_Base_Block", Regs_Arm7.data);
    BG1CNT_UNUSED_4_5 = DSReg(0x00A, 5, 4, 1, 0, "readwrite", "BG1CNT_UNUSED_4_5", Regs_Arm7.data);
    BG1CNT_Mosaic = DSReg(0x00A, 6, 6, 1, 0, "readwrite", "BG1CNT_Mosaic", Regs_Arm7.data);
    BG1CNT_Colors_Palettes = DSReg(0x00A, 7, 7, 1, 0, "readwrite", "BG1CNT_Colors_Palettes", Regs_Arm7.data);
    BG1CNT_Screen_Base_Block = DSReg(0x00A, 12, 8, 1, 0, "readwrite", "BG1CNT_Screen_Base_Block", Regs_Arm7.data);
    BG1CNT_Screen_Size = DSReg(0x00A, 15, 14, 1, 0, "readwrite", "BG1CNT_Screen_Size", Regs_Arm7.data);
    BG2CNT = DSReg(0x00C, 15, 0, 1, 0, "readwrite", "BG2CNT", Regs_Arm7.data);
    BG2CNT_BG_Priority = DSReg(0x00C, 1, 0, 1, 0, "readwrite", "BG2CNT_BG_Priority", Regs_Arm7.data);
    BG2CNT_Character_Base_Block = DSReg(0x00C, 3, 2, 1, 0, "readwrite", "BG2CNT_Character_Base_Block", Regs_Arm7.data);
    BG2CNT_Mosaic = DSReg(0x00C, 6, 6, 1, 0, "readwrite", "BG2CNT_Mosaic", Regs_Arm7.data);
    BG2CNT_Colors_Palettes = DSReg(0x00C, 7, 7, 1, 0, "readwrite", "BG2CNT_Colors_Palettes", Regs_Arm7.data);
    BG2CNT_Screen_Base_Block = DSReg(0x00C, 12, 8, 1, 0, "readwrite", "BG2CNT_Screen_Base_Block", Regs_Arm7.data);
    BG2CNT_Display_Area_Overflow = DSReg(0x00C, 13, 13, 1, 0, "readwrite", "BG2CNT_Display_Area_Overflow", Regs_Arm7.data);
    BG2CNT_Screen_Size = DSReg(0x00C, 15, 14, 1, 0, "readwrite", "BG2CNT_Screen_Size", Regs_Arm7.data);
    BG3CNT = DSReg(0x00E, 15, 0, 1, 0, "readwrite", "BG3CNT", Regs_Arm7.data);
    BG3CNT_BG_Priority = DSReg(0x00E, 1, 0, 1, 0, "readwrite", "BG3CNT_BG_Priority", Regs_Arm7.data);
    BG3CNT_Character_Base_Block = DSReg(0x00E, 3, 2, 1, 0, "readwrite", "BG3CNT_Character_Base_Block", Regs_Arm7.data);
    BG3CNT_Mosaic = DSReg(0x00E, 6, 6, 1, 0, "readwrite", "BG3CNT_Mosaic", Regs_Arm7.data);
    BG3CNT_Colors_Palettes = DSReg(0x00E, 7, 7, 1, 0, "readwrite", "BG3CNT_Colors_Palettes", Regs_Arm7.data);
    BG3CNT_Screen_Base_Block = DSReg(0x00E, 12, 8, 1, 0, "readwrite", "BG3CNT_Screen_Base_Block", Regs_Arm7.data);
    BG3CNT_Display_Area_Overflow = DSReg(0x00E, 13, 13, 1, 0, "readwrite", "BG3CNT_Display_Area_Overflow", Regs_Arm7.data);
    BG3CNT_Screen_Size = DSReg(0x00E, 15, 14, 1, 0, "readwrite", "BG3CNT_Screen_Size", Regs_Arm7.data);
    BG0HOFS = DSReg(0x010, 15, 0, 1, 0, "writeonly", "BG0HOFS", Regs_Arm7.data);
    BG0VOFS = DSReg(0x012, 15, 0, 1, 0, "writeonly", "BG0VOFS", Regs_Arm7.data);
    BG1HOFS = DSReg(0x014, 15, 0, 1, 0, "writeonly", "BG1HOFS", Regs_Arm7.data);
    BG1VOFS = DSReg(0x016, 15, 0, 1, 0, "writeonly", "BG1VOFS", Regs_Arm7.data);
    BG2HOFS = DSReg(0x018, 15, 0, 1, 0, "writeonly", "BG2HOFS", Regs_Arm7.data);
    BG2VOFS = DSReg(0x01A, 15, 0, 1, 0, "writeonly", "BG2VOFS", Regs_Arm7.data);
    BG3HOFS = DSReg(0x01C, 15, 0, 1, 0, "writeonly", "BG3HOFS", Regs_Arm7.data);
    BG3VOFS = DSReg(0x01E, 15, 0, 1, 0, "writeonly", "BG3VOFS", Regs_Arm7.data);
    BG2RotScaleParDX = DSReg(0x020, 15, 0, 1, 256, "writeonly", "BG2RotScaleParDX", Regs_Arm7.data);
    BG2RotScaleParDMX = DSReg(0x020, 31, 16, 1, 0, "writeonly", "BG2RotScaleParDMX", Regs_Arm7.data);
    BG2RotScaleParDY = DSReg(0x024, 15, 0, 1, 0, "writeonly", "BG2RotScaleParDY", Regs_Arm7.data);
    BG2RotScaleParDMY = DSReg(0x024, 31, 16, 1, 256, "writeonly", "BG2RotScaleParDMY", Regs_Arm7.data);
    BG2RefX = DSReg(0x028, 27, 0, 1, 0, "writeonly", "BG2RefX", Regs_Arm7.data);
    BG2RefY = DSReg(0x02C, 27, 0, 1, 0, "writeonly", "BG2RefY", Regs_Arm7.data);
    BG3RotScaleParDX = DSReg(0x030, 15, 0, 1, 256, "writeonly", "BG3RotScaleParDX", Regs_Arm7.data);
    BG3RotScaleParDMX = DSReg(0x030, 31, 16, 1, 0, "writeonly", "BG3RotScaleParDMX", Regs_Arm7.data);
    BG3RotScaleParDY = DSReg(0x034, 15, 0, 1, 0, "writeonly", "BG3RotScaleParDY", Regs_Arm7.data);
    BG3RotScaleParDMY = DSReg(0x034, 31, 16, 1, 256, "writeonly", "BG3RotScaleParDMY", Regs_Arm7.data);
    BG3RefX = DSReg(0x038, 27, 0, 1, 0, "writeonly", "BG3RefX", Regs_Arm7.data);
    BG3RefY = DSReg(0x03C, 27, 0, 1, 0, "writeonly", "BG3RefY", Regs_Arm7.data);
    WIN0H = DSReg(0x040, 15, 0, 1, 0, "writeonly", "WIN0H", Regs_Arm7.data);
    WIN0H_X2 = DSReg(0x040, 7, 0, 1, 0, "writeonly", "WIN0H_X2", Regs_Arm7.data);
    WIN0H_X1 = DSReg(0x040, 15, 8, 1, 0, "writeonly", "WIN0H_X1", Regs_Arm7.data);
    WIN1H = DSReg(0x040, 31, 16, 1, 0, "writeonly", "WIN1H", Regs_Arm7.data);
    WIN1H_X2 = DSReg(0x040, 23, 16, 1, 0, "writeonly", "WIN1H_X2", Regs_Arm7.data);
    WIN1H_X1 = DSReg(0x040, 31, 24, 1, 0, "writeonly", "WIN1H_X1", Regs_Arm7.data);
    WIN0V = DSReg(0x044, 15, 0, 1, 0, "writeonly", "WIN0V", Regs_Arm7.data);
    WIN0V_Y2 = DSReg(0x044, 7, 0, 1, 0, "writeonly", "WIN0V_Y2", Regs_Arm7.data);
    WIN0V_Y1 = DSReg(0x044, 15, 8, 1, 0, "writeonly", "WIN0V_Y1", Regs_Arm7.data);
    WIN1V = DSReg(0x044, 31, 16, 1, 0, "writeonly", "WIN1V", Regs_Arm7.data);
    WIN1V_Y2 = DSReg(0x044, 23, 16, 1, 0, "writeonly", "WIN1V_Y2", Regs_Arm7.data);
    WIN1V_Y1 = DSReg(0x044, 31, 24, 1, 0, "writeonly", "WIN1V_Y1", Regs_Arm7.data);
    WININ = DSReg(0x048, 15, 0, 1, 0, "writeonly", "WININ", Regs_Arm7.data);
    WININ_Window_0_BG0_Enable = DSReg(0x048, 0, 0, 1, 0, "readwrite", "WININ_Window_0_BG0_Enable", Regs_Arm7.data);
    WININ_Window_0_BG1_Enable = DSReg(0x048, 1, 1, 1, 0, "readwrite", "WININ_Window_0_BG1_Enable", Regs_Arm7.data);
    WININ_Window_0_BG2_Enable = DSReg(0x048, 2, 2, 1, 0, "readwrite", "WININ_Window_0_BG2_Enable", Regs_Arm7.data);
    WININ_Window_0_BG3_Enable = DSReg(0x048, 3, 3, 1, 0, "readwrite", "WININ_Window_0_BG3_Enable", Regs_Arm7.data);
    WININ_Window_0_OBJ_Enable = DSReg(0x048, 4, 4, 1, 0, "readwrite", "WININ_Window_0_OBJ_Enable", Regs_Arm7.data);
    WININ_Window_0_Special_Effect = DSReg(0x048, 5, 5, 1, 0, "readwrite", "WININ_Window_0_Special_Effect", Regs_Arm7.data);
    WININ_Window_1_BG0_Enable = DSReg(0x048, 8, 8, 1, 0, "readwrite", "WININ_Window_1_BG0_Enable", Regs_Arm7.data);
    WININ_Window_1_BG1_Enable = DSReg(0x048, 9, 9, 1, 0, "readwrite", "WININ_Window_1_BG1_Enable", Regs_Arm7.data);
    WININ_Window_1_BG2_Enable = DSReg(0x048, 10, 10, 1, 0, "readwrite", "WININ_Window_1_BG2_Enable", Regs_Arm7.data);
    WININ_Window_1_BG3_Enable = DSReg(0x048, 11, 11, 1, 0, "readwrite", "WININ_Window_1_BG3_Enable", Regs_Arm7.data);
    WININ_Window_1_OBJ_Enable = DSReg(0x048, 12, 12, 1, 0, "readwrite", "WININ_Window_1_OBJ_Enable", Regs_Arm7.data);
    WININ_Window_1_Special_Effect = DSReg(0x048, 13, 13, 1, 0, "readwrite", "WININ_Window_1_Special_Effect", Regs_Arm7.data);
    WINOUT = DSReg(0x048, 31, 16, 1, 0, "writeonly", "WINOUT", Regs_Arm7.data);
    WINOUT_Outside_BG0_Enable = DSReg(0x048, 16, 16, 1, 0, "readwrite", "WINOUT_Outside_BG0_Enable", Regs_Arm7.data);
    WINOUT_Outside_BG1_Enable = DSReg(0x048, 17, 17, 1, 0, "readwrite", "WINOUT_Outside_BG1_Enable", Regs_Arm7.data);
    WINOUT_Outside_BG2_Enable = DSReg(0x048, 18, 18, 1, 0, "readwrite", "WINOUT_Outside_BG2_Enable", Regs_Arm7.data);
    WINOUT_Outside_BG3_Enable = DSReg(0x048, 19, 19, 1, 0, "readwrite", "WINOUT_Outside_BG3_Enable", Regs_Arm7.data);
    WINOUT_Outside_OBJ_Enable = DSReg(0x048, 20, 20, 1, 0, "readwrite", "WINOUT_Outside_OBJ_Enable", Regs_Arm7.data);
    WINOUT_Outside_Special_Effect = DSReg(0x048, 21, 21, 1, 0, "readwrite", "WINOUT_Outside_Special_Effect", Regs_Arm7.data);
    WINOUT_Objwnd_BG0_Enable = DSReg(0x048, 24, 24, 1, 0, "readwrite", "WINOUT_Objwnd_BG0_Enable", Regs_Arm7.data);
    WINOUT_Objwnd_BG1_Enable = DSReg(0x048, 25, 25, 1, 0, "readwrite", "WINOUT_Objwnd_BG1_Enable", Regs_Arm7.data);
    WINOUT_Objwnd_BG2_Enable = DSReg(0x048, 26, 26, 1, 0, "readwrite", "WINOUT_Objwnd_BG2_Enable", Regs_Arm7.data);
    WINOUT_Objwnd_BG3_Enable = DSReg(0x048, 27, 27, 1, 0, "readwrite", "WINOUT_Objwnd_BG3_Enable", Regs_Arm7.data);
    WINOUT_Objwnd_OBJ_Enable = DSReg(0x048, 28, 28, 1, 0, "readwrite", "WINOUT_Objwnd_OBJ_Enable", Regs_Arm7.data);
    WINOUT_Objwnd_Special_Effect = DSReg(0x048, 29, 29, 1, 0, "readwrite", "WINOUT_Objwnd_Special_Effect", Regs_Arm7.data);
    MOSAIC = DSReg(0x04C, 15, 0, 1, 0, "writeonly", "MOSAIC", Regs_Arm7.data);
    MOSAIC_BG_Mosaic_H_Size = DSReg(0x04C, 3, 0, 1, 0, "writeonly", "MOSAIC_BG_Mosaic_H_Size", Regs_Arm7.data);
    MOSAIC_BG_Mosaic_V_Size = DSReg(0x04C, 7, 4, 1, 0, "writeonly", "MOSAIC_BG_Mosaic_V_Size", Regs_Arm7.data);
    MOSAIC_OBJ_Mosaic_H_Size = DSReg(0x04C, 11, 8, 1, 0, "writeonly", "MOSAIC_OBJ_Mosaic_H_Size", Regs_Arm7.data);
    MOSAIC_OBJ_Mosaic_V_Size = DSReg(0x04C, 15, 12, 1, 0, "writeonly", "MOSAIC_OBJ_Mosaic_V_Size", Regs_Arm7.data);
    BLDCNT = DSReg(0x050, 13, 0, 1, 0, "readwrite", "BLDCNT", Regs_Arm7.data);
    BLDCNT_BG0_1st_Target_Pixel = DSReg(0x050, 0, 0, 1, 0, "readwrite", "BLDCNT_BG0_1st_Target_Pixel", Regs_Arm7.data);
    BLDCNT_BG1_1st_Target_Pixel = DSReg(0x050, 1, 1, 1, 0, "readwrite", "BLDCNT_BG1_1st_Target_Pixel", Regs_Arm7.data);
    BLDCNT_BG2_1st_Target_Pixel = DSReg(0x050, 2, 2, 1, 0, "readwrite", "BLDCNT_BG2_1st_Target_Pixel", Regs_Arm7.data);
    BLDCNT_BG3_1st_Target_Pixel = DSReg(0x050, 3, 3, 1, 0, "readwrite", "BLDCNT_BG3_1st_Target_Pixel", Regs_Arm7.data);
    BLDCNT_OBJ_1st_Target_Pixel = DSReg(0x050, 4, 4, 1, 0, "readwrite", "BLDCNT_OBJ_1st_Target_Pixel", Regs_Arm7.data);
    BLDCNT_BD_1st_Target_Pixel = DSReg(0x050, 5, 5, 1, 0, "readwrite", "BLDCNT_BD_1st_Target_Pixel", Regs_Arm7.data);
    BLDCNT_Color_Special_Effect = DSReg(0x050, 7, 6, 1, 0, "readwrite", "BLDCNT_Color_Special_Effect", Regs_Arm7.data);
    BLDCNT_BG0_2nd_Target_Pixel = DSReg(0x050, 8, 8, 1, 0, "readwrite", "BLDCNT_BG0_2nd_Target_Pixel", Regs_Arm7.data);
    BLDCNT_BG1_2nd_Target_Pixel = DSReg(0x050, 9, 9, 1, 0, "readwrite", "BLDCNT_BG1_2nd_Target_Pixel", Regs_Arm7.data);
    BLDCNT_BG2_2nd_Target_Pixel = DSReg(0x050, 10, 10, 1, 0, "readwrite", "BLDCNT_BG2_2nd_Target_Pixel", Regs_Arm7.data);
    BLDCNT_BG3_2nd_Target_Pixel = DSReg(0x050, 11, 11, 1, 0, "readwrite", "BLDCNT_BG3_2nd_Target_Pixel", Regs_Arm7.data);
    BLDCNT_OBJ_2nd_Target_Pixel = DSReg(0x050, 12, 12, 1, 0, "readwrite", "BLDCNT_OBJ_2nd_Target_Pixel", Regs_Arm7.data);
    BLDCNT_BD_2nd_Target_Pixel = DSReg(0x050, 13, 13, 1, 0, "readwrite", "BLDCNT_BD_2nd_Target_Pixel", Regs_Arm7.data);
    BLDALPHA = DSReg(0x050, 28, 16, 1, 0, "writeonly", "BLDALPHA", Regs_Arm7.data);
    BLDALPHA_EVA_Coefficient = DSReg(0x050, 20, 16, 1, 0, "readwrite", "BLDALPHA_EVA_Coefficient", Regs_Arm7.data);
    BLDALPHA_EVB_Coefficient = DSReg(0x050, 28, 24, 1, 0, "readwrite", "BLDALPHA_EVB_Coefficient", Regs_Arm7.data);
    BLDY = DSReg(0x054, 4, 0, 1, 0, "writeonly", "BLDY", Regs_Arm7.data);
}

RegSect_sound7::RegSect_sound7()
{
    SOUNDREGS = DSReg(0x400, 31, 0, 64, 0, "readwrite", "SOUNDREGS", Regs_Arm7.data);
    SOUNDCNT = DSReg(0x500, 15, 0, 1, 0, "writeonly", "SOUNDCNT", Regs_Arm7.data);
    SOUNDCNT_Master_Volume = DSReg(0x500, 6, 0, 1, 0, "readwrite", "SOUNDCNT_Master_Volume", Regs_Arm7.data);
    SOUNDCNT_Left_Output_from = DSReg(0x500, 9, 8, 1, 0, "readwrite", "SOUNDCNT_Left_Output_from", Regs_Arm7.data);
    SOUNDCNT_Right_Output_from = DSReg(0x500, 11, 10, 1, 0, "readwrite", "SOUNDCNT_Right_Output_from", Regs_Arm7.data);
    SOUNDCNT_Output_Ch1_to_Mixer = DSReg(0x500, 12, 12, 1, 0, "readwrite", "SOUNDCNT_Output_Ch1_to_Mixer", Regs_Arm7.data);
    SOUNDCNT_Output_Ch3_to_Mixer = DSReg(0x500, 13, 13, 1, 0, "readwrite", "SOUNDCNT_Output_Ch3_to_Mixer", Regs_Arm7.data);
    SOUNDCNT_Master_Enable = DSReg(0x500, 15, 15, 1, 0, "readwrite", "SOUNDCNT_Master_Enable", Regs_Arm7.data);
    SOUNDBIAS = DSReg(0x504, 9, 0, 1, 0x0200, "readwrite", "SOUNDBIAS", Regs_Arm7.data);
    SOUNDCAP = DSReg(0x508, 15, 0, 1, 0, "writeonly", "SOUNDCAP", Regs_Arm7.data);
    SOUNDCAP0_Control = DSReg(0x508, 0, 0, 1, 0, "readwrite", "SOUNDCAP0_Control", Regs_Arm7.data);
    SOUNDCAP0_Capture_Source = DSReg(0x508, 1, 1, 1, 0, "readwrite", "SOUNDCAP0_Capture_Source", Regs_Arm7.data);
    SOUNDCAP0_Capture_Repeat = DSReg(0x508, 2, 2, 1, 0, "readwrite", "SOUNDCAP0_Capture_Repeat", Regs_Arm7.data);
    SOUNDCAP0_Capture_Format = DSReg(0x508, 3, 3, 1, 0, "readwrite", "SOUNDCAP0_Capture_Format", Regs_Arm7.data);
    SOUNDCAP0_Capture_Start_Status = DSReg(0x508, 7, 7, 1, 0, "readwrite", "SOUNDCAP0_Capture_Start_Status", Regs_Arm7.data);
    SOUNDCAP1_Control = DSReg(0x508, 8, 8, 1, 0, "readwrite", "SOUNDCAP1_Control", Regs_Arm7.data);
    SOUNDCAP1_Capture_Source = DSReg(0x508, 9, 9, 1, 0, "readwrite", "SOUNDCAP1_Capture_Source", Regs_Arm7.data);
    SOUNDCAP1_Capture_Repeat = DSReg(0x508, 10, 10, 1, 0, "readwrite", "SOUNDCAP1_Capture_Repeat", Regs_Arm7.data);
    SOUNDCAP1_Capture_Format = DSReg(0x508, 11, 11, 1, 0, "readwrite", "SOUNDCAP1_Capture_Format", Regs_Arm7.data);
    SOUNDCAP1_Capture_Start_Status = DSReg(0x508, 15, 15, 1, 0, "readwrite", "SOUNDCAP1_Capture_Start_Status", Regs_Arm7.data);
    SNDCAP0DAD = DSReg(0x510, 26, 0, 1, 0, "readwrite", "SNDCAP0DAD", Regs_Arm7.data);
    SNDCAP0LEN = DSReg(0x510, 15, 0, 1, 0, "readwrite", "SNDCAP0LEN", Regs_Arm7.data);
    SNDCAP1DAD = DSReg(0x518, 26, 0, 1, 0, "readwrite", "SNDCAP1DAD", Regs_Arm7.data);
    SNDCAP1LEN = DSReg(0x51C, 15, 0, 1, 0, "readwrite", "SNDCAP1LEN", Regs_Arm7.data);
}

RegSect_dma7::RegSect_dma7()
{
    DMA0SAD = DSReg(0xB0, 31, 0, 1, 0, "readwrite", "DMA0SAD", Regs_Arm7.data);
    DMA0DAD = DSReg(0xB4, 31, 0, 1, 0, "readwrite", "DMA0DAD", Regs_Arm7.data);
    DMA0CNT_L = DSReg(0xB8, 15, 0, 1, 0, "readwrite", "DMA0CNT_L", Regs_Arm7.data);
    DMA0CNT_H = DSReg(0xB8, 31, 16, 1, 0, "readwrite", "DMA0CNT_H", Regs_Arm7.data);
    DMA0CNT_H_Dest_Addr_Control = DSReg(0xB8, 22, 21, 1, 0, "readwrite", "DMA0CNT_H_Dest_Addr_Control", Regs_Arm7.data);
    DMA0CNT_H_Source_Adr_Control = DSReg(0xB8, 24, 23, 1, 0, "readwrite", "DMA0CNT_H_Source_Adr_Control", Regs_Arm7.data);
    DMA0CNT_H_DMA_Repeat = DSReg(0xB8, 25, 25, 1, 0, "readwrite", "DMA0CNT_H_DMA_Repeat", Regs_Arm7.data);
    DMA0CNT_H_DMA_Transfer_Type = DSReg(0xB8, 26, 26, 1, 0, "readwrite", "DMA0CNT_H_DMA_Transfer_Type", Regs_Arm7.data);
    DMA0CNT_H_DMA_Start_Timing = DSReg(0xB8, 29, 28, 1, 0, "readwrite", "DMA0CNT_H_DMA_Start_Timing", Regs_Arm7.data);
    DMA0CNT_H_IRQ_on = DSReg(0xB8, 30, 30, 1, 0, "readwrite", "DMA0CNT_H_IRQ_on", Regs_Arm7.data);
    DMA0CNT_H_DMA_Enable = DSReg(0xB8, 31, 31, 1, 0, "readwrite", "DMA0CNT_H_DMA_Enable", Regs_Arm7.data);
    DMA1SAD = DSReg(0xBC, 31, 0, 1, 0, "readwrite", "DMA1SAD", Regs_Arm7.data);
    DMA1DAD = DSReg(0xC0, 31, 0, 1, 0, "readwrite", "DMA1DAD", Regs_Arm7.data);
    DMA1CNT_L = DSReg(0xC4, 15, 0, 1, 0, "readwrite", "DMA1CNT_L", Regs_Arm7.data);
    DMA1CNT_H = DSReg(0xC4, 31, 16, 1, 0, "readwrite", "DMA1CNT_H", Regs_Arm7.data);
    DMA1CNT_H_Dest_Addr_Control = DSReg(0xC4, 22, 21, 1, 0, "readwrite", "DMA1CNT_H_Dest_Addr_Control", Regs_Arm7.data);
    DMA1CNT_H_Source_Adr_Control = DSReg(0xC4, 24, 23, 1, 0, "readwrite", "DMA1CNT_H_Source_Adr_Control", Regs_Arm7.data);
    DMA1CNT_H_DMA_Repeat = DSReg(0xC4, 25, 25, 1, 0, "readwrite", "DMA1CNT_H_DMA_Repeat", Regs_Arm7.data);
    DMA1CNT_H_DMA_Transfer_Type = DSReg(0xC4, 26, 26, 1, 0, "readwrite", "DMA1CNT_H_DMA_Transfer_Type", Regs_Arm7.data);
    DMA1CNT_H_DMA_Start_Timing = DSReg(0xC4, 29, 28, 1, 0, "readwrite", "DMA1CNT_H_DMA_Start_Timing", Regs_Arm7.data);
    DMA1CNT_H_IRQ_on = DSReg(0xC4, 30, 30, 1, 0, "readwrite", "DMA1CNT_H_IRQ_on", Regs_Arm7.data);
    DMA1CNT_H_DMA_Enable = DSReg(0xC4, 31, 31, 1, 0, "readwrite", "DMA1CNT_H_DMA_Enable", Regs_Arm7.data);
    DMA2SAD = DSReg(0xC8, 31, 0, 1, 0, "readwrite", "DMA2SAD", Regs_Arm7.data);
    DMA2DAD = DSReg(0xCC, 31, 0, 1, 0, "readwrite", "DMA2DAD", Regs_Arm7.data);
    DMA2CNT_L = DSReg(0xD0, 15, 0, 1, 0, "readwrite", "DMA2CNT_L", Regs_Arm7.data);
    DMA2CNT_H = DSReg(0xD0, 31, 16, 1, 0, "readwrite", "DMA2CNT_H", Regs_Arm7.data);
    DMA2CNT_H_Dest_Addr_Control = DSReg(0xD0, 22, 21, 1, 0, "readwrite", "DMA2CNT_H_Dest_Addr_Control", Regs_Arm7.data);
    DMA2CNT_H_Source_Adr_Control = DSReg(0xD0, 24, 23, 1, 0, "readwrite", "DMA2CNT_H_Source_Adr_Control", Regs_Arm7.data);
    DMA2CNT_H_DMA_Repeat = DSReg(0xD0, 25, 25, 1, 0, "readwrite", "DMA2CNT_H_DMA_Repeat", Regs_Arm7.data);
    DMA2CNT_H_DMA_Transfer_Type = DSReg(0xD0, 26, 26, 1, 0, "readwrite", "DMA2CNT_H_DMA_Transfer_Type", Regs_Arm7.data);
    DMA2CNT_H_DMA_Start_Timing = DSReg(0xD0, 29, 28, 1, 0, "readwrite", "DMA2CNT_H_DMA_Start_Timing", Regs_Arm7.data);
    DMA2CNT_H_IRQ_on = DSReg(0xD0, 30, 30, 1, 0, "readwrite", "DMA2CNT_H_IRQ_on", Regs_Arm7.data);
    DMA2CNT_H_DMA_Enable = DSReg(0xD0, 31, 31, 1, 0, "readwrite", "DMA2CNT_H_DMA_Enable", Regs_Arm7.data);
    DMA3SAD = DSReg(0xD4, 31, 0, 1, 0, "readwrite", "DMA3SAD", Regs_Arm7.data);
    DMA3DAD = DSReg(0xD8, 31, 0, 1, 0, "readwrite", "DMA3DAD", Regs_Arm7.data);
    DMA3CNT_L = DSReg(0xDC, 15, 0, 1, 0, "readwrite", "DMA3CNT_L", Regs_Arm7.data);
    DMA3CNT_H = DSReg(0xDC, 31, 16, 1, 0, "readwrite", "DMA3CNT_H", Regs_Arm7.data);
    DMA3CNT_H_Dest_Addr_Control = DSReg(0xDC, 22, 21, 1, 0, "readwrite", "DMA3CNT_H_Dest_Addr_Control", Regs_Arm7.data);
    DMA3CNT_H_Source_Adr_Control = DSReg(0xDC, 24, 23, 1, 0, "readwrite", "DMA3CNT_H_Source_Adr_Control", Regs_Arm7.data);
    DMA3CNT_H_DMA_Repeat = DSReg(0xDC, 25, 25, 1, 0, "readwrite", "DMA3CNT_H_DMA_Repeat", Regs_Arm7.data);
    DMA3CNT_H_DMA_Transfer_Type = DSReg(0xDC, 26, 26, 1, 0, "readwrite", "DMA3CNT_H_DMA_Transfer_Type", Regs_Arm7.data);
    DMA3CNT_H_Game_Pak_DRQ = DSReg(0xDC, 27, 27, 1, 0, "readwrite", "DMA3CNT_H_Game_Pak_DRQ", Regs_Arm7.data);
    DMA3CNT_H_DMA_Start_Timing = DSReg(0xDC, 29, 28, 1, 0, "readwrite", "DMA3CNT_H_DMA_Start_Timing", Regs_Arm7.data);
    DMA3CNT_H_IRQ_on = DSReg(0xDC, 30, 30, 1, 0, "readwrite", "DMA3CNT_H_IRQ_on", Regs_Arm7.data);
    DMA3CNT_H_DMA_Enable = DSReg(0xDC, 31, 31, 1, 0, "readwrite", "DMA3CNT_H_DMA_Enable", Regs_Arm7.data);
}

RegSect_timer7::RegSect_timer7()
{
    TM0CNT_L = DSReg(0x100, 15, 0, 1, 0, "readwrite", "TM0CNT_L", Regs_Arm7.data);
    TM0CNT_H = DSReg(0x100, 31, 16, 1, 0, "readwrite", "TM0CNT_H", Regs_Arm7.data);
    TM0CNT_H_Prescaler = DSReg(0x100, 17, 16, 1, 0, "readwrite", "TM0CNT_H_Prescaler", Regs_Arm7.data);
    TM0CNT_H_Count_up = DSReg(0x100, 18, 18, 1, 0, "readwrite", "TM0CNT_H_Count_up", Regs_Arm7.data);
    TM0CNT_H_Timer_IRQ_Enable = DSReg(0x100, 22, 22, 1, 0, "readwrite", "TM0CNT_H_Timer_IRQ_Enable", Regs_Arm7.data);
    TM0CNT_H_Timer_Start_Stop = DSReg(0x100, 23, 23, 1, 0, "readwrite", "TM0CNT_H_Timer_Start_Stop", Regs_Arm7.data);
    TM1CNT_L = DSReg(0x104, 15, 0, 1, 0, "readwrite", "TM1CNT_L", Regs_Arm7.data);
    TM1CNT_H = DSReg(0x104, 31, 16, 1, 0, "readwrite", "TM1CNT_H", Regs_Arm7.data);
    TM1CNT_H_Prescaler = DSReg(0x104, 17, 16, 1, 0, "readwrite", "TM1CNT_H_Prescaler", Regs_Arm7.data);
    TM1CNT_H_Count_up = DSReg(0x104, 18, 18, 1, 0, "readwrite", "TM1CNT_H_Count_up", Regs_Arm7.data);
    TM1CNT_H_Timer_IRQ_Enable = DSReg(0x104, 22, 22, 1, 0, "readwrite", "TM1CNT_H_Timer_IRQ_Enable", Regs_Arm7.data);
    TM1CNT_H_Timer_Start_Stop = DSReg(0x104, 23, 23, 1, 0, "readwrite", "TM1CNT_H_Timer_Start_Stop", Regs_Arm7.data);
    TM2CNT_L = DSReg(0x108, 15, 0, 1, 0, "readwrite", "TM2CNT_L", Regs_Arm7.data);
    TM2CNT_H = DSReg(0x108, 31, 16, 1, 0, "readwrite", "TM2CNT_H", Regs_Arm7.data);
    TM2CNT_H_Prescaler = DSReg(0x108, 17, 16, 1, 0, "readwrite", "TM2CNT_H_Prescaler", Regs_Arm7.data);
    TM2CNT_H_Count_up = DSReg(0x108, 18, 18, 1, 0, "readwrite", "TM2CNT_H_Count_up", Regs_Arm7.data);
    TM2CNT_H_Timer_IRQ_Enable = DSReg(0x108, 22, 22, 1, 0, "readwrite", "TM2CNT_H_Timer_IRQ_Enable", Regs_Arm7.data);
    TM2CNT_H_Timer_Start_Stop = DSReg(0x108, 23, 23, 1, 0, "readwrite", "TM2CNT_H_Timer_Start_Stop", Regs_Arm7.data);
    TM3CNT_L = DSReg(0x10C, 15, 0, 1, 0, "readwrite", "TM3CNT_L", Regs_Arm7.data);
    TM3CNT_H = DSReg(0x10C, 31, 16, 1, 0, "readwrite", "TM3CNT_H", Regs_Arm7.data);
    TM3CNT_H_Prescaler = DSReg(0x10C, 17, 16, 1, 0, "readwrite", "TM3CNT_H_Prescaler", Regs_Arm7.data);
    TM3CNT_H_Count_up = DSReg(0x10C, 18, 18, 1, 0, "readwrite", "TM3CNT_H_Count_up", Regs_Arm7.data);
    TM3CNT_H_Timer_IRQ_Enable = DSReg(0x10C, 22, 22, 1, 0, "readwrite", "TM3CNT_H_Timer_IRQ_Enable", Regs_Arm7.data);
    TM3CNT_H_Timer_Start_Stop = DSReg(0x10C, 23, 23, 1, 0, "readwrite", "TM3CNT_H_Timer_Start_Stop", Regs_Arm7.data);
}

RegSect_keypad7::RegSect_keypad7()
{
    KEYINPUT = DSReg(0x130, 15, 0, 1, 0, "readonly", "KEYINPUT", Regs_Arm7.data);
    KEYCNT = DSReg(0x130, 31, 16, 1, 0, "readwrite", "KEYCNT", Regs_Arm7.data);
    RCNT = DSReg(0x134, 15, 0, 1, 0, "readwrite", "RCNT", Regs_Arm7.data);
    EXTKEYIN = DSReg(0x134, 23, 16, 1, 0, "readonly", "EXTKEYIN", Regs_Arm7.data);
}

RegSect_serial7::RegSect_serial7()
{
    SIODATA32 = DSReg(0x120, 31, 0, 1, 0, "readwrite", "SIODATA32", Regs_Arm7.data);
    SIOMULTI0 = DSReg(0x120, 15, 0, 1, 0, "readwrite", "SIOMULTI0", Regs_Arm7.data);
    SIOMULTI1 = DSReg(0x122, 15, 0, 1, 0, "readwrite", "SIOMULTI1", Regs_Arm7.data);
    SIOMULTI2 = DSReg(0x124, 15, 0, 1, 0, "readwrite", "SIOMULTI2", Regs_Arm7.data);
    SIOMULTI3 = DSReg(0x126, 15, 0, 1, 0, "readwrite", "SIOMULTI3", Regs_Arm7.data);
    SIOCNT = DSReg(0x128, 15, 0, 1, 0, "readwrite", "SIOCNT", Regs_Arm7.data);
    SIOMLT_SEND = DSReg(0x12A, 15, 0, 1, 0, "readwrite", "SIOMLT_SEND", Regs_Arm7.data);
    SIODATA8 = DSReg(0x12A, 15, 0, 1, 0, "readwrite", "SIODATA8", Regs_Arm7.data);
    JOYCNT = DSReg(0x140, 15, 0, 1, 0, "readwrite", "JOYCNT", Regs_Arm7.data);
    JOY_RECV = DSReg(0x150, 31, 0, 1, 0, "readwrite", "JOY_RECV", Regs_Arm7.data);
    JOY_TRANS = DSReg(0x154, 31, 0, 1, 0, "readwrite", "JOY_TRANS", Regs_Arm7.data);
    JOYSTAT = DSReg(0x158, 15, 0, 1, 0, "readwrite", "JOYSTAT", Regs_Arm7.data);
}

RegSect_system7::RegSect_system7()
{
    RTC_reg = DSReg(0x138, 15, 0, 1, 0, "writeonly", "RTC_reg", Regs_Arm7.data);
    RTC_reg_Data_IO = DSReg(0x138, 0, 0, 1, 0, "readwrite", "RTC_reg_Data_IO", Regs_Arm7.data);
    RTC_reg_Clock = DSReg(0x138, 1, 1, 1, 0, "readwrite", "RTC_reg_Clock", Regs_Arm7.data);
    RTC_reg_Select = DSReg(0x138, 2, 2, 1, 0, "readwrite", "RTC_reg_Select", Regs_Arm7.data);
    RTC_reg_Unused_IO_Line3 = DSReg(0x138, 3, 3, 1, 0, "readwrite", "RTC_reg_Unused_IO_Line3", Regs_Arm7.data);
    RTC_reg_Data_Direction = DSReg(0x138, 4, 4, 1, 0, "readwrite", "RTC_reg_Data_Direction", Regs_Arm7.data);
    RTC_reg_Clock_Direction = DSReg(0x138, 5, 5, 1, 0, "readwrite", "RTC_reg_Clock_Direction", Regs_Arm7.data);
    RTC_reg_Select_Direction = DSReg(0x138, 6, 6, 1, 0, "readwrite", "RTC_reg_Select_Direction", Regs_Arm7.data);
    RTC_reg_Direction_unused3 = DSReg(0x138, 7, 7, 1, 0, "readwrite", "RTC_reg_Direction_unused3", Regs_Arm7.data);
    RTC_reg_Unused_IO_Lines811 = DSReg(0x138, 11, 8, 1, 0, "readwrite", "RTC_reg_Unused_IO_Lines811", Regs_Arm7.data);
    RTC_reg_Direction_unused811 = DSReg(0x138, 15, 12, 1, 0, "readwrite", "RTC_reg_Direction_unused811", Regs_Arm7.data);
    IPCSYNC = DSReg(0x180, 15, 0, 1, 0, "writeonly", "IPCSYNC", Regs_Arm7.data);
    IPCSYNC_Data_from_IPCSYNC = DSReg(0x180, 3, 0, 1, 0, "readonly", "IPCSYNC_Data_from_IPCSYNC", Regs_Arm7.data);
    IPCSYNC_Data_to_IPCSYNC = DSReg(0x180, 11, 8, 1, 0, "readwrite", "IPCSYNC_Data_to_IPCSYNC", Regs_Arm7.data);
    IPCSYNC_IRQ = DSReg(0x180, 13, 13, 1, 0, "readonly", "IPCSYNC_IRQ", Regs_Arm7.data);
    IPCSYNC_Ena_IRQ_from_remote_CPU = DSReg(0x180, 14, 14, 1, 0, "readwrite", "IPCSYNC_Ena_IRQ_from_remote_CPU", Regs_Arm7.data);
    IPCFIFOCNT = DSReg(0x184, 15, 0, 1, 0, "writeonly", "IPCFIFOCNT", Regs_Arm7.data);
    IPCFIFOCNT_Send_Fifo_Empty_Status = DSReg(0x184, 0, 0, 1, 0, "readonly", "IPCFIFOCNT_Send_Fifo_Empty_Status", Regs_Arm7.data);
    IPCFIFOCNT_Send_Fifo_Full_Status = DSReg(0x184, 1, 1, 1, 0, "readonly", "IPCFIFOCNT_Send_Fifo_Full_Status", Regs_Arm7.data);
    IPCFIFOCNT_Send_Fifo_Empty_IRQ = DSReg(0x184, 2, 2, 1, 0, "readwrite", "IPCFIFOCNT_Send_Fifo_Empty_IRQ", Regs_Arm7.data);
    IPCFIFOCNT_Send_Fifo_Clear = DSReg(0x184, 3, 3, 1, 0, "writeonly", "IPCFIFOCNT_Send_Fifo_Clear", Regs_Arm7.data);
    IPCFIFOCNT_Receive_Fifo_Empty = DSReg(0x184, 8, 8, 1, 0, "readonly", "IPCFIFOCNT_Receive_Fifo_Empty", Regs_Arm7.data);
    IPCFIFOCNT_Receive_Fifo_Full = DSReg(0x184, 9, 9, 1, 0, "readonly", "IPCFIFOCNT_Receive_Fifo_Full", Regs_Arm7.data);
    IPCFIFOCNT_Receive_Fifo_Not_Empty_IRQ = DSReg(0x184, 10, 10, 1, 0, "readwrite", "IPCFIFOCNT_Receive_Fifo_Not_Empty_IRQ", Regs_Arm7.data);
    IPCFIFOCNT_Error_Read_Empty_Send_Full = DSReg(0x184, 14, 14, 1, 0, "readwrite", "IPCFIFOCNT_Error_Read_Empty_Send_Full", Regs_Arm7.data);
    IPCFIFOCNT_Enable_Send_Receive_Fifo = DSReg(0x184, 15, 15, 1, 0, "readwrite", "IPCFIFOCNT_Enable_Send_Receive_Fifo", Regs_Arm7.data);
    IPCFIFOSEND = DSReg(0x188, 31, 0, 1, 0, "writeonly", "IPCFIFOSEND", Regs_Arm7.data);
    IPCFIFORECV = DSReg(0xFFF, 31, 0, 1, 0, "readonly", "IPCFIFORECV", Regs_Arm7.data);
    AUXSPICNT = DSReg(0x1A0, 23, 0, 1, 0, "writeonly", "AUXSPICNT", Regs_Arm7.data);
    AUXSPICNT_SPI_Baudrate = DSReg(0x1A0, 1, 0, 1, 0, "readwrite", "AUXSPICNT_SPI_Baudrate", Regs_Arm7.data);
    AUXSPICNT_SPI_Hold_Chipselect = DSReg(0x1A0, 6, 6, 1, 0, "readwrite", "AUXSPICNT_SPI_Hold_Chipselect", Regs_Arm7.data);
    AUXSPICNT_SPI_Busy = DSReg(0x1A0, 7, 7, 1, 0, "readonly", "AUXSPICNT_SPI_Busy", Regs_Arm7.data);
    AUXSPICNT_NDS_Slot_Mode = DSReg(0x1A0, 13, 13, 1, 0, "readwrite", "AUXSPICNT_NDS_Slot_Mode", Regs_Arm7.data);
    AUXSPICNT_Transfer_Ready_IRQ = DSReg(0x1A0, 14, 14, 1, 0, "readwrite", "AUXSPICNT_Transfer_Ready_IRQ", Regs_Arm7.data);
    AUXSPICNT_NDS_Slot_Enable = DSReg(0x1A0, 15, 15, 1, 0, "readwrite", "AUXSPICNT_NDS_Slot_Enable", Regs_Arm7.data);
    AUXSPIDATA = DSReg(0x1A0, 23, 16, 1, 0, "readwrite", "AUXSPIDATA", Regs_Arm7.data);
    ROMCTRL = DSReg(0x1A4, 31, 0, 1, 0, "writeonly", "ROMCTRL", Regs_Arm7.data);
    ROMCTRL_KEY1_gap1_length = DSReg(0x1A4, 12, 0, 1, 0, "readwrite", "ROMCTRL_KEY1_gap1_length", Regs_Arm7.data);
    ROMCTRL_KEY2_encrypt_data = DSReg(0x1A4, 13, 13, 1, 0, "readwrite", "ROMCTRL_KEY2_encrypt_data", Regs_Arm7.data);
    ROMCTRL_SE = DSReg(0x1A4, 14, 14, 1, 0, "readwrite", "ROMCTRL_SE", Regs_Arm7.data);
    ROMCTRL_KEY2_Apply_Seed = DSReg(0x1A4, 15, 15, 1, 0, "readwrite", "ROMCTRL_KEY2_Apply_Seed", Regs_Arm7.data);
    ROMCTRL_KEY1_gap2_length = DSReg(0x1A4, 21, 16, 1, 0, "readwrite", "ROMCTRL_KEY1_gap2_length", Regs_Arm7.data);
    ROMCTRL_KEY2_encrypt_cmd = DSReg(0x1A4, 22, 22, 1, 0, "readwrite", "ROMCTRL_KEY2_encrypt_cmd", Regs_Arm7.data);
    ROMCTRL_Data_Word_Status = DSReg(0x1A4, 23, 23, 1, 0, "readwrite", "ROMCTRL_Data_Word_Status", Regs_Arm7.data);
    ROMCTRL_Data_Block_size = DSReg(0x1A4, 26, 24, 1, 0, "readwrite", "ROMCTRL_Data_Block_size", Regs_Arm7.data);
    ROMCTRL_Transfer_CLK_rate = DSReg(0x1A4, 27, 27, 1, 0, "readwrite", "ROMCTRL_Transfer_CLK_rate", Regs_Arm7.data);
    ROMCTRL_KEY1_Gap_CLKs = DSReg(0x1A4, 28, 28, 1, 0, "readwrite", "ROMCTRL_KEY1_Gap_CLKs", Regs_Arm7.data);
    ROMCTRL_RESB_Release_Reset = DSReg(0x1A4, 29, 29, 1, 0, "readwrite", "ROMCTRL_RESB_Release_Reset", Regs_Arm7.data);
    ROMCTRL_WR = DSReg(0x1A4, 30, 30, 1, 0, "readwrite", "ROMCTRL_WR", Regs_Arm7.data);
    ROMCTRL_Block_Start_Status = DSReg(0x1A4, 21, 21, 1, 0, "readwrite", "ROMCTRL_Block_Start_Status", Regs_Arm7.data);
    Gamecard_bus_Command_1 = DSReg(0x1A8, 31, 0, 1, 0, "writeonly", "Gamecard_bus_Command_1", Regs_Arm7.data);
    Gamecard_bus_Command_2 = DSReg(0x1AC, 31, 0, 1, 0, "writeonly", "Gamecard_bus_Command_2", Regs_Arm7.data);
    Gamecard_bus_DataIn = DSReg(0xFFF, 31, 0, 1, 0, "readonly", "Gamecard_bus_DataIn", Regs_Arm7.data);
    Encryption_Seed_0_Lower = DSReg(0x1B0, 31, 0, 1, 0, "writeonly", "Encryption_Seed_0_Lower", Regs_Arm7.data);
    Encryption_Seed_1_Lower = DSReg(0x1B4, 31, 0, 1, 0, "writeonly", "Encryption_Seed_1_Lower", Regs_Arm7.data);
    Encryption_Seed_0_Upper = DSReg(0x1B8, 6, 0, 1, 0, "writeonly", "Encryption_Seed_0_Upper", Regs_Arm7.data);
    Encryption_Seed_1_Upper = DSReg(0x1B8, 22, 16, 1, 0, "writeonly", "Encryption_Seed_1_Upper", Regs_Arm7.data);
    SPICNT = DSReg(0x1C0, 23, 0, 1, 0, "writeonly", "SPICNT", Regs_Arm7.data);
    SPICNT_Baudrate = DSReg(0x1C0, 1, 0, 1, 0, "readwrite", "SPICNT_Baudrate", Regs_Arm7.data);
    SPICNT_Busy_Flag = DSReg(0x1C0, 7, 7, 1, 0, "readonly", "SPICNT_Busy_Flag", Regs_Arm7.data);
    SPICNT_Device_Select = DSReg(0x1C0, 9, 8, 1, 0, "readwrite", "SPICNT_Device_Select", Regs_Arm7.data);
    SPICNT_Transfer_Size = DSReg(0x1C0, 10, 10, 1, 0, "readwrite", "SPICNT_Transfer_Size", Regs_Arm7.data);
    SPICNT_Chipselect_Hold = DSReg(0x1C0, 11, 11, 1, 0, "readwrite", "SPICNT_Chipselect_Hold", Regs_Arm7.data);
    SPICNT_Interrupt_Request = DSReg(0x1C0, 14, 14, 1, 0, "readwrite", "SPICNT_Interrupt_Request", Regs_Arm7.data);
    SPICNT_SPI_Bus_Enable = DSReg(0x1C0, 15, 15, 1, 0, "readwrite", "SPICNT_SPI_Bus_Enable", Regs_Arm7.data);
    SPIDATA = DSReg(0x1C0, 23, 16, 1, 0, "readwrite", "SPIDATA", Regs_Arm7.data);
    EXMEMSTAT = DSReg(0x204, 29, 0, 1, 0, "readwrite", "EXMEMSTAT", Regs_Arm7.data);
    EXMEMSTAT_GBASlot_SRAM_Access_Time = DSReg(0x204, 1, 0, 1, 0, "readwrite", "EXMEMSTAT_GBASlot_SRAM_Access_Time", Regs_Arm7.data);
    EXMEMSTAT_GBASlot_ROM_1st_Access_Time = DSReg(0x204, 3, 2, 1, 0, "readwrite", "EXMEMSTAT_GBASlot_ROM_1st_Access_Time", Regs_Arm7.data);
    EXMEMSTAT_GBASlot_ROM_2nd_Access_Time = DSReg(0x204, 4, 4, 1, 0, "readwrite", "EXMEMSTAT_GBASlot_ROM_2nd_Access_Time", Regs_Arm7.data);
    EXMEMSTAT_GBASlot_PHI_pin_out = DSReg(0x204, 6, 5, 1, 0, "readwrite", "EXMEMSTAT_GBASlot_PHI_pin_out", Regs_Arm7.data);
    EXMEMSTAT_GBASlot_Access_Rights = DSReg(0x204, 7, 7, 1, 0, "readonly", "EXMEMSTAT_GBASlot_Access_Rights", Regs_Arm7.data);
    EXMEMSTAT_NDSSlot_Access_Rights = DSReg(0x204, 11, 11, 1, 0, "readonly", "EXMEMSTAT_NDSSlot_Access_Rights", Regs_Arm7.data);
    EXMEMSTAT_SET = DSReg(0x204, 13, 13, 1, 0, "readonly", "EXMEMSTAT_SET", Regs_Arm7.data);
    EXMEMSTAT_MainMem_Interface_Mode = DSReg(0x204, 14, 14, 1, 0, "readonly", "EXMEMSTAT_MainMem_Interface_Mode", Regs_Arm7.data);
    EXMEMSTAT_MainMem_Access_Priority = DSReg(0x204, 15, 15, 1, 0, "readonly", "EXMEMSTAT_MainMem_Access_Priority", Regs_Arm7.data);
    WIFIWAITCNT = DSReg(0x204, 29, 24, 1, 0, "readwrite", "WIFIWAITCNT", Regs_Arm7.data);
    WIFIWAITCNT_WS0 = DSReg(0x204, 26, 24, 1, 0, "readwrite", "WIFIWAITCNT_WS0", Regs_Arm7.data);
    WIFIWAITCNT_WS1 = DSReg(0x204, 29, 27, 1, 0, "readwrite", "WIFIWAITCNT_WS1", Regs_Arm7.data);
    IME = DSReg(0x208, 31, 0, 1, 0, "readwrite", "IME", Regs_Arm7.data);
    IE = DSReg(0x210, 31, 0, 1, 0, "writeonly", "IE", Regs_Arm7.data);
    IE_LCD_V_Blank = DSReg(0x210, 0, 0, 1, 0, "readwrite", "IE_LCD_V_Blank", Regs_Arm7.data);
    IE_LCD_H_Blank = DSReg(0x210, 1, 1, 1, 0, "readwrite", "IE_LCD_H_Blank", Regs_Arm7.data);
    IE_LCD_V_Counter_Match = DSReg(0x210, 2, 2, 1, 0, "readwrite", "IE_LCD_V_Counter_Match", Regs_Arm7.data);
    IE_Timer_0 = DSReg(0x210, 3, 3, 1, 0, "readwrite", "IE_Timer_0", Regs_Arm7.data);
    IE_Timer_1 = DSReg(0x210, 4, 4, 1, 0, "readwrite", "IE_Timer_1", Regs_Arm7.data);
    IE_Timer_2 = DSReg(0x210, 5, 5, 1, 0, "readwrite", "IE_Timer_2", Regs_Arm7.data);
    IE_Timer_3 = DSReg(0x210, 6, 6, 1, 0, "readwrite", "IE_Timer_3", Regs_Arm7.data);
    IE_SIO_RCNT_RTC = DSReg(0x210, 7, 7, 1, 0, "readwrite", "IE_SIO_RCNT_RTC", Regs_Arm7.data);
    IE_DMA_0 = DSReg(0x210, 8, 8, 1, 0, "readwrite", "IE_DMA_0", Regs_Arm7.data);
    IE_DMA_1 = DSReg(0x210, 9, 9, 1, 0, "readwrite", "IE_DMA_1", Regs_Arm7.data);
    IE_DMA_2 = DSReg(0x210, 10, 10, 1, 0, "readwrite", "IE_DMA_2", Regs_Arm7.data);
    IE_DMA_3 = DSReg(0x210, 11, 11, 1, 0, "readwrite", "IE_DMA_3", Regs_Arm7.data);
    IE_Keypad = DSReg(0x210, 12, 12, 1, 0, "readwrite", "IE_Keypad", Regs_Arm7.data);
    IE_GBA_Slot_external_IRQ = DSReg(0x210, 13, 13, 1, 0, "readwrite", "IE_GBA_Slot_external_IRQ", Regs_Arm7.data);
    IE_IPC_Sync = DSReg(0x210, 16, 16, 1, 0, "readwrite", "IE_IPC_Sync", Regs_Arm7.data);
    IE_IPC_Send_FIFO_Empty = DSReg(0x210, 17, 17, 1, 0, "readwrite", "IE_IPC_Send_FIFO_Empty", Regs_Arm7.data);
    IE_IPC_Recv_FIFO_Not_Empty = DSReg(0x210, 18, 18, 1, 0, "readwrite", "IE_IPC_Recv_FIFO_Not_Empty", Regs_Arm7.data);
    IE_NDS_Slot_Transfer_Complete = DSReg(0x210, 19, 19, 1, 0, "readwrite", "IE_NDS_Slot_Transfer_Complete", Regs_Arm7.data);
    IE_NDS_Slot_IREQ_MC = DSReg(0x210, 20, 20, 1, 0, "readwrite", "IE_NDS_Slot_IREQ_MC", Regs_Arm7.data);
    IE_Screens_unfolding = DSReg(0x210, 22, 22, 1, 0, "readwrite", "IE_Screens_unfolding", Regs_Arm7.data);
    IE_SPI_bus = DSReg(0x210, 23, 23, 1, 0, "readwrite", "IE_SPI_bus", Regs_Arm7.data);
    IE_Wifi = DSReg(0x210, 24, 24, 1, 0, "readwrite", "IE_Wifi", Regs_Arm7.data);
    IE_unused = DSReg(0x210, 31, 25, 1, 0, "readwrite", "IE_unused", Regs_Arm7.data);
    IF = DSReg(0x214, 24, 0, 1, 0, "writeonly", "IF", Regs_Arm7.data);
    IF_LCD_V_Blank = DSReg(0x214, 0, 0, 1, 0, "readwrite", "IF_LCD_V_Blank", Regs_Arm7.data);
    IF_LCD_H_Blank = DSReg(0x214, 1, 1, 1, 0, "readwrite", "IF_LCD_H_Blank", Regs_Arm7.data);
    IF_LCD_V_Counter_Match = DSReg(0x214, 2, 2, 1, 0, "readwrite", "IF_LCD_V_Counter_Match", Regs_Arm7.data);
    IF_Timer_0 = DSReg(0x214, 3, 3, 1, 0, "readwrite", "IF_Timer_0", Regs_Arm7.data);
    IF_Timer_1 = DSReg(0x214, 4, 4, 1, 0, "readwrite", "IF_Timer_1", Regs_Arm7.data);
    IF_Timer_2 = DSReg(0x214, 5, 5, 1, 0, "readwrite", "IF_Timer_2", Regs_Arm7.data);
    IF_Timer_3 = DSReg(0x214, 6, 6, 1, 0, "readwrite", "IF_Timer_3", Regs_Arm7.data);
    IF_SIO_RCNT_RTC = DSReg(0x214, 7, 7, 1, 0, "readwrite", "IF_SIO_RCNT_RTC", Regs_Arm7.data);
    IF_DMA_0 = DSReg(0x214, 8, 8, 1, 0, "readwrite", "IF_DMA_0", Regs_Arm7.data);
    IF_DMA_1 = DSReg(0x214, 9, 9, 1, 0, "readwrite", "IF_DMA_1", Regs_Arm7.data);
    IF_DMA_2 = DSReg(0x214, 10, 10, 1, 0, "readwrite", "IF_DMA_2", Regs_Arm7.data);
    IF_DMA_3 = DSReg(0x214, 11, 11, 1, 0, "readwrite", "IF_DMA_3", Regs_Arm7.data);
    IF_Keypad = DSReg(0x214, 12, 12, 1, 0, "readwrite", "IF_Keypad", Regs_Arm7.data);
    IF_GBA_Slot_external_IRQ = DSReg(0x214, 13, 13, 1, 0, "readwrite", "IF_GBA_Slot_external_IRQ", Regs_Arm7.data);
    IF_IPC_Sync = DSReg(0x214, 16, 16, 1, 0, "readwrite", "IF_IPC_Sync", Regs_Arm7.data);
    IF_IPC_Send_FIFO_Empty = DSReg(0x214, 17, 17, 1, 0, "readwrite", "IF_IPC_Send_FIFO_Empty", Regs_Arm7.data);
    IF_IPC_Recv_FIFO_Not_Empty = DSReg(0x214, 18, 18, 1, 0, "readwrite", "IF_IPC_Recv_FIFO_Not_Empty", Regs_Arm7.data);
    IF_NDS_Slot_Transfer_Complete = DSReg(0x214, 19, 19, 1, 0, "readwrite", "IF_NDS_Slot_Transfer_Complete", Regs_Arm7.data);
    IF_NDS_Slot_IREQ_MC = DSReg(0x214, 20, 20, 1, 0, "readwrite", "IF_NDS_Slot_IREQ_MC", Regs_Arm7.data);
    IF_Screens_unfolding = DSReg(0x214, 22, 22, 1, 0, "writeonly", "IF_Screens_unfolding", Regs_Arm7.data);
    IF_SPI_bus = DSReg(0x214, 23, 23, 1, 0, "writeonly", "IF_SPI_bus", Regs_Arm7.data);
    IF_Wifi = DSReg(0x214, 24, 24, 1, 0, "writeonly", "IF_Wifi", Regs_Arm7.data);
    RAMSTAT = DSReg(0x240, 9, 0, 1, 0, "readonly", "RAMSTAT", Regs_Arm7.data);
    RAMSTAT_VRAMSTAT_C = DSReg(0x240, 0, 0, 1, 0, "readonly", "RAMSTAT_VRAMSTAT_C", Regs_Arm7.data);
    RAMSTAT_VRAMSTAT_D = DSReg(0x240, 1, 1, 1, 0, "readonly", "RAMSTAT_VRAMSTAT_D", Regs_Arm7.data);
    MemControl2_WRAM = DSReg(0x240, 9, 8, 1, 3, "readonly", "MemControl2_WRAM", Regs_Arm7.data);
    POSTFLG = DSReg(0x300, 15, 0, 1, 0, "writeonly", "POSTFLG", Regs_Arm7.data);
    POSTFLG_Flag = DSReg(0x300, 0, 0, 1, 1, "readonly", "POSTFLG_Flag", Regs_Arm7.data);
    POSTFLG_Power_Down_Mode = DSReg(0x300, 15, 14, 1, 0, "readwrite", "POSTFLG_Power_Down_Mode", Regs_Arm7.data);
    POWCNT2 = DSReg(0x304, 1, 0, 1, 0, "writeonly", "POWCNT2", Regs_Arm7.data);
    POWCNT2_Sound = DSReg(0x304, 0, 0, 1, 1, "readwrite", "POWCNT2_Sound", Regs_Arm7.data);
    POWCNT2_Wifi = DSReg(0x304, 1, 1, 1, 0, "readwrite", "POWCNT2_Wifi", Regs_Arm7.data);
    BIOSPROT = DSReg(0x308, 15, 0, 1, 0x1205, "readonly", "BIOSPROT", Regs_Arm7.data);
}

void REGS_Arm7::reset()
{
      allregs[0] = Regs_Arm7.Sect_display7.DISPCNT;
      allregs[1] = Regs_Arm7.Sect_display7.DISPCNT_BG_Mode;
      allregs[2] = Regs_Arm7.Sect_display7.DISPCNT_Reserved_CGB_Mode;
      allregs[3] = Regs_Arm7.Sect_display7.DISPCNT_Display_Frame_Select;
      allregs[4] = Regs_Arm7.Sect_display7.DISPCNT_H_Blank_IntervalFree;
      allregs[5] = Regs_Arm7.Sect_display7.DISPCNT_OBJ_Char_VRAM_Map;
      allregs[6] = Regs_Arm7.Sect_display7.DISPCNT_Forced_Blank;
      allregs[7] = Regs_Arm7.Sect_display7.DISPCNT_Screen_Display_BG0;
      allregs[8] = Regs_Arm7.Sect_display7.DISPCNT_Screen_Display_BG1;
      allregs[9] = Regs_Arm7.Sect_display7.DISPCNT_Screen_Display_BG2;
      allregs[10] = Regs_Arm7.Sect_display7.DISPCNT_Screen_Display_BG3;
      allregs[11] = Regs_Arm7.Sect_display7.DISPCNT_Screen_Display_OBJ;
      allregs[12] = Regs_Arm7.Sect_display7.DISPCNT_Window_0_Display_Flag;
      allregs[13] = Regs_Arm7.Sect_display7.DISPCNT_Window_1_Display_Flag;
      allregs[14] = Regs_Arm7.Sect_display7.DISPCNT_OBJ_Wnd_Display_Flag;
      allregs[15] = Regs_Arm7.Sect_display7.GREENSWAP;
      allregs[16] = Regs_Arm7.Sect_display7.DISPSTAT;
      allregs[17] = Regs_Arm7.Sect_display7.DISPSTAT_V_Blank_flag;
      allregs[18] = Regs_Arm7.Sect_display7.DISPSTAT_H_Blank_flag;
      allregs[19] = Regs_Arm7.Sect_display7.DISPSTAT_V_Counter_flag;
      allregs[20] = Regs_Arm7.Sect_display7.DISPSTAT_V_Blank_IRQ_Enable;
      allregs[21] = Regs_Arm7.Sect_display7.DISPSTAT_H_Blank_IRQ_Enable;
      allregs[22] = Regs_Arm7.Sect_display7.DISPSTAT_V_Counter_IRQ_Enable;
      allregs[23] = Regs_Arm7.Sect_display7.DISPSTAT_V_Count_Setting8;
      allregs[24] = Regs_Arm7.Sect_display7.DISPSTAT_V_Count_Setting;
      allregs[25] = Regs_Arm7.Sect_display7.VCOUNT;
      allregs[26] = Regs_Arm7.Sect_display7.BG0CNT;
      allregs[27] = Regs_Arm7.Sect_display7.BG0CNT_BG_Priority;
      allregs[28] = Regs_Arm7.Sect_display7.BG0CNT_Character_Base_Block;
      allregs[29] = Regs_Arm7.Sect_display7.BG0CNT_UNUSED_4_5;
      allregs[30] = Regs_Arm7.Sect_display7.BG0CNT_Mosaic;
      allregs[31] = Regs_Arm7.Sect_display7.BG0CNT_Colors_Palettes;
      allregs[32] = Regs_Arm7.Sect_display7.BG0CNT_Screen_Base_Block;
      allregs[33] = Regs_Arm7.Sect_display7.BG0CNT_Screen_Size;
      allregs[34] = Regs_Arm7.Sect_display7.BG1CNT;
      allregs[35] = Regs_Arm7.Sect_display7.BG1CNT_BG_Priority;
      allregs[36] = Regs_Arm7.Sect_display7.BG1CNT_Character_Base_Block;
      allregs[37] = Regs_Arm7.Sect_display7.BG1CNT_UNUSED_4_5;
      allregs[38] = Regs_Arm7.Sect_display7.BG1CNT_Mosaic;
      allregs[39] = Regs_Arm7.Sect_display7.BG1CNT_Colors_Palettes;
      allregs[40] = Regs_Arm7.Sect_display7.BG1CNT_Screen_Base_Block;
      allregs[41] = Regs_Arm7.Sect_display7.BG1CNT_Screen_Size;
      allregs[42] = Regs_Arm7.Sect_display7.BG2CNT;
      allregs[43] = Regs_Arm7.Sect_display7.BG2CNT_BG_Priority;
      allregs[44] = Regs_Arm7.Sect_display7.BG2CNT_Character_Base_Block;
      allregs[45] = Regs_Arm7.Sect_display7.BG2CNT_Mosaic;
      allregs[46] = Regs_Arm7.Sect_display7.BG2CNT_Colors_Palettes;
      allregs[47] = Regs_Arm7.Sect_display7.BG2CNT_Screen_Base_Block;
      allregs[48] = Regs_Arm7.Sect_display7.BG2CNT_Display_Area_Overflow;
      allregs[49] = Regs_Arm7.Sect_display7.BG2CNT_Screen_Size;
      allregs[50] = Regs_Arm7.Sect_display7.BG3CNT;
      allregs[51] = Regs_Arm7.Sect_display7.BG3CNT_BG_Priority;
      allregs[52] = Regs_Arm7.Sect_display7.BG3CNT_Character_Base_Block;
      allregs[53] = Regs_Arm7.Sect_display7.BG3CNT_Mosaic;
      allregs[54] = Regs_Arm7.Sect_display7.BG3CNT_Colors_Palettes;
      allregs[55] = Regs_Arm7.Sect_display7.BG3CNT_Screen_Base_Block;
      allregs[56] = Regs_Arm7.Sect_display7.BG3CNT_Display_Area_Overflow;
      allregs[57] = Regs_Arm7.Sect_display7.BG3CNT_Screen_Size;
      allregs[58] = Regs_Arm7.Sect_display7.BG0HOFS;
      allregs[59] = Regs_Arm7.Sect_display7.BG0VOFS;
      allregs[60] = Regs_Arm7.Sect_display7.BG1HOFS;
      allregs[61] = Regs_Arm7.Sect_display7.BG1VOFS;
      allregs[62] = Regs_Arm7.Sect_display7.BG2HOFS;
      allregs[63] = Regs_Arm7.Sect_display7.BG2VOFS;
      allregs[64] = Regs_Arm7.Sect_display7.BG3HOFS;
      allregs[65] = Regs_Arm7.Sect_display7.BG3VOFS;
      allregs[66] = Regs_Arm7.Sect_display7.BG2RotScaleParDX;
      allregs[67] = Regs_Arm7.Sect_display7.BG2RotScaleParDMX;
      allregs[68] = Regs_Arm7.Sect_display7.BG2RotScaleParDY;
      allregs[69] = Regs_Arm7.Sect_display7.BG2RotScaleParDMY;
      allregs[70] = Regs_Arm7.Sect_display7.BG2RefX;
      allregs[71] = Regs_Arm7.Sect_display7.BG2RefY;
      allregs[72] = Regs_Arm7.Sect_display7.BG3RotScaleParDX;
      allregs[73] = Regs_Arm7.Sect_display7.BG3RotScaleParDMX;
      allregs[74] = Regs_Arm7.Sect_display7.BG3RotScaleParDY;
      allregs[75] = Regs_Arm7.Sect_display7.BG3RotScaleParDMY;
      allregs[76] = Regs_Arm7.Sect_display7.BG3RefX;
      allregs[77] = Regs_Arm7.Sect_display7.BG3RefY;
      allregs[78] = Regs_Arm7.Sect_display7.WIN0H;
      allregs[79] = Regs_Arm7.Sect_display7.WIN0H_X2;
      allregs[80] = Regs_Arm7.Sect_display7.WIN0H_X1;
      allregs[81] = Regs_Arm7.Sect_display7.WIN1H;
      allregs[82] = Regs_Arm7.Sect_display7.WIN1H_X2;
      allregs[83] = Regs_Arm7.Sect_display7.WIN1H_X1;
      allregs[84] = Regs_Arm7.Sect_display7.WIN0V;
      allregs[85] = Regs_Arm7.Sect_display7.WIN0V_Y2;
      allregs[86] = Regs_Arm7.Sect_display7.WIN0V_Y1;
      allregs[87] = Regs_Arm7.Sect_display7.WIN1V;
      allregs[88] = Regs_Arm7.Sect_display7.WIN1V_Y2;
      allregs[89] = Regs_Arm7.Sect_display7.WIN1V_Y1;
      allregs[90] = Regs_Arm7.Sect_display7.WININ;
      allregs[91] = Regs_Arm7.Sect_display7.WININ_Window_0_BG0_Enable;
      allregs[92] = Regs_Arm7.Sect_display7.WININ_Window_0_BG1_Enable;
      allregs[93] = Regs_Arm7.Sect_display7.WININ_Window_0_BG2_Enable;
      allregs[94] = Regs_Arm7.Sect_display7.WININ_Window_0_BG3_Enable;
      allregs[95] = Regs_Arm7.Sect_display7.WININ_Window_0_OBJ_Enable;
      allregs[96] = Regs_Arm7.Sect_display7.WININ_Window_0_Special_Effect;
      allregs[97] = Regs_Arm7.Sect_display7.WININ_Window_1_BG0_Enable;
      allregs[98] = Regs_Arm7.Sect_display7.WININ_Window_1_BG1_Enable;
      allregs[99] = Regs_Arm7.Sect_display7.WININ_Window_1_BG2_Enable;
      allregs[100] = Regs_Arm7.Sect_display7.WININ_Window_1_BG3_Enable;
      allregs[101] = Regs_Arm7.Sect_display7.WININ_Window_1_OBJ_Enable;
      allregs[102] = Regs_Arm7.Sect_display7.WININ_Window_1_Special_Effect;
      allregs[103] = Regs_Arm7.Sect_display7.WINOUT;
      allregs[104] = Regs_Arm7.Sect_display7.WINOUT_Outside_BG0_Enable;
      allregs[105] = Regs_Arm7.Sect_display7.WINOUT_Outside_BG1_Enable;
      allregs[106] = Regs_Arm7.Sect_display7.WINOUT_Outside_BG2_Enable;
      allregs[107] = Regs_Arm7.Sect_display7.WINOUT_Outside_BG3_Enable;
      allregs[108] = Regs_Arm7.Sect_display7.WINOUT_Outside_OBJ_Enable;
      allregs[109] = Regs_Arm7.Sect_display7.WINOUT_Outside_Special_Effect;
      allregs[110] = Regs_Arm7.Sect_display7.WINOUT_Objwnd_BG0_Enable;
      allregs[111] = Regs_Arm7.Sect_display7.WINOUT_Objwnd_BG1_Enable;
      allregs[112] = Regs_Arm7.Sect_display7.WINOUT_Objwnd_BG2_Enable;
      allregs[113] = Regs_Arm7.Sect_display7.WINOUT_Objwnd_BG3_Enable;
      allregs[114] = Regs_Arm7.Sect_display7.WINOUT_Objwnd_OBJ_Enable;
      allregs[115] = Regs_Arm7.Sect_display7.WINOUT_Objwnd_Special_Effect;
      allregs[116] = Regs_Arm7.Sect_display7.MOSAIC;
      allregs[117] = Regs_Arm7.Sect_display7.MOSAIC_BG_Mosaic_H_Size;
      allregs[118] = Regs_Arm7.Sect_display7.MOSAIC_BG_Mosaic_V_Size;
      allregs[119] = Regs_Arm7.Sect_display7.MOSAIC_OBJ_Mosaic_H_Size;
      allregs[120] = Regs_Arm7.Sect_display7.MOSAIC_OBJ_Mosaic_V_Size;
      allregs[121] = Regs_Arm7.Sect_display7.BLDCNT;
      allregs[122] = Regs_Arm7.Sect_display7.BLDCNT_BG0_1st_Target_Pixel;
      allregs[123] = Regs_Arm7.Sect_display7.BLDCNT_BG1_1st_Target_Pixel;
      allregs[124] = Regs_Arm7.Sect_display7.BLDCNT_BG2_1st_Target_Pixel;
      allregs[125] = Regs_Arm7.Sect_display7.BLDCNT_BG3_1st_Target_Pixel;
      allregs[126] = Regs_Arm7.Sect_display7.BLDCNT_OBJ_1st_Target_Pixel;
      allregs[127] = Regs_Arm7.Sect_display7.BLDCNT_BD_1st_Target_Pixel;
      allregs[128] = Regs_Arm7.Sect_display7.BLDCNT_Color_Special_Effect;
      allregs[129] = Regs_Arm7.Sect_display7.BLDCNT_BG0_2nd_Target_Pixel;
      allregs[130] = Regs_Arm7.Sect_display7.BLDCNT_BG1_2nd_Target_Pixel;
      allregs[131] = Regs_Arm7.Sect_display7.BLDCNT_BG2_2nd_Target_Pixel;
      allregs[132] = Regs_Arm7.Sect_display7.BLDCNT_BG3_2nd_Target_Pixel;
      allregs[133] = Regs_Arm7.Sect_display7.BLDCNT_OBJ_2nd_Target_Pixel;
      allregs[134] = Regs_Arm7.Sect_display7.BLDCNT_BD_2nd_Target_Pixel;
      allregs[135] = Regs_Arm7.Sect_display7.BLDALPHA;
      allregs[136] = Regs_Arm7.Sect_display7.BLDALPHA_EVA_Coefficient;
      allregs[137] = Regs_Arm7.Sect_display7.BLDALPHA_EVB_Coefficient;
      allregs[138] = Regs_Arm7.Sect_display7.BLDY;
      allregs[139] = Regs_Arm7.Sect_sound7.SOUNDREGS;
      allregs[140] = Regs_Arm7.Sect_sound7.SOUNDCNT;
      allregs[141] = Regs_Arm7.Sect_sound7.SOUNDCNT_Master_Volume;
      allregs[142] = Regs_Arm7.Sect_sound7.SOUNDCNT_Left_Output_from;
      allregs[143] = Regs_Arm7.Sect_sound7.SOUNDCNT_Right_Output_from;
      allregs[144] = Regs_Arm7.Sect_sound7.SOUNDCNT_Output_Ch1_to_Mixer;
      allregs[145] = Regs_Arm7.Sect_sound7.SOUNDCNT_Output_Ch3_to_Mixer;
      allregs[146] = Regs_Arm7.Sect_sound7.SOUNDCNT_Master_Enable;
      allregs[147] = Regs_Arm7.Sect_sound7.SOUNDBIAS;
      allregs[148] = Regs_Arm7.Sect_sound7.SOUNDCAP;
      allregs[149] = Regs_Arm7.Sect_sound7.SOUNDCAP0_Control;
      allregs[150] = Regs_Arm7.Sect_sound7.SOUNDCAP0_Capture_Source;
      allregs[151] = Regs_Arm7.Sect_sound7.SOUNDCAP0_Capture_Repeat;
      allregs[152] = Regs_Arm7.Sect_sound7.SOUNDCAP0_Capture_Format;
      allregs[153] = Regs_Arm7.Sect_sound7.SOUNDCAP0_Capture_Start_Status;
      allregs[154] = Regs_Arm7.Sect_sound7.SOUNDCAP1_Control;
      allregs[155] = Regs_Arm7.Sect_sound7.SOUNDCAP1_Capture_Source;
      allregs[156] = Regs_Arm7.Sect_sound7.SOUNDCAP1_Capture_Repeat;
      allregs[157] = Regs_Arm7.Sect_sound7.SOUNDCAP1_Capture_Format;
      allregs[158] = Regs_Arm7.Sect_sound7.SOUNDCAP1_Capture_Start_Status;
      allregs[159] = Regs_Arm7.Sect_sound7.SNDCAP0DAD;
      allregs[160] = Regs_Arm7.Sect_sound7.SNDCAP0LEN;
      allregs[161] = Regs_Arm7.Sect_sound7.SNDCAP1DAD;
      allregs[162] = Regs_Arm7.Sect_sound7.SNDCAP1LEN;
      allregs[163] = Regs_Arm7.Sect_dma7.DMA0SAD;
      allregs[164] = Regs_Arm7.Sect_dma7.DMA0DAD;
      allregs[165] = Regs_Arm7.Sect_dma7.DMA0CNT_L;
      allregs[166] = Regs_Arm7.Sect_dma7.DMA0CNT_H;
      allregs[167] = Regs_Arm7.Sect_dma7.DMA0CNT_H_Dest_Addr_Control;
      allregs[168] = Regs_Arm7.Sect_dma7.DMA0CNT_H_Source_Adr_Control;
      allregs[169] = Regs_Arm7.Sect_dma7.DMA0CNT_H_DMA_Repeat;
      allregs[170] = Regs_Arm7.Sect_dma7.DMA0CNT_H_DMA_Transfer_Type;
      allregs[171] = Regs_Arm7.Sect_dma7.DMA0CNT_H_DMA_Start_Timing;
      allregs[172] = Regs_Arm7.Sect_dma7.DMA0CNT_H_IRQ_on;
      allregs[173] = Regs_Arm7.Sect_dma7.DMA0CNT_H_DMA_Enable;
      allregs[174] = Regs_Arm7.Sect_dma7.DMA1SAD;
      allregs[175] = Regs_Arm7.Sect_dma7.DMA1DAD;
      allregs[176] = Regs_Arm7.Sect_dma7.DMA1CNT_L;
      allregs[177] = Regs_Arm7.Sect_dma7.DMA1CNT_H;
      allregs[178] = Regs_Arm7.Sect_dma7.DMA1CNT_H_Dest_Addr_Control;
      allregs[179] = Regs_Arm7.Sect_dma7.DMA1CNT_H_Source_Adr_Control;
      allregs[180] = Regs_Arm7.Sect_dma7.DMA1CNT_H_DMA_Repeat;
      allregs[181] = Regs_Arm7.Sect_dma7.DMA1CNT_H_DMA_Transfer_Type;
      allregs[182] = Regs_Arm7.Sect_dma7.DMA1CNT_H_DMA_Start_Timing;
      allregs[183] = Regs_Arm7.Sect_dma7.DMA1CNT_H_IRQ_on;
      allregs[184] = Regs_Arm7.Sect_dma7.DMA1CNT_H_DMA_Enable;
      allregs[185] = Regs_Arm7.Sect_dma7.DMA2SAD;
      allregs[186] = Regs_Arm7.Sect_dma7.DMA2DAD;
      allregs[187] = Regs_Arm7.Sect_dma7.DMA2CNT_L;
      allregs[188] = Regs_Arm7.Sect_dma7.DMA2CNT_H;
      allregs[189] = Regs_Arm7.Sect_dma7.DMA2CNT_H_Dest_Addr_Control;
      allregs[190] = Regs_Arm7.Sect_dma7.DMA2CNT_H_Source_Adr_Control;
      allregs[191] = Regs_Arm7.Sect_dma7.DMA2CNT_H_DMA_Repeat;
      allregs[192] = Regs_Arm7.Sect_dma7.DMA2CNT_H_DMA_Transfer_Type;
      allregs[193] = Regs_Arm7.Sect_dma7.DMA2CNT_H_DMA_Start_Timing;
      allregs[194] = Regs_Arm7.Sect_dma7.DMA2CNT_H_IRQ_on;
      allregs[195] = Regs_Arm7.Sect_dma7.DMA2CNT_H_DMA_Enable;
      allregs[196] = Regs_Arm7.Sect_dma7.DMA3SAD;
      allregs[197] = Regs_Arm7.Sect_dma7.DMA3DAD;
      allregs[198] = Regs_Arm7.Sect_dma7.DMA3CNT_L;
      allregs[199] = Regs_Arm7.Sect_dma7.DMA3CNT_H;
      allregs[200] = Regs_Arm7.Sect_dma7.DMA3CNT_H_Dest_Addr_Control;
      allregs[201] = Regs_Arm7.Sect_dma7.DMA3CNT_H_Source_Adr_Control;
      allregs[202] = Regs_Arm7.Sect_dma7.DMA3CNT_H_DMA_Repeat;
      allregs[203] = Regs_Arm7.Sect_dma7.DMA3CNT_H_DMA_Transfer_Type;
      allregs[204] = Regs_Arm7.Sect_dma7.DMA3CNT_H_Game_Pak_DRQ;
      allregs[205] = Regs_Arm7.Sect_dma7.DMA3CNT_H_DMA_Start_Timing;
      allregs[206] = Regs_Arm7.Sect_dma7.DMA3CNT_H_IRQ_on;
      allregs[207] = Regs_Arm7.Sect_dma7.DMA3CNT_H_DMA_Enable;
      allregs[208] = Regs_Arm7.Sect_timer7.TM0CNT_L;
      allregs[209] = Regs_Arm7.Sect_timer7.TM0CNT_H;
      allregs[210] = Regs_Arm7.Sect_timer7.TM0CNT_H_Prescaler;
      allregs[211] = Regs_Arm7.Sect_timer7.TM0CNT_H_Count_up;
      allregs[212] = Regs_Arm7.Sect_timer7.TM0CNT_H_Timer_IRQ_Enable;
      allregs[213] = Regs_Arm7.Sect_timer7.TM0CNT_H_Timer_Start_Stop;
      allregs[214] = Regs_Arm7.Sect_timer7.TM1CNT_L;
      allregs[215] = Regs_Arm7.Sect_timer7.TM1CNT_H;
      allregs[216] = Regs_Arm7.Sect_timer7.TM1CNT_H_Prescaler;
      allregs[217] = Regs_Arm7.Sect_timer7.TM1CNT_H_Count_up;
      allregs[218] = Regs_Arm7.Sect_timer7.TM1CNT_H_Timer_IRQ_Enable;
      allregs[219] = Regs_Arm7.Sect_timer7.TM1CNT_H_Timer_Start_Stop;
      allregs[220] = Regs_Arm7.Sect_timer7.TM2CNT_L;
      allregs[221] = Regs_Arm7.Sect_timer7.TM2CNT_H;
      allregs[222] = Regs_Arm7.Sect_timer7.TM2CNT_H_Prescaler;
      allregs[223] = Regs_Arm7.Sect_timer7.TM2CNT_H_Count_up;
      allregs[224] = Regs_Arm7.Sect_timer7.TM2CNT_H_Timer_IRQ_Enable;
      allregs[225] = Regs_Arm7.Sect_timer7.TM2CNT_H_Timer_Start_Stop;
      allregs[226] = Regs_Arm7.Sect_timer7.TM3CNT_L;
      allregs[227] = Regs_Arm7.Sect_timer7.TM3CNT_H;
      allregs[228] = Regs_Arm7.Sect_timer7.TM3CNT_H_Prescaler;
      allregs[229] = Regs_Arm7.Sect_timer7.TM3CNT_H_Count_up;
      allregs[230] = Regs_Arm7.Sect_timer7.TM3CNT_H_Timer_IRQ_Enable;
      allregs[231] = Regs_Arm7.Sect_timer7.TM3CNT_H_Timer_Start_Stop;
      allregs[232] = Regs_Arm7.Sect_keypad7.KEYINPUT;
      allregs[233] = Regs_Arm7.Sect_keypad7.KEYCNT;
      allregs[234] = Regs_Arm7.Sect_keypad7.RCNT;
      allregs[235] = Regs_Arm7.Sect_keypad7.EXTKEYIN;
      allregs[236] = Regs_Arm7.Sect_serial7.SIODATA32;
      allregs[237] = Regs_Arm7.Sect_serial7.SIOMULTI0;
      allregs[238] = Regs_Arm7.Sect_serial7.SIOMULTI1;
      allregs[239] = Regs_Arm7.Sect_serial7.SIOMULTI2;
      allregs[240] = Regs_Arm7.Sect_serial7.SIOMULTI3;
      allregs[241] = Regs_Arm7.Sect_serial7.SIOCNT;
      allregs[242] = Regs_Arm7.Sect_serial7.SIOMLT_SEND;
      allregs[243] = Regs_Arm7.Sect_serial7.SIODATA8;
      allregs[244] = Regs_Arm7.Sect_serial7.JOYCNT;
      allregs[245] = Regs_Arm7.Sect_serial7.JOY_RECV;
      allregs[246] = Regs_Arm7.Sect_serial7.JOY_TRANS;
      allregs[247] = Regs_Arm7.Sect_serial7.JOYSTAT;
      allregs[248] = Regs_Arm7.Sect_system7.RTC_reg;
      allregs[249] = Regs_Arm7.Sect_system7.RTC_reg_Data_IO;
      allregs[250] = Regs_Arm7.Sect_system7.RTC_reg_Clock;
      allregs[251] = Regs_Arm7.Sect_system7.RTC_reg_Select;
      allregs[252] = Regs_Arm7.Sect_system7.RTC_reg_Unused_IO_Line3;
      allregs[253] = Regs_Arm7.Sect_system7.RTC_reg_Data_Direction;
      allregs[254] = Regs_Arm7.Sect_system7.RTC_reg_Clock_Direction;
      allregs[255] = Regs_Arm7.Sect_system7.RTC_reg_Select_Direction;
      allregs[256] = Regs_Arm7.Sect_system7.RTC_reg_Direction_unused3;
      allregs[257] = Regs_Arm7.Sect_system7.RTC_reg_Unused_IO_Lines811;
      allregs[258] = Regs_Arm7.Sect_system7.RTC_reg_Direction_unused811;
      allregs[259] = Regs_Arm7.Sect_system7.IPCSYNC;
      allregs[260] = Regs_Arm7.Sect_system7.IPCSYNC_Data_from_IPCSYNC;
      allregs[261] = Regs_Arm7.Sect_system7.IPCSYNC_Data_to_IPCSYNC;
      allregs[262] = Regs_Arm7.Sect_system7.IPCSYNC_IRQ;
      allregs[263] = Regs_Arm7.Sect_system7.IPCSYNC_Ena_IRQ_from_remote_CPU;
      allregs[264] = Regs_Arm7.Sect_system7.IPCFIFOCNT;
      allregs[265] = Regs_Arm7.Sect_system7.IPCFIFOCNT_Send_Fifo_Empty_Status;
      allregs[266] = Regs_Arm7.Sect_system7.IPCFIFOCNT_Send_Fifo_Full_Status;
      allregs[267] = Regs_Arm7.Sect_system7.IPCFIFOCNT_Send_Fifo_Empty_IRQ;
      allregs[268] = Regs_Arm7.Sect_system7.IPCFIFOCNT_Send_Fifo_Clear;
      allregs[269] = Regs_Arm7.Sect_system7.IPCFIFOCNT_Receive_Fifo_Empty;
      allregs[270] = Regs_Arm7.Sect_system7.IPCFIFOCNT_Receive_Fifo_Full;
      allregs[271] = Regs_Arm7.Sect_system7.IPCFIFOCNT_Receive_Fifo_Not_Empty_IRQ;
      allregs[272] = Regs_Arm7.Sect_system7.IPCFIFOCNT_Error_Read_Empty_Send_Full;
      allregs[273] = Regs_Arm7.Sect_system7.IPCFIFOCNT_Enable_Send_Receive_Fifo;
      allregs[274] = Regs_Arm7.Sect_system7.IPCFIFOSEND;
      allregs[275] = Regs_Arm7.Sect_system7.IPCFIFORECV;
      allregs[276] = Regs_Arm7.Sect_system7.AUXSPICNT;
      allregs[277] = Regs_Arm7.Sect_system7.AUXSPICNT_SPI_Baudrate;
      allregs[278] = Regs_Arm7.Sect_system7.AUXSPICNT_SPI_Hold_Chipselect;
      allregs[279] = Regs_Arm7.Sect_system7.AUXSPICNT_SPI_Busy;
      allregs[280] = Regs_Arm7.Sect_system7.AUXSPICNT_NDS_Slot_Mode;
      allregs[281] = Regs_Arm7.Sect_system7.AUXSPICNT_Transfer_Ready_IRQ;
      allregs[282] = Regs_Arm7.Sect_system7.AUXSPICNT_NDS_Slot_Enable;
      allregs[283] = Regs_Arm7.Sect_system7.AUXSPIDATA;
      allregs[284] = Regs_Arm7.Sect_system7.ROMCTRL;
      allregs[285] = Regs_Arm7.Sect_system7.ROMCTRL_KEY1_gap1_length;
      allregs[286] = Regs_Arm7.Sect_system7.ROMCTRL_KEY2_encrypt_data;
      allregs[287] = Regs_Arm7.Sect_system7.ROMCTRL_SE;
      allregs[288] = Regs_Arm7.Sect_system7.ROMCTRL_KEY2_Apply_Seed;
      allregs[289] = Regs_Arm7.Sect_system7.ROMCTRL_KEY1_gap2_length;
      allregs[290] = Regs_Arm7.Sect_system7.ROMCTRL_KEY2_encrypt_cmd;
      allregs[291] = Regs_Arm7.Sect_system7.ROMCTRL_Data_Word_Status;
      allregs[292] = Regs_Arm7.Sect_system7.ROMCTRL_Data_Block_size;
      allregs[293] = Regs_Arm7.Sect_system7.ROMCTRL_Transfer_CLK_rate;
      allregs[294] = Regs_Arm7.Sect_system7.ROMCTRL_KEY1_Gap_CLKs;
      allregs[295] = Regs_Arm7.Sect_system7.ROMCTRL_RESB_Release_Reset;
      allregs[296] = Regs_Arm7.Sect_system7.ROMCTRL_WR;
      allregs[297] = Regs_Arm7.Sect_system7.ROMCTRL_Block_Start_Status;
      allregs[298] = Regs_Arm7.Sect_system7.Gamecard_bus_Command_1;
      allregs[299] = Regs_Arm7.Sect_system7.Gamecard_bus_Command_2;
      allregs[300] = Regs_Arm7.Sect_system7.Gamecard_bus_DataIn;
      allregs[301] = Regs_Arm7.Sect_system7.Encryption_Seed_0_Lower;
      allregs[302] = Regs_Arm7.Sect_system7.Encryption_Seed_1_Lower;
      allregs[303] = Regs_Arm7.Sect_system7.Encryption_Seed_0_Upper;
      allregs[304] = Regs_Arm7.Sect_system7.Encryption_Seed_1_Upper;
      allregs[305] = Regs_Arm7.Sect_system7.SPICNT;
      allregs[306] = Regs_Arm7.Sect_system7.SPICNT_Baudrate;
      allregs[307] = Regs_Arm7.Sect_system7.SPICNT_Busy_Flag;
      allregs[308] = Regs_Arm7.Sect_system7.SPICNT_Device_Select;
      allregs[309] = Regs_Arm7.Sect_system7.SPICNT_Transfer_Size;
      allregs[310] = Regs_Arm7.Sect_system7.SPICNT_Chipselect_Hold;
      allregs[311] = Regs_Arm7.Sect_system7.SPICNT_Interrupt_Request;
      allregs[312] = Regs_Arm7.Sect_system7.SPICNT_SPI_Bus_Enable;
      allregs[313] = Regs_Arm7.Sect_system7.SPIDATA;
      allregs[314] = Regs_Arm7.Sect_system7.EXMEMSTAT;
      allregs[315] = Regs_Arm7.Sect_system7.EXMEMSTAT_GBASlot_SRAM_Access_Time;
      allregs[316] = Regs_Arm7.Sect_system7.EXMEMSTAT_GBASlot_ROM_1st_Access_Time;
      allregs[317] = Regs_Arm7.Sect_system7.EXMEMSTAT_GBASlot_ROM_2nd_Access_Time;
      allregs[318] = Regs_Arm7.Sect_system7.EXMEMSTAT_GBASlot_PHI_pin_out;
      allregs[319] = Regs_Arm7.Sect_system7.EXMEMSTAT_GBASlot_Access_Rights;
      allregs[320] = Regs_Arm7.Sect_system7.EXMEMSTAT_NDSSlot_Access_Rights;
      allregs[321] = Regs_Arm7.Sect_system7.EXMEMSTAT_SET;
      allregs[322] = Regs_Arm7.Sect_system7.EXMEMSTAT_MainMem_Interface_Mode;
      allregs[323] = Regs_Arm7.Sect_system7.EXMEMSTAT_MainMem_Access_Priority;
      allregs[324] = Regs_Arm7.Sect_system7.WIFIWAITCNT;
      allregs[325] = Regs_Arm7.Sect_system7.WIFIWAITCNT_WS0;
      allregs[326] = Regs_Arm7.Sect_system7.WIFIWAITCNT_WS1;
      allregs[327] = Regs_Arm7.Sect_system7.IME;
      allregs[328] = Regs_Arm7.Sect_system7.IE;
      allregs[329] = Regs_Arm7.Sect_system7.IE_LCD_V_Blank;
      allregs[330] = Regs_Arm7.Sect_system7.IE_LCD_H_Blank;
      allregs[331] = Regs_Arm7.Sect_system7.IE_LCD_V_Counter_Match;
      allregs[332] = Regs_Arm7.Sect_system7.IE_Timer_0;
      allregs[333] = Regs_Arm7.Sect_system7.IE_Timer_1;
      allregs[334] = Regs_Arm7.Sect_system7.IE_Timer_2;
      allregs[335] = Regs_Arm7.Sect_system7.IE_Timer_3;
      allregs[336] = Regs_Arm7.Sect_system7.IE_SIO_RCNT_RTC;
      allregs[337] = Regs_Arm7.Sect_system7.IE_DMA_0;
      allregs[338] = Regs_Arm7.Sect_system7.IE_DMA_1;
      allregs[339] = Regs_Arm7.Sect_system7.IE_DMA_2;
      allregs[340] = Regs_Arm7.Sect_system7.IE_DMA_3;
      allregs[341] = Regs_Arm7.Sect_system7.IE_Keypad;
      allregs[342] = Regs_Arm7.Sect_system7.IE_GBA_Slot_external_IRQ;
      allregs[343] = Regs_Arm7.Sect_system7.IE_IPC_Sync;
      allregs[344] = Regs_Arm7.Sect_system7.IE_IPC_Send_FIFO_Empty;
      allregs[345] = Regs_Arm7.Sect_system7.IE_IPC_Recv_FIFO_Not_Empty;
      allregs[346] = Regs_Arm7.Sect_system7.IE_NDS_Slot_Transfer_Complete;
      allregs[347] = Regs_Arm7.Sect_system7.IE_NDS_Slot_IREQ_MC;
      allregs[348] = Regs_Arm7.Sect_system7.IE_Screens_unfolding;
      allregs[349] = Regs_Arm7.Sect_system7.IE_SPI_bus;
      allregs[350] = Regs_Arm7.Sect_system7.IE_Wifi;
      allregs[351] = Regs_Arm7.Sect_system7.IE_unused;
      allregs[352] = Regs_Arm7.Sect_system7.IF;
      allregs[353] = Regs_Arm7.Sect_system7.IF_LCD_V_Blank;
      allregs[354] = Regs_Arm7.Sect_system7.IF_LCD_H_Blank;
      allregs[355] = Regs_Arm7.Sect_system7.IF_LCD_V_Counter_Match;
      allregs[356] = Regs_Arm7.Sect_system7.IF_Timer_0;
      allregs[357] = Regs_Arm7.Sect_system7.IF_Timer_1;
      allregs[358] = Regs_Arm7.Sect_system7.IF_Timer_2;
      allregs[359] = Regs_Arm7.Sect_system7.IF_Timer_3;
      allregs[360] = Regs_Arm7.Sect_system7.IF_SIO_RCNT_RTC;
      allregs[361] = Regs_Arm7.Sect_system7.IF_DMA_0;
      allregs[362] = Regs_Arm7.Sect_system7.IF_DMA_1;
      allregs[363] = Regs_Arm7.Sect_system7.IF_DMA_2;
      allregs[364] = Regs_Arm7.Sect_system7.IF_DMA_3;
      allregs[365] = Regs_Arm7.Sect_system7.IF_Keypad;
      allregs[366] = Regs_Arm7.Sect_system7.IF_GBA_Slot_external_IRQ;
      allregs[367] = Regs_Arm7.Sect_system7.IF_IPC_Sync;
      allregs[368] = Regs_Arm7.Sect_system7.IF_IPC_Send_FIFO_Empty;
      allregs[369] = Regs_Arm7.Sect_system7.IF_IPC_Recv_FIFO_Not_Empty;
      allregs[370] = Regs_Arm7.Sect_system7.IF_NDS_Slot_Transfer_Complete;
      allregs[371] = Regs_Arm7.Sect_system7.IF_NDS_Slot_IREQ_MC;
      allregs[372] = Regs_Arm7.Sect_system7.IF_Screens_unfolding;
      allregs[373] = Regs_Arm7.Sect_system7.IF_SPI_bus;
      allregs[374] = Regs_Arm7.Sect_system7.IF_Wifi;
      allregs[375] = Regs_Arm7.Sect_system7.RAMSTAT;
      allregs[376] = Regs_Arm7.Sect_system7.RAMSTAT_VRAMSTAT_C;
      allregs[377] = Regs_Arm7.Sect_system7.RAMSTAT_VRAMSTAT_D;
      allregs[378] = Regs_Arm7.Sect_system7.MemControl2_WRAM;
      allregs[379] = Regs_Arm7.Sect_system7.POSTFLG;
      allregs[380] = Regs_Arm7.Sect_system7.POSTFLG_Flag;
      allregs[381] = Regs_Arm7.Sect_system7.POSTFLG_Power_Down_Mode;
      allregs[382] = Regs_Arm7.Sect_system7.POWCNT2;
      allregs[383] = Regs_Arm7.Sect_system7.POWCNT2_Sound;
      allregs[384] = Regs_Arm7.Sect_system7.POWCNT2_Wifi;
      allregs[385] = Regs_Arm7.Sect_system7.BIOSPROT;
      // DISPSTAT at 0x004 = 0x0004;
      data[4] = 4 & 0xFF;
      // BG2RotScaleParDX at 0x020 = 256;
      data[32] = 256 & 0xFF;
      data[33] = (256 >> 8) & 0xFF;
      // BG2RotScaleParDMY at 0x024 = 256;
      data[36] = 16777216 & 0xFF;
      data[37] = (16777216 >> 8) & 0xFF;
      data[38] = (16777216 >> 16) & 0xFF;
      data[39] = (16777216 >> 24) & 0xFF;
      // BG3RotScaleParDX at 0x030 = 256;
      data[48] = 256 & 0xFF;
      data[49] = (256 >> 8) & 0xFF;
      // BG3RotScaleParDMY at 0x034 = 256;
      data[52] = 16777216 & 0xFF;
      data[53] = (16777216 >> 8) & 0xFF;
      data[54] = (16777216 >> 16) & 0xFF;
      data[55] = (16777216 >> 24) & 0xFF;
      // SOUNDBIAS at 0x504 = 0x0200;
      data[1284] = 512 & 0xFF;
      data[1285] = (512 >> 8) & 0xFF;
      // MemControl2_WRAM at 0x240 = 3;
      data[576] = 768 & 0xFF;
      data[577] = (768 >> 8) & 0xFF;
      // POSTFLG_Flag at 0x300 = 1;
      data[768] = 1 & 0xFF;
      // POWCNT2_Sound at 0x304 = 1;
      data[772] = 1 & 0xFF;
      // BIOSPROT at 0x308 = 0x1205;
      data[776] = 4613 & 0xFF;
      data[777] = (4613 >> 8) & 0xFF;

    // DISPCNT at 0x000 = 0xFFFFFFFF;
    rwmask[0] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[1] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[2] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[3] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DISPSTAT at 0x004 = 0xFFFFFFFF;
    rwmask[4] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[5] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[6] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[7] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // BG0CNT at 0x008 = 0xDFFF;
    rwmask[8] = (byte)(0xDFFF & 0xFF);
    rwmask[9] = (byte)((0xDFFF >> 8) & 0xFF);
    rwmask[10] = (byte)((0xDFFF >> 16) & 0xFF);
    rwmask[11] = (byte)((0xDFFF >> 24) & 0xFF);
    // BG1CNT at 0x00A = 0xDFFF;
    rwmask[10] = (byte)(0xDFFF & 0xFF);
    rwmask[11] = (byte)((0xDFFF >> 8) & 0xFF);
    rwmask[12] = (byte)((0xDFFF >> 16) & 0xFF);
    rwmask[13] = (byte)((0xDFFF >> 24) & 0xFF);
    // BG2CNT at 0x00C = 0xFFFF;
    rwmask[12] = (byte)(0xFFFF & 0xFF);
    rwmask[13] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[14] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[15] = (byte)((0xFFFF >> 24) & 0xFF);
    // BG3CNT at 0x00E = 0xFFFF;
    rwmask[14] = (byte)(0xFFFF & 0xFF);
    rwmask[15] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[16] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[17] = (byte)((0xFFFF >> 24) & 0xFF);
    // BG0HOFS at 0x010 = 0x0;
    rwmask[16] = (byte)(0x0 & 0xFF);
    rwmask[17] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[18] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[19] = (byte)((0x0 >> 24) & 0xFF);
    // BG0VOFS at 0x012 = 0x0;
    rwmask[18] = (byte)(0x0 & 0xFF);
    rwmask[19] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[20] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[21] = (byte)((0x0 >> 24) & 0xFF);
    // BG1HOFS at 0x014 = 0x0;
    rwmask[20] = (byte)(0x0 & 0xFF);
    rwmask[21] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[22] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[23] = (byte)((0x0 >> 24) & 0xFF);
    // BG1VOFS at 0x016 = 0x0;
    rwmask[22] = (byte)(0x0 & 0xFF);
    rwmask[23] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[24] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[25] = (byte)((0x0 >> 24) & 0xFF);
    // BG2HOFS at 0x018 = 0x0;
    rwmask[24] = (byte)(0x0 & 0xFF);
    rwmask[25] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[26] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[27] = (byte)((0x0 >> 24) & 0xFF);
    // BG2VOFS at 0x01A = 0x0;
    rwmask[26] = (byte)(0x0 & 0xFF);
    rwmask[27] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[28] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[29] = (byte)((0x0 >> 24) & 0xFF);
    // BG3HOFS at 0x01C = 0x0;
    rwmask[28] = (byte)(0x0 & 0xFF);
    rwmask[29] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[30] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[31] = (byte)((0x0 >> 24) & 0xFF);
    // BG3VOFS at 0x01E = 0x0;
    rwmask[30] = (byte)(0x0 & 0xFF);
    rwmask[31] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[32] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[33] = (byte)((0x0 >> 24) & 0xFF);
    // BG2RotScaleParDX at 0x020 = 0x0;
    rwmask[32] = (byte)(0x0 & 0xFF);
    rwmask[33] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[34] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[35] = (byte)((0x0 >> 24) & 0xFF);
    // BG2RotScaleParDY at 0x024 = 0x0;
    rwmask[36] = (byte)(0x0 & 0xFF);
    rwmask[37] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[38] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[39] = (byte)((0x0 >> 24) & 0xFF);
    // BG2RefX at 0x028 = 0x0;
    rwmask[40] = (byte)(0x0 & 0xFF);
    rwmask[41] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[42] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[43] = (byte)((0x0 >> 24) & 0xFF);
    // BG2RefY at 0x02C = 0x0;
    rwmask[44] = (byte)(0x0 & 0xFF);
    rwmask[45] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[46] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[47] = (byte)((0x0 >> 24) & 0xFF);
    // BG3RotScaleParDX at 0x030 = 0x0;
    rwmask[48] = (byte)(0x0 & 0xFF);
    rwmask[49] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[50] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[51] = (byte)((0x0 >> 24) & 0xFF);
    // BG3RotScaleParDY at 0x034 = 0x0;
    rwmask[52] = (byte)(0x0 & 0xFF);
    rwmask[53] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[54] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[55] = (byte)((0x0 >> 24) & 0xFF);
    // BG3RefX at 0x038 = 0x0;
    rwmask[56] = (byte)(0x0 & 0xFF);
    rwmask[57] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[58] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[59] = (byte)((0x0 >> 24) & 0xFF);
    // BG3RefY at 0x03C = 0x0;
    rwmask[60] = (byte)(0x0 & 0xFF);
    rwmask[61] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[62] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[63] = (byte)((0x0 >> 24) & 0xFF);
    // WIN0H at 0x040 = 0x0;
    rwmask[64] = (byte)(0x0 & 0xFF);
    rwmask[65] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[66] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[67] = (byte)((0x0 >> 24) & 0xFF);
    // WIN0V at 0x044 = 0x0;
    rwmask[68] = (byte)(0x0 & 0xFF);
    rwmask[69] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[70] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[71] = (byte)((0x0 >> 24) & 0xFF);
    // WININ at 0x048 = 0x3F3F3F3F;
    rwmask[72] = (byte)(0x3F3F3F3F & 0xFF);
    rwmask[73] = (byte)((0x3F3F3F3F >> 8) & 0xFF);
    rwmask[74] = (byte)((0x3F3F3F3F >> 16) & 0xFF);
    rwmask[75] = (byte)((0x3F3F3F3F >> 24) & 0xFF);
    // MOSAIC at 0x04C = 0x0;
    rwmask[76] = (byte)(0x0 & 0xFF);
    rwmask[77] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[78] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[79] = (byte)((0x0 >> 24) & 0xFF);
    // BLDCNT at 0x050 = 0x1F1F3FFF;
    rwmask[80] = (byte)(0x1F1F3FFF & 0xFF);
    rwmask[81] = (byte)((0x1F1F3FFF >> 8) & 0xFF);
    rwmask[82] = (byte)((0x1F1F3FFF >> 16) & 0xFF);
    rwmask[83] = (byte)((0x1F1F3FFF >> 24) & 0xFF);
    // BLDY at 0x054 = 0x0;
    rwmask[84] = (byte)(0x0 & 0xFF);
    rwmask[85] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[86] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[87] = (byte)((0x0 >> 24) & 0xFF);
    // DMA0SAD at 0xB0 = 0xFFFFFFFF;
    rwmask[176] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[177] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[178] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[179] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA0DAD at 0xB4 = 0xFFFFFFFF;
    rwmask[180] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[181] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[182] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[183] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA0CNT_L at 0xB8 = 0xFFFFFFFF;
    rwmask[184] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[185] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[186] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[187] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA1SAD at 0xBC = 0xFFFFFFFF;
    rwmask[188] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[189] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[190] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[191] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA1DAD at 0xC0 = 0xFFFFFFFF;
    rwmask[192] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[193] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[194] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[195] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA1CNT_L at 0xC4 = 0xFFFFFFFF;
    rwmask[196] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[197] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[198] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[199] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA2SAD at 0xC8 = 0xFFFFFFFF;
    rwmask[200] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[201] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[202] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[203] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA2DAD at 0xCC = 0xFFFFFFFF;
    rwmask[204] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[205] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[206] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[207] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA2CNT_L at 0xD0 = 0xFFFFFFFF;
    rwmask[208] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[209] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[210] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[211] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA3SAD at 0xD4 = 0xFFFFFFFF;
    rwmask[212] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[213] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[214] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[215] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA3DAD at 0xD8 = 0xFFFFFFFF;
    rwmask[216] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[217] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[218] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[219] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // DMA3CNT_L at 0xDC = 0xFFFFFFFF;
    rwmask[220] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[221] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[222] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[223] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // TM0CNT_L at 0x100 = 0xFFFFFFFF;
    rwmask[256] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[257] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[258] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[259] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // TM1CNT_L at 0x104 = 0xFFFFFFFF;
    rwmask[260] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[261] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[262] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[263] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // TM2CNT_L at 0x108 = 0xFFFFFFFF;
    rwmask[264] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[265] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[266] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[267] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // TM3CNT_L at 0x10C = 0xFFFFFFFF;
    rwmask[268] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[269] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[270] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[271] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // SIODATA32 at 0x120 = 0xFFFFFFFF;
    rwmask[288] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[289] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[290] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[291] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // SIOMULTI1 at 0x122 = 0xFFFF;
    rwmask[290] = (byte)(0xFFFF & 0xFF);
    rwmask[291] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[292] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[293] = (byte)((0xFFFF >> 24) & 0xFF);
    // SIOMULTI2 at 0x124 = 0xFFFF;
    rwmask[292] = (byte)(0xFFFF & 0xFF);
    rwmask[293] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[294] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[295] = (byte)((0xFFFF >> 24) & 0xFF);
    // SIOMULTI3 at 0x126 = 0xFFFF;
    rwmask[294] = (byte)(0xFFFF & 0xFF);
    rwmask[295] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[296] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[297] = (byte)((0xFFFF >> 24) & 0xFF);
    // SIOCNT at 0x128 = 0xFFFF;
    rwmask[296] = (byte)(0xFFFF & 0xFF);
    rwmask[297] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[298] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[299] = (byte)((0xFFFF >> 24) & 0xFF);
    // SIOMLT_SEND at 0x12A = 0xFFFF;
    rwmask[298] = (byte)(0xFFFF & 0xFF);
    rwmask[299] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[300] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[301] = (byte)((0xFFFF >> 24) & 0xFF);
    // KEYINPUT at 0x130 = 0xFFFFFFFF;
    rwmask[304] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[305] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[306] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[307] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // RCNT at 0x134 = 0xFFFFFF;
    rwmask[308] = (byte)(0xFFFFFF & 0xFF);
    rwmask[309] = (byte)((0xFFFFFF >> 8) & 0xFF);
    rwmask[310] = (byte)((0xFFFFFF >> 16) & 0xFF);
    rwmask[311] = (byte)((0xFFFFFF >> 24) & 0xFF);
    // RTC_reg at 0x138 = 0xFFFF;
    rwmask[312] = (byte)(0xFFFF & 0xFF);
    rwmask[313] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[314] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[315] = (byte)((0xFFFF >> 24) & 0xFF);
    // JOYCNT at 0x140 = 0xFFFF;
    rwmask[320] = (byte)(0xFFFF & 0xFF);
    rwmask[321] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[322] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[323] = (byte)((0xFFFF >> 24) & 0xFF);
    // JOY_RECV at 0x150 = 0xFFFFFFFF;
    rwmask[336] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[337] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[338] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[339] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // JOY_TRANS at 0x154 = 0xFFFFFFFF;
    rwmask[340] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[341] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[342] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[343] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // JOYSTAT at 0x158 = 0xFFFF;
    rwmask[344] = (byte)(0xFFFF & 0xFF);
    rwmask[345] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[346] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[347] = (byte)((0xFFFF >> 24) & 0xFF);
    // IPCSYNC at 0x180 = 0x6F0F;
    rwmask[384] = (byte)(0x6F0F & 0xFF);
    rwmask[385] = (byte)((0x6F0F >> 8) & 0xFF);
    rwmask[386] = (byte)((0x6F0F >> 16) & 0xFF);
    rwmask[387] = (byte)((0x6F0F >> 24) & 0xFF);
    // IPCFIFOCNT at 0x184 = 0xC707;
    rwmask[388] = (byte)(0xC707 & 0xFF);
    rwmask[389] = (byte)((0xC707 >> 8) & 0xFF);
    rwmask[390] = (byte)((0xC707 >> 16) & 0xFF);
    rwmask[391] = (byte)((0xC707 >> 24) & 0xFF);
    // IPCFIFOSEND at 0x188 = 0x0;
    rwmask[392] = (byte)(0x0 & 0xFF);
    rwmask[393] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[394] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[395] = (byte)((0x0 >> 24) & 0xFF);
    // AUXSPICNT at 0x1A0 = 0xFFE0C3;
    rwmask[416] = (byte)(0xFFE0C3 & 0xFF);
    rwmask[417] = (byte)((0xFFE0C3 >> 8) & 0xFF);
    rwmask[418] = (byte)((0xFFE0C3 >> 16) & 0xFF);
    rwmask[419] = (byte)((0xFFE0C3 >> 24) & 0xFF);
    // ROMCTRL at 0x1A4 = 0x7FFFFFFF;
    rwmask[420] = (byte)(0x7FFFFFFF & 0xFF);
    rwmask[421] = (byte)((0x7FFFFFFF >> 8) & 0xFF);
    rwmask[422] = (byte)((0x7FFFFFFF >> 16) & 0xFF);
    rwmask[423] = (byte)((0x7FFFFFFF >> 24) & 0xFF);
    // Gamecard_bus_Command_1 at 0x1A8 = 0x0;
    rwmask[424] = (byte)(0x0 & 0xFF);
    rwmask[425] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[426] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[427] = (byte)((0x0 >> 24) & 0xFF);
    // Gamecard_bus_Command_2 at 0x1AC = 0x0;
    rwmask[428] = (byte)(0x0 & 0xFF);
    rwmask[429] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[430] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[431] = (byte)((0x0 >> 24) & 0xFF);
    // Encryption_Seed_0_Lower at 0x1B0 = 0x0;
    rwmask[432] = (byte)(0x0 & 0xFF);
    rwmask[433] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[434] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[435] = (byte)((0x0 >> 24) & 0xFF);
    // Encryption_Seed_1_Lower at 0x1B4 = 0x0;
    rwmask[436] = (byte)(0x0 & 0xFF);
    rwmask[437] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[438] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[439] = (byte)((0x0 >> 24) & 0xFF);
    // Encryption_Seed_0_Upper at 0x1B8 = 0x0;
    rwmask[440] = (byte)(0x0 & 0xFF);
    rwmask[441] = (byte)((0x0 >> 8) & 0xFF);
    rwmask[442] = (byte)((0x0 >> 16) & 0xFF);
    rwmask[443] = (byte)((0x0 >> 24) & 0xFF);
    // SPICNT at 0x1C0 = 0xFFCF83;
    rwmask[448] = (byte)(0xFFCF83 & 0xFF);
    rwmask[449] = (byte)((0xFFCF83 >> 8) & 0xFF);
    rwmask[450] = (byte)((0xFFCF83 >> 16) & 0xFF);
    rwmask[451] = (byte)((0xFFCF83 >> 24) & 0xFF);
    // EXMEMSTAT at 0x204 = 0x3FFFFFFF;
    rwmask[516] = (byte)(0x3FFFFFFF & 0xFF);
    rwmask[517] = (byte)((0x3FFFFFFF >> 8) & 0xFF);
    rwmask[518] = (byte)((0x3FFFFFFF >> 16) & 0xFF);
    rwmask[519] = (byte)((0x3FFFFFFF >> 24) & 0xFF);
    // IME at 0x208 = 0xFFFFFFFF;
    rwmask[520] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[521] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[522] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[523] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // IE at 0x210 = 0xFFDF3FFF;
    rwmask[528] = (byte)(0xFFDF3FFF & 0xFF);
    rwmask[529] = (byte)((0xFFDF3FFF >> 8) & 0xFF);
    rwmask[530] = (byte)((0xFFDF3FFF >> 16) & 0xFF);
    rwmask[531] = (byte)((0xFFDF3FFF >> 24) & 0xFF);
    // IF at 0x214 = 0x1F3FFF;
    rwmask[532] = (byte)(0x1F3FFF & 0xFF);
    rwmask[533] = (byte)((0x1F3FFF >> 8) & 0xFF);
    rwmask[534] = (byte)((0x1F3FFF >> 16) & 0xFF);
    rwmask[535] = (byte)((0x1F3FFF >> 24) & 0xFF);
    // RAMSTAT at 0x240 = 0x3FF;
    rwmask[576] = (byte)(0x3FF & 0xFF);
    rwmask[577] = (byte)((0x3FF >> 8) & 0xFF);
    rwmask[578] = (byte)((0x3FF >> 16) & 0xFF);
    rwmask[579] = (byte)((0x3FF >> 24) & 0xFF);
    // POSTFLG at 0x300 = 0xC001;
    rwmask[768] = (byte)(0xC001 & 0xFF);
    rwmask[769] = (byte)((0xC001 >> 8) & 0xFF);
    rwmask[770] = (byte)((0xC001 >> 16) & 0xFF);
    rwmask[771] = (byte)((0xC001 >> 24) & 0xFF);
    // POWCNT2 at 0x304 = 0x3;
    rwmask[772] = (byte)(0x3 & 0xFF);
    rwmask[773] = (byte)((0x3 >> 8) & 0xFF);
    rwmask[774] = (byte)((0x3 >> 16) & 0xFF);
    rwmask[775] = (byte)((0x3 >> 24) & 0xFF);
    // BIOSPROT at 0x308 = 0xFFFF;
    rwmask[776] = (byte)(0xFFFF & 0xFF);
    rwmask[777] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[778] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[779] = (byte)((0xFFFF >> 24) & 0xFF);
    // SOUNDREGS at 0x400 = 0xFFFFFFFF;
    rwmask[1024] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[1025] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[1026] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[1027] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
    // SOUNDCNT at 0x500 = 0xBF7F;
    rwmask[1280] = (byte)(0xBF7F & 0xFF);
    rwmask[1281] = (byte)((0xBF7F >> 8) & 0xFF);
    rwmask[1282] = (byte)((0xBF7F >> 16) & 0xFF);
    rwmask[1283] = (byte)((0xBF7F >> 24) & 0xFF);
    // SOUNDBIAS at 0x504 = 0x3FF;
    rwmask[1284] = (byte)(0x3FF & 0xFF);
    rwmask[1285] = (byte)((0x3FF >> 8) & 0xFF);
    rwmask[1286] = (byte)((0x3FF >> 16) & 0xFF);
    rwmask[1287] = (byte)((0x3FF >> 24) & 0xFF);
    // SOUNDCAP at 0x508 = 0x8F8F;
    rwmask[1288] = (byte)(0x8F8F & 0xFF);
    rwmask[1289] = (byte)((0x8F8F >> 8) & 0xFF);
    rwmask[1290] = (byte)((0x8F8F >> 16) & 0xFF);
    rwmask[1291] = (byte)((0x8F8F >> 24) & 0xFF);
    // SNDCAP0DAD at 0x510 = 0x7FFFFFF;
    rwmask[1296] = (byte)(0x7FFFFFF & 0xFF);
    rwmask[1297] = (byte)((0x7FFFFFF >> 8) & 0xFF);
    rwmask[1298] = (byte)((0x7FFFFFF >> 16) & 0xFF);
    rwmask[1299] = (byte)((0x7FFFFFF >> 24) & 0xFF);
    // SNDCAP1DAD at 0x518 = 0x7FFFFFF;
    rwmask[1304] = (byte)(0x7FFFFFF & 0xFF);
    rwmask[1305] = (byte)((0x7FFFFFF >> 8) & 0xFF);
    rwmask[1306] = (byte)((0x7FFFFFF >> 16) & 0xFF);
    rwmask[1307] = (byte)((0x7FFFFFF >> 24) & 0xFF);
    // SNDCAP1LEN at 0x51C = 0xFFFF;
    rwmask[1308] = (byte)(0xFFFF & 0xFF);
    rwmask[1309] = (byte)((0xFFFF >> 8) & 0xFF);
    rwmask[1310] = (byte)((0xFFFF >> 16) & 0xFF);
    rwmask[1311] = (byte)((0xFFFF >> 24) & 0xFF);
    // IPCFIFORECV at 0xFFF = 0xFFFFFFFF;
    rwmask[4095] = (byte)(0xFFFFFFFF & 0xFF);
    rwmask[4096] = (byte)((0xFFFFFFFF >> 8) & 0xFF);
    rwmask[4097] = (byte)((0xFFFFFFFF >> 16) & 0xFF);
    rwmask[4098] = (byte)((0xFFFFFFFF >> 24) & 0xFF);
}
