{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 3.0000"
  ],
  "cts__clock__skew__hold": 0.130054,
  "cts__clock__skew__setup": 0.0706751,
  "cts__cpu__total": 164.66,
  "cts__design__core__area": 1795040.0,
  "cts__design__die__area": 1820700.0,
  "cts__design__instance__area": 519321,
  "cts__design__instance__area__cover": 0,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__padcells": 0,
  "cts__design__instance__area__stdcell": 519321,
  "cts__design__instance__count": 18950,
  "cts__design__instance__count__cover": 0,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__padcells": 0,
  "cts__design__instance__count__setup_buffer": 563,
  "cts__design__instance__count__stdcell": 18950,
  "cts__design__instance__displacement__max": 26.805,
  "cts__design__instance__displacement__mean": 0.473,
  "cts__design__instance__displacement__total": 8964.3,
  "cts__design__instance__utilization": 0.289308,
  "cts__design__instance__utilization__stdcell": 0.289308,
  "cts__design__io": 388,
  "cts__design__rows": 447,
  "cts__design__rows:GF018hv5v_green_sc9": 149,
  "cts__design__rows:GF018hv5v_mcu_sc7": 149,
  "cts__design__rows:sc9sc7": 149,
  "cts__design__sites": 1073247,
  "cts__design__sites:GF018hv5v_green_sc9": 357749,
  "cts__design__sites:GF018hv5v_mcu_sc7": 357749,
  "cts__design__sites:sc9sc7": 357749,
  "cts__design__violations": 0,
  "cts__flow__errors__count": 0,
  "cts__flow__warnings__count": 1,
  "cts__mem__peak": 1158912.0,
  "cts__power__internal__total": 4.6212,
  "cts__power__leakage__total": 3.75017e-06,
  "cts__power__switching__total": 4.91592,
  "cts__power__total": 9.53712,
  "cts__route__wirelength__estimated": 1329240.0,
  "cts__runtime__total": "2:45.83",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap_limit": 0.0981326,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew_limit": 0.0290726,
  "cts__timing__drv__setup_violation_count": 270,
  "cts__timing__setup__tns": -187.944,
  "cts__timing__setup__ws": -1.17615,
  "design__io__hpwl": 347479184,
  "detailedplace__cpu__total": 12.36,
  "detailedplace__design__core__area": 1795040.0,
  "detailedplace__design__die__area": 1820700.0,
  "detailedplace__design__instance__area": 486019,
  "detailedplace__design__instance__area__cover": 0,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__padcells": 0,
  "detailedplace__design__instance__area__stdcell": 486019,
  "detailedplace__design__instance__count": 18318,
  "detailedplace__design__instance__count__cover": 0,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__padcells": 0,
  "detailedplace__design__instance__count__stdcell": 18318,
  "detailedplace__design__instance__displacement__max": 49.84,
  "detailedplace__design__instance__displacement__mean": 4.1155,
  "detailedplace__design__instance__displacement__total": 75390.9,
  "detailedplace__design__instance__utilization": 0.270757,
  "detailedplace__design__instance__utilization__stdcell": 0.270757,
  "detailedplace__design__io": 388,
  "detailedplace__design__rows": 447,
  "detailedplace__design__rows:GF018hv5v_green_sc9": 149,
  "detailedplace__design__rows:GF018hv5v_mcu_sc7": 149,
  "detailedplace__design__rows:sc9sc7": 149,
  "detailedplace__design__sites": 1073247,
  "detailedplace__design__sites:GF018hv5v_green_sc9": 357749,
  "detailedplace__design__sites:GF018hv5v_mcu_sc7": 357749,
  "detailedplace__design__sites:sc9sc7": 357749,
  "detailedplace__design__violations": 0,
  "detailedplace__flow__errors__count": 0,
  "detailedplace__flow__warnings__count": 0,
  "detailedplace__mem__peak": 381560.0,
  "detailedplace__power__internal__total": 4.50011,
  "detailedplace__power__leakage__total": 3.5261e-06,
  "detailedplace__power__switching__total": 4.67098,
  "detailedplace__power__total": 9.1711,
  "detailedplace__route__wirelength__estimated": 1292860.0,
  "detailedplace__runtime__total": "0:12.63",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 3,
  "detailedplace__timing__drv__max_cap_limit": -0.134628,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 46,
  "detailedplace__timing__drv__max_slew_limit": -0.21781,
  "detailedplace__timing__drv__setup_violation_count": 348,
  "detailedplace__timing__setup__tns": -882.16,
  "detailedplace__timing__setup__ws": -5.77802,
  "detailedroute__antenna__violating__nets": 0,
  "detailedroute__antenna__violating__pins": 0,
  "detailedroute__antenna_diodes_count": 2,
  "detailedroute__flow__errors__count": 0,
  "detailedroute__flow__warnings__count": 8,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:0": 10,
  "detailedroute__route__drc_errors__iter:1": 3,
  "detailedroute__route__drc_errors__iter:10": 1,
  "detailedroute__route__drc_errors__iter:15": 1,
  "detailedroute__route__drc_errors__iter:17": 1,
  "detailedroute__route__drc_errors__iter:18": 1,
  "detailedroute__route__drc_errors__iter:2": 0,
  "detailedroute__route__drc_errors__iter:20": 1,
  "detailedroute__route__drc_errors__iter:23": 0,
  "detailedroute__route__drc_errors__iter:3": 30,
  "detailedroute__route__drc_errors__iter:4": 3,
  "detailedroute__route__drc_errors__iter:5": 1,
  "detailedroute__route__drc_errors__iter:6": 1,
  "detailedroute__route__net": 18212,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 123724,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 123724,
  "detailedroute__route__wirelength": 1578448,
  "detailedroute__route__wirelength__iter:0": 1578428,
  "detailedroute__route__wirelength__iter:1": 1578471,
  "detailedroute__route__wirelength__iter:10": 1578423,
  "detailedroute__route__wirelength__iter:15": 1578423,
  "detailedroute__route__wirelength__iter:17": 1578408,
  "detailedroute__route__wirelength__iter:18": 1578408,
  "detailedroute__route__wirelength__iter:2": 1578448,
  "detailedroute__route__wirelength__iter:20": 1578408,
  "detailedroute__route__wirelength__iter:23": 1578406,
  "detailedroute__route__wirelength__iter:3": 1578424,
  "detailedroute__route__wirelength__iter:4": 1578425,
  "detailedroute__route__wirelength__iter:5": 1578423,
  "detailedroute__route__wirelength__iter:6": 1578423,
  "finish__clock__skew__hold": 0.147554,
  "finish__clock__skew__setup": 0.0745468,
  "finish__cpu__total": 23.85,
  "finish__design__core__area": 1795040.0,
  "finish__design__die__area": 1820700.0,
  "finish__design__instance__area": 526754,
  "finish__design__instance__area__class:antenna_cell": 11.2896,
  "finish__design__instance__area__class:buffer": 40478.9,
  "finish__design__instance__area__class:clock_buffer": 7372.74,
  "finish__design__instance__area__class:clock_inverter": 928.256,
  "finish__design__instance__area__class:inverter": 24340.4,
  "finish__design__instance__area__class:multi_input_combinational_cell": 371638,
  "finish__design__instance__area__class:sequential_cell": 46074.4,
  "finish__design__instance__area__class:timing_repair_buffer": 28277.9,
  "finish__design__instance__area__class:timing_repair_inverter": 28.224,
  "finish__design__instance__area__cover": 0,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__padcells": 0,
  "finish__design__instance__area__stdcell": 526754,
  "finish__design__instance__count": 19055,
  "finish__design__instance__count__class:antenna_cell": 2,
  "finish__design__instance__count__class:buffer": 837,
  "finish__design__instance__count__class:clock_buffer": 47,
  "finish__design__instance__count__class:clock_inverter": 19,
  "finish__design__instance__count__class:inverter": 1239,
  "finish__design__instance__count__class:multi_input_combinational_cell": 13916,
  "finish__design__instance__count__class:sequential_cell": 562,
  "finish__design__instance__count__class:timing_repair_buffer": 1085,
  "finish__design__instance__count__class:timing_repair_inverter": 1,
  "finish__design__instance__count__cover": 0,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__padcells": 0,
  "finish__design__instance__count__stdcell": 19055,
  "finish__design__instance__utilization": 0.293449,
  "finish__design__instance__utilization__stdcell": 0.293449,
  "finish__design__io": 388,
  "finish__design__rows": 447,
  "finish__design__rows:GF018hv5v_green_sc9": 149,
  "finish__design__rows:GF018hv5v_mcu_sc7": 149,
  "finish__design__rows:sc9sc7": 149,
  "finish__design__sites": 1073247,
  "finish__design__sites:GF018hv5v_green_sc9": 357749,
  "finish__design__sites:GF018hv5v_mcu_sc7": 357749,
  "finish__design__sites:sc9sc7": 357749,
  "finish__flow__errors__count": 0,
  "finish__flow__warnings__count": 1,
  "finish__mem__peak": 462440.0,
  "finish__power__internal__total": 4.68509,
  "finish__power__leakage__total": 3.79463e-06,
  "finish__power__switching__total": 5.28503,
  "finish__power__total": 9.97012,
  "finish__runtime__total": "0:24.34",
  "finish__timing__drv__hold_violation_count": 1,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.228411,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.194987,
  "finish__timing__drv__setup_violation_count": 171,
  "finish__timing__setup__tns": -185.177,
  "finish__timing__setup__ws": -1.52533,
  "finish__timing__wns_percent_delay": -29.990759,
  "finish_merge__cpu__total": 39.11,
  "finish_merge__mem__peak": 529692.0,
  "finish_merge__runtime__total": "0:39.50",
  "floorplan__cpu__total": 77.58,
  "floorplan__design__core__area": 1795040.0,
  "floorplan__design__die__area": 1820700.0,
  "floorplan__design__instance__area": 562802,
  "floorplan__design__instance__area__cover": 0,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__padcells": 0,
  "floorplan__design__instance__area__stdcell": 562802,
  "floorplan__design__instance__count": 16584,
  "floorplan__design__instance__count__cover": 0,
  "floorplan__design__instance__count__hold_buffer": 0,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__padcells": 0,
  "floorplan__design__instance__count__setup_buffer": 9,
  "floorplan__design__instance__count__stdcell": 16584,
  "floorplan__design__instance__utilization": 0.313531,
  "floorplan__design__instance__utilization__stdcell": 0.313531,
  "floorplan__design__io": 388,
  "floorplan__design__rows": 447,
  "floorplan__design__rows:GF018hv5v_green_sc9": 149,
  "floorplan__design__rows:GF018hv5v_mcu_sc7": 149,
  "floorplan__design__rows:sc9sc7": 149,
  "floorplan__design__sites": 1073247,
  "floorplan__design__sites:GF018hv5v_green_sc9": 357749,
  "floorplan__design__sites:GF018hv5v_mcu_sc7": 357749,
  "floorplan__design__sites:sc9sc7": 357749,
  "floorplan__flow__errors__count": 0,
  "floorplan__flow__warnings__count": 22874,
  "floorplan__mem__peak": 236188.0,
  "floorplan__power__internal__total": 5.40535,
  "floorplan__power__leakage__total": 3.58245e-06,
  "floorplan__power__switching__total": 4.22602,
  "floorplan__power__total": 9.63138,
  "floorplan__runtime__total": "1:17.77",
  "floorplan__timing__setup__tns": -69.4191,
  "floorplan__timing__setup__ws": -0.640227,
  "floorplan_io__cpu__total": 2.0,
  "floorplan_io__mem__peak": 197788.0,
  "floorplan_io__runtime__total": "0:02.15",
  "floorplan_macro__cpu__total": 1.91,
  "floorplan_macro__mem__peak": 196260.0,
  "floorplan_macro__runtime__total": "0:02.07",
  "floorplan_pdn__cpu__total": 4.17,
  "floorplan_pdn__mem__peak": 217292.0,
  "floorplan_pdn__runtime__total": "0:04.36",
  "floorplan_tap__cpu__total": 1.96,
  "floorplan_tap__mem__peak": 187136.0,
  "floorplan_tap__runtime__total": "0:02.09",
  "flow__errors__count": 0,
  "flow__warnings__count": 0,
  "globalplace__cpu__total": 589.56,
  "globalplace__design__core__area": 1795040.0,
  "globalplace__design__die__area": 1820700.0,
  "globalplace__design__instance__area": 515023,
  "globalplace__design__instance__area__cover": 0,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__padcells": 0,
  "globalplace__design__instance__area__stdcell": 515023,
  "globalplace__design__instance__count": 17931,
  "globalplace__design__instance__count__cover": 0,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__padcells": 0,
  "globalplace__design__instance__count__stdcell": 17931,
  "globalplace__design__instance__utilization": 0.286914,
  "globalplace__design__instance__utilization__stdcell": 0.286914,
  "globalplace__design__io": 388,
  "globalplace__design__rows": 447,
  "globalplace__design__rows:GF018hv5v_green_sc9": 149,
  "globalplace__design__rows:GF018hv5v_mcu_sc7": 149,
  "globalplace__design__rows:sc9sc7": 149,
  "globalplace__design__sites": 1073247,
  "globalplace__design__sites:GF018hv5v_green_sc9": 357749,
  "globalplace__design__sites:GF018hv5v_mcu_sc7": 357749,
  "globalplace__design__sites:sc9sc7": 357749,
  "globalplace__flow__errors__count": 0,
  "globalplace__flow__warnings__count": 0,
  "globalplace__mem__peak": 1011248.0,
  "globalplace__power__internal__total": 4.50097,
  "globalplace__power__leakage__total": 3.84806e-06,
  "globalplace__power__switching__total": 4.97073,
  "globalplace__power__total": 9.47171,
  "globalplace__runtime__total": "1:09.66",
  "globalplace__timing__setup__tns": -219.614,
  "globalplace__timing__setup__ws": -1.62901,
  "globalplace_io__cpu__total": 2.12,
  "globalplace_io__mem__peak": 215704.0,
  "globalplace_io__runtime__total": "0:02.32",
  "globalplace_skip_io__cpu__total": 670.45,
  "globalplace_skip_io__mem__peak": 239556.0,
  "globalplace_skip_io__runtime__total": "0:23.98",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__antenna_diodes_count": 0,
  "globalroute__clock__skew__hold": 0.13535,
  "globalroute__clock__skew__setup": 0.0733582,
  "globalroute__cpu__total": 384.49,
  "globalroute__design__core__area": 1795040.0,
  "globalroute__design__die__area": 1820700.0,
  "globalroute__design__instance__area": 526743,
  "globalroute__design__instance__area__cover": 0,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__padcells": 0,
  "globalroute__design__instance__area__stdcell": 526743,
  "globalroute__design__instance__count": 19053,
  "globalroute__design__instance__count__cover": 0,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__padcells": 0,
  "globalroute__design__instance__count__setup_buffer": 102,
  "globalroute__design__instance__count__stdcell": 19053,
  "globalroute__design__instance__displacement__max": 28.56,
  "globalroute__design__instance__displacement__mean": 0.1925,
  "globalroute__design__instance__displacement__total": 3672.48,
  "globalroute__design__instance__utilization": 0.293443,
  "globalroute__design__instance__utilization__stdcell": 0.293443,
  "globalroute__design__io": 388,
  "globalroute__design__rows": 447,
  "globalroute__design__rows:GF018hv5v_green_sc9": 149,
  "globalroute__design__rows:GF018hv5v_mcu_sc7": 149,
  "globalroute__design__rows:sc9sc7": 149,
  "globalroute__design__sites": 1073247,
  "globalroute__design__sites:GF018hv5v_green_sc9": 357749,
  "globalroute__design__sites:GF018hv5v_mcu_sc7": 357749,
  "globalroute__design__sites:sc9sc7": 357749,
  "globalroute__design__violations": 0,
  "globalroute__flow__errors__count": 0,
  "globalroute__flow__warnings__count": 9,
  "globalroute__mem__peak": 1385988.0,
  "globalroute__power__internal__total": 4.6768,
  "globalroute__power__leakage__total": 3.79433e-06,
  "globalroute__power__switching__total": 5.3641,
  "globalroute__power__total": 10.0409,
  "globalroute__route__net": 18109,
  "globalroute__route__net__special": 2,
  "globalroute__route__wirelength__estimated": 1334550.0,
  "globalroute__runtime__total": "1:44.21",
  "globalroute__timing__clock__slack": -1.499,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.686998,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.23552,
  "globalroute__timing__drv__setup_violation_count": 171,
  "globalroute__timing__setup__tns": -190.612,
  "globalroute__timing__setup__ws": -1.49908,
  "placeopt__cpu__total": 14.0,
  "placeopt__design__core__area": 1795040.0,
  "placeopt__design__die__area": 1820700.0,
  "placeopt__design__instance__area": 524310,
  "placeopt__design__instance__area__cover": 0,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__padcells": 0,
  "placeopt__design__instance__area__stdcell": 524310,
  "placeopt__design__instance__count": 18318,
  "placeopt__design__instance__count__cover": 0,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__padcells": 0,
  "placeopt__design__instance__count__stdcell": 18318,
  "placeopt__design__instance__utilization": 0.292088,
  "placeopt__design__instance__utilization__stdcell": 0.292088,
  "placeopt__design__io": 388,
  "placeopt__design__rows": 447,
  "placeopt__design__rows:GF018hv5v_green_sc9": 149,
  "placeopt__design__rows:GF018hv5v_mcu_sc7": 149,
  "placeopt__design__rows:sc9sc7": 149,
  "placeopt__design__sites": 1073247,
  "placeopt__design__sites:GF018hv5v_green_sc9": 357749,
  "placeopt__design__sites:GF018hv5v_mcu_sc7": 357749,
  "placeopt__design__sites:sc9sc7": 357749,
  "placeopt__flow__errors__count": 0,
  "placeopt__flow__warnings__count": 0,
  "placeopt__mem__peak": 877288.0,
  "placeopt__power__internal__total": 4.52652,
  "placeopt__power__leakage__total": 3.91984e-06,
  "placeopt__power__switching__total": 4.9869,
  "placeopt__power__total": 9.51342,
  "placeopt__runtime__total": "0:14.80",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.918418,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.691692,
  "placeopt__timing__drv__setup_violation_count": 163,
  "placeopt__timing__setup__tns": -221.768,
  "placeopt__timing__setup__ws": -1.65358,
  "run__flow__design": "aes-hybrid",
  "run__flow__generate_date": "2025-02-04 00:17",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-18763-g357ef5e4a",
  "run__flow__platform": "gf180",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "N/A",
  "run__flow__scripts_commit": "not a git repo",
  "run__flow__uuid": "3d5796c6-d24b-45f9-b106-5bb82d7edd2d",
  "run__flow__variant": "base",
  "synth__cpu__total": 26.36,
  "synth__design__instance__area__stdcell": 542978.9568,
  "synth__design__instance__count__stdcell": 16498.0,
  "synth__mem__peak": 336404.0,
  "synth__runtime__total": "0:26.89",
  "total_time": "0:09:32.600000"
}