# Labs using iverilog and gtkwave
## Introduction to lab
- Make new directory `mkdie VSD`
- `git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git`
- This should create a folder `sky130RTLDesignAndSynthesisWorkshop` in `VDS` directory
- You could see two folders under `sky130RTLDesignAndSynthesisWorkshop`
   1. my_lib: It contains all the standard cell libraries and verilog module
   2. verilog_files: It contains all the source code and testbench required for the lab
  
![image](https://github.com/RohithNagesh/pes_asic_class/assets/103078929/eff9cd5c-8777-4fd1-9c44-7049a8888f69)

![image](https://github.com/RohithNagesh/pes_asic_class/assets/103078929/7b5ecd53-ea8c-455c-97cd-494186205d38)
