{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 00:59:52 2015 " "Info: Processing started: Tue Nov 17 00:59:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk66 " "Info: Assuming node \"clk66\" is an undefined clock" {  } { { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk66" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 1 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CONTADOR_30SEG:TIMER\|clk1s " "Info: Detected ripple clock \"CONTADOR_30SEG:TIMER\|clk1s\" as buffer" {  } { { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CONTADORES_RELATED.vhd" 18 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CONTADOR_30SEG:TIMER\|clk1s" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk " "Info: Detected ripple clock \"DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk\" as buffer" {  } { { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk66 register FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[13\] register FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B 43.62 MHz 22.925 ns Internal " "Info: Clock \"clk66\" has Internal fmax of 43.62 MHz between source register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[13\]\" and destination register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B\" (period= 22.925 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.216 ns + Longest register register " "Info: + Longest register to register delay is 22.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[13\] 1 REG LC_X2_Y4_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N4; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[13\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.468 ns) + CELL(0.978 ns) 3.446 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~17 2 COMB LC_X2_Y5_N7 2 " "Info: 2: + IC(2.468 ns) + CELL(0.978 ns) = 3.446 ns; Loc. = LC_X2_Y5_N7; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.569 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~22 3 COMB LC_X2_Y5_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.569 ns; Loc. = LC_X2_Y5_N8; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.968 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~27 4 COMB LC_X2_Y5_N9 6 " "Info: 4: + IC(0.000 ns) + CELL(0.399 ns) = 3.968 ns; Loc. = LC_X2_Y5_N9; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.202 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~50 5 COMB LC_X3_Y5_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(1.234 ns) = 5.202 ns; Loc. = LC_X3_Y5_N4; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~50'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~50 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.849 ns) + CELL(0.200 ns) 8.251 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[12\]~3 6 COMB LC_X3_Y4_N5 1 " "Info: 6: + IC(2.849 ns) + CELL(0.200 ns) = 8.251 ns; Loc. = LC_X3_Y4_N5; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[12\]~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.049 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~50 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~3 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 9.532 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[12\]~5 7 COMB LC_X3_Y4_N4 2 " "Info: 7: + IC(0.770 ns) + CELL(0.511 ns) = 9.532 ns; Loc. = LC_X3_Y4_N4; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[12\]~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~3 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~5 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.511 ns) 10.811 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle3~3 8 COMB LC_X3_Y4_N7 12 " "Info: 8: + IC(0.768 ns) + CELL(0.511 ns) = 10.811 ns; Loc. = LC_X3_Y4_N7; Fanout = 12; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle3~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~5 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~3 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.511 ns) 12.151 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan2~0 9 COMB LC_X3_Y4_N1 4 " "Info: 9: + IC(0.829 ns) + CELL(0.511 ns) = 12.151 ns; Loc. = LC_X3_Y4_N1; Fanout = 4; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~3 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~0 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.511 ns) 14.812 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan2~1 10 COMB LC_X4_Y7_N7 12 " "Info: 10: + IC(2.150 ns) + CELL(0.511 ns) = 14.812 ns; Loc. = LC_X4_Y7_N7; Fanout = 12; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan2~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~1 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.020 ns) + CELL(0.914 ns) 17.746 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B~4 11 COMB LC_X3_Y6_N5 1 " "Info: 11: + IC(2.020 ns) + CELL(0.914 ns) = 17.746 ns; Loc. = LC_X3_Y6_N5; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~1 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.511 ns) 19.028 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B~5 12 COMB LC_X3_Y6_N2 3 " "Info: 12: + IC(0.771 ns) + CELL(0.511 ns) = 19.028 ns; Loc. = LC_X3_Y6_N2; Fanout = 3; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~5 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.384 ns) + CELL(0.804 ns) 22.216 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B 13 REG LC_X1_Y7_N4 2 " "Info: 13: + IC(2.384 ns) + CELL(0.804 ns) = 22.216 ns; Loc. = LC_X1_Y7_N4; Fanout = 2; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~5 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.207 ns ( 32.44 % ) " "Info: Total cell delay = 7.207 ns ( 32.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.009 ns ( 67.56 % ) " "Info: Total interconnect delay = 15.009 ns ( 67.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "22.216 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~50 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~3 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~5 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~3 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~1 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~5 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "22.216 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~50 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~3 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~5 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~3 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~0 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~1 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~5 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B {} } { 0.000ns 2.468ns 0.000ns 0.000ns 0.000ns 2.849ns 0.770ns 0.768ns 0.829ns 2.150ns 2.020ns 0.771ns 2.384ns } { 0.000ns 0.978ns 0.123ns 0.399ns 1.234ns 0.200ns 0.511ns 0.511ns 0.511ns 0.511ns 0.914ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 428 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 428; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B 2 REG LC_X1_Y7_N4 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N4; Fanout = 2; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk66\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 428 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 428; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[13\] 2 REG LC_X2_Y4_N4 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y4_N4; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[13\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "22.216 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~50 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~3 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~5 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~3 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~1 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~5 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "22.216 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~50 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~3 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12]~5 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~3 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~0 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~1 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~5 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B {} } { 0.000ns 2.468ns 0.000ns 0.000ns 0.000ns 2.849ns 0.770ns 0.768ns 0.829ns 2.150ns 2.020ns 0.771ns 2.384ns } { 0.000ns 0.978ns 0.123ns 0.399ns 1.234ns 0.200ns 0.511ns 0.511ns 0.511ns 0.511ns 0.914ns 0.511ns 0.804ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk66 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk66\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg CONTADOR_30SEG:TIMER\|a2\[0\] clk66 792 ps " "Info: Found hold time violation between source  pin or register \"MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg\" and destination pin or register \"CONTADOR_30SEG:TIMER\|a2\[0\]\" for clock \"clk66\" (Hold time is 792 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.164 ns + Largest " "Info: + Largest clock skew is 5.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 8.983 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to destination register is 8.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 428 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 428; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CONTADOR_30SEG:TIMER\|clk1s 2 REG LC_X12_Y1_N1 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y1_N1; Fanout = 8; REG Node = 'CONTADOR_30SEG:TIMER\|clk1s'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CONTADORES_RELATED.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.870 ns) + CELL(0.918 ns) 8.983 ns CONTADOR_30SEG:TIMER\|a2\[0\] 3 REG LC_X6_Y8_N3 11 " "Info: 3: + IC(3.870 ns) + CELL(0.918 ns) = 8.983 ns; Loc. = LC_X6_Y8_N3; Fanout = 11; REG Node = 'CONTADOR_30SEG:TIMER\|a2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.57 % ) " "Info: Total cell delay = 3.375 ns ( 37.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.608 ns ( 62.43 % ) " "Info: Total interconnect delay = 5.608 ns ( 62.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.983 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.983 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.000ns 1.738ns 3.870ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk66\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 428 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 428; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg 2 REG LC_X1_Y9_N4 8 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y9_N4; Fanout = 8; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "MONITORADOR.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.983 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.983 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.000ns 1.738ns 3.870ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "MONITORADOR.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.217 ns - Shortest register register " "Info: - Shortest register to register delay is 4.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg 1 REG LC_X1_Y9_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N4; Fanout = 8; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "MONITORADOR.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.413 ns) + CELL(0.804 ns) 4.217 ns CONTADOR_30SEG:TIMER\|a2\[0\] 2 REG LC_X6_Y8_N3 11 " "Info: 2: + IC(3.413 ns) + CELL(0.804 ns) = 4.217 ns; Loc. = LC_X6_Y8_N3; Fanout = 11; REG Node = 'CONTADOR_30SEG:TIMER\|a2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 19.07 % ) " "Info: Total cell delay = 0.804 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.413 ns ( 80.93 % ) " "Info: Total interconnect delay = 3.413 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 3.413ns } { 0.000ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.983 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.983 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.000ns 1.738ns 3.870ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 3.413ns } { 0.000ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\] botao4 clk66 1.900 ns register " "Info: tsu for register \"FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\]\" (data pin = \"botao4\", clock pin = \"clk66\") is 1.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.386 ns + Longest pin register " "Info: + Longest pin to register delay is 5.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns botao4 1 PIN PIN_G3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_G3; Fanout = 1; PIN Node = 'botao4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botao4 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.071 ns) + CELL(1.183 ns) 5.386 ns FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\] 2 REG LC_X2_Y9_N6 3 " "Info: 2: + IC(3.071 ns) + CELL(1.183 ns) = 5.386 ns; Loc. = LC_X2_Y9_N6; Fanout = 3; REG Node = 'FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.254 ns" { botao4 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 42.98 % ) " "Info: Total cell delay = 2.315 ns ( 42.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.071 ns ( 57.02 % ) " "Info: Total interconnect delay = 3.071 ns ( 57.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.386 ns" { botao4 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.386 ns" { botao4 {} botao4~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 3.071ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 428 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 428; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\] 2 REG LC_X2_Y9_N6 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y9_N6; Fanout = 3; REG Node = 'FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.386 ns" { botao4 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.386 ns" { botao4 {} botao4~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 3.071ns } { 0.000ns 1.132ns 1.183ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk66 sens\[4\] PULSO_24:PUL_24\|sensor_data\[4\] 13.079 ns register " "Info: tco from clock \"clk66\" to destination pin \"sens\[4\]\" through register \"PULSO_24:PUL_24\|sensor_data\[4\]\" is 13.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 8.152 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to source register is 8.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 428 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 428; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk 2 REG LC_X12_Y3_N1 76 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N1; Fanout = 76; REG Node = 'DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk } "NODE_NAME" } } { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.039 ns) + CELL(0.918 ns) 8.152 ns PULSO_24:PUL_24\|sensor_data\[4\] 3 REG LC_X6_Y7_N0 4 " "Info: 3: + IC(3.039 ns) + CELL(0.918 ns) = 8.152 ns; Loc. = LC_X6_Y7_N0; Fanout = 4; REG Node = 'PULSO_24:PUL_24\|sensor_data\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.957 ns" { DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk PULSO_24:PUL_24|sensor_data[4] } "NODE_NAME" } } { "PULSOS_24.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/PULSOS_24.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.40 % ) " "Info: Total cell delay = 3.375 ns ( 41.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.777 ns ( 58.60 % ) " "Info: Total interconnect delay = 4.777 ns ( 58.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk PULSO_24:PUL_24|sensor_data[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk {} PULSO_24:PUL_24|sensor_data[4] {} } { 0.000ns 0.000ns 1.738ns 3.039ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "PULSOS_24.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/PULSOS_24.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.551 ns + Longest register pin " "Info: + Longest register to pin delay is 4.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PULSO_24:PUL_24\|sensor_data\[4\] 1 REG LC_X6_Y7_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y7_N0; Fanout = 4; REG Node = 'PULSO_24:PUL_24\|sensor_data\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSO_24:PUL_24|sensor_data[4] } "NODE_NAME" } } { "PULSOS_24.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/PULSOS_24.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(2.322 ns) 4.551 ns sens\[4\] 2 PIN PIN_B6 0 " "Info: 2: + IC(2.229 ns) + CELL(2.322 ns) = 4.551 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'sens\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.551 ns" { PULSO_24:PUL_24|sensor_data[4] sens[4] } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.02 % ) " "Info: Total cell delay = 2.322 ns ( 51.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.229 ns ( 48.98 % ) " "Info: Total interconnect delay = 2.229 ns ( 48.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.551 ns" { PULSO_24:PUL_24|sensor_data[4] sens[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.551 ns" { PULSO_24:PUL_24|sensor_data[4] {} sens[4] {} } { 0.000ns 2.229ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk PULSO_24:PUL_24|sensor_data[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk {} PULSO_24:PUL_24|sensor_data[4] {} } { 0.000ns 0.000ns 1.738ns 3.039ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.551 ns" { PULSO_24:PUL_24|sensor_data[4] sens[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.551 ns" { PULSO_24:PUL_24|sensor_data[4] {} sens[4] {} } { 0.000ns 2.229ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC_INTERFACE:ADC\|SR_CAPTURE\[1\] ADC_SSTRB clk66 2.369 ns register " "Info: th for register \"ADC_INTERFACE:ADC\|SR_CAPTURE\[1\]\" (data pin = \"ADC_SSTRB\", clock pin = \"clk66\") is 2.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 8.152 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to destination register is 8.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 428 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 428; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk 2 REG LC_X12_Y3_N1 76 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N1; Fanout = 76; REG Node = 'DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk } "NODE_NAME" } } { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.039 ns) + CELL(0.918 ns) 8.152 ns ADC_INTERFACE:ADC\|SR_CAPTURE\[1\] 3 REG LC_X14_Y10_N4 1 " "Info: 3: + IC(3.039 ns) + CELL(0.918 ns) = 8.152 ns; Loc. = LC_X14_Y10_N4; Fanout = 1; REG Node = 'ADC_INTERFACE:ADC\|SR_CAPTURE\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.957 ns" { DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.40 % ) " "Info: Total cell delay = 3.375 ns ( 41.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.777 ns ( 58.60 % ) " "Info: Total interconnect delay = 4.777 ns ( 58.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk {} ADC_INTERFACE:ADC|SR_CAPTURE[1] {} } { 0.000ns 0.000ns 1.738ns 3.039ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.004 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_SSTRB 1 PIN PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A12; Fanout = 2; PIN Node = 'ADC_SSTRB'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_SSTRB } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.591 ns) 6.004 ns ADC_INTERFACE:ADC\|SR_CAPTURE\[1\] 2 REG LC_X14_Y10_N4 1 " "Info: 2: + IC(4.281 ns) + CELL(0.591 ns) = 6.004 ns; Loc. = LC_X14_Y10_N4; Fanout = 1; REG Node = 'ADC_INTERFACE:ADC\|SR_CAPTURE\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 28.70 % ) " "Info: Total cell delay = 1.723 ns ( 28.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.281 ns ( 71.30 % ) " "Info: Total interconnect delay = 4.281 ns ( 71.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} ADC_INTERFACE:ADC|SR_CAPTURE[1] {} } { 0.000ns 0.000ns 4.281ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk {} ADC_INTERFACE:ADC|SR_CAPTURE[1] {} } { 0.000ns 0.000ns 1.738ns 3.039ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} ADC_INTERFACE:ADC|SR_CAPTURE[1] {} } { 0.000ns 0.000ns 4.281ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/TOP_ENTITY.tan.smsg " "Info: Generated suppressed messages file C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/TOP_ENTITY.tan.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 01:00:05 2015 " "Info: Processing ended: Tue Nov 17 01:00:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
