// Seed: 2667531267
`resetall
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output logic id_4,
    output wand id_5,
    output id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input id_10,
    output id_11,
    input id_12,
    input id_13,
    input logic id_14,
    output id_15,
    output id_16,
    output id_17
);
  assign id_5[1] = 1'b0;
endmodule
`timescale 1ps / 1 ps `default_nettype wire
