#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  9 22:18:04 2018
# Process ID: 7245
# Current directory: /home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.runs/impl_1
# Command line: vivado -log base_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source base_wrapper.tcl -notrace
# Log file: /home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.runs/impl_1/base_wrapper.vdi
# Journal file: /home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xbili/Code/FPGA/deep-learning-fpga/src/hls/mnist_edpa/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top base_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0.dcp' for cell 'base_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_axis_dwidth_converter_0_0/base_axis_dwidth_converter_0_0.dcp' for cell 'base_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_mnist_edp_0_0/base_mnist_edp_0_0.dcp' for cell 'base_i/mnist_edp_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.dcp' for cell 'base_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_rst_ps7_0_50M_0/base_rst_ps7_0_50M_0.dcp' for cell 'base_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0.dcp' for cell 'base_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0.dcp' for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0.dcp' for cell 'base_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1.dcp' for cell 'base_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1.dcp' for cell 'base_i/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2448 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.449970 which will be rounded to 0.450 to ensure it is an integer multiple of 1 picosecond [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0.xdc] for cell 'base_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0.xdc] for cell 'base_i/axi_dma_0/U0'
Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_rst_ps7_0_50M_0/base_rst_ps7_0_50M_0_board.xdc] for cell 'base_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_rst_ps7_0_50M_0/base_rst_ps7_0_50M_0_board.xdc] for cell 'base_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_rst_ps7_0_50M_0/base_rst_ps7_0_50M_0.xdc] for cell 'base_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_rst_ps7_0_50M_0/base_rst_ps7_0_50M_0.xdc] for cell 'base_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0.dcp'
Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0_clocks.xdc] for cell 'base_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0_clocks.xdc] for cell 'base_i/axi_dma_0/U0'
Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_clocks.xdc] for cell 'base_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_clocks.xdc] for cell 'base_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_clocks.xdc] for cell 'base_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_clocks.xdc] for cell 'base_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2119.246 ; gain = 524.508 ; free physical = 1160 ; free virtual = 7348
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 2119.254 ; gain = 934.891 ; free physical = 1250 ; free virtual = 7408
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2151.262 ; gain = 32.008 ; free physical = 1106 ; free virtual = 7281
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dcd749aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2159.262 ; gain = 0.000 ; free physical = 1072 ; free virtual = 7243
INFO: [Opt 31-389] Phase Retarget created 24 cells and removed 165 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 25 load pin(s).
Phase 2 Constant propagation | Checksum: 1f8909ff4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2159.262 ; gain = 0.000 ; free physical = 1065 ; free virtual = 7237
INFO: [Opt 31-389] Phase Constant propagation created 216 cells and removed 589 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f798c6c7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2159.262 ; gain = 0.000 ; free physical = 1056 ; free virtual = 7213
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 681 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f798c6c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2159.262 ; gain = 0.000 ; free physical = 1051 ; free virtual = 7210
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f798c6c7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.262 ; gain = 0.000 ; free physical = 1012 ; free virtual = 7175
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2159.262 ; gain = 0.000 ; free physical = 930 ; free virtual = 7125
Ending Logic Optimization Task | Checksum: 1bf5de9f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2159.262 ; gain = 0.000 ; free physical = 930 ; free virtual = 7123

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.619 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: eef7501c

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 733 ; free virtual = 6948
Ending Power Optimization Task | Checksum: eef7501c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2677.508 ; gain = 518.246 ; free physical = 777 ; free virtual = 6992
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2677.508 ; gain = 558.254 ; free physical = 777 ; free virtual = 6992
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 775 ; free virtual = 6993
INFO: [Common 17-1381] The checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.runs/impl_1/base_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 763 ; free virtual = 6942
INFO: [runtcl-4] Executing : report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
Command: report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.runs/impl_1/base_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 745 ; free virtual = 6927
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 98c24b76

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 745 ; free virtual = 6927
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 754 ; free virtual = 6937

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a867a61e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 591 ; free virtual = 6813

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 131ee94cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 337 ; free virtual = 6575

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 131ee94cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 337 ; free virtual = 6575
Phase 1 Placer Initialization | Checksum: 131ee94cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 338 ; free virtual = 6574

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 273f26ce2

Time (s): cpu = 00:01:33 ; elapsed = 00:00:58 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 415 ; free virtual = 6607

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 273f26ce2

Time (s): cpu = 00:01:33 ; elapsed = 00:00:58 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 415 ; free virtual = 6607

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 150fd01e6

Time (s): cpu = 00:01:47 ; elapsed = 00:01:05 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 410 ; free virtual = 6604

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13f60ab67

Time (s): cpu = 00:01:48 ; elapsed = 00:01:06 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 394 ; free virtual = 6601

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20a010793

Time (s): cpu = 00:01:48 ; elapsed = 00:01:06 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 394 ; free virtual = 6601

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c16e6f2f

Time (s): cpu = 00:02:05 ; elapsed = 00:01:23 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 223 ; free virtual = 6474

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2122d62bf

Time (s): cpu = 00:02:07 ; elapsed = 00:01:25 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 168 ; free virtual = 6412

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14d296afe

Time (s): cpu = 00:02:07 ; elapsed = 00:01:25 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 165 ; free virtual = 6411
Phase 3 Detail Placement | Checksum: 14d296afe

Time (s): cpu = 00:02:08 ; elapsed = 00:01:26 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 165 ; free virtual = 6409

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19db96f99

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1601/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net base_i/mnist_edp_0/inst/linear_activation_U0/acc_0_m_cr_V_reg_15210, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net base_i/mnist_edp_0/inst/linear_activation_U0/acc_63_m_cr_V_reg_765, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net base_i/mnist_edp_0/inst/linear_activation_U0/acc_8_m_cr_V_reg_1425[79]_i_1_n_3, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net base_i/mnist_edp_0/inst/linear_activation_U0/acc_10_m_cr_V_1_reg_39090, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net base_i/mnist_edp_0/inst/linear_activation_U0/acc_62_m_cr_V_reg_777[79]_i_1_n_3, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 6 candidate nets, 0 success, 6 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19db96f99

Time (s): cpu = 00:02:26 ; elapsed = 00:01:35 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 249 ; free virtual = 6479
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.498. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fddd355e

Time (s): cpu = 00:02:26 ; elapsed = 00:01:35 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 250 ; free virtual = 6479
Phase 4.1 Post Commit Optimization | Checksum: fddd355e

Time (s): cpu = 00:02:26 ; elapsed = 00:01:35 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 249 ; free virtual = 6478

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fddd355e

Time (s): cpu = 00:02:27 ; elapsed = 00:01:36 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 252 ; free virtual = 6479

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fddd355e

Time (s): cpu = 00:02:27 ; elapsed = 00:01:36 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 255 ; free virtual = 6482

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: acff49fc

Time (s): cpu = 00:02:28 ; elapsed = 00:01:37 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 255 ; free virtual = 6482
Phase 4 Post Placement Optimization and Clean-Up | Checksum: acff49fc

Time (s): cpu = 00:02:28 ; elapsed = 00:01:37 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 261 ; free virtual = 6487
Ending Placer Task | Checksum: a435c8f1

Time (s): cpu = 00:02:28 ; elapsed = 00:01:37 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 287 ; free virtual = 6518
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:33 ; elapsed = 00:01:42 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 278 ; free virtual = 6514
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 231 ; free virtual = 6513
INFO: [Common 17-1381] The checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.runs/impl_1/base_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 215 ; free virtual = 6504
INFO: [runtcl-4] Executing : report_io -file base_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 205 ; free virtual = 6494
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_placed.rpt -pb base_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 207 ; free virtual = 6495
INFO: [runtcl-4] Executing : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 191 ; free virtual = 6480
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6d13cc5 ConstDB: 0 ShapeSum: 9d648c2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d5c498f6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 191 ; free virtual = 6290
Post Restoration Checksum: NetGraph: 4ad0b920 NumContArr: 8af3dfd6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d5c498f6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 186 ; free virtual = 6286

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d5c498f6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 169 ; free virtual = 6268

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d5c498f6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 169 ; free virtual = 6268
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1af32e109

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 322 ; free virtual = 6237
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.754  | TNS=0.000  | WHS=-0.294 | THS=-347.424|

Phase 2 Router Initialization | Checksum: 11ea0d824

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 334 ; free virtual = 6249

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ef838fb4

Time (s): cpu = 00:01:35 ; elapsed = 00:00:56 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 313 ; free virtual = 6228

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5191
 Number of Nodes with overlaps = 542
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.993  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 154c95a55

Time (s): cpu = 00:03:09 ; elapsed = 00:01:34 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 324 ; free virtual = 6240

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.993  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22451e5dd

Time (s): cpu = 00:03:12 ; elapsed = 00:01:36 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 324 ; free virtual = 6240
Phase 4 Rip-up And Reroute | Checksum: 22451e5dd

Time (s): cpu = 00:03:12 ; elapsed = 00:01:37 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 324 ; free virtual = 6240

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bc0e2690

Time (s): cpu = 00:03:15 ; elapsed = 00:01:38 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 325 ; free virtual = 6241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.006  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bc0e2690

Time (s): cpu = 00:03:15 ; elapsed = 00:01:38 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 327 ; free virtual = 6243

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bc0e2690

Time (s): cpu = 00:03:15 ; elapsed = 00:01:38 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 335 ; free virtual = 6242
Phase 5 Delay and Skew Optimization | Checksum: 1bc0e2690

Time (s): cpu = 00:03:16 ; elapsed = 00:01:38 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 335 ; free virtual = 6242

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 209f3d83d

Time (s): cpu = 00:03:19 ; elapsed = 00:01:40 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 333 ; free virtual = 6241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.006  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232e1da62

Time (s): cpu = 00:03:20 ; elapsed = 00:01:41 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 333 ; free virtual = 6241
Phase 6 Post Hold Fix | Checksum: 232e1da62

Time (s): cpu = 00:03:20 ; elapsed = 00:01:41 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 333 ; free virtual = 6241

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.7818 %
  Global Horizontal Routing Utilization  = 17.0814 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c2d549fb

Time (s): cpu = 00:03:20 ; elapsed = 00:01:41 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 333 ; free virtual = 6241

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c2d549fb

Time (s): cpu = 00:03:20 ; elapsed = 00:01:41 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 332 ; free virtual = 6240

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f69f4377

Time (s): cpu = 00:03:24 ; elapsed = 00:01:45 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 329 ; free virtual = 6237

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.006  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f69f4377

Time (s): cpu = 00:03:24 ; elapsed = 00:01:45 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 330 ; free virtual = 6238
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:25 ; elapsed = 00:01:45 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 363 ; free virtual = 6270

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:34 ; elapsed = 00:01:54 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 363 ; free virtual = 6270
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 287 ; free virtual = 6262
INFO: [Common 17-1381] The checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.runs/impl_1/base_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.508 ; gain = 0.000 ; free physical = 346 ; free virtual = 6269
INFO: [runtcl-4] Executing : report_drc -file base_wrapper_drc_routed.rpt -pb base_wrapper_drc_routed.pb -rpx base_wrapper_drc_routed.rpx
Command: report_drc -file base_wrapper_drc_routed.rpt -pb base_wrapper_drc_routed.pb -rpx base_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.runs/impl_1/base_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2686.516 ; gain = 9.008 ; free physical = 296 ; free virtual = 6227
INFO: [runtcl-4] Executing : report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.runs/impl_1/base_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.516 ; gain = 0.000 ; free physical = 533 ; free virtual = 6173
INFO: [runtcl-4] Executing : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
Command: report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
102 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2756.758 ; gain = 70.242 ; free physical = 499 ; free virtual = 6129
INFO: [runtcl-4] Executing : report_route_status -file base_wrapper_route_status.rpt -pb base_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file base_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file base_wrapper_clock_utilization_routed.rpt
WARNING: [Memdata 28-167] Found XPM memory block base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_440/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_440/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_440/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_440/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_448/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_448/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_448/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_448/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_456/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_456/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_456/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_456/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_464/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_464/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_464/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_464/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1569/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1569/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1569/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1569/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1577/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1577/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1577/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1577/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1585/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1585/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1585/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1585/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1593/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1593/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1593/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1593/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1601/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1601/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1601/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1601/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1617/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1617/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1617/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1617/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1625/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1625/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1625/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1625/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1633/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1633/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1633/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1633/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1641/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1641/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1641/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1641/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1649/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1649/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1649/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1649/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1657/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1657/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1657/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1657/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1665/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1665/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1665/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1665/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1673/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1673/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1673/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1673/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1681/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1681/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1681/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1681/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1689/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1689/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1689/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1689/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1697/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1697/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1697/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1697/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1705/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1705/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1705/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1705/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1713/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1713/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1713/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1713/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1721/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1721/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1721/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1721/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1737/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1737/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1737/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1737/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1745/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1745/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1745/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1745/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1753/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1753/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1753/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1753/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1761/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1761/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1761/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1761/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1769/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1769/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1769/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1769/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1785/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1785/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1785/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1785/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1809/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1809/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1809/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 input base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1809/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_440/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_440/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_448/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_448/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_456/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_456/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_464/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_464/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1569/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1569/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1577/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1577/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1585/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1585/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1593/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1593/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1601/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1601/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1617/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1617/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1625/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1625/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1633/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1633/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1641/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1641/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1649/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1649/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1657/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1657/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1665/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1665/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1673/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1673/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1681/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1681/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1689/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1689/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1697/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1697/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1705/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1705/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1713/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1713/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1721/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1721/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1737/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1737/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1745/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1745/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1753/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1753/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1761/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1761/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1769/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1769/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1785/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1785/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1809/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 output base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1809/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_440/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_440/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_448/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_448/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_456/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_456/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_464/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_464/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1569/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1569/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1577/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1577/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1585/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1585/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1593/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1593/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1601/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1601/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1617/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1617/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1625/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1625/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1633/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1633/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1641/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1641/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1649/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1649/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1657/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1657/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1665/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1665/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1673/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1673/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1681/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1681/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1689/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1689/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1697/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1697/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1705/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1705/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1713/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1713/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1721/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1721/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1737/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1737/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1745/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1745/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1753/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1753/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1761/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1761/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1769/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1769/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1785/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1785/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1809/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00 multiplier stage base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1809/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 149 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/xbili/Code/FPGA/vivado-projects/hls_mnist_edpa/hls_mnist_edpa.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr  9 22:25:31 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3131.191 ; gain = 374.434 ; free physical = 648 ; free virtual = 6128
INFO: [Common 17-206] Exiting Vivado at Mon Apr  9 22:25:31 2018...
