

================================================================
== Vitis HLS Report for 'write_lin_ddr_1'
================================================================
* Date:           Thu Dec 15 12:14:17 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      138|      235|  1.380 us|  2.350 us|  138|  235|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       84|       84|         3|          -|          -|    28|        no|
        |- Loop 2  |       84|       84|         3|          -|          -|    28|        no|
        |- Loop 3  |        8|        8|         2|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    253|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     394|    255|    -|
|Memory           |        0|    -|      16|      4|    0|
|Multiplexer      |        -|    -|       -|    534|    -|
|Register         |        -|    -|     347|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     757|   1046|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mux_42_8_1_1_U47                |mux_42_8_1_1                |        0|   0|    0|   17|    0|
    |urem_32ns_32ns_32_36_seq_1_U46  |urem_32ns_32ns_32_36_seq_1  |        0|   0|  394|  238|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                           |                            |        0|   0|  394|  255|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                       Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |ringbuffer_header_bytes_U  |ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W  |        0|  16|   4|    0|    28|    8|     1|          224|
    +---------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                   |        0|  16|   4|    0|    28|    8|     1|          224|
    +---------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_611_p2    |         +|   0|  0|  16|          16|           1|
    |add_ln115_1_fu_623_p2  |         +|   0|  0|   8|           8|           1|
    |add_ln115_fu_487_p2    |         +|   0|  0|  32|          32|           3|
    |add_ln120_1_fu_471_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln120_fu_465_p2    |         +|   0|  0|  32|          32|           5|
    |add_ln17_fu_523_p2     |         +|   0|  0|  32|          32|           5|
    |empty_53_fu_360_p2     |         +|   0|  0|   7|           5|           1|
    |empty_56_fu_507_p2     |         +|   0|  0|   7|           5|           1|
    |empty_60_fu_578_p2     |         +|   0|  0|   4|           3|           1|
    |grp_fu_403_p0          |         +|   0|  0|  32|          32|           1|
    |sub_ln120_fu_459_p2    |         -|   0|  0|  32|          32|          32|
    |ap_block_state65       |       and|   0|  0|   1|           1|           1|
    |exitcond4_fu_572_p2    |      icmp|   0|  0|   2|           3|           4|
    |exitcond55_fu_501_p2   |      icmp|   0|  0|   2|           5|           4|
    |exitcond66_fu_354_p2   |      icmp|   0|  0|   2|           5|           4|
    |icmp_ln113_fu_421_p2   |      icmp|   0|  0|  12|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 253|         275|         128|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  331|         73|    1|         73|
    |loop_index4_fu_114                |    9|          2|    5|         10|
    |loop_index_fu_122                 |    9|          2|    5|         10|
    |loop_index_i_fu_126               |    9|          2|    3|          6|
    |m_axi_ps_ddr_AWADDR               |   17|          4|   32|        128|
    |m_axi_ps_ddr_AWLEN                |   17|          4|   32|        128|
    |m_axi_ps_ddr_WDATA                |   17|          4|    8|         32|
    |ps_ddr_blk_n_AR                   |    9|          2|    1|          2|
    |ps_ddr_blk_n_AW                   |    9|          2|    1|          2|
    |ps_ddr_blk_n_B                    |    9|          2|    1|          2|
    |ps_ddr_blk_n_R                    |    9|          2|    1|          2|
    |ps_ddr_blk_n_W                    |    9|          2|    1|          2|
    |reg_321                           |    9|          2|    8|         16|
    |reg_326                           |    9|          2|    8|         16|
    |ringbuffer_header_bytes_address0  |   33|          8|    5|         40|
    |ringbuffer_header_bytes_address1  |   29|          7|    5|         35|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  534|        120|  117|        504|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln115_1_reg_831                     |   8|   0|    8|          0|
    |ap_CS_fsm                               |  72|   0|   72|          0|
    |data_load_reg_798                       |   8|   0|    8|          0|
    |dropped_lin_counter                     |  16|   0|   16|          0|
    |icmp_ln113_reg_754                      |   1|   0|    1|          0|
    |loop_index4_fu_114                      |   5|   0|    5|          0|
    |loop_index4_load_reg_649                |   5|   0|    5|          0|
    |loop_index_fu_122                       |   5|   0|    5|          0|
    |loop_index_i_fu_126                     |   3|   0|    3|          0|
    |nextWriteLinIndex_reg_746               |  32|   0|   32|          0|
    |ps_ddr_addr_1_reg_771                   |  32|   0|   32|          0|
    |ps_ddr_addr_2_reg_765                   |  32|   0|   32|          0|
    |ps_ddr_addr_3_reg_792                   |  32|   0|   32|          0|
    |ps_ddr_addr_read_reg_667                |   8|   0|    8|          0|
    |reg_321                                 |   8|   0|    8|          0|
    |reg_326                                 |   8|   0|    8|          0|
    |reg_331                                 |   8|   0|    8|          0|
    |reg_335                                 |   8|   0|    8|          0|
    |ringbuffer_header_bytes_load_8_reg_692  |   8|   0|    8|          0|
    |ringbuffer_header_bytes_load_9_reg_699  |   8|   0|    8|          0|
    |tmp_6_reg_826                           |   8|   0|    8|          0|
    |write_index_array_0_reg_803             |   8|   0|    8|          0|
    |write_index_array_1_reg_808             |   8|   0|    8|          0|
    |write_index_array_2_reg_813             |   8|   0|    8|          0|
    |write_index_array_3_reg_818             |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 347|   0|  347|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  write_lin_ddr.1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  write_lin_ddr.1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  write_lin_ddr.1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  write_lin_ddr.1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  write_lin_ddr.1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  write_lin_ddr.1|  return value|
|m_axi_ps_ddr_AWVALID   |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY   |   in|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR    |  out|   32|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWID      |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN     |  out|   32|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE    |  out|    3|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST   |  out|    2|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK    |  out|    2|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE   |  out|    4|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT    |  out|    3|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS     |  out|    4|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION  |  out|    4|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER    |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID    |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY    |   in|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA     |  out|    8|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB     |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST     |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_WID       |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER     |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID   |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY   |   in|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR    |  out|   32|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARID      |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN     |  out|   32|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE    |  out|    3|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST   |  out|    2|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK    |  out|    2|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE   |  out|    4|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT    |  out|    3|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS     |  out|    4|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION  |  out|    4|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER    |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID    |   in|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY    |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA     |   in|    8|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST     |   in|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_RID       |   in|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM  |   in|   11|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER     |   in|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP     |   in|    2|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID    |   in|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY    |  out|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP     |   in|    2|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_BID       |   in|    1|       m_axi|           ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER     |   in|    1|       m_axi|           ps_ddr|       pointer|
|ddr_header             |   in|   32|     ap_none|       ddr_header|        scalar|
|data_address0          |  out|    5|   ap_memory|             data|         array|
|data_ce0               |  out|    1|   ap_memory|             data|         array|
|data_q0                |   in|    8|   ap_memory|             data|         array|
+-----------------------+-----+-----+------------+-----------------+--------------+

