{"vcs1":{"timestamp_begin":1681689861.353525032, "rt":0.71, "ut":0.23, "st":0.12}}
{"vcselab":{"timestamp_begin":1681689862.093485258, "rt":1.47, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681689863.590123854, "rt":0.41, "ut":0.06, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681689861.057482928}
{"VCS_COMP_START_TIME": 1681689861.057482928}
{"VCS_COMP_END_TIME": 1681689865.631770265}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339900}}
{"stitch_vcselab": {"peak_mem": 222680}}
