-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity apskdemod_atan2_generic_float_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    y_in : IN STD_LOGIC_VECTOR (31 downto 0);
    x_in : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of apskdemod_atan2_generic_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv39_6487ED5111 : STD_LOGIC_VECTOR (38 downto 0) := "110010010000111111011010101000100010001";
    constant ap_const_lv39_3B58CE0AC3 : STD_LOGIC_VECTOR (38 downto 0) := "011101101011000110011100000101011000011";
    constant ap_const_lv39_1F5B75F92D : STD_LOGIC_VECTOR (38 downto 0) := "001111101011011011101011111100100101101";
    constant ap_const_lv39_FEADD4D56 : STD_LOGIC_VECTOR (38 downto 0) := "000111111101010110111010100110101010110";
    constant ap_const_lv39_7FD56EDCB : STD_LOGIC_VECTOR (38 downto 0) := "000011111111101010101101110110111001011";
    constant ap_const_lv39_3FFAAB775 : STD_LOGIC_VECTOR (38 downto 0) := "000001111111111101010101011011101110101";
    constant ap_const_lv39_1FFF555BC : STD_LOGIC_VECTOR (38 downto 0) := "000000111111111111101010101010110111100";
    constant ap_const_lv39_FFFEAAAE : STD_LOGIC_VECTOR (38 downto 0) := "000000011111111111111101010101010101110";
    constant ap_const_lv39_7FFFD555 : STD_LOGIC_VECTOR (38 downto 0) := "000000001111111111111111101010101010101";
    constant ap_const_lv39_3FFFFAAB : STD_LOGIC_VECTOR (38 downto 0) := "000000000111111111111111111101010101011";
    constant ap_const_lv39_1FFFFF55 : STD_LOGIC_VECTOR (38 downto 0) := "000000000011111111111111111111101010101";
    constant ap_const_lv39_FFFFFEB : STD_LOGIC_VECTOR (38 downto 0) := "000000000001111111111111111111111101011";
    constant ap_const_lv39_7FFFFFD : STD_LOGIC_VECTOR (38 downto 0) := "000000000000111111111111111111111111101";
    constant ap_const_lv39_4000000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000100000000000000000000000000";
    constant ap_const_lv39_2000000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000010000000000000000000000000";
    constant ap_const_lv39_1000000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000001000000000000000000000000";
    constant ap_const_lv39_800000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000100000000000000000000000";
    constant ap_const_lv39_400000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000010000000000000000000000";
    constant ap_const_lv39_200000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000001000000000000000000000";
    constant ap_const_lv39_100000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000100000000000000000000";
    constant ap_const_lv39_80000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000010000000000000000000";
    constant ap_const_lv39_40000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000001000000000000000000";
    constant ap_const_lv39_20000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000100000000000000000";
    constant ap_const_lv39_10000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000010000000000000000";
    constant ap_const_lv39_8000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000001000000000000000";
    constant ap_const_lv39_4000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000100000000000000";
    constant ap_const_lv39_2000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000010000000000000";
    constant ap_const_lv39_1000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000001000000000000";
    constant ap_const_lv39_800 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000100000000000";
    constant ap_const_lv39_400 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000010000000000";
    constant ap_const_lv39_200 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000001000000000";
    constant ap_const_lv39_100 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000100000000";
    constant ap_const_lv39_80 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000010000000";
    constant ap_const_lv39_40 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000001000000";
    constant ap_const_lv39_20 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000100000";
    constant ap_const_lv39_10 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000010000";
    constant ap_const_lv39_8 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000001000";
    constant ap_const_lv39_4 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000100";
    constant ap_const_lv39_2 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000010";
    constant ap_const_lv39_1 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv9_B : STD_LOGIC_VECTOR (8 downto 0) := "000001011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv40_FFFFFFFFFF : STD_LOGIC_VECTOR (39 downto 0) := "1111111111111111111111111111111111111111";
    constant ap_const_lv40_1 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln832_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_reg_3683 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_reg_3683_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_reg_3683_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_reg_3683_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_reg_3683_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_reg_3683_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_reg_3683_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_reg_3683_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_reg_3683_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_3687 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_3687_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_3687_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_3687_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_3687_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_3687_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_3687_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_3687_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_3687_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3691 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3696 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_fu_1576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3701 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_3_reg_3706 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_4_reg_3711 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_32_reg_3716 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1287_4_reg_3722 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln1287_5_reg_3727 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1023_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_16_reg_3732 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_6_fu_1759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_6_reg_3737 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_7_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_7_reg_3742 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_20_reg_3747 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_21_reg_3752 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_37_reg_3757 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1287_13_reg_3763 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln1287_14_reg_3768 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_34_reg_3773 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_12_fu_2035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_12_reg_3778 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_35_reg_3783 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_36_reg_3788 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_42_reg_3793 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1287_23_reg_3799 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln1287_24_reg_3804 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_799_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_50_reg_3809 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_51_reg_3814 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_52_reg_3819 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_47_reg_3824 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1287_33_reg_3830 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1287_34_reg_3835 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_65_reg_3840 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_66_reg_3845 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1173_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_67_reg_3850 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_52_reg_3855 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1287_43_reg_3861 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1287_44_reg_3866 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_877_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_80_reg_3871 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_81_reg_3876 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_82_reg_3881 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_57_reg_3886 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1287_53_reg_3892 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1287_54_reg_3897 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_reg_3902 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_916_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_95_reg_3907 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_96_reg_3912 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1261_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_97_reg_3917 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_62_reg_3922 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1287_63_reg_3928 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1287_64_reg_3933 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_955_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_110_reg_3938 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_111_reg_3943 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1305_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_112_reg_3948 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_67_reg_3953 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1287_73_reg_3959 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1287_74_reg_3964 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1340_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_121_reg_3969 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln889_fu_3363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln889_reg_3976 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_ready : STD_LOGIC;
    signal trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_add : STD_LOGIC;
    signal trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_ready : STD_LOGIC;
    signal trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_add : STD_LOGIC;
    signal trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_ap_ready : STD_LOGIC;
    signal trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_add : STD_LOGIC;
    signal trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_ap_ready : STD_LOGIC;
    signal trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_add : STD_LOGIC;
    signal trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_ap_ready : STD_LOGIC;
    signal trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_add : STD_LOGIC;
    signal trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_ap_ready : STD_LOGIC;
    signal trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_add : STD_LOGIC;
    signal trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_ap_ready : STD_LOGIC;
    signal trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_add : STD_LOGIC;
    signal trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_ap_ready : STD_LOGIC;
    signal trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_add : STD_LOGIC;
    signal trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_ap_ready : STD_LOGIC;
    signal trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_add : STD_LOGIC;
    signal trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_ap_ready : STD_LOGIC;
    signal trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_add : STD_LOGIC;
    signal trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_ready : STD_LOGIC;
    signal trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_add : STD_LOGIC;
    signal trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_ap_ready : STD_LOGIC;
    signal trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_add : STD_LOGIC;
    signal trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_ap_ready : STD_LOGIC;
    signal trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_add : STD_LOGIC;
    signal trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_ap_ready : STD_LOGIC;
    signal trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_add : STD_LOGIC;
    signal trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_ap_ready : STD_LOGIC;
    signal trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_add : STD_LOGIC;
    signal trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_ap_ready : STD_LOGIC;
    signal trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_add : STD_LOGIC;
    signal trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_ap_ready : STD_LOGIC;
    signal trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_add : STD_LOGIC;
    signal trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_ap_ready : STD_LOGIC;
    signal trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_add : STD_LOGIC;
    signal trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_ready : STD_LOGIC;
    signal trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_add : STD_LOGIC;
    signal trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_ready : STD_LOGIC;
    signal trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_add : STD_LOGIC;
    signal trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_ap_ready : STD_LOGIC;
    signal trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_add : STD_LOGIC;
    signal trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_ap_ready : STD_LOGIC;
    signal trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_add : STD_LOGIC;
    signal trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_ap_ready : STD_LOGIC;
    signal trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_add : STD_LOGIC;
    signal trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_ap_ready : STD_LOGIC;
    signal trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_add : STD_LOGIC;
    signal trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_ap_ready : STD_LOGIC;
    signal trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_add : STD_LOGIC;
    signal trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_ap_ready : STD_LOGIC;
    signal trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_add : STD_LOGIC;
    signal trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_ap_ready : STD_LOGIC;
    signal trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_add : STD_LOGIC;
    signal trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_ready : STD_LOGIC;
    signal trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_add : STD_LOGIC;
    signal trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_ap_ready : STD_LOGIC;
    signal trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_add : STD_LOGIC;
    signal trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_ap_ready : STD_LOGIC;
    signal trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_add : STD_LOGIC;
    signal trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_ap_ready : STD_LOGIC;
    signal trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_add : STD_LOGIC;
    signal trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_ap_ready : STD_LOGIC;
    signal trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_add : STD_LOGIC;
    signal trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_ap_ready : STD_LOGIC;
    signal trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_add : STD_LOGIC;
    signal trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_ap_ready : STD_LOGIC;
    signal trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_add : STD_LOGIC;
    signal trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_ap_ready : STD_LOGIC;
    signal trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_add : STD_LOGIC;
    signal trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_ap_ready : STD_LOGIC;
    signal trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_add : STD_LOGIC;
    signal trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_ready : STD_LOGIC;
    signal trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_add : STD_LOGIC;
    signal trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_ap_ready : STD_LOGIC;
    signal trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_add : STD_LOGIC;
    signal trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_ap_ready : STD_LOGIC;
    signal trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_add : STD_LOGIC;
    signal trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_ap_ready : STD_LOGIC;
    signal trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_add : STD_LOGIC;
    signal trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_ap_ready : STD_LOGIC;
    signal trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_add : STD_LOGIC;
    signal trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_ap_ready : STD_LOGIC;
    signal trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_a : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_ap_ready : STD_LOGIC;
    signal trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_ap_ready : STD_LOGIC;
    signal trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_690_ap_ready : STD_LOGIC;
    signal trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_690_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_690_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_697_ap_ready : STD_LOGIC;
    signal trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_697_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_697_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_ready : STD_LOGIC;
    signal trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_ap_ready : STD_LOGIC;
    signal trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_ap_ready : STD_LOGIC;
    signal trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_729_ap_ready : STD_LOGIC;
    signal trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_729_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_729_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_736_ap_ready : STD_LOGIC;
    signal trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_736_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_736_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_744_ap_ready : STD_LOGIC;
    signal trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_744_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_744_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_752_ap_ready : STD_LOGIC;
    signal trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_752_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_752_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_ap_ready : STD_LOGIC;
    signal trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_ready : STD_LOGIC;
    signal trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_ready : STD_LOGIC;
    signal trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_783_ap_ready : STD_LOGIC;
    signal trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_783_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_783_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_791_ap_ready : STD_LOGIC;
    signal trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_791_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_791_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_799_ap_ready : STD_LOGIC;
    signal trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_799_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_807_ap_ready : STD_LOGIC;
    signal trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_807_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_807_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_814_ap_ready : STD_LOGIC;
    signal trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_814_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_814_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_822_ap_ready : STD_LOGIC;
    signal trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_822_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_822_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_830_ap_ready : STD_LOGIC;
    signal trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_830_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_830_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_ready : STD_LOGIC;
    signal trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_846_ap_ready : STD_LOGIC;
    signal trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_846_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_846_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_853_ap_ready : STD_LOGIC;
    signal trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_853_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_853_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_861_ap_ready : STD_LOGIC;
    signal trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_861_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_861_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_869_ap_ready : STD_LOGIC;
    signal trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_869_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_869_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_877_ap_ready : STD_LOGIC;
    signal trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_877_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_885_ap_ready : STD_LOGIC;
    signal trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_885_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_885_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_892_ap_ready : STD_LOGIC;
    signal trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_892_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_892_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_900_ap_ready : STD_LOGIC;
    signal trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_900_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_900_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_ready : STD_LOGIC;
    signal trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_916_ap_ready : STD_LOGIC;
    signal trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_916_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_924_ap_ready : STD_LOGIC;
    signal trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_924_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_924_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_931_ap_ready : STD_LOGIC;
    signal trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_931_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_931_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_939_ap_ready : STD_LOGIC;
    signal trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_939_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_939_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_947_ap_ready : STD_LOGIC;
    signal trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_947_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_947_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_955_ap_ready : STD_LOGIC;
    signal trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_955_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_963_ap_ready : STD_LOGIC;
    signal trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_963_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_963_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_970_ap_ready : STD_LOGIC;
    signal trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_970_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_970_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln657_9_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_ready : STD_LOGIC;
    signal trunc_ln657_9_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_ready : STD_LOGIC;
    signal trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996_ap_ready : STD_LOGIC;
    signal trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1005_ap_ready : STD_LOGIC;
    signal trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1005_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1014_ap_ready : STD_LOGIC;
    signal trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1014_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1023_ap_ready : STD_LOGIC;
    signal trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1032_ap_ready : STD_LOGIC;
    signal trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1032_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1040_ap_ready : STD_LOGIC;
    signal trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1040_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049_ap_ready : STD_LOGIC;
    signal trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1058_ap_ready : STD_LOGIC;
    signal trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1058_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1067_ap_ready : STD_LOGIC;
    signal trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1067_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076_ap_ready : STD_LOGIC;
    signal trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1085_ap_ready : STD_LOGIC;
    signal trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1085_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1093_ap_ready : STD_LOGIC;
    signal trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1093_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1102_ap_ready : STD_LOGIC;
    signal trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1102_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1111_ap_ready : STD_LOGIC;
    signal trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1111_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1120_ap_ready : STD_LOGIC;
    signal trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1120_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129_ap_ready : STD_LOGIC;
    signal trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1138_ap_ready : STD_LOGIC;
    signal trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1138_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1146_ap_ready : STD_LOGIC;
    signal trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1146_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1155_ap_ready : STD_LOGIC;
    signal trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1155_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164_ap_ready : STD_LOGIC;
    signal trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1173_ap_ready : STD_LOGIC;
    signal trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_ready : STD_LOGIC;
    signal trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1190_ap_ready : STD_LOGIC;
    signal trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1190_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_ready : STD_LOGIC;
    signal trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_ready : STD_LOGIC;
    signal trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217_ap_ready : STD_LOGIC;
    signal trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1226_ap_ready : STD_LOGIC;
    signal trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1226_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1234_ap_ready : STD_LOGIC;
    signal trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1234_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1243_ap_ready : STD_LOGIC;
    signal trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1243_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1252_ap_ready : STD_LOGIC;
    signal trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1252_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1261_ap_ready : STD_LOGIC;
    signal trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1270_ap_ready : STD_LOGIC;
    signal trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1270_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1278_ap_ready : STD_LOGIC;
    signal trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1278_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1287_ap_ready : STD_LOGIC;
    signal trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1287_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1296_ap_ready : STD_LOGIC;
    signal trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1296_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1305_ap_ready : STD_LOGIC;
    signal trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1314_ap_ready : STD_LOGIC;
    signal trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1314_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1322_ap_ready : STD_LOGIC;
    signal trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1322_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1331_ap_ready : STD_LOGIC;
    signal trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1331_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1331_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1340_ap_ready : STD_LOGIC;
    signal trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1340_add : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_retval_0_phi_fu_336_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln698_fu_3668_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_33_fu_1499_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_29_fu_1509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1525_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1567_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1703_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1796_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1885_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1979_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_2026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_2115_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_2209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_2256_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2393_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_2440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_2487_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_2577_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_2624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_2671_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_2718_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_2808_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_2855_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_2902_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_2949_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_3039_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_3086_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_3133_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_3180_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_3270_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_3317_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_3_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_4_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_fu_1712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_8_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_9_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_10_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_11_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_13_fu_2100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_14_fu_2124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_15_fu_2171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_16_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_17_fu_2265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_18_fu_2331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_19_fu_2355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_20_fu_2402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_21_fu_2449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_22_fu_2496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_23_fu_2562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_24_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_25_fu_2633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_26_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_27_fu_2727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_28_fu_2793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_29_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_30_fu_2864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_31_fu_2911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_32_fu_2958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_33_fu_3024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_34_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_35_fu_3095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_36_fu_3142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_37_fu_3189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_38_fu_3255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_39_fu_3279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_V_fu_1355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_1_fu_1369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_fu_1373_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1300_fu_1383_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_75_fu_1359_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_fu_1387_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln832_fu_1393_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_25_fu_1415_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal x_V_fu_1419_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_26_fu_1439_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_V_fu_1443_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal ret_6_fu_1409_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal isNeg_fu_1457_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1321_fu_1465_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_fu_1471_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_prom_i_i_i_cast_cast_cast_fu_1479_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln710_2_fu_1453_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal sh_prom_i_i_i_cast_cast_cast_cast_fu_1483_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_fu_1487_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_31_fu_1493_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln6_fu_1541_p4 : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln1287_2_fu_1583_p4 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln1287_3_fu_1598_p4 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln1287_6_fu_1673_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln1287_7_fu_1688_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln1287_8_fu_1720_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln1287_9_fu_1735_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln1287_s_fu_1766_p4 : STD_LOGIC_VECTOR (36 downto 0);
    signal trunc_ln1287_10_fu_1781_p4 : STD_LOGIC_VECTOR (36 downto 0);
    signal trunc_ln1287_11_fu_1812_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal trunc_ln1287_12_fu_1827_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal trunc_ln1287_15_fu_1902_p4 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln1287_16_fu_1917_p4 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln1287_17_fu_1949_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln1287_18_fu_1964_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln1287_19_fu_1996_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1287_20_fu_2011_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1287_21_fu_2042_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1287_22_fu_2057_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1287_25_fu_2132_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln1287_26_fu_2147_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln1287_27_fu_2179_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1287_28_fu_2194_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1287_29_fu_2226_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1287_30_fu_2241_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1287_31_fu_2273_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln1287_32_fu_2288_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln1287_35_fu_2363_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1287_36_fu_2378_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1287_37_fu_2410_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln1287_38_fu_2425_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln1287_39_fu_2457_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln1287_40_fu_2472_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln1287_41_fu_2504_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1287_42_fu_2519_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1287_45_fu_2594_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln1287_46_fu_2609_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln1287_47_fu_2641_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1287_48_fu_2656_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1287_49_fu_2688_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1287_50_fu_2703_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1287_51_fu_2735_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1287_52_fu_2750_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1287_55_fu_2825_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1287_56_fu_2840_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1287_57_fu_2872_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1287_58_fu_2887_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1287_59_fu_2919_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1287_60_fu_2934_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1287_61_fu_2966_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1287_62_fu_2981_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1287_65_fu_3056_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1287_66_fu_3071_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1287_67_fu_3103_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1287_68_fu_3118_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1287_69_fu_3150_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1287_70_fu_3165_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1287_71_fu_3197_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1287_72_fu_3212_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1287_75_fu_3287_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1287_76_fu_3302_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1287_77_fu_3333_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_70_fu_3348_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_27_fu_3369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_fu_3376_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_V_2_fu_3381_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_s_fu_3388_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_28_fu_3398_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_3406_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal l_fu_3414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln898_fu_3418_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_3424_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_fu_3430_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln901_fu_3446_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln901_fu_3450_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln901_fu_3456_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal zext_ln903_fu_3466_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal lshr_ln901_fu_3460_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln903_fu_3470_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln903_1_fu_3476_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal and_ln903_fu_3482_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_73_fu_3494_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_29_fu_3508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln903_fu_3502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln909_fu_3528_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln909_fu_3534_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln900_fu_3440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln903_fu_3488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln908_fu_3552_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln908_fu_3558_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln908_fu_3516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln900_fu_3544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln903_1_fu_3522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln908_fu_3562_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln909_fu_3538_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal m_fu_3576_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln908_fu_3568_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln905_fu_3584_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln915_fu_3588_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal m_1_fu_3592_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal m_4_fu_3598_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_23_fu_3612_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln897_fu_3628_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln918_fu_3632_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln897_fu_3620_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln918_fu_3638_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln905_1_fu_3608_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_3644_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_30_fu_3652_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_fu_3664_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1349_ce : STD_LOGIC;
    signal y_in_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_in_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_963 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (42 downto 0);
        b : IN STD_LOGIC_VECTOR (41 downto 0);
        add : IN STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (42 downto 0);
        b : IN STD_LOGIC_VECTOR (42 downto 0);
        add : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (39 downto 0);
        b : IN STD_LOGIC_VECTOR (38 downto 0);
        add : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component apskdemod_fdiv_32ns_32ns_32_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_ready,
        a => r_V_33_fu_1499_p3,
        b => trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_b,
        add => trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_add,
        ap_return => trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return);

    trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_ready,
        a => trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return,
        b => trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_b,
        add => trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_add,
        ap_return => trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return);

    trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_ap_ready,
        a => trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return,
        b => trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_b,
        add => trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_add,
        ap_return => trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_ap_return);

    trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_ap_ready,
        a => trunc_ln657_4_reg_3711,
        b => trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_b,
        add => trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_add,
        ap_return => trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_ap_return);

    trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_ap_ready,
        a => trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_ap_return,
        b => trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_b,
        add => trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_add,
        ap_return => trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_ap_return);

    trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_ap_ready,
        a => trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_ap_return,
        b => trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_b,
        add => trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_add,
        ap_return => trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_ap_return);

    trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_ap_ready,
        a => trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_ap_return,
        b => trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_b,
        add => trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_add,
        ap_return => trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_ap_return);

    trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_ap_ready,
        a => trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_ap_return,
        b => trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_b,
        add => trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_add,
        ap_return => trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_ap_return);

    trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_ap_ready,
        a => trunc_ln657_21_reg_3752,
        b => trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_b,
        add => trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_add,
        ap_return => trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_ap_return);

    trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_ap_ready,
        a => trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_ap_return,
        b => trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_b,
        add => trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_add,
        ap_return => trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_ap_return);

    trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_ready,
        a => trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_ap_return,
        b => trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_b,
        add => trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_add,
        ap_return => trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return);

    trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_ap_ready,
        a => trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return,
        b => trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_b,
        add => trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_add,
        ap_return => trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_ap_return);

    trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_ap_ready,
        a => trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_ap_return,
        b => trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_b,
        add => trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_add,
        ap_return => trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_ap_return);

    trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_ap_ready,
        a => trunc_ln657_36_reg_3788,
        b => trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_b,
        add => trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_add,
        ap_return => trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_ap_return);

    trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_ap_ready,
        a => trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_ap_return,
        b => trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_b,
        add => trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_add,
        ap_return => trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_ap_return);

    trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_ap_ready,
        a => trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_ap_return,
        b => trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_b,
        add => trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_add,
        ap_return => trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_ap_return);

    trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_ap_ready,
        a => trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_ap_return,
        b => trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_b,
        add => trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_add,
        ap_return => trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_ap_return);

    trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_ap_ready,
        a => trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_ap_return,
        b => trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_b,
        add => trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_add,
        ap_return => trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_ap_return);

    trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_ready,
        a => trunc_ln657_51_reg_3814,
        b => trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_b,
        add => trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_add,
        ap_return => trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return);

    trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_ready,
        a => trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return,
        b => trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_b,
        add => trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_add,
        ap_return => trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return);

    trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_ap_ready,
        a => trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return,
        b => trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_b,
        add => trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_add,
        ap_return => trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_ap_return);

    trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_ap_ready,
        a => trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_ap_return,
        b => trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_b,
        add => trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_add,
        ap_return => trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_ap_return);

    trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_ap_ready,
        a => trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_ap_return,
        b => trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_b,
        add => trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_add,
        ap_return => trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_ap_return);

    trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_ap_ready,
        a => trunc_ln657_66_reg_3845,
        b => trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_b,
        add => trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_add,
        ap_return => trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_ap_return);

    trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_ap_ready,
        a => trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_ap_return,
        b => trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_b,
        add => trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_add,
        ap_return => trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_ap_return);

    trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_ap_ready,
        a => trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_ap_return,
        b => trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_b,
        add => trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_add,
        ap_return => trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_ap_return);

    trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_ap_ready,
        a => trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_ap_return,
        b => trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_b,
        add => trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_add,
        ap_return => trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_ap_return);

    trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_ready,
        a => trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_ap_return,
        b => trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_b,
        add => trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_add,
        ap_return => trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_return);

    trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_ap_ready,
        a => trunc_ln657_81_reg_3876,
        b => trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_b,
        add => trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_add,
        ap_return => trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_ap_return);

    trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_ap_ready,
        a => trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_ap_return,
        b => trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_b,
        add => trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_add,
        ap_return => trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_ap_return);

    trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_ap_ready,
        a => trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_ap_return,
        b => trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_b,
        add => trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_add,
        ap_return => trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_ap_return);

    trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_ap_ready,
        a => trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_ap_return,
        b => trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_b,
        add => trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_add,
        ap_return => trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_ap_return);

    trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_ap_ready,
        a => trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_ap_return,
        b => trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_b,
        add => trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_add,
        ap_return => trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_ap_return);

    trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_ap_ready,
        a => trunc_ln657_96_reg_3912,
        b => trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_b,
        add => trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_add,
        ap_return => trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_ap_return);

    trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_ap_ready,
        a => trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_ap_return,
        b => trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_b,
        add => trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_add,
        ap_return => trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_ap_return);

    trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_ap_ready,
        a => trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_ap_return,
        b => trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_b,
        add => trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_add,
        ap_return => trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_ap_return);

    trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_ready,
        a => trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_ap_return,
        b => trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_b,
        add => trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_add,
        ap_return => trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_return);

    trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_ap_ready,
        a => trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_return,
        b => trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_b,
        add => trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_add,
        ap_return => trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_ap_return);

    trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_ap_ready,
        a => trunc_ln657_111_reg_3943,
        b => trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_b,
        add => trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_add,
        ap_return => trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_ap_return);

    trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_ap_ready,
        a => trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_ap_return,
        b => trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_b,
        add => trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_add,
        ap_return => trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_ap_return);

    trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_ap_ready,
        a => trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_ap_return,
        b => trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_b,
        add => trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_add,
        ap_return => trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_ap_return);

    trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_ap_ready,
        a => trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_a,
        b => r_V_33_fu_1499_p3,
        add => trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_add,
        ap_return => trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_ap_return);

    trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_ap_ready,
        a => trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_ap_return,
        b => trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_b,
        add => trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_add,
        ap_return => trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_ap_return);

    trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_ap_ready,
        a => trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_ap_return,
        b => trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_b,
        add => trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_add,
        ap_return => trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_ap_return);

    trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_690 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_690_ap_ready,
        a => trunc_ln657_3_reg_3706,
        b => trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_690_b,
        add => xor_ln182_3_fu_1641_p2,
        ap_return => trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_690_ap_return);

    trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_697 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_697_ap_ready,
        a => trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_690_ap_return,
        b => trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_697_b,
        add => xor_ln182_4_fu_1665_p2,
        ap_return => trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_697_ap_return);

    trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_ready,
        a => trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_697_ap_return,
        b => trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_b,
        add => xor_ln182_5_fu_1712_p2,
        ap_return => trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_return);

    trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_ap_ready,
        a => trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_return,
        b => trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_b,
        add => trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_add,
        ap_return => trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_ap_return);

    trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_ap_ready,
        a => trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_ap_return,
        b => trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_b,
        add => trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_add,
        ap_return => trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_ap_return);

    trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_729 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_729_ap_ready,
        a => trunc_ln657_20_reg_3747,
        b => trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_729_b,
        add => xor_ln182_8_fu_1870_p2,
        ap_return => trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_729_ap_return);

    trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_736 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_736_ap_ready,
        a => trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_729_ap_return,
        b => trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_736_b,
        add => xor_ln182_9_fu_1894_p2,
        ap_return => trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_736_ap_return);

    trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_744 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_744_ap_ready,
        a => trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_736_ap_return,
        b => trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_744_b,
        add => xor_ln182_10_fu_1941_p2,
        ap_return => trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_744_ap_return);

    trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_752 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_752_ap_ready,
        a => trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_744_ap_return,
        b => trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_752_b,
        add => xor_ln182_11_fu_1988_p2,
        ap_return => trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_752_ap_return);

    trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_ap_ready,
        a => trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_752_ap_return,
        b => trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_b,
        add => trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_add,
        ap_return => trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_ap_return);

    trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_ready,
        a => trunc_ln657_35_reg_3783,
        b => trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_b,
        add => xor_ln182_13_fu_2100_p2,
        ap_return => trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_return);

    trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_ready,
        a => trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_return,
        b => trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_b,
        add => xor_ln182_14_fu_2124_p2,
        ap_return => trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_return);

    trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_783 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_783_ap_ready,
        a => trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_return,
        b => trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_783_b,
        add => xor_ln182_15_fu_2171_p2,
        ap_return => trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_783_ap_return);

    trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_791 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_791_ap_ready,
        a => trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_783_ap_return,
        b => trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_791_b,
        add => xor_ln182_16_fu_2218_p2,
        ap_return => trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_791_ap_return);

    trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_799 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_799_ap_ready,
        a => trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_791_ap_return,
        b => trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_799_b,
        add => xor_ln182_17_fu_2265_p2,
        ap_return => trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_799_ap_return);

    trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_807 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_807_ap_ready,
        a => trunc_ln657_50_reg_3809,
        b => trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_807_b,
        add => xor_ln182_18_fu_2331_p2,
        ap_return => trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_807_ap_return);

    trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_814 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_814_ap_ready,
        a => trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_807_ap_return,
        b => trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_814_b,
        add => xor_ln182_19_fu_2355_p2,
        ap_return => trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_814_ap_return);

    trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_822 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_822_ap_ready,
        a => trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_814_ap_return,
        b => trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_822_b,
        add => xor_ln182_20_fu_2402_p2,
        ap_return => trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_822_ap_return);

    trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_830 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_830_ap_ready,
        a => trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_822_ap_return,
        b => trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_830_b,
        add => xor_ln182_21_fu_2449_p2,
        ap_return => trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_830_ap_return);

    trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_ready,
        a => trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_830_ap_return,
        b => trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_b,
        add => xor_ln182_22_fu_2496_p2,
        ap_return => trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_return);

    trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_846 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_846_ap_ready,
        a => trunc_ln657_65_reg_3840,
        b => trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_846_b,
        add => xor_ln182_23_fu_2562_p2,
        ap_return => trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_846_ap_return);

    trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_853 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_853_ap_ready,
        a => trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_846_ap_return,
        b => trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_853_b,
        add => xor_ln182_24_fu_2586_p2,
        ap_return => trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_853_ap_return);

    trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_861 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_861_ap_ready,
        a => trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_853_ap_return,
        b => trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_861_b,
        add => xor_ln182_25_fu_2633_p2,
        ap_return => trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_861_ap_return);

    trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_869 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_869_ap_ready,
        a => trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_861_ap_return,
        b => trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_869_b,
        add => xor_ln182_26_fu_2680_p2,
        ap_return => trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_869_ap_return);

    trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_877 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_877_ap_ready,
        a => trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_869_ap_return,
        b => trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_877_b,
        add => xor_ln182_27_fu_2727_p2,
        ap_return => trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_877_ap_return);

    trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_885 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_885_ap_ready,
        a => trunc_ln657_80_reg_3871,
        b => trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_885_b,
        add => xor_ln182_28_fu_2793_p2,
        ap_return => trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_885_ap_return);

    trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_892 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_892_ap_ready,
        a => trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_885_ap_return,
        b => trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_892_b,
        add => xor_ln182_29_fu_2817_p2,
        ap_return => trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_892_ap_return);

    trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_900 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_900_ap_ready,
        a => trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_892_ap_return,
        b => trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_900_b,
        add => xor_ln182_30_fu_2864_p2,
        ap_return => trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_900_ap_return);

    trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_ready,
        a => trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_900_ap_return,
        b => trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_b,
        add => xor_ln182_31_fu_2911_p2,
        ap_return => trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_return);

    trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_916 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_916_ap_ready,
        a => trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_return,
        b => trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_916_b,
        add => xor_ln182_32_fu_2958_p2,
        ap_return => trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_916_ap_return);

    trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_924 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_924_ap_ready,
        a => trunc_ln657_95_reg_3907,
        b => trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_924_b,
        add => xor_ln182_33_fu_3024_p2,
        ap_return => trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_924_ap_return);

    trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_931 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_931_ap_ready,
        a => trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_924_ap_return,
        b => trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_931_b,
        add => xor_ln182_34_fu_3048_p2,
        ap_return => trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_931_ap_return);

    trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_939 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_939_ap_ready,
        a => trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_931_ap_return,
        b => trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_939_b,
        add => xor_ln182_35_fu_3095_p2,
        ap_return => trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_939_ap_return);

    trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_947 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_947_ap_ready,
        a => trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_939_ap_return,
        b => trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_947_b,
        add => xor_ln182_36_fu_3142_p2,
        ap_return => trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_947_ap_return);

    trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_955 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_955_ap_ready,
        a => trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_947_ap_return,
        b => trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_955_b,
        add => xor_ln182_37_fu_3189_p2,
        ap_return => trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_955_ap_return);

    trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_963 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_963_ap_ready,
        a => trunc_ln657_110_reg_3938,
        b => trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_963_b,
        add => xor_ln182_38_fu_3255_p2,
        ap_return => trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_963_ap_return);

    trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_970 : component apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_970_ap_ready,
        a => trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_963_ap_return,
        b => trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_970_b,
        add => xor_ln182_39_fu_3279_p2,
        ap_return => trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_970_ap_return);

    trunc_ln657_9_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_9_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_ready,
        a => ap_const_lv40_0,
        b => ap_const_lv39_6487ED5111,
        add => xor_ln182_reg_3691,
        ap_return => trunc_ln657_9_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_return);

    trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_ready,
        a => trunc_ln657_9_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_return,
        b => ap_const_lv39_3B58CE0AC3,
        add => xor_ln182_1_reg_3696,
        ap_return => trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_return);

    trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996_ap_ready,
        a => trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_return,
        b => ap_const_lv39_1F5B75F92D,
        add => xor_ln182_2_reg_3701,
        ap_return => trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996_ap_return);

    trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1005 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1005_ap_ready,
        a => trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996_ap_return,
        b => ap_const_lv39_FEADD4D56,
        add => xor_ln182_3_fu_1641_p2,
        ap_return => trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1005_ap_return);

    trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1014 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1014_ap_ready,
        a => trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1005_ap_return,
        b => ap_const_lv39_7FD56EDCB,
        add => xor_ln182_4_fu_1665_p2,
        ap_return => trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1014_ap_return);

    trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1023 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1023_ap_ready,
        a => trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1014_ap_return,
        b => ap_const_lv39_3FFAAB775,
        add => xor_ln182_5_fu_1712_p2,
        ap_return => trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1023_ap_return);

    trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1032 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1032_ap_ready,
        a => trunc_ln657_16_reg_3732,
        b => ap_const_lv39_1FFF555BC,
        add => xor_ln182_6_reg_3737,
        ap_return => trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1032_ap_return);

    trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1040 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1040_ap_ready,
        a => trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1032_ap_return,
        b => ap_const_lv39_FFFEAAAE,
        add => xor_ln182_7_reg_3742,
        ap_return => trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1040_ap_return);

    trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049_ap_ready,
        a => trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1040_ap_return,
        b => ap_const_lv39_7FFFD555,
        add => xor_ln182_8_fu_1870_p2,
        ap_return => trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049_ap_return);

    trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1058 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1058_ap_ready,
        a => trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049_ap_return,
        b => ap_const_lv39_3FFFFAAB,
        add => xor_ln182_9_fu_1894_p2,
        ap_return => trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1058_ap_return);

    trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1067 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1067_ap_ready,
        a => trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1058_ap_return,
        b => ap_const_lv39_1FFFFF55,
        add => xor_ln182_10_fu_1941_p2,
        ap_return => trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1067_ap_return);

    trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076_ap_ready,
        a => trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1067_ap_return,
        b => ap_const_lv39_FFFFFEB,
        add => xor_ln182_11_fu_1988_p2,
        ap_return => trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076_ap_return);

    trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1085 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1085_ap_ready,
        a => trunc_ln657_34_reg_3773,
        b => ap_const_lv39_7FFFFFD,
        add => xor_ln182_12_reg_3778,
        ap_return => trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1085_ap_return);

    trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1093 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1093_ap_ready,
        a => trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1085_ap_return,
        b => ap_const_lv39_4000000,
        add => xor_ln182_13_fu_2100_p2,
        ap_return => trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1093_ap_return);

    trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1102 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1102_ap_ready,
        a => trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1093_ap_return,
        b => ap_const_lv39_2000000,
        add => xor_ln182_14_fu_2124_p2,
        ap_return => trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1102_ap_return);

    trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1111 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1111_ap_ready,
        a => trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1102_ap_return,
        b => ap_const_lv39_1000000,
        add => xor_ln182_15_fu_2171_p2,
        ap_return => trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1111_ap_return);

    trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1120 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1120_ap_ready,
        a => trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1111_ap_return,
        b => ap_const_lv39_800000,
        add => xor_ln182_16_fu_2218_p2,
        ap_return => trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1120_ap_return);

    trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129_ap_ready,
        a => trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1120_ap_return,
        b => ap_const_lv39_400000,
        add => xor_ln182_17_fu_2265_p2,
        ap_return => trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129_ap_return);

    trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1138 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1138_ap_ready,
        a => trunc_ln657_52_reg_3819,
        b => ap_const_lv39_200000,
        add => xor_ln182_18_fu_2331_p2,
        ap_return => trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1138_ap_return);

    trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1146 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1146_ap_ready,
        a => trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1138_ap_return,
        b => ap_const_lv39_100000,
        add => xor_ln182_19_fu_2355_p2,
        ap_return => trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1146_ap_return);

    trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1155 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1155_ap_ready,
        a => trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1146_ap_return,
        b => ap_const_lv39_80000,
        add => xor_ln182_20_fu_2402_p2,
        ap_return => trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1155_ap_return);

    trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164_ap_ready,
        a => trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1155_ap_return,
        b => ap_const_lv39_40000,
        add => xor_ln182_21_fu_2449_p2,
        ap_return => trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164_ap_return);

    trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1173 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1173_ap_ready,
        a => trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164_ap_return,
        b => ap_const_lv39_20000,
        add => xor_ln182_22_fu_2496_p2,
        ap_return => trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1173_ap_return);

    trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_ready,
        a => trunc_ln657_67_reg_3850,
        b => ap_const_lv39_10000,
        add => xor_ln182_23_fu_2562_p2,
        ap_return => trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_return);

    trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1190 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1190_ap_ready,
        a => trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_return,
        b => ap_const_lv39_8000,
        add => xor_ln182_24_fu_2586_p2,
        ap_return => trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1190_ap_return);

    trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_ready,
        a => trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1190_ap_return,
        b => ap_const_lv39_4000,
        add => xor_ln182_25_fu_2633_p2,
        ap_return => trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_return);

    trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_ready,
        a => trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_return,
        b => ap_const_lv39_2000,
        add => xor_ln182_26_fu_2680_p2,
        ap_return => trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_return);

    trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217_ap_ready,
        a => trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_return,
        b => ap_const_lv39_1000,
        add => xor_ln182_27_fu_2727_p2,
        ap_return => trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217_ap_return);

    trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1226 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1226_ap_ready,
        a => trunc_ln657_82_reg_3881,
        b => ap_const_lv39_800,
        add => xor_ln182_28_fu_2793_p2,
        ap_return => trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1226_ap_return);

    trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1234 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1234_ap_ready,
        a => trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1226_ap_return,
        b => ap_const_lv39_400,
        add => xor_ln182_29_fu_2817_p2,
        ap_return => trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1234_ap_return);

    trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1243 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1243_ap_ready,
        a => trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1234_ap_return,
        b => ap_const_lv39_200,
        add => xor_ln182_30_fu_2864_p2,
        ap_return => trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1243_ap_return);

    trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1252 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1252_ap_ready,
        a => trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1243_ap_return,
        b => ap_const_lv39_100,
        add => xor_ln182_31_fu_2911_p2,
        ap_return => trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1252_ap_return);

    trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1261 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1261_ap_ready,
        a => trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1252_ap_return,
        b => ap_const_lv39_80,
        add => xor_ln182_32_fu_2958_p2,
        ap_return => trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1261_ap_return);

    trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1270 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1270_ap_ready,
        a => trunc_ln657_97_reg_3917,
        b => ap_const_lv39_40,
        add => xor_ln182_33_fu_3024_p2,
        ap_return => trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1270_ap_return);

    trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1278 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1278_ap_ready,
        a => trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1270_ap_return,
        b => ap_const_lv39_20,
        add => xor_ln182_34_fu_3048_p2,
        ap_return => trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1278_ap_return);

    trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1287 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1287_ap_ready,
        a => trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1278_ap_return,
        b => ap_const_lv39_10,
        add => xor_ln182_35_fu_3095_p2,
        ap_return => trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1287_ap_return);

    trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1296 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1296_ap_ready,
        a => trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1287_ap_return,
        b => ap_const_lv39_8,
        add => xor_ln182_36_fu_3142_p2,
        ap_return => trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1296_ap_return);

    trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1305 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1305_ap_ready,
        a => trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1296_ap_return,
        b => ap_const_lv39_4,
        add => xor_ln182_37_fu_3189_p2,
        ap_return => trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1305_ap_return);

    trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1314 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1314_ap_ready,
        a => trunc_ln657_112_reg_3948,
        b => ap_const_lv39_2,
        add => xor_ln182_38_fu_3255_p2,
        ap_return => trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1314_ap_return);

    trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1322 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1322_ap_ready,
        a => trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1314_ap_return,
        b => ap_const_lv39_1,
        add => xor_ln182_39_fu_3279_p2,
        ap_return => trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1322_ap_return);

    trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1331 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1331_ap_ready,
        a => trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1322_ap_return,
        b => ap_const_lv39_0,
        add => trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1331_add,
        ap_return => trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1331_ap_return);

    trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1340 : component apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1340_ap_ready,
        a => trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1331_ap_return,
        b => ap_const_lv39_0,
        add => trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1340_add,
        ap_return => trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1340_ap_return);

    fdiv_32ns_32ns_32_6_no_dsp_1_U53 : component apskdemod_fdiv_32ns_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => y_in_int_reg,
        din1 => x_in_int_reg,
        ce => grp_fu_1349_ce,
        dout => grp_fu_1349_p2);





    ap_phi_reg_pp0_iter1_retval_0_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                if (((icmp_ln824_fu_1403_p2 = ap_const_lv1_1) and (icmp_ln832_fu_1397_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_retval_0_reg_332 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_retval_0_reg_332 <= ap_phi_reg_pp0_iter0_retval_0_reg_332;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_retval_0_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                if ((icmp_ln832_reg_3683_pp0_iter5_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter7_retval_0_reg_332 <= div_i_reg_3902;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_retval_0_reg_332 <= ap_phi_reg_pp0_iter6_retval_0_reg_332;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_retval_0_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                if ((ap_const_boolean_1 = ap_condition_963)) then 
                    ap_phi_reg_pp0_iter9_retval_0_reg_332 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_retval_0_reg_332 <= ap_phi_reg_pp0_iter8_retval_0_reg_332;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter2_retval_0_reg_332 <= ap_phi_reg_pp0_iter1_retval_0_reg_332;
                ap_phi_reg_pp0_iter3_retval_0_reg_332 <= ap_phi_reg_pp0_iter2_retval_0_reg_332;
                ap_phi_reg_pp0_iter4_retval_0_reg_332 <= ap_phi_reg_pp0_iter3_retval_0_reg_332;
                ap_phi_reg_pp0_iter5_retval_0_reg_332 <= ap_phi_reg_pp0_iter4_retval_0_reg_332;
                ap_phi_reg_pp0_iter6_retval_0_reg_332 <= ap_phi_reg_pp0_iter5_retval_0_reg_332;
                ap_phi_reg_pp0_iter8_retval_0_reg_332 <= ap_phi_reg_pp0_iter7_retval_0_reg_332;
                icmp_ln824_reg_3687_pp0_iter1_reg <= icmp_ln824_reg_3687;
                icmp_ln824_reg_3687_pp0_iter2_reg <= icmp_ln824_reg_3687_pp0_iter1_reg;
                icmp_ln824_reg_3687_pp0_iter3_reg <= icmp_ln824_reg_3687_pp0_iter2_reg;
                icmp_ln824_reg_3687_pp0_iter4_reg <= icmp_ln824_reg_3687_pp0_iter3_reg;
                icmp_ln824_reg_3687_pp0_iter5_reg <= icmp_ln824_reg_3687_pp0_iter4_reg;
                icmp_ln824_reg_3687_pp0_iter6_reg <= icmp_ln824_reg_3687_pp0_iter5_reg;
                icmp_ln824_reg_3687_pp0_iter7_reg <= icmp_ln824_reg_3687_pp0_iter6_reg;
                icmp_ln824_reg_3687_pp0_iter8_reg <= icmp_ln824_reg_3687_pp0_iter7_reg;
                icmp_ln832_reg_3683 <= icmp_ln832_fu_1397_p2;
                icmp_ln832_reg_3683_pp0_iter1_reg <= icmp_ln832_reg_3683;
                icmp_ln832_reg_3683_pp0_iter2_reg <= icmp_ln832_reg_3683_pp0_iter1_reg;
                icmp_ln832_reg_3683_pp0_iter3_reg <= icmp_ln832_reg_3683_pp0_iter2_reg;
                icmp_ln832_reg_3683_pp0_iter4_reg <= icmp_ln832_reg_3683_pp0_iter3_reg;
                icmp_ln832_reg_3683_pp0_iter5_reg <= icmp_ln832_reg_3683_pp0_iter4_reg;
                icmp_ln832_reg_3683_pp0_iter6_reg <= icmp_ln832_reg_3683_pp0_iter5_reg;
                icmp_ln832_reg_3683_pp0_iter7_reg <= icmp_ln832_reg_3683_pp0_iter6_reg;
                icmp_ln832_reg_3683_pp0_iter8_reg <= icmp_ln832_reg_3683_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln832_reg_3683_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                div_i_reg_3902 <= grp_fu_1349_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln832_fu_1397_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln824_reg_3687 <= icmp_ln824_fu_1403_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_reg_3687_pp0_iter7_reg = ap_const_lv1_0) and (icmp_ln832_reg_3683_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                icmp_ln889_reg_3976 <= icmp_ln889_fu_3363_p2;
                trunc_ln657_121_reg_3969 <= trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1340_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_fu_1403_p2 = ap_const_lv1_0) and (icmp_ln832_fu_1397_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                tmp_32_reg_3716 <= trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_ap_return(42 downto 42);
                trunc_ln1287_4_reg_3722 <= trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_ap_return(42 downto 3);
                trunc_ln1287_5_reg_3727 <= trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_ap_return(42 downto 3);
                trunc_ln657_3_reg_3706 <= trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_ap_return;
                trunc_ln657_4_reg_3711 <= trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_ap_return;
                xor_ln182_1_reg_3696 <= xor_ln182_1_fu_1534_p2;
                xor_ln182_2_reg_3701 <= xor_ln182_2_fu_1576_p2;
                xor_ln182_reg_3691 <= xor_ln182_fu_1518_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_reg_3687 = ap_const_lv1_0) and (icmp_ln832_reg_3683 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                tmp_37_reg_3757 <= trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_ap_return(42 downto 42);
                trunc_ln1287_13_reg_3763 <= trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_ap_return(42 downto 8);
                trunc_ln1287_14_reg_3768 <= trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_ap_return(42 downto 8);
                trunc_ln657_16_reg_3732 <= trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1023_ap_return;
                trunc_ln657_20_reg_3747 <= trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_ap_return;
                trunc_ln657_21_reg_3752 <= trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_ap_return;
                xor_ln182_6_reg_3737 <= xor_ln182_6_fu_1759_p2;
                xor_ln182_7_reg_3742 <= xor_ln182_7_fu_1805_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_reg_3687_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln832_reg_3683_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                tmp_42_reg_3793 <= trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_ap_return(42 downto 42);
                trunc_ln1287_23_reg_3799 <= trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_ap_return(42 downto 13);
                trunc_ln1287_24_reg_3804 <= trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_ap_return(42 downto 13);
                trunc_ln657_34_reg_3773 <= trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076_ap_return;
                trunc_ln657_35_reg_3783 <= trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_ap_return;
                trunc_ln657_36_reg_3788 <= trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_ap_return;
                xor_ln182_12_reg_3778 <= xor_ln182_12_fu_2035_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_reg_3687_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln832_reg_3683_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                tmp_47_reg_3824 <= trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_ap_return(42 downto 42);
                trunc_ln1287_33_reg_3830 <= trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_ap_return(42 downto 18);
                trunc_ln1287_34_reg_3835 <= trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_799_ap_return(42 downto 18);
                trunc_ln657_50_reg_3809 <= trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_799_ap_return;
                trunc_ln657_51_reg_3814 <= trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_ap_return;
                trunc_ln657_52_reg_3819 <= trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_reg_3687_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln832_reg_3683_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                tmp_52_reg_3855 <= trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_ap_return(42 downto 42);
                trunc_ln1287_43_reg_3861 <= trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_ap_return(42 downto 23);
                trunc_ln1287_44_reg_3866 <= trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_return(42 downto 23);
                trunc_ln657_65_reg_3840 <= trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_return;
                trunc_ln657_66_reg_3845 <= trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_ap_return;
                trunc_ln657_67_reg_3850 <= trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1173_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_reg_3687_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln832_reg_3683_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                tmp_57_reg_3886 <= trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_return(42 downto 42);
                trunc_ln1287_53_reg_3892 <= trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_return(42 downto 28);
                trunc_ln1287_54_reg_3897 <= trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_877_ap_return(42 downto 28);
                trunc_ln657_80_reg_3871 <= trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_877_ap_return;
                trunc_ln657_81_reg_3876 <= trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_return;
                trunc_ln657_82_reg_3881 <= trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_reg_3687_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln832_reg_3683_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                tmp_62_reg_3922 <= trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_ap_return(42 downto 42);
                trunc_ln1287_63_reg_3928 <= trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_ap_return(42 downto 33);
                trunc_ln1287_64_reg_3933 <= trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_916_ap_return(42 downto 33);
                trunc_ln657_95_reg_3907 <= trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_916_ap_return;
                trunc_ln657_96_reg_3912 <= trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_ap_return;
                trunc_ln657_97_reg_3917 <= trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1261_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_reg_3687_pp0_iter6_reg = ap_const_lv1_0) and (icmp_ln832_reg_3683_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                tmp_67_reg_3953 <= trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_ap_return(42 downto 42);
                trunc_ln1287_73_reg_3959 <= trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_ap_return(42 downto 38);
                trunc_ln1287_74_reg_3964 <= trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_955_ap_return(42 downto 38);
                trunc_ln657_110_reg_3938 <= trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_955_ap_return;
                trunc_ln657_111_reg_3943 <= trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_ap_return;
                trunc_ln657_112_reg_3948 <= trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1305_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                x_in_int_reg <= x_in;
                y_in_int_reg <= y_in;
            end if;
        end if;
    end process;
    LD_fu_3664_p1 <= p_Result_30_fu_3652_p5(32 - 1 downto 0);
    add_ln908_fu_3552_p2 <= std_logic_vector(unsigned(sub_ln898_fu_3418_p2) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln918_fu_3638_p2 <= std_logic_vector(unsigned(sub_ln918_fu_3632_p2) + unsigned(select_ln897_fu_3620_p3));
    and_ln903_1_fu_3522_p2 <= (xor_ln903_fu_3502_p2 and p_Result_29_fu_3508_p3);
    and_ln903_fu_3482_p2 <= (tmp_V_2_fu_3381_p3 and or_ln903_1_fu_3476_p2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_963_assign_proc : process(icmp_ln832_reg_3683_pp0_iter7_reg, icmp_ln824_reg_3687_pp0_iter7_reg, icmp_ln889_fu_3363_p2)
    begin
                ap_condition_963 <= ((icmp_ln824_reg_3687_pp0_iter7_reg = ap_const_lv1_0) and (icmp_ln832_reg_3683_pp0_iter7_reg = ap_const_lv1_0) and (icmp_ln889_fu_3363_p2 = ap_const_lv1_1));
    end process;


    ap_phi_mux_retval_0_phi_fu_336_p8_assign_proc : process(icmp_ln832_reg_3683_pp0_iter8_reg, icmp_ln824_reg_3687_pp0_iter8_reg, icmp_ln889_reg_3976, ap_phi_reg_pp0_iter9_retval_0_reg_332, bitcast_ln698_fu_3668_p1)
    begin
        if (((icmp_ln824_reg_3687_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln832_reg_3683_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln889_reg_3976 = ap_const_lv1_0))) then 
            ap_phi_mux_retval_0_phi_fu_336_p8 <= bitcast_ln698_fu_3668_p1;
        else 
            ap_phi_mux_retval_0_phi_fu_336_p8 <= ap_phi_reg_pp0_iter9_retval_0_reg_332;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_retval_0_reg_332 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_return <= ap_phi_mux_retval_0_phi_fu_336_p8;
    bitcast_ln698_fu_3668_p1 <= LD_fu_3664_p1;
    data_V_1_fu_1369_p1 <= y_in_int_reg;
    data_V_fu_1355_p1 <= x_in_int_reg;

    grp_fu_1349_ce_assign_proc : process(ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
            grp_fu_1349_ce <= ap_const_logic_1;
        else 
            grp_fu_1349_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln824_fu_1403_p2 <= "1" when (tmp_76_fu_1373_p4 = ap_const_lv8_0) else "0";
    icmp_ln832_fu_1397_p2 <= "1" when (unsigned(ret_fu_1387_p2) < unsigned(zext_ln832_fu_1393_p1)) else "0";
    icmp_ln889_fu_3363_p2 <= "1" when (trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1340_ap_return = ap_const_lv40_0) else "0";
    icmp_ln900_fu_3440_p2 <= "1" when (signed(tmp_72_fu_3430_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln903_fu_3488_p2 <= "0" when (and_ln903_fu_3482_p2 = ap_const_lv40_0) else "1";
    icmp_ln908_fu_3516_p2 <= "1" when (signed(lsb_index_fu_3424_p2) > signed(ap_const_lv32_0)) else "0";
    isNeg_fu_1457_p3 <= ret_6_fu_1409_p2(8 downto 8);
    l_fu_3414_p1 <= tmp_fu_3406_p3(32 - 1 downto 0);
    lsb_index_fu_3424_p2 <= std_logic_vector(unsigned(sub_ln898_fu_3418_p2) + unsigned(ap_const_lv32_FFFFFFE8));
    lshr_ln901_fu_3460_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv40_FFFFFFFFFF),to_integer(unsigned('0' & zext_ln901_fu_3456_p1(31-1 downto 0)))));
    lshr_ln908_fu_3562_p2 <= std_logic_vector(shift_right(unsigned(tmp_V_2_fu_3381_p3),to_integer(unsigned('0' & zext_ln908_fu_3558_p1(31-1 downto 0)))));
    m_1_fu_3592_p2 <= std_logic_vector(unsigned(zext_ln905_fu_3584_p1) + unsigned(zext_ln915_fu_3588_p1));
    m_4_fu_3598_p4 <= m_1_fu_3592_p2(40 downto 1);
    m_fu_3576_p3 <= 
        lshr_ln908_fu_3562_p2 when (icmp_ln908_fu_3516_p2(0) = '1') else 
        shl_ln909_fu_3538_p2;
    or_ln903_1_fu_3476_p2 <= (shl_ln903_fu_3470_p2 or lshr_ln901_fu_3460_p2);
    p_Result_23_fu_3612_p3 <= m_1_fu_3592_p2(25 downto 25);
    p_Result_25_fu_1415_p1 <= data_V_fu_1355_p1(23 - 1 downto 0);
    p_Result_26_fu_1439_p1 <= data_V_1_fu_1369_p1(23 - 1 downto 0);
    p_Result_27_fu_3369_p3 <= trunc_ln657_121_reg_3969(39 downto 39);
    p_Result_28_fu_3398_p3 <= (ap_const_lv24_FFFFFF & p_Result_s_fu_3388_p4);
    p_Result_29_fu_3508_p3 <= tmp_V_2_fu_3381_p3(to_integer(unsigned(lsb_index_fu_3424_p2)) downto to_integer(unsigned(lsb_index_fu_3424_p2))) when (to_integer(unsigned(lsb_index_fu_3424_p2))>= 0 and to_integer(unsigned(lsb_index_fu_3424_p2))<=39) else "-";
    p_Result_30_fu_3652_p5 <= (zext_ln905_1_fu_3608_p1(63 downto 32) & tmp_s_fu_3644_p3 & zext_ln905_1_fu_3608_p1(22 downto 0));
    
    p_Result_s_fu_3388_p4_proc : process(tmp_V_2_fu_3381_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(40+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(40+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(40 - 1 downto 0);
    variable p_Result_s_fu_3388_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(40 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(40 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(40 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_27(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := tmp_V_2_fu_3381_p3;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(40-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(40-1-unsigned(ap_const_lv32_27(6-1 downto 0)));
            for p_Result_s_fu_3388_p4_i in 0 to 40-1 loop
                v0_cpy(p_Result_s_fu_3388_p4_i) := tmp_V_2_fu_3381_p3(40-1-p_Result_s_fu_3388_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(40-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_3388_p4 <= resvalue(40-1 downto 0);
    end process;

    r_V_31_fu_1493_p2 <= std_logic_vector(shift_right(unsigned(zext_ln710_2_fu_1453_p1),to_integer(unsigned('0' & sh_prom_i_i_i_cast_cast_cast_cast_fu_1483_p1(31-1 downto 0)))));
    r_V_33_fu_1499_p3 <= 
        r_V_fu_1487_p2 when (isNeg_fu_1457_p3(0) = '1') else 
        r_V_31_fu_1493_p2;
    r_V_fu_1487_p2 <= std_logic_vector(shift_left(unsigned(zext_ln710_2_fu_1453_p1),to_integer(unsigned('0' & sh_prom_i_i_i_cast_cast_cast_cast_fu_1483_p1(31-1 downto 0)))));
    ret_6_fu_1409_p2 <= std_logic_vector(unsigned(zext_ln832_fu_1393_p1) - unsigned(zext_ln1300_fu_1383_p1));
    ret_fu_1387_p2 <= std_logic_vector(unsigned(zext_ln1300_fu_1383_p1) + unsigned(ap_const_lv9_B));
    select_ln897_fu_3620_p3 <= 
        ap_const_lv8_7F when (p_Result_23_fu_3612_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln900_fu_3544_p3 <= 
        icmp_ln903_fu_3488_p2 when (icmp_ln900_fu_3440_p2(0) = '1') else 
        p_Result_29_fu_3508_p3;
    select_ln908_fu_3568_p3 <= 
        select_ln900_fu_3544_p3 when (icmp_ln908_fu_3516_p2(0) = '1') else 
        and_ln903_1_fu_3522_p2;
    sh_prom_i_i_i_cast_cast_cast_cast_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_prom_i_i_i_cast_cast_cast_fu_1479_p1),43));
        sh_prom_i_i_i_cast_cast_cast_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_1471_p3),32));

    shl_ln903_fu_3470_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv40_1),to_integer(unsigned('0' & zext_ln903_fu_3466_p1(31-1 downto 0)))));
    shl_ln909_fu_3538_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_2_fu_3381_p3),to_integer(unsigned('0' & zext_ln909_fu_3534_p1(31-1 downto 0)))));
    sub_ln1321_fu_1465_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(ret_6_fu_1409_p2));
    sub_ln898_fu_3418_p2 <= std_logic_vector(unsigned(ap_const_lv32_28) - unsigned(l_fu_3414_p1));
    sub_ln901_fu_3450_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(trunc_ln901_fu_3446_p1));
    sub_ln909_fu_3528_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln898_fu_3418_p2));
    sub_ln918_fu_3632_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) - unsigned(trunc_ln897_fu_3628_p1));
    tmp_29_fu_1509_p3 <= r_V_33_fu_1499_p3(42 downto 42);
    tmp_30_fu_1525_p3 <= trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return(42 downto 42);
    tmp_31_fu_1567_p3 <= trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return(42 downto 42);
    tmp_33_fu_1656_p3 <= trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_ap_return(42 downto 42);
    tmp_34_fu_1703_p3 <= trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_ap_return(42 downto 42);
    tmp_35_fu_1750_p3 <= trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_ap_return(42 downto 42);
    tmp_36_fu_1796_p3 <= trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_ap_return(42 downto 42);
    tmp_38_fu_1885_p3 <= trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_ap_return(42 downto 42);
    tmp_39_fu_1932_p3 <= trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_ap_return(42 downto 42);
    tmp_40_fu_1979_p3 <= trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return(42 downto 42);
    tmp_41_fu_2026_p3 <= trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_ap_return(42 downto 42);
    tmp_43_fu_2115_p3 <= trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_ap_return(42 downto 42);
    tmp_44_fu_2162_p3 <= trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_ap_return(42 downto 42);
    tmp_45_fu_2209_p3 <= trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_ap_return(42 downto 42);
    tmp_46_fu_2256_p3 <= trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_ap_return(42 downto 42);
    tmp_48_fu_2346_p3 <= trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return(42 downto 42);
    tmp_49_fu_2393_p3 <= trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return(42 downto 42);
    tmp_50_fu_2440_p3 <= trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_ap_return(42 downto 42);
    tmp_51_fu_2487_p3 <= trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_ap_return(42 downto 42);
    tmp_53_fu_2577_p3 <= trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_ap_return(42 downto 42);
    tmp_54_fu_2624_p3 <= trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_ap_return(42 downto 42);
    tmp_55_fu_2671_p3 <= trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_ap_return(42 downto 42);
    tmp_56_fu_2718_p3 <= trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_ap_return(42 downto 42);
    tmp_58_fu_2808_p3 <= trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_ap_return(42 downto 42);
    tmp_59_fu_2855_p3 <= trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_ap_return(42 downto 42);
    tmp_60_fu_2902_p3 <= trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_ap_return(42 downto 42);
    tmp_61_fu_2949_p3 <= trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_ap_return(42 downto 42);
    tmp_63_fu_3039_p3 <= trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_ap_return(42 downto 42);
    tmp_64_fu_3086_p3 <= trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_ap_return(42 downto 42);
    tmp_65_fu_3133_p3 <= trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_ap_return(42 downto 42);
    tmp_66_fu_3180_p3 <= trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_return(42 downto 42);
    tmp_68_fu_3270_p3 <= trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_ap_return(42 downto 42);
    tmp_69_fu_3317_p3 <= trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_ap_return(42 downto 42);
    tmp_70_fu_3348_p3 <= trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_ap_return(42 downto 42);
    tmp_72_fu_3430_p4 <= lsb_index_fu_3424_p2(31 downto 1);
    tmp_73_fu_3494_p3 <= lsb_index_fu_3424_p2(31 downto 31);
    tmp_75_fu_1359_p4 <= data_V_fu_1355_p1(30 downto 23);
    tmp_76_fu_1373_p4 <= data_V_1_fu_1369_p1(30 downto 23);
    tmp_V_2_fu_3381_p3 <= 
        tmp_V_fu_3376_p2 when (p_Result_27_fu_3369_p3(0) = '1') else 
        trunc_ln657_121_reg_3969;
    tmp_V_fu_3376_p2 <= std_logic_vector(unsigned(ap_const_lv40_0) - unsigned(trunc_ln657_121_reg_3969));
    
    tmp_fu_3406_p3_proc : process(p_Result_28_fu_3398_p3)
    begin
        tmp_fu_3406_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 0 to 64 - 1 loop
            if p_Result_28_fu_3398_p3(i) = '1' then
                tmp_fu_3406_p3 <= std_logic_vector(to_unsigned(i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_s_fu_3644_p3 <= (p_Result_27_fu_3369_p3 & add_ln918_fu_3638_p2);
    trunc_ln1287_10_fu_1781_p4 <= trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_return(42 downto 6);
    trunc_ln1287_11_fu_1812_p4 <= trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_ap_return(42 downto 7);
    trunc_ln1287_12_fu_1827_p4 <= trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_ap_return(42 downto 7);
    trunc_ln1287_15_fu_1902_p4 <= trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_ap_return(42 downto 9);
    trunc_ln1287_16_fu_1917_p4 <= trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_729_ap_return(42 downto 9);
    trunc_ln1287_17_fu_1949_p4 <= trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_ap_return(42 downto 10);
    trunc_ln1287_18_fu_1964_p4 <= trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_736_ap_return(42 downto 10);
    trunc_ln1287_19_fu_1996_p4 <= trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return(42 downto 11);
    trunc_ln1287_20_fu_2011_p4 <= trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_744_ap_return(42 downto 11);
    trunc_ln1287_21_fu_2042_p4 <= trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_ap_return(42 downto 12);
    trunc_ln1287_22_fu_2057_p4 <= trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_752_ap_return(42 downto 12);
    trunc_ln1287_25_fu_2132_p4 <= trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_ap_return(42 downto 14);
    trunc_ln1287_26_fu_2147_p4 <= trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_return(42 downto 14);
    trunc_ln1287_27_fu_2179_p4 <= trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_ap_return(42 downto 15);
    trunc_ln1287_28_fu_2194_p4 <= trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_return(42 downto 15);
    trunc_ln1287_29_fu_2226_p4 <= trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_ap_return(42 downto 16);
    trunc_ln1287_2_fu_1583_p4 <= trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return(42 downto 2);
    trunc_ln1287_30_fu_2241_p4 <= trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_783_ap_return(42 downto 16);
    trunc_ln1287_31_fu_2273_p4 <= trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_ap_return(42 downto 17);
    trunc_ln1287_32_fu_2288_p4 <= trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_791_ap_return(42 downto 17);
    trunc_ln1287_35_fu_2363_p4 <= trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return(42 downto 19);
    trunc_ln1287_36_fu_2378_p4 <= trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_807_ap_return(42 downto 19);
    trunc_ln1287_37_fu_2410_p4 <= trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return(42 downto 20);
    trunc_ln1287_38_fu_2425_p4 <= trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_814_ap_return(42 downto 20);
    trunc_ln1287_39_fu_2457_p4 <= trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_ap_return(42 downto 21);
    trunc_ln1287_3_fu_1598_p4 <= trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_ap_return(42 downto 2);
    trunc_ln1287_40_fu_2472_p4 <= trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_822_ap_return(42 downto 21);
    trunc_ln1287_41_fu_2504_p4 <= trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_ap_return(42 downto 22);
    trunc_ln1287_42_fu_2519_p4 <= trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_830_ap_return(42 downto 22);
    trunc_ln1287_45_fu_2594_p4 <= trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_ap_return(42 downto 24);
    trunc_ln1287_46_fu_2609_p4 <= trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_846_ap_return(42 downto 24);
    trunc_ln1287_47_fu_2641_p4 <= trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_ap_return(42 downto 25);
    trunc_ln1287_48_fu_2656_p4 <= trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_853_ap_return(42 downto 25);
    trunc_ln1287_49_fu_2688_p4 <= trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_ap_return(42 downto 26);
    trunc_ln1287_50_fu_2703_p4 <= trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_861_ap_return(42 downto 26);
    trunc_ln1287_51_fu_2735_p4 <= trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_ap_return(42 downto 27);
    trunc_ln1287_52_fu_2750_p4 <= trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_869_ap_return(42 downto 27);
    trunc_ln1287_55_fu_2825_p4 <= trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_ap_return(42 downto 29);
    trunc_ln1287_56_fu_2840_p4 <= trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_885_ap_return(42 downto 29);
    trunc_ln1287_57_fu_2872_p4 <= trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_ap_return(42 downto 30);
    trunc_ln1287_58_fu_2887_p4 <= trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_892_ap_return(42 downto 30);
    trunc_ln1287_59_fu_2919_p4 <= trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_ap_return(42 downto 31);
    trunc_ln1287_60_fu_2934_p4 <= trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_900_ap_return(42 downto 31);
    trunc_ln1287_61_fu_2966_p4 <= trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_ap_return(42 downto 32);
    trunc_ln1287_62_fu_2981_p4 <= trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_return(42 downto 32);
    trunc_ln1287_65_fu_3056_p4 <= trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_ap_return(42 downto 34);
    trunc_ln1287_66_fu_3071_p4 <= trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_924_ap_return(42 downto 34);
    trunc_ln1287_67_fu_3103_p4 <= trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_ap_return(42 downto 35);
    trunc_ln1287_68_fu_3118_p4 <= trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_931_ap_return(42 downto 35);
    trunc_ln1287_69_fu_3150_p4 <= trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_ap_return(42 downto 36);
    trunc_ln1287_6_fu_1673_p4 <= trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_ap_return(42 downto 4);
    trunc_ln1287_70_fu_3165_p4 <= trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_939_ap_return(42 downto 36);
    trunc_ln1287_71_fu_3197_p4 <= trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_return(42 downto 37);
    trunc_ln1287_72_fu_3212_p4 <= trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_947_ap_return(42 downto 37);
    trunc_ln1287_75_fu_3287_p4 <= trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_ap_return(42 downto 39);
    trunc_ln1287_76_fu_3302_p4 <= trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_963_ap_return(42 downto 39);
    trunc_ln1287_77_fu_3333_p4 <= trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_970_ap_return(42 downto 40);
    trunc_ln1287_7_fu_1688_p4 <= trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_690_ap_return(42 downto 4);
    trunc_ln1287_8_fu_1720_p4 <= trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_ap_return(42 downto 5);
    trunc_ln1287_9_fu_1735_p4 <= trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_697_ap_return(42 downto 5);
    trunc_ln1287_s_fu_1766_p4 <= trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_ap_return(42 downto 6);
        trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_931_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_65_fu_3056_p4),43));

    trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_add <= trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_ap_return(42);
        trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_66_fu_3071_p4),42));

        trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_939_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_67_fu_3103_p4),43));

    trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_add <= trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_612_ap_return(42);
        trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_68_fu_3118_p4),42));

        trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_947_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_69_fu_3150_p4),43));

    trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_add <= trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_620_ap_return(42);
        trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_70_fu_3165_p4),42));

        trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_955_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_71_fu_3197_p4),43));

    trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_add <= trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_return(42);
        trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_636_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_72_fu_3212_p4),42));

        trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_963_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_73_reg_3959),43));

    trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_add <= tmp_67_reg_3953(0);
        trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_74_reg_3964),42));

        trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_970_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_75_fu_3287_p4),43));

    trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_add <= trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_644_ap_return(42);
        trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_76_fu_3302_p4),42));

    trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_add <= trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_651_ap_return(42);
        trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_659_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_77_fu_3333_p4),42));

        trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_697_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_6_fu_1673_p4),43));

    trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1331_add <= (tmp_69_fu_3317_p3 xor ap_const_lv1_1);
    trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1340_add <= (tmp_70_fu_3348_p3 xor ap_const_lv1_1);
    trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_add <= trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_ap_return(42);
        trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_7_fu_1688_p4),42));

        trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_8_fu_1720_p4),43));

    trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_add <= trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_378_ap_return(42);
        trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_9_fu_1735_p4),42));

    trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_add <= (tmp_35_fu_1750_p3 xor ap_const_lv1_1);
        trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_713_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_s_fu_1766_p4),43));

    trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_add <= trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_386_ap_return(42);
        trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_10_fu_1781_p4),42));

    trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_add <= trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return(42);
    trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_b <= trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_ap_return(42 downto 1);
    trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_add <= (tmp_36_fu_1796_p3 xor ap_const_lv1_1);
        trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_721_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_11_fu_1812_p4),43));

    trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_add <= trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_394_ap_return(42);
        trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_402_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_12_fu_1827_p4),42));

        trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_729_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_13_reg_3763),43));

    trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_add <= tmp_37_reg_3757(0);
        trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_14_reg_3768),42));

        trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_736_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_15_fu_1902_p4),43));

    trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_add <= trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_410_ap_return(42);
        trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_16_fu_1917_p4),42));

        trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_744_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_17_fu_1949_p4),43));

    trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_add <= trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_417_ap_return(42);
        trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_18_fu_1964_p4),42));

        trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_752_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_19_fu_1996_p4),43));

    trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_add <= trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return(42);
        trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_20_fu_2011_p4),42));

    trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_add <= (tmp_41_fu_2026_p3 xor ap_const_lv1_1);
        trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_760_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_21_fu_2042_p4),43));

    trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_add <= trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_433_ap_return(42);
        trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_441_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_22_fu_2057_p4),42));

        trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_23_reg_3799),43));

    trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_add <= tmp_42_reg_3793(0);
        trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_24_reg_3804),42));

    trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_add <= (tmp_31_fu_1567_p3 xor ap_const_lv1_1);
        trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_682_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_2_fu_1583_p4),43));

        trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_25_fu_2132_p4),43));

    trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_add <= trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_449_ap_return(42);
        trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_26_fu_2147_p4),42));

        trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_783_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_27_fu_2179_p4),43));

    trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_add <= trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_456_ap_return(42);
        trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_28_fu_2194_p4),42));

        trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_791_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_29_fu_2226_p4),43));

    trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_add <= trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_464_ap_return(42);
        trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_30_fu_2241_p4),42));

    trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_add <= trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return(42);
        trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_363_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_3_fu_1598_p4),42));

        trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_799_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_31_fu_2273_p4),43));

    trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_add <= trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_472_ap_return(42);
        trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_480_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_32_fu_2288_p4),42));

        trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_807_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_33_reg_3830),43));

    trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_add <= tmp_47_reg_3824(0);
        trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_34_reg_3835),42));

        trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_814_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_35_fu_2363_p4),43));

    trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_add <= trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return(42);
        trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_36_fu_2378_p4),42));

        trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_822_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_37_fu_2410_p4),43));

    trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_add <= trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return(42);
        trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_38_fu_2425_p4),42));

        trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_830_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_39_fu_2457_p4),43));

    trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_add <= trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_503_ap_return(42);
        trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_40_fu_2472_p4),42));

        trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_41_fu_2504_p4),43));

    trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_add <= trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_511_ap_return(42);
        trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_519_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_42_fu_2519_p4),42));

        trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_846_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_43_reg_3861),43));

    trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_add <= tmp_52_reg_3855(0);
        trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_44_reg_3866),42));

        trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_690_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_4_reg_3722),43));

        trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_853_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_45_fu_2594_p4),43));

    trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_add <= trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_527_ap_return(42);
        trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_46_fu_2609_p4),42));

        trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_861_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_47_fu_2641_p4),43));

    trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_add <= trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_534_ap_return(42);
        trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_48_fu_2656_p4),42));

        trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_869_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_49_fu_2688_p4),43));

    trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_add <= trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_542_ap_return(42);
        trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_50_fu_2703_p4),42));

    trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_add <= tmp_32_reg_3716(0);
        trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_371_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_5_reg_3727),42));

        trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_877_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_51_fu_2735_p4),43));

    trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_add <= trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_550_ap_return(42);
        trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_52_fu_2750_p4),42));

        trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_885_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_53_reg_3892),43));

    trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_add <= tmp_57_reg_3886(0);
        trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_54_reg_3897),42));

        trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_892_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_55_fu_2825_p4),43));

    trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_add <= trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_566_ap_return(42);
        trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_56_fu_2840_p4),42));

        trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_900_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_57_fu_2872_p4),43));

    trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_add <= r_V_33_fu_1499_p3(42);
    trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_b <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_V_fu_1419_p4),42));
    trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_add <= trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_573_ap_return(42);
        trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_58_fu_2887_p4),42));

        trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_59_fu_2919_p4),43));

    trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_add <= trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_581_ap_return(42);
        trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_60_fu_2934_p4),42));

        trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_916_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_61_fu_2966_p4),43));

    trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_add <= trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_589_ap_return(42);
        trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_597_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_62_fu_2981_p4),42));

        trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_924_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_63_reg_3928),43));

    trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_add <= tmp_62_reg_3922(0);
        trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_605_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1287_64_reg_3933),42));

    trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_add <= (tmp_30_fu_1525_p3 xor ap_const_lv1_1);
        trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_674_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln6_fu_1541_p4),43));

    trunc_ln6_fu_1541_p4 <= trunc_ln657_8_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return(42 downto 1);
    trunc_ln897_fu_3628_p1 <= tmp_fu_3406_p3(8 - 1 downto 0);
    trunc_ln901_fu_3446_p1 <= sub_ln898_fu_3418_p2(6 - 1 downto 0);
    trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_a <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_V_fu_1419_p4),43));
    trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_667_add <= (tmp_29_fu_1509_p3 xor ap_const_lv1_1);
    ush_fu_1471_p3 <= 
        sub_ln1321_fu_1465_p2 when (isNeg_fu_1457_p3(0) = '1') else 
        ret_6_fu_1409_p2;
    x_V_fu_1419_p4 <= ((ap_const_lv1_1 & p_Result_25_fu_1415_p1) & ap_const_lv16_0);
    xor_ln182_10_fu_1941_p2 <= (tmp_39_fu_1932_p3 xor ap_const_lv1_1);
    xor_ln182_11_fu_1988_p2 <= (tmp_40_fu_1979_p3 xor ap_const_lv1_1);
    xor_ln182_12_fu_2035_p2 <= (tmp_41_fu_2026_p3 xor ap_const_lv1_1);
    xor_ln182_13_fu_2100_p2 <= (tmp_42_reg_3793 xor ap_const_lv1_1);
    xor_ln182_14_fu_2124_p2 <= (tmp_43_fu_2115_p3 xor ap_const_lv1_1);
    xor_ln182_15_fu_2171_p2 <= (tmp_44_fu_2162_p3 xor ap_const_lv1_1);
    xor_ln182_16_fu_2218_p2 <= (tmp_45_fu_2209_p3 xor ap_const_lv1_1);
    xor_ln182_17_fu_2265_p2 <= (tmp_46_fu_2256_p3 xor ap_const_lv1_1);
    xor_ln182_18_fu_2331_p2 <= (tmp_47_reg_3824 xor ap_const_lv1_1);
    xor_ln182_19_fu_2355_p2 <= (tmp_48_fu_2346_p3 xor ap_const_lv1_1);
    xor_ln182_1_fu_1534_p2 <= (tmp_30_fu_1525_p3 xor ap_const_lv1_1);
    xor_ln182_20_fu_2402_p2 <= (tmp_49_fu_2393_p3 xor ap_const_lv1_1);
    xor_ln182_21_fu_2449_p2 <= (tmp_50_fu_2440_p3 xor ap_const_lv1_1);
    xor_ln182_22_fu_2496_p2 <= (tmp_51_fu_2487_p3 xor ap_const_lv1_1);
    xor_ln182_23_fu_2562_p2 <= (tmp_52_reg_3855 xor ap_const_lv1_1);
    xor_ln182_24_fu_2586_p2 <= (tmp_53_fu_2577_p3 xor ap_const_lv1_1);
    xor_ln182_25_fu_2633_p2 <= (tmp_54_fu_2624_p3 xor ap_const_lv1_1);
    xor_ln182_26_fu_2680_p2 <= (tmp_55_fu_2671_p3 xor ap_const_lv1_1);
    xor_ln182_27_fu_2727_p2 <= (tmp_56_fu_2718_p3 xor ap_const_lv1_1);
    xor_ln182_28_fu_2793_p2 <= (tmp_57_reg_3886 xor ap_const_lv1_1);
    xor_ln182_29_fu_2817_p2 <= (tmp_58_fu_2808_p3 xor ap_const_lv1_1);
    xor_ln182_2_fu_1576_p2 <= (tmp_31_fu_1567_p3 xor ap_const_lv1_1);
    xor_ln182_30_fu_2864_p2 <= (tmp_59_fu_2855_p3 xor ap_const_lv1_1);
    xor_ln182_31_fu_2911_p2 <= (tmp_60_fu_2902_p3 xor ap_const_lv1_1);
    xor_ln182_32_fu_2958_p2 <= (tmp_61_fu_2949_p3 xor ap_const_lv1_1);
    xor_ln182_33_fu_3024_p2 <= (tmp_62_reg_3922 xor ap_const_lv1_1);
    xor_ln182_34_fu_3048_p2 <= (tmp_63_fu_3039_p3 xor ap_const_lv1_1);
    xor_ln182_35_fu_3095_p2 <= (tmp_64_fu_3086_p3 xor ap_const_lv1_1);
    xor_ln182_36_fu_3142_p2 <= (tmp_65_fu_3133_p3 xor ap_const_lv1_1);
    xor_ln182_37_fu_3189_p2 <= (tmp_66_fu_3180_p3 xor ap_const_lv1_1);
    xor_ln182_38_fu_3255_p2 <= (tmp_67_reg_3953 xor ap_const_lv1_1);
    xor_ln182_39_fu_3279_p2 <= (tmp_68_fu_3270_p3 xor ap_const_lv1_1);
    xor_ln182_3_fu_1641_p2 <= (tmp_32_reg_3716 xor ap_const_lv1_1);
    xor_ln182_4_fu_1665_p2 <= (tmp_33_fu_1656_p3 xor ap_const_lv1_1);
    xor_ln182_5_fu_1712_p2 <= (tmp_34_fu_1703_p3 xor ap_const_lv1_1);
    xor_ln182_6_fu_1759_p2 <= (tmp_35_fu_1750_p3 xor ap_const_lv1_1);
    xor_ln182_7_fu_1805_p2 <= (tmp_36_fu_1796_p3 xor ap_const_lv1_1);
    xor_ln182_8_fu_1870_p2 <= (tmp_37_reg_3757 xor ap_const_lv1_1);
    xor_ln182_9_fu_1894_p2 <= (tmp_38_fu_1885_p3 xor ap_const_lv1_1);
    xor_ln182_fu_1518_p2 <= (tmp_29_fu_1509_p3 xor ap_const_lv1_1);
    xor_ln903_fu_3502_p2 <= (tmp_73_fu_3494_p3 xor ap_const_lv1_1);
    y_V_fu_1443_p4 <= ((ap_const_lv1_1 & p_Result_26_fu_1439_p1) & ap_const_lv16_0);
    zext_ln1300_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_1373_p4),9));
    zext_ln710_2_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_fu_1443_p4),43));
    zext_ln832_fu_1393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_75_fu_1359_p4),9));
    zext_ln901_fu_3456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln901_fu_3450_p2),40));
    zext_ln903_fu_3466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lsb_index_fu_3424_p2),40));
    zext_ln905_1_fu_3608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_4_fu_3598_p4),64));
    zext_ln905_fu_3584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_fu_3576_p3),41));
    zext_ln908_fu_3558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln908_fu_3552_p2),40));
    zext_ln909_fu_3534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln909_fu_3528_p2),40));
    zext_ln915_fu_3588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln908_fu_3568_p3),41));
end behav;
