TimeQuest Timing Analyzer report for PROYECT_FINAL
Wed May 28 01:53:57 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
 16. Slow 1200mV 85C Model Setup: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Hold: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
 24. Slow 1200mV 85C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. MTBF Summary
 43. Synchronizer Summary
 44. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 71. Slow 1200mV 0C Model Fmax Summary
 72. Slow 1200mV 0C Model Setup Summary
 73. Slow 1200mV 0C Model Hold Summary
 74. Slow 1200mV 0C Model Recovery Summary
 75. Slow 1200mV 0C Model Removal Summary
 76. Slow 1200mV 0C Model Minimum Pulse Width Summary
 77. Slow 1200mV 0C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
 78. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 79. Slow 1200mV 0C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
 80. Slow 1200mV 0C Model Setup: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 81. Slow 1200mV 0C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
 82. Slow 1200mV 0C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
 83. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 84. Slow 1200mV 0C Model Hold: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 85. Slow 1200mV 0C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
 86. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 87. Slow 1200mV 0C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
 88. Slow 1200mV 0C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
 89. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 90. Slow 1200mV 0C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Propagation Delay
101. Minimum Propagation Delay
102. Output Enable Times
103. Minimum Output Enable Times
104. Output Disable Times
105. Minimum Output Disable Times
106. MTBF Summary
107. Synchronizer Summary
108. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
135. Fast 1200mV 0C Model Setup Summary
136. Fast 1200mV 0C Model Hold Summary
137. Fast 1200mV 0C Model Recovery Summary
138. Fast 1200mV 0C Model Removal Summary
139. Fast 1200mV 0C Model Minimum Pulse Width Summary
140. Fast 1200mV 0C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
141. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
142. Fast 1200mV 0C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
143. Fast 1200mV 0C Model Setup: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
144. Fast 1200mV 0C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
145. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
146. Fast 1200mV 0C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
147. Fast 1200mV 0C Model Hold: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
148. Fast 1200mV 0C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
149. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
150. Fast 1200mV 0C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
151. Fast 1200mV 0C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
152. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
153. Fast 1200mV 0C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
154. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'
155. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
157. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'
158. Fast 1200mV 0C Model Minimum Pulse Width: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
159. Setup Times
160. Hold Times
161. Clock to Output Times
162. Minimum Clock to Output Times
163. Propagation Delay
164. Minimum Propagation Delay
165. Output Enable Times
166. Minimum Output Enable Times
167. Output Disable Times
168. Minimum Output Disable Times
169. MTBF Summary
170. Synchronizer Summary
171. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
198. Multicorner Timing Analysis Summary
199. Setup Times
200. Hold Times
201. Clock to Output Times
202. Minimum Clock to Output Times
203. Propagation Delay
204. Minimum Propagation Delay
205. Board Trace Model Assignments
206. Input Transition Times
207. Signal Integrity Metrics (Slow 1200mv 0c Model)
208. Signal Integrity Metrics (Slow 1200mv 85c Model)
209. Signal Integrity Metrics (Fast 1200mv 0c Model)
210. Setup Transfers
211. Hold Transfers
212. Recovery Transfers
213. Removal Transfers
214. Report TCCS
215. Report RSKM
216. Unconstrained Paths
217. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; PROYECT_FINAL                                      ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                             ;
+-----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                         ; Status ; Read at                  ;
+-----------------------------------------------------------------------+--------+--------------------------+
; PROYECT_FINAL.SDC                                                     ; OK     ; Wed May 28 01:53:31 2014 ;
; c:/proyecto_final/db/ip/system/submodules/alt_vipitc131_cvo.sdc       ; OK     ; Wed May 28 01:53:32 2014 ;
; c:/proyecto_final/db/ip/system/submodules/alt_vipvfr131_vfr.sdc       ; OK     ; Wed May 28 01:53:32 2014 ;
; c:/proyecto_final/db/ip/system/submodules/altera_reset_controller.sdc ; OK     ; Wed May 28 01:53:32 2014 ;
; c:/proyecto_final/db/ip/system/submodules/system_cpu.sdc              ; OK     ; Wed May 28 01:53:32 2014 ;
+-----------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------+-----------+-----------+---------+----------+------------+-----------+-------------+---------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period    ; Frequency ; Rise    ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase   ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+-----------+-----------+---------+----------+------------+-----------+-------------+---------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; altera_reserved_tck                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000   ; 50.000   ;            ;           ;             ;         ;        ;           ;            ;          ;          ;                                                                         ; { altera_reserved_tck }                                                   ;
; CLOCK_50                                                              ; Base      ; 20.000    ; 50.0 MHz  ; 0.000   ; 10.000   ;            ;           ;             ;         ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK_50 }                                                              ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; Generated ; 10.000    ; 100.0 MHz ; 0.000   ; 5.000    ; 50.00      ; 1         ; 2           ;         ;        ;           ;            ; false    ; CLOCK_50 ; pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]           ; { pll_system_inst|altpll_component|auto_generated|pll1|clk[0] }           ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ; Generated ; 10.000    ; 100.0 MHz ; -65.000 ; -60.000  ; 50.00      ; 1         ; 2           ; -2340.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]           ; { pll_system_inst|altpll_component|auto_generated|pll1|clk[1] }           ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; Generated ; 111.111   ; 9.0 MHz   ; 0.000   ; 55.555   ; 50.00      ; 50        ; 9           ;         ;        ;           ;            ; false    ; CLOCK_50 ; pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]           ; { pll_system_inst|altpll_component|auto_generated|pll1|clk[3] }           ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10000.000 ; 0.1 MHz   ; 0.000   ; 5000.000 ; 50.00      ; 500       ; 1           ;         ;        ;           ;            ; false    ; CLOCK_50 ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+-----------------------------------------------------------------------+-----------+-----------+-----------+---------+----------+------------+-----------+-------------+---------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 73.81 MHz  ; 73.81 MHz       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;      ;
; 118.27 MHz ; 118.27 MHz      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;      ;
; 137.89 MHz ; 137.89 MHz      ; altera_reserved_tck                                                   ;      ;
; 153.37 MHz ; 153.37 MHz      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+----------+---------------+
; Clock                                                                 ; Slack    ; End Point TNS ;
+-----------------------------------------------------------------------+----------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; -3.548   ; -129.505      ;
; altera_reserved_tck                                                   ; 46.374   ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 102.656  ; 0.000         ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4996.740 ; 0.000         ;
+-----------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 0.239 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.357 ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 0.357 ; 0.000         ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.421   ; 0.000         ;
; altera_reserved_tck                                         ; 47.616  ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 108.762 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                               ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.888 ; 0.000         ;
; altera_reserved_tck                                         ; 1.021 ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.311 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                ;
+-----------------------------------------------------------------------+----------+---------------+
; Clock                                                                 ; Slack    ; End Point TNS ;
+-----------------------------------------------------------------------+----------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.692    ; 0.000         ;
; CLOCK_50                                                              ; 9.747    ; 0.000         ;
; altera_reserved_tck                                                   ; 49.539   ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 55.302   ; 0.000         ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4999.750 ; 0.000         ;
+-----------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -3.548 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 13.497     ;
; -3.532 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.467     ;
; -3.512 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.447     ;
; -3.504 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.437     ;
; -3.498 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.433     ;
; -3.495 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.430     ;
; -3.495 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.428     ;
; -3.488 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.423     ;
; -3.485 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 13.434     ;
; -3.481 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.414     ;
; -3.478 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.411     ;
; -3.476 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.411     ;
; -3.476 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.409     ;
; -3.475 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.418     ;
; -3.469 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.404     ;
; -3.449 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.384     ;
; -3.449 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.392     ;
; -3.448 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.391     ;
; -3.441 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.374     ;
; -3.435 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.370     ;
; -3.432 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.367     ;
; -3.432 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.365     ;
; -3.430 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 13.379     ;
; -3.425 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.360     ;
; -3.423 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 13.372     ;
; -3.418 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.351     ;
; -3.418 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.351     ;
; -3.415 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.348     ;
; -3.414 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.349     ;
; -3.413 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.348     ;
; -3.413 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.346     ;
; -3.409 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.352     ;
; -3.407 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.342     ;
; -3.398 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 13.328     ;
; -3.394 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.329     ;
; -3.387 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.322     ;
; -3.386 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.319     ;
; -3.382 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.325     ;
; -3.380 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.315     ;
; -3.379 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.312     ;
; -3.377 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.312     ;
; -3.377 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.310     ;
; -3.373 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.308     ;
; -3.370 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.305     ;
; -3.370 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.305     ;
; -3.370 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.303     ;
; -3.363 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.296     ;
; -3.363 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.298     ;
; -3.360 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.293     ;
; -3.358 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[15] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.293     ;
; -3.358 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.293     ;
; -3.358 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.291     ;
; -3.356 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.289     ;
; -3.356 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.299     ;
; -3.355 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.288     ;
; -3.355 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.298     ;
; -3.355 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 13.285     ;
; -3.354 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[0]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 13.288     ;
; -3.353 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.286     ;
; -3.352 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[14] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.287     ;
; -3.351 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.286     ;
; -3.351 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.284     ;
; -3.350 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[11] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.285     ;
; -3.350 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.293     ;
; -3.339 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[8]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.274     ;
; -3.339 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[2]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.274     ;
; -3.336 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[3]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.271     ;
; -3.331 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.274     ;
; -3.331 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[23] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.274     ;
; -3.327 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[1]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 13.258     ;
; -3.324 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.267     ;
; -3.323 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.266     ;
; -3.316 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.259     ;
; -3.314 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[17] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.247     ;
; -3.312 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 13.242     ;
; -3.305 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.248     ;
; -3.304 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.247     ;
; -3.300 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.233     ;
; -3.300 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 13.230     ;
; -3.296 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 13.226     ;
; -3.295 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[15] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.230     ;
; -3.293 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[7]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.228     ;
; -3.293 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.226     ;
; -3.291 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[0]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 13.225     ;
; -3.289 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[14] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.224     ;
; -3.288 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[23] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.231     ;
; -3.287 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[23] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 13.217     ;
; -3.287 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.220     ;
; -3.287 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[11] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.222     ;
; -3.287 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[7]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 13.231     ;
; -3.285 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 13.229     ;
; -3.285 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.228     ;
; -3.284 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 13.233     ;
; -3.284 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 13.227     ;
; -3.280 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.213     ;
; -3.279 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.212     ;
; -3.277 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[0]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 13.208     ;
; -3.276 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[8]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.211     ;
; -3.276 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[2]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 13.211     ;
; -3.276 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[1]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 13.207     ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 3.818      ;
; 46.495 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.706      ;
; 46.664 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.537      ;
; 46.799 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.402      ;
; 47.169 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.028      ;
; 47.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.987      ;
; 47.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.981      ;
; 47.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.888      ;
; 47.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.875      ;
; 47.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.861      ;
; 47.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.497      ;
; 47.762 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.439      ;
; 47.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.370      ;
; 47.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.316      ;
; 47.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.214      ;
; 48.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 2.166      ;
; 48.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.085      ;
; 48.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.026      ;
; 48.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 1.961      ;
; 48.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 1.836      ;
; 48.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 1.754      ;
; 48.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 1.521      ;
; 49.333 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 0.854      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.089      ;
; 94.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.012      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.917      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.917      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.917      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.917      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.917      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.917      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.917      ;
; 95.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.445      ;
; 95.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.437      ;
; 95.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.437      ;
; 95.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.437      ;
; 95.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.437      ;
; 95.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.437      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.320      ;
; 95.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.260      ;
; 95.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.260      ;
; 95.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.260      ;
; 95.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.260      ;
; 95.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.260      ;
; 95.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.260      ;
; 95.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.260      ;
; 95.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.260      ;
; 95.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.260      ;
; 95.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.260      ;
; 95.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.240      ;
; 95.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.240      ;
; 95.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.199      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.153      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.153      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.153      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.153      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.153      ;
; 95.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.147      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.143      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.143      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.143      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.143      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.143      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.143      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.143      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.133      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.133      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.133      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.133      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.133      ;
; 95.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.965      ;
; 95.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.965      ;
; 95.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.965      ;
; 95.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.965      ;
; 95.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.965      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                               ;
+---------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                                                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 102.656 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.395      ;
; 102.694 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 8.358      ;
; 102.739 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.056     ; 8.311      ;
; 102.756 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.295      ;
; 102.789 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.262      ;
; 102.791 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.260      ;
; 102.794 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 8.258      ;
; 102.824 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.227      ;
; 102.834 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.217      ;
; 102.864 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.056     ; 8.186      ;
; 102.891 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.160      ;
; 102.911 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.140      ;
; 102.914 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.137      ;
; 102.915 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.136      ;
; 102.916 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.135      ;
; 102.929 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.056     ; 8.121      ;
; 102.931 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 8.121      ;
; 102.934 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.117      ;
; 102.938 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 8.114      ;
; 102.949 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.102      ;
; 102.991 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.060      ;
; 102.992 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 8.054      ;
; 102.998 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.053      ;
; 103.015 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.036      ;
; 103.030 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 8.017      ;
; 103.031 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 8.021      ;
; 103.034 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.056     ; 8.016      ;
; 103.034 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.017      ;
; 103.036 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 8.015      ;
; 103.038 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 8.014      ;
; 103.054 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.056     ; 7.996      ;
; 103.123 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.928      ;
; 103.125 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 7.920      ;
; 103.141 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.911      ;
; 103.150 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.896      ;
; 103.152 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.894      ;
; 103.159 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.056     ; 7.891      ;
; 103.159 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.892      ;
; 103.170 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.876      ;
; 103.185 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.867      ;
; 103.185 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.861      ;
; 103.201 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.851      ;
; 103.202 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.849      ;
; 103.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.819      ;
; 103.240 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.812      ;
; 103.245 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.806      ;
; 103.251 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.795      ;
; 103.261 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.791      ;
; 103.267 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 7.780      ;
; 103.274 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 7.773      ;
; 103.285 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.767      ;
; 103.295 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.751      ;
; 103.301 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.751      ;
; 103.314 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 7.731      ;
; 103.326 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.726      ;
; 103.328 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.056     ; 7.722      ;
; 103.360 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.691      ;
; 103.362 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.684      ;
; 103.362 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.689      ;
; 103.370 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.681      ;
; 103.380 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.671      ;
; 103.395 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.656      ;
; 103.402 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.650      ;
; 103.410 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.636      ;
; 103.420 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 7.625      ;
; 103.426 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.626      ;
; 103.428 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.618      ;
; 103.437 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.614      ;
; 103.455 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.596      ;
; 103.461 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.590      ;
; 103.466 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 7.581      ;
; 103.477 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.575      ;
; 103.484 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.568      ;
; 103.497 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 7.550      ;
; 103.500 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.551      ;
; 103.502 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.550      ;
; 103.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.056     ; 7.532      ;
; 103.521 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 7.526      ;
; 103.537 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 7.510      ;
; 103.552 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 7.493      ;
; 103.572 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.479      ;
; 103.580 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.471      ;
; 103.586 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.460      ;
; 103.588 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.458      ;
; 103.606 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.440      ;
; 103.620 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.055     ; 7.431      ;
; 103.621 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.425      ;
; 103.623 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.056     ; 7.427      ;
; 103.631 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.415      ;
; 103.662 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 7.385      ;
; 103.663 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.383      ;
; 103.687 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.359      ;
; 103.703 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 7.344      ;
; 103.707 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.345      ;
; 103.710 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 7.337      ;
; 103.724 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 7.322      ;
; 103.731 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.321      ;
; 103.738 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 7.309      ;
; 103.742 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 7.303      ;
; 103.747 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.054     ; 7.305      ;
+---------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+----------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4996.740 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.067     ; 3.178      ;
; 4996.769 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.067     ; 3.149      ;
; 4996.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 3.058      ;
; 4996.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 3.058      ;
; 4996.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 3.058      ;
; 4996.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 3.058      ;
; 4996.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 3.058      ;
; 4996.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 3.058      ;
; 4996.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 3.058      ;
; 4997.015 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.901      ;
; 4997.015 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.901      ;
; 4997.015 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.901      ;
; 4997.015 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.901      ;
; 4997.015 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.901      ;
; 4997.015 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.901      ;
; 4997.015 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.901      ;
; 4997.136 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.067     ; 2.782      ;
; 4997.416 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.067     ; 2.502      ;
; 4997.839 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.064     ; 2.082      ;
; 4997.860 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.064     ; 2.061      ;
; 4998.318 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.066     ; 1.601      ;
; 4998.318 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.066     ; 1.601      ;
; 4998.318 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.066     ; 1.601      ;
; 4998.318 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.066     ; 1.601      ;
; 4998.318 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.066     ; 1.601      ;
; 4998.318 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.066     ; 1.601      ;
; 4998.318 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.066     ; 1.601      ;
; 9995.074 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 4.850      ;
; 9995.074 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 4.850      ;
; 9995.206 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 4.718      ;
; 9995.348 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 4.576      ;
; 9995.580 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 4.344      ;
; 9995.691 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 4.233      ;
; 9995.722 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 4.202      ;
; 9995.784 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 4.140      ;
; 9995.851 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 4.073      ;
; 9995.957 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.967      ;
; 9996.067 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.857      ;
; 9996.145 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.779      ;
; 9996.164 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.760      ;
; 9996.172 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.752      ;
; 9996.205 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.719      ;
; 9996.280 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.644      ;
; 9996.301 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.623      ;
; 9996.306 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.618      ;
; 9996.356 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.568      ;
; 9996.372 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.552      ;
; 9996.384 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.540      ;
; 9996.399 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.525      ;
; 9996.461 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.463      ;
; 9996.534 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.390      ;
; 9996.536 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.388      ;
; 9996.579 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.345      ;
; 9996.627 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.297      ;
; 9996.648 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.276      ;
; 9996.726 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.198      ;
; 9996.910 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 3.014      ;
; 9996.995 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.929      ;
; 9997.132 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 2.796      ;
; 9997.347 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.577      ;
; 9997.357 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.567      ;
; 9997.394 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.530      ;
; 9997.396 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.528      ;
; 9997.396 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.524      ;
; 9997.397 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.527      ;
; 9997.406 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.518      ;
; 9997.435 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.485      ;
; 9997.443 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.481      ;
; 9997.446 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.478      ;
; 9997.453 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.467      ;
; 9997.453 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.467      ;
; 9997.474 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.446      ;
; 9997.509 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.411      ;
; 9997.513 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.407      ;
; 9997.515 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.405      ;
; 9997.531 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.389      ;
; 9997.531 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.389      ;
; 9997.630 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.290      ;
; 9997.637 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.283      ;
; 9997.669 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.251      ;
; 9997.687 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.233      ;
; 9997.687 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.233      ;
; 9997.731 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.193      ;
; 9997.770 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.154      ;
; 9997.777 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 2.143      ;
; 9997.788 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.136      ;
; 9997.788 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 2.136      ;
; 9997.802 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 2.121      ;
; 9997.918 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 2.005      ;
; 9997.924 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 1.999      ;
; 9997.926 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 1.994      ;
; 9997.928 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 1.992      ;
; 9997.930 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 1.993      ;
; 9997.966 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 1.954      ;
; 9997.987 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 1.937      ;
; 9997.990 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 1.933      ;
; 9997.997 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.061     ; 1.927      ;
; 9997.999 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 1.924      ;
; 9998.005 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.065     ; 1.915      ;
; 9998.008 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 1.915      ;
+----------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.239 ; system:u0|system_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.813      ;
; 0.288 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.857      ;
; 0.296 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[16]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.865      ;
; 0.301 ; system:u0|system_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.869      ;
; 0.302 ; system:u0|system_cpu:cpu|i_readdata_d1[15]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.870      ;
; 0.302 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[7]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.871      ;
; 0.303 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[17]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.872      ;
; 0.304 ; system:u0|system_cpu:cpu|i_readdata_d1[5]                                                                                                                                                                                                                                                                              ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.875      ;
; 0.304 ; system:u0|system_cpu:cpu|i_readdata_d1[14]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.872      ;
; 0.304 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|byteenable[2]                                                                                                                                                                                                                                   ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.876      ;
; 0.305 ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.871      ;
; 0.306 ; system:u0|system_cpu:cpu|i_readdata_d1[12]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.874      ;
; 0.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[0]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.875      ;
; 0.307 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[23]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.876      ;
; 0.308 ; system:u0|system_cpu:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.877      ;
; 0.309 ; system:u0|system_cpu:cpu|i_readdata_d1[17]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.877      ;
; 0.310 ; system:u0|system_cpu:cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.878      ;
; 0.310 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[5]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.879      ;
; 0.310 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                           ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.876      ;
; 0.311 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[23]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.883      ;
; 0.312 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[21]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.884      ;
; 0.312 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[8]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.881      ;
; 0.313 ; system:u0|system_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.881      ;
; 0.313 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                           ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.879      ;
; 0.314 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[18]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.883      ;
; 0.315 ; system:u0|system_cpu:cpu|i_readdata_d1[28]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.884      ;
; 0.317 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[3]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.883      ;
; 0.317 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.886      ;
; 0.318 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                           ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.884      ;
; 0.319 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[22]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.891      ;
; 0.319 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[15]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.888      ;
; 0.320 ; system:u0|system_cpu:cpu|i_readdata_d1[27]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.889      ;
; 0.321 ; system:u0|system_cpu:cpu|i_readdata_d1[16]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.889      ;
; 0.322 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[3]                                                                                                                                                                                                                    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.897      ;
; 0.322 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.322 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[22]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.322 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|writedata[13]                                                                                                                                                                                                                                   ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.322 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|writedata[5]                                                                                                                                                                                                                                    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.323 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|writedata[16]                                                                                                                                                                                                                                   ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.892      ;
; 0.324 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[17]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.899      ;
; 0.324 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[2]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.890      ;
; 0.325 ; system:u0|system_cpu:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                               ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.898      ;
; 0.325 ; system:u0|system_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.893      ;
; 0.326 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.898      ;
; 0.328 ; system:u0|system_cpu:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.901      ;
; 0.328 ; system:u0|system_cpu:cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.895      ;
; 0.328 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[0]                                                                                                                                                                                                                    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.903      ;
; 0.328 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[18]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.903      ;
; 0.328 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[6]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.894      ;
; 0.328 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[5] ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.896      ;
; 0.329 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[2]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.897      ;
; 0.329 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[4]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.897      ;
; 0.329 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                           ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.895      ;
; 0.330 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[20]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.902      ;
; 0.331 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.893      ;
; 0.333 ; system:u0|system_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                               ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.906      ;
; 0.334 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[20]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.903      ;
; 0.335 ; system:u0|system_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                               ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.908      ;
; 0.335 ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.899      ;
; 0.335 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[1]                                                                                                                                                                                                                    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.910      ;
; 0.338 ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.902      ;
; 0.340 ; system:u0|system_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.914      ;
; 0.340 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[7]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.907      ;
; 0.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[1]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.907      ;
; 0.341 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3] ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.909      ;
; 0.342 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[2]                                                                                                                                                                                                                    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.917      ;
; 0.342 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[16]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.917      ;
; 0.342 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[10]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.911      ;
; 0.342 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4] ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.910      ;
; 0.343 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|state_reg.op                                                                                                                                                                                                                                                  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|state_reg.op                                                                                                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.917      ;
; 0.344 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[12]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.916      ;
; 0.346 ; system:u0|system_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.914      ;
; 0.346 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[6]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.908      ;
; 0.348 ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.907      ;
; 0.348 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[5]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.917      ;
; 0.348 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[12]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.917      ;
; 0.348 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                           ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.914      ;
; 0.353 ; system:u0|system_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.927      ;
; 0.353 ; system:u0|system_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.921      ;
; 0.353 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[4]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.915      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_054|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_054|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_right_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_right_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_right_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_right_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_l_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                    ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_l_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_l_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                    ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_l_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:f_engine_frac_cpu_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                             ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:f_engine_frac_cpu_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:f_engine_frac_cpu_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                             ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:f_engine_frac_cpu_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                     ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                     ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_right_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_right_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_046|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_046|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_027|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                        ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_027|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_027|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                        ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_027|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                        ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                        ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:f_engine_frac_cpu_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:f_engine_frac_cpu_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:f_engine_frac_cpu_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:f_engine_frac_cpu_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                         ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                          ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                         ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.588      ;
; 0.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.605      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.607      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.609      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.615      ;
; 0.401 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                  ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.620      ;
; 0.402 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                  ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.621      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.625      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.629      ;
; 0.425 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.644      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.658      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.697      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.699      ;
; 0.479 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.481 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.700      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.703      ;
; 0.486 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.706      ;
; 0.488 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.707      ;
; 0.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.717      ;
; 0.498 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.717      ;
; 0.499 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; PWM_CLK                                                                                                                                                                                    ; PWM_CLK                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.580      ;
; 0.370 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.590      ;
; 0.371 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                               ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.591      ;
; 0.373 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.594      ;
; 0.380 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_reg                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[6]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.601      ;
; 0.383 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.602      ;
; 0.387 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.606      ;
; 0.393 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.613      ;
; 0.394 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                           ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.614      ;
; 0.407 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.627      ;
; 0.407 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.627      ;
; 0.472 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.692      ;
; 0.477 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                           ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.697      ;
; 0.480 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.699      ;
; 0.481 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.700      ;
; 0.499 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.719      ;
; 0.504 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.724      ;
; 0.506 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.726      ;
; 0.507 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.727      ;
; 0.508 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                     ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.728      ;
; 0.512 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[2]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.732      ;
; 0.515 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.735      ;
; 0.516 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                               ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.735      ;
; 0.523 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[2]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[4]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[0]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.524 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[7]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.744      ;
; 0.530 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.750      ;
; 0.535 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[3]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.755      ;
; 0.538 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.762      ;
; 0.545 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.765      ;
; 0.545 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[5]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.765      ;
; 0.551 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.772      ;
; 0.565 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.784      ;
; 0.567 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.787      ;
; 0.573 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.793      ;
; 0.578 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.798      ;
; 0.579 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.799      ;
; 0.583 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[8]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 0.799      ;
; 0.586 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.805      ;
; 0.586 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.806      ;
; 0.589 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.809      ;
; 0.590 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.809      ;
; 0.590 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.810      ;
; 0.599 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.819      ;
; 0.599 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.819      ;
; 0.599 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.819      ;
; 0.600 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.820      ;
; 0.603 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.823      ;
; 0.605 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.825      ;
; 0.610 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.830      ;
; 0.613 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[6]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.833      ;
; 0.617 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.835      ;
; 0.629 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.305      ; 1.121      ;
; 0.631 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.851      ;
; 0.633 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.853      ;
; 0.635 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.855      ;
; 0.656 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.303      ; 1.146      ;
; 0.659 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.302      ; 1.148      ;
; 0.662 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.300      ; 1.149      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.379 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.382 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.406 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.624      ;
; 0.524 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[6]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.550 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.770      ;
; 0.553 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.554 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.774      ;
; 0.558 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.561 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.571 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.592 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.607 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.630 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.848      ;
; 0.632 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.850      ;
; 0.636 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.854      ;
; 0.636 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.854      ;
; 0.642 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.860      ;
; 0.700 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.919      ;
; 0.703 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.709 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.928      ;
; 0.767 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.983      ;
; 0.785 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.007      ;
; 0.833 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.835 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.836 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.054      ;
; 0.846 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.848 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.851 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.859 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.861 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.866 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.868 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.083      ;
; 0.868 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.880 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.098      ;
; 0.885 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.104      ;
; 0.887 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.106      ;
; 0.945 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.947 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.166      ;
; 0.949 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.164      ;
; 0.956 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.958 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.961 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.180      ;
; 0.963 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.182      ;
; 0.971 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.973 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.975 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.977 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.196      ;
; 0.978 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.197      ;
; 0.980 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.199      ;
; 0.997 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.216      ;
; 0.997 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.216      ;
; 0.999 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.218      ;
; 0.999 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.218      ;
; 1.008 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.226      ;
; 1.057 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.276      ;
; 1.058 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.273      ;
; 1.059 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.278      ;
; 1.073 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.292      ;
; 1.075 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.294      ;
; 1.085 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.087 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.306      ;
; 1.087 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.306      ;
; 1.089 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.308      ;
; 1.090 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.309      ;
; 1.092 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.311      ;
; 1.109 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.328      ;
; 1.109 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.328      ;
; 1.111 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.330      ;
; 1.111 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.330      ;
; 1.124 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.342      ;
; 1.197 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.416      ;
; 1.199 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.418      ;
; 1.199 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.418      ;
; 1.200 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.415      ;
; 1.201 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.420      ;
; 1.202 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.421      ;
; 1.204 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.423      ;
; 1.221 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.440      ;
; 1.221 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.440      ;
; 1.223 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.442      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 6.421 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.472      ;
; 6.421 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.472      ;
; 6.421 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.472      ;
; 6.421 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.472      ;
; 6.421 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.472      ;
; 6.421 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.472      ;
; 6.421 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.472      ;
; 6.427 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[5]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.508      ;
; 6.427 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[8]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.508      ;
; 6.434 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_read~reg0                                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.461      ;
; 6.435 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|av_process_readdata                                                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.464      ;
; 6.446 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.454      ;
; 6.446 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.454      ;
; 6.446 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.454      ;
; 6.446 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.454      ;
; 6.446 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.454      ;
; 6.446 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.454      ;
; 6.446 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.454      ;
; 6.447 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.459      ;
; 6.447 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|E_bht_ptr[7]                                                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.459      ;
; 6.447 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.459      ;
; 6.447 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[12]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.459      ;
; 6.447 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|M_ctrl_late_result                                                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.459      ;
; 6.452 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[2]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.480      ;
; 6.452 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[6]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.480      ;
; 6.452 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.484      ;
; 6.463 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.471      ;
; 6.463 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.471      ;
; 6.463 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[9]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.471      ;
; 6.463 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.471      ;
; 6.463 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[19]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.471      ;
; 6.463 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[10]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.471      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.601 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.254      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
; 6.604 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.052      ; 3.251      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.573      ;
; 47.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.573      ;
; 48.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 1.907      ;
; 97.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.573      ;
; 97.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.573      ;
; 97.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.573      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.533      ;
; 97.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.432      ;
; 97.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.432      ;
; 97.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.432      ;
; 97.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.432      ;
; 97.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.432      ;
; 97.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.394      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.356      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.320      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.320      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.320      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.320      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.320      ;
; 97.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.297      ;
; 97.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.297      ;
; 97.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.297      ;
; 97.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.297      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.017      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.913      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.890      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.890      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.890      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.890      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.890      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.890      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.890      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.890      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.890      ;
; 98.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.890      ;
; 98.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.857      ;
; 98.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.857      ;
; 98.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.786      ;
; 98.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.786      ;
; 98.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.786      ;
; 98.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.786      ;
; 98.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.786      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.724      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.724      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.724      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.724      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.724      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.724      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.724      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.724      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.724      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.724      ;
; 98.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.715      ;
; 98.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.715      ;
; 98.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.715      ;
; 98.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.715      ;
; 98.241 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.692      ;
; 98.241 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.692      ;
; 98.241 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.692      ;
; 98.241 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.692      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.664      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.664      ;
; 98.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.651      ;
; 98.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.651      ;
; 98.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.651      ;
; 98.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.651      ;
; 98.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.630      ;
; 98.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.630      ;
; 98.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.630      ;
; 98.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.630      ;
; 98.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.630      ;
; 98.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.630      ;
; 98.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.541      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[2]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[3]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[5]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.762 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 2.282      ;
; 108.863 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.177      ;
; 108.863 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.177      ;
; 108.863 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.177      ;
; 108.863 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.177      ;
; 108.863 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.177      ;
; 108.863 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.177      ;
; 108.863 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.177      ;
; 108.864 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 2.175      ;
; 108.864 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[6]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 2.175      ;
; 108.864 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 2.175      ;
; 108.864 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 2.175      ;
; 108.871 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.169      ;
; 108.871 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.169      ;
; 108.871 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.169      ;
; 108.871 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.066     ; 2.169      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[0]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[1]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[2]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[3]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[4]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[9]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[10]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[11]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[12]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[13]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[17]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[18]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[19]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[20]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[21]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[22]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[23]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.021 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[24]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.183      ; 2.202      ;
; 109.026 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[5]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.186      ; 2.200      ;
; 109.026 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[6]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.186      ; 2.200      ;
; 109.026 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[7]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.186      ; 2.200      ;
; 109.026 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[8]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.186      ; 2.200      ;
; 109.026 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[14]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.186      ; 2.200      ;
; 109.026 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[15]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.186      ; 2.200      ;
; 109.026 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[16]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.186      ; 2.200      ;
; 109.070 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 1.975      ;
; 109.070 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 1.975      ;
; 109.070 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[2]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 1.975      ;
; 109.070 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 1.975      ;
; 109.070 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[4]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 1.975      ;
; 109.070 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 1.975      ;
; 109.070 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[0]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 1.975      ;
; 109.070 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 1.975      ;
; 109.070 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[3]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 1.975      ;
; 109.070 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.061     ; 1.975      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.087 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.962      ;
; 109.097 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.186      ; 2.228      ;
; 109.100 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 1.939      ;
; 109.100 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 1.939      ;
; 109.100 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 1.939      ;
; 109.100 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 1.939      ;
; 109.101 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.189      ; 2.227      ;
; 109.104 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[3]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 1.935      ;
; 109.104 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[5]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 1.935      ;
; 109.104 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[8]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 1.935      ;
; 109.104 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.067     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.112 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.935      ;
; 109.124 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.920      ;
; 109.124 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.920      ;
; 109.124 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.920      ;
; 109.124 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.920      ;
; 109.124 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[1]                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.920      ;
; 109.124 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_reg                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.920      ;
; 109.124 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.920      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.888 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.108      ;
; 1.108 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.329      ;
; 1.108 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.329      ;
; 1.193 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.456      ; 1.806      ;
; 1.193 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.456      ; 1.806      ;
; 1.193 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.456      ; 1.806      ;
; 1.193 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.456      ; 1.806      ;
; 1.193 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.456      ; 1.806      ;
; 1.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.515      ;
; 1.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.515      ;
; 1.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[2]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.515      ;
; 1.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.515      ;
; 1.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.515      ;
; 1.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.515      ;
; 1.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.515      ;
; 1.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.515      ;
; 1.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.515      ;
; 1.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.515      ;
; 1.314 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 1.520      ;
; 1.325 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.540      ;
; 1.325 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.540      ;
; 1.325 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.540      ;
; 1.325 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.540      ;
; 1.325 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.540      ;
; 1.325 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.540      ;
; 1.325 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.540      ;
; 1.325 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.540      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.330 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.545      ;
; 1.333 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|start_of_ap                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.548      ;
; 1.333 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.548      ;
; 1.333 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[0]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.548      ;
; 1.333 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.548      ;
; 1.337 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.559      ;
; 1.337 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.559      ;
; 1.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.556      ;
; 1.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.556      ;
; 1.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.556      ;
; 1.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.556      ;
; 1.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.556      ;
; 1.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.556      ;
; 1.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.556      ;
; 1.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.556      ;
; 1.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.556      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.566      ;
; 1.383 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sync_lost                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.603      ;
; 1.383 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.603      ;
; 1.383 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.603      ;
; 1.383 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.603      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[6]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[7]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.737      ;
; 1.530 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.752      ;
; 1.530 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.752      ;
; 1.530 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.752      ;
; 1.530 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.752      ;
; 1.530 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.752      ;
; 1.530 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.752      ;
; 1.530 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.752      ;
; 1.539 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.760      ;
; 1.539 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.760      ;
; 1.539 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.760      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.241      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.241      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.241      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.241      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.241      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.241      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.241      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.241      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.241      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.241      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.415      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.415      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.415      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.415      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.415      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.415      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.415      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.415      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.415      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.415      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.472      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.472      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.472      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.472      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.472      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.472      ;
; 1.285 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.504      ;
; 1.285 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.504      ;
; 1.285 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.504      ;
; 1.285 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.504      ;
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.533      ;
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.533      ;
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.533      ;
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.533      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.523      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.523      ;
; 1.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.525      ;
; 1.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.525      ;
; 1.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.525      ;
; 1.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.525      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.552      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.552      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.552      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.552      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.552      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.552      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.552      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.552      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.552      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.552      ;
; 1.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.664      ;
; 1.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.664      ;
; 1.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.664      ;
; 1.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.664      ;
; 1.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.664      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.702      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.702      ;
; 1.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.722      ;
; 1.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.722      ;
; 1.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.722      ;
; 1.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.722      ;
; 1.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.722      ;
; 1.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.722      ;
; 1.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.722      ;
; 1.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.722      ;
; 1.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.722      ;
; 1.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.722      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.745      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.843      ;
; 1.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.124      ;
; 1.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.124      ;
; 1.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.124      ;
; 1.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.124      ;
; 1.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.140      ;
; 1.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.140      ;
; 1.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read_req      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.140      ;
; 1.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.140      ;
; 1.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.140      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 1.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.155      ;
; 2.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.214      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.263      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.263      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.263      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.263      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.263      ;
; 2.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.355      ;
; 2.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.355      ;
; 2.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.355      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.311 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[4]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.550      ;
; 2.311 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[4]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.550      ;
; 2.311 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[7]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.550      ;
; 2.311 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[7]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.550      ;
; 2.311 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[8]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.550      ;
; 2.311 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[8]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.550      ;
; 2.311 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[9]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.550      ;
; 2.311 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[9]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.550      ;
; 2.311 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[10] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.550      ;
; 2.311 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[10] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data0[117]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[117]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_048|altera_avalon_st_pipeline_base:core|full1       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[53] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.548      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[53] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.548      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[77] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.548      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[77] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.548      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.549      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][77]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.549      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][77]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][77]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.549      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][76]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.549      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][76]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][76]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[39] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[39] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data0[38]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[38]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data0[0]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[0]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[14] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[14] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[13] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[13] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full0       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full1       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data0[71]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data0[70]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|full0     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_015|altera_avalon_st_pipeline_base:core|full1     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data0[39]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data0[38]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_044|altera_avalon_st_pipeline_base:core|data1[13]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.538      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[0]                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.538      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_057|altera_avalon_st_pipeline_base:core|data1[0]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_056|altera_avalon_st_pipeline_base:core|data1[0]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_057|altera_avalon_st_pipeline_base:core|full1       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_052|altera_avalon_st_pipeline_base:core|full1       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_052|altera_avalon_st_pipeline_base:core|data1[0]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_055|altera_avalon_st_pipeline_base:core|full1       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_055|altera_avalon_st_pipeline_base:core|data1[0]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_059|altera_avalon_st_pipeline_base:core|data1[0]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.538      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_058|altera_avalon_st_pipeline_base:core|data1[0]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.538      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_058|altera_avalon_st_pipeline_base:core|full1       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_051|altera_avalon_st_pipeline_base:core|data1[0]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.538      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_051|altera_avalon_st_pipeline_base:core|full1       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_053|altera_avalon_st_pipeline_base:core|full1       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_054|altera_avalon_st_pipeline_base:core|full1       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_009|altera_avalon_st_pipeline_base:core|data1[70] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.538      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_015|altera_avalon_st_pipeline_base:core|data1[70] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.537      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[51] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.548      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[51] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.548      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.549      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.549      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_053|altera_avalon_st_pipeline_base:core|data1[70]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_054|altera_avalon_st_pipeline_base:core|data1[70]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_055|altera_avalon_st_pipeline_base:core|data1[70]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_052|altera_avalon_st_pipeline_base:core|data1[70]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_051|altera_avalon_st_pipeline_base:core|data1[70]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_057|altera_avalon_st_pipeline_base:core|data1[70]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_058|altera_avalon_st_pipeline_base:core|data1[70]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.542      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[99] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.549      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[99] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.549      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][100]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.549      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][100]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.549      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][100]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][100]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.550      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data0[45]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[45]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[45] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[45] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[44] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[44] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data0[43]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[43]   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[43] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[43] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
; 2.312 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[42] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.540      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                 ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.692 ; 4.986        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 4.696 ; 4.990        ; 0.294          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                     ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]                     ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                     ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|observablevcoout           ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 9.772  ; 9.772        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.227 ; 10.227       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.228 ; 10.228       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                     ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]                     ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                     ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|observablevcoout           ;
; 10.253 ; 10.253       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.539 ; 49.755       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                       ;
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ;
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                               ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                             ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                         ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                         ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                         ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                         ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                         ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                             ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                           ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                           ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                             ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                             ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                             ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                             ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                             ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                               ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                            ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; PWM_CLK                                                                                                                                                                                    ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[4]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[6]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[7]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[8]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[0]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[1]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[2]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[3]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[4]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[5]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[7]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[8]                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[6]                                              ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[7]                                              ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                         ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                                         ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                                         ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                                         ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                             ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                            ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                            ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                            ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                            ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                            ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                            ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                             ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                             ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                             ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                             ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                             ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                             ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                             ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                             ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                               ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                              ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                  ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                   ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                   ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                   ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                        ;
; 55.305 ; 55.521       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[2]                               ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[3]                               ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[5]                               ;
; 55.306 ; 55.522       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+----------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+----------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 4999.750 ; 4999.966     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT                   ;
; 4999.750 ; 4999.966     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET                  ;
; 4999.750 ; 4999.966     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate             ;
; 4999.750 ; 4999.966     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL                  ;
; 4999.751 ; 4999.967     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS         ;
; 4999.751 ; 4999.967     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]          ;
; 4999.751 ; 4999.967     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]          ;
; 4999.751 ; 4999.967     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]          ;
; 4999.751 ; 4999.967     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]          ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT                   ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]               ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]              ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]              ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]               ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]               ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]               ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]               ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]               ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]               ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]               ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]               ;
; 4999.752 ; 4999.968     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]               ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[0]                      ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]                      ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]                      ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]                      ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]                      ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]                      ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[6]                      ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[7]                      ;
; 4999.797 ; 4999.981     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD                    ;
; 4999.797 ; 4999.981     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]                      ;
; 4999.798 ; 5000.014     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]                      ;
; 4999.798 ; 4999.982     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]                      ;
; 4999.798 ; 5000.014     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]                      ;
; 4999.798 ; 4999.982     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]                      ;
; 4999.798 ; 5000.014     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]                      ;
; 4999.798 ; 4999.982     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]                      ;
; 4999.798 ; 5000.014     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]                      ;
; 4999.798 ; 4999.982     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]                      ;
; 4999.798 ; 5000.014     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]                      ;
; 4999.798 ; 4999.982     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]                      ;
; 4999.798 ; 5000.014     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]                      ;
; 4999.798 ; 4999.982     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]                      ;
; 4999.798 ; 5000.014     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]                      ;
; 4999.798 ; 4999.982     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]                      ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD                    ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]                      ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[7]                      ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[0]                      ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]                      ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]                      ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]                      ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]                      ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]                      ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[6]                      ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS         ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]          ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]          ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]          ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]          ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT                   ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]               ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]              ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]              ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]               ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]               ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]               ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]               ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]               ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]               ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]               ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]               ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]               ;
; 4999.848 ; 5000.032     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT                   ;
; 4999.848 ; 5000.032     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET                  ;
; 4999.848 ; 5000.032     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate             ;
; 4999.848 ; 5000.032     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL                  ;
; 4999.978 ; 4999.978     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[7]|clk                                               ;
; 4999.984 ; 4999.984     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4999.984 ; 4999.984     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4999.990 ; 4999.990     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|RXWT|clk                                                ;
; 4999.990 ; 4999.990     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|TXSET|clk                                               ;
; 4999.990 ; 4999.990     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|psCLK_gate|clk                                          ;
; 4999.990 ; 4999.990     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|psSEL|clk                                               ;
; 4999.990 ; 4999.990     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[0]|clk                                               ;
; 4999.990 ; 4999.990     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[1]|clk                                               ;
; 4999.990 ; 4999.990     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[2]|clk                                               ;
; 4999.990 ; 4999.990     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[3]|clk                                               ;
; 4999.990 ; 4999.990     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[4]|clk                                               ;
; 4999.990 ; 4999.990     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[5]|clk                                               ;
; 4999.990 ; 4999.990     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[6]|clk                                               ;
; 4999.990 ; 4999.990     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|txd|O_psTXD|clk                                             ;
; 4999.990 ; 4999.990     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|txd|ps[7]|clk                                               ;
; 4999.991 ; 4999.991     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_SCAN_SEQ_PLS|clk                                      ;
; 4999.991 ; 4999.991     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[0]|clk                                       ;
; 4999.991 ; 4999.991     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[1]|clk                                       ;
; 4999.991 ; 4999.991     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[2]|clk                                       ;
; 4999.991 ; 4999.991     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[3]|clk                                       ;
; 4999.991 ; 4999.991     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|TXWT|clk                                                ;
+----------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.212 ; 3.350 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 9.193 ; 9.536 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.062 ; 1.313 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.057 ; 1.308 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.057 ; 1.308 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.062 ; 1.313 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.034 ; 1.284 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 4.630 ; 5.247 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[0]            ; CLOCK_50            ; 4.630 ; 5.247 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO_IN[*]          ; CLOCK_50            ; 2.046 ; 2.253 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[0]         ; CLOCK_50            ; 2.046 ; 2.253 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[1]         ; CLOCK_50            ; 1.897 ; 2.120 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; SW[*]               ; CLOCK_50            ; 2.628 ; 2.798 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[0]              ; CLOCK_50            ; 2.204 ; 2.458 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[1]              ; CLOCK_50            ; 2.488 ; 2.642 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[2]              ; CLOCK_50            ; 2.103 ; 2.322 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[3]              ; CLOCK_50            ; 2.628 ; 2.798 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]            ; CLOCK_50            ; 2.176 ; 2.801 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[25]          ; CLOCK_50            ; 2.176 ; 2.801 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.047 ; -0.167 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -3.254 ; -3.473 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.528 ; -0.779 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.528 ; -0.779 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.506 ; -0.757 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.532 ; -0.783 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.527 ; -0.778 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.525 ; -0.776 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.525 ; -0.776 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.507 ; -0.758 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.505 ; -0.756 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.508 ; -0.759 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.527 ; -0.778 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; -3.902 ; -4.491 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[0]            ; CLOCK_50            ; -3.902 ; -4.491 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO_IN[*]          ; CLOCK_50            ; -1.138 ; -1.332 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[0]         ; CLOCK_50            ; -1.138 ; -1.332 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[1]         ; CLOCK_50            ; -1.288 ; -1.503 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; SW[*]               ; CLOCK_50            ; -1.486 ; -1.697 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[0]              ; CLOCK_50            ; -1.582 ; -1.827 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[1]              ; CLOCK_50            ; -1.855 ; -2.004 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[2]              ; CLOCK_50            ; -1.486 ; -1.697 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[3]              ; CLOCK_50            ; -1.990 ; -2.153 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]            ; CLOCK_50            ; -1.312 ; -1.923 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[25]          ; CLOCK_50            ; -1.312 ; -1.923 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.981 ; 13.558 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.851  ; 2.764  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.838  ; 2.756  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.957  ; 2.872  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.960  ; 2.875  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.836  ; 2.754  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CS_N           ; CLOCK_50            ; 4.870  ; 4.506  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.964  ; 2.879  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.964  ; 2.879  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.833  ; 2.751  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.847  ; 2.760  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_WE_N           ; CLOCK_50            ; 2.971  ; 2.886  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 5.732  ; 5.604  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[1]            ; CLOCK_50            ; 5.008  ; 5.003  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[2]            ; CLOCK_50            ; 4.646  ; 4.631  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[3]            ; CLOCK_50            ; 5.732  ; 5.604  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CLK            ; CLOCK_50            ; -2.439 ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.539 ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; GPIO[*]             ; CLOCK_50            ; 6.170  ; 5.914  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[5]            ; CLOCK_50            ; 4.180  ; 4.171  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[6]            ; CLOCK_50            ; 4.605  ; 4.618  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[7]            ; CLOCK_50            ; 4.149  ; 4.132  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[8]            ; CLOCK_50            ; 4.597  ; 4.572  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[9]            ; CLOCK_50            ; 4.960  ; 4.926  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[10]           ; CLOCK_50            ; 4.482  ; 4.449  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[11]           ; CLOCK_50            ; 4.536  ; 4.477  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[12]           ; CLOCK_50            ; 4.291  ; 4.267  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[13]           ; CLOCK_50            ; 4.405  ; 4.413  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[14]           ; CLOCK_50            ; 4.314  ; 4.273  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[15]           ; CLOCK_50            ; 6.170  ; 5.914  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[16]           ; CLOCK_50            ; 4.022  ; 3.996  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[17]           ; CLOCK_50            ; 4.658  ; 4.648  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[18]           ; CLOCK_50            ; 4.122  ; 4.110  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[19]           ; CLOCK_50            ; 4.015  ; 3.962  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[20]           ; CLOCK_50            ; 4.257  ; 4.205  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[21]           ; CLOCK_50            ; 4.268  ; 4.220  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[22]           ; CLOCK_50            ; 3.568  ; 3.513  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[23]           ; CLOCK_50            ; 3.853  ; 3.793  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[24]           ; CLOCK_50            ; 3.860  ; 3.791  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[25]           ; CLOCK_50            ; 3.595  ; 3.545  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[26]           ; CLOCK_50            ; 4.211  ; 4.128  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[27]           ; CLOCK_50            ; 4.068  ; 4.037  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[28]           ; CLOCK_50            ; 6.044  ; 5.705  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[30]           ; CLOCK_50            ; 4.017  ; 3.948  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ; 2.559  ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[32]           ; CLOCK_50            ; 4.167  ; 4.084  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[33]           ; CLOCK_50            ; 4.181  ; 4.096  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO[*]             ; CLOCK_50            ;        ; 2.458  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ;        ; 2.458  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO1[*]            ; CLOCK_50            ; 9.626  ; 9.622  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ; 9.626  ; 9.622  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[27]          ; CLOCK_50            ; 5.970  ; 6.092  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1[*]            ; CLOCK_50            ; 6.945  ; 8.767  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[24]          ; CLOCK_50            ; 6.945  ; 7.148  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ;        ; 8.767  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.666 ; 11.242 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.434  ; 2.352  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.563  ; 2.478  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.448  ; 2.361  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.448  ; 2.361  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.447  ; 2.360  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.449  ; 2.362  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.446  ; 2.359  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.447  ; 2.360  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.445  ; 2.358  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.436  ; 2.354  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.563  ; 2.478  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.555  ; 2.470  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.557  ; 2.472  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.434  ; 2.352  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.447  ; 2.360  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.447  ; 2.360  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.448  ; 2.361  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.563  ; 2.478  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CS_N           ; CLOCK_50            ; 4.469  ; 4.105  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.430  ; 2.348  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.562  ; 2.477  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.562  ; 2.477  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.446  ; 2.359  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.430  ; 2.348  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.563  ; 2.478  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.565  ; 2.480  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.565  ; 2.480  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.446  ; 2.359  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.448  ; 2.361  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.448  ; 2.361  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.449  ; 2.362  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.449  ; 2.362  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.445  ; 2.358  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.449  ; 2.362  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.449  ; 2.362  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.563  ; 2.478  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.445  ; 2.358  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.445  ; 2.358  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.445  ; 2.358  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.563  ; 2.478  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_WE_N           ; CLOCK_50            ; 2.568  ; 2.483  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 4.103  ; 4.084  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[1]            ; CLOCK_50            ; 4.449  ; 4.441  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[2]            ; CLOCK_50            ; 4.103  ; 4.084  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[3]            ; CLOCK_50            ; 4.408  ; 4.413  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CLK            ; CLOCK_50            ; -2.891 ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.989 ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; GPIO[*]             ; CLOCK_50            ; 2.108  ; 3.011  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[5]            ; CLOCK_50            ; 3.655  ; 3.642  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[6]            ; CLOCK_50            ; 4.063  ; 4.071  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[7]            ; CLOCK_50            ; 3.625  ; 3.605  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[8]            ; CLOCK_50            ; 4.055  ; 4.028  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[9]            ; CLOCK_50            ; 4.404  ; 4.367  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[10]           ; CLOCK_50            ; 3.944  ; 3.909  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[11]           ; CLOCK_50            ; 3.996  ; 3.936  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[12]           ; CLOCK_50            ; 3.761  ; 3.735  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[13]           ; CLOCK_50            ; 3.870  ; 3.875  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[14]           ; CLOCK_50            ; 3.783  ; 3.740  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[15]           ; CLOCK_50            ; 5.646  ; 5.385  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[16]           ; CLOCK_50            ; 3.503  ; 3.474  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[17]           ; CLOCK_50            ; 4.113  ; 4.100  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[18]           ; CLOCK_50            ; 3.599  ; 3.584  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[19]           ; CLOCK_50            ; 3.496  ; 3.442  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[20]           ; CLOCK_50            ; 3.729  ; 3.675  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[21]           ; CLOCK_50            ; 3.739  ; 3.690  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[22]           ; CLOCK_50            ; 3.067  ; 3.011  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[23]           ; CLOCK_50            ; 3.340  ; 3.279  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[24]           ; CLOCK_50            ; 3.347  ; 3.278  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[25]           ; CLOCK_50            ; 3.093  ; 3.042  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[26]           ; CLOCK_50            ; 3.685  ; 3.601  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[27]           ; CLOCK_50            ; 3.547  ; 3.513  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[28]           ; CLOCK_50            ; 5.525  ; 5.185  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[30]           ; CLOCK_50            ; 3.498  ; 3.429  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ; 2.108  ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[32]           ; CLOCK_50            ; 3.642  ; 3.559  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[33]           ; CLOCK_50            ; 3.656  ; 3.570  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO[*]             ; CLOCK_50            ;        ; 2.008  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ;        ; 2.008  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO1[*]            ; CLOCK_50            ; 5.372  ; 5.486  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ; 8.241  ; 8.678  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[27]          ; CLOCK_50            ; 5.372  ; 5.486  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1[*]            ; CLOCK_50            ; 6.311  ; 6.504  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[24]          ; CLOCK_50            ; 6.311  ; 6.504  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ;        ; 8.132  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 7.052 ; 7.040 ; 7.267 ; 7.255 ;
; SW[2]      ; LED[1]      ; 8.565 ; 8.509 ; 8.779 ; 8.726 ;
; SW[2]      ; LED[2]      ; 7.911 ; 7.872 ; 8.120 ; 8.088 ;
; SW[2]      ; LED[3]      ; 6.606 ; 6.569 ; 6.822 ; 6.785 ;
; SW[2]      ; LED[4]      ; 6.252 ; 6.174 ; 6.467 ; 6.389 ;
; SW[2]      ; LED[5]      ; 8.133 ; 7.763 ; 8.350 ; 7.980 ;
; SW[2]      ; LED[6]      ; 6.134 ; 6.069 ; 6.351 ; 6.286 ;
; SW[2]      ; LED[7]      ; 9.597 ; 9.244 ; 9.829 ; 9.469 ;
; SW[3]      ; LED[0]      ; 7.478 ; 7.466 ; 7.656 ; 7.644 ;
; SW[3]      ; LED[1]      ; 8.993 ; 8.940 ; 9.170 ; 9.117 ;
; SW[3]      ; LED[2]      ; 8.339 ; 8.305 ; 8.511 ; 8.479 ;
; SW[3]      ; LED[3]      ; 7.032 ; 6.995 ; 7.209 ; 7.172 ;
; SW[3]      ; LED[4]      ; 6.678 ; 6.600 ; 6.856 ; 6.778 ;
; SW[3]      ; LED[5]      ; 8.574 ; 8.204 ; 8.749 ; 8.379 ;
; SW[3]      ; LED[6]      ; 6.570 ; 6.505 ; 6.751 ; 6.686 ;
; SW[3]      ; LED[7]      ; 9.669 ; 9.313 ; 9.820 ; 9.469 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 6.719 ; 6.692 ; 6.955 ; 6.858 ;
; SW[2]      ; LED[1]      ; 6.759 ; 6.703 ; 6.984 ; 6.853 ;
; SW[2]      ; LED[2]      ; 7.544 ; 7.485 ; 7.776 ; 7.658 ;
; SW[2]      ; LED[3]      ; 5.866 ; 5.826 ; 6.030 ; 6.054 ;
; SW[2]      ; LED[4]      ; 5.988 ; 5.918 ; 6.191 ; 6.112 ;
; SW[2]      ; LED[5]      ; 7.424 ; 7.054 ; 7.589 ; 7.283 ;
; SW[2]      ; LED[6]      ; 5.874 ; 5.816 ; 6.076 ; 6.009 ;
; SW[2]      ; LED[7]      ; 8.583 ; 8.221 ; 8.748 ; 8.450 ;
; SW[3]      ; LED[0]      ; 6.226 ; 6.170 ; 6.398 ; 6.333 ;
; SW[3]      ; LED[1]      ; 8.579 ; 8.518 ; 8.780 ; 8.660 ;
; SW[3]      ; LED[2]      ; 6.856 ; 6.771 ; 7.028 ; 6.934 ;
; SW[3]      ; LED[3]      ; 6.726 ; 6.696 ; 6.898 ; 6.859 ;
; SW[3]      ; LED[4]      ; 5.953 ; 5.872 ; 6.092 ; 6.071 ;
; SW[3]      ; LED[5]      ; 8.288 ; 7.928 ; 8.455 ; 8.086 ;
; SW[3]      ; LED[6]      ; 5.853 ; 5.784 ; 5.991 ; 5.982 ;
; SW[3]      ; LED[7]      ; 9.405 ; 9.048 ; 9.559 ; 9.198 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.666 ; 2.537 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.793 ; 2.671 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.793 ; 2.671 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.672 ; 2.539 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.666 ; 2.546 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.794 ; 2.672 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.796 ; 2.674 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.796 ; 2.674 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.671 ; 2.538 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.673 ; 2.540 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.674 ; 2.541 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.674 ; 2.541 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.674 ; 2.541 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.670 ; 2.537 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.674 ; 2.541 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.674 ; 2.541 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.794 ; 2.672 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.265 ; 2.138 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.393 ; 2.271 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.393 ; 2.271 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.272 ; 2.139 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.265 ; 2.145 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.394 ; 2.272 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.396 ; 2.274 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.396 ; 2.274 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.272 ; 2.139 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.274 ; 2.141 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.274 ; 2.141 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.271 ; 2.138 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.394 ; 2.272 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.571     ; 2.704     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.729     ; 2.851     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.729     ; 2.851     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.573     ; 2.706     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.604     ; 2.724     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.730     ; 2.852     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.732     ; 2.854     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.732     ; 2.854     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.572     ; 2.705     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.574     ; 2.707     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.571     ; 2.704     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.730     ; 2.852     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.171     ; 2.304     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.326     ; 2.448     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.326     ; 2.448     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.172     ; 2.305     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.200     ; 2.320     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.327     ; 2.449     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.329     ; 2.451     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.329     ; 2.451     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.172     ; 2.305     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.174     ; 2.307     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.174     ; 2.307     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.171     ; 2.304     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.327     ; 2.449     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.926 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                       ; Synchronization Node                                                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                   ; system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                               ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[7]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[5]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[8]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[4]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[6]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[9]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[3]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[1]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[2]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[0]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|system_cpu:cpu|hbreak_enabled                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[7] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[3] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[4] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[2] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[9] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[1] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[5] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[8] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0]                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[6] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                 ;
; Synchronization Node    ; system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 16.926                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.244        ;
;  system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 7.682        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                         ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                  ; 18.478                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                     ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.244        ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.234        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                               ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; 18.480                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.245        ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.235        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                               ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; 18.483                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.246        ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.237        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.424                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[7] ;                        ;              ;                  ; 9.107        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[7] ;                        ;              ;                  ; 9.246        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 8.071        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.500                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[5] ;                        ;              ;                  ; 9.243        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[5] ;                        ;              ;                  ; 9.243        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 8.014        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.552                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[8] ;                        ;              ;                  ; 9.244        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[8] ;                        ;              ;                  ; 9.045        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[8]                                              ;                        ;              ;                  ; 8.263        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.595                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[4] ;                        ;              ;                  ; 9.242        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[4] ;                        ;              ;                  ; 8.914        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 8.439        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[6] ;                        ;              ;                  ; 9.243        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[6] ;                        ;              ;                  ; 9.245        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 8.233        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.868                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[9] ;                        ;              ;                  ; 9.244        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[9] ;                        ;              ;                  ; 9.244        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[9]                                              ;                        ;              ;                  ; 8.380        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.922                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[3] ;                        ;              ;                  ; 9.105        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[3] ;                        ;              ;                  ; 9.044        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 8.773        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.026                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[1] ;                        ;              ;                  ; 9.245        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[1] ;                        ;              ;                  ; 9.246        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 8.535        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.424                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[2] ;                        ;              ;                  ; 9.098        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[2] ;                        ;              ;                  ; 9.245        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 9.081        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.441                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[0] ;                        ;              ;                  ; 9.244        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[0] ;                        ;              ;                  ; 9.246        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 8.951        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                             ; 197.718                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.245       ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.473       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                         ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                             ; 198.026                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.243       ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.783       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.006                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 110.182      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 108.824      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.131                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 109.964      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 109.167      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.132                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 109.964      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 109.168      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.181                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 109.964      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 109.217      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.247                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 109.962      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 109.285      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.311                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 110.210      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 109.101      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.649                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 109.818      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 109.831      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.669                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 110.210      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 109.459      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.917                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 110.353      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 109.564      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                      ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                               ;
; Included in Design MTBF ; Yes                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                          ; 220.052                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                             ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                          ;                        ;              ;                  ;              ;
;  Unknown                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                 ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                          ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                             ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0] ;                        ;              ;                  ; 109.980      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0] ;                        ;              ;                  ; 110.072      ;
+-------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.247                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 110.355      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 109.892      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 82.99 MHz  ; 82.99 MHz       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;      ;
; 131.6 MHz  ; 131.6 MHz       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;      ;
; 158.28 MHz ; 158.28 MHz      ; altera_reserved_tck                                                   ;      ;
; 168.98 MHz ; 168.98 MHz      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                               ;
+-----------------------------------------------------------------------+----------+---------------+
; Clock                                                                 ; Slack    ; End Point TNS ;
+-----------------------------------------------------------------------+----------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; -2.049   ; -48.740       ;
; altera_reserved_tck                                                   ; 46.841   ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 103.512  ; 0.000         ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4997.041 ; 0.000         ;
+-----------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 0.236 ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 0.311 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.312 ; 0.000         ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                 ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.819   ; 0.000         ;
; altera_reserved_tck                                         ; 47.946  ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 109.017 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.799 ; 0.000         ;
; altera_reserved_tck                                         ; 0.921 ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.060 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                 ;
+-----------------------------------------------------------------------+----------+---------------+
; Clock                                                                 ; Slack    ; End Point TNS ;
+-----------------------------------------------------------------------+----------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.716    ; 0.000         ;
; CLOCK_50                                                              ; 9.708    ; 0.000         ;
; altera_reserved_tck                                                   ; 49.499   ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 55.299   ; 0.000         ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4999.747 ; 0.000         ;
+-----------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.049 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.990     ;
; -2.044 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.998     ;
; -2.032 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.971     ;
; -2.017 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.958     ;
; -2.016 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.955     ;
; -2.012 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.951     ;
; -2.012 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.951     ;
; -2.006 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.947     ;
; -1.993 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.934     ;
; -1.991 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.932     ;
; -1.988 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.927     ;
; -1.980 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.921     ;
; -1.978 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.919     ;
; -1.973 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.927     ;
; -1.971 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.917     ;
; -1.961 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.900     ;
; -1.959 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.898     ;
; -1.946 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.887     ;
; -1.946 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.887     ;
; -1.945 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.884     ;
; -1.941 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.880     ;
; -1.941 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.880     ;
; -1.941 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.895     ;
; -1.935 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.876     ;
; -1.931 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.877     ;
; -1.929 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.868     ;
; -1.928 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.874     ;
; -1.927 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.868     ;
; -1.927 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.873     ;
; -1.922 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.863     ;
; -1.922 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.876     ;
; -1.920 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.861     ;
; -1.917 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.856     ;
; -1.914 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.855     ;
; -1.913 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.852     ;
; -1.910 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.849     ;
; -1.909 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.850     ;
; -1.909 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.848     ;
; -1.909 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.848     ;
; -1.905 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.851     ;
; -1.903 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.844     ;
; -1.898 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 11.834     ;
; -1.895 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.836     ;
; -1.894 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.833     ;
; -1.890 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.831     ;
; -1.890 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.829     ;
; -1.890 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.829     ;
; -1.888 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.827     ;
; -1.888 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.829     ;
; -1.888 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.834     ;
; -1.885 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.824     ;
; -1.884 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.830     ;
; -1.884 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.825     ;
; -1.878 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[0]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.818     ;
; -1.877 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.818     ;
; -1.877 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.823     ;
; -1.871 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.812     ;
; -1.870 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[15] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.811     ;
; -1.869 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.810     ;
; -1.868 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[14] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.809     ;
; -1.868 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.814     ;
; -1.866 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[11] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.807     ;
; -1.866 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.805     ;
; -1.862 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.808     ;
; -1.858 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.799     ;
; -1.857 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 11.793     ;
; -1.856 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[2]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.797     ;
; -1.856 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.795     ;
; -1.852 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[8]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.793     ;
; -1.847 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[3]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.788     ;
; -1.847 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 11.783     ;
; -1.846 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[1]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 11.784     ;
; -1.845 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[17] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.784     ;
; -1.843 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[23] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.789     ;
; -1.840 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.779     ;
; -1.838 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 11.774     ;
; -1.837 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.776     ;
; -1.837 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.783     ;
; -1.833 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.779     ;
; -1.831 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[23] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 11.767     ;
; -1.828 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.774     ;
; -1.827 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.766     ;
; -1.824 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.770     ;
; -1.823 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[24] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.762     ;
; -1.818 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.757     ;
; -1.813 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[7]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.754     ;
; -1.813 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[21] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.752     ;
; -1.811 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.757     ;
; -1.810 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.751     ;
; -1.808 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 11.744     ;
; -1.807 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[0]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.747     ;
; -1.805 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.759     ;
; -1.803 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.742     ;
; -1.802 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.748     ;
; -1.802 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[23] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 11.748     ;
; -1.799 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[15] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.740     ;
; -1.797 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[14] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.738     ;
; -1.795 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[11] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.736     ;
; -1.793 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.732     ;
; -1.792 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[7]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 11.739     ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.841 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.401      ;
; 46.952 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.298      ;
; 47.103 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.147      ;
; 47.220 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.030      ;
; 47.550 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.697      ;
; 47.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.658      ;
; 47.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.653      ;
; 47.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.582      ;
; 47.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.560      ;
; 47.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.551      ;
; 48.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.232      ;
; 48.076 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.174      ;
; 48.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.123      ;
; 48.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.058      ;
; 48.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.001      ;
; 48.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.934      ;
; 48.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.861      ;
; 48.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.827      ;
; 48.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 1.735      ;
; 48.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.636      ;
; 48.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.558      ;
; 48.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.375      ;
; 49.479 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 0.758      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.598      ;
; 95.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.549      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.016      ;
; 95.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.979      ;
; 95.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.979      ;
; 95.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.979      ;
; 95.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.979      ;
; 95.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.979      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.939      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.872      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.872      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.872      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.872      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.872      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.872      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.872      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.872      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.872      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.872      ;
; 96.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.827      ;
; 96.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.827      ;
; 96.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.771      ;
; 96.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.771      ;
; 96.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.771      ;
; 96.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.771      ;
; 96.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.771      ;
; 96.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.771      ;
; 96.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.771      ;
; 96.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.755      ;
; 96.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.739      ;
; 96.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.739      ;
; 96.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.739      ;
; 96.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.739      ;
; 96.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.739      ;
; 96.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.740      ;
; 96.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.740      ;
; 96.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.740      ;
; 96.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.740      ;
; 96.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.740      ;
; 96.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.739      ;
; 96.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.727      ;
; 96.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.727      ;
; 96.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.727      ;
; 96.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.727      ;
; 96.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.727      ;
; 96.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.587      ;
; 96.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.587      ;
; 96.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.587      ;
; 96.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.562      ;
; 96.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.562      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                ;
+---------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                                                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 103.512 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.546      ;
; 103.538 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.046     ; 7.522      ;
; 103.578 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.481      ;
; 103.604 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.454      ;
; 103.619 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.440      ;
; 103.619 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.440      ;
; 103.630 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.046     ; 7.430      ;
; 103.635 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.424      ;
; 103.662 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.396      ;
; 103.677 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.382      ;
; 103.701 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.358      ;
; 103.711 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.348      ;
; 103.711 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.348      ;
; 103.727 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.332      ;
; 103.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.330      ;
; 103.736 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.322      ;
; 103.737 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.322      ;
; 103.745 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.313      ;
; 103.753 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.305      ;
; 103.754 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.304      ;
; 103.793 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.266      ;
; 103.795 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.046     ; 7.265      ;
; 103.821 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.238      ;
; 103.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.230      ;
; 103.836 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.223      ;
; 103.837 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.222      ;
; 103.837 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.221      ;
; 103.844 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.215      ;
; 103.845 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.213      ;
; 103.850 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 7.203      ;
; 103.876 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.051     ; 7.179      ;
; 103.887 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.046     ; 7.173      ;
; 103.905 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.153      ;
; 103.915 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 7.139      ;
; 103.936 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.123      ;
; 103.942 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.117      ;
; 103.957 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 7.097      ;
; 103.957 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 7.097      ;
; 103.973 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 7.081      ;
; 103.984 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.074      ;
; 103.997 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.061      ;
; 104.000 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 7.053      ;
; 104.003 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.055      ;
; 104.007 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 7.051      ;
; 104.033 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.046     ; 7.027      ;
; 104.039 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 7.015      ;
; 104.043 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 7.016      ;
; 104.067 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.987      ;
; 104.074 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.979      ;
; 104.074 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.980      ;
; 104.076 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.982      ;
; 104.083 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.970      ;
; 104.091 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.962      ;
; 104.095 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.963      ;
; 104.099 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 6.960      ;
; 104.114 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 6.945      ;
; 104.114 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 6.945      ;
; 104.125 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.933      ;
; 104.130 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 6.929      ;
; 104.133 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.051     ; 6.922      ;
; 104.142 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 6.917      ;
; 104.157 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.901      ;
; 104.174 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.880      ;
; 104.181 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.873      ;
; 104.187 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.871      ;
; 104.196 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 6.863      ;
; 104.198 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.860      ;
; 104.217 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.841      ;
; 104.224 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 6.835      ;
; 104.231 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.827      ;
; 104.240 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.818      ;
; 104.243 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.810      ;
; 104.243 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.810      ;
; 104.248 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.810      ;
; 104.258 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 6.801      ;
; 104.269 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.051     ; 6.786      ;
; 104.279 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.779      ;
; 104.290 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.768      ;
; 104.290 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.046     ; 6.770      ;
; 104.295 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.759      ;
; 104.322 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.731      ;
; 104.341 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.712      ;
; 104.345 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 6.714      ;
; 104.350 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.704      ;
; 104.350 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.704      ;
; 104.358 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.047     ; 6.701      ;
; 104.366 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.688      ;
; 104.380 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.674      ;
; 104.393 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.660      ;
; 104.400 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.658      ;
; 104.432 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.622      ;
; 104.454 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.600      ;
; 104.460 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.052     ; 6.594      ;
; 104.463 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.590      ;
; 104.467 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.586      ;
; 104.476 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.577      ;
; 104.479 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.579      ;
; 104.484 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.569      ;
; 104.498 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.048     ; 6.560      ;
; 104.525 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 6.528      ;
+---------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+----------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4997.041 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.875      ;
; 4997.062 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.854      ;
; 4997.161 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.752      ;
; 4997.161 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.752      ;
; 4997.161 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.752      ;
; 4997.161 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.752      ;
; 4997.161 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.752      ;
; 4997.161 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.752      ;
; 4997.161 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.752      ;
; 4997.288 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.625      ;
; 4997.288 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.625      ;
; 4997.288 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.625      ;
; 4997.288 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.625      ;
; 4997.288 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.625      ;
; 4997.288 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.625      ;
; 4997.288 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.072     ; 2.625      ;
; 4997.414 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.502      ;
; 4997.659 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.069     ; 2.257      ;
; 4998.077 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.065     ; 1.843      ;
; 4998.095 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.065     ; 1.825      ;
; 4998.469 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.068     ; 1.448      ;
; 4998.469 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.068     ; 1.448      ;
; 4998.469 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.068     ; 1.448      ;
; 4998.469 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.068     ; 1.448      ;
; 4998.469 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.068     ; 1.448      ;
; 4998.469 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.068     ; 1.448      ;
; 4998.469 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.068     ; 1.448      ;
; 9995.578 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.352      ;
; 9995.585 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.345      ;
; 9995.685 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.245      ;
; 9995.813 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.117      ;
; 9996.031 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.899      ;
; 9996.124 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.806      ;
; 9996.153 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.777      ;
; 9996.191 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.739      ;
; 9996.218 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.712      ;
; 9996.313 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.617      ;
; 9996.462 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.468      ;
; 9996.521 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.409      ;
; 9996.534 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.396      ;
; 9996.563 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.367      ;
; 9996.626 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.304      ;
; 9996.669 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.261      ;
; 9996.670 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.260      ;
; 9996.712 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.218      ;
; 9996.728 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.202      ;
; 9996.739 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.191      ;
; 9996.739 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.191      ;
; 9996.774 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.156      ;
; 9996.790 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.140      ;
; 9996.862 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.068      ;
; 9996.872 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.058      ;
; 9996.897 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 3.033      ;
; 9996.946 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.984      ;
; 9996.984 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.946      ;
; 9997.046 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.884      ;
; 9997.202 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.728      ;
; 9997.297 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.633      ;
; 9997.380 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.051     ; 2.554      ;
; 9997.628 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.302      ;
; 9997.644 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.286      ;
; 9997.671 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.259      ;
; 9997.674 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.256      ;
; 9997.674 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.252      ;
; 9997.674 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.256      ;
; 9997.687 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.243      ;
; 9997.701 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.225      ;
; 9997.714 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.216      ;
; 9997.717 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 2.213      ;
; 9997.725 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.201      ;
; 9997.725 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.201      ;
; 9997.733 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.193      ;
; 9997.749 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.177      ;
; 9997.756 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.170      ;
; 9997.760 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.166      ;
; 9997.784 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.142      ;
; 9997.784 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.142      ;
; 9997.856 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.070      ;
; 9997.881 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.045      ;
; 9997.901 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 2.025      ;
; 9997.928 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 1.998      ;
; 9997.931 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 1.995      ;
; 9997.959 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.971      ;
; 9997.984 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 1.942      ;
; 9997.986 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.944      ;
; 9998.010 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.920      ;
; 9998.010 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.920      ;
; 9998.061 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.869      ;
; 9998.126 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.058     ; 1.801      ;
; 9998.129 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.058     ; 1.798      ;
; 9998.161 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.769      ;
; 9998.173 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 1.753      ;
; 9998.174 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.756      ;
; 9998.179 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.751      ;
; 9998.200 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 1.726      ;
; 9998.208 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.722      ;
; 9998.221 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.709      ;
; 9998.224 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 1.702      ;
; 9998.224 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.059     ; 1.702      ;
; 9998.225 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 1.705      ;
+----------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.236 ; system:u0|system_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                          ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.751      ;
; 0.271 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|byteenable[2]                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.786      ;
; 0.284 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[11]                                                              ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.795      ;
; 0.287 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[16]                                                              ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.798      ;
; 0.293 ; system:u0|system_cpu:cpu|i_readdata_d1[5]                                                                                                                                                                        ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.807      ;
; 0.293 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[7]                                                               ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.804      ;
; 0.293 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[17]                                                              ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.804      ;
; 0.295 ; system:u0|system_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.804      ;
; 0.297 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[23]                                                              ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.808      ;
; 0.297 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|writedata[16]                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.809      ;
; 0.298 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|writedata[13]                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.810      ;
; 0.299 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|state_reg.op                                                                                                                                            ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|state_reg.op                                                                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; system:u0|system_cpu:cpu|i_readdata_d1[15]                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.810      ;
; 0.299 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[3]                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.807      ;
; 0.299 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|writedata[5]                                                                                                                              ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.811      ;
; 0.300 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[5]                                                               ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.811      ;
; 0.301 ; system:u0|system_cpu:cpu|i_readdata_d1[14]                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.812      ;
; 0.301 ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.810      ;
; 0.301 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[8]                                                               ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.812      ;
; 0.303 ; system:u0|system_cpu:cpu|i_readdata_d1[17]                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.813      ;
; 0.303 ; system:u0|system_cpu:cpu|i_readdata_d1[12]                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.814      ;
; 0.303 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[18]                                                              ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.814      ;
; 0.304 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[0]                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.815      ;
; 0.305 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[2]                                                               ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.816      ;
; 0.306 ; system:u0|system_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.815      ;
; 0.306 ; system:u0|system_cpu:cpu|i_readdata_d1[29]                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.816      ;
; 0.307 ; system:u0|system_cpu:cpu|i_readdata_d1[13]                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                     ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.814      ;
; 0.308 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[23]                                                                                                             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.822      ;
; 0.308 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[2]                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.816      ;
; 0.308 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[15]                                                              ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.819      ;
; 0.309 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                     ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.816      ;
; 0.310 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[21]                                                                                                             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.824      ;
; 0.310 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[1]                                                               ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.821      ;
; 0.310 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                     ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.817      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_054|altera_avalon_st_pipeline_base:core|full0                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_054|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_038|altera_avalon_st_pipeline_base:core|full1                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_038|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|full1                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_cmd[3]                                                                                                                                                                            ; system:u0|system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|init_done                                                                                                                                                                           ; system:u0|system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|refresh_request                                                                                                                                                                     ; system:u0|system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|ack_refresh_request                                                                                                                                                                 ; system:u0|system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|m_state.000000001                                                                                                                                                                   ; system:u0|system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_next.101                                                                                                                                                                          ; system:u0|system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_state.101                                                                                                                                                                         ; system:u0|system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_next.000                                                                                                                                                                          ; system:u0|system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_cmd[1]                                                                                                                                                                            ; system:u0|system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_cmd[2]                                                                                                                                                                            ; system:u0|system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_cmd[0]                                                                                                                                                                            ; system:u0|system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_state.000                                                                                                                                                                         ; system:u0|system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_refs[0]                                                                                                                                                                           ; system:u0|system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_refs[1]                                                                                                                                                                           ; system:u0|system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|i_refs[2]                                                                                                                                                                           ; system:u0|system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                    ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                               ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|m_state.000000100                                                                                                                                                                   ; system:u0|system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address                                                                                                      ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][97]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][97]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][100]                                                               ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][100]                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_l_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                             ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_l_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|full0                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|full1                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|full0                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                             ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full1                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][118]                                                 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][118]                                                                                                                                                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_uart_0:uart_0|system_uart_0_tx:the_system_uart_0_tx|tx_ready                                                                                                                                    ; system:u0|system_uart_0:uart_0|system_uart_0_tx:the_system_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_epcs:epcs|system_epcs_sub:the_system_epcs_sub|RRDY                                                                                                                                              ; system:u0|system_epcs:epcs|system_epcs_sub:the_system_epcs_sub|RRDY                                                                                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_epcs:epcs|system_epcs_sub:the_system_epcs_sub|ROE                                                                                                                                               ; system:u0|system_epcs:epcs|system_epcs_sub:the_system_epcs_sub|ROE                                                                                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|system_epcs:epcs|system_epcs_sub:the_system_epcs_sub|TOE                                                                                                                                               ; system:u0|system_epcs:epcs|system_epcs_sub:the_system_epcs_sub|TOE                                                                                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; PWM_CLK                                                                                                                                                                                    ; PWM_CLK                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.519      ;
; 0.329 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.529      ;
; 0.337 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                               ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.538      ;
; 0.340 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.540      ;
; 0.343 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_reg                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[6]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.546      ;
; 0.356 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                           ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.557      ;
; 0.360 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.560      ;
; 0.369 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.569      ;
; 0.419 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.619      ;
; 0.426 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.625      ;
; 0.426 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.625      ;
; 0.430 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                           ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.630      ;
; 0.448 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.648      ;
; 0.449 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.649      ;
; 0.449 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.649      ;
; 0.452 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.652      ;
; 0.453 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[2]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.653      ;
; 0.458 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.658      ;
; 0.465 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                               ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.665      ;
; 0.470 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[2]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.670      ;
; 0.471 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[7]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[0]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[4]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.672      ;
; 0.473 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                     ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.673      ;
; 0.482 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[3]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.682      ;
; 0.490 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.690      ;
; 0.494 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.694      ;
; 0.496 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.696      ;
; 0.497 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[5]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 0.700      ;
; 0.506 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.706      ;
; 0.508 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.708      ;
; 0.515 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.715      ;
; 0.519 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.719      ;
; 0.519 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.719      ;
; 0.525 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.725      ;
; 0.526 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.726      ;
; 0.528 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.728      ;
; 0.529 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.729      ;
; 0.533 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.733      ;
; 0.533 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.733      ;
; 0.535 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[8]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 0.731      ;
; 0.535 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.735      ;
; 0.537 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.737      ;
; 0.542 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.742      ;
; 0.543 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.743      ;
; 0.545 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.745      ;
; 0.555 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[6]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.755      ;
; 0.566 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.766      ;
; 0.568 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.766      ;
; 0.571 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.771      ;
; 0.579 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.779      ;
; 0.599 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.270      ; 1.038      ;
; 0.624 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.268      ; 1.061      ;
; 0.625 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.267      ; 1.061      ;
; 0.628 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.265      ; 1.062      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                          ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                         ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                         ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.519      ;
; 0.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.528      ;
; 0.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.530      ;
; 0.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.532      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.346 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.346 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.346 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.546      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.546      ;
; 0.348 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.546      ;
; 0.349 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.547      ;
; 0.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.547      ;
; 0.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.547      ;
; 0.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.550      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.552      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.555      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.556      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.557      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.558      ;
; 0.365 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                  ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.563      ;
; 0.365 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                  ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.563      ;
; 0.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.569      ;
; 0.376 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.574      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.590      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.628      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.631      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.632      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.632      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.632      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.632      ;
; 0.434 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.632      ;
; 0.435 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.633      ;
; 0.439 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.440 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.638      ;
; 0.450 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.648      ;
; 0.450 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.648      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.344 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.347 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.358 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.472 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[6]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.494 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.498 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.501 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.506 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.513 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.533 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.545 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.744      ;
; 0.559 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.758      ;
; 0.559 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.758      ;
; 0.562 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.761      ;
; 0.562 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.761      ;
; 0.587 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.783      ;
; 0.638 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.837      ;
; 0.644 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.843      ;
; 0.645 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.844      ;
; 0.700 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.895      ;
; 0.722 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.924      ;
; 0.747 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.750 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.755 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.757 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.762 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.768 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.775 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.784 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.979      ;
; 0.784 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.983      ;
; 0.787 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.986      ;
; 0.791 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.990      ;
; 0.837 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.036      ;
; 0.844 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.848 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.851 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.050      ;
; 0.855 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.862 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.057      ;
; 0.864 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.865 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.871 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.880 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.079      ;
; 0.882 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.081      ;
; 0.887 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.086      ;
; 0.889 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.088      ;
; 0.894 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.093      ;
; 0.901 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.100      ;
; 0.911 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.110      ;
; 0.933 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.132      ;
; 0.940 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.139      ;
; 0.947 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.146      ;
; 0.954 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.153      ;
; 0.960 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.159      ;
; 0.964 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.159      ;
; 0.967 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.166      ;
; 0.971 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.976 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.175      ;
; 0.978 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.177      ;
; 0.978 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.177      ;
; 0.983 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.182      ;
; 0.985 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.184      ;
; 0.990 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.189      ;
; 0.997 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.196      ;
; 1.013 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.212      ;
; 1.056 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.255      ;
; 1.063 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.262      ;
; 1.067 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.266      ;
; 1.072 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.271      ;
; 1.074 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.273      ;
; 1.074 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.273      ;
; 1.079 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.278      ;
; 1.080 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.275      ;
; 1.081 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.280      ;
; 1.086 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.285      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 6.819 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.085      ;
; 6.819 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.085      ;
; 6.819 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.085      ;
; 6.819 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.085      ;
; 6.819 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.085      ;
; 6.819 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.085      ;
; 6.819 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.085      ;
; 6.823 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[5]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.118      ;
; 6.823 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[8]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.118      ;
; 6.831 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|av_process_readdata                                                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.080      ;
; 6.832 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_read~reg0                                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.074      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.069      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.069      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.069      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.069      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.069      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.069      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.075      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.069      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|E_bht_ptr[7]                                                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.075      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.075      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[12]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.075      ;
; 6.842 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|M_ctrl_late_result                                                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.075      ;
; 6.845 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[2]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.094      ;
; 6.845 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[6]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.094      ;
; 6.845 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.097      ;
; 6.854 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.086      ;
; 6.854 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.086      ;
; 6.854 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[9]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.086      ;
; 6.854 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.086      ;
; 6.854 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[19]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.086      ;
; 6.854 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[10]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.086      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.967 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.886      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
; 6.968 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.885      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.293      ;
; 47.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.293      ;
; 48.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.725      ;
; 97.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.293      ;
; 97.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.293      ;
; 97.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.293      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.258      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.187      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.187      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.187      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.187      ;
; 97.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.187      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.156      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.099      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.070      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.070      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.070      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.070      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.070      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.066      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.066      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.066      ;
; 97.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.066      ;
; 98.131 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.810      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.704      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.688      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.688      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.688      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.688      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.688      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.688      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.688      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.688      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.688      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.688      ;
; 98.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.658      ;
; 98.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.658      ;
; 98.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.603      ;
; 98.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.603      ;
; 98.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.603      ;
; 98.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.603      ;
; 98.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.603      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.542      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.542      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.542      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.542      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.542      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.542      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.542      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.542      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.542      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.542      ;
; 98.420 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.521      ;
; 98.420 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.521      ;
; 98.420 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.521      ;
; 98.420 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.531      ;
; 98.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.531      ;
; 98.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.531      ;
; 98.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.531      ;
; 98.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.494      ;
; 98.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.494      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.482      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.482      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.482      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.482      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.459      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.459      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.459      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.459      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.459      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.459      ;
; 98.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.379      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[2]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[3]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[5]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.017 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 2.031      ;
; 109.099 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.948      ;
; 109.099 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.948      ;
; 109.099 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.948      ;
; 109.099 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.948      ;
; 109.099 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.948      ;
; 109.099 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.948      ;
; 109.099 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.059     ; 1.948      ;
; 109.100 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 1.948      ;
; 109.100 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 1.948      ;
; 109.100 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 1.948      ;
; 109.100 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.058     ; 1.948      ;
; 109.102 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 1.944      ;
; 109.102 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[6]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 1.944      ;
; 109.102 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 1.944      ;
; 109.102 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.060     ; 1.944      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[0]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[1]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[2]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[3]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[4]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[9]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[10]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[11]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[12]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[13]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[17]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[18]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[19]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[20]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[21]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[22]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[23]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[24]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.158      ; 1.991      ;
; 109.219 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[5]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.160      ; 1.990      ;
; 109.219 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[6]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.160      ; 1.990      ;
; 109.219 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[7]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.160      ; 1.990      ;
; 109.219 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[8]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.160      ; 1.990      ;
; 109.219 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[14]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.160      ; 1.990      ;
; 109.219 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[15]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.160      ; 1.990      ;
; 109.219 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[16]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.160      ; 1.990      ;
; 109.287 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.762      ;
; 109.287 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.762      ;
; 109.287 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[2]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.762      ;
; 109.287 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.762      ;
; 109.287 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[4]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.762      ;
; 109.287 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.762      ;
; 109.287 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[0]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.762      ;
; 109.287 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.762      ;
; 109.287 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[3]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.762      ;
; 109.287 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.762      ;
; 109.296 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.160      ; 1.995      ;
; 109.299 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.162      ; 1.994      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.307 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.746      ;
; 109.310 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[3]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.734      ;
; 109.310 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[5]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.734      ;
; 109.310 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[8]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.734      ;
; 109.310 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.062     ; 1.734      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.319 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.050     ; 1.737      ;
; 109.323 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.726      ;
; 109.323 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.726      ;
; 109.323 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.726      ;
; 109.323 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.057     ; 1.726      ;
; 109.345 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.708      ;
; 109.345 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.708      ;
; 109.345 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.708      ;
; 109.345 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.708      ;
; 109.345 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[1]                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.708      ;
; 109.345 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_reg                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.708      ;
; 109.345 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.053     ; 1.708      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.799 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.999      ;
; 1.009 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.211      ;
; 1.009 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.211      ;
; 1.092 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 1.645      ;
; 1.092 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 1.645      ;
; 1.092 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 1.645      ;
; 1.092 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 1.645      ;
; 1.092 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 1.645      ;
; 1.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.379      ;
; 1.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.379      ;
; 1.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[2]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.379      ;
; 1.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.379      ;
; 1.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.379      ;
; 1.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.379      ;
; 1.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.379      ;
; 1.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.379      ;
; 1.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.379      ;
; 1.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.379      ;
; 1.200 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 1.387      ;
; 1.204 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.402      ;
; 1.204 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.402      ;
; 1.204 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.402      ;
; 1.204 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.402      ;
; 1.204 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.402      ;
; 1.204 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.402      ;
; 1.204 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.402      ;
; 1.204 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.402      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.209 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.405      ;
; 1.214 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.415      ;
; 1.214 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.415      ;
; 1.214 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.415      ;
; 1.214 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.415      ;
; 1.214 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|start_of_ap                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.411      ;
; 1.214 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.411      ;
; 1.214 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[0]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.411      ;
; 1.214 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.411      ;
; 1.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.418      ;
; 1.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.058      ; 1.418      ;
; 1.222 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.422      ;
; 1.222 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.422      ;
; 1.222 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.422      ;
; 1.222 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.422      ;
; 1.222 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.422      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.227 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.432      ;
; 1.255 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sync_lost                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.458      ;
; 1.255 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.458      ;
; 1.255 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.458      ;
; 1.255 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.458      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[6]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[7]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.390 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.587      ;
; 1.396 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.596      ;
; 1.396 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.596      ;
; 1.396 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.596      ;
; 1.396 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.596      ;
; 1.396 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.596      ;
; 1.396 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.596      ;
; 1.396 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.596      ;
; 1.400 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.603      ;
; 1.400 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.603      ;
; 1.400 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.603      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.119      ;
; 0.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.119      ;
; 0.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.119      ;
; 0.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.119      ;
; 0.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.119      ;
; 0.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.119      ;
; 0.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.119      ;
; 0.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.119      ;
; 0.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.119      ;
; 0.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.119      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.333      ;
; 1.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.333      ;
; 1.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.333      ;
; 1.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.333      ;
; 1.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.333      ;
; 1.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.333      ;
; 1.154 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.352      ;
; 1.154 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.352      ;
; 1.154 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.352      ;
; 1.154 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.352      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.378      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.378      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.378      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.378      ;
; 1.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.396      ;
; 1.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.396      ;
; 1.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.396      ;
; 1.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.396      ;
; 1.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.393      ;
; 1.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.393      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.407      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.407      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.407      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.407      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.407      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.407      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.407      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.407      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.407      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.407      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.517      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.517      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.517      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.517      ;
; 1.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.517      ;
; 1.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.545      ;
; 1.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.545      ;
; 1.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.585      ;
; 1.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.585      ;
; 1.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.585      ;
; 1.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.585      ;
; 1.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.585      ;
; 1.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.585      ;
; 1.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.585      ;
; 1.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.585      ;
; 1.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.585      ;
; 1.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.585      ;
; 1.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.590      ;
; 1.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.673      ;
; 1.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.919      ;
; 1.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.919      ;
; 1.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.919      ;
; 1.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.919      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.958      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.958      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read_req      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.958      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.958      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.958      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.976      ;
; 1.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.989      ;
; 1.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.058      ;
; 1.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.058      ;
; 1.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.058      ;
; 1.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.058      ;
; 1.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.058      ;
; 1.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.162      ;
; 1.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.162      ;
; 1.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.162      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[53] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[53] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[77] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[77] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][77]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][77]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][77]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][76]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][76]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][76]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[51] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[51] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[99] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[99] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][100]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][100]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][100]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][100]    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][97]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][97]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][97]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][97]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[50] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[50] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[17] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[17] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[16] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[16] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[42] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[42] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[33] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[33] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[37] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[37] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[36] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[36] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[38] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[38] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[39] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[39] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[41] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[41] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[40] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[40] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[19] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[19] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[64] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[64] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.276      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[67] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[67] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[18] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[18] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.275      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[25] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[25] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.277      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[0]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[0]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[3]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[3]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[4]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[4]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[6]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
; 2.060 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[6]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.278      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                 ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                 ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                 ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                 ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                 ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                 ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 4.717 ; 4.988        ; 0.271          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.708  ; 9.708        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.708  ; 9.708        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                     ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]                     ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                     ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|observablevcoout           ;
; 9.751  ; 9.751        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.773  ; 9.773        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.774  ; 9.774        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.225 ; 10.225       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 10.226 ; 10.226       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.249 ; 10.249       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                     ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]                     ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                     ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|observablevcoout           ;
; 10.289 ; 10.289       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.289 ; 10.289       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.499 ; 49.715       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                       ;
; 49.500 ; 49.716       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ;
; 49.500 ; 49.716       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                             ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                             ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                             ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                            ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                               ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                             ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                         ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                         ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                         ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                         ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                         ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                             ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                   ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                      ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                      ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                      ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                      ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                           ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                           ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                             ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                             ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                             ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                             ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                             ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                               ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                          ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                          ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                          ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                      ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                      ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                      ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                      ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                      ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                            ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 55.299 ; 55.515       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ;
; 55.300 ; 55.516       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; PWM_CLK                                                                                                                                                                                    ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                           ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                               ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                               ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[2]                               ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]                                                  ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                        ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                        ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                         ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                       ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                    ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                             ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                            ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                            ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                            ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                            ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                            ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                            ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                             ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                             ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                             ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                             ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                             ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                             ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                             ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                             ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                            ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                               ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                              ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sync_lost                                                                                                                                     ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                        ;
; 55.302 ; 55.518       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                              ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                              ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_3                                                                              ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[3]                               ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[4]                               ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[5]                               ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[6]                               ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[7]                               ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[8]                               ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[0]                               ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[1]                               ;
; 55.303 ; 55.519       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[2]                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+----------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+----------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS         ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]          ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]          ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]          ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]          ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT                   ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]               ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]              ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]              ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]               ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]               ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]               ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]               ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]               ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]               ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]               ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]               ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]               ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT                   ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET                  ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate             ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL                  ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[0]                      ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]                      ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]                      ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]                      ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]                      ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]                      ;
; 4999.748 ; 4999.964     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[6]                      ;
; 4999.753 ; 4999.969     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[7]                      ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD                    ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]                      ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]                      ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]                      ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]                      ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]                      ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]                      ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]                      ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]                      ;
; 4999.810 ; 5000.026     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD                    ;
; 4999.810 ; 5000.026     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]                      ;
; 4999.811 ; 5000.027     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]                      ;
; 4999.811 ; 5000.027     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]                      ;
; 4999.811 ; 5000.027     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]                      ;
; 4999.811 ; 5000.027     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]                      ;
; 4999.811 ; 5000.027     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]                      ;
; 4999.811 ; 5000.027     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]                      ;
; 4999.811 ; 5000.027     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]                      ;
; 4999.847 ; 5000.031     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[7]                      ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[0]                      ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]                      ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]                      ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]                      ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]                      ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]                      ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[6]                      ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS         ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]          ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]          ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]          ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]          ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT                   ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET                  ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT                   ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate             ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]               ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]              ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]              ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]               ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]               ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]               ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]               ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]               ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]               ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]               ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]               ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]               ;
; 4999.983 ; 4999.983     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4999.983 ; 4999.983     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_psCLK~clkctrl|inclk[0]                                ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_psCLK~clkctrl|outclk                                  ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_SCAN_SEQ_PLS|clk                                      ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[0]|clk                                       ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[1]|clk                                       ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[2]|clk                                       ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[3]|clk                                       ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|TXWT|clk                                                ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[0]|clk                                            ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[10]|clk                                           ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[11]|clk                                           ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[1]|clk                                            ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[2]|clk                                            ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[3]|clk                                            ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[4]|clk                                            ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[5]|clk                                            ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[6]|clk                                            ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[7]|clk                                            ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[8]|clk                                            ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[9]|clk                                            ;
+----------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.149 ; 3.334 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.947 ; 9.271 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.933 ; 1.178 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.930 ; 1.175 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.930 ; 1.175 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.906 ; 1.153 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.933 ; 1.178 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.927 ; 1.172 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.924 ; 1.169 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.924 ; 1.169 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.907 ; 1.154 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.907 ; 1.154 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.927 ; 1.172 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 4.044 ; 4.554 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[0]            ; CLOCK_50            ; 4.044 ; 4.554 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO_IN[*]          ; CLOCK_50            ; 1.805 ; 2.032 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[0]         ; CLOCK_50            ; 1.805 ; 2.032 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[1]         ; CLOCK_50            ; 1.671 ; 1.917 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; SW[*]               ; CLOCK_50            ; 2.320 ; 2.545 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[0]              ; CLOCK_50            ; 1.977 ; 2.223 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[1]              ; CLOCK_50            ; 2.195 ; 2.402 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[2]              ; CLOCK_50            ; 1.863 ; 2.112 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[3]              ; CLOCK_50            ; 2.320 ; 2.545 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]            ; CLOCK_50            ; 1.904 ; 2.396 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[25]          ; CLOCK_50            ; 1.904 ; 2.396 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.163 ; -0.343 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -3.243 ; -3.565 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.456 ; -0.701 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.456 ; -0.701 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.435 ; -0.682 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.458 ; -0.703 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.453 ; -0.698 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.450 ; -0.695 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.450 ; -0.695 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.436 ; -0.683 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.433 ; -0.680 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.433 ; -0.680 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.436 ; -0.683 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.453 ; -0.698 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; -3.399 ; -3.887 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[0]            ; CLOCK_50            ; -3.399 ; -3.887 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO_IN[*]          ; CLOCK_50            ; -0.986 ; -1.212 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[0]         ; CLOCK_50            ; -0.986 ; -1.212 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[1]         ; CLOCK_50            ; -1.127 ; -1.367 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; SW[*]               ; CLOCK_50            ; -1.311 ; -1.553 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[0]              ; CLOCK_50            ; -1.421 ; -1.660 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[1]              ; CLOCK_50            ; -1.630 ; -1.832 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[2]              ; CLOCK_50            ; -1.311 ; -1.553 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[3]              ; CLOCK_50            ; -1.750 ; -1.969 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]            ; CLOCK_50            ; -1.137 ; -1.618 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[25]          ; CLOCK_50            ; -1.137 ; -1.618 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.098 ; 12.488 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.584  ; 2.509  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.583  ; 2.508  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.584  ; 2.509  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.578  ; 2.506  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.653  ; 2.559  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.656  ; 2.562  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.576  ; 2.504  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.583  ; 2.508  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CS_N           ; CLOCK_50            ; 4.351  ; 3.938  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.664  ; 2.570  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.658  ; 2.564  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.658  ; 2.564  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.583  ; 2.508  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.573  ; 2.501  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.664  ; 2.570  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.664  ; 2.570  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_WE_N           ; CLOCK_50            ; 2.667  ; 2.573  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 5.239  ; 5.082  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[1]            ; CLOCK_50            ; 4.612  ; 4.505  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[2]            ; CLOCK_50            ; 4.265  ; 4.212  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[3]            ; CLOCK_50            ; 5.239  ; 5.082  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CLK            ; CLOCK_50            ; -2.652 ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.762 ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; GPIO[*]             ; CLOCK_50            ; 5.572  ; 5.196  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[5]            ; CLOCK_50            ; 3.829  ; 3.790  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[6]            ; CLOCK_50            ; 4.231  ; 4.166  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[7]            ; CLOCK_50            ; 3.810  ; 3.754  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[8]            ; CLOCK_50            ; 4.223  ; 4.140  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[9]            ; CLOCK_50            ; 4.583  ; 4.469  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[10]           ; CLOCK_50            ; 4.125  ; 4.008  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[11]           ; CLOCK_50            ; 4.179  ; 4.061  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[12]           ; CLOCK_50            ; 3.942  ; 3.851  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[13]           ; CLOCK_50            ; 4.047  ; 3.981  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[14]           ; CLOCK_50            ; 3.966  ; 3.878  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[15]           ; CLOCK_50            ; 5.572  ; 5.196  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[16]           ; CLOCK_50            ; 3.695  ; 3.614  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[17]           ; CLOCK_50            ; 4.278  ; 4.202  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[18]           ; CLOCK_50            ; 3.786  ; 3.731  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[19]           ; CLOCK_50            ; 3.689  ; 3.601  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[20]           ; CLOCK_50            ; 3.914  ; 3.833  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[21]           ; CLOCK_50            ; 3.926  ; 3.830  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[22]           ; CLOCK_50            ; 3.265  ; 3.204  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[23]           ; CLOCK_50            ; 3.527  ; 3.441  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[24]           ; CLOCK_50            ; 3.538  ; 3.458  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[25]           ; CLOCK_50            ; 3.283  ; 3.230  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[26]           ; CLOCK_50            ; 3.864  ; 3.741  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[27]           ; CLOCK_50            ; 3.722  ; 3.648  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[28]           ; CLOCK_50            ; 5.451  ; 5.033  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[30]           ; CLOCK_50            ; 3.677  ; 3.596  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ; 2.346  ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[32]           ; CLOCK_50            ; 3.816  ; 3.711  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[33]           ; CLOCK_50            ; 3.836  ; 3.718  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO[*]             ; CLOCK_50            ;        ; 2.236  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ;        ; 2.236  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO1[*]            ; CLOCK_50            ; 8.728  ; 8.508  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ; 8.728  ; 8.508  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[27]          ; CLOCK_50            ; 5.459  ; 5.476  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1[*]            ; CLOCK_50            ; 6.323  ; 7.734  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[24]          ; CLOCK_50            ; 6.323  ; 6.334  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ;        ; 7.734  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.804  ; 10.195 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.219  ; 2.147  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.304  ; 2.210  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.230  ; 2.154  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.230  ; 2.154  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.229  ; 2.153  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.231  ; 2.155  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.228  ; 2.152  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.229  ; 2.153  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.227  ; 2.151  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.221  ; 2.149  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.304  ; 2.210  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.296  ; 2.202  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.298  ; 2.204  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.219  ; 2.147  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.228  ; 2.152  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.228  ; 2.152  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.229  ; 2.153  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.304  ; 2.210  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CS_N           ; CLOCK_50            ; 3.996  ; 3.582  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.215  ; 2.143  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.301  ; 2.207  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.301  ; 2.207  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.228  ; 2.152  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.215  ; 2.143  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.304  ; 2.210  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.307  ; 2.213  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.307  ; 2.213  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.227  ; 2.151  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.230  ; 2.154  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.230  ; 2.154  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.230  ; 2.154  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.230  ; 2.154  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.227  ; 2.151  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.230  ; 2.154  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.230  ; 2.154  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.304  ; 2.210  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.227  ; 2.151  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.227  ; 2.151  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.227  ; 2.151  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.304  ; 2.210  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_WE_N           ; CLOCK_50            ; 2.309  ; 2.215  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 3.769  ; 3.714  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[1]            ; CLOCK_50            ; 4.100  ; 3.995  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[2]            ; CLOCK_50            ; 3.769  ; 3.714  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[3]            ; CLOCK_50            ; 4.048  ; 3.980  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CLK            ; CLOCK_50            ; -3.065 ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.174 ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; GPIO[*]             ; CLOCK_50            ; 1.933  ; 2.746  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[5]            ; CLOCK_50            ; 3.350  ; 3.308  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[6]            ; CLOCK_50            ; 3.735  ; 3.670  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[7]            ; CLOCK_50            ; 3.331  ; 3.274  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[8]            ; CLOCK_50            ; 3.727  ; 3.644  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[9]            ; CLOCK_50            ; 4.073  ; 3.961  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[10]           ; CLOCK_50            ; 3.634  ; 3.518  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[11]           ; CLOCK_50            ; 3.685  ; 3.568  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[12]           ; CLOCK_50            ; 3.458  ; 3.367  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[13]           ; CLOCK_50            ; 3.558  ; 3.492  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[14]           ; CLOCK_50            ; 3.480  ; 3.393  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[15]           ; CLOCK_50            ; 5.093  ; 4.716  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[16]           ; CLOCK_50            ; 3.220  ; 3.139  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[17]           ; CLOCK_50            ; 3.781  ; 3.704  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[18]           ; CLOCK_50            ; 3.308  ; 3.252  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[19]           ; CLOCK_50            ; 3.215  ; 3.127  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[20]           ; CLOCK_50            ; 3.431  ; 3.349  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[21]           ; CLOCK_50            ; 3.442  ; 3.347  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[22]           ; CLOCK_50            ; 2.807  ; 2.746  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[23]           ; CLOCK_50            ; 3.060  ; 2.973  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[24]           ; CLOCK_50            ; 3.069  ; 2.989  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[25]           ; CLOCK_50            ; 2.825  ; 2.771  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[26]           ; CLOCK_50            ; 3.383  ; 3.261  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[27]           ; CLOCK_50            ; 3.246  ; 3.172  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[28]           ; CLOCK_50            ; 4.977  ; 4.558  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[30]           ; CLOCK_50            ; 3.204  ; 3.122  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ; 1.933  ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[32]           ; CLOCK_50            ; 3.338  ; 3.233  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[33]           ; CLOCK_50            ; 3.355  ; 3.239  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO[*]             ; CLOCK_50            ;        ; 1.825  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ;        ; 1.825  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO1[*]            ; CLOCK_50            ; 4.913  ; 4.925  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ; 7.464  ; 7.659  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[27]          ; CLOCK_50            ; 4.913  ; 4.925  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1[*]            ; CLOCK_50            ; 5.745  ; 5.752  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[24]          ; CLOCK_50            ; 5.745  ; 5.752  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ;        ; 7.158  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 6.404 ; 6.330 ; 6.621 ; 6.559 ;
; SW[2]      ; LED[1]      ; 7.807 ; 7.591 ; 8.019 ; 7.823 ;
; SW[2]      ; LED[2]      ; 7.189 ; 7.060 ; 7.400 ; 7.291 ;
; SW[2]      ; LED[3]      ; 5.987 ; 5.907 ; 6.217 ; 6.137 ;
; SW[2]      ; LED[4]      ; 5.627 ; 5.486 ; 5.856 ; 5.715 ;
; SW[2]      ; LED[5]      ; 7.297 ; 6.812 ; 7.530 ; 7.044 ;
; SW[2]      ; LED[6]      ; 5.555 ; 5.454 ; 5.789 ; 5.684 ;
; SW[2]      ; LED[7]      ; 8.704 ; 8.208 ; 8.948 ; 8.451 ;
; SW[3]      ; LED[0]      ; 6.775 ; 6.703 ; 6.996 ; 6.934 ;
; SW[3]      ; LED[1]      ; 8.183 ; 7.969 ; 8.398 ; 8.202 ;
; SW[3]      ; LED[2]      ; 7.566 ; 7.439 ; 7.778 ; 7.669 ;
; SW[3]      ; LED[3]      ; 6.360 ; 6.280 ; 6.589 ; 6.509 ;
; SW[3]      ; LED[4]      ; 6.000 ; 5.859 ; 6.232 ; 6.091 ;
; SW[3]      ; LED[5]      ; 7.683 ; 7.197 ; 7.915 ; 7.429 ;
; SW[3]      ; LED[6]      ; 5.937 ; 5.834 ; 6.174 ; 6.069 ;
; SW[3]      ; LED[7]      ; 8.752 ; 8.256 ; 8.974 ; 8.478 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 6.095 ; 6.015 ; 6.328 ; 6.190 ;
; SW[2]      ; LED[1]      ; 6.131 ; 5.967 ; 6.396 ; 6.172 ;
; SW[2]      ; LED[2]      ; 6.848 ; 6.719 ; 7.069 ; 6.892 ;
; SW[2]      ; LED[3]      ; 5.303 ; 5.226 ; 5.509 ; 5.487 ;
; SW[2]      ; LED[4]      ; 5.387 ; 5.254 ; 5.596 ; 5.457 ;
; SW[2]      ; LED[5]      ; 6.642 ; 6.162 ; 6.848 ; 6.423 ;
; SW[2]      ; LED[6]      ; 5.317 ; 5.221 ; 5.526 ; 5.424 ;
; SW[2]      ; LED[7]      ; 7.745 ; 7.248 ; 7.951 ; 7.509 ;
; SW[3]      ; LED[0]      ; 5.651 ; 5.548 ; 5.858 ; 5.749 ;
; SW[3]      ; LED[1]      ; 7.800 ; 7.618 ; 7.998 ; 7.781 ;
; SW[3]      ; LED[2]      ; 6.225 ; 6.076 ; 6.431 ; 6.276 ;
; SW[3]      ; LED[3]      ; 6.081 ; 6.008 ; 6.296 ; 6.217 ;
; SW[3]      ; LED[4]      ; 5.351 ; 5.211 ; 5.527 ; 5.441 ;
; SW[3]      ; LED[5]      ; 7.424 ; 6.948 ; 7.637 ; 7.155 ;
; SW[3]      ; LED[6]      ; 5.294 ; 5.191 ; 5.469 ; 5.420 ;
; SW[3]      ; LED[7]      ; 8.476 ; 7.977 ; 8.693 ; 8.194 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.415 ; 2.292 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.504 ; 2.362 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.504 ; 2.362 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.418 ; 2.293 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.415 ; 2.304 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.507 ; 2.365 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.510 ; 2.368 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.510 ; 2.368 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.417 ; 2.292 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.420 ; 2.295 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.420 ; 2.295 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.421 ; 2.296 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.421 ; 2.296 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.417 ; 2.292 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.421 ; 2.296 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.421 ; 2.296 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.507 ; 2.365 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.059 ; 1.939 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.149 ; 2.007 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.149 ; 2.007 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.065 ; 1.940 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.059 ; 1.948 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.152 ; 2.010 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.155 ; 2.013 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.155 ; 2.013 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.064 ; 1.939 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.064 ; 1.939 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.152 ; 2.010 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.323     ; 2.448     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.417     ; 2.559     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.417     ; 2.559     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.324     ; 2.449     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.359     ; 2.470     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.420     ; 2.562     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.423     ; 2.565     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.423     ; 2.565     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.323     ; 2.448     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.326     ; 2.451     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.326     ; 2.451     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.323     ; 2.448     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.420     ; 2.562     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.969     ; 2.094     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.060     ; 2.202     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.060     ; 2.202     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.970     ; 2.095     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.001     ; 2.112     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.063     ; 2.205     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.066     ; 2.208     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.066     ; 2.208     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.969     ; 2.094     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.969     ; 2.094     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.063     ; 2.205     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.250 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                       ; Synchronization Node                                                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                   ; system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                               ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[7]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[5]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[8]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[4]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[6]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[9]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[3]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[1]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[2]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[0]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|system_cpu:cpu|hbreak_enabled                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[7] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[3] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[4] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[2] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[9] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[1] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[5] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[8] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0]                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[6] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                 ;
; Synchronization Node    ; system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 17.250                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.329        ;
;  system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 7.921        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                         ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                  ; 18.641                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                     ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.329        ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.312        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                               ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; 18.651                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.330        ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.321        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                               ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; 18.655                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.332        ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.323        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.815                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[7] ;                        ;              ;                  ; 9.204        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[7] ;                        ;              ;                  ; 9.332        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 8.279        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.886                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[5] ;                        ;              ;                  ; 9.328        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[5] ;                        ;              ;                  ; 9.328        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 8.230        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.930                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[8] ;                        ;              ;                  ; 9.330        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[8] ;                        ;              ;                  ; 9.155        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[8]                                              ;                        ;              ;                  ; 8.445        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 26.972                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[4] ;                        ;              ;                  ; 9.327        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[4] ;                        ;              ;                  ; 9.035        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 8.610        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.083                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[6] ;                        ;              ;                  ; 9.329        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[6] ;                        ;              ;                  ; 9.331        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 8.423        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.214                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[9] ;                        ;              ;                  ; 9.330        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[9] ;                        ;              ;                  ; 9.330        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[9]                                              ;                        ;              ;                  ; 8.554        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.254                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[3] ;                        ;              ;                  ; 9.201        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[3] ;                        ;              ;                  ; 9.156        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 8.897        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.361                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[1] ;                        ;              ;                  ; 9.330        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[1] ;                        ;              ;                  ; 9.331        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 8.700        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.709                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[2] ;                        ;              ;                  ; 9.197        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[2] ;                        ;              ;                  ; 9.331        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 9.181        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.724                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[0] ;                        ;              ;                  ; 9.329        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[0] ;                        ;              ;                  ; 9.331        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 9.064        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                             ; 197.966                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.331       ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.635       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                         ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                             ; 198.241                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.330       ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.911       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.337                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 110.290      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 109.047      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.462                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 110.088      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 109.374      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.470                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 110.088      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 109.382      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.502                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 110.087      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 109.415      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.561                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 110.085      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 109.476      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.612                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 110.302      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 109.310      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.918                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 109.948      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 109.970      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 219.926                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 110.302      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 109.624      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.150                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 110.438      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 109.712      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                      ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                               ;
; Included in Design MTBF ; Yes                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                          ; 220.303                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                             ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                          ;                        ;              ;                  ;              ;
;  Unknown                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                 ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                          ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                             ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0] ;                        ;              ;                  ; 110.114      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0] ;                        ;              ;                  ; 110.189      ;
+-------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.463                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 110.440      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 110.023      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                               ;
+-----------------------------------------------------------------------+----------+---------------+
; Clock                                                                 ; Slack    ; End Point TNS ;
+-----------------------------------------------------------------------+----------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 2.278    ; 0.000         ;
; altera_reserved_tck                                                   ; 48.277   ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 106.377  ; 0.000         ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4998.092 ; 0.000         ;
+-----------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 0.106 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.186 ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 0.186 ; 0.000         ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                 ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.913   ; 0.000         ;
; altera_reserved_tck                                         ; 48.894  ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 109.700 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.487 ; 0.000         ;
; altera_reserved_tck                                         ; 0.564 ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.339 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                 ;
+-----------------------------------------------------------------------+----------+---------------+
; Clock                                                                 ; Slack    ; End Point TNS ;
+-----------------------------------------------------------------------+----------+---------------+
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.749    ; 0.000         ;
; CLOCK_50                                                              ; 9.416    ; 0.000         ;
; altera_reserved_tck                                                   ; 49.310   ; 0.000         ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 55.311   ; 0.000         ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4999.725 ; 0.000         ;
+-----------------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.278 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 7.684      ;
; 2.282 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.670      ;
; 2.299 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.656      ;
; 2.300 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 7.662      ;
; 2.300 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 7.649      ;
; 2.301 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.651      ;
; 2.304 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.648      ;
; 2.312 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.640      ;
; 2.313 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.639      ;
; 2.316 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.635      ;
; 2.317 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.635      ;
; 2.318 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.634      ;
; 2.318 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.637      ;
; 2.319 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.636      ;
; 2.322 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.629      ;
; 2.323 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.629      ;
; 2.327 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.624      ;
; 2.328 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.627      ;
; 2.329 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 7.620      ;
; 2.331 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 7.631      ;
; 2.334 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.617      ;
; 2.334 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.618      ;
; 2.335 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.617      ;
; 2.335 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.617      ;
; 2.337 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.614      ;
; 2.338 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.613      ;
; 2.339 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.613      ;
; 2.340 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.612      ;
; 2.344 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 7.618      ;
; 2.344 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.611      ;
; 2.344 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.607      ;
; 2.347 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.608      ;
; 2.348 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.607      ;
; 2.348 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.604      ;
; 2.349 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.602      ;
; 2.354 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.598      ;
; 2.356 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.595      ;
; 2.357 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 7.592      ;
; 2.359 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.592      ;
; 2.359 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.596      ;
; 2.360 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 7.589      ;
; 2.365 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.587      ;
; 2.365 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[20] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.590      ;
; 2.366 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.585      ;
; 2.366 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.586      ;
; 2.366 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 7.583      ;
; 2.367 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[23] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.588      ;
; 2.367 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[10] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.585      ;
; 2.369 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.582      ;
; 2.370 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.582      ;
; 2.371 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.581      ;
; 2.373 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.582      ;
; 2.375 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.576      ;
; 2.378 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.574      ;
; 2.378 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.577      ;
; 2.379 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[12] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.573      ;
; 2.379 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.576      ;
; 2.380 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.571      ;
; 2.382 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.569      ;
; 2.383 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[9]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.569      ;
; 2.384 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.568      ;
; 2.384 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[22] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.571      ;
; 2.385 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[19] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.570      ;
; 2.386 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 7.563      ;
; 2.387 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.564      ;
; 2.388 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[7]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.567      ;
; 2.388 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.563      ;
; 2.388 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[18] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.563      ;
; 2.390 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.561      ;
; 2.393 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.562      ;
; 2.393 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[26] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.558      ;
; 2.396 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[16] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.559      ;
; 2.396 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[23] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.559      ;
; 2.397 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[14] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.558      ;
; 2.400 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[11] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.555      ;
; 2.400 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[25] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.551      ;
; 2.401 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[15] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.551      ;
; 2.402 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[14] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.550      ;
; 2.402 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[0]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.548      ;
; 2.403 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.548      ;
; 2.404 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[11] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.548      ;
; 2.404 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.551      ;
; 2.407 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[0]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.543      ;
; 2.407 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[1]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.543      ;
; 2.408 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[2]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.544      ;
; 2.410 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[28] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.545      ;
; 2.411 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[3]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.541      ;
; 2.411 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[8]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.544      ;
; 2.413 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[8]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.539      ;
; 2.415 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[1]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.535      ;
; 2.415 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[2]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.535      ;
; 2.417 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[7]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.538      ;
; 2.417 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 7.532      ;
; 2.419 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[4]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 7.530      ;
; 2.419 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[27] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 7.532      ;
; 2.420 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[5]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.530      ;
; 2.422 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[3]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.528      ;
; 2.422 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[13] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 7.533      ;
; 2.423 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[15] ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.529      ;
; 2.423 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|y_reg[6]  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|x_reg[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 7.526      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.277 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.153      ;
; 48.368 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.067      ;
; 48.465 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.969      ;
; 48.539 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.896      ;
; 48.725 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.710      ;
; 48.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.696      ;
; 48.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.694      ;
; 48.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.634      ;
; 48.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.611      ;
; 48.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.603      ;
; 48.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.459      ;
; 49.081 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.354      ;
; 49.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.336      ;
; 49.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.286      ;
; 49.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.269      ;
; 49.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.231      ;
; 49.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.189      ;
; 49.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.159      ;
; 49.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.130      ;
; 49.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.095      ;
; 49.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.976      ;
; 49.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.866      ;
; 49.953 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.473      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 96.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.965      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.869      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.862      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.862      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.862      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.862      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.862      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.862      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.862      ;
; 97.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.583      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.579      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.579      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.579      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.579      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.579      ;
; 97.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.556      ;
; 97.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.556      ;
; 97.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.556      ;
; 97.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.556      ;
; 97.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.556      ;
; 97.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.556      ;
; 97.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.556      ;
; 97.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.556      ;
; 97.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.556      ;
; 97.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.556      ;
; 97.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.491      ;
; 97.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.491      ;
; 97.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.443      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.437      ;
; 97.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.431      ;
; 97.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.431      ;
; 97.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.431      ;
; 97.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.431      ;
; 97.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.431      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.408      ;
; 97.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.361      ;
; 97.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.361      ;
; 97.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.361      ;
; 97.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.361      ;
; 97.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.361      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.351      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.351      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.351      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.351      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.351      ;
; 97.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.340      ;
; 97.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.340      ;
; 97.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.340      ;
; 97.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.340      ;
; 97.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.340      ;
; 97.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.340      ;
; 97.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.340      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.340      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.340      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.340      ;
; 97.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.288      ;
; 97.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.288      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                ;
+---------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                                                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 106.377 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.691      ;
; 106.401 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.668      ;
; 106.403 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.666      ;
; 106.422 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.645      ;
; 106.424 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.645      ;
; 106.434 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.027     ; 4.637      ;
; 106.465 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.603      ;
; 106.475 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.593      ;
; 106.489 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.580      ;
; 106.491 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.578      ;
; 106.496 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.573      ;
; 106.497 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.570      ;
; 106.512 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.557      ;
; 106.522 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.027     ; 4.549      ;
; 106.535 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.534      ;
; 106.535 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.532      ;
; 106.538 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.530      ;
; 106.545 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.524      ;
; 106.546 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.028     ; 4.524      ;
; 106.563 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.505      ;
; 106.573 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.494      ;
; 106.584 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.485      ;
; 106.591 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.477      ;
; 106.597 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.471      ;
; 106.602 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.036     ; 4.460      ;
; 106.610 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.457      ;
; 106.617 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.451      ;
; 106.622 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.441      ;
; 106.623 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.446      ;
; 106.626 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.442      ;
; 106.630 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.032     ; 4.436      ;
; 106.633 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.436      ;
; 106.634 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.028     ; 4.436      ;
; 106.646 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.418      ;
; 106.648 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.419      ;
; 106.648 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.416      ;
; 106.665 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.404      ;
; 106.666 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.402      ;
; 106.669 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.395      ;
; 106.672 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.396      ;
; 106.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.363      ;
; 106.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.363      ;
; 106.708 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.360      ;
; 106.715 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.036     ; 4.347      ;
; 106.720 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.343      ;
; 106.731 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.336      ;
; 106.732 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.337      ;
; 106.734 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.335      ;
; 106.741 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.323      ;
; 106.748 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.320      ;
; 106.750 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.314      ;
; 106.753 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.316      ;
; 106.753 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.036     ; 4.309      ;
; 106.755 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.314      ;
; 106.759 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.027     ; 4.312      ;
; 106.771 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.292      ;
; 106.777 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.286      ;
; 106.780 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.288      ;
; 106.780 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.284      ;
; 106.783 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.280      ;
; 106.788 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.280      ;
; 106.791 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.033     ; 4.274      ;
; 106.794 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.273      ;
; 106.806 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.262      ;
; 106.815 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.253      ;
; 106.823 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.245      ;
; 106.827 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.242      ;
; 106.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.036     ; 4.234      ;
; 106.844 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.223      ;
; 106.850 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.213      ;
; 106.856 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.032     ; 4.210      ;
; 106.862 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.201      ;
; 106.863 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.205      ;
; 106.866 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.203      ;
; 106.869 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.199      ;
; 106.874 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.190      ;
; 106.876 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.193      ;
; 106.876 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.188      ;
; 106.877 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.028     ; 4.193      ;
; 106.882 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.185      ;
; 106.882 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 4.185      ;
; 106.885 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.178      ;
; 106.897 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.167      ;
; 106.900 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.168      ;
; 106.903 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.165      ;
; 106.906 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.162      ;
; 106.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.154      ;
; 106.928 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.135      ;
; 106.941 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.036     ; 4.121      ;
; 106.948 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.030     ; 4.120      ;
; 106.948 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.115      ;
; 106.968 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.095      ;
; 106.969 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.095      ;
; 106.976 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.088      ;
; 106.979 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.036     ; 4.083      ;
; 106.996 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.029     ; 4.073      ;
; 106.997 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.066      ;
; 107.003 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.060      ;
; 107.008 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 4.056      ;
; 107.011 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.035     ; 4.052      ;
+---------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+----------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4998.092 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.023     ; 1.862      ;
; 4998.105 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.023     ; 1.849      ;
; 4998.165 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.787      ;
; 4998.165 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.787      ;
; 4998.165 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.787      ;
; 4998.165 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.787      ;
; 4998.165 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.787      ;
; 4998.165 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.787      ;
; 4998.165 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.787      ;
; 4998.236 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.716      ;
; 4998.236 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.716      ;
; 4998.236 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.716      ;
; 4998.236 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.716      ;
; 4998.236 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.716      ;
; 4998.236 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.716      ;
; 4998.236 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.025     ; 1.716      ;
; 4998.342 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.023     ; 1.612      ;
; 4998.497 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.023     ; 1.457      ;
; 4998.776 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.016     ; 1.185      ;
; 4998.787 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.016     ; 1.174      ;
; 4999.082 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.018     ; 0.877      ;
; 4999.082 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.018     ; 0.877      ;
; 4999.082 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.018     ; 0.877      ;
; 4999.082 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.018     ; 0.877      ;
; 4999.082 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.018     ; 0.877      ;
; 4999.082 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.018     ; 0.877      ;
; 4999.082 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5000.000     ; -0.018     ; 0.877      ;
; 9997.158 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.787      ;
; 9997.160 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.785      ;
; 9997.226 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.719      ;
; 9997.304 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.641      ;
; 9997.309 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.631      ;
; 9997.316 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.624      ;
; 9997.324 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.616      ;
; 9997.345 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.595      ;
; 9997.584 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.361      ;
; 9997.602 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.343      ;
; 9997.642 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.303      ;
; 9997.657 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.288      ;
; 9997.682 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.263      ;
; 9997.703 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.242      ;
; 9997.743 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.202      ;
; 9997.777 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.168      ;
; 9997.784 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.161      ;
; 9997.792 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.153      ;
; 9997.809 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.136      ;
; 9997.825 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.120      ;
; 9997.870 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.075      ;
; 9997.887 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.058      ;
; 9997.891 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.054      ;
; 9997.895 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.050      ;
; 9997.917 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 2.028      ;
; 9997.950 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 1.995      ;
; 9997.957 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 1.988      ;
; 9997.962 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 1.983      ;
; 9997.988 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 1.957      ;
; 9998.074 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 1.871      ;
; 9998.136 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.032     ; 1.809      ;
; 9998.351 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.029     ; 1.597      ;
; 9998.499 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.441      ;
; 9998.501 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.439      ;
; 9998.514 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.423      ;
; 9998.524 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.416      ;
; 9998.526 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.414      ;
; 9998.534 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.406      ;
; 9998.534 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.403      ;
; 9998.536 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.404      ;
; 9998.544 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.393      ;
; 9998.546 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.391      ;
; 9998.559 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.381      ;
; 9998.561 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.379      ;
; 9998.569 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.368      ;
; 9998.589 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.348      ;
; 9998.589 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.348      ;
; 9998.591 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.346      ;
; 9998.599 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.338      ;
; 9998.601 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.336      ;
; 9998.655 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.282      ;
; 9998.657 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.280      ;
; 9998.675 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.262      ;
; 9998.685 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.252      ;
; 9998.687 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.250      ;
; 9998.735 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.202      ;
; 9998.746 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.194      ;
; 9998.746 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.194      ;
; 9998.766 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.174      ;
; 9998.776 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.164      ;
; 9998.778 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.162      ;
; 9998.810 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.130      ;
; 9998.814 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.126      ;
; 9998.826 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.114      ;
; 9998.837 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.100      ;
; 9998.839 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.039     ; 1.099      ;
; 9998.844 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.039     ; 1.094      ;
; 9998.857 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.080      ;
; 9998.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.082      ;
; 9998.858 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.082      ;
; 9998.860 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.080      ;
; 9998.864 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 1.076      ;
; 9998.867 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.040     ; 1.070      ;
+----------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.106 ; system:u0|system_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.436      ;
; 0.138 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|byteenable[2]                                                                                                                                                                                                                                   ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.467      ;
; 0.140 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.465      ;
; 0.141 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[16]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.466      ;
; 0.143 ; system:u0|system_cpu:cpu|i_readdata_d1[15]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.469      ;
; 0.144 ; system:u0|system_cpu:cpu|i_readdata_d1[5]                                                                                                                                                                                                                                                                              ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; system:u0|system_cpu:cpu|i_readdata_d1[14]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.470      ;
; 0.145 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[17]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|writedata[13]                                                                                                                                                                                                                                   ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|writedata[5]                                                                                                                                                                                                                                    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.146 ; system:u0|system_cpu:cpu|i_readdata_d1[17]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; system:u0|system_cpu:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[23]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[7]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|writedata[16]                                                                                                                                                                                                                                   ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.472      ;
; 0.147 ; system:u0|system_cpu:cpu|i_readdata_d1[12]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; system:u0|system_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.474      ;
; 0.147 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[21]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.148 ; system:u0|system_cpu:cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.474      ;
; 0.148 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[0]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[23]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[5]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.151 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[8]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; system:u0|system_cpu:cpu|i_readdata_d1[27]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; system:u0|system_cpu:cpu|i_readdata_d1[28]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[18]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; system:u0|system_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.153 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[22]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; system:u0|system_cpu:cpu|i_readdata_d1[16]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[17]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[15]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[22]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[3]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                           ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; system:u0|system_cpu:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                               ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; system:u0|system_cpu:cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                                             ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.156 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[3]                                                                                                                                                                                                                    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; system:u0|system_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[18]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[2]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                           ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; system:u0|system_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                               ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[0]                                                                                                                                                                                                                    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[2]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; system:u0|system_cpu:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[20]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[5] ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                           ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[4]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[6]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[20]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[2]                                                                                                                                                                                                                    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.493      ;
; 0.163 ; system:u0|system_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                               ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[1]                                                                                                                                                                                                                    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[12]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.492      ;
; 0.163 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[16]                                                                                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[10]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3] ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4] ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                           ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; system:u0|system_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; system:u0|system_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[1]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[12]                                                                                                                                                                    ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[7]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[5]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.495      ;
; 0.171 ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                           ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; system:u0|system_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.492      ;
; 0.173 ; system:u0|system_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.176 ; system:u0|system_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.506      ;
; 0.178 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|wrptr_g[4]                                                                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.503      ;
; 0.178 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[6]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.498      ;
; 0.179 ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|state_reg.op                                                                                                                                                                                                                                                  ; system:u0|chu_avalon_frac:f_engine|frac_engine:frac_unit|state_reg.op                                                                                                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                                       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.500      ;
; 0.182 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_063|altera_avalon_st_pipeline_base:core|data1[4]                                                                                                                                                                     ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.502      ;
; 0.183 ; system:u0|system_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.513      ;
; 0.184 ; system:u0|system_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.514      ;
; 0.184 ; system:u0|system_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.514      ;
; 0.184 ; system:u0|system_cpu:cpu|A_dst_regnum_from_M[3]                                                                                                                                                                                                                                                                        ; system:u0|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.507      ;
; 0.185 ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1] ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.471      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog2_y_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog2_y_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog2_y_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog2_y_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog2_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog2_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog2_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog2_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog2_y_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog2_y_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_054|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_054|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_054|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_054|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_031|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                        ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_031|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_031|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                        ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_031|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog1_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog1_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog1_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                  ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:analog1_x_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_right_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boton_right_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                          ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                         ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                         ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.199 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.328      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                  ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.211 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                  ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.334      ;
; 0.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.334      ;
; 0.226 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.345      ;
; 0.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.358      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.373      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.373      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.375      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.375      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.375      ;
; 0.257 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.257 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.380      ;
; 0.261 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.380      ;
; 0.262 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.263 ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[16]                                                       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.383      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                               ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PWM_CLK                                                                                                                                                                                    ; PWM_CLK                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                        ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_reg                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[6]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                           ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.327      ;
; 0.211 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.332      ;
; 0.216 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.337      ;
; 0.250 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                           ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.372      ;
; 0.251 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.372      ;
; 0.255 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.377      ;
; 0.259 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                     ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.380      ;
; 0.266 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                               ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[2]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[0]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[7]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[4]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[2]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.395      ;
; 0.277 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[3]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.398      ;
; 0.280 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[5]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.402      ;
; 0.281 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.403      ;
; 0.282 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.406      ;
; 0.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.414      ;
; 0.303 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.306 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[8]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.424      ;
; 0.306 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.310 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.431      ;
; 0.313 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.437      ;
; 0.320 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[6]                                              ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.444      ;
; 0.324 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.445      ;
; 0.327 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.449      ;
; 0.331 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.452      ;
; 0.334 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.174      ; 0.612      ;
; 0.335 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.456      ;
; 0.342 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.463      ;
; 0.350 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.174      ; 0.628      ;
; 0.352 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.171      ; 0.627      ;
; 0.359 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.171      ; 0.634      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.196 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.199 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.212 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.272 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[6]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.292 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.295 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.305 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.315 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.327 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.333 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.337 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.458      ;
; 0.339 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.342 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.463      ;
; 0.343 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.369 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.490      ;
; 0.373 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.376 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.403 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.522      ;
; 0.411 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.534      ;
; 0.434 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.555      ;
; 0.446 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.455 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.577      ;
; 0.459 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.470 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.480 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.601      ;
; 0.483 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.508 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.626      ;
; 0.510 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.513 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.518 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.526 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.532 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.536 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.546 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.667      ;
; 0.549 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.670      ;
; 0.573 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.691      ;
; 0.576 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.697      ;
; 0.579 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.700      ;
; 0.581 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.582 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.584 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
; 0.585 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.588 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.589 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.592 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.713      ;
; 0.599 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.721      ;
; 0.602 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.723      ;
; 0.603 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.724      ;
; 0.612 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.733      ;
; 0.615 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.736      ;
; 0.639 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.760      ;
; 0.644 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.762      ;
; 0.647 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.768      ;
; 0.650 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.771      ;
; 0.651 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.772      ;
; 0.654 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.775      ;
; 0.665 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.786      ;
; 0.666 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.787      ;
; 0.668 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.789      ;
; 0.669 ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.790      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 7.913 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.011      ;
; 7.913 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.011      ;
; 7.913 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.011      ;
; 7.913 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.011      ;
; 7.913 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.011      ;
; 7.913 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.011      ;
; 7.913 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.011      ;
; 7.917 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[5]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.034      ;
; 7.917 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[8]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.034      ;
; 7.920 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_read~reg0                                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.005      ;
; 7.921 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|av_process_readdata                                                                                                                                                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.011      ;
; 7.927 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.007      ;
; 7.927 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|E_bht_ptr[7]                                                                                                                                                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.007      ;
; 7.927 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.007      ;
; 7.927 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[12]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.007      ;
; 7.927 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|M_ctrl_late_result                                                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.007      ;
; 7.928 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 2.001      ;
; 7.928 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 2.001      ;
; 7.928 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 2.001      ;
; 7.928 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 2.001      ;
; 7.928 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 2.001      ;
; 7.928 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 2.001      ;
; 7.928 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 2.001      ;
; 7.930 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.022      ;
; 7.931 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[2]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.019      ;
; 7.931 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[6]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.019      ;
; 7.937 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[9]                                                                                                                                                                                                                                                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.014      ;
; 7.937 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[10]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.014      ;
; 7.938 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.013      ;
; 7.938 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.013      ;
; 7.938 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.013      ;
; 7.938 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|i_readdata_d1[19]                                                                                                                                                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.013      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.025 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.032      ; 1.879      ;
; 8.026 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 1.880      ;
; 8.026 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 1.880      ;
; 8.026 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 1.880      ;
; 8.026 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_cpu:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 1.880      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.534      ;
; 48.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.534      ;
; 49.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.113      ;
; 98.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.534      ;
; 98.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.534      ;
; 98.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.534      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.509      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.404      ;
; 98.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.400      ;
; 98.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.400      ;
; 98.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.400      ;
; 98.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.400      ;
; 98.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.400      ;
; 98.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.379      ;
; 98.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.381      ;
; 98.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.381      ;
; 98.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.381      ;
; 98.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.381      ;
; 98.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.381      ;
; 98.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.136      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.118      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.094      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.094      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.094      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.094      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.094      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.094      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.094      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.094      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.094      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.094      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.077      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.077      ;
; 98.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.005      ;
; 98.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.005      ;
; 98.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.005      ;
; 98.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.005      ;
; 98.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.005      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.998      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.998      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.998      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.998      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.998      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.998      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.998      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.998      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.998      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.998      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.991      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.991      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.991      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.991      ;
; 98.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.971      ;
; 98.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.971      ;
; 99.012 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.940      ;
; 99.012 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.940      ;
; 99.012 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.940      ;
; 99.012 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.940      ;
; 99.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.938      ;
; 99.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.938      ;
; 99.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.938      ;
; 99.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.938      ;
; 99.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.938      ;
; 99.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.938      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.922      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.922      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.922      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.922      ;
; 99.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.874      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[2]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[3]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[5]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[9]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.700 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[1]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.359      ;
; 109.776 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.284      ;
; 109.776 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.284      ;
; 109.776 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.284      ;
; 109.776 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.284      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.040     ; 1.279      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[6]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.040     ; 1.279      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.280      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.280      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.280      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.280      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.280      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.040     ; 1.279      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.280      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.039     ; 1.280      ;
; 109.779 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.040     ; 1.279      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[0]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[1]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[2]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[3]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[4]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[9]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[10]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[11]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[12]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[13]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[17]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[18]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[19]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[20]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[21]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[22]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[23]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.889 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[24]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.276      ;
; 109.892 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[5]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.101      ; 1.275      ;
; 109.892 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[6]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.101      ; 1.275      ;
; 109.892 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[7]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.101      ; 1.275      ;
; 109.892 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[8]                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.101      ; 1.275      ;
; 109.892 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[14]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.101      ; 1.275      ;
; 109.892 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[15]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.101      ; 1.275      ;
; 109.892 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[16]                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.101      ; 1.275      ;
; 109.902 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[3]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.043     ; 1.153      ;
; 109.902 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[5]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.043     ; 1.153      ;
; 109.902 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[8]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.043     ; 1.153      ;
; 109.902 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.043     ; 1.153      ;
; 109.907 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.153      ;
; 109.907 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.153      ;
; 109.907 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[2]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.153      ;
; 109.907 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.153      ;
; 109.907 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[4]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.153      ;
; 109.907 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.153      ;
; 109.907 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[0]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.153      ;
; 109.907 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.153      ;
; 109.907 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[3]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.153      ;
; 109.907 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.038     ; 1.153      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.910 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.034     ; 1.154      ;
; 109.925 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.099      ; 1.294      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.926 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.031     ; 1.141      ;
; 109.928 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; 0.101      ; 1.293      ;
; 109.930 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.131      ;
; 109.930 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.131      ;
; 109.930 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.131      ;
; 109.930 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.131      ;
; 109.945 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[8]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.116      ;
; 109.945 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[7]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.116      ;
; 109.945 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[4]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.116      ;
; 109.945 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[6]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.116      ;
; 109.945 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.116      ;
; 109.945 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.116      ;
; 109.945 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 111.111      ; -0.037     ; 1.116      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.487 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.608      ;
; 0.487 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.608      ;
; 0.598 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.720      ;
; 0.598 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.720      ;
; 0.647 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.976      ;
; 0.647 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.976      ;
; 0.647 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.976      ;
; 0.647 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.976      ;
; 0.647 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.976      ;
; 0.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[0]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[1]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[2]                               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.826      ;
; 0.714 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.837      ;
; 0.714 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.837      ;
; 0.720 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.842      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.722 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.839      ;
; 0.726 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.846      ;
; 0.726 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.846      ;
; 0.727 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                          ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.849      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.856      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|start_of_ap                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.848      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.848      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[0]                                                                                                                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.848      ;
; 0.729 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.848      ;
; 0.732 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.027      ; 0.843      ;
; 0.746 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sync_lost                                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.869      ;
; 0.746 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.869      ;
; 0.746 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.869      ;
; 0.746 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                         ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.869      ;
; 0.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.952      ;
; 0.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.952      ;
; 0.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.952      ;
; 0.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.952      ;
; 0.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[1]                                                                                                                    ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.952      ;
; 0.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_reg                                                                                                                             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.952      ;
; 0.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.952      ;
; 0.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_3                                                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.952      ;
; 0.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                     ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.952      ;
; 0.828 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sop_reg                                                                                                                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.952      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]                                                  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[6]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[7]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rs_dgwp_reg[5]                                              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
; 0.831 ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.949      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.683      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.683      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.683      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.683      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.683      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.683      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.683      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.683      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.683      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.683      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.773      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.773      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.773      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.773      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.773      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.773      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.773      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.773      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.773      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.773      ;
; 0.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.824      ;
; 0.708 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.827      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.831      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.831      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.831      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.831      ;
; 0.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.836      ;
; 0.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.836      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.865      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.865      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.865      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.865      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.865      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.865      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.865      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.865      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.865      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.865      ;
; 0.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.902      ;
; 0.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.902      ;
; 0.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.902      ;
; 0.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.902      ;
; 0.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.902      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.936      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.944      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.944      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.952      ;
; 0.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.008      ;
; 1.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.161      ;
; 1.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.161      ;
; 1.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.161      ;
; 1.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.161      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.204      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.204      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read_req      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.204      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.204      ;
; 1.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.204      ;
; 1.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.205      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.213      ;
; 1.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.232      ;
; 1.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.232      ;
; 1.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.232      ;
; 1.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.232      ;
; 1.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.232      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.314      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.314      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.314      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                         ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_sdram:sdram|refresh_counter[0]                                                                                                                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.472      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[76]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[117]            ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data0[46]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[46]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.472      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.472      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][118] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[1]              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[1]              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[1]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[1]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[38]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[38]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[38]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[38]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[45]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[45]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[45]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[45]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[44]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[44]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[44]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[44]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[43]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[43]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[43]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[43]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[31]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[31]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[31]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[30]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[30]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[30]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[30]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[29]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[29]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[29]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[29]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_047|altera_avalon_st_pipeline_base:core|data1[22]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.469      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                        ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.469      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[28]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[28]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[28]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[28]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[27]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[27]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[27]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[27]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[26]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[26]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[26]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[26]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[25]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[25]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[25]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[25]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[24]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[24]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[24]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[24]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[7]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[7]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[6]              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[6]              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[6]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[6]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[5]              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[5]              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[5]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[5]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[4]              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[4]              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[4]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[4]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[3]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[3]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[2]              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]              ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[2]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[2]                ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[32]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[32]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[41]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[41]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data0[41]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[41]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[41]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[41]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[40]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[40]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data0[40]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[40]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[40]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[40]               ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data0[39]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[39]             ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.474      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data0[39]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
; 1.339 ; system:u0|altera_reset_controller:rst_controller|r_sync_rst ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[39]                 ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.468      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                                                                                      ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_we_reg                                                                                                                                                                                                      ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                  ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                        ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ae22:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                          ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                         ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                                               ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                         ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                                               ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                          ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                                                ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                          ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                                ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a0~porta_address_reg0                                                                                                            ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a0~porta_we_reg                                                                                                                  ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_address_reg0                                                                                                            ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_we_reg                                                                                                                  ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                          ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                          ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_q941:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                      ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                                                  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                                                  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                                  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                        ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                          ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                         ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                               ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                                         ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                                               ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                          ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                          ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                      ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~porta_datain_reg0                                                                                                                                                                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                   ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ae22:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ae22:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_od32:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                                                  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p981:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ae22:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ae22:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_od32:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                                                                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a22~portb_re_reg                                                                                                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                                                                                                                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a27~portb_re_reg                                                                                                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a4~portb_re_reg                                                                                                                                                                                                                                ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[0]                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[10]                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[11]                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[12]                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[13]                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[14]                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[15]                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[16]                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[17]                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[18]                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated|q_b[19]                         ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                     ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]                     ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                     ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|observablevcoout           ;
; 9.417  ; 9.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.417  ; 9.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.459  ; 9.459        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 9.460  ; 9.460        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.540 ; 10.540       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.541 ; 10.541       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.581 ; 10.581       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.581 ; 10.581       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                     ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]                     ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                     ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|observablevcoout           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.310 ; 49.526       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                       ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                             ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                             ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                             ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                             ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                             ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                         ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                         ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                         ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                         ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                         ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[32]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_system_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[0]                             ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[10]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[11]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[12]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[13]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[17]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[18]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[19]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[1]                             ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[20]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[21]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[22]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[23]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[24]                            ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[2]                             ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[3]                             ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[4]                             ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[9]                             ;
; 55.311 ; 55.541       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 55.312 ; 55.542       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[14]                            ;
; 55.312 ; 55.542       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[15]                            ;
; 55.312 ; 55.542       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[16]                            ;
; 55.312 ; 55.542       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[5]                             ;
; 55.312 ; 55.542       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[6]                             ;
; 55.312 ; 55.542       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[7]                             ;
; 55.312 ; 55.542       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[8]                             ;
; 55.312 ; 55.542       ; 0.230          ; Low Pulse Width  ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[0]                             ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[10]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[11]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[12]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[13]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[14]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[15]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[16]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[17]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[18]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[19]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[1]                             ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[20]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[21]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[22]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[23]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[24]                            ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[2]                             ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[3]                             ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[4]                             ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[5]                             ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[6]                             ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[7]                             ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[8]                             ;
; 55.335 ; 55.565       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|q_b[9]                             ;
; 55.336 ; 55.566       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 55.336 ; 55.566       ; 0.230          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a5~portb_address_reg0   ;
; 55.337 ; 55.553       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; PWM_CLK                                                                                                                                                                                    ;
; 55.337 ; 55.553       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[3]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[4]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[5]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[6]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[7]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_brp|dffe14a[8]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[0]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[1]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[2]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[3]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[4]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[5]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[6]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[7]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[8]                               ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 55.339 ; 55.555       ; 0.216          ; High Pulse Width ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+----------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                              ;
+----------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; 4999.725 ; 4999.909     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[7]              ;
; 4999.754 ; 4999.938     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[0]              ;
; 4999.754 ; 4999.938     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]              ;
; 4999.754 ; 4999.938     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]              ;
; 4999.754 ; 4999.938     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]              ;
; 4999.754 ; 4999.938     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]              ;
; 4999.754 ; 4999.938     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]              ;
; 4999.754 ; 4999.938     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[6]              ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ;
; 4999.784 ; 5000.000     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ;
; 4999.784 ; 5000.000     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ;
; 4999.784 ; 5000.000     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ;
; 4999.784 ; 5000.000     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ;
; 4999.785 ; 5000.001     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[0]  ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[1]  ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[2]  ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_byte_cnt[3]  ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT           ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET          ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXWT           ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[0]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[10]      ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[11]      ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[1]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[2]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[3]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[4]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[5]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[6]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[7]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[8]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|Timer[9]       ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psCLK_gate     ;
; 4999.813 ; 4999.997     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|psSEL          ;
; 4999.827 ; 5000.011     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|O_psTXD            ;
; 4999.827 ; 5000.011     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[7]              ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[0]              ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[1]              ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[2]              ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[3]              ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[4]              ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[5]              ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_txd:txd|ps[6]              ;
; 4999.841 ; 5000.057     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[0]              ;
; 4999.841 ; 5000.057     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[1]              ;
; 4999.841 ; 5000.057     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[2]              ;
; 4999.841 ; 5000.057     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[3]              ;
; 4999.841 ; 5000.057     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[4]              ;
; 4999.841 ; 5000.057     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[5]              ;
; 4999.841 ; 5000.057     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[6]              ;
; 4999.868 ; 5000.084     ; 0.216          ; High Pulse Width ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_rxd:rxd|sp[7]              ;
; 4999.905 ; 4999.905     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[7]|clk                                       ;
; 4999.934 ; 4999.934     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[0]|clk                                       ;
; 4999.934 ; 4999.934     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[1]|clk                                       ;
; 4999.934 ; 4999.934     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[2]|clk                                       ;
; 4999.934 ; 4999.934     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[3]|clk                                       ;
; 4999.934 ; 4999.934     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[4]|clk                                       ;
; 4999.934 ; 4999.934     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[5]|clk                                       ;
; 4999.934 ; 4999.934     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|rxd|sp[6]|clk                                       ;
; 4999.942 ; 4999.942     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_psCLK~clkctrl|inclk[0]                        ;
; 4999.942 ; 4999.942     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_psCLK~clkctrl|outclk                          ;
; 4999.965 ; 4999.965     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_psCLK|combout                                 ;
; 4999.968 ; 4999.968     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_psCLK|datac                                   ;
; 4999.993 ; 4999.993     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_SCAN_SEQ_PLS|clk                              ;
; 4999.993 ; 4999.993     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[0]|clk                               ;
; 4999.993 ; 4999.993     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[1]|clk                               ;
; 4999.993 ; 4999.993     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[2]|clk                               ;
; 4999.993 ; 4999.993     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|O_byte_cnt[3]|clk                               ;
; 4999.993 ; 4999.993     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|RXWT|clk                                        ;
; 4999.993 ; 4999.993     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|TXSET|clk                                       ;
; 4999.993 ; 4999.993     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|TXWT|clk                                        ;
; 4999.993 ; 4999.993     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[0]|clk                                    ;
; 4999.993 ; 4999.993     ; 0.000          ; Low Pulse Width  ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; psx_control_inst|psPAD_top_inst|pls|Timer[10]|clk                                   ;
+----------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.409 ; 1.780 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 4.285 ; 4.787 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.610 ; 1.161 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.608 ; 1.159 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.608 ; 1.159 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.598 ; 1.147 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.610 ; 1.161 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.605 ; 1.156 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.602 ; 1.153 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.602 ; 1.153 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.598 ; 1.147 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.597 ; 1.146 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.600 ; 1.149 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.605 ; 1.156 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 2.684 ; 3.539 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[0]            ; CLOCK_50            ; 2.684 ; 3.539 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO_IN[*]          ; CLOCK_50            ; 1.199 ; 1.702 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[0]         ; CLOCK_50            ; 1.199 ; 1.702 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[1]         ; CLOCK_50            ; 1.138 ; 1.615 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; SW[*]               ; CLOCK_50            ; 1.593 ; 2.018 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[0]              ; CLOCK_50            ; 1.344 ; 1.824 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[1]              ; CLOCK_50            ; 1.497 ; 1.926 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[2]              ; CLOCK_50            ; 1.279 ; 1.744 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[3]              ; CLOCK_50            ; 1.593 ; 2.018 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]            ; CLOCK_50            ; 1.276 ; 2.174 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[25]          ; CLOCK_50            ; 1.276 ; 2.174 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.262  ; -0.117 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.373 ; -1.705 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.301 ; -0.852 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.301 ; -0.852 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.291 ; -0.840 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.302 ; -0.853 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.297 ; -0.848 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.294 ; -0.845 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.294 ; -0.845 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.292 ; -0.841 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.293 ; -0.842 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.297 ; -0.848 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; -2.261 ; -3.094 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[0]            ; CLOCK_50            ; -2.261 ; -3.094 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO_IN[*]          ; CLOCK_50            ; -0.688 ; -1.174 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[0]         ; CLOCK_50            ; -0.688 ; -1.174 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[1]         ; CLOCK_50            ; -0.782 ; -1.255 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; SW[*]               ; CLOCK_50            ; -0.916 ; -1.378 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[0]              ; CLOCK_50            ; -0.979 ; -1.454 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[1]              ; CLOCK_50            ; -1.126 ; -1.552 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[2]              ; CLOCK_50            ; -0.916 ; -1.378 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[3]              ; CLOCK_50            ; -1.218 ; -1.641 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]            ; CLOCK_50            ; -0.775 ; -1.659 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[25]          ; CLOCK_50            ; -0.775 ; -1.659 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.523  ; 8.077  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.768  ; 1.696  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.768  ; 1.696  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.702  ; 1.647  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.702  ; 1.647  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.701  ; 1.646  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.703  ; 1.648  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.701  ; 1.646  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.701  ; 1.646  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.699  ; 1.644  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.687  ; 1.636  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.768  ; 1.696  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.761  ; 1.689  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.763  ; 1.691  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.685  ; 1.634  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.701  ; 1.646  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.700  ; 1.645  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.701  ; 1.646  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.767  ; 1.695  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CS_N           ; CLOCK_50            ; 3.234  ; 2.940  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.771  ; 1.699  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.764  ; 1.692  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.764  ; 1.692  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.701  ; 1.646  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.683  ; 1.632  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.768  ; 1.696  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.771  ; 1.699  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.771  ; 1.699  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.700  ; 1.645  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.702  ; 1.647  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.702  ; 1.647  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.702  ; 1.647  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.702  ; 1.647  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.699  ; 1.644  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.702  ; 1.647  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.702  ; 1.647  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.768  ; 1.696  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.699  ; 1.644  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.699  ; 1.644  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.699  ; 1.644  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.767  ; 1.695  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_WE_N           ; CLOCK_50            ; 1.772  ; 1.700  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 3.354  ; 3.288  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[1]            ; CLOCK_50            ; 2.889  ; 2.994  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[2]            ; CLOCK_50            ; 2.702  ; 2.781  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[3]            ; CLOCK_50            ; 3.354  ; 3.288  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CLK            ; CLOCK_50            ; -3.481 ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.509 ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; GPIO[*]             ; CLOCK_50            ; 3.967  ; 3.784  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[5]            ; CLOCK_50            ; 2.450  ; 2.507  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[6]            ; CLOCK_50            ; 2.677  ; 2.756  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[7]            ; CLOCK_50            ; 2.426  ; 2.479  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[8]            ; CLOCK_50            ; 2.665  ; 2.742  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[9]            ; CLOCK_50            ; 2.878  ; 2.967  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[10]           ; CLOCK_50            ; 2.609  ; 2.663  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[11]           ; CLOCK_50            ; 2.634  ; 2.694  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[12]           ; CLOCK_50            ; 2.506  ; 2.551  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[13]           ; CLOCK_50            ; 2.572  ; 2.641  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[14]           ; CLOCK_50            ; 2.511  ; 2.562  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[15]           ; CLOCK_50            ; 3.967  ; 3.784  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[16]           ; CLOCK_50            ; 2.353  ; 2.380  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[17]           ; CLOCK_50            ; 2.706  ; 2.799  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[18]           ; CLOCK_50            ; 2.412  ; 2.461  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[19]           ; CLOCK_50            ; 2.338  ; 2.362  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[20]           ; CLOCK_50            ; 2.482  ; 2.521  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[21]           ; CLOCK_50            ; 2.485  ; 2.526  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[22]           ; CLOCK_50            ; 2.089  ; 2.084  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[23]           ; CLOCK_50            ; 2.247  ; 2.265  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[24]           ; CLOCK_50            ; 2.245  ; 2.261  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[25]           ; CLOCK_50            ; 2.109  ; 2.108  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[26]           ; CLOCK_50            ; 2.435  ; 2.463  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[27]           ; CLOCK_50            ; 2.374  ; 2.406  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[28]           ; CLOCK_50            ; 3.876  ; 3.657  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[30]           ; CLOCK_50            ; 2.341  ; 2.360  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ; 1.524  ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[32]           ; CLOCK_50            ; 2.414  ; 2.439  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[33]           ; CLOCK_50            ; 2.420  ; 2.440  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO[*]             ; CLOCK_50            ;        ; 1.494  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ;        ; 1.494  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO1[*]            ; CLOCK_50            ; 5.967  ; 6.082  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ; 5.967  ; 6.082  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[27]          ; CLOCK_50            ; 3.530  ; 3.714  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1[*]            ; CLOCK_50            ; 4.114  ; 5.629  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[24]          ; CLOCK_50            ; 4.114  ; 4.354  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ;        ; 5.629  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.295  ; 6.843  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.461  ; 1.406  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.444  ; 1.394  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CS_N           ; CLOCK_50            ; 2.992  ; 2.698  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_WE_N           ; CLOCK_50            ; 1.529  ; 1.458  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 2.375  ; 2.449  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[1]            ; CLOCK_50            ; 2.554  ; 2.653  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[2]            ; CLOCK_50            ; 2.375  ; 2.449  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[3]            ; CLOCK_50            ; 2.521  ; 2.611  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CLK            ; CLOCK_50            ; -3.755 ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.783 ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; GPIO[*]             ; CLOCK_50            ; 1.250  ; 1.780  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[5]            ; CLOCK_50            ; 2.132  ; 2.184  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[6]            ; CLOCK_50            ; 2.351  ; 2.424  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[7]            ; CLOCK_50            ; 2.109  ; 2.158  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[8]            ; CLOCK_50            ; 2.339  ; 2.410  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[9]            ; CLOCK_50            ; 2.543  ; 2.627  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[10]           ; CLOCK_50            ; 2.285  ; 2.334  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[11]           ; CLOCK_50            ; 2.309  ; 2.365  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[12]           ; CLOCK_50            ; 2.186  ; 2.227  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[13]           ; CLOCK_50            ; 2.249  ; 2.314  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[14]           ; CLOCK_50            ; 2.191  ; 2.237  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[15]           ; CLOCK_50            ; 3.650  ; 3.462  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[16]           ; CLOCK_50            ; 2.039  ; 2.062  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[17]           ; CLOCK_50            ; 2.378  ; 2.465  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[18]           ; CLOCK_50            ; 2.096  ; 2.141  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[19]           ; CLOCK_50            ; 2.024  ; 2.046  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[20]           ; CLOCK_50            ; 2.163  ; 2.198  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[21]           ; CLOCK_50            ; 2.166  ; 2.203  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[22]           ; CLOCK_50            ; 1.787  ; 1.780  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[23]           ; CLOCK_50            ; 1.938  ; 1.953  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[24]           ; CLOCK_50            ; 1.937  ; 1.950  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[25]           ; CLOCK_50            ; 1.805  ; 1.802  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[26]           ; CLOCK_50            ; 2.119  ; 2.144  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[27]           ; CLOCK_50            ; 2.061  ; 2.088  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[28]           ; CLOCK_50            ; 3.563  ; 3.342  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[30]           ; CLOCK_50            ; 2.028  ; 2.044  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ; 1.250  ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[32]           ; CLOCK_50            ; 2.099  ; 2.121  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[33]           ; CLOCK_50            ; 2.104  ; 2.122  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO[*]             ; CLOCK_50            ;        ; 1.220  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ;        ; 1.220  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO1[*]            ; CLOCK_50            ; 3.172  ; 3.347  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ; 5.167  ; 5.523  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[27]          ; CLOCK_50            ; 3.172  ; 3.347  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1[*]            ; CLOCK_50            ; 3.735  ; 3.962  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[24]          ; CLOCK_50            ; 3.735  ; 3.962  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ;        ; 5.243  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 4.147 ; 4.229 ; 4.577 ; 4.659 ;
; SW[2]      ; LED[1]      ; 5.052 ; 5.151 ; 5.483 ; 5.582 ;
; SW[2]      ; LED[2]      ; 4.639 ; 4.752 ; 5.070 ; 5.183 ;
; SW[2]      ; LED[3]      ; 3.922 ; 3.978 ; 4.351 ; 4.407 ;
; SW[2]      ; LED[4]      ; 3.678 ; 3.683 ; 4.108 ; 4.113 ;
; SW[2]      ; LED[5]      ; 5.097 ; 4.891 ; 5.529 ; 5.323 ;
; SW[2]      ; LED[6]      ; 3.611 ; 3.636 ; 4.043 ; 4.068 ;
; SW[2]      ; LED[7]      ; 5.971 ; 5.862 ; 6.407 ; 6.298 ;
; SW[3]      ; LED[0]      ; 4.405 ; 4.487 ; 4.824 ; 4.906 ;
; SW[3]      ; LED[1]      ; 5.315 ; 5.414 ; 5.734 ; 5.833 ;
; SW[3]      ; LED[2]      ; 4.901 ; 5.014 ; 5.320 ; 5.433 ;
; SW[3]      ; LED[3]      ; 4.177 ; 4.233 ; 4.596 ; 4.652 ;
; SW[3]      ; LED[4]      ; 3.937 ; 3.942 ; 4.356 ; 4.361 ;
; SW[3]      ; LED[5]      ; 5.365 ; 5.159 ; 5.784 ; 5.578 ;
; SW[3]      ; LED[6]      ; 3.880 ; 3.905 ; 4.300 ; 4.325 ;
; SW[3]      ; LED[7]      ; 6.010 ; 5.901 ; 6.430 ; 6.321 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 3.924 ; 3.995 ; 4.373 ; 4.428 ;
; SW[2]      ; LED[1]      ; 3.974 ; 4.071 ; 4.439 ; 4.491 ;
; SW[2]      ; LED[2]      ; 4.393 ; 4.490 ; 4.842 ; 4.935 ;
; SW[2]      ; LED[3]      ; 3.487 ; 3.531 ; 3.910 ; 3.992 ;
; SW[2]      ; LED[4]      ; 3.508 ; 3.517 ; 3.953 ; 3.955 ;
; SW[2]      ; LED[5]      ; 4.686 ; 4.472 ; 5.110 ; 4.934 ;
; SW[2]      ; LED[6]      ; 3.441 ; 3.470 ; 3.888 ; 3.910 ;
; SW[2]      ; LED[7]      ; 5.350 ; 5.228 ; 5.775 ; 5.691 ;
; SW[3]      ; LED[0]      ; 3.690 ; 3.751 ; 4.118 ; 4.172 ;
; SW[3]      ; LED[1]      ; 4.994 ; 5.090 ; 5.430 ; 5.526 ;
; SW[3]      ; LED[2]      ; 4.057 ; 4.145 ; 4.484 ; 4.565 ;
; SW[3]      ; LED[3]      ; 3.977 ; 4.035 ; 4.414 ; 4.466 ;
; SW[3]      ; LED[4]      ; 3.530 ; 3.526 ; 3.931 ; 3.966 ;
; SW[3]      ; LED[5]      ; 5.180 ; 4.980 ; 5.616 ; 5.409 ;
; SW[3]      ; LED[6]      ; 3.475 ; 3.491 ; 3.875 ; 3.930 ;
; SW[3]      ; LED[7]      ; 5.810 ; 5.702 ; 6.242 ; 6.134 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.564 ; 1.499 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.645 ; 1.552 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.645 ; 1.552 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.577 ; 1.503 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.564 ; 1.499 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.649 ; 1.556 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.652 ; 1.559 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.652 ; 1.559 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.576 ; 1.502 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.575 ; 1.501 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.649 ; 1.556 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.322 ; 1.257 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.404 ; 1.311 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.404 ; 1.311 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.335 ; 1.261 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.322 ; 1.257 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.407 ; 1.314 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.410 ; 1.317 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.410 ; 1.317 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.335 ; 1.261 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.336 ; 1.262 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.333 ; 1.259 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.407 ; 1.314 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.520     ; 1.594     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.584     ; 1.677     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.584     ; 1.677     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.522     ; 1.596     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.531     ; 1.596     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.588     ; 1.681     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.591     ; 1.684     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.591     ; 1.684     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.521     ; 1.595     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.520     ; 1.594     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.588     ; 1.681     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.278     ; 1.352     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.342     ; 1.435     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.342     ; 1.435     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.280     ; 1.354     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.288     ; 1.353     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.345     ; 1.438     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.348     ; 1.441     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.348     ; 1.441     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.280     ; 1.354     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.281     ; 1.355     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.278     ; 1.352     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.345     ; 1.438     ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 18.210 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                       ; Synchronization Node                                                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                   ; system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                               ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[5]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[7]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[8]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[4]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[6]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[9]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[3]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[1]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[2]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]         ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[0]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|system_cpu:cpu|hbreak_enabled                                                                                                           ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[7] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[3] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[0] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[4] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[2] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[9] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[1] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[5] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[8] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                   ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0]                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[6] ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6]                                                                                                   ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                 ;
; Synchronization Node    ; system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 18.210                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.576        ;
;  system:u0|system_uart_0:uart_0|system_uart_0_rx:the_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 8.634        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                               ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; 19.146                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.576        ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.570        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                         ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                  ; 19.148                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                     ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.576        ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.572        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                               ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; 19.150                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.578        ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.572        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.978                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[5] ;                        ;              ;                  ; 9.574        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[5] ;                        ;              ;                  ; 9.575        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 8.829        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 27.995                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[7] ;                        ;              ;                  ; 9.505        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[7] ;                        ;              ;                  ; 9.579        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 8.911        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 28.057                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[8] ;                        ;              ;                  ; 9.576        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[8] ;                        ;              ;                  ; 9.455        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[8]                                              ;                        ;              ;                  ; 9.026        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 28.076                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[4] ;                        ;              ;                  ; 9.574        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[4] ;                        ;              ;                  ; 9.385        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 9.117        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 28.156                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[6] ;                        ;              ;                  ; 9.577        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[6] ;                        ;              ;                  ; 9.577        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 9.002        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 28.234                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[9] ;                        ;              ;                  ; 9.576        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[9] ;                        ;              ;                  ; 9.576        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[9]                                              ;                        ;              ;                  ; 9.082        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 28.274                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[3] ;                        ;              ;                  ; 9.502        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[3] ;                        ;              ;                  ; 9.453        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 9.319        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 28.302                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[1] ;                        ;              ;                  ; 9.577        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[1] ;                        ;              ;                  ; 9.577        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 9.148        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 28.552                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[2] ;                        ;              ;                  ; 9.488        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[2] ;                        ;              ;                  ; 9.578        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 9.486        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 28.564                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[0] ;                        ;              ;                  ; 9.576        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[0] ;                        ;              ;                  ; 9.577        ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 9.411        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                             ; 198.745                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.580       ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.165       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                         ;
; Synchronization Node    ; system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                             ; 198.919                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.579       ;
;  system:u0|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.340       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.385                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 110.579      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 109.806      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.502                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 110.480      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 110.022      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.510                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 110.480      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 110.030      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.537                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 110.479      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 110.058      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.574                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 110.476      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 110.098      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.586                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 110.622      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 109.964      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.803                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 110.412      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 110.391      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.825                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 110.623      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 110.202      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 220.940                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 110.686      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 110.254      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                      ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                               ;
; Included in Design MTBF ; Yes                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                          ; 220.990                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                             ; 1.125                  ;              ;                  ;              ;
; Source Clock                                                                                          ;                        ;              ;                  ;              ;
;  Unknown                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                 ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                          ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                             ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0] ;                        ;              ;                  ; 110.459      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0] ;                        ;              ;                  ; 110.531      ;
+-------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 221.121                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                ;                        ; 111.111      ; 9.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 110.689      ;
;  system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_efk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 110.432      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                  ;
+------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                  ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -3.548   ; 0.106 ; 6.421    ; 0.487   ; 4.692               ;
;  CLOCK_50                                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  altera_reserved_tck                                                   ; 46.374   ; 0.186 ; 47.616   ; 0.564   ; 49.310              ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; -3.548   ; 0.106 ; 6.421    ; 1.339   ; 4.692               ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 102.656  ; 0.186 ; 108.762  ; 0.487   ; 55.299              ;
;  psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4996.740 ; 0.186 ; N/A      ; N/A     ; 4999.725            ;
; Design-wide TNS                                                        ; -129.505 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                   ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; -129.505 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.212 ; 3.350 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 9.193 ; 9.536 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.062 ; 1.313 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.057 ; 1.308 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.057 ; 1.308 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.062 ; 1.313 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.034 ; 1.284 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 4.630 ; 5.247 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[0]            ; CLOCK_50            ; 4.630 ; 5.247 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO_IN[*]          ; CLOCK_50            ; 2.046 ; 2.253 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[0]         ; CLOCK_50            ; 2.046 ; 2.253 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[1]         ; CLOCK_50            ; 1.897 ; 2.120 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; SW[*]               ; CLOCK_50            ; 2.628 ; 2.798 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[0]              ; CLOCK_50            ; 2.204 ; 2.458 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[1]              ; CLOCK_50            ; 2.488 ; 2.642 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[2]              ; CLOCK_50            ; 2.103 ; 2.322 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[3]              ; CLOCK_50            ; 2.628 ; 2.798 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]            ; CLOCK_50            ; 2.176 ; 2.801 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[25]          ; CLOCK_50            ; 2.176 ; 2.801 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.262  ; -0.117 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.373 ; -1.705 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.301 ; -0.701 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.301 ; -0.701 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.291 ; -0.682 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.302 ; -0.703 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.297 ; -0.698 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.294 ; -0.695 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.294 ; -0.695 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.292 ; -0.683 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.290 ; -0.680 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.290 ; -0.680 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.293 ; -0.683 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.297 ; -0.698 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; -2.261 ; -3.094 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[0]            ; CLOCK_50            ; -2.261 ; -3.094 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO_IN[*]          ; CLOCK_50            ; -0.688 ; -1.174 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[0]         ; CLOCK_50            ; -0.688 ; -1.174 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO_IN[1]         ; CLOCK_50            ; -0.782 ; -1.255 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; SW[*]               ; CLOCK_50            ; -0.916 ; -1.378 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[0]              ; CLOCK_50            ; -0.979 ; -1.454 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[1]              ; CLOCK_50            ; -1.126 ; -1.552 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[2]              ; CLOCK_50            ; -0.916 ; -1.378 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  SW[3]              ; CLOCK_50            ; -1.218 ; -1.641 ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]            ; CLOCK_50            ; -0.775 ; -1.618 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[25]          ; CLOCK_50            ; -0.775 ; -1.618 ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.981 ; 13.558 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.851  ; 2.764  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.838  ; 2.756  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.957  ; 2.872  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.960  ; 2.875  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.836  ; 2.754  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CS_N           ; CLOCK_50            ; 4.870  ; 4.506  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.964  ; 2.879  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.964  ; 2.879  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.833  ; 2.751  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.847  ; 2.760  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_WE_N           ; CLOCK_50            ; 2.971  ; 2.886  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 5.732  ; 5.604  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[1]            ; CLOCK_50            ; 5.008  ; 5.003  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[2]            ; CLOCK_50            ; 4.646  ; 4.631  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[3]            ; CLOCK_50            ; 5.732  ; 5.604  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CLK            ; CLOCK_50            ; -2.439 ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.539 ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; GPIO[*]             ; CLOCK_50            ; 6.170  ; 5.914  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[5]            ; CLOCK_50            ; 4.180  ; 4.171  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[6]            ; CLOCK_50            ; 4.605  ; 4.618  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[7]            ; CLOCK_50            ; 4.149  ; 4.132  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[8]            ; CLOCK_50            ; 4.597  ; 4.572  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[9]            ; CLOCK_50            ; 4.960  ; 4.926  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[10]           ; CLOCK_50            ; 4.482  ; 4.449  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[11]           ; CLOCK_50            ; 4.536  ; 4.477  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[12]           ; CLOCK_50            ; 4.291  ; 4.267  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[13]           ; CLOCK_50            ; 4.405  ; 4.413  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[14]           ; CLOCK_50            ; 4.314  ; 4.273  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[15]           ; CLOCK_50            ; 6.170  ; 5.914  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[16]           ; CLOCK_50            ; 4.022  ; 3.996  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[17]           ; CLOCK_50            ; 4.658  ; 4.648  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[18]           ; CLOCK_50            ; 4.122  ; 4.110  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[19]           ; CLOCK_50            ; 4.015  ; 3.962  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[20]           ; CLOCK_50            ; 4.257  ; 4.205  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[21]           ; CLOCK_50            ; 4.268  ; 4.220  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[22]           ; CLOCK_50            ; 3.568  ; 3.513  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[23]           ; CLOCK_50            ; 3.853  ; 3.793  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[24]           ; CLOCK_50            ; 3.860  ; 3.791  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[25]           ; CLOCK_50            ; 3.595  ; 3.545  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[26]           ; CLOCK_50            ; 4.211  ; 4.128  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[27]           ; CLOCK_50            ; 4.068  ; 4.037  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[28]           ; CLOCK_50            ; 6.044  ; 5.705  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[30]           ; CLOCK_50            ; 4.017  ; 3.948  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ; 2.559  ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[32]           ; CLOCK_50            ; 4.167  ; 4.084  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[33]           ; CLOCK_50            ; 4.181  ; 4.096  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO[*]             ; CLOCK_50            ;        ; 2.458  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ;        ; 2.458  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO1[*]            ; CLOCK_50            ; 9.626  ; 9.622  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ; 9.626  ; 9.622  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[27]          ; CLOCK_50            ; 5.970  ; 6.092  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1[*]            ; CLOCK_50            ; 6.945  ; 8.767  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[24]          ; CLOCK_50            ; 6.945  ; 7.148  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ;        ; 8.767  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.295  ; 6.843  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.461  ; 1.406  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.444  ; 1.394  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CS_N           ; CLOCK_50            ; 2.992  ; 2.698  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_WE_N           ; CLOCK_50            ; 1.529  ; 1.458  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO[*]             ; CLOCK_50            ; 2.375  ; 2.449  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[1]            ; CLOCK_50            ; 2.554  ; 2.653  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[2]            ; CLOCK_50            ; 2.375  ; 2.449  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO[3]            ; CLOCK_50            ; 2.521  ; 2.611  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; DRAM_CLK            ; CLOCK_50            ; -3.755 ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.783 ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; GPIO[*]             ; CLOCK_50            ; 1.250  ; 1.780  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[5]            ; CLOCK_50            ; 2.132  ; 2.184  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[6]            ; CLOCK_50            ; 2.351  ; 2.424  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[7]            ; CLOCK_50            ; 2.109  ; 2.158  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[8]            ; CLOCK_50            ; 2.339  ; 2.410  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[9]            ; CLOCK_50            ; 2.543  ; 2.627  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[10]           ; CLOCK_50            ; 2.285  ; 2.334  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[11]           ; CLOCK_50            ; 2.309  ; 2.365  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[12]           ; CLOCK_50            ; 2.186  ; 2.227  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[13]           ; CLOCK_50            ; 2.249  ; 2.314  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[14]           ; CLOCK_50            ; 2.191  ; 2.237  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[15]           ; CLOCK_50            ; 3.650  ; 3.462  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[16]           ; CLOCK_50            ; 2.039  ; 2.062  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[17]           ; CLOCK_50            ; 2.378  ; 2.465  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[18]           ; CLOCK_50            ; 2.096  ; 2.141  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[19]           ; CLOCK_50            ; 2.024  ; 2.046  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[20]           ; CLOCK_50            ; 2.163  ; 2.198  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[21]           ; CLOCK_50            ; 2.166  ; 2.203  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[22]           ; CLOCK_50            ; 1.787  ; 1.780  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[23]           ; CLOCK_50            ; 1.938  ; 1.953  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[24]           ; CLOCK_50            ; 1.937  ; 1.950  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[25]           ; CLOCK_50            ; 1.805  ; 1.802  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[26]           ; CLOCK_50            ; 2.119  ; 2.144  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[27]           ; CLOCK_50            ; 2.061  ; 2.088  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[28]           ; CLOCK_50            ; 3.563  ; 3.342  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[30]           ; CLOCK_50            ; 2.028  ; 2.044  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ; 1.250  ;        ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[32]           ; CLOCK_50            ; 2.099  ; 2.121  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[33]           ; CLOCK_50            ; 2.104  ; 2.122  ; Rise       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO[*]             ; CLOCK_50            ;        ; 1.220  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
;  GPIO[31]           ; CLOCK_50            ;        ; 1.220  ; Fall       ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; GPIO1[*]            ; CLOCK_50            ; 3.172  ; 3.347  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ; 5.167  ; 5.523  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[27]          ; CLOCK_50            ; 3.172  ; 3.347  ; Rise       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1[*]            ; CLOCK_50            ; 3.735  ; 3.962  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[24]          ; CLOCK_50            ; 3.735  ; 3.962  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1[26]          ; CLOCK_50            ;        ; 5.243  ; Fall       ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 7.052 ; 7.040 ; 7.267 ; 7.255 ;
; SW[2]      ; LED[1]      ; 8.565 ; 8.509 ; 8.779 ; 8.726 ;
; SW[2]      ; LED[2]      ; 7.911 ; 7.872 ; 8.120 ; 8.088 ;
; SW[2]      ; LED[3]      ; 6.606 ; 6.569 ; 6.822 ; 6.785 ;
; SW[2]      ; LED[4]      ; 6.252 ; 6.174 ; 6.467 ; 6.389 ;
; SW[2]      ; LED[5]      ; 8.133 ; 7.763 ; 8.350 ; 7.980 ;
; SW[2]      ; LED[6]      ; 6.134 ; 6.069 ; 6.351 ; 6.286 ;
; SW[2]      ; LED[7]      ; 9.597 ; 9.244 ; 9.829 ; 9.469 ;
; SW[3]      ; LED[0]      ; 7.478 ; 7.466 ; 7.656 ; 7.644 ;
; SW[3]      ; LED[1]      ; 8.993 ; 8.940 ; 9.170 ; 9.117 ;
; SW[3]      ; LED[2]      ; 8.339 ; 8.305 ; 8.511 ; 8.479 ;
; SW[3]      ; LED[3]      ; 7.032 ; 6.995 ; 7.209 ; 7.172 ;
; SW[3]      ; LED[4]      ; 6.678 ; 6.600 ; 6.856 ; 6.778 ;
; SW[3]      ; LED[5]      ; 8.574 ; 8.204 ; 8.749 ; 8.379 ;
; SW[3]      ; LED[6]      ; 6.570 ; 6.505 ; 6.751 ; 6.686 ;
; SW[3]      ; LED[7]      ; 9.669 ; 9.313 ; 9.820 ; 9.469 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; LED[0]      ; 3.924 ; 3.995 ; 4.373 ; 4.428 ;
; SW[2]      ; LED[1]      ; 3.974 ; 4.071 ; 4.439 ; 4.491 ;
; SW[2]      ; LED[2]      ; 4.393 ; 4.490 ; 4.842 ; 4.935 ;
; SW[2]      ; LED[3]      ; 3.487 ; 3.531 ; 3.910 ; 3.992 ;
; SW[2]      ; LED[4]      ; 3.508 ; 3.517 ; 3.953 ; 3.955 ;
; SW[2]      ; LED[5]      ; 4.686 ; 4.472 ; 5.110 ; 4.934 ;
; SW[2]      ; LED[6]      ; 3.441 ; 3.470 ; 3.888 ; 3.910 ;
; SW[2]      ; LED[7]      ; 5.350 ; 5.228 ; 5.775 ; 5.691 ;
; SW[3]      ; LED[0]      ; 3.690 ; 3.751 ; 4.118 ; 4.172 ;
; SW[3]      ; LED[1]      ; 4.994 ; 5.090 ; 5.430 ; 5.526 ;
; SW[3]      ; LED[2]      ; 4.057 ; 4.145 ; 4.484 ; 4.565 ;
; SW[3]      ; LED[3]      ; 3.977 ; 4.035 ; 4.414 ; 4.466 ;
; SW[3]      ; LED[4]      ; 3.530 ; 3.526 ; 3.931 ; 3.966 ;
; SW[3]      ; LED[5]      ; 5.180 ; 4.980 ; 5.616 ; 5.409 ;
; SW[3]      ; LED[6]      ; 3.475 ; 3.491 ; 3.875 ; 3.930 ;
; SW[3]      ; LED[7]      ; 5.810 ; 5.702 ; 6.242 ; 6.134 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[20]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[21]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[22]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[23]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[28]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[30]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[31]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[32]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[33]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[24]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[25]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[26]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[27]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1[29]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_IN[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_IN[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[12]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[13]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[14]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[15]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[16]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[17]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[18]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[19]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[20]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[21]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[22]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[23]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[28]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[30]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[31]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[32]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[33]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[24]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[25]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[26]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[27]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1[29]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_IN[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_IN[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO1[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO1[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO1[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[32]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[33]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO1[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO1[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO1[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO1[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO1[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO1[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO1[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[32]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[33]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO1[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO1[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO1[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO1[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO1[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO1[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO1[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[32]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[33]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO1[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO1[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO1[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO1[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 2147       ; 0          ; 35       ; 2        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; false path ; false path ; 0        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 192796937  ; 0          ; 0        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 10         ; 0          ; 0        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 10         ; 0          ; 0        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 11880      ; 0          ; 0        ; 0        ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 188        ; 0          ; 43       ; 10       ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 2147       ; 0          ; 35       ; 2        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; false path ; false path ; 0        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 192796937  ; 0          ; 0        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; 10         ; 0          ; 0        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0]           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 10         ; 0          ; 0        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3]           ; 11880      ; 0          ; 0        ; 0        ;
; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 188        ; 0          ; 43       ; 10       ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                    ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                         ; altera_reserved_tck                                         ; 116      ; 0        ; 3        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 4166     ; 0        ; 0        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 201      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                         ; altera_reserved_tck                                         ; 116      ; 0        ; 3        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[0] ; 4166     ; 0        ; 0        ; 0        ;
; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_system_inst|altpll_component|auto_generated|pll1|clk[3] ; 201      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 125   ; 125  ;
; Unconstrained Output Ports      ; 82    ; 82   ;
; Unconstrained Output Port Paths ; 143   ; 143  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed May 28 01:53:21 2014
Info: Command: quartus_sta PROYECT_FINAL -c PROYECT_FINAL
Info: qsta_default_script.tcl version: #1
Info (20029): Only one processor detected - disabling parallel compilation
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_vipitc131_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_efk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'PROYECT_FINAL.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_system_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_system_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -2340.00 -duty_cycle 50.00 -name {pll_system_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_system_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_system_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {pll_system_inst|altpll_component|auto_generated|pll1|clk[3]} {pll_system_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]} {psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/proyecto_final/db/ip/system/submodules/alt_vipitc131_cvo.sdc'
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(64): u0|alt_vip_itc_0|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*|is_mode_match[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_mode_match[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*|is_interlaced[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_interlaced[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*|is_serial_output[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_serial_output[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*|is_sample_count[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sample_count[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*|is_h_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*|is_v_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*|is_v1_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*|is_ap_line[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_ap_line[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*|is_standard[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_standard[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*|is_sof_sample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_sample[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*|is_sof_subsample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_subsample[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*|is_sof_line[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_line[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*|is_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*|is_v1_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*|is_valid_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_valid_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*|dirty_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|dirty_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*]}]
Info (332104): Reading SDC File: 'c:/proyecto_final/db/ip/system/submodules/alt_vipvfr131_vfr.sdc'
Warning (332174): Ignored filter at alt_vipvfr131_vfr.sdc(1): *alt_vipvfr131_common_gray_clock_crosser*shift_register[2]* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipvfr131_vfr.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipvfr131_common_gray_clock_crosser*shift_register[2]*}]
Info (332104): Reading SDC File: 'c:/proyecto_final/db/ip/system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/proyecto_final/db/ip/system/submodules/system_cpu.sdc'
Warning (332060): Node: psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: PWM_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.548            -129.505 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.374               0.000 altera_reserved_tck 
    Info (332119):   102.656               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):  4996.740               0.000 psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.239               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 altera_reserved_tck 
    Info (332119):     0.357               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.357               0.000 psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.421               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.616               0.000 altera_reserved_tck 
    Info (332119):   108.762               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is 0.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.888               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.021               0.000 altera_reserved_tck 
    Info (332119):     2.311               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.692               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.747               0.000 CLOCK_50 
    Info (332119):    49.539               0.000 altera_reserved_tck 
    Info (332119):    55.302               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):  4999.750               0.000 psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.926 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: PWM_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.049             -48.740 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.841               0.000 altera_reserved_tck 
    Info (332119):   103.512               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):  4997.041               0.000 psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.236               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.312               0.000 altera_reserved_tck 
    Info (332119):     0.312               0.000 psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.819               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.946               0.000 altera_reserved_tck 
    Info (332119):   109.017               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.921               0.000 altera_reserved_tck 
    Info (332119):     2.060               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.716               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.708               0.000 CLOCK_50 
    Info (332119):    49.499               0.000 altera_reserved_tck 
    Info (332119):    55.299               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):  4999.747               0.000 psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.250 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|RXWT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|TXSET was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: psx_control:psx_control_inst|psPAD_top:psPAD_top_inst|ps_pls_gan:pls|O_SCAN_SEQ_PLS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: PWM_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.278               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.277               0.000 altera_reserved_tck 
    Info (332119):   106.377               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):  4998.092               0.000 psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.106               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.186               0.000 psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 7.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.913               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.894               0.000 altera_reserved_tck 
    Info (332119):   109.700               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is 0.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.487               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.564               0.000 altera_reserved_tck 
    Info (332119):     1.339               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.416               0.000 CLOCK_50 
    Info (332119):    49.310               0.000 altera_reserved_tck 
    Info (332119):    55.311               0.000 pll_system_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):  4999.725               0.000 psx_control_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 18.210 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 95 warnings
    Info: Peak virtual memory: 693 megabytes
    Info: Processing ended: Wed May 28 01:53:57 2014
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:28


