// Seed: 1838941762
module module_0 (
    output wire  id_0,
    input  uwire id_1
);
  tri1 id_3, id_4;
  tri id_5 = 1;
  assign id_0 = {id_1 - id_1, 1} == ~(1'b0 & id_3) ? 1 : 1 ? 1'b0 : (1);
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output supply1 id_2,
    output wor id_3,
    output tri id_4
);
  tri0 id_6;
  wire id_7;
  assign id_4 = id_6;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
