# do /home/sam-admin/anaconda3/lib/python3.11/site-packages/vunit_hdl-5.0.0.dev0-py3.11.egg/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/sam-admin/git/Training/Scripting/vunit/vunit_out/modelsim/modelsim.ini -wlf /home/sam-admin/git/Training/Scripting/vunit/vunit_out/test_output/tb_lib.tb_adder.Test_1_+_1_1134d2a9e92dbb0082b55a3df74d9637b76adf04/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.tb_adder -L vunit_lib -L design_lib -L tb_lib -g/tb_adder/runner_cfg="active python runner : true,enabled_test_cases : Test 1 + 1,output path : /home/sam-admin/git/Training/Scripting/vunit/vunit_out/test_output/tb_lib.tb_adder.Test_1_+_1_1134d2a9e92dbb0082b55a3df74d9637b76adf04/,tb path : /home/sam-admin/git/Training/Scripting/vunit/testbench/,use_color : true" 
# Start time: 11:04:42 on Sep 13,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/sam-admin/git/Training/Scripting/vunit/testbench/tb_adder.sv(19): (vopt-7063) Failed to find 'file_descriptor' in hierarchical name 'file_descriptor'.
#         Region: tb_adder
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 11:04:43 on Sep 13,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
