{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648224590524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648224590525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 13:09:50 2022 " "Processing started: Fri Mar 25 13:09:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648224590525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224590525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224590525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648224590826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648224590826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUconceitoA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALUconceitoA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUa-rtl " "Found design unit 1: ALUa-rtl" {  } { { "ALUconceitoA.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUa " "Found entity 1: ALUa" {  } { { "ALUconceitoA.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUconceitoB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALUconceitoB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUb-rtl " "Found design unit 1: ALUb-rtl" {  } { { "ALUconceitoB.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoB.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599989 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUb " "Found entity 1: ALUb" {  } { { "ALUconceitoB.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoB.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Xor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Xor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Xor16-rtl " "Found design unit 1: Xor16-rtl" {  } { { "Xor16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/Xor16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Xor16 " "Found entity 1: Xor16" {  } { { "Xor16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/Xor16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599991 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "ALU.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599992 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HalfAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HalfAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "HalfAdder.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599992 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16B-rtl " "Found design unit 1: Add16B-rtl" {  } { { "Add16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599993 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16B " "Found entity 1: Add16B" {  } { { "Add16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift16-rtl " "Found design unit 1: shift16-rtl" {  } { { "shift16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/shift16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599994 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift16 " "Found entity 1: shift16" {  } { { "shift16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/shift16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "And16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file And16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-arch " "Found design unit 1: And16-arch" {  } { { "And16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599995 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "And16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "Inc16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "Inc16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxXor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxXor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxXor-arch " "Found design unit 1: muxXor-arch" {  } { { "muxXor.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/muxXor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599996 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxXor " "Found entity 1: muxXor" {  } { { "muxXor.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/muxXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "inversor16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599997 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "inversor16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "FullAdder.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599997 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-rtl " "Found design unit 1: zerador16-rtl" {  } { { "zerador16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599998 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "zerador16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-rtl " "Found design unit 1: comparador16-rtl" {  } { { "comparador16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599999 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "comparador16.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenSeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-arch " "Found design unit 1: sevenSeg-arch" {  } { { "sevenSeg.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/sevenSeg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599999 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/sevenSeg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648224599999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224599999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648224600053 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..2\] TopLevel.vhd(27) " "Using initial value X (don't care) for net \"LEDR\[8..2\]\" at TopLevel.vhd(27)" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224600055 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUa ALUa:alu " "Elaborating entity \"ALUa\" for hierarchy \"ALUa:alu\"" {  } { { "TopLevel.vhd" "alu" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerador16 ALUa:alu\|zerador16:zeradorx " "Elaborating entity \"zerador16\" for hierarchy \"ALUa:alu\|zerador16:zeradorx\"" {  } { { "ALUconceitoA.vhd" "zeradorx" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoA.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16 ALUa:alu\|inversor16:inversorx " "Elaborating entity \"inversor16\" for hierarchy \"ALUa:alu\|inversor16:inversorx\"" {  } { { "ALUconceitoA.vhd" "inversorx" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoA.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16B ALUa:alu\|Add16B:add " "Elaborating entity \"Add16B\" for hierarchy \"ALUa:alu\|Add16B:add\"" {  } { { "ALUconceitoA.vhd" "add" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoA.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALUa:alu\|Add16B:add\|FullAdder:adder0 " "Elaborating entity \"FullAdder\" for hierarchy \"ALUa:alu\|Add16B:add\|FullAdder:adder0\"" {  } { { "Add16.vhd" "adder0" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16 ALUa:alu\|And16:and1 " "Elaborating entity \"And16\" for hierarchy \"ALUa:alu\|And16:and1\"" {  } { { "ALUconceitoA.vhd" "and1" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoA.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor16 ALUa:alu\|Xor16:xor1 " "Elaborating entity \"Xor16\" for hierarchy \"ALUa:alu\|Xor16:xor1\"" {  } { { "ALUconceitoA.vhd" "xor1" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoA.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxXor ALUa:alu\|muxXor:muxi " "Elaborating entity \"muxXor\" for hierarchy \"ALUa:alu\|muxXor:muxi\"" {  } { { "ALUconceitoA.vhd" "muxi" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoA.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador16 ALUa:alu\|comparador16:compara " "Elaborating entity \"comparador16\" for hierarchy \"ALUa:alu\|comparador16:compara\"" {  } { { "ALUconceitoA.vhd" "compara" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoA.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift16 ALUa:alu\|shift16:shift " "Elaborating entity \"shift16\" for hierarchy \"ALUa:alu\|shift16:shift\"" {  } { { "ALUconceitoA.vhd" "shift" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/ALUconceitoA.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:u1 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:u1\"" {  } { { "TopLevel.vhd" "u1" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224600073 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648224600712 "|TopLevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648224600712 "|TopLevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648224600712 "|TopLevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648224600712 "|TopLevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648224600712 "|TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648224600712 "|TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648224600712 "|TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648224600712 "|TopLevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648224600712 "|TopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648224600712 "|TopLevel|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648224600712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648224600799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648224601164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648224601164 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648224601305 "|TopLevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648224601305 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648224601305 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/borg/Z01.1-Fenix/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648224601305 "|TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648224601305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648224601307 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648224601307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648224601307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648224601307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648224601316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 13:10:01 2022 " "Processing ended: Fri Mar 25 13:10:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648224601316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648224601316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648224601316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648224601316 ""}
