Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Nov 17 09:58:27 2021
| Host         : BRN310-244 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file aclock_timing_summary_routed.rpt -pb aclock_timing_summary_routed.pb -rpx aclock_timing_summary_routed.rpx -warn_on_violation
| Design       : aclock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: H_in0[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: H_in0[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: H_in0[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: H_in0[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: H_in1[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: H_in1[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: LD_alarm (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: LD_time (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: M_in0[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M_in0[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: M_in0[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M_in0[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M_in1[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: M_in1[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M_in1[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_in1[3] (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DUT1/clock_out_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: clk_1s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.948        0.000                      0                   65        0.237        0.000                      0                   65        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
UUT1/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
UUT1/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      193.948        0.000                      0                   65        0.237        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  UUT1/inst/clk_in1
  To Clock:  UUT1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         UUT1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { UUT1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.948ns  (required time - arrival time)
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.120ns (21.596%)  route 4.066ns (78.404%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 197.172 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    -2.298    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  DUT1/count_reg[18]/Q
                         net (fo=3, routed)           1.302    -0.479    DUT1/count[18]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    -0.327 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           1.146     0.819    DUT1/count[31]_i_7_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I3_O)        0.326     1.145 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.304     1.449    DUT1/count[31]_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.573 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.315     2.888    DUT1/count[31]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  DUT1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   197.172    DUT1/clk_out1
    SLICE_X6Y94          FDRE                                         r  DUT1/count_reg[29]/C
                         clock pessimism              0.506   197.677    
                         clock uncertainty           -0.318   197.360    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.524   196.836    DUT1/count_reg[29]
  -------------------------------------------------------------------
                         required time                        196.836    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                193.948    

Slack (MET) :             193.948ns  (required time - arrival time)
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.120ns (21.596%)  route 4.066ns (78.404%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 197.172 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    -2.298    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  DUT1/count_reg[18]/Q
                         net (fo=3, routed)           1.302    -0.479    DUT1/count[18]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    -0.327 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           1.146     0.819    DUT1/count[31]_i_7_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I3_O)        0.326     1.145 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.304     1.449    DUT1/count[31]_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.573 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.315     2.888    DUT1/count[31]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  DUT1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   197.172    DUT1/clk_out1
    SLICE_X6Y94          FDRE                                         r  DUT1/count_reg[30]/C
                         clock pessimism              0.506   197.677    
                         clock uncertainty           -0.318   197.360    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.524   196.836    DUT1/count_reg[30]
  -------------------------------------------------------------------
                         required time                        196.836    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                193.948    

Slack (MET) :             193.948ns  (required time - arrival time)
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.120ns (21.596%)  route 4.066ns (78.404%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 197.172 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    -2.298    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  DUT1/count_reg[18]/Q
                         net (fo=3, routed)           1.302    -0.479    DUT1/count[18]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    -0.327 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           1.146     0.819    DUT1/count[31]_i_7_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I3_O)        0.326     1.145 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.304     1.449    DUT1/count[31]_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.573 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.315     2.888    DUT1/count[31]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  DUT1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   197.172    DUT1/clk_out1
    SLICE_X6Y94          FDRE                                         r  DUT1/count_reg[31]/C
                         clock pessimism              0.506   197.677    
                         clock uncertainty           -0.318   197.360    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.524   196.836    DUT1/count_reg[31]
  -------------------------------------------------------------------
                         required time                        196.836    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                193.948    

Slack (MET) :             194.087ns  (required time - arrival time)
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.120ns (22.188%)  route 3.928ns (77.812%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 197.172 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    -2.298    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  DUT1/count_reg[18]/Q
                         net (fo=3, routed)           1.302    -0.479    DUT1/count[18]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    -0.327 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           1.146     0.819    DUT1/count[31]_i_7_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I3_O)        0.326     1.145 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.304     1.449    DUT1/count[31]_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.573 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.177     2.749    DUT1/count[31]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   197.172    DUT1/clk_out1
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[25]/C
                         clock pessimism              0.506   197.677    
                         clock uncertainty           -0.318   197.360    
    SLICE_X6Y93          FDRE (Setup_fdre_C_R)       -0.524   196.836    DUT1/count_reg[25]
  -------------------------------------------------------------------
                         required time                        196.836    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                194.087    

Slack (MET) :             194.087ns  (required time - arrival time)
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.120ns (22.188%)  route 3.928ns (77.812%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 197.172 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    -2.298    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  DUT1/count_reg[18]/Q
                         net (fo=3, routed)           1.302    -0.479    DUT1/count[18]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    -0.327 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           1.146     0.819    DUT1/count[31]_i_7_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I3_O)        0.326     1.145 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.304     1.449    DUT1/count[31]_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.573 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.177     2.749    DUT1/count[31]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   197.172    DUT1/clk_out1
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[26]/C
                         clock pessimism              0.506   197.677    
                         clock uncertainty           -0.318   197.360    
    SLICE_X6Y93          FDRE (Setup_fdre_C_R)       -0.524   196.836    DUT1/count_reg[26]
  -------------------------------------------------------------------
                         required time                        196.836    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                194.087    

Slack (MET) :             194.087ns  (required time - arrival time)
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.120ns (22.188%)  route 3.928ns (77.812%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 197.172 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    -2.298    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  DUT1/count_reg[18]/Q
                         net (fo=3, routed)           1.302    -0.479    DUT1/count[18]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    -0.327 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           1.146     0.819    DUT1/count[31]_i_7_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I3_O)        0.326     1.145 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.304     1.449    DUT1/count[31]_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.573 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.177     2.749    DUT1/count[31]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   197.172    DUT1/clk_out1
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[27]/C
                         clock pessimism              0.506   197.677    
                         clock uncertainty           -0.318   197.360    
    SLICE_X6Y93          FDRE (Setup_fdre_C_R)       -0.524   196.836    DUT1/count_reg[27]
  -------------------------------------------------------------------
                         required time                        196.836    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                194.087    

Slack (MET) :             194.087ns  (required time - arrival time)
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.120ns (22.188%)  route 3.928ns (77.812%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 197.172 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    -2.298    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  DUT1/count_reg[18]/Q
                         net (fo=3, routed)           1.302    -0.479    DUT1/count[18]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    -0.327 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           1.146     0.819    DUT1/count[31]_i_7_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I3_O)        0.326     1.145 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.304     1.449    DUT1/count[31]_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.573 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.177     2.749    DUT1/count[31]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   197.172    DUT1/clk_out1
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[28]/C
                         clock pessimism              0.506   197.677    
                         clock uncertainty           -0.318   197.360    
    SLICE_X6Y93          FDRE (Setup_fdre_C_R)       -0.524   196.836    DUT1/count_reg[28]
  -------------------------------------------------------------------
                         required time                        196.836    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                194.087    

Slack (MET) :             194.234ns  (required time - arrival time)
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.120ns (22.859%)  route 3.779ns (77.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 197.171 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    -2.298    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  DUT1/count_reg[18]/Q
                         net (fo=3, routed)           1.302    -0.479    DUT1/count[18]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    -0.327 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           1.146     0.819    DUT1/count[31]_i_7_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I3_O)        0.326     1.145 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.304     1.449    DUT1/count[31]_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.573 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.028     2.601    DUT1/count[31]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  DUT1/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   197.171    DUT1/clk_out1
    SLICE_X6Y92          FDRE                                         r  DUT1/count_reg[21]/C
                         clock pessimism              0.506   197.676    
                         clock uncertainty           -0.318   197.359    
    SLICE_X6Y92          FDRE (Setup_fdre_C_R)       -0.524   196.835    DUT1/count_reg[21]
  -------------------------------------------------------------------
                         required time                        196.835    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                194.234    

Slack (MET) :             194.234ns  (required time - arrival time)
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.120ns (22.859%)  route 3.779ns (77.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 197.171 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    -2.298    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  DUT1/count_reg[18]/Q
                         net (fo=3, routed)           1.302    -0.479    DUT1/count[18]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    -0.327 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           1.146     0.819    DUT1/count[31]_i_7_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I3_O)        0.326     1.145 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.304     1.449    DUT1/count[31]_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.573 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.028     2.601    DUT1/count[31]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  DUT1/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   197.171    DUT1/clk_out1
    SLICE_X6Y92          FDRE                                         r  DUT1/count_reg[22]/C
                         clock pessimism              0.506   197.676    
                         clock uncertainty           -0.318   197.359    
    SLICE_X6Y92          FDRE (Setup_fdre_C_R)       -0.524   196.835    DUT1/count_reg[22]
  -------------------------------------------------------------------
                         required time                        196.835    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                194.234    

Slack (MET) :             194.234ns  (required time - arrival time)
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.120ns (22.859%)  route 3.779ns (77.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 197.171 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.723    -2.298    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  DUT1/count_reg[18]/Q
                         net (fo=3, routed)           1.302    -0.479    DUT1/count[18]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    -0.327 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           1.146     0.819    DUT1/count[31]_i_7_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I3_O)        0.326     1.145 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.304     1.449    DUT1/count[31]_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.573 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.028     2.601    DUT1/count[31]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  DUT1/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   197.171    DUT1/clk_out1
    SLICE_X6Y92          FDRE                                         r  DUT1/count_reg[23]/C
                         clock pessimism              0.506   197.676    
                         clock uncertainty           -0.318   197.359    
    SLICE_X6Y92          FDRE (Setup_fdre_C_R)       -0.524   196.835    DUT1/count_reg[23]
  -------------------------------------------------------------------
                         required time                        196.835    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                194.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DUT1/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.812    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.648 f  DUT1/count_reg[17]/Q
                         net (fo=3, routed)           0.135    -0.513    DUT1/count[17]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.045    -0.468 r  DUT1/clock_out_i_1/O
                         net (fo=1, routed)           0.000    -0.468    DUT1/clock_out_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  DUT1/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873    -1.238    DUT1/clk_out1
    SLICE_X7Y90          FDRE                                         r  DUT1/clock_out_reg/C
                         clock pessimism              0.442    -0.796    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.091    -0.705    DUT1/clock_out_reg
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DUT1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.812    DUT1/clk_out1
    SLICE_X6Y90          FDRE                                         r  DUT1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.648 r  DUT1/count_reg[15]/Q
                         net (fo=3, routed)           0.127    -0.521    DUT1/count[15]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.411 r  DUT1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.411    DUT1/data0[15]
    SLICE_X6Y90          FDRE                                         r  DUT1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873    -1.238    DUT1/clk_out1
    SLICE_X6Y90          FDRE                                         r  DUT1/count_reg[15]/C
                         clock pessimism              0.426    -0.812    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.134    -0.678    DUT1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DUT1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600    -0.814    DUT1/clk_out1
    SLICE_X6Y87          FDRE                                         r  DUT1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.650 r  DUT1/count_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.523    DUT1/count[3]
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.413 r  DUT1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.413    DUT1/data0[3]
    SLICE_X6Y87          FDRE                                         r  DUT1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -1.241    DUT1/clk_out1
    SLICE_X6Y87          FDRE                                         r  DUT1/count_reg[3]/C
                         clock pessimism              0.427    -0.814    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.134    -0.680    DUT1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DUT1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.811    DUT1/clk_out1
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.647 r  DUT1/count_reg[27]/Q
                         net (fo=3, routed)           0.127    -0.520    DUT1/count[27]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.410 r  DUT1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.410    DUT1/data0[27]
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.874    -1.237    DUT1/clk_out1
    SLICE_X6Y93          FDRE                                         r  DUT1/count_reg[27]/C
                         clock pessimism              0.426    -0.811    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.134    -0.677    DUT1/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.811    DUT1/clk_out1
    SLICE_X6Y94          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.647 r  DUT1/count_reg[31]/Q
                         net (fo=3, routed)           0.127    -0.520    DUT1/count[31]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.410 r  DUT1/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.410    DUT1/data0[31]
    SLICE_X6Y94          FDRE                                         r  DUT1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.874    -1.237    DUT1/clk_out1
    SLICE_X6Y94          FDRE                                         r  DUT1/count_reg[31]/C
                         clock pessimism              0.426    -0.811    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.134    -0.677    DUT1/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 DUT1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.813    DUT1/clk_out1
    SLICE_X6Y89          FDRE                                         r  DUT1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  DUT1/count_reg[11]/Q
                         net (fo=3, routed)           0.137    -0.512    DUT1/count[11]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.402 r  DUT1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.402    DUT1/data0[11]
    SLICE_X6Y89          FDRE                                         r  DUT1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -1.239    DUT1/clk_out1
    SLICE_X6Y89          FDRE                                         r  DUT1/count_reg[11]/C
                         clock pessimism              0.426    -0.813    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.134    -0.679    DUT1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 DUT1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.813    DUT1/clk_out1
    SLICE_X6Y88          FDRE                                         r  DUT1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  DUT1/count_reg[7]/Q
                         net (fo=3, routed)           0.137    -0.512    DUT1/count[7]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.402 r  DUT1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.402    DUT1/data0[7]
    SLICE_X6Y88          FDRE                                         r  DUT1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -1.239    DUT1/clk_out1
    SLICE_X6Y88          FDRE                                         r  DUT1/count_reg[7]/C
                         clock pessimism              0.426    -0.813    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.134    -0.679    DUT1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 DUT1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.812    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.648 r  DUT1/count_reg[19]/Q
                         net (fo=3, routed)           0.138    -0.510    DUT1/count[19]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.400 r  DUT1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.400    DUT1/data0[19]
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873    -1.238    DUT1/clk_out1
    SLICE_X6Y91          FDRE                                         r  DUT1/count_reg[19]/C
                         clock pessimism              0.426    -0.812    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.134    -0.678    DUT1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 DUT1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.812    DUT1/clk_out1
    SLICE_X6Y92          FDRE                                         r  DUT1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.648 r  DUT1/count_reg[23]/Q
                         net (fo=3, routed)           0.139    -0.509    DUT1/count[23]
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.399 r  DUT1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.399    DUT1/data0[23]
    SLICE_X6Y92          FDRE                                         r  DUT1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873    -1.238    DUT1/clk_out1
    SLICE_X6Y92          FDRE                                         r  DUT1/count_reg[23]/C
                         clock pessimism              0.426    -0.812    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.134    -0.678    DUT1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 DUT1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602    -0.812    DUT1/clk_out1
    SLICE_X6Y90          FDRE                                         r  DUT1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.648 r  DUT1/count_reg[15]/Q
                         net (fo=3, routed)           0.127    -0.521    DUT1/count[15]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.375 r  DUT1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.375    DUT1/data0[16]
    SLICE_X6Y90          FDRE                                         r  DUT1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873    -1.238    DUT1/clk_out1
    SLICE_X6Y90          FDRE                                         r  DUT1/count_reg[16]/C
                         clock pessimism              0.426    -0.812    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.134    -0.678    DUT1/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { UUT1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   UUT1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y90      DUT1/clock_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y87      DUT1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y89      DUT1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y89      DUT1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y89      DUT1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y91      DUT1/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y91      DUT1/count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y91      DUT1/count_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y90      DUT1/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y89      DUT1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y89      DUT1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y89      DUT1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y89      DUT1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y89      DUT1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y89      DUT1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      DUT1/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      DUT1/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      DUT1/count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y87      DUT1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y87      DUT1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      DUT1/count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      DUT1/count_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      DUT1/count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      DUT1/count_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y94      DUT1/count_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y87      DUT1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y94      DUT1/count_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y94      DUT1/count_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { UUT1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   UUT1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBOUT



