  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/ishan/ECT_110_vitis/cnn/cnn 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ishan/ECT_110_vitis/cnn/cnn/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/ishan/ECT_110_vitis/cnn/cnn'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=approx_mac.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/approx_mac.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=accelerator.cpp' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=accelerator.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/accelerator.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=pe.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/pe.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=systolic_array.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/systolic_array.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=testbench.cpp' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ishan/ECT_110_vitis/cnn/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=cnn_accelerator' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'clock=100Mhz' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ishan/ECT_110_vitis/cnn/cnn/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.726 seconds; current allocated memory: 155.801 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'a', please check that the variable exists in the same scope as the pragma. (./approx_mac.h:8:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.378 seconds; current allocated memory: 158.547 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,131 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,143 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,873 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,832 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,700 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,737 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,737 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,737 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,737 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,733 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,661 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,433 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,234 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,234 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,814 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,826 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'approx_mul6(ap_int<6>, ap_int<6>)' into 'mac_int6(ap_int<6>, ap_int<6>, ap_int<32>)' (./approx_mac.h:23:15)
INFO: [HLS 214-131] Inlining function 'mac_int2_pack(ap_int<2>, ap_int<2>, ap_int<2>, ap_int<2>, ap_int<2>, ap_int<2>, ap_int<2>, ap_int<2>, ap_int<32>)' into 'pe_compute(ap_int<8>, ap_int<8>, ap_int<6>, ap_int<4>, ap_int<2>, ap_int<32>, int)' (./pe.h:21:24)
INFO: [HLS 214-131] Inlining function 'mac_int4_pack(ap_int<4>, ap_int<4>, ap_int<4>, ap_int<4>, ap_int<32>)' into 'pe_compute(ap_int<8>, ap_int<8>, ap_int<6>, ap_int<4>, ap_int<2>, ap_int<32>, int)' (./pe.h:20:24)
INFO: [HLS 214-131] Inlining function 'mac_int6(ap_int<6>, ap_int<6>, ap_int<32>)' into 'pe_compute(ap_int<8>, ap_int<8>, ap_int<6>, ap_int<4>, ap_int<2>, ap_int<32>, int)' (./pe.h:19:24)
INFO: [HLS 214-131] Inlining function 'pe_compute(ap_int<8>, ap_int<8>, ap_int<6>, ap_int<4>, ap_int<2>, ap_int<32>, int)' into 'systolic_array(ap_int<8>*, ap_int<8>*, ap_int<6>*, ap_int<4>*, ap_int<2>*, ap_int<32>*, int)' (./systolic_array.h:20:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_4' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:46:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_6' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:70:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_1' is marked as complete unroll implied by the pipeline pragma (./systolic_array.h:18:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_4' (accelerator.cpp:46:26) in function 'cnn_accelerator' completely with a factor of 2 (accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_6' (accelerator.cpp:70:30) in function 'cnn_accelerator' completely with a factor of 8 (accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (accelerator.cpp:58:19) in function 'cnn_accelerator' completely with a factor of 8 (accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (./systolic_array.h:18:19) in function 'systolic_array' completely with a factor of 8 (./systolic_array.h:14:0)
INFO: [HLS 214-178] Inlining function 'mac_int8(ap_int<8>, ap_int<8>, ap_int<32>)' into 'systolic_array(ap_int<8>*, ap_int<8>*, ap_int<6>*, ap_int<4>*, ap_int<2>*, ap_int<32>*, int)' (./systolic_array.h:14:0)
INFO: [HLS 214-248] Applying array_partition to 'act': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'partial': Complete partitioning on dimension 1.
INFO: [HLS 214-364] Automatically inlining function 'systolic_array(ap_int<8>*, ap_int<8>*, ap_int<6>*, ap_int<4>*, ap_int<2>*, ap_int<32>*, int)' to improve effectiveness of pipeline pragma in function 'cnn_accelerator(ap_int<8>*, ap_int<8>*, ap_int<6>*, ap_int<4>*, ap_int<2>*, ap_int<32>*, int, int, int, int, int)' (accelerator.cpp:68:13)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_39_1'. (accelerator.cpp:39:19)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 32 in loop 'VITIS_LOOP_41_3'(accelerator.cpp:41:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (accelerator.cpp:41:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.31 seconds; current allocated memory: 161.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 161.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 169.320 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 171.098 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_accelerator' (./pe.h:4:17)...108 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 197.672 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_40_2'(accelerator.cpp:40:22) and 'VITIS_LOOP_41_3'(accelerator.cpp:41:22) in function 'cnn_accelerator' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_2' (accelerator.cpp:40:22) in function 'cnn_accelerator'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 202.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2_VITIS_LOOP_41_3'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_40_2_VITIS_LOOP_41_3'): Unable to schedule bus request operation ('gmem_load_65_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_40_2_VITIS_LOOP_41_3'): Unable to schedule bus request operation ('gmem_load_66_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_40_2_VITIS_LOOP_41_3'): Unable to schedule bus request operation ('gmem_load_67_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_40_2_VITIS_LOOP_41_3'): Unable to schedule bus request operation ('gmem_load_68_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_40_2_VITIS_LOOP_41_3'): Unable to schedule bus request operation ('gmem_load_75_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' (loop 'VITIS_LOOP_40_2_VITIS_LOOP_41_3'): Unable to schedule bus request operation ('gmem_load_79_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 38, loop 'VITIS_LOOP_40_2_VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.488 seconds; current allocated memory: 214.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 216.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 220.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 222.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' pipeline 'VITIS_LOOP_40_2_VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_2_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_32s_36_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_4_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 231.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weights8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weights6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weights4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weights2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/Cin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/Cout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/H' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/W' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/precision' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'weights8', 'weights6', 'weights4', 'weights2', 'output_r', 'Cin', 'Cout', 'H', 'W', 'precision' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.492 seconds; current allocated memory: 251.164 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.283 seconds; current allocated memory: 268.996 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.624 seconds; current allocated memory: 275.172 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 4 seconds. Total elapsed time: 30.412 seconds; peak allocated memory: 275.293 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 35s
