ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"cyPm.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.bss
  20              		.align	2
  21              	cyPmBackup:
  22 0000 00000000 		.space	48
  22      00000000 
  22      00000000 
  22      00000000 
  22      00000000 
  23              		.align	2
  24              	cyPmClockBackup:
  25 0030 00000000 		.space	18
  25      00000000 
  25      00000000 
  25      00000000 
  25      0000
  26              		.section	.rodata
  27              		.align	2
  28              		.type	cyPmImoFreqReg2Mhz, %object
  29              		.size	cyPmImoFreqReg2Mhz, 7
  30              	cyPmImoFreqReg2Mhz:
  31 0000 0C       		.byte	12
  32 0001 06       		.byte	6
  33 0002 18       		.byte	24
  34 0003 03       		.byte	3
  35 0004 30       		.byte	48
  36 0005 3E       		.byte	62
  37 0006 4A       		.byte	74
  38              		.section	.text.CyPmSaveClocks,"ax",%progbits
  39              		.align	2
  40              		.global	CyPmSaveClocks
  41              		.thumb
  42              		.thumb_func
  43              		.type	CyPmSaveClocks, %function
  44              	CyPmSaveClocks:
  45              	.LFB0:
  46              		.file 1 "Generated_Source\\PSoC5\\cyPm.c"
   1:Generated_Source\PSoC5/cyPm.c **** /***************************************************************************//**
   2:Generated_Source\PSoC5/cyPm.c **** * \file cyPm.c
   3:Generated_Source\PSoC5/cyPm.c **** * \version 5.80
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 2


   4:Generated_Source\PSoC5/cyPm.c **** *
   5:Generated_Source\PSoC5/cyPm.c **** * \brief Provides an API for the power management.
   6:Generated_Source\PSoC5/cyPm.c **** *
   7:Generated_Source\PSoC5/cyPm.c **** * \note Documentation of the API's in this file is located in the
   8:Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
   9:Generated_Source\PSoC5/cyPm.c **** *
  10:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  11:Generated_Source\PSoC5/cyPm.c **** * \copyright
  12:Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2018, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  17:Generated_Source\PSoC5/cyPm.c **** 
  18:Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  19:Generated_Source\PSoC5/cyPm.c **** #include "cyapicallbacks.h"
  20:Generated_Source\PSoC5/cyPm.c **** 
  21:Generated_Source\PSoC5/cyPm.c **** 
  22:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:Generated_Source\PSoC5/cyPm.c **** 
  28:Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:Generated_Source\PSoC5/cyPm.c **** 
  30:Generated_Source\PSoC5/cyPm.c **** 
  31:Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32:Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:Generated_Source\PSoC5/cyPm.c **** 
  34:Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:Generated_Source\PSoC5/cyPm.c **** 
  37:Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:Generated_Source\PSoC5/cyPm.c **** 
  41:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:Generated_Source\PSoC5/cyPm.c **** 
  44:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:Generated_Source\PSoC5/cyPm.c **** 
  47:Generated_Source\PSoC5/cyPm.c **** 
  48:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
  51:Generated_Source\PSoC5/cyPm.c **** *
  52:Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  53:Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  54:Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  55:Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  56:Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  57:Generated_Source\PSoC5/cyPm.c **** *
  58:Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  59:Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  60:Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 3


  61:Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  62:Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  63:Generated_Source\PSoC5/cyPm.c **** *  speed.
  64:Generated_Source\PSoC5/cyPm.c **** *
  65:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  66:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  67:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  68:Generated_Source\PSoC5/cyPm.c **** *
  69:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
  70:Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  71:Generated_Source\PSoC5/cyPm.c **** *
  72:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  73:Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  74:Generated_Source\PSoC5/cyPm.c **** {
  47              		.loc 1 74 0
  48              		.cfi_startproc
  49              		@ args = 0, pretend = 0, frame = 0
  50              		@ frame_needed = 1, uses_anonymous_args = 0
  51 0000 80B5     		push	{r7, lr}
  52              		.cfi_def_cfa_offset 8
  53              		.cfi_offset 7, -8
  54              		.cfi_offset 14, -4
  55 0002 00AF     		add	r7, sp, #0
  56              		.cfi_def_cfa_register 7
  75:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  57              		.loc 1 76 0
  58 0004 924B     		ldr	r3, .L28
  59 0006 1B78     		ldrb	r3, [r3]
  60 0008 DBB2     		uxtb	r3, r3
  61 000a 03F00F03 		and	r3, r3, #15
  62 000e DAB2     		uxtb	r2, r3
  63 0010 904B     		ldr	r3, .L28+4
  64 0012 1A70     		strb	r2, [r3]
  77:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  65              		.loc 1 77 0
  66 0014 904B     		ldr	r3, .L28+8
  67 0016 1B78     		ldrb	r3, [r3]
  68 0018 DAB2     		uxtb	r2, r3
  69 001a 8E4B     		ldr	r3, .L28+4
  70 001c 5A70     		strb	r2, [r3, #1]
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  71              		.loc 1 78 0
  72 001e 8C4A     		ldr	r2, .L28
  73 0020 8B4B     		ldr	r3, .L28
  74 0022 1B78     		ldrb	r3, [r3]
  75 0024 DBB2     		uxtb	r3, r3
  76 0026 23F00F03 		bic	r3, r3, #15
  77 002a DBB2     		uxtb	r3, r3
  78 002c 1370     		strb	r3, [r2]
  79:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  79              		.loc 1 79 0
  80 002e 8A4B     		ldr	r3, .L28+8
  81 0030 1B78     		ldrb	r3, [r3]
  82 0032 894B     		ldr	r3, .L28+8
  83 0034 0022     		movs	r2, #0
  84 0036 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 4


  80:Generated_Source\PSoC5/cyPm.c **** 
  81:Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  82:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  85              		.loc 1 82 0
  86 0038 884B     		ldr	r3, .L28+12
  87 003a 1B78     		ldrb	r3, [r3]
  88 003c DBB2     		uxtb	r3, r3
  89 003e 23F03F03 		bic	r3, r3, #63
  90 0042 DAB2     		uxtb	r2, r3
  91 0044 834B     		ldr	r3, .L28+4
  92 0046 5A71     		strb	r2, [r3, #5]
  83:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  93              		.loc 1 83 0
  94 0048 3720     		movs	r0, #55
  95 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  84:Generated_Source\PSoC5/cyPm.c **** 
  85:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  96              		.loc 1 86 0
  97 004e 844B     		ldr	r3, .L28+16
  98 0050 1B78     		ldrb	r3, [r3]
  99 0052 DBB2     		uxtb	r3, r3
 100 0054 03F00703 		and	r3, r3, #7
 101 0058 DAB2     		uxtb	r2, r3
 102 005a 7E4B     		ldr	r3, .L28+4
 103 005c DA70     		strb	r2, [r3, #3]
  87:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 104              		.loc 1 87 0
 105 005e 804B     		ldr	r3, .L28+16
 106 0060 1B78     		ldrb	r3, [r3]
 107 0062 DBB2     		uxtb	r3, r3
 108 0064 03F04003 		and	r3, r3, #64
 109 0068 DAB2     		uxtb	r2, r3
 110 006a 7A4B     		ldr	r3, .L28+4
 111 006c 1A71     		strb	r2, [r3, #4]
  88:Generated_Source\PSoC5/cyPm.c **** 
  89:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  90:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 112              		.loc 1 90 0
 113 006e 7C4B     		ldr	r3, .L28+16
 114 0070 1B78     		ldrb	r3, [r3]
 115 0072 DBB2     		uxtb	r3, r3
 116 0074 03F01003 		and	r3, r3, #16
 117 0078 002B     		cmp	r3, #0
 118 007a 03D0     		beq	.L2
  91:Generated_Source\PSoC5/cyPm.c ****     {
  92:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
  93:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 119              		.loc 1 93 0
 120 007c 754B     		ldr	r3, .L28+4
 121 007e 0122     		movs	r2, #1
 122 0080 5A72     		strb	r2, [r3, #9]
 123 0082 02E0     		b	.L3
 124              	.L2:
  94:Generated_Source\PSoC5/cyPm.c ****     }
  95:Generated_Source\PSoC5/cyPm.c ****     else
  96:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 5


  97:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
  98:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 125              		.loc 1 98 0
 126 0084 734B     		ldr	r3, .L28+4
 127 0086 0022     		movs	r2, #0
 128 0088 5A72     		strb	r2, [r3, #9]
 129              	.L3:
  99:Generated_Source\PSoC5/cyPm.c ****     }
 100:Generated_Source\PSoC5/cyPm.c **** 
 101:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 102:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 130              		.loc 1 102 0
 131 008a 764B     		ldr	r3, .L28+20
 132 008c 1B78     		ldrb	r3, [r3]
 133 008e DBB2     		uxtb	r3, r3
 134 0090 03F00303 		and	r3, r3, #3
 135 0094 DAB2     		uxtb	r2, r3
 136 0096 6F4B     		ldr	r3, .L28+4
 137 0098 9A70     		strb	r2, [r3, #2]
 103:Generated_Source\PSoC5/cyPm.c **** 
 104:Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 105:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 138              		.loc 1 105 0
 139 009a 6E4B     		ldr	r3, .L28+4
 140 009c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 141 009e 012B     		cmp	r3, #1
 142 00a0 1CD1     		bne	.L4
 106:Generated_Source\PSoC5/cyPm.c ****     {
 107:Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 143              		.loc 1 107 0
 144 00a2 4FF04023 		mov	r3, #1073758208
 145 00a6 1B78     		ldrb	r3, [r3]
 146 00a8 DBB2     		uxtb	r3, r3
 147 00aa 03F00303 		and	r3, r3, #3
 148 00ae 012B     		cmp	r3, #1
 149 00b0 08D0     		beq	.L6
 150 00b2 012B     		cmp	r3, #1
 151 00b4 02D3     		bcc	.L7
 152 00b6 022B     		cmp	r3, #2
 153 00b8 08D0     		beq	.L8
 154 00ba 0BE0     		b	.L26
 155              	.L7:
 108:Generated_Source\PSoC5/cyPm.c ****         {
 109:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 110:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 156              		.loc 1 110 0
 157 00bc 0020     		movs	r0, #0
 158 00be FFF7FEFF 		bl	CyMasterClk_SetSource
 111:Generated_Source\PSoC5/cyPm.c ****             break;
 159              		.loc 1 111 0
 160 00c2 0BE0     		b	.L4
 161              	.L6:
 112:Generated_Source\PSoC5/cyPm.c **** 
 113:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 114:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 162              		.loc 1 114 0
 163 00c4 0220     		movs	r0, #2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 6


 164 00c6 FFF7FEFF 		bl	CyMasterClk_SetSource
 115:Generated_Source\PSoC5/cyPm.c ****             break;
 165              		.loc 1 115 0
 166 00ca 07E0     		b	.L4
 167              	.L8:
 116:Generated_Source\PSoC5/cyPm.c **** 
 117:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 118:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 168              		.loc 1 118 0
 169 00cc 0320     		movs	r0, #3
 170 00ce FFF7FEFF 		bl	CyMasterClk_SetSource
 119:Generated_Source\PSoC5/cyPm.c ****             break;
 171              		.loc 1 119 0
 172 00d2 03E0     		b	.L4
 173              	.L26:
 120:Generated_Source\PSoC5/cyPm.c **** 
 121:Generated_Source\PSoC5/cyPm.c ****         default:
 122:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 174              		.loc 1 122 0
 175 00d4 0020     		movs	r0, #0
 176 00d6 FFF7FEFF 		bl	CyHalt
 123:Generated_Source\PSoC5/cyPm.c ****             break;
 177              		.loc 1 123 0
 178 00da 00BF     		nop
 179              	.L4:
 124:Generated_Source\PSoC5/cyPm.c ****         }
 125:Generated_Source\PSoC5/cyPm.c ****     }
 126:Generated_Source\PSoC5/cyPm.c **** 
 127:Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 128:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 180              		.loc 1 128 0
 181 00dc 624B     		ldr	r3, .L28+24
 182 00de 1B78     		ldrb	r3, [r3]
 183 00e0 DBB2     		uxtb	r3, r3
 184 00e2 03F00103 		and	r3, r3, #1
 185 00e6 002B     		cmp	r3, #0
 186 00e8 05D0     		beq	.L9
 129:Generated_Source\PSoC5/cyPm.c ****     {
 130:Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 131:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 187              		.loc 1 131 0
 188 00ea 5A4B     		ldr	r3, .L28+4
 189 00ec 0122     		movs	r2, #1
 190 00ee 9A73     		strb	r2, [r3, #14]
 132:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 191              		.loc 1 132 0
 192 00f0 FFF7FEFF 		bl	CyPLL_OUT_Stop
 193 00f4 02E0     		b	.L10
 194              	.L9:
 133:Generated_Source\PSoC5/cyPm.c ****     }
 134:Generated_Source\PSoC5/cyPm.c ****     else
 135:Generated_Source\PSoC5/cyPm.c ****     {
 136:Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 137:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 195              		.loc 1 137 0
 196 00f6 574B     		ldr	r3, .L28+4
 197 00f8 0022     		movs	r2, #0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 7


 198 00fa 9A73     		strb	r2, [r3, #14]
 199              	.L10:
 138:Generated_Source\PSoC5/cyPm.c ****     }
 139:Generated_Source\PSoC5/cyPm.c **** 
 140:Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 141:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 200              		.loc 1 141 0
 201 00fc 0420     		movs	r0, #4
 202 00fe FFF7FEFF 		bl	CyIMO_SetFreq
 142:Generated_Source\PSoC5/cyPm.c **** 
 143:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 144:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 203              		.loc 1 144 0
 204 0102 5A4B     		ldr	r3, .L28+28
 205 0104 1B78     		ldrb	r3, [r3]
 206 0106 DBB2     		uxtb	r3, r3
 207 0108 03F01003 		and	r3, r3, #16
 208 010c DBB2     		uxtb	r3, r3
 209 010e 002B     		cmp	r3, #0
 210 0110 03D0     		beq	.L11
 145:Generated_Source\PSoC5/cyPm.c ****     {
 146:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 147:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 211              		.loc 1 147 0
 212 0112 504B     		ldr	r3, .L28+4
 213 0114 0122     		movs	r2, #1
 214 0116 9A71     		strb	r2, [r3, #6]
 215 0118 08E0     		b	.L12
 216              	.L11:
 148:Generated_Source\PSoC5/cyPm.c ****     }
 149:Generated_Source\PSoC5/cyPm.c ****     else
 150:Generated_Source\PSoC5/cyPm.c ****     {
 151:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 152:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 217              		.loc 1 152 0
 218 011a 4E4B     		ldr	r3, .L28+4
 219 011c 0022     		movs	r2, #0
 220 011e 9A71     		strb	r2, [r3, #6]
 153:Generated_Source\PSoC5/cyPm.c **** 
 154:Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 155:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 221              		.loc 1 155 0
 222 0120 0020     		movs	r0, #0
 223 0122 FFF7FEFF 		bl	CyIMO_Start
 156:Generated_Source\PSoC5/cyPm.c **** 
 157:Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 158:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 224              		.loc 1 158 0
 225 0126 0620     		movs	r0, #6
 226 0128 FFF7FEFF 		bl	CyDelayUs
 227              	.L12:
 159:Generated_Source\PSoC5/cyPm.c ****     }
 160:Generated_Source\PSoC5/cyPm.c **** 
 161:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 162:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 228              		.loc 1 162 0
 229 012c 4C4B     		ldr	r3, .L28+16
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 8


 230 012e 1B78     		ldrb	r3, [r3]
 231 0130 DBB2     		uxtb	r3, r3
 232 0132 03F02003 		and	r3, r3, #32
 233 0136 002B     		cmp	r3, #0
 234 0138 10D0     		beq	.L13
 163:Generated_Source\PSoC5/cyPm.c ****     {
 164:Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 165:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 166:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 235              		.loc 1 166 0
 236 013a 4FF04023 		mov	r3, #1073758208
 237 013e 1B78     		ldrb	r3, [r3]
 238 0140 DBB2     		uxtb	r3, r3
 239 0142 03F04003 		and	r3, r3, #64
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 240              		.loc 1 165 0
 241 0146 002B     		cmp	r3, #0
 242 0148 01D1     		bne	.L14
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 243              		.loc 1 165 0 is_stmt 0 discriminator 1
 244 014a 0222     		movs	r2, #2
 245 014c 00E0     		b	.L15
 246              	.L14:
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 247              		.loc 1 165 0 discriminator 2
 248 014e 0122     		movs	r2, #1
 249              	.L15:
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 250              		.loc 1 165 0 discriminator 4
 251 0150 404B     		ldr	r3, .L28+4
 252 0152 DA71     		strb	r2, [r3, #7]
 167:Generated_Source\PSoC5/cyPm.c **** 
 168:Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 169:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 253              		.loc 1 169 0 is_stmt 1 discriminator 4
 254 0154 0020     		movs	r0, #0
 255 0156 FFF7FEFF 		bl	CyIMO_SetSource
 256 015a 02E0     		b	.L16
 257              	.L13:
 170:Generated_Source\PSoC5/cyPm.c ****     }
 171:Generated_Source\PSoC5/cyPm.c ****     else
 172:Generated_Source\PSoC5/cyPm.c ****     {
 173:Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 174:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 258              		.loc 1 174 0
 259 015c 3D4B     		ldr	r3, .L28+4
 260 015e 0022     		movs	r2, #0
 261 0160 DA71     		strb	r2, [r3, #7]
 262              	.L16:
 175:Generated_Source\PSoC5/cyPm.c ****     }
 176:Generated_Source\PSoC5/cyPm.c **** 
 177:Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 178:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 263              		.loc 1 178 0
 264 0162 4FF04023 		mov	r3, #1073758208
 265 0166 1B78     		ldrb	r3, [r3]
 266 0168 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 9


 267 016a 03F03003 		and	r3, r3, #48
 268 016e DAB2     		uxtb	r2, r3
 269 0170 384B     		ldr	r3, .L28+4
 270 0172 1A72     		strb	r2, [r3, #8]
 179:Generated_Source\PSoC5/cyPm.c **** 
 180:Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 181:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 271              		.loc 1 181 0
 272 0174 374B     		ldr	r3, .L28+4
 273 0176 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 274 0178 002B     		cmp	r3, #0
 275 017a 09D0     		beq	.L17
 182:Generated_Source\PSoC5/cyPm.c ****     {
 183:Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 184:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 276              		.loc 1 184 0
 277 017c 4FF04022 		mov	r2, #1073758208
 278 0180 4FF04023 		mov	r3, #1073758208
 279 0184 1B78     		ldrb	r3, [r3]
 280 0186 DBB2     		uxtb	r3, r3
 281 0188 23F03003 		bic	r3, r3, #48
 282 018c DBB2     		uxtb	r3, r3
 283 018e 1370     		strb	r3, [r2]
 284              	.L17:
 185:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 186:Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 187:Generated_Source\PSoC5/cyPm.c **** 
 188:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 189:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 285              		.loc 1 189 0
 286 0190 334B     		ldr	r3, .L28+16
 287 0192 1B78     		ldrb	r3, [r3]
 288 0194 DBB2     		uxtb	r3, r3
 289 0196 03F01003 		and	r3, r3, #16
 290 019a 002B     		cmp	r3, #0
 291 019c 01D0     		beq	.L18
 190:Generated_Source\PSoC5/cyPm.c ****     {
 191:Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 292              		.loc 1 191 0
 293 019e FFF7FEFF 		bl	CyIMO_DisableDoubler
 294              	.L18:
 192:Generated_Source\PSoC5/cyPm.c ****     }
 193:Generated_Source\PSoC5/cyPm.c **** 
 194:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 195:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 295              		.loc 1 195 0
 296 01a2 334B     		ldr	r3, .L28+32
 297 01a4 1B78     		ldrb	r3, [r3]
 298 01a6 DAB2     		uxtb	r2, r3
 299 01a8 2A4B     		ldr	r3, .L28+4
 300 01aa 9A72     		strb	r2, [r3, #10]
 196:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 301              		.loc 1 196 0
 302 01ac 294B     		ldr	r3, .L28+4
 303 01ae 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 304 01b0 002B     		cmp	r3, #0
 305 01b2 02D0     		beq	.L19
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 10


 197:Generated_Source\PSoC5/cyPm.c ****     {
 198:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 306              		.loc 1 198 0
 307 01b4 0020     		movs	r0, #0
 308 01b6 FFF7FEFF 		bl	CyMasterClk_SetDivider
 309              	.L19:
 199:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 200:Generated_Source\PSoC5/cyPm.c **** 
 201:Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 202:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 310              		.loc 1 202 0
 311 01ba 264B     		ldr	r3, .L28+4
 312 01bc 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 313 01be 002B     		cmp	r3, #0
 314 01c0 02D0     		beq	.L20
 203:Generated_Source\PSoC5/cyPm.c ****     {
 204:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 315              		.loc 1 204 0
 316 01c2 0020     		movs	r0, #0
 317 01c4 FFF7FEFF 		bl	CyMasterClk_SetSource
 318              	.L20:
 205:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 206:Generated_Source\PSoC5/cyPm.c **** 
 207:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 319              		.loc 1 208 0
 320 01c8 2A4B     		ldr	r3, .L28+36
 321 01ca 1B78     		ldrb	r3, [r3]
 322 01cc DBB2     		uxtb	r3, r3
 323 01ce 9BB2     		uxth	r3, r3
 324 01d0 1B02     		lsls	r3, r3, #8
 325 01d2 9AB2     		uxth	r2, r3
 326 01d4 1F4B     		ldr	r3, .L28+4
 327 01d6 9A81     		strh	r2, [r3, #12]	@ movhi
 209:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 328              		.loc 1 209 0
 329 01d8 274B     		ldr	r3, .L28+40
 330 01da 1B78     		ldrb	r3, [r3]
 331 01dc D9B2     		uxtb	r1, r3
 332 01de 1D4B     		ldr	r3, .L28+4
 333 01e0 9A89     		ldrh	r2, [r3, #12]
 334 01e2 8BB2     		uxth	r3, r1
 335 01e4 1343     		orrs	r3, r3, r2
 336 01e6 9AB2     		uxth	r2, r3
 337 01e8 1A4B     		ldr	r3, .L28+4
 338 01ea 9A81     		strh	r2, [r3, #12]	@ movhi
 210:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 339              		.loc 1 210 0
 340 01ec 194B     		ldr	r3, .L28+4
 341 01ee 9B89     		ldrh	r3, [r3, #12]
 342 01f0 002B     		cmp	r3, #0
 343 01f2 02D0     		beq	.L21
 211:Generated_Source\PSoC5/cyPm.c ****     {
 212:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 344              		.loc 1 212 0
 345 01f4 0020     		movs	r0, #0
 346 01f6 FFF7FEFF 		bl	CyBusClk_SetDivider
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 11


 347              	.L21:
 213:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 214:Generated_Source\PSoC5/cyPm.c **** 
 215:Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 216:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 348              		.loc 1 216 0
 349 01fa 194B     		ldr	r3, .L28+16
 350 01fc 1B78     		ldrb	r3, [r3]
 351 01fe DBB2     		uxtb	r3, r3
 352 0200 03F00703 		and	r3, r3, #7
 353 0204 1D4A     		ldr	r2, .L28+44
 354 0206 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 355 0208 1846     		mov	r0, r3
 356 020a FFF7FEFF 		bl	CyFlash_SetWaitCycles
 217:Generated_Source\PSoC5/cyPm.c **** 
 218:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 219:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 357              		.loc 1 219 0
 358 020e 1C4B     		ldr	r3, .L28+48
 359 0210 1B78     		ldrb	r3, [r3]
 360 0212 DBB2     		uxtb	r3, r3
 361 0214 03F00103 		and	r3, r3, #1
 362 0218 002B     		cmp	r3, #0
 363 021a 05D0     		beq	.L22
 220:Generated_Source\PSoC5/cyPm.c ****     {
 221:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 222:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 364              		.loc 1 222 0
 365 021c 0D4B     		ldr	r3, .L28+4
 366 021e 0122     		movs	r2, #1
 367 0220 DA73     		strb	r2, [r3, #15]
 223:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 368              		.loc 1 223 0
 369 0222 FFF7FEFF 		bl	CyXTAL_Stop
 370 0226 02E0     		b	.L23
 371              	.L22:
 224:Generated_Source\PSoC5/cyPm.c ****     }
 225:Generated_Source\PSoC5/cyPm.c ****     else
 226:Generated_Source\PSoC5/cyPm.c ****     {
 227:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 228:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 372              		.loc 1 228 0
 373 0228 0A4B     		ldr	r3, .L28+4
 374 022a 0022     		movs	r2, #0
 375 022c DA73     		strb	r2, [r3, #15]
 376              	.L23:
 229:Generated_Source\PSoC5/cyPm.c ****     }
 230:Generated_Source\PSoC5/cyPm.c **** 
 231:Generated_Source\PSoC5/cyPm.c **** 
 232:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 233:Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 234:Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 235:Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 236:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 237:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 377              		.loc 1 237 0
 378 022e 154B     		ldr	r3, .L28+52
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 12


 379 0230 1B78     		ldrb	r3, [r3]
 380 0232 DBB2     		uxtb	r3, r3
 381 0234 03F00403 		and	r3, r3, #4
 382 0238 002B     		cmp	r3, #0
 383 023a 03D0     		beq	.L24
 238:Generated_Source\PSoC5/cyPm.c ****     {
 239:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 384              		.loc 1 239 0
 385 023c 054B     		ldr	r3, .L28+4
 386 023e 0122     		movs	r2, #1
 387 0240 1A74     		strb	r2, [r3, #16]
 240:Generated_Source\PSoC5/cyPm.c ****     }
 241:Generated_Source\PSoC5/cyPm.c ****     else
 242:Generated_Source\PSoC5/cyPm.c ****     {
 243:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 244:Generated_Source\PSoC5/cyPm.c ****     }
 245:Generated_Source\PSoC5/cyPm.c **** }
 388              		.loc 1 245 0
 389 0242 02E0     		b	.L27
 390              	.L24:
 243:Generated_Source\PSoC5/cyPm.c ****     }
 391              		.loc 1 243 0
 392 0244 034B     		ldr	r3, .L28+4
 393 0246 0022     		movs	r2, #0
 394 0248 1A74     		strb	r2, [r3, #16]
 395              	.L27:
 396              		.loc 1 245 0
 397 024a 00BF     		nop
 398 024c 80BD     		pop	{r7, pc}
 399              	.L29:
 400 024e 00BF     		.align	2
 401              	.L28:
 402 0250 A1430040 		.word	1073759137
 403 0254 30000000 		.word	cyPmClockBackup
 404 0258 A2430040 		.word	1073759138
 405 025c 00480040 		.word	1073760256
 406 0260 00420040 		.word	1073758720
 407 0264 05400040 		.word	1073758213
 408 0268 20420040 		.word	1073758752
 409 026c A0430040 		.word	1073759136
 410 0270 04400040 		.word	1073758212
 411 0274 07400040 		.word	1073758215
 412 0278 06400040 		.word	1073758214
 413 027c 00000000 		.word	cyPmImoFreqReg2Mhz
 414 0280 10420040 		.word	1073758736
 415 0284 0B400040 		.word	1073758219
 416              		.cfi_endproc
 417              	.LFE0:
 418              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 419              		.section	.rodata
 420 0007 00       		.align	2
 421              	.LC0:
 422 0008 02       		.byte	2
 423 0009 01       		.byte	1
 424 000a 03       		.byte	3
 425 000b 00       		.byte	0
 426 000c 04       		.byte	4
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 13


 427 000d 05       		.byte	5
 428 000e 06       		.byte	6
 429              		.section	.text.CyPmRestoreClocks,"ax",%progbits
 430              		.align	2
 431              		.global	CyPmRestoreClocks
 432              		.thumb
 433              		.thumb_func
 434              		.type	CyPmRestoreClocks, %function
 435              	CyPmRestoreClocks:
 436              	.LFB1:
 246:Generated_Source\PSoC5/cyPm.c **** 
 247:Generated_Source\PSoC5/cyPm.c **** 
 248:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 249:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 250:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 251:Generated_Source\PSoC5/cyPm.c **** *
 252:Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 253:Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 254:Generated_Source\PSoC5/cyPm.c **** *
 255:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 256:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 257:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 258:Generated_Source\PSoC5/cyPm.c **** *
 259:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 260:Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 261:Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 262:Generated_Source\PSoC5/cyPm.c **** *
 263:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 264:Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 265:Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 266:Generated_Source\PSoC5/cyPm.c **** *
 267:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 268:Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 269:Generated_Source\PSoC5/cyPm.c **** {
 437              		.loc 1 269 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 24
 440              		@ frame_needed = 1, uses_anonymous_args = 0
 441 0000 80B5     		push	{r7, lr}
 442              		.cfi_def_cfa_offset 8
 443              		.cfi_offset 7, -8
 444              		.cfi_offset 14, -4
 445 0002 86B0     		sub	sp, sp, #24
 446              		.cfi_def_cfa_offset 32
 447 0004 00AF     		add	r7, sp, #0
 448              		.cfi_def_cfa_register 7
 270:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 449              		.loc 1 270 0
 450 0006 1023     		movs	r3, #16
 451 0008 3B61     		str	r3, [r7, #16]
 271:Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 272:Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 273:Generated_Source\PSoC5/cyPm.c **** 
 274:Generated_Source\PSoC5/cyPm.c **** 
 275:Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 276:Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 452              		.loc 1 276 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 14


 453 000a AB4A     		ldr	r2, .L56
 454 000c 3B1D     		adds	r3, r7, #4
 455 000e 1068     		ldr	r0, [r2]	@ unaligned
 456 0010 1860     		str	r0, [r3]	@ unaligned
 457 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 458 0014 9279     		ldrb	r2, [r2, #6]
 459 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 460 0018 9A71     		strb	r2, [r3, #6]
 277:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 278:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 279:Generated_Source\PSoC5/cyPm.c **** 
 280:Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 281:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 461              		.loc 1 281 0
 462 001a A84B     		ldr	r3, .L56+4
 463 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 464 001e 012B     		cmp	r3, #1
 465 0020 17D1     		bne	.L31
 282:Generated_Source\PSoC5/cyPm.c ****     {
 283:Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 284:Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 285:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 466              		.loc 1 285 0
 467 0022 A74B     		ldr	r3, .L56+8
 468 0024 1B78     		ldrb	r3, [r3]
 469 0026 DBB2     		uxtb	r3, r3
 470 0028 03F00703 		and	r3, r3, #7
 471 002c A54A     		ldr	r2, .L56+12
 472 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 284:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 473              		.loc 1 284 0
 474 0030 1A46     		mov	r2, r3
 475 0032 1346     		mov	r3, r2
 476 0034 9B00     		lsls	r3, r3, #2
 477 0036 1344     		add	r3, r3, r2
 478 0038 1A01     		lsls	r2, r3, #4
 479 003a D31A     		subs	r3, r2, r3
 480 003c 1846     		mov	r0, r3
 481 003e FFF7FEFF 		bl	CyDelayCycles
 286:Generated_Source\PSoC5/cyPm.c **** 
 287:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 482              		.loc 1 287 0
 483 0042 A14A     		ldr	r2, .L56+16
 484 0044 A04B     		ldr	r3, .L56+16
 485 0046 1B78     		ldrb	r3, [r3]
 486 0048 DBB2     		uxtb	r3, r3
 487 004a 43F00403 		orr	r3, r3, #4
 488 004e DBB2     		uxtb	r3, r3
 489 0050 1370     		strb	r3, [r2]
 490              	.L31:
 288:Generated_Source\PSoC5/cyPm.c ****     }
 289:Generated_Source\PSoC5/cyPm.c **** 
 290:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 291:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 491              		.loc 1 291 0
 492 0052 9A4B     		ldr	r3, .L56+4
 493 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 15


 494 0056 012B     		cmp	r3, #1
 495 0058 24D1     		bne	.L32
 292:Generated_Source\PSoC5/cyPm.c ****     {
 293:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 294:Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 295:Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 296:Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 297:Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 298:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 299:Generated_Source\PSoC5/cyPm.c **** 
 300:Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 301:Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 496              		.loc 1 301 0
 497 005a 0020     		movs	r0, #0
 498 005c FFF7FEFF 		bl	CyXTAL_Start
 302:Generated_Source\PSoC5/cyPm.c **** 
 303:Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 304:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 499              		.loc 1 304 0
 500 0060 9A4B     		ldr	r3, .L56+20
 501 0062 1B78     		ldrb	r3, [r3]
 305:Generated_Source\PSoC5/cyPm.c **** 
 306:Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 307:Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 502              		.loc 1 307 0
 503 0064 0523     		movs	r3, #5
 504 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 505 0068 19E0     		b	.L33
 506              	.L36:
 308:Generated_Source\PSoC5/cyPm.c ****         {
 309:Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 310:Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 507              		.loc 1 310 0
 508 006a 954B     		ldr	r3, .L56+8
 509 006c 1B78     		ldrb	r3, [r3]
 510 006e DBB2     		uxtb	r3, r3
 511 0070 03F00703 		and	r3, r3, #7
 512 0074 934A     		ldr	r2, .L56+12
 513 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 514 0078 1A46     		mov	r2, r3
 515 007a C823     		movs	r3, #200
 516 007c 03FB02F3 		mul	r3, r3, r2
 517 0080 1846     		mov	r0, r3
 518 0082 FFF7FEFF 		bl	CyDelayCycles
 311:Generated_Source\PSoC5/cyPm.c **** 
 312:Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 313:Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 519              		.loc 1 313 0
 520 0086 914B     		ldr	r3, .L56+20
 521 0088 1B78     		ldrb	r3, [r3]
 522 008a DBB2     		uxtb	r3, r3
 523 008c 5BB2     		sxtb	r3, r3
 524 008e 002B     		cmp	r3, #0
 525 0090 02DB     		blt	.L34
 314:Generated_Source\PSoC5/cyPm.c ****             {
 315:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 526              		.loc 1 315 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 16


 527 0092 0023     		movs	r3, #0
 528 0094 3B61     		str	r3, [r7, #16]
 316:Generated_Source\PSoC5/cyPm.c ****                 break;
 529              		.loc 1 316 0
 530 0096 05E0     		b	.L32
 531              	.L34:
 307:Generated_Source\PSoC5/cyPm.c ****         {
 532              		.loc 1 307 0 discriminator 2
 533 0098 FB8A     		ldrh	r3, [r7, #22]
 534 009a 013B     		subs	r3, r3, #1
 535 009c FB82     		strh	r3, [r7, #22]	@ movhi
 536              	.L33:
 307:Generated_Source\PSoC5/cyPm.c ****         {
 537              		.loc 1 307 0 is_stmt 0 discriminator 1
 538 009e FB8A     		ldrh	r3, [r7, #22]
 539 00a0 002B     		cmp	r3, #0
 540 00a2 E2D1     		bne	.L36
 541              	.L32:
 317:Generated_Source\PSoC5/cyPm.c ****             }
 318:Generated_Source\PSoC5/cyPm.c ****         }
 319:Generated_Source\PSoC5/cyPm.c **** 
 320:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 321:Generated_Source\PSoC5/cyPm.c ****         {
 322:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 323:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 324:Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 325:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 326:Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 327:Generated_Source\PSoC5/cyPm.c **** 
 328:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 329:Generated_Source\PSoC5/cyPm.c **** 
 330:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 331:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 332:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 333:Generated_Source\PSoC5/cyPm.c ****         }
 334:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 335:Generated_Source\PSoC5/cyPm.c **** 
 336:Generated_Source\PSoC5/cyPm.c **** 
 337:Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 338:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 542              		.loc 1 338 0 is_stmt 1
 543 00a4 3720     		movs	r0, #55
 544 00a6 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 339:Generated_Source\PSoC5/cyPm.c **** 
 340:Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 341:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 545              		.loc 1 341 0
 546 00aa 844B     		ldr	r3, .L56+4
 547 00ac 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 548 00ae 022B     		cmp	r3, #2
 549 00b0 03D0     		beq	.L37
 342:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 550              		.loc 1 342 0 discriminator 1
 551 00b2 824B     		ldr	r3, .L56+4
 552 00b4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 341:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 553              		.loc 1 341 0 discriminator 1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 17


 554 00b6 032B     		cmp	r3, #3
 555 00b8 10D1     		bne	.L38
 556              	.L37:
 343:Generated_Source\PSoC5/cyPm.c ****     {
 344:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 345:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 557              		.loc 1 345 0
 558 00ba 854B     		ldr	r3, .L56+24
 559 00bc 1B78     		ldrb	r3, [r3]
 560 00be DAB2     		uxtb	r2, r3
 561 00c0 7E4B     		ldr	r3, .L56+4
 562 00c2 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 563 00c4 9A42     		cmp	r2, r3
 564 00c6 04D0     		beq	.L39
 346:Generated_Source\PSoC5/cyPm.c ****         {
 347:Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 348:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 565              		.loc 1 348 0
 566 00c8 7C4B     		ldr	r3, .L56+4
 567 00ca 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 568 00cc 1846     		mov	r0, r3
 569 00ce FFF7FEFF 		bl	CyMasterClk_SetDivider
 570              	.L39:
 349:Generated_Source\PSoC5/cyPm.c ****         }
 350:Generated_Source\PSoC5/cyPm.c **** 
 351:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 352:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 571              		.loc 1 352 0
 572 00d2 7A4B     		ldr	r3, .L56+4
 573 00d4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 574 00d6 1846     		mov	r0, r3
 575 00d8 FFF7FEFF 		bl	CyMasterClk_SetSource
 576              	.L38:
 353:Generated_Source\PSoC5/cyPm.c ****     }
 354:Generated_Source\PSoC5/cyPm.c **** 
 355:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 356:Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 577              		.loc 1 356 0
 578 00dc 774B     		ldr	r3, .L56+4
 579 00de 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 580 00e0 03F04003 		and	r3, r3, #64
 581 00e4 002B     		cmp	r3, #0
 582 00e6 0CD0     		beq	.L40
 357:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 583              		.loc 1 357 0 discriminator 1
 584 00e8 744B     		ldr	r3, .L56+4
 585 00ea DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 586 00ec 07F11802 		add	r2, r7, #24
 587 00f0 1344     		add	r3, r3, r2
 588 00f2 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 589              		.loc 1 356 0 discriminator 1
 590 00f6 032B     		cmp	r3, #3
 591 00f8 03D1     		bne	.L40
 358:Generated_Source\PSoC5/cyPm.c ****     {
 359:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 360:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 18


 592              		.loc 1 360 0
 593 00fa 0820     		movs	r0, #8
 594 00fc FFF7FEFF 		bl	CyIMO_SetFreq
 595 0100 20E0     		b	.L41
 596              	.L40:
 361:Generated_Source\PSoC5/cyPm.c ****     }
 362:Generated_Source\PSoC5/cyPm.c ****     else
 363:Generated_Source\PSoC5/cyPm.c ****     {
 364:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 365:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 597              		.loc 1 365 0
 598 0102 6E4B     		ldr	r3, .L56+4
 599 0104 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 600 0106 07F11802 		add	r2, r7, #24
 601 010a 1344     		add	r3, r3, r2
 602 010c 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 603 0110 1846     		mov	r0, r3
 604 0112 FFF7FEFF 		bl	CyIMO_SetFreq
 366:Generated_Source\PSoC5/cyPm.c **** 
 367:Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 605              		.loc 1 367 0
 606 0116 694B     		ldr	r3, .L56+4
 607 0118 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 608 011a 03F04003 		and	r3, r3, #64
 609 011e 002B     		cmp	r3, #0
 610 0120 08D0     		beq	.L42
 368:Generated_Source\PSoC5/cyPm.c ****         {
 369:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 611              		.loc 1 369 0
 612 0122 674A     		ldr	r2, .L56+8
 613 0124 664B     		ldr	r3, .L56+8
 614 0126 1B78     		ldrb	r3, [r3]
 615 0128 DBB2     		uxtb	r3, r3
 616 012a 43F04003 		orr	r3, r3, #64
 617 012e DBB2     		uxtb	r3, r3
 618 0130 1370     		strb	r3, [r2]
 619 0132 07E0     		b	.L41
 620              	.L42:
 370:Generated_Source\PSoC5/cyPm.c ****         }
 371:Generated_Source\PSoC5/cyPm.c ****         else
 372:Generated_Source\PSoC5/cyPm.c ****         {
 373:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 621              		.loc 1 373 0
 622 0134 624A     		ldr	r2, .L56+8
 623 0136 624B     		ldr	r3, .L56+8
 624 0138 1B78     		ldrb	r3, [r3]
 625 013a DBB2     		uxtb	r3, r3
 626 013c 23F04003 		bic	r3, r3, #64
 627 0140 DBB2     		uxtb	r3, r3
 628 0142 1370     		strb	r3, [r2]
 629              	.L41:
 374:Generated_Source\PSoC5/cyPm.c ****         }
 375:Generated_Source\PSoC5/cyPm.c ****     }
 376:Generated_Source\PSoC5/cyPm.c **** 
 377:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 378:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 630              		.loc 1 378 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 19


 631 0144 5D4B     		ldr	r3, .L56+4
 632 0146 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 633 0148 012B     		cmp	r3, #1
 634 014a 0AD1     		bne	.L43
 379:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 635              		.loc 1 379 0 discriminator 1
 636 014c 614B     		ldr	r3, .L56+28
 637 014e 1B78     		ldrb	r3, [r3]
 638 0150 DBB2     		uxtb	r3, r3
 639 0152 03F01003 		and	r3, r3, #16
 640 0156 DBB2     		uxtb	r3, r3
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 641              		.loc 1 378 0 discriminator 1
 642 0158 002B     		cmp	r3, #0
 643 015a 02D1     		bne	.L43
 380:Generated_Source\PSoC5/cyPm.c ****     {
 381:Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 382:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 644              		.loc 1 382 0
 645 015c 0020     		movs	r0, #0
 646 015e FFF7FEFF 		bl	CyIMO_Start
 647              	.L43:
 383:Generated_Source\PSoC5/cyPm.c ****     }
 384:Generated_Source\PSoC5/cyPm.c **** 
 385:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 386:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 648              		.loc 1 386 0
 649 0162 564B     		ldr	r3, .L56+4
 650 0164 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 651 0166 1846     		mov	r0, r3
 652 0168 FFF7FEFF 		bl	CyIMO_SetSource
 387:Generated_Source\PSoC5/cyPm.c **** 
 388:Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 389:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 653              		.loc 1 389 0
 654 016c 534B     		ldr	r3, .L56+4
 655 016e 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 656 0170 012B     		cmp	r3, #1
 657 0172 01D1     		bne	.L44
 390:Generated_Source\PSoC5/cyPm.c ****     {
 391:Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 658              		.loc 1 391 0
 659 0174 FFF7FEFF 		bl	CyIMO_EnableDoubler
 660              	.L44:
 392:Generated_Source\PSoC5/cyPm.c ****     }
 393:Generated_Source\PSoC5/cyPm.c **** 
 394:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 395:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 661              		.loc 1 395 0
 662 0178 504B     		ldr	r3, .L56+4
 663 017a 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 664 017c 1A46     		mov	r2, r3
 665 017e 4FF04023 		mov	r3, #1073758208
 666 0182 1B78     		ldrb	r3, [r3]
 667 0184 DBB2     		uxtb	r3, r3
 668 0186 03F03003 		and	r3, r3, #48
 669 018a 9A42     		cmp	r2, r3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 20


 670 018c 10D0     		beq	.L45
 396:Generated_Source\PSoC5/cyPm.c ****     {
 397:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 671              		.loc 1 397 0
 672 018e 4FF04021 		mov	r1, #1073758208
 673 0192 4FF04023 		mov	r3, #1073758208
 674 0196 1B78     		ldrb	r3, [r3]
 675 0198 DBB2     		uxtb	r3, r3
 676 019a 5BB2     		sxtb	r3, r3
 677 019c 23F03003 		bic	r3, r3, #48
 678 01a0 5AB2     		sxtb	r2, r3
 398:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 679              		.loc 1 398 0
 680 01a2 464B     		ldr	r3, .L56+4
 681 01a4 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 397:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 682              		.loc 1 397 0
 683 01a6 5BB2     		sxtb	r3, r3
 684 01a8 1343     		orrs	r3, r3, r2
 685 01aa 5BB2     		sxtb	r3, r3
 686 01ac DBB2     		uxtb	r3, r3
 687 01ae 0B70     		strb	r3, [r1]
 688              	.L45:
 399:Generated_Source\PSoC5/cyPm.c ****     }
 400:Generated_Source\PSoC5/cyPm.c **** 
 401:Generated_Source\PSoC5/cyPm.c **** 
 402:Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 403:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 689              		.loc 1 403 0
 690 01b0 424B     		ldr	r3, .L56+4
 691 01b2 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 692 01b4 012B     		cmp	r3, #1
 693 01b6 26D1     		bne	.L46
 404:Generated_Source\PSoC5/cyPm.c ****     {
 405:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 406:Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 407:Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 408:Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 409:Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 410:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 411:Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 694              		.loc 1 411 0
 695 01b8 1023     		movs	r3, #16
 696 01ba 3B61     		str	r3, [r7, #16]
 412:Generated_Source\PSoC5/cyPm.c **** 
 413:Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 414:Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 697              		.loc 1 414 0
 698 01bc 0020     		movs	r0, #0
 699 01be FFF7FEFF 		bl	CyPLL_OUT_Start
 415:Generated_Source\PSoC5/cyPm.c **** 
 416:Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 417:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 700              		.loc 1 417 0
 701 01c2 5020     		movs	r0, #80
 702 01c4 FFF7FEFF 		bl	CyDelayUs
 418:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 21


 703              		.loc 1 418 0
 704 01c8 434B     		ldr	r3, .L56+32
 705 01ca 1B78     		ldrb	r3, [r3]
 419:Generated_Source\PSoC5/cyPm.c **** 
 420:Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 421:Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 706              		.loc 1 421 0
 707 01cc AB23     		movs	r3, #171
 708 01ce FB82     		strh	r3, [r7, #22]	@ movhi
 709 01d0 16E0     		b	.L47
 710              	.L50:
 422:Generated_Source\PSoC5/cyPm.c ****         {
 423:Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 711              		.loc 1 423 0
 712 01d2 0120     		movs	r0, #1
 713 01d4 FFF7FEFF 		bl	CyDelayUs
 424:Generated_Source\PSoC5/cyPm.c **** 
 425:Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 426:Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 714              		.loc 1 426 0
 715 01d8 3F4B     		ldr	r3, .L56+32
 716 01da 1B78     		ldrb	r3, [r3]
 717 01dc DBB2     		uxtb	r3, r3
 718 01de 03F00103 		and	r3, r3, #1
 719 01e2 002B     		cmp	r3, #0
 720 01e4 09D0     		beq	.L48
 427:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 721              		.loc 1 427 0 discriminator 1
 722 01e6 3C4B     		ldr	r3, .L56+32
 723 01e8 1B78     		ldrb	r3, [r3]
 724 01ea DBB2     		uxtb	r3, r3
 725 01ec 03F00103 		and	r3, r3, #1
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 726              		.loc 1 426 0 discriminator 1
 727 01f0 002B     		cmp	r3, #0
 728 01f2 02D0     		beq	.L48
 428:Generated_Source\PSoC5/cyPm.c ****             {
 429:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 729              		.loc 1 429 0
 730 01f4 0023     		movs	r3, #0
 731 01f6 3B61     		str	r3, [r7, #16]
 430:Generated_Source\PSoC5/cyPm.c ****                 break;
 732              		.loc 1 430 0
 733 01f8 05E0     		b	.L46
 734              	.L48:
 421:Generated_Source\PSoC5/cyPm.c ****         {
 735              		.loc 1 421 0 discriminator 2
 736 01fa FB8A     		ldrh	r3, [r7, #22]
 737 01fc 013B     		subs	r3, r3, #1
 738 01fe FB82     		strh	r3, [r7, #22]	@ movhi
 739              	.L47:
 421:Generated_Source\PSoC5/cyPm.c ****         {
 740              		.loc 1 421 0 is_stmt 0 discriminator 1
 741 0200 FB8A     		ldrh	r3, [r7, #22]
 742 0202 002B     		cmp	r3, #0
 743 0204 E5D1     		bne	.L50
 744              	.L46:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 22


 431:Generated_Source\PSoC5/cyPm.c ****             }
 432:Generated_Source\PSoC5/cyPm.c ****         }
 433:Generated_Source\PSoC5/cyPm.c **** 
 434:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 435:Generated_Source\PSoC5/cyPm.c ****         {
 436:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 437:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 438:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 439:Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 440:Generated_Source\PSoC5/cyPm.c **** 
 441:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 442:Generated_Source\PSoC5/cyPm.c **** 
 443:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 444:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 445:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 446:Generated_Source\PSoC5/cyPm.c ****         }
 447:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 448:Generated_Source\PSoC5/cyPm.c **** 
 449:Generated_Source\PSoC5/cyPm.c **** 
 450:Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 451:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 745              		.loc 1 451 0 is_stmt 1
 746 0206 2D4B     		ldr	r3, .L56+4
 747 0208 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 748 020a 002B     		cmp	r3, #0
 749 020c 03D0     		beq	.L51
 452:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 750              		.loc 1 452 0 discriminator 1
 751 020e 2B4B     		ldr	r3, .L56+4
 752 0210 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 451:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 753              		.loc 1 451 0 discriminator 1
 754 0212 012B     		cmp	r3, #1
 755 0214 10D1     		bne	.L52
 756              	.L51:
 453:Generated_Source\PSoC5/cyPm.c ****     {
 454:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 455:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 757              		.loc 1 455 0
 758 0216 2E4B     		ldr	r3, .L56+24
 759 0218 1B78     		ldrb	r3, [r3]
 760 021a DAB2     		uxtb	r2, r3
 761 021c 274B     		ldr	r3, .L56+4
 762 021e 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 763 0220 9A42     		cmp	r2, r3
 764 0222 04D0     		beq	.L53
 456:Generated_Source\PSoC5/cyPm.c ****         {
 457:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 765              		.loc 1 457 0
 766 0224 254B     		ldr	r3, .L56+4
 767 0226 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 768 0228 1846     		mov	r0, r3
 769 022a FFF7FEFF 		bl	CyMasterClk_SetDivider
 770              	.L53:
 458:Generated_Source\PSoC5/cyPm.c ****         }
 459:Generated_Source\PSoC5/cyPm.c **** 
 460:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 23


 461:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 771              		.loc 1 461 0
 772 022e 234B     		ldr	r3, .L56+4
 773 0230 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 774 0232 1846     		mov	r0, r3
 775 0234 FFF7FEFF 		bl	CyMasterClk_SetSource
 776              	.L52:
 462:Generated_Source\PSoC5/cyPm.c ****     }
 463:Generated_Source\PSoC5/cyPm.c **** 
 464:Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 465:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 777              		.loc 1 465 0
 778 0238 204B     		ldr	r3, .L56+4
 779 023a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 780 023c 002B     		cmp	r3, #0
 781 023e 09D1     		bne	.L54
 466:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 782              		.loc 1 466 0 discriminator 1
 783 0240 244B     		ldr	r3, .L56+28
 784 0242 1B78     		ldrb	r3, [r3]
 785 0244 DBB2     		uxtb	r3, r3
 786 0246 03F01003 		and	r3, r3, #16
 787 024a DBB2     		uxtb	r3, r3
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 788              		.loc 1 465 0 discriminator 1
 789 024c 002B     		cmp	r3, #0
 790 024e 01D0     		beq	.L54
 467:Generated_Source\PSoC5/cyPm.c ****     {
 468:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 791              		.loc 1 468 0
 792 0250 FFF7FEFF 		bl	CyIMO_Stop
 793              	.L54:
 469:Generated_Source\PSoC5/cyPm.c ****     }
 470:Generated_Source\PSoC5/cyPm.c **** 
 471:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 794              		.loc 1 472 0
 795 0254 214B     		ldr	r3, .L56+36
 796 0256 1B78     		ldrb	r3, [r3]
 797 0258 DBB2     		uxtb	r3, r3
 798 025a 9BB2     		uxth	r3, r3
 799 025c 1B02     		lsls	r3, r3, #8
 800 025e FB81     		strh	r3, [r7, #14]	@ movhi
 473:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 801              		.loc 1 473 0
 802 0260 1F4B     		ldr	r3, .L56+40
 803 0262 1B78     		ldrb	r3, [r3]
 804 0264 DBB2     		uxtb	r3, r3
 805 0266 9AB2     		uxth	r2, r3
 806 0268 FB89     		ldrh	r3, [r7, #14]	@ movhi
 807 026a 1343     		orrs	r3, r3, r2
 808 026c FB81     		strh	r3, [r7, #14]	@ movhi
 474:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 809              		.loc 1 474 0
 810 026e 134B     		ldr	r3, .L56+4
 811 0270 9B89     		ldrh	r3, [r3, #12]
 812 0272 FA89     		ldrh	r2, [r7, #14]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 24


 813 0274 9A42     		cmp	r2, r3
 814 0276 04D0     		beq	.L55
 475:Generated_Source\PSoC5/cyPm.c ****     {
 476:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 815              		.loc 1 476 0
 816 0278 104B     		ldr	r3, .L56+4
 817 027a 9B89     		ldrh	r3, [r3, #12]
 818 027c 1846     		mov	r0, r3
 819 027e FFF7FEFF 		bl	CyBusClk_SetDivider
 820              	.L55:
 477:Generated_Source\PSoC5/cyPm.c ****     }
 478:Generated_Source\PSoC5/cyPm.c **** 
 479:Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 480:Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 821              		.loc 1 480 0
 822 0282 1849     		ldr	r1, .L56+44
 823 0284 174B     		ldr	r3, .L56+44
 824 0286 1B78     		ldrb	r3, [r3]
 825 0288 DBB2     		uxtb	r3, r3
 826 028a 5BB2     		sxtb	r3, r3
 827 028c 03F03F03 		and	r3, r3, #63
 828 0290 5AB2     		sxtb	r2, r3
 481:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 829              		.loc 1 481 0
 830 0292 0A4B     		ldr	r3, .L56+4
 831 0294 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 832              		.loc 1 480 0
 833 0296 5BB2     		sxtb	r3, r3
 834 0298 1343     		orrs	r3, r3, r2
 835 029a 5BB2     		sxtb	r3, r3
 836 029c DBB2     		uxtb	r3, r3
 837 029e 0B70     		strb	r3, [r1]
 482:Generated_Source\PSoC5/cyPm.c **** 
 483:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 838              		.loc 1 484 0
 839 02a0 114B     		ldr	r3, .L56+48
 840 02a2 064A     		ldr	r2, .L56+4
 841 02a4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 842 02a6 1A70     		strb	r2, [r3]
 485:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 843              		.loc 1 485 0
 844 02a8 104B     		ldr	r3, .L56+52
 845 02aa 044A     		ldr	r2, .L56+4
 846 02ac 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 847 02ae 1A70     		strb	r2, [r3]
 486:Generated_Source\PSoC5/cyPm.c **** }
 848              		.loc 1 486 0
 849 02b0 00BF     		nop
 850 02b2 1837     		adds	r7, r7, #24
 851              		.cfi_def_cfa_offset 8
 852 02b4 BD46     		mov	sp, r7
 853              		.cfi_def_cfa_register 13
 854              		@ sp needed
 855 02b6 80BD     		pop	{r7, pc}
 856              	.L57:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 25


 857              		.align	2
 858              	.L56:
 859 02b8 08000000 		.word	.LC0
 860 02bc 30000000 		.word	cyPmClockBackup
 861 02c0 00420040 		.word	1073758720
 862 02c4 00000000 		.word	cyPmImoFreqReg2Mhz
 863 02c8 0B400040 		.word	1073758219
 864 02cc 10420040 		.word	1073758736
 865 02d0 04400040 		.word	1073758212
 866 02d4 A0430040 		.word	1073759136
 867 02d8 25420040 		.word	1073758757
 868 02dc 07400040 		.word	1073758215
 869 02e0 06400040 		.word	1073758214
 870 02e4 00480040 		.word	1073760256
 871 02e8 A1430040 		.word	1073759137
 872 02ec A2430040 		.word	1073759138
 873              		.cfi_endproc
 874              	.LFE1:
 875              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 876              		.section	.text.CyPmAltAct,"ax",%progbits
 877              		.align	2
 878              		.global	CyPmAltAct
 879              		.thumb
 880              		.thumb_func
 881              		.type	CyPmAltAct, %function
 882              	CyPmAltAct:
 883              	.LFB2:
 487:Generated_Source\PSoC5/cyPm.c **** 
 488:Generated_Source\PSoC5/cyPm.c **** 
 489:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 490:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 491:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 492:Generated_Source\PSoC5/cyPm.c **** *
 493:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 494:Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 495:Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 496:Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 497:Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 498:Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 499:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 500:Generated_Source\PSoC5/cyPm.c **** *
 501:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 502:Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 503:Generated_Source\PSoC5/cyPm.c **** *
 504:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 505:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 506:Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 507:Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 508:Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 509:Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 510:Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 511:Generated_Source\PSoC5/cyPm.c **** *  Active state.
 512:Generated_Source\PSoC5/cyPm.c **** *
 513:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 514:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 515:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 516:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 26


 517:Generated_Source\PSoC5/cyPm.c **** *
 518:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 519:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 520:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 521:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 522:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 523:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 524:Generated_Source\PSoC5/cyPm.c **** *
 525:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 526:Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 527:Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 528:Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 529:Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 530:Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 531:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 532:Generated_Source\PSoC5/cyPm.c **** *
 533:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 534:Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 535:Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 536:Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 537:Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 538:Generated_Source\PSoC5/cyPm.c **** *
 539:Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 540:Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 541:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 542:Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 543:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 544:Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 545:Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 546:Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 547:Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 548:Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 549:Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 550:Generated_Source\PSoC5/cyPm.c **** *
 551:Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 552:Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 553:Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 554:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 555:Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 556:Generated_Source\PSoC5/cyPm.c **** *
 557:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime: Specifies a timer wakeup source and the frequency of that
 558:Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 559:Generated_Source\PSoC5/cyPm.c **** *
 560:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 561:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 562:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 563:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 564:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 565:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 566:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 567:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 568:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 569:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 570:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 571:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 572:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 573:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 27


 574:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 575:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 576:Generated_Source\PSoC5/cyPm.c **** *
 577:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 578:Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 579:Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 580:Generated_Source\PSoC5/cyPm.c **** *
 581:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 582:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
 583:Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 584:Generated_Source\PSoC5/cyPm.c **** *
 585:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 586:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 587:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 588:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 589:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 590:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 591:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 592:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 593:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 594:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 595:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 596:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 597:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 598:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 599:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 600:Generated_Source\PSoC5/cyPm.c **** *
 601:Generated_Source\PSoC5/cyPm.c **** *  \param *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 602:Generated_Source\PSoC5/cyPm.c **** *  \param **Note: CTW and One PPS wakeup signals are in the same mask bit.
 603:Generated_Source\PSoC5/cyPm.c **** *
 604:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 605:Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 606:Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 607:Generated_Source\PSoC5/cyPm.c **** *  \param MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 608:Generated_Source\PSoC5/cyPm.c **** *
 609:Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 610:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 611:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 612:Generated_Source\PSoC5/cyPm.c **** *  information.
 613:Generated_Source\PSoC5/cyPm.c **** *
 614:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 615:Generated_Source\PSoC5/cyPm.c **** *  No
 616:Generated_Source\PSoC5/cyPm.c **** *
 617:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
 618:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 619:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 620:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 621:Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 622:Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 623:Generated_Source\PSoC5/cyPm.c **** *
 624:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 625:Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 626:Generated_Source\PSoC5/cyPm.c **** {
 884              		.loc 1 626 0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 8
 887              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 28


 888 0000 80B5     		push	{r7, lr}
 889              		.cfi_def_cfa_offset 8
 890              		.cfi_offset 7, -8
 891              		.cfi_offset 14, -4
 892 0002 82B0     		sub	sp, sp, #8
 893              		.cfi_def_cfa_offset 16
 894 0004 00AF     		add	r7, sp, #0
 895              		.cfi_def_cfa_register 7
 896 0006 0346     		mov	r3, r0
 897 0008 0A46     		mov	r2, r1
 898 000a FB80     		strh	r3, [r7, #6]	@ movhi
 899 000c 1346     		mov	r3, r2	@ movhi
 900 000e BB80     		strh	r3, [r7, #4]	@ movhi
 627:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 628:Generated_Source\PSoC5/cyPm.c **** 
 629:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 630:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 901              		.loc 1 630 0
 902 0010 FB88     		ldrh	r3, [r7, #6]
 903 0012 002B     		cmp	r3, #0
 904 0014 02D0     		beq	.L60
 905              		.loc 1 630 0 is_stmt 0 discriminator 1
 906 0016 0020     		movs	r0, #0
 907 0018 FFF7FEFF 		bl	CyHalt
 908              	.L60:
 631:Generated_Source\PSoC5/cyPm.c **** 
 632:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 633:Generated_Source\PSoC5/cyPm.c ****         {
 634:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 635:Generated_Source\PSoC5/cyPm.c ****         }
 636:Generated_Source\PSoC5/cyPm.c **** 
 637:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 638:Generated_Source\PSoC5/cyPm.c **** 
 639:Generated_Source\PSoC5/cyPm.c **** 
 640:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 641:Generated_Source\PSoC5/cyPm.c **** 
 642:Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 643:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 644:Generated_Source\PSoC5/cyPm.c ****         {
 645:Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 646:Generated_Source\PSoC5/cyPm.c **** 
 647:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 648:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 649:Generated_Source\PSoC5/cyPm.c ****         }
 650:Generated_Source\PSoC5/cyPm.c **** 
 651:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 652:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 653:Generated_Source\PSoC5/cyPm.c ****         {
 654:Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 655:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 656:Generated_Source\PSoC5/cyPm.c **** 
 657:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 658:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 659:Generated_Source\PSoC5/cyPm.c ****         }
 660:Generated_Source\PSoC5/cyPm.c **** 
 661:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 662:Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 29


 663:Generated_Source\PSoC5/cyPm.c ****         {
 664:Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 665:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 666:Generated_Source\PSoC5/cyPm.c **** 
 667:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 668:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 669:Generated_Source\PSoC5/cyPm.c ****         }
 670:Generated_Source\PSoC5/cyPm.c **** 
 671:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 672:Generated_Source\PSoC5/cyPm.c **** 
 673:Generated_Source\PSoC5/cyPm.c **** 
 674:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 675:Generated_Source\PSoC5/cyPm.c **** 
 676:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 677:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 909              		.loc 1 677 0 is_stmt 1
 910 001c 224B     		ldr	r3, .L61
 911 001e 1B78     		ldrb	r3, [r3]
 912 0020 DAB2     		uxtb	r2, r3
 913 0022 224B     		ldr	r3, .L61+4
 914 0024 1A71     		strb	r2, [r3, #4]
 678:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 915              		.loc 1 678 0
 916 0026 204A     		ldr	r2, .L61
 917 0028 BB88     		ldrh	r3, [r7, #4]
 918 002a 1B09     		lsrs	r3, r3, #4
 919 002c 9BB2     		uxth	r3, r3
 920 002e DBB2     		uxtb	r3, r3
 921 0030 1370     		strb	r3, [r2]
 679:Generated_Source\PSoC5/cyPm.c **** 
 680:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 681:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 922              		.loc 1 681 0
 923 0032 1F4B     		ldr	r3, .L61+8
 924 0034 1B78     		ldrb	r3, [r3]
 925 0036 DAB2     		uxtb	r2, r3
 926 0038 1C4B     		ldr	r3, .L61+4
 927 003a 5A71     		strb	r2, [r3, #5]
 682:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 928              		.loc 1 682 0
 929 003c 1C4A     		ldr	r2, .L61+8
 930 003e BB88     		ldrh	r3, [r7, #4]	@ movhi
 931 0040 DBB2     		uxtb	r3, r3
 932 0042 03F00F03 		and	r3, r3, #15
 933 0046 DBB2     		uxtb	r3, r3
 934 0048 1370     		strb	r3, [r2]
 683:Generated_Source\PSoC5/cyPm.c **** 
 684:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 685:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 935              		.loc 1 685 0
 936 004a 1A4B     		ldr	r3, .L61+12
 937 004c 1B78     		ldrb	r3, [r3]
 938 004e DAB2     		uxtb	r2, r3
 939 0050 164B     		ldr	r3, .L61+4
 940 0052 9A71     		strb	r2, [r3, #6]
 686:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 941              		.loc 1 686 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 30


 942 0054 174A     		ldr	r2, .L61+12
 943 0056 BB88     		ldrh	r3, [r7, #4]
 944 0058 1B0B     		lsrs	r3, r3, #12
 945 005a 9BB2     		uxth	r3, r3
 946 005c DBB2     		uxtb	r3, r3
 947 005e 03F00103 		and	r3, r3, #1
 948 0062 DBB2     		uxtb	r3, r3
 949 0064 1370     		strb	r3, [r2]
 687:Generated_Source\PSoC5/cyPm.c **** 
 688:Generated_Source\PSoC5/cyPm.c **** 
 689:Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 690:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 950              		.loc 1 690 0
 951 0066 144A     		ldr	r2, .L61+16
 952 0068 134B     		ldr	r3, .L61+16
 953 006a 1B78     		ldrb	r3, [r3]
 954 006c DBB2     		uxtb	r3, r3
 955 006e 23F00703 		bic	r3, r3, #7
 956 0072 DBB2     		uxtb	r3, r3
 957 0074 43F00103 		orr	r3, r3, #1
 958 0078 DBB2     		uxtb	r3, r3
 959 007a 1370     		strb	r3, [r2]
 691:Generated_Source\PSoC5/cyPm.c **** 
 692:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 693:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 960              		.loc 1 693 0
 961 007c 0E4B     		ldr	r3, .L61+16
 962 007e 1B78     		ldrb	r3, [r3]
 694:Generated_Source\PSoC5/cyPm.c **** 
 695:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 963              		.loc 1 696 0
 964              		.syntax unified
 965              	@ 696 "Generated_Source\PSoC5\cyPm.c" 1
 966 0080 00BF     		NOP
 967              	
 968              	@ 0 "" 2
 697:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 969              		.loc 1 697 0
 970              	@ 697 "Generated_Source\PSoC5\cyPm.c" 1
 971 0082 00BF     		NOP
 972              	
 973              	@ 0 "" 2
 698:Generated_Source\PSoC5/cyPm.c **** 
 699:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 700:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 974              		.loc 1 700 0
 975              	@ 700 "Generated_Source\PSoC5\cyPm.c" 1
 976 0084 30BF     		WFI 
 977              	
 978              	@ 0 "" 2
 701:Generated_Source\PSoC5/cyPm.c **** 
 702:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 703:Generated_Source\PSoC5/cyPm.c **** 
 704:Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 979              		.loc 1 705 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 31


 980              		.thumb
 981              		.syntax unified
 982 0086 084B     		ldr	r3, .L61
 983 0088 084A     		ldr	r2, .L61+4
 984 008a 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 985 008c 1A70     		strb	r2, [r3]
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 986              		.loc 1 706 0
 987 008e 084B     		ldr	r3, .L61+8
 988 0090 064A     		ldr	r2, .L61+4
 989 0092 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 990 0094 1A70     		strb	r2, [r3]
 707:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 991              		.loc 1 707 0
 992 0096 074B     		ldr	r3, .L61+12
 993 0098 044A     		ldr	r2, .L61+4
 994 009a 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 995 009c 1A70     		strb	r2, [r3]
 708:Generated_Source\PSoC5/cyPm.c **** }
 996              		.loc 1 708 0
 997 009e 00BF     		nop
 998 00a0 0837     		adds	r7, r7, #8
 999              		.cfi_def_cfa_offset 8
 1000 00a2 BD46     		mov	sp, r7
 1001              		.cfi_def_cfa_register 13
 1002              		@ sp needed
 1003 00a4 80BD     		pop	{r7, pc}
 1004              	.L62:
 1005 00a6 00BF     		.align	2
 1006              	.L61:
 1007 00a8 98430040 		.word	1073759128
 1008 00ac 00000000 		.word	cyPmBackup
 1009 00b0 99430040 		.word	1073759129
 1010 00b4 9A430040 		.word	1073759130
 1011 00b8 93430040 		.word	1073759123
 1012              		.cfi_endproc
 1013              	.LFE2:
 1014              		.size	CyPmAltAct, .-CyPmAltAct
 1015              		.section	.text.CyPmSleep,"ax",%progbits
 1016              		.align	2
 1017              		.global	CyPmSleep
 1018              		.thumb
 1019              		.thumb_func
 1020              		.type	CyPmSleep, %function
 1021              	CyPmSleep:
 1022              	.LFB3:
 709:Generated_Source\PSoC5/cyPm.c **** 
 710:Generated_Source\PSoC5/cyPm.c **** 
 711:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 712:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 713:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 714:Generated_Source\PSoC5/cyPm.c **** *
 715:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 716:Generated_Source\PSoC5/cyPm.c **** *
 717:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 718:Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 719:Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 32


 720:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 721:Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 722:Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 723:Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 724:Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 725:Generated_Source\PSoC5/cyPm.c **** *
 726:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 727:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 728:Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 729:Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 730:Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 731:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 732:Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 733:Generated_Source\PSoC5/cyPm.c **** *
 734:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 735:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 736:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 737:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 738:Generated_Source\PSoC5/cyPm.c **** *
 739:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 740:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 741:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 742:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 743:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 744:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 745:Generated_Source\PSoC5/cyPm.c **** *
 746:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 747:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 748:Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 749:Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 750:Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 751:Generated_Source\PSoC5/cyPm.c **** *
 752:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime:      Specifies a timer wakeup source and the frequency of that
 753:Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 754:Generated_Source\PSoC5/cyPm.c **** *
 755:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 756:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 757:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 758:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 759:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 760:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 761:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 762:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 763:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 764:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 765:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 766:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 767:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 768:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 769:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 770:Generated_Source\PSoC5/cyPm.c **** *
 771:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 772:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 773:Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 774:Generated_Source\PSoC5/cyPm.c **** *
 775:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 776:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 33


 777:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 778:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 779:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 780:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 781:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 782:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 783:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 784:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 785:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 786:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 787:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 788:Generated_Source\PSoC5/cyPm.c **** *
 789:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 790:Generated_Source\PSoC5/cyPm.c **** *
 791:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 792:Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 793:Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 794:Generated_Source\PSoC5/cyPm.c **** *  \param value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 795:Generated_Source\PSoC5/cyPm.c **** *
 796:Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 797:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 798:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 799:Generated_Source\PSoC5/cyPm.c **** *  information.
 800:Generated_Source\PSoC5/cyPm.c **** *
 801:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 802:Generated_Source\PSoC5/cyPm.c **** *  No
 803:Generated_Source\PSoC5/cyPm.c **** *
 804:Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 805:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 806:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 807:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 808:Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 809:Generated_Source\PSoC5/cyPm.c **** *
 810:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 811:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 812:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 813:Generated_Source\PSoC5/cyPm.c **** *
 814:Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 815:Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 816:Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 817:Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 818:Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 819:Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 820:Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 821:Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 822:Generated_Source\PSoC5/cyPm.c **** *
 823:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 824:Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 825:Generated_Source\PSoC5/cyPm.c **** {
 1023              		.loc 1 825 0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 16
 1026              		@ frame_needed = 1, uses_anonymous_args = 0
 1027 0000 80B5     		push	{r7, lr}
 1028              		.cfi_def_cfa_offset 8
 1029              		.cfi_offset 7, -8
 1030              		.cfi_offset 14, -4
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 34


 1031 0002 84B0     		sub	sp, sp, #16
 1032              		.cfi_def_cfa_offset 24
 1033 0004 00AF     		add	r7, sp, #0
 1034              		.cfi_def_cfa_register 7
 1035 0006 0346     		mov	r3, r0
 1036 0008 0A46     		mov	r2, r1
 1037 000a FB71     		strb	r3, [r7, #7]
 1038 000c 1346     		mov	r3, r2	@ movhi
 1039 000e BB80     		strh	r3, [r7, #4]	@ movhi
 826:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 827:Generated_Source\PSoC5/cyPm.c **** 
 828:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 829:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1040              		.loc 1 829 0
 1041 0010 FFF7FEFF 		bl	CyEnterCriticalSection
 1042 0014 0346     		mov	r3, r0
 1043 0016 FB73     		strb	r3, [r7, #15]
 830:Generated_Source\PSoC5/cyPm.c **** 
 831:Generated_Source\PSoC5/cyPm.c **** 
 832:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 833:Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 834:Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 835:Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 836:Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 837:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 838:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1044              		.loc 1 838 0
 1045 0018 4E4B     		ldr	r3, .L73
 1046 001a 1B78     		ldrb	r3, [r3]
 1047 001c DBB2     		uxtb	r3, r3
 1048 001e 03F00803 		and	r3, r3, #8
 1049 0022 002B     		cmp	r3, #0
 1050 0024 0BD1     		bne	.L64
 839:Generated_Source\PSoC5/cyPm.c ****     {
 840:Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 841:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1051              		.loc 1 841 0
 1052 0026 4C4A     		ldr	r2, .L73+4
 1053 0028 4B4B     		ldr	r3, .L73+4
 1054 002a 1B78     		ldrb	r3, [r3]
 1055 002c DBB2     		uxtb	r3, r3
 1056 002e 03F01F03 		and	r3, r3, #31
 1057 0032 DBB2     		uxtb	r3, r3
 1058 0034 1370     		strb	r3, [r2]
 842:Generated_Source\PSoC5/cyPm.c ****     }
 843:Generated_Source\PSoC5/cyPm.c ****     else
 844:Generated_Source\PSoC5/cyPm.c ****     {
 845:Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 846:Generated_Source\PSoC5/cyPm.c **** 
 847:Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 848:Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 849:Generated_Source\PSoC5/cyPm.c **** 
 850:Generated_Source\PSoC5/cyPm.c ****         return;
 851:Generated_Source\PSoC5/cyPm.c ****     }
 852:Generated_Source\PSoC5/cyPm.c **** 
 853:Generated_Source\PSoC5/cyPm.c **** 
 854:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 35


 855:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 856:Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 857:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 858:Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 859:Generated_Source\PSoC5/cyPm.c ****     *
 860:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 861:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 862:Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 863:Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 864:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 865:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 866:Generated_Source\PSoC5/cyPm.c **** 
 867:Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 868:Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 869:Generated_Source\PSoC5/cyPm.c ****         {
 870:Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 871:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 872:Generated_Source\PSoC5/cyPm.c ****         }
 873:Generated_Source\PSoC5/cyPm.c **** 
 874:Generated_Source\PSoC5/cyPm.c **** 
 875:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 876:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 877:Generated_Source\PSoC5/cyPm.c ****         {
 878:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 879:Generated_Source\PSoC5/cyPm.c ****             {
 880:Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 881:Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 882:Generated_Source\PSoC5/cyPm.c ****             }
 883:Generated_Source\PSoC5/cyPm.c ****             else
 884:Generated_Source\PSoC5/cyPm.c ****             {
 885:Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 886:Generated_Source\PSoC5/cyPm.c ****                 {
 887:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 888:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 889:Generated_Source\PSoC5/cyPm.c ****                 }
 890:Generated_Source\PSoC5/cyPm.c ****                 else
 891:Generated_Source\PSoC5/cyPm.c ****                 {
 892:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 893:Generated_Source\PSoC5/cyPm.c ****                 }
 894:Generated_Source\PSoC5/cyPm.c ****             }
 895:Generated_Source\PSoC5/cyPm.c ****         }
 896:Generated_Source\PSoC5/cyPm.c **** 
 897:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 898:Generated_Source\PSoC5/cyPm.c **** 
 899:Generated_Source\PSoC5/cyPm.c **** 
 900:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 901:Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 902:Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 903:Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 904:Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 905:Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 906:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 907:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 908:Generated_Source\PSoC5/cyPm.c **** 
 909:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 910:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 1059              		.loc 1 910 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 36


 1060 0036 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1061 0038 002B     		cmp	r3, #0
 1062 003a 08D0     		beq	.L71
 1063 003c 04E0     		b	.L72
 1064              	.L64:
 848:Generated_Source\PSoC5/cyPm.c **** 
 1065              		.loc 1 848 0
 1066 003e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1067 0040 1846     		mov	r0, r3
 1068 0042 FFF7FEFF 		bl	CyExitCriticalSection
 850:Generated_Source\PSoC5/cyPm.c ****     }
 1069              		.loc 1 850 0
 1070 0046 81E0     		b	.L63
 1071              	.L72:
 1072              		.loc 1 910 0 discriminator 1
 1073 0048 0020     		movs	r0, #0
 1074 004a FFF7FEFF 		bl	CyHalt
 1075              	.L71:
 911:Generated_Source\PSoC5/cyPm.c **** 
 912:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 913:Generated_Source\PSoC5/cyPm.c ****         {
 914:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 915:Generated_Source\PSoC5/cyPm.c ****         }
 916:Generated_Source\PSoC5/cyPm.c **** 
 917:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 918:Generated_Source\PSoC5/cyPm.c **** 
 919:Generated_Source\PSoC5/cyPm.c **** 
 920:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1076              		.loc 1 920 0
 1077 004e FFF7FEFF 		bl	CyPmHibSlpSaveSet
 921:Generated_Source\PSoC5/cyPm.c **** 
 922:Generated_Source\PSoC5/cyPm.c **** 
 923:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 924:Generated_Source\PSoC5/cyPm.c **** 
 925:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 926:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 927:Generated_Source\PSoC5/cyPm.c ****         {
 928:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 929:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 930:Generated_Source\PSoC5/cyPm.c **** 
 931:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 932:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 933:Generated_Source\PSoC5/cyPm.c ****         }
 934:Generated_Source\PSoC5/cyPm.c **** 
 935:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 936:Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 937:Generated_Source\PSoC5/cyPm.c ****         {
 938:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 939:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 940:Generated_Source\PSoC5/cyPm.c **** 
 941:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 942:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 943:Generated_Source\PSoC5/cyPm.c ****         }
 944:Generated_Source\PSoC5/cyPm.c **** 
 945:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 946:Generated_Source\PSoC5/cyPm.c **** 
 947:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 37


 948:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 949:Generated_Source\PSoC5/cyPm.c **** 
 950:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 951:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1078              		.loc 1 951 0
 1079 0052 424B     		ldr	r3, .L73+8
 1080 0054 1B78     		ldrb	r3, [r3]
 1081 0056 DAB2     		uxtb	r2, r3
 1082 0058 414B     		ldr	r3, .L73+12
 1083 005a 1A71     		strb	r2, [r3, #4]
 952:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1084              		.loc 1 952 0
 1085 005c 3F4A     		ldr	r2, .L73+8
 1086 005e BB88     		ldrh	r3, [r7, #4]
 1087 0060 1B09     		lsrs	r3, r3, #4
 1088 0062 9BB2     		uxth	r3, r3
 1089 0064 DBB2     		uxtb	r3, r3
 1090 0066 1370     		strb	r3, [r2]
 953:Generated_Source\PSoC5/cyPm.c **** 
 954:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 955:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1091              		.loc 1 955 0
 1092 0068 3E4B     		ldr	r3, .L73+16
 1093 006a 1B78     		ldrb	r3, [r3]
 1094 006c DAB2     		uxtb	r2, r3
 1095 006e 3C4B     		ldr	r3, .L73+12
 1096 0070 5A71     		strb	r2, [r3, #5]
 956:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1097              		.loc 1 956 0
 1098 0072 3C4A     		ldr	r2, .L73+16
 1099 0074 BB88     		ldrh	r3, [r7, #4]	@ movhi
 1100 0076 DBB2     		uxtb	r3, r3
 1101 0078 03F00F03 		and	r3, r3, #15
 1102 007c DBB2     		uxtb	r3, r3
 1103 007e 1370     		strb	r3, [r2]
 957:Generated_Source\PSoC5/cyPm.c **** 
 958:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 959:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1104              		.loc 1 959 0
 1105 0080 394B     		ldr	r3, .L73+20
 1106 0082 1B78     		ldrb	r3, [r3]
 1107 0084 DAB2     		uxtb	r2, r3
 1108 0086 364B     		ldr	r3, .L73+12
 1109 0088 9A71     		strb	r2, [r3, #6]
 960:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1110              		.loc 1 960 0
 1111 008a 374A     		ldr	r2, .L73+20
 1112 008c BB88     		ldrh	r3, [r7, #4]
 1113 008e 1B0B     		lsrs	r3, r3, #12
 1114 0090 9BB2     		uxth	r3, r3
 1115 0092 DBB2     		uxtb	r3, r3
 1116 0094 03F00103 		and	r3, r3, #1
 1117 0098 DBB2     		uxtb	r3, r3
 1118 009a 1370     		strb	r3, [r2]
 961:Generated_Source\PSoC5/cyPm.c **** 
 962:Generated_Source\PSoC5/cyPm.c **** 
 963:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 38


 964:Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 965:Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 966:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 967:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 968:Generated_Source\PSoC5/cyPm.c **** 
 969:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 970:Generated_Source\PSoC5/cyPm.c **** 
 971:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
 972:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
 973:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
 974:Generated_Source\PSoC5/cyPm.c **** 
 975:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 976:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1119              		.loc 1 976 0
 1120 009c 334B     		ldr	r3, .L73+24
 1121 009e 1B78     		ldrb	r3, [r3]
 1122 00a0 DBB2     		uxtb	r3, r3
 1123 00a2 03F00703 		and	r3, r3, #7
 1124 00a6 002B     		cmp	r3, #0
 1125 00a8 04D1     		bne	.L68
 977:Generated_Source\PSoC5/cyPm.c ****     {
 978:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 979:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1126              		.loc 1 979 0
 1127 00aa 2D4B     		ldr	r3, .L73+12
 1128 00ac 0122     		movs	r2, #1
 1129 00ae 83F82E20 		strb	r2, [r3, #46]
 1130 00b2 14E0     		b	.L69
 1131              	.L68:
 980:Generated_Source\PSoC5/cyPm.c ****     }
 981:Generated_Source\PSoC5/cyPm.c ****     else
 982:Generated_Source\PSoC5/cyPm.c ****     {
 983:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 984:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1132              		.loc 1 984 0
 1133 00b4 2A4B     		ldr	r3, .L73+12
 1134 00b6 0022     		movs	r2, #0
 1135 00b8 83F82E20 		strb	r2, [r3, #46]
 985:Generated_Source\PSoC5/cyPm.c **** 
 986:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 987:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1136              		.loc 1 987 0
 1137 00bc 2B4B     		ldr	r3, .L73+24
 1138 00be 1B78     		ldrb	r3, [r3]
 1139 00c0 DBB2     		uxtb	r3, r3
 1140 00c2 03F00703 		and	r3, r3, #7
 1141 00c6 DAB2     		uxtb	r2, r3
 1142 00c8 254B     		ldr	r3, .L73+12
 1143 00ca 83F82D20 		strb	r2, [r3, #45]
 988:Generated_Source\PSoC5/cyPm.c **** 
 989:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
 990:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1144              		.loc 1 990 0
 1145 00ce 274A     		ldr	r2, .L73+24
 1146 00d0 264B     		ldr	r3, .L73+24
 1147 00d2 1B78     		ldrb	r3, [r3]
 1148 00d4 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 39


 1149 00d6 23F00703 		bic	r3, r3, #7
 1150 00da DBB2     		uxtb	r3, r3
 1151 00dc 1370     		strb	r3, [r2]
 1152              	.L69:
 991:Generated_Source\PSoC5/cyPm.c ****     }
 992:Generated_Source\PSoC5/cyPm.c **** 
 993:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
 994:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1153              		.loc 1 994 0
 1154 00de 1D4A     		ldr	r2, .L73
 1155 00e0 1C4B     		ldr	r3, .L73
 1156 00e2 1B78     		ldrb	r3, [r3]
 1157 00e4 DBB2     		uxtb	r3, r3
 1158 00e6 23F00703 		bic	r3, r3, #7
 1159 00ea DBB2     		uxtb	r3, r3
 1160 00ec 43F00303 		orr	r3, r3, #3
 1161 00f0 DBB2     		uxtb	r3, r3
 1162 00f2 1370     		strb	r3, [r2]
 995:Generated_Source\PSoC5/cyPm.c **** 
 996:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 997:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1163              		.loc 1 997 0
 1164 00f4 174B     		ldr	r3, .L73
 1165 00f6 1B78     		ldrb	r3, [r3]
 998:Generated_Source\PSoC5/cyPm.c **** 
 999:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1166              		.loc 1 1000 0
 1167              		.syntax unified
 1168              	@ 1000 "Generated_Source\PSoC5\cyPm.c" 1
 1169 00f8 00BF     		NOP
 1170              	
 1171              	@ 0 "" 2
1001:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1172              		.loc 1 1001 0
 1173              	@ 1001 "Generated_Source\PSoC5\cyPm.c" 1
 1174 00fa 00BF     		NOP
 1175              	
 1176              	@ 0 "" 2
1002:Generated_Source\PSoC5/cyPm.c **** 
1003:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1004:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1177              		.loc 1 1004 0
 1178              	@ 1004 "Generated_Source\PSoC5\cyPm.c" 1
 1179 00fc 30BF     		WFI 
 1180              	
 1181              	@ 0 "" 2
1005:Generated_Source\PSoC5/cyPm.c **** 
1006:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1007:Generated_Source\PSoC5/cyPm.c **** 
1008:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1009:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1182              		.loc 1 1009 0
 1183              		.thumb
 1184              		.syntax unified
 1185 00fe 184B     		ldr	r3, .L73+12
 1186 0100 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 40


 1187 0104 012B     		cmp	r3, #1
 1188 0106 0FD0     		beq	.L70
1010:Generated_Source\PSoC5/cyPm.c ****     {
1011:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1189              		.loc 1 1011 0
 1190 0108 1849     		ldr	r1, .L73+24
 1191 010a 184B     		ldr	r3, .L73+24
 1192 010c 1B78     		ldrb	r3, [r3]
 1193 010e DBB2     		uxtb	r3, r3
 1194 0110 5BB2     		sxtb	r3, r3
 1195 0112 23F00703 		bic	r3, r3, #7
 1196 0116 5AB2     		sxtb	r2, r3
1012:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1197              		.loc 1 1012 0
 1198 0118 114B     		ldr	r3, .L73+12
 1199 011a 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
1011:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1200              		.loc 1 1011 0
 1201 011e 5BB2     		sxtb	r3, r3
 1202 0120 1343     		orrs	r3, r3, r2
 1203 0122 5BB2     		sxtb	r3, r3
 1204 0124 DBB2     		uxtb	r3, r3
 1205 0126 0B70     		strb	r3, [r1]
 1206              	.L70:
1013:Generated_Source\PSoC5/cyPm.c ****     }
1014:Generated_Source\PSoC5/cyPm.c **** 
1015:Generated_Source\PSoC5/cyPm.c **** 
1016:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1017:Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1018:Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1019:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1020:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1021:Generated_Source\PSoC5/cyPm.c **** 
1022:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1023:Generated_Source\PSoC5/cyPm.c **** 
1024:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1025:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1026:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1027:Generated_Source\PSoC5/cyPm.c **** 
1028:Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1029:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1207              		.loc 1 1029 0
 1208 0128 FFF7FEFF 		bl	CyPmHibSlpRestore
1030:Generated_Source\PSoC5/cyPm.c **** 
1031:Generated_Source\PSoC5/cyPm.c **** 
1032:Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1033:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1034:Generated_Source\PSoC5/cyPm.c **** 
1035:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1036:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1037:Generated_Source\PSoC5/cyPm.c ****         {
1038:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1039:Generated_Source\PSoC5/cyPm.c ****             {
1040:Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1041:Generated_Source\PSoC5/cyPm.c ****                 {
1042:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1043:Generated_Source\PSoC5/cyPm.c ****                 }
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 41


1044:Generated_Source\PSoC5/cyPm.c ****             }
1045:Generated_Source\PSoC5/cyPm.c ****         }
1046:Generated_Source\PSoC5/cyPm.c **** 
1047:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1048:Generated_Source\PSoC5/cyPm.c **** 
1049:Generated_Source\PSoC5/cyPm.c **** 
1050:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1209              		.loc 1 1051 0
 1210 012c 0B4B     		ldr	r3, .L73+8
 1211 012e 0C4A     		ldr	r2, .L73+12
 1212 0130 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1213 0132 1A70     		strb	r2, [r3]
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1214              		.loc 1 1052 0
 1215 0134 0B4B     		ldr	r3, .L73+16
 1216 0136 0A4A     		ldr	r2, .L73+12
 1217 0138 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1218 013a 1A70     		strb	r2, [r3]
1053:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1219              		.loc 1 1053 0
 1220 013c 0A4B     		ldr	r3, .L73+20
 1221 013e 084A     		ldr	r2, .L73+12
 1222 0140 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1223 0142 1A70     		strb	r2, [r3]
1054:Generated_Source\PSoC5/cyPm.c **** 
1055:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1056:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1224              		.loc 1 1056 0
 1225 0144 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1226 0146 1846     		mov	r0, r3
 1227 0148 FFF7FEFF 		bl	CyExitCriticalSection
 1228              	.L63:
1057:Generated_Source\PSoC5/cyPm.c **** }
 1229              		.loc 1 1057 0
 1230 014c 1037     		adds	r7, r7, #16
 1231              		.cfi_def_cfa_offset 8
 1232 014e BD46     		mov	sp, r7
 1233              		.cfi_def_cfa_register 13
 1234              		@ sp needed
 1235 0150 80BD     		pop	{r7, pc}
 1236              	.L74:
 1237 0152 00BF     		.align	2
 1238              	.L73:
 1239 0154 93430040 		.word	1073759123
 1240 0158 83460040 		.word	1073759875
 1241 015c 98430040 		.word	1073759128
 1242 0160 00000000 		.word	cyPmBackup
 1243 0164 99430040 		.word	1073759129
 1244 0168 9A430040 		.word	1073759130
 1245 016c 00420040 		.word	1073758720
 1246              		.cfi_endproc
 1247              	.LFE3:
 1248              		.size	CyPmSleep, .-CyPmSleep
 1249              		.section	.text.CyPmHibernate,"ax",%progbits
 1250              		.align	2
 1251              		.global	CyPmHibernate
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 42


 1252              		.thumb
 1253              		.thumb_func
 1254              		.type	CyPmHibernate, %function
 1255              	CyPmHibernate:
 1256              	.LFB4:
1058:Generated_Source\PSoC5/cyPm.c **** 
1059:Generated_Source\PSoC5/cyPm.c **** 
1060:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1061:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1062:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1063:Generated_Source\PSoC5/cyPm.c **** *
1064:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1065:Generated_Source\PSoC5/cyPm.c **** *
1066:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1067:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1068:Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1069:Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1070:Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1071:Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1072:Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1073:Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1074:Generated_Source\PSoC5/cyPm.c **** *
1075:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1076:Generated_Source\PSoC5/cyPm.c **** *  No
1077:Generated_Source\PSoC5/cyPm.c **** *
1078:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1079:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1080:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1081:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1082:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1083:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1084:Generated_Source\PSoC5/cyPm.c **** *
1085:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1086:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1087:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1088:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1089:Generated_Source\PSoC5/cyPm.c **** *
1090:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1091:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1092:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1093:Generated_Source\PSoC5/cyPm.c **** *
1094:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1095:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1096:Generated_Source\PSoC5/cyPm.c **** {
 1257              		.loc 1 1096 0
 1258              		.cfi_startproc
 1259              		@ args = 0, pretend = 0, frame = 0
 1260              		@ frame_needed = 1, uses_anonymous_args = 0
 1261 0000 80B5     		push	{r7, lr}
 1262              		.cfi_def_cfa_offset 8
 1263              		.cfi_offset 7, -8
 1264              		.cfi_offset 14, -4
 1265 0002 00AF     		add	r7, sp, #0
 1266              		.cfi_def_cfa_register 7
1097:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 1267              		.loc 1 1097 0
 1268 0004 4020     		movs	r0, #64
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 43


 1269 0006 FFF7FEFF 		bl	CyPmHibernateEx
1098:Generated_Source\PSoC5/cyPm.c **** }
 1270              		.loc 1 1098 0
 1271 000a 00BF     		nop
 1272 000c 80BD     		pop	{r7, pc}
 1273              		.cfi_endproc
 1274              	.LFE4:
 1275              		.size	CyPmHibernate, .-CyPmHibernate
 1276 000e 00BF     		.section	.text.CyPmHibernateEx,"ax",%progbits
 1277              		.align	2
 1278              		.global	CyPmHibernateEx
 1279              		.thumb
 1280              		.thumb_func
 1281              		.type	CyPmHibernateEx, %function
 1282              	CyPmHibernateEx:
 1283              	.LFB5:
1099:Generated_Source\PSoC5/cyPm.c **** 
1100:Generated_Source\PSoC5/cyPm.c **** 
1101:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1102:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1103:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1104:Generated_Source\PSoC5/cyPm.c **** *
1105:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1106:Generated_Source\PSoC5/cyPm.c **** *
1107:Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1108:Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1109:Generated_Source\PSoC5/cyPm.c **** *
1110:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1111:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1112:Generated_Source\PSoC5/cyPm.c **** *
1113:Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1114:Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
1115:Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1116:Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1117:Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
1118:Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1119:Generated_Source\PSoC5/cyPm.c **** *
1120:Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
1121:Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1122:Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1123:Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1124:Generated_Source\PSoC5/cyPm.c **** *
1125:Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1126:Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1127:Generated_Source\PSoC5/cyPm.c **** *
1128:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupSource:
1129:Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1130:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1131:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1132:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1133:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1134:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1135:Generated_Source\PSoC5/cyPm.c **** *
1136:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1137:Generated_Source\PSoC5/cyPm.c **** *  No
1138:Generated_Source\PSoC5/cyPm.c **** *
1139:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 44


1140:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1141:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1142:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1143:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1144:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1145:Generated_Source\PSoC5/cyPm.c **** *
1146:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1147:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1148:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1149:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1150:Generated_Source\PSoC5/cyPm.c **** *
1151:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1152:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1153:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1154:Generated_Source\PSoC5/cyPm.c **** *
1155:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1156:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1157:Generated_Source\PSoC5/cyPm.c **** {
 1284              		.loc 1 1157 0
 1285              		.cfi_startproc
 1286              		@ args = 0, pretend = 0, frame = 16
 1287              		@ frame_needed = 1, uses_anonymous_args = 0
 1288 0000 80B5     		push	{r7, lr}
 1289              		.cfi_def_cfa_offset 8
 1290              		.cfi_offset 7, -8
 1291              		.cfi_offset 14, -4
 1292 0002 84B0     		sub	sp, sp, #16
 1293              		.cfi_def_cfa_offset 24
 1294 0004 00AF     		add	r7, sp, #0
 1295              		.cfi_def_cfa_register 7
 1296 0006 0346     		mov	r3, r0
 1297 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1158:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1159:Generated_Source\PSoC5/cyPm.c **** 
1160:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1161:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1298              		.loc 1 1161 0
 1299 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1300 000e 0346     		mov	r3, r0
 1301 0010 FB73     		strb	r3, [r7, #15]
1162:Generated_Source\PSoC5/cyPm.c **** 
1163:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1164:Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1165:Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1166:Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1167:Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1168:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1169:Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1302              		.loc 1 1169 0
 1303 0012 4A4B     		ldr	r3, .L84
 1304 0014 1B78     		ldrb	r3, [r3]
 1305 0016 DBB2     		uxtb	r3, r3
 1306 0018 03F00803 		and	r3, r3, #8
 1307 001c 002B     		cmp	r3, #0
 1308 001e 33D1     		bne	.L77
1170:Generated_Source\PSoC5/cyPm.c ****         {
1171:Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 45


1172:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1309              		.loc 1 1172 0
 1310 0020 474A     		ldr	r2, .L84+4
 1311 0022 474B     		ldr	r3, .L84+4
 1312 0024 1B78     		ldrb	r3, [r3]
 1313 0026 DBB2     		uxtb	r3, r3
 1314 0028 03F01F03 		and	r3, r3, #31
 1315 002c DBB2     		uxtb	r3, r3
 1316 002e 1370     		strb	r3, [r2]
1173:Generated_Source\PSoC5/cyPm.c ****         }
1174:Generated_Source\PSoC5/cyPm.c ****         else
1175:Generated_Source\PSoC5/cyPm.c ****         {
1176:Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1177:Generated_Source\PSoC5/cyPm.c **** 
1178:Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1179:Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1180:Generated_Source\PSoC5/cyPm.c **** 
1181:Generated_Source\PSoC5/cyPm.c ****             return;
1182:Generated_Source\PSoC5/cyPm.c ****         }
1183:Generated_Source\PSoC5/cyPm.c **** 
1184:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1317              		.loc 1 1184 0
 1318 0030 FFF7FEFF 		bl	CyPmHibSaveSet
1185:Generated_Source\PSoC5/cyPm.c **** 
1186:Generated_Source\PSoC5/cyPm.c **** 
1187:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1188:Generated_Source\PSoC5/cyPm.c **** 
1189:Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1190:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1319              		.loc 1 1190 0
 1320 0034 434B     		ldr	r3, .L84+8
 1321 0036 1B78     		ldrb	r3, [r3]
 1322 0038 DAB2     		uxtb	r2, r3
 1323 003a 434B     		ldr	r3, .L84+12
 1324 003c 1A71     		strb	r2, [r3, #4]
1191:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1325              		.loc 1 1191 0
 1326 003e 414A     		ldr	r2, .L84+8
 1327 0040 FB88     		ldrh	r3, [r7, #6]
 1328 0042 1B09     		lsrs	r3, r3, #4
 1329 0044 9BB2     		uxth	r3, r3
 1330 0046 DBB2     		uxtb	r3, r3
 1331 0048 03F00403 		and	r3, r3, #4
 1332 004c DBB2     		uxtb	r3, r3
 1333 004e 1370     		strb	r3, [r2]
1192:Generated_Source\PSoC5/cyPm.c **** 
1193:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1194:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1334              		.loc 1 1194 0
 1335 0050 3E4B     		ldr	r3, .L84+16
 1336 0052 1B78     		ldrb	r3, [r3]
 1337 0054 DAB2     		uxtb	r2, r3
 1338 0056 3C4B     		ldr	r3, .L84+12
 1339 0058 5A71     		strb	r2, [r3, #5]
1195:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1340              		.loc 1 1195 0
 1341 005a 3C4A     		ldr	r2, .L84+16
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 46


 1342 005c FB88     		ldrh	r3, [r7, #6]	@ movhi
 1343 005e DBB2     		uxtb	r3, r3
 1344 0060 03F00F03 		and	r3, r3, #15
 1345 0064 DBB2     		uxtb	r3, r3
 1346 0066 1370     		strb	r3, [r2]
1196:Generated_Source\PSoC5/cyPm.c **** 
1197:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1347              		.loc 1 1197 0
 1348 0068 394B     		ldr	r3, .L84+20
 1349 006a 1B78     		ldrb	r3, [r3]
 1350 006c DAB2     		uxtb	r2, r3
 1351 006e 364B     		ldr	r3, .L84+12
 1352 0070 9A71     		strb	r2, [r3, #6]
1198:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1353              		.loc 1 1198 0
 1354 0072 374B     		ldr	r3, .L84+20
 1355 0074 0022     		movs	r2, #0
 1356 0076 1A70     		strb	r2, [r3]
1199:Generated_Source\PSoC5/cyPm.c **** 
1200:Generated_Source\PSoC5/cyPm.c **** 
1201:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1202:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1357              		.loc 1 1202 0
 1358 0078 364B     		ldr	r3, .L84+24
 1359 007a 1B78     		ldrb	r3, [r3]
 1360 007c DBB2     		uxtb	r3, r3
 1361 007e 03F00703 		and	r3, r3, #7
 1362 0082 002B     		cmp	r3, #0
 1363 0084 0AD1     		bne	.L80
 1364 0086 04E0     		b	.L83
 1365              	.L77:
1179:Generated_Source\PSoC5/cyPm.c **** 
 1366              		.loc 1 1179 0
 1367 0088 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1368 008a 1846     		mov	r0, r3
 1369 008c FFF7FEFF 		bl	CyExitCriticalSection
1181:Generated_Source\PSoC5/cyPm.c ****         }
 1370              		.loc 1 1181 0
 1371 0090 50E0     		b	.L76
 1372              	.L83:
1203:Generated_Source\PSoC5/cyPm.c ****     {
1204:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1205:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1373              		.loc 1 1205 0
 1374 0092 2D4B     		ldr	r3, .L84+12
 1375 0094 0122     		movs	r2, #1
 1376 0096 83F82E20 		strb	r2, [r3, #46]
 1377 009a 14E0     		b	.L81
 1378              	.L80:
1206:Generated_Source\PSoC5/cyPm.c ****     }
1207:Generated_Source\PSoC5/cyPm.c ****     else
1208:Generated_Source\PSoC5/cyPm.c ****     {
1209:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1210:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1379              		.loc 1 1210 0
 1380 009c 2A4B     		ldr	r3, .L84+12
 1381 009e 0022     		movs	r2, #0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 47


 1382 00a0 83F82E20 		strb	r2, [r3, #46]
1211:Generated_Source\PSoC5/cyPm.c **** 
1212:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1213:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1383              		.loc 1 1213 0
 1384 00a4 2B4B     		ldr	r3, .L84+24
 1385 00a6 1B78     		ldrb	r3, [r3]
 1386 00a8 DBB2     		uxtb	r3, r3
 1387 00aa 03F00703 		and	r3, r3, #7
 1388 00ae DAB2     		uxtb	r2, r3
 1389 00b0 254B     		ldr	r3, .L84+12
 1390 00b2 83F82D20 		strb	r2, [r3, #45]
1214:Generated_Source\PSoC5/cyPm.c **** 
1215:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1216:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1391              		.loc 1 1216 0
 1392 00b6 274A     		ldr	r2, .L84+24
 1393 00b8 264B     		ldr	r3, .L84+24
 1394 00ba 1B78     		ldrb	r3, [r3]
 1395 00bc DBB2     		uxtb	r3, r3
 1396 00be 23F00703 		bic	r3, r3, #7
 1397 00c2 DBB2     		uxtb	r3, r3
 1398 00c4 1370     		strb	r3, [r2]
 1399              	.L81:
1217:Generated_Source\PSoC5/cyPm.c ****     }
1218:Generated_Source\PSoC5/cyPm.c **** 
1219:Generated_Source\PSoC5/cyPm.c **** 
1220:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1221:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1400              		.loc 1 1221 0
 1401 00c6 1D4A     		ldr	r2, .L84
 1402 00c8 1C4B     		ldr	r3, .L84
 1403 00ca 1B78     		ldrb	r3, [r3]
 1404 00cc DBB2     		uxtb	r3, r3
 1405 00ce 23F00703 		bic	r3, r3, #7
 1406 00d2 DBB2     		uxtb	r3, r3
 1407 00d4 43F00403 		orr	r3, r3, #4
 1408 00d8 DBB2     		uxtb	r3, r3
 1409 00da 1370     		strb	r3, [r2]
1222:Generated_Source\PSoC5/cyPm.c **** 
1223:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1224:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1410              		.loc 1 1224 0
 1411 00dc 174B     		ldr	r3, .L84
 1412 00de 1B78     		ldrb	r3, [r3]
1225:Generated_Source\PSoC5/cyPm.c **** 
1226:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1413              		.loc 1 1227 0
 1414              		.syntax unified
 1415              	@ 1227 "Generated_Source\PSoC5\cyPm.c" 1
 1416 00e0 00BF     		NOP
 1417              	
 1418              	@ 0 "" 2
1228:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1419              		.loc 1 1228 0
 1420              	@ 1228 "Generated_Source\PSoC5\cyPm.c" 1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 48


 1421 00e2 00BF     		NOP
 1422              	
 1423              	@ 0 "" 2
1229:Generated_Source\PSoC5/cyPm.c **** 
1230:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1231:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1424              		.loc 1 1231 0
 1425              	@ 1231 "Generated_Source\PSoC5\cyPm.c" 1
 1426 00e4 30BF     		WFI 
 1427              	
 1428              	@ 0 "" 2
1232:Generated_Source\PSoC5/cyPm.c **** 
1233:Generated_Source\PSoC5/cyPm.c **** 
1234:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1235:Generated_Source\PSoC5/cyPm.c **** 
1236:Generated_Source\PSoC5/cyPm.c **** 
1237:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1238:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1429              		.loc 1 1238 0
 1430              		.thumb
 1431              		.syntax unified
 1432 00e6 184B     		ldr	r3, .L84+12
 1433 00e8 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 1434 00ec 012B     		cmp	r3, #1
 1435 00ee 0FD0     		beq	.L82
1239:Generated_Source\PSoC5/cyPm.c ****     {
1240:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1436              		.loc 1 1240 0
 1437 00f0 1849     		ldr	r1, .L84+24
 1438 00f2 184B     		ldr	r3, .L84+24
 1439 00f4 1B78     		ldrb	r3, [r3]
 1440 00f6 DBB2     		uxtb	r3, r3
 1441 00f8 5BB2     		sxtb	r3, r3
 1442 00fa 23F00703 		bic	r3, r3, #7
 1443 00fe 5AB2     		sxtb	r2, r3
1241:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1444              		.loc 1 1241 0
 1445 0100 114B     		ldr	r3, .L84+12
 1446 0102 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
1240:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1447              		.loc 1 1240 0
 1448 0106 5BB2     		sxtb	r3, r3
 1449 0108 1343     		orrs	r3, r3, r2
 1450 010a 5BB2     		sxtb	r3, r3
 1451 010c DBB2     		uxtb	r3, r3
 1452 010e 0B70     		strb	r3, [r1]
 1453              	.L82:
1242:Generated_Source\PSoC5/cyPm.c ****     }
1243:Generated_Source\PSoC5/cyPm.c **** 
1244:Generated_Source\PSoC5/cyPm.c **** 
1245:Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1246:Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1454              		.loc 1 1246 0
 1455 0110 FFF7FEFF 		bl	CyPmHibRestore
1247:Generated_Source\PSoC5/cyPm.c **** 
1248:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 49


 1456              		.loc 1 1249 0
 1457 0114 0B4B     		ldr	r3, .L84+8
 1458 0116 0C4A     		ldr	r2, .L84+12
 1459 0118 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1460 011a 1A70     		strb	r2, [r3]
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1461              		.loc 1 1250 0
 1462 011c 0B4B     		ldr	r3, .L84+16
 1463 011e 0A4A     		ldr	r2, .L84+12
 1464 0120 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1465 0122 1A70     		strb	r2, [r3]
1251:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1466              		.loc 1 1251 0
 1467 0124 0A4B     		ldr	r3, .L84+20
 1468 0126 084A     		ldr	r2, .L84+12
 1469 0128 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1470 012a 1A70     		strb	r2, [r3]
1252:Generated_Source\PSoC5/cyPm.c **** 
1253:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1254:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1471              		.loc 1 1254 0
 1472 012c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1473 012e 1846     		mov	r0, r3
 1474 0130 FFF7FEFF 		bl	CyExitCriticalSection
 1475              	.L76:
1255:Generated_Source\PSoC5/cyPm.c **** }
 1476              		.loc 1 1255 0
 1477 0134 1037     		adds	r7, r7, #16
 1478              		.cfi_def_cfa_offset 8
 1479 0136 BD46     		mov	sp, r7
 1480              		.cfi_def_cfa_register 13
 1481              		@ sp needed
 1482 0138 80BD     		pop	{r7, pc}
 1483              	.L85:
 1484 013a 00BF     		.align	2
 1485              	.L84:
 1486 013c 93430040 		.word	1073759123
 1487 0140 83460040 		.word	1073759875
 1488 0144 98430040 		.word	1073759128
 1489 0148 00000000 		.word	cyPmBackup
 1490 014c 99430040 		.word	1073759129
 1491 0150 9A430040 		.word	1073759130
 1492 0154 00420040 		.word	1073758720
 1493              		.cfi_endproc
 1494              	.LFE5:
 1495              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 1496              		.section	.text.CyPmReadStatus,"ax",%progbits
 1497              		.align	2
 1498              		.global	CyPmReadStatus
 1499              		.thumb
 1500              		.thumb_func
 1501              		.type	CyPmReadStatus, %function
 1502              	CyPmReadStatus:
 1503              	.LFB6:
1256:Generated_Source\PSoC5/cyPm.c **** 
1257:Generated_Source\PSoC5/cyPm.c **** 
1258:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 50


1259:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1260:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1261:Generated_Source\PSoC5/cyPm.c **** *
1262:Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1263:Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1264:Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1265:Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1266:Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1267:Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1268:Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1269:Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1270:Generated_Source\PSoC5/cyPm.c **** *
1271:Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1272:Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1273:Generated_Source\PSoC5/cyPm.c **** *
1274:Generated_Source\PSoC5/cyPm.c **** *  \param mask: Bits in the shadow register to clear.
1275:Generated_Source\PSoC5/cyPm.c **** *
1276:Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1277:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1278:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1279:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1280:Generated_Source\PSoC5/cyPm.c **** *
1281:Generated_Source\PSoC5/cyPm.c **** * \return
1282:Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1283:Generated_Source\PSoC5/cyPm.c **** *
1284:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1285:Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1286:Generated_Source\PSoC5/cyPm.c **** {
 1504              		.loc 1 1286 0
 1505              		.cfi_startproc
 1506              		@ args = 0, pretend = 0, frame = 16
 1507              		@ frame_needed = 1, uses_anonymous_args = 0
 1508 0000 80B5     		push	{r7, lr}
 1509              		.cfi_def_cfa_offset 8
 1510              		.cfi_offset 7, -8
 1511              		.cfi_offset 14, -4
 1512 0002 84B0     		sub	sp, sp, #16
 1513              		.cfi_def_cfa_offset 24
 1514 0004 00AF     		add	r7, sp, #0
 1515              		.cfi_def_cfa_register 7
 1516 0006 0346     		mov	r3, r0
 1517 0008 FB71     		strb	r3, [r7, #7]
1287:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1288:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1289:Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1290:Generated_Source\PSoC5/cyPm.c **** 
1291:Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1292:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1518              		.loc 1 1292 0
 1519 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1520 000e 0346     		mov	r3, r0
 1521 0010 FB73     		strb	r3, [r7, #15]
1293:Generated_Source\PSoC5/cyPm.c **** 
1294:Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1295:Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1522              		.loc 1 1295 0
 1523 0012 104B     		ldr	r3, .L88
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 51


 1524 0014 1B78     		ldrb	r3, [r3]
 1525 0016 DAB2     		uxtb	r2, r3
 1526 0018 0F4B     		ldr	r3, .L88+4
 1527 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1528 001c 1343     		orrs	r3, r3, r2
 1529 001e DAB2     		uxtb	r2, r3
 1530 0020 0D4B     		ldr	r3, .L88+4
 1531 0022 1A70     		strb	r2, [r3]
1296:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 1532              		.loc 1 1296 0
 1533 0024 0C4B     		ldr	r3, .L88+4
 1534 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1535 0028 03F00703 		and	r3, r3, #7
 1536 002c BB73     		strb	r3, [r7, #14]
1297:Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1537              		.loc 1 1297 0
 1538 002e FB79     		ldrb	r3, [r7, #7]
 1539 0030 DB43     		mvns	r3, r3
 1540 0032 DAB2     		uxtb	r2, r3
 1541 0034 084B     		ldr	r3, .L88+4
 1542 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1543 0038 1340     		ands	r3, r3, r2
 1544 003a DAB2     		uxtb	r2, r3
 1545 003c 064B     		ldr	r3, .L88+4
 1546 003e 1A70     		strb	r2, [r3]
1298:Generated_Source\PSoC5/cyPm.c **** 
1299:Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1300:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1547              		.loc 1 1300 0
 1548 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1549 0042 1846     		mov	r0, r3
 1550 0044 FFF7FEFF 		bl	CyExitCriticalSection
1301:Generated_Source\PSoC5/cyPm.c **** 
1302:Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
 1551              		.loc 1 1302 0
 1552 0048 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1303:Generated_Source\PSoC5/cyPm.c **** }
 1553              		.loc 1 1303 0
 1554 004a 1846     		mov	r0, r3
 1555 004c 1037     		adds	r7, r7, #16
 1556              		.cfi_def_cfa_offset 8
 1557 004e BD46     		mov	sp, r7
 1558              		.cfi_def_cfa_register 13
 1559              		@ sp needed
 1560 0050 80BD     		pop	{r7, pc}
 1561              	.L89:
 1562 0052 00BF     		.align	2
 1563              	.L88:
 1564 0054 90430040 		.word	1073759120
 1565 0058 42000000 		.word	interruptStatus.5017
 1566              		.cfi_endproc
 1567              	.LFE6:
 1568              		.size	CyPmReadStatus, .-CyPmReadStatus
 1569              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1570              		.align	2
 1571              		.thumb
 1572              		.thumb_func
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 52


 1573              		.type	CyPmHibSaveSet, %function
 1574              	CyPmHibSaveSet:
 1575              	.LFB7:
1304:Generated_Source\PSoC5/cyPm.c **** 
1305:Generated_Source\PSoC5/cyPm.c **** 
1306:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1307:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1308:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1309:Generated_Source\PSoC5/cyPm.c **** *
1310:Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1311:Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1312:Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1313:Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1314:Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1315:Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1316:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1317:Generated_Source\PSoC5/cyPm.c **** *
1318:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1319:Generated_Source\PSoC5/cyPm.c **** *  No
1320:Generated_Source\PSoC5/cyPm.c **** *
1321:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1322:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1323:Generated_Source\PSoC5/cyPm.c **** {
 1576              		.loc 1 1323 0
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 0
 1579              		@ frame_needed = 1, uses_anonymous_args = 0
 1580 0000 80B5     		push	{r7, lr}
 1581              		.cfi_def_cfa_offset 8
 1582              		.cfi_offset 7, -8
 1583              		.cfi_offset 14, -4
 1584 0002 00AF     		add	r7, sp, #0
 1585              		.cfi_def_cfa_register 7
1324:Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1325:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1586              		.loc 1 1325 0
 1587 0004 314B     		ldr	r3, .L94
 1588 0006 1B78     		ldrb	r3, [r3]
 1589 0008 DBB2     		uxtb	r3, r3
 1590 000a 03F00403 		and	r3, r3, #4
 1591 000e 002B     		cmp	r3, #0
 1592 0010 07D0     		beq	.L91
1326:Generated_Source\PSoC5/cyPm.c ****     {
1327:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1328:Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1329:Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1330:Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1331:Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1332:Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1333:Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1334:Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1335:Generated_Source\PSoC5/cyPm.c ****         * restoration.
1336:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1337:Generated_Source\PSoC5/cyPm.c **** 
1338:Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1339:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1593              		.loc 1 1339 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 53


 1594 0012 2E4A     		ldr	r2, .L94
 1595 0014 2D4B     		ldr	r3, .L94
 1596 0016 1B78     		ldrb	r3, [r3]
 1597 0018 DBB2     		uxtb	r3, r3
 1598 001a 23F00403 		bic	r3, r3, #4
 1599 001e DBB2     		uxtb	r3, r3
 1600 0020 1370     		strb	r3, [r2]
 1601              	.L91:
1340:Generated_Source\PSoC5/cyPm.c ****     }
1341:Generated_Source\PSoC5/cyPm.c **** 
1342:Generated_Source\PSoC5/cyPm.c **** 
1343:Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1344:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1602              		.loc 1 1344 0
 1603 0022 0120     		movs	r0, #1
 1604 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
 1605 0028 0346     		mov	r3, r0
 1606 002a 1A46     		mov	r2, r3
 1607 002c 284B     		ldr	r3, .L94+4
 1608 002e 1A70     		strb	r2, [r3]
1345:Generated_Source\PSoC5/cyPm.c **** 
1346:Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1347:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1609              		.loc 1 1347 0
 1610 0030 284B     		ldr	r3, .L94+8
 1611 0032 1B78     		ldrb	r3, [r3]
 1612 0034 DBB2     		uxtb	r3, r3
 1613 0036 03F00203 		and	r3, r3, #2
1348:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1614              		.loc 1 1348 0
 1615 003a 002B     		cmp	r3, #0
 1616 003c 14BF     		ite	ne
 1617 003e 0123     		movne	r3, #1
 1618 0040 0023     		moveq	r3, #0
 1619 0042 DBB2     		uxtb	r3, r3
 1620 0044 1A46     		mov	r2, r3
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1621              		.loc 1 1347 0
 1622 0046 224B     		ldr	r3, .L94+4
 1623 0048 5A70     		strb	r2, [r3, #1]
1349:Generated_Source\PSoC5/cyPm.c **** 
1350:Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1351:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1624              		.loc 1 1351 0
 1625 004a 224B     		ldr	r3, .L94+8
 1626 004c 1B78     		ldrb	r3, [r3]
 1627 004e DBB2     		uxtb	r3, r3
 1628 0050 03F00403 		and	r3, r3, #4
1352:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1629              		.loc 1 1352 0
 1630 0054 002B     		cmp	r3, #0
 1631 0056 14BF     		ite	ne
 1632 0058 0123     		movne	r3, #1
 1633 005a 0023     		moveq	r3, #0
 1634 005c DBB2     		uxtb	r3, r3
 1635 005e 1A46     		mov	r2, r3
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 54


 1636              		.loc 1 1351 0
 1637 0060 1B4B     		ldr	r3, .L94+4
 1638 0062 9A70     		strb	r2, [r3, #2]
1353:Generated_Source\PSoC5/cyPm.c **** 
1354:Generated_Source\PSoC5/cyPm.c **** 
1355:Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1356:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1639              		.loc 1 1356 0
 1640 0064 1C4B     		ldr	r3, .L94+12
 1641 0066 1B78     		ldrb	r3, [r3]
 1642 0068 DBB2     		uxtb	r3, r3
 1643 006a 03F01003 		and	r3, r3, #16
 1644 006e 002B     		cmp	r3, #0
 1645 0070 0BD1     		bne	.L92
1357:Generated_Source\PSoC5/cyPm.c ****     {
1358:Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1359:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1646              		.loc 1 1359 0
 1647 0072 174B     		ldr	r3, .L94+4
 1648 0074 0022     		movs	r2, #0
 1649 0076 DA70     		strb	r2, [r3, #3]
1360:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1650              		.loc 1 1360 0
 1651 0078 174A     		ldr	r2, .L94+12
 1652 007a 174B     		ldr	r3, .L94+12
 1653 007c 1B78     		ldrb	r3, [r3]
 1654 007e DBB2     		uxtb	r3, r3
 1655 0080 43F01003 		orr	r3, r3, #16
 1656 0084 DBB2     		uxtb	r3, r3
 1657 0086 1370     		strb	r3, [r2]
 1658 0088 02E0     		b	.L93
 1659              	.L92:
1361:Generated_Source\PSoC5/cyPm.c ****     }
1362:Generated_Source\PSoC5/cyPm.c ****     else
1363:Generated_Source\PSoC5/cyPm.c ****     {
1364:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1660              		.loc 1 1364 0
 1661 008a 114B     		ldr	r3, .L94+4
 1662 008c 0122     		movs	r2, #1
 1663 008e DA70     		strb	r2, [r3, #3]
 1664              	.L93:
1365:Generated_Source\PSoC5/cyPm.c ****     }
1366:Generated_Source\PSoC5/cyPm.c **** 
1367:Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1368:Generated_Source\PSoC5/cyPm.c **** 
1369:Generated_Source\PSoC5/cyPm.c **** 
1370:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1371:Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1372:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1373:Generated_Source\PSoC5/cyPm.c **** 
1374:Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1375:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
 1665              		.loc 1 1375 0
 1666 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1376:Generated_Source\PSoC5/cyPm.c **** 
1377:Generated_Source\PSoC5/cyPm.c **** 
1378:Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 55


1379:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1667              		.loc 1 1379 0
 1668 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1380:Generated_Source\PSoC5/cyPm.c **** 
1381:Generated_Source\PSoC5/cyPm.c **** 
1382:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1383:Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1384:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1669              		.loc 1 1385 0
 1670 0098 104B     		ldr	r3, .L94+16
 1671 009a 1B78     		ldrb	r3, [r3]
 1672 009c DAB2     		uxtb	r2, r3
 1673 009e 0C4B     		ldr	r3, .L94+4
 1674 00a0 DA71     		strb	r2, [r3, #7]
1386:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1675              		.loc 1 1386 0
 1676 00a2 0F4B     		ldr	r3, .L94+20
 1677 00a4 1B78     		ldrb	r3, [r3]
 1678 00a6 DAB2     		uxtb	r2, r3
 1679 00a8 094B     		ldr	r3, .L94+4
 1680 00aa 1A72     		strb	r2, [r3, #8]
1387:Generated_Source\PSoC5/cyPm.c ****     
1388:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1389:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.wakeupTrim3 = CY_PM_PWRSYS_WAKE_TR3_REG;
 1681              		.loc 1 1389 0
 1682 00ac 0D4B     		ldr	r3, .L94+24
 1683 00ae 1B78     		ldrb	r3, [r3]
 1684 00b0 DAB2     		uxtb	r2, r3
 1685 00b2 074B     		ldr	r3, .L94+4
 1686 00b4 5A72     		strb	r2, [r3, #9]
1390:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1391:Generated_Source\PSoC5/cyPm.c **** 
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1687              		.loc 1 1392 0
 1688 00b6 094B     		ldr	r3, .L94+16
 1689 00b8 FF22     		movs	r2, #255
 1690 00ba 1A70     		strb	r2, [r3]
1393:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1691              		.loc 1 1393 0
 1692 00bc 084B     		ldr	r3, .L94+20
 1693 00be B022     		movs	r2, #176
 1694 00c0 1A70     		strb	r2, [r3]
1394:Generated_Source\PSoC5/cyPm.c ****     
1395:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1396:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = CY_PM_PWRSYS_WAKE_TR3;
 1695              		.loc 1 1396 0
 1696 00c2 084B     		ldr	r3, .L94+24
 1697 00c4 FF22     		movs	r2, #255
 1698 00c6 1A70     		strb	r2, [r3]
1397:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1398:Generated_Source\PSoC5/cyPm.c **** }
 1699              		.loc 1 1398 0
 1700 00c8 00BF     		nop
 1701 00ca 80BD     		pop	{r7, pc}
 1702              	.L95:
 1703              		.align	2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 56


 1704              	.L94:
 1705 00cc 31430040 		.word	1073759025
 1706 00d0 00000000 		.word	cyPmBackup
 1707 00d4 00430040 		.word	1073758976
 1708 00d8 83460040 		.word	1073759875
 1709 00dc 85460040 		.word	1073759877
 1710 00e0 86460040 		.word	1073759878
 1711 00e4 8A460040 		.word	1073759882
 1712              		.cfi_endproc
 1713              	.LFE7:
 1714              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1715              		.section	.text.CyPmHibRestore,"ax",%progbits
 1716              		.align	2
 1717              		.thumb
 1718              		.thumb_func
 1719              		.type	CyPmHibRestore, %function
 1720              	CyPmHibRestore:
 1721              	.LFB8:
1399:Generated_Source\PSoC5/cyPm.c **** 
1400:Generated_Source\PSoC5/cyPm.c **** 
1401:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1402:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1403:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1404:Generated_Source\PSoC5/cyPm.c **** *
1405:Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1406:Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1407:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1408:Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1409:Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1410:Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1411:Generated_Source\PSoC5/cyPm.c **** *
1412:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1413:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1414:Generated_Source\PSoC5/cyPm.c **** {
 1722              		.loc 1 1414 0
 1723              		.cfi_startproc
 1724              		@ args = 0, pretend = 0, frame = 0
 1725              		@ frame_needed = 1, uses_anonymous_args = 0
 1726 0000 80B5     		push	{r7, lr}
 1727              		.cfi_def_cfa_offset 8
 1728              		.cfi_offset 7, -8
 1729              		.cfi_offset 14, -4
 1730 0002 00AF     		add	r7, sp, #0
 1731              		.cfi_def_cfa_register 7
1415:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1416:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1732              		.loc 1 1416 0
 1733 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1417:Generated_Source\PSoC5/cyPm.c **** 
1418:Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1419:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1734              		.loc 1 1419 0
 1735 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1420:Generated_Source\PSoC5/cyPm.c **** 
1421:Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1422:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1736              		.loc 1 1422 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 57


 1737 000c 154B     		ldr	r3, .L100
 1738 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1739 0010 012B     		cmp	r3, #1
 1740 0012 01D1     		bne	.L97
1423:Generated_Source\PSoC5/cyPm.c ****     {
1424:Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1425:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1741              		.loc 1 1425 0
 1742 0014 FFF7FEFF 		bl	CyILO_Start1K
 1743              	.L97:
1426:Generated_Source\PSoC5/cyPm.c ****     }
1427:Generated_Source\PSoC5/cyPm.c **** 
1428:Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1429:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1744              		.loc 1 1429 0
 1745 0018 124B     		ldr	r3, .L100
 1746 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1747 001c 012B     		cmp	r3, #1
 1748 001e 01D1     		bne	.L98
1430:Generated_Source\PSoC5/cyPm.c ****     {
1431:Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1432:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1749              		.loc 1 1432 0
 1750 0020 FFF7FEFF 		bl	CyILO_Start100K
 1751              	.L98:
1433:Generated_Source\PSoC5/cyPm.c ****     }
1434:Generated_Source\PSoC5/cyPm.c **** 
1435:Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1436:Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1752              		.loc 1 1436 0
 1753 0024 0F4B     		ldr	r3, .L100
 1754 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1755 0028 1846     		mov	r0, r3
 1756 002a FFF7FEFF 		bl	CyILO_SetPowerMode
1437:Generated_Source\PSoC5/cyPm.c **** 
1438:Generated_Source\PSoC5/cyPm.c **** 
1439:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1757              		.loc 1 1439 0
 1758 002e 0D4B     		ldr	r3, .L100
 1759 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1760 0032 002B     		cmp	r3, #0
 1761 0034 07D1     		bne	.L99
1440:Generated_Source\PSoC5/cyPm.c ****     {
1441:Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1442:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1762              		.loc 1 1442 0
 1763 0036 0C4A     		ldr	r2, .L100+4
 1764 0038 0B4B     		ldr	r3, .L100+4
 1765 003a 1B78     		ldrb	r3, [r3]
 1766 003c DBB2     		uxtb	r3, r3
 1767 003e 23F01003 		bic	r3, r3, #16
 1768 0042 DBB2     		uxtb	r3, r3
 1769 0044 1370     		strb	r3, [r2]
 1770              	.L99:
1443:Generated_Source\PSoC5/cyPm.c ****     }
1444:Generated_Source\PSoC5/cyPm.c **** 
1445:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 58


1446:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1447:Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1448:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1771              		.loc 1 1449 0
 1772 0046 094B     		ldr	r3, .L100+8
 1773 0048 064A     		ldr	r2, .L100
 1774 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 1775 004c 1A70     		strb	r2, [r3]
1450:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1776              		.loc 1 1450 0
 1777 004e 084B     		ldr	r3, .L100+12
 1778 0050 044A     		ldr	r2, .L100
 1779 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1780 0054 1A70     		strb	r2, [r3]
1451:Generated_Source\PSoC5/cyPm.c **** 
1452:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1453:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = cyPmBackup.wakeupTrim3;
 1781              		.loc 1 1453 0
 1782 0056 074B     		ldr	r3, .L100+16
 1783 0058 024A     		ldr	r2, .L100
 1784 005a 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 1785 005c 1A70     		strb	r2, [r3]
1454:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1455:Generated_Source\PSoC5/cyPm.c **** }
 1786              		.loc 1 1455 0
 1787 005e 00BF     		nop
 1788 0060 80BD     		pop	{r7, pc}
 1789              	.L101:
 1790 0062 00BF     		.align	2
 1791              	.L100:
 1792 0064 00000000 		.word	cyPmBackup
 1793 0068 83460040 		.word	1073759875
 1794 006c 85460040 		.word	1073759877
 1795 0070 86460040 		.word	1073759878
 1796 0074 8A460040 		.word	1073759882
 1797              		.cfi_endproc
 1798              	.LFE8:
 1799              		.size	CyPmHibRestore, .-CyPmHibRestore
 1800              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1801              		.align	2
 1802              		.global	CyPmCtwSetInterval
 1803              		.thumb
 1804              		.thumb_func
 1805              		.type	CyPmCtwSetInterval, %function
 1806              	CyPmCtwSetInterval:
 1807              	.LFB9:
1456:Generated_Source\PSoC5/cyPm.c **** 
1457:Generated_Source\PSoC5/cyPm.c **** 
1458:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1459:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1460:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1461:Generated_Source\PSoC5/cyPm.c **** *
1462:Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1463:Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1464:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1465:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 59


1466:Generated_Source\PSoC5/cyPm.c **** *
1467:Generated_Source\PSoC5/cyPm.c **** *  \param ctwInterval: the CTW interval to be set.
1468:Generated_Source\PSoC5/cyPm.c **** *
1469:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1470:Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1471:Generated_Source\PSoC5/cyPm.c **** *
1472:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1473:Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1474:Generated_Source\PSoC5/cyPm.c **** {
 1808              		.loc 1 1474 0
 1809              		.cfi_startproc
 1810              		@ args = 0, pretend = 0, frame = 8
 1811              		@ frame_needed = 1, uses_anonymous_args = 0
 1812 0000 80B5     		push	{r7, lr}
 1813              		.cfi_def_cfa_offset 8
 1814              		.cfi_offset 7, -8
 1815              		.cfi_offset 14, -4
 1816 0002 82B0     		sub	sp, sp, #8
 1817              		.cfi_def_cfa_offset 16
 1818 0004 00AF     		add	r7, sp, #0
 1819              		.cfi_def_cfa_register 7
 1820 0006 0346     		mov	r3, r0
 1821 0008 FB71     		strb	r3, [r7, #7]
1475:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1476:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1822              		.loc 1 1476 0
 1823 000a 204A     		ldr	r2, .L108
 1824 000c 1F4B     		ldr	r3, .L108
 1825 000e 1B78     		ldrb	r3, [r3]
 1826 0010 DBB2     		uxtb	r3, r3
 1827 0012 23F00803 		bic	r3, r3, #8
 1828 0016 DBB2     		uxtb	r3, r3
 1829 0018 1370     		strb	r3, [r2]
1477:Generated_Source\PSoC5/cyPm.c **** 
1478:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1479:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1830              		.loc 1 1479 0
 1831 001a FFF7FEFF 		bl	CyILO_Start1K
1480:Generated_Source\PSoC5/cyPm.c **** 
1481:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1482:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1832              		.loc 1 1482 0
 1833 001e 1B4B     		ldr	r3, .L108
 1834 0020 1B78     		ldrb	r3, [r3]
 1835 0022 DBB2     		uxtb	r3, r3
 1836 0024 03F00403 		and	r3, r3, #4
 1837 0028 002B     		cmp	r3, #0
 1838 002a 19D0     		beq	.L103
1483:Generated_Source\PSoC5/cyPm.c ****     {
1484:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1485:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1839              		.loc 1 1485 0
 1840 002c 184B     		ldr	r3, .L108+4
 1841 002e 1B78     		ldrb	r3, [r3]
 1842 0030 DBB2     		uxtb	r3, r3
 1843 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1844 0034 9A42     		cmp	r2, r3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 60


 1845 0036 24D0     		beq	.L107
1486:Generated_Source\PSoC5/cyPm.c ****         {
1487:Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1488:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1846              		.loc 1 1488 0
 1847 0038 144A     		ldr	r2, .L108
 1848 003a 144B     		ldr	r3, .L108
 1849 003c 1B78     		ldrb	r3, [r3]
 1850 003e DBB2     		uxtb	r3, r3
 1851 0040 23F00403 		bic	r3, r3, #4
 1852 0044 DBB2     		uxtb	r3, r3
 1853 0046 1370     		strb	r3, [r2]
1489:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1854              		.loc 1 1489 0
 1855 0048 114A     		ldr	r2, .L108+4
 1856 004a FB79     		ldrb	r3, [r7, #7]
 1857 004c 1370     		strb	r3, [r2]
1490:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1858              		.loc 1 1490 0
 1859 004e 0F4A     		ldr	r2, .L108
 1860 0050 0E4B     		ldr	r3, .L108
 1861 0052 1B78     		ldrb	r3, [r3]
 1862 0054 DBB2     		uxtb	r3, r3
 1863 0056 43F00403 		orr	r3, r3, #4
 1864 005a DBB2     		uxtb	r3, r3
 1865 005c 1370     		strb	r3, [r2]
1491:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1492:Generated_Source\PSoC5/cyPm.c ****     }
1493:Generated_Source\PSoC5/cyPm.c ****     else
1494:Generated_Source\PSoC5/cyPm.c ****     {
1495:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1496:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1497:Generated_Source\PSoC5/cyPm.c ****         {
1498:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1499:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1500:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1501:Generated_Source\PSoC5/cyPm.c **** 
1502:Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1503:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1504:Generated_Source\PSoC5/cyPm.c ****     }
1505:Generated_Source\PSoC5/cyPm.c **** }
 1866              		.loc 1 1505 0
 1867 005e 10E0     		b	.L107
 1868              	.L103:
1496:Generated_Source\PSoC5/cyPm.c ****         {
 1869              		.loc 1 1496 0
 1870 0060 0B4B     		ldr	r3, .L108+4
 1871 0062 1B78     		ldrb	r3, [r3]
 1872 0064 DBB2     		uxtb	r3, r3
 1873 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1874 0068 9A42     		cmp	r2, r3
 1875 006a 02D0     		beq	.L106
1499:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 1876              		.loc 1 1499 0
 1877 006c 084A     		ldr	r2, .L108+4
 1878 006e FB79     		ldrb	r3, [r7, #7]
 1879 0070 1370     		strb	r3, [r2]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 61


 1880              	.L106:
1503:Generated_Source\PSoC5/cyPm.c ****     }
 1881              		.loc 1 1503 0
 1882 0072 064A     		ldr	r2, .L108
 1883 0074 054B     		ldr	r3, .L108
 1884 0076 1B78     		ldrb	r3, [r3]
 1885 0078 DBB2     		uxtb	r3, r3
 1886 007a 43F00403 		orr	r3, r3, #4
 1887 007e DBB2     		uxtb	r3, r3
 1888 0080 1370     		strb	r3, [r2]
 1889              	.L107:
 1890              		.loc 1 1505 0
 1891 0082 00BF     		nop
 1892 0084 0837     		adds	r7, r7, #8
 1893              		.cfi_def_cfa_offset 8
 1894 0086 BD46     		mov	sp, r7
 1895              		.cfi_def_cfa_register 13
 1896              		@ sp needed
 1897 0088 80BD     		pop	{r7, pc}
 1898              	.L109:
 1899 008a 00BF     		.align	2
 1900              	.L108:
 1901 008c 82430040 		.word	1073759106
 1902 0090 81430040 		.word	1073759105
 1903              		.cfi_endproc
 1904              	.LFE9:
 1905              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1906              		.section	.text.CyPmOppsSet,"ax",%progbits
 1907              		.align	2
 1908              		.global	CyPmOppsSet
 1909              		.thumb
 1910              		.thumb_func
 1911              		.type	CyPmOppsSet, %function
 1912              	CyPmOppsSet:
 1913              	.LFB10:
1506:Generated_Source\PSoC5/cyPm.c **** 
1507:Generated_Source\PSoC5/cyPm.c **** 
1508:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1509:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1510:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1511:Generated_Source\PSoC5/cyPm.c **** *
1512:Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1513:Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1514:Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1515:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1516:Generated_Source\PSoC5/cyPm.c **** *
1517:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1518:Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1519:Generated_Source\PSoC5/cyPm.c **** {
 1914              		.loc 1 1519 0
 1915              		.cfi_startproc
 1916              		@ args = 0, pretend = 0, frame = 0
 1917              		@ frame_needed = 1, uses_anonymous_args = 0
 1918 0000 80B5     		push	{r7, lr}
 1919              		.cfi_def_cfa_offset 8
 1920              		.cfi_offset 7, -8
 1921              		.cfi_offset 14, -4
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 62


 1922 0002 00AF     		add	r7, sp, #0
 1923              		.cfi_def_cfa_register 7
1520:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1521:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1924              		.loc 1 1521 0
 1925 0004 0D4B     		ldr	r3, .L112
 1926 0006 1B78     		ldrb	r3, [r3]
 1927 0008 DBB2     		uxtb	r3, r3
 1928 000a 03F00103 		and	r3, r3, #1
 1929 000e 002B     		cmp	r3, #0
 1930 0010 01D1     		bne	.L111
1522:Generated_Source\PSoC5/cyPm.c ****     {
1523:Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1524:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1931              		.loc 1 1524 0
 1932 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1933              	.L111:
1525:Generated_Source\PSoC5/cyPm.c ****     }
1526:Generated_Source\PSoC5/cyPm.c **** 
1527:Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1528:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1934              		.loc 1 1528 0
 1935 0016 0A4A     		ldr	r2, .L112+4
 1936 0018 094B     		ldr	r3, .L112+4
 1937 001a 1B78     		ldrb	r3, [r3]
 1938 001c DBB2     		uxtb	r3, r3
 1939 001e 23F02003 		bic	r3, r3, #32
 1940 0022 DBB2     		uxtb	r3, r3
 1941 0024 1370     		strb	r3, [r2]
1529:Generated_Source\PSoC5/cyPm.c **** 
1530:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1531:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1942              		.loc 1 1531 0
 1943 0026 064A     		ldr	r2, .L112+4
 1944 0028 054B     		ldr	r3, .L112+4
 1945 002a 1B78     		ldrb	r3, [r3]
 1946 002c DBB2     		uxtb	r3, r3
 1947 002e 43F01003 		orr	r3, r3, #16
 1948 0032 DBB2     		uxtb	r3, r3
 1949 0034 1370     		strb	r3, [r2]
1532:Generated_Source\PSoC5/cyPm.c **** }
 1950              		.loc 1 1532 0
 1951 0036 00BF     		nop
 1952 0038 80BD     		pop	{r7, pc}
 1953              	.L113:
 1954 003a 00BF     		.align	2
 1955              	.L112:
 1956 003c 08430040 		.word	1073758984
 1957 0040 82430040 		.word	1073759106
 1958              		.cfi_endproc
 1959              	.LFE10:
 1960              		.size	CyPmOppsSet, .-CyPmOppsSet
 1961              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1962              		.align	2
 1963              		.global	CyPmFtwSetInterval
 1964              		.thumb
 1965              		.thumb_func
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 63


 1966              		.type	CyPmFtwSetInterval, %function
 1967              	CyPmFtwSetInterval:
 1968              	.LFB11:
1533:Generated_Source\PSoC5/cyPm.c **** 
1534:Generated_Source\PSoC5/cyPm.c **** 
1535:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1536:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1537:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1538:Generated_Source\PSoC5/cyPm.c **** *
1539:Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1540:Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1541:Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1542:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1543:Generated_Source\PSoC5/cyPm.c **** *
1544:Generated_Source\PSoC5/cyPm.c **** *  \param ftwInterval The FTW counter interval.
1545:Generated_Source\PSoC5/cyPm.c **** *
1546:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1547:Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1548:Generated_Source\PSoC5/cyPm.c **** *
1549:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1550:Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1551:Generated_Source\PSoC5/cyPm.c **** {
 1969              		.loc 1 1551 0
 1970              		.cfi_startproc
 1971              		@ args = 0, pretend = 0, frame = 8
 1972              		@ frame_needed = 1, uses_anonymous_args = 0
 1973 0000 80B5     		push	{r7, lr}
 1974              		.cfi_def_cfa_offset 8
 1975              		.cfi_offset 7, -8
 1976              		.cfi_offset 14, -4
 1977 0002 82B0     		sub	sp, sp, #8
 1978              		.cfi_def_cfa_offset 16
 1979 0004 00AF     		add	r7, sp, #0
 1980              		.cfi_def_cfa_register 7
 1981 0006 0346     		mov	r3, r0
 1982 0008 FB71     		strb	r3, [r7, #7]
1552:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1553:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1983              		.loc 1 1553 0
 1984 000a 204A     		ldr	r2, .L120
 1985 000c 1F4B     		ldr	r3, .L120
 1986 000e 1B78     		ldrb	r3, [r3]
 1987 0010 DBB2     		uxtb	r3, r3
 1988 0012 23F00203 		bic	r3, r3, #2
 1989 0016 DBB2     		uxtb	r3, r3
 1990 0018 1370     		strb	r3, [r2]
1554:Generated_Source\PSoC5/cyPm.c **** 
1555:Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1556:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1991              		.loc 1 1556 0
 1992 001a FFF7FEFF 		bl	CyILO_Start100K
1557:Generated_Source\PSoC5/cyPm.c **** 
1558:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1559:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1993              		.loc 1 1559 0
 1994 001e 1B4B     		ldr	r3, .L120
 1995 0020 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 64


 1996 0022 DBB2     		uxtb	r3, r3
 1997 0024 03F00103 		and	r3, r3, #1
 1998 0028 002B     		cmp	r3, #0
 1999 002a 19D0     		beq	.L115
1560:Generated_Source\PSoC5/cyPm.c ****     {
1561:Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1562:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 2000              		.loc 1 1562 0
 2001 002c 184B     		ldr	r3, .L120+4
 2002 002e 1B78     		ldrb	r3, [r3]
 2003 0030 DBB2     		uxtb	r3, r3
 2004 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 2005 0034 9A42     		cmp	r2, r3
 2006 0036 24D0     		beq	.L119
1563:Generated_Source\PSoC5/cyPm.c ****         {
1564:Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1565:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 2007              		.loc 1 1565 0
 2008 0038 144A     		ldr	r2, .L120
 2009 003a 144B     		ldr	r3, .L120
 2010 003c 1B78     		ldrb	r3, [r3]
 2011 003e DBB2     		uxtb	r3, r3
 2012 0040 23F00103 		bic	r3, r3, #1
 2013 0044 DBB2     		uxtb	r3, r3
 2014 0046 1370     		strb	r3, [r2]
1566:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 2015              		.loc 1 1566 0
 2016 0048 114A     		ldr	r2, .L120+4
 2017 004a FB79     		ldrb	r3, [r7, #7]
 2018 004c 1370     		strb	r3, [r2]
1567:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 2019              		.loc 1 1567 0
 2020 004e 0F4A     		ldr	r2, .L120
 2021 0050 0E4B     		ldr	r3, .L120
 2022 0052 1B78     		ldrb	r3, [r3]
 2023 0054 DBB2     		uxtb	r3, r3
 2024 0056 43F00103 		orr	r3, r3, #1
 2025 005a DBB2     		uxtb	r3, r3
 2026 005c 1370     		strb	r3, [r2]
1568:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1569:Generated_Source\PSoC5/cyPm.c ****     }
1570:Generated_Source\PSoC5/cyPm.c ****     else
1571:Generated_Source\PSoC5/cyPm.c ****     {
1572:Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1573:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1574:Generated_Source\PSoC5/cyPm.c ****         {
1575:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1576:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1577:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1578:Generated_Source\PSoC5/cyPm.c **** 
1579:Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1580:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1581:Generated_Source\PSoC5/cyPm.c ****     }
1582:Generated_Source\PSoC5/cyPm.c **** }
 2027              		.loc 1 1582 0
 2028 005e 10E0     		b	.L119
 2029              	.L115:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 65


1573:Generated_Source\PSoC5/cyPm.c ****         {
 2030              		.loc 1 1573 0
 2031 0060 0B4B     		ldr	r3, .L120+4
 2032 0062 1B78     		ldrb	r3, [r3]
 2033 0064 DBB2     		uxtb	r3, r3
 2034 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 2035 0068 9A42     		cmp	r2, r3
 2036 006a 02D0     		beq	.L118
1576:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2037              		.loc 1 1576 0
 2038 006c 084A     		ldr	r2, .L120+4
 2039 006e FB79     		ldrb	r3, [r7, #7]
 2040 0070 1370     		strb	r3, [r2]
 2041              	.L118:
1580:Generated_Source\PSoC5/cyPm.c ****     }
 2042              		.loc 1 1580 0
 2043 0072 064A     		ldr	r2, .L120
 2044 0074 054B     		ldr	r3, .L120
 2045 0076 1B78     		ldrb	r3, [r3]
 2046 0078 DBB2     		uxtb	r3, r3
 2047 007a 43F00103 		orr	r3, r3, #1
 2048 007e DBB2     		uxtb	r3, r3
 2049 0080 1370     		strb	r3, [r2]
 2050              	.L119:
 2051              		.loc 1 1582 0
 2052 0082 00BF     		nop
 2053 0084 0837     		adds	r7, r7, #8
 2054              		.cfi_def_cfa_offset 8
 2055 0086 BD46     		mov	sp, r7
 2056              		.cfi_def_cfa_register 13
 2057              		@ sp needed
 2058 0088 80BD     		pop	{r7, pc}
 2059              	.L121:
 2060 008a 00BF     		.align	2
 2061              	.L120:
 2062 008c 82430040 		.word	1073759106
 2063 0090 80430040 		.word	1073759104
 2064              		.cfi_endproc
 2065              	.LFE11:
 2066              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2067              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 2068              		.align	2
 2069              		.thumb
 2070              		.thumb_func
 2071              		.type	CyPmHibSlpSaveSet, %function
 2072              	CyPmHibSlpSaveSet:
 2073              	.LFB12:
1583:Generated_Source\PSoC5/cyPm.c **** 
1584:Generated_Source\PSoC5/cyPm.c **** 
1585:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1586:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1587:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1588:Generated_Source\PSoC5/cyPm.c **** *
1589:Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1590:Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1591:Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1592:Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 66


1593:Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1594:Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1595:Generated_Source\PSoC5/cyPm.c **** *
1596:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1597:Generated_Source\PSoC5/cyPm.c **** *  No
1598:Generated_Source\PSoC5/cyPm.c **** *
1599:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1600:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1601:Generated_Source\PSoC5/cyPm.c **** {
 2074              		.loc 1 1601 0
 2075              		.cfi_startproc
 2076              		@ args = 0, pretend = 0, frame = 0
 2077              		@ frame_needed = 1, uses_anonymous_args = 0
 2078              		@ link register save eliminated.
 2079 0000 80B4     		push	{r7}
 2080              		.cfi_def_cfa_offset 4
 2081              		.cfi_offset 7, -4
 2082 0002 00AF     		add	r7, sp, #0
 2083              		.cfi_def_cfa_register 7
1602:Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 2084              		.loc 1 1603 0
 2085 0004 804B     		ldr	r3, .L126
 2086 0006 1B78     		ldrb	r3, [r3]
 2087 0008 DAB2     		uxtb	r2, r3
 2088 000a 804B     		ldr	r3, .L126+4
 2089 000c 9A72     		strb	r2, [r3, #10]
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 2090              		.loc 1 1604 0
 2091 000e 804B     		ldr	r3, .L126+8
 2092 0010 1B78     		ldrb	r3, [r3]
 2093 0012 DAB2     		uxtb	r2, r3
 2094 0014 7D4B     		ldr	r3, .L126+4
 2095 0016 DA72     		strb	r2, [r3, #11]
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 2096              		.loc 1 1605 0
 2097 0018 7E4B     		ldr	r3, .L126+12
 2098 001a 1B78     		ldrb	r3, [r3]
 2099 001c DAB2     		uxtb	r2, r3
 2100 001e 7B4B     		ldr	r3, .L126+4
 2101 0020 1A73     		strb	r2, [r3, #12]
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 2102              		.loc 1 1606 0
 2103 0022 7D4B     		ldr	r3, .L126+16
 2104 0024 1B78     		ldrb	r3, [r3]
 2105 0026 DAB2     		uxtb	r2, r3
 2106 0028 784B     		ldr	r3, .L126+4
 2107 002a 5A73     		strb	r2, [r3, #13]
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 2108              		.loc 1 1607 0
 2109 002c 7B4B     		ldr	r3, .L126+20
 2110 002e 1B78     		ldrb	r3, [r3]
 2111 0030 DAB2     		uxtb	r2, r3
 2112 0032 764B     		ldr	r3, .L126+4
 2113 0034 9A73     		strb	r2, [r3, #14]
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 2114              		.loc 1 1608 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 67


 2115 0036 7A4B     		ldr	r3, .L126+24
 2116 0038 1B78     		ldrb	r3, [r3]
 2117 003a DAB2     		uxtb	r2, r3
 2118 003c 734B     		ldr	r3, .L126+4
 2119 003e DA73     		strb	r2, [r3, #15]
1609:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
 2120              		.loc 1 1609 0
 2121 0040 784B     		ldr	r3, .L126+28
 2122 0042 1B78     		ldrb	r3, [r3]
 2123 0044 DAB2     		uxtb	r2, r3
 2124 0046 714B     		ldr	r3, .L126+4
 2125 0048 1A74     		strb	r2, [r3, #16]
1610:Generated_Source\PSoC5/cyPm.c **** 
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 2126              		.loc 1 1611 0
 2127 004a 774B     		ldr	r3, .L126+32
 2128 004c 1B78     		ldrb	r3, [r3]
 2129 004e DAB2     		uxtb	r2, r3
 2130 0050 6E4B     		ldr	r3, .L126+4
 2131 0052 5A74     		strb	r2, [r3, #17]
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 2132              		.loc 1 1612 0
 2133 0054 754B     		ldr	r3, .L126+36
 2134 0056 1B78     		ldrb	r3, [r3]
 2135 0058 DAB2     		uxtb	r2, r3
 2136 005a 6C4B     		ldr	r3, .L126+4
 2137 005c 9A74     		strb	r2, [r3, #18]
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 2138              		.loc 1 1613 0
 2139 005e 744B     		ldr	r3, .L126+40
 2140 0060 1B78     		ldrb	r3, [r3]
 2141 0062 DAB2     		uxtb	r2, r3
 2142 0064 694B     		ldr	r3, .L126+4
 2143 0066 DA74     		strb	r2, [r3, #19]
1614:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 2144              		.loc 1 1614 0
 2145 0068 724B     		ldr	r3, .L126+44
 2146 006a 1B78     		ldrb	r3, [r3]
 2147 006c DAB2     		uxtb	r2, r3
 2148 006e 674B     		ldr	r3, .L126+4
 2149 0070 1A75     		strb	r2, [r3, #20]
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 2150              		.loc 1 1615 0
 2151 0072 714B     		ldr	r3, .L126+48
 2152 0074 1B78     		ldrb	r3, [r3]
 2153 0076 DAB2     		uxtb	r2, r3
 2154 0078 644B     		ldr	r3, .L126+4
 2155 007a 5A75     		strb	r2, [r3, #21]
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 2156              		.loc 1 1616 0
 2157 007c 6F4B     		ldr	r3, .L126+52
 2158 007e 1B78     		ldrb	r3, [r3]
 2159 0080 DAB2     		uxtb	r2, r3
 2160 0082 624B     		ldr	r3, .L126+4
 2161 0084 9A75     		strb	r2, [r3, #22]
1617:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 2162              		.loc 1 1617 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 68


 2163 0086 6E4B     		ldr	r3, .L126+56
 2164 0088 1B78     		ldrb	r3, [r3]
 2165 008a DAB2     		uxtb	r2, r3
 2166 008c 5F4B     		ldr	r3, .L126+4
 2167 008e DA75     		strb	r2, [r3, #23]
1618:Generated_Source\PSoC5/cyPm.c **** 
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 2168              		.loc 1 1619 0
 2169 0090 6C4B     		ldr	r3, .L126+60
 2170 0092 1B78     		ldrb	r3, [r3]
 2171 0094 DAB2     		uxtb	r2, r3
 2172 0096 5D4B     		ldr	r3, .L126+4
 2173 0098 1A76     		strb	r2, [r3, #24]
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2174              		.loc 1 1620 0
 2175 009a 6B4B     		ldr	r3, .L126+64
 2176 009c 1B78     		ldrb	r3, [r3]
 2177 009e DAB2     		uxtb	r2, r3
 2178 00a0 5A4B     		ldr	r3, .L126+4
 2179 00a2 5A76     		strb	r2, [r3, #25]
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2180              		.loc 1 1621 0
 2181 00a4 694B     		ldr	r3, .L126+68
 2182 00a6 1B78     		ldrb	r3, [r3]
 2183 00a8 DAB2     		uxtb	r2, r3
 2184 00aa 584B     		ldr	r3, .L126+4
 2185 00ac 9A76     		strb	r2, [r3, #26]
1622:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2186              		.loc 1 1622 0
 2187 00ae 684B     		ldr	r3, .L126+72
 2188 00b0 1B78     		ldrb	r3, [r3]
 2189 00b2 DAB2     		uxtb	r2, r3
 2190 00b4 554B     		ldr	r3, .L126+4
 2191 00b6 DA76     		strb	r2, [r3, #27]
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2192              		.loc 1 1623 0
 2193 00b8 664B     		ldr	r3, .L126+76
 2194 00ba 1B78     		ldrb	r3, [r3]
 2195 00bc DAB2     		uxtb	r2, r3
 2196 00be 534B     		ldr	r3, .L126+4
 2197 00c0 1A77     		strb	r2, [r3, #28]
1624:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2198              		.loc 1 1624 0
 2199 00c2 654B     		ldr	r3, .L126+80
 2200 00c4 1B78     		ldrb	r3, [r3]
 2201 00c6 DAB2     		uxtb	r2, r3
 2202 00c8 504B     		ldr	r3, .L126+4
 2203 00ca 5A77     		strb	r2, [r3, #29]
1625:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2204              		.loc 1 1625 0
 2205 00cc 634B     		ldr	r3, .L126+84
 2206 00ce 1B78     		ldrb	r3, [r3]
 2207 00d0 DAB2     		uxtb	r2, r3
 2208 00d2 4E4B     		ldr	r3, .L126+4
 2209 00d4 9A77     		strb	r2, [r3, #30]
1626:Generated_Source\PSoC5/cyPm.c **** 
1627:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 69


 2210              		.loc 1 1627 0
 2211 00d6 624B     		ldr	r3, .L126+88
 2212 00d8 1B78     		ldrb	r3, [r3]
 2213 00da DAB2     		uxtb	r2, r3
 2214 00dc 4B4B     		ldr	r3, .L126+4
 2215 00de DA77     		strb	r2, [r3, #31]
1628:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2216              		.loc 1 1628 0
 2217 00e0 604B     		ldr	r3, .L126+92
 2218 00e2 1B78     		ldrb	r3, [r3]
 2219 00e4 DAB2     		uxtb	r2, r3
 2220 00e6 494B     		ldr	r3, .L126+4
 2221 00e8 83F82020 		strb	r2, [r3, #32]
1629:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2222              		.loc 1 1629 0
 2223 00ec 5E4B     		ldr	r3, .L126+96
 2224 00ee 1B78     		ldrb	r3, [r3]
 2225 00f0 DAB2     		uxtb	r2, r3
 2226 00f2 464B     		ldr	r3, .L126+4
 2227 00f4 83F82120 		strb	r2, [r3, #33]
1630:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2228              		.loc 1 1630 0
 2229 00f8 5C4B     		ldr	r3, .L126+100
 2230 00fa 1B78     		ldrb	r3, [r3]
 2231 00fc DAB2     		uxtb	r2, r3
 2232 00fe 434B     		ldr	r3, .L126+4
 2233 0100 83F82220 		strb	r2, [r3, #34]
1631:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2234              		.loc 1 1631 0
 2235 0104 5A4B     		ldr	r3, .L126+104
 2236 0106 1B78     		ldrb	r3, [r3]
 2237 0108 DAB2     		uxtb	r2, r3
 2238 010a 404B     		ldr	r3, .L126+4
 2239 010c 83F82320 		strb	r2, [r3, #35]
1632:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2240              		.loc 1 1632 0
 2241 0110 584B     		ldr	r3, .L126+108
 2242 0112 1B78     		ldrb	r3, [r3]
 2243 0114 DAB2     		uxtb	r2, r3
 2244 0116 3D4B     		ldr	r3, .L126+4
 2245 0118 83F82420 		strb	r2, [r3, #36]
1633:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2246              		.loc 1 1633 0
 2247 011c 564B     		ldr	r3, .L126+112
 2248 011e 1B78     		ldrb	r3, [r3]
 2249 0120 DAB2     		uxtb	r2, r3
 2250 0122 3A4B     		ldr	r3, .L126+4
 2251 0124 83F82520 		strb	r2, [r3, #37]
1634:Generated_Source\PSoC5/cyPm.c **** 
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2252              		.loc 1 1635 0
 2253 0128 374B     		ldr	r3, .L126
 2254 012a 0022     		movs	r2, #0
 2255 012c 1A70     		strb	r2, [r3]
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2256              		.loc 1 1636 0
 2257 012e 384B     		ldr	r3, .L126+8
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 70


 2258 0130 0022     		movs	r2, #0
 2259 0132 1A70     		strb	r2, [r3]
1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2260              		.loc 1 1637 0
 2261 0134 374B     		ldr	r3, .L126+12
 2262 0136 0022     		movs	r2, #0
 2263 0138 1A70     		strb	r2, [r3]
1638:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2264              		.loc 1 1638 0
 2265 013a 374B     		ldr	r3, .L126+16
 2266 013c 0022     		movs	r2, #0
 2267 013e 1A70     		strb	r2, [r3]
1639:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2268              		.loc 1 1639 0
 2269 0140 364B     		ldr	r3, .L126+20
 2270 0142 0022     		movs	r2, #0
 2271 0144 1A70     		strb	r2, [r3]
1640:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2272              		.loc 1 1640 0
 2273 0146 364B     		ldr	r3, .L126+24
 2274 0148 0022     		movs	r2, #0
 2275 014a 1A70     		strb	r2, [r3]
1641:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2276              		.loc 1 1641 0
 2277 014c 354B     		ldr	r3, .L126+28
 2278 014e 0022     		movs	r2, #0
 2279 0150 1A70     		strb	r2, [r3]
1642:Generated_Source\PSoC5/cyPm.c **** 
1643:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2280              		.loc 1 1643 0
 2281 0152 354B     		ldr	r3, .L126+32
 2282 0154 0022     		movs	r2, #0
 2283 0156 1A70     		strb	r2, [r3]
1644:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2284              		.loc 1 1644 0
 2285 0158 344B     		ldr	r3, .L126+36
 2286 015a 0022     		movs	r2, #0
 2287 015c 1A70     		strb	r2, [r3]
1645:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2288              		.loc 1 1645 0
 2289 015e 344B     		ldr	r3, .L126+40
 2290 0160 0022     		movs	r2, #0
 2291 0162 1A70     		strb	r2, [r3]
1646:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2292              		.loc 1 1646 0
 2293 0164 334B     		ldr	r3, .L126+44
 2294 0166 0022     		movs	r2, #0
 2295 0168 1A70     		strb	r2, [r3]
1647:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2296              		.loc 1 1647 0
 2297 016a 334B     		ldr	r3, .L126+48
 2298 016c 0022     		movs	r2, #0
 2299 016e 1A70     		strb	r2, [r3]
1648:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2300              		.loc 1 1648 0
 2301 0170 324B     		ldr	r3, .L126+52
 2302 0172 0022     		movs	r2, #0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 71


 2303 0174 1A70     		strb	r2, [r3]
1649:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2304              		.loc 1 1649 0
 2305 0176 324B     		ldr	r3, .L126+56
 2306 0178 0022     		movs	r2, #0
 2307 017a 1A70     		strb	r2, [r3]
1650:Generated_Source\PSoC5/cyPm.c **** 
1651:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2308              		.loc 1 1651 0
 2309 017c 314B     		ldr	r3, .L126+60
 2310 017e 0022     		movs	r2, #0
 2311 0180 1A70     		strb	r2, [r3]
1652:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2312              		.loc 1 1652 0
 2313 0182 314B     		ldr	r3, .L126+64
 2314 0184 0022     		movs	r2, #0
 2315 0186 1A70     		strb	r2, [r3]
1653:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2316              		.loc 1 1653 0
 2317 0188 304B     		ldr	r3, .L126+68
 2318 018a 0022     		movs	r2, #0
 2319 018c 1A70     		strb	r2, [r3]
1654:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2320              		.loc 1 1654 0
 2321 018e 304B     		ldr	r3, .L126+72
 2322 0190 0022     		movs	r2, #0
 2323 0192 1A70     		strb	r2, [r3]
1655:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2324              		.loc 1 1655 0
 2325 0194 2F4B     		ldr	r3, .L126+76
 2326 0196 0022     		movs	r2, #0
 2327 0198 1A70     		strb	r2, [r3]
1656:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2328              		.loc 1 1656 0
 2329 019a 2F4B     		ldr	r3, .L126+80
 2330 019c 0022     		movs	r2, #0
 2331 019e 1A70     		strb	r2, [r3]
1657:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 2332              		.loc 1 1657 0
 2333 01a0 2E4B     		ldr	r3, .L126+84
 2334 01a2 0022     		movs	r2, #0
 2335 01a4 1A70     		strb	r2, [r3]
1658:Generated_Source\PSoC5/cyPm.c **** 
1659:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2336              		.loc 1 1659 0
 2337 01a6 2E4B     		ldr	r3, .L126+88
 2338 01a8 0022     		movs	r2, #0
 2339 01aa 1A70     		strb	r2, [r3]
1660:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2340              		.loc 1 1660 0
 2341 01ac 2D4B     		ldr	r3, .L126+92
 2342 01ae 0022     		movs	r2, #0
 2343 01b0 1A70     		strb	r2, [r3]
1661:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2344              		.loc 1 1661 0
 2345 01b2 2D4B     		ldr	r3, .L126+96
 2346 01b4 0022     		movs	r2, #0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 72


 2347 01b6 1A70     		strb	r2, [r3]
1662:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2348              		.loc 1 1662 0
 2349 01b8 2C4B     		ldr	r3, .L126+100
 2350 01ba 0022     		movs	r2, #0
 2351 01bc 1A70     		strb	r2, [r3]
1663:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2352              		.loc 1 1663 0
 2353 01be 2C4B     		ldr	r3, .L126+104
 2354 01c0 0022     		movs	r2, #0
 2355 01c2 1A70     		strb	r2, [r3]
1664:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 2356              		.loc 1 1664 0
 2357 01c4 2B4B     		ldr	r3, .L126+108
 2358 01c6 0022     		movs	r2, #0
 2359 01c8 1A70     		strb	r2, [r3]
1665:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2360              		.loc 1 1665 0
 2361 01ca 2B4B     		ldr	r3, .L126+112
 2362 01cc 0022     		movs	r2, #0
 2363 01ce 1A70     		strb	r2, [r3]
1666:Generated_Source\PSoC5/cyPm.c **** 
1667:Generated_Source\PSoC5/cyPm.c **** 
1668:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1669:Generated_Source\PSoC5/cyPm.c **** 
1670:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1671:Generated_Source\PSoC5/cyPm.c **** 
1672:Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1673:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1674:Generated_Source\PSoC5/cyPm.c ****         {
1675:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1676:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1677:Generated_Source\PSoC5/cyPm.c **** 
1678:Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1679:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1680:Generated_Source\PSoC5/cyPm.c **** 
1681:Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1682:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1683:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1684:Generated_Source\PSoC5/cyPm.c **** 
1685:Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1686:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1687:Generated_Source\PSoC5/cyPm.c ****         }
1688:Generated_Source\PSoC5/cyPm.c ****         else
1689:Generated_Source\PSoC5/cyPm.c ****         {
1690:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1691:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1692:Generated_Source\PSoC5/cyPm.c ****         }
1693:Generated_Source\PSoC5/cyPm.c **** 
1694:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1695:Generated_Source\PSoC5/cyPm.c **** 
1696:Generated_Source\PSoC5/cyPm.c **** 
1697:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1698:Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1699:Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1700:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1701:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 73


 2364              		.loc 1 1701 0
 2365 01d0 2A4B     		ldr	r3, .L126+116
 2366 01d2 1B78     		ldrb	r3, [r3]
 2367 01d4 DBB2     		uxtb	r3, r3
 2368 01d6 03F00803 		and	r3, r3, #8
 2369 01da 002B     		cmp	r3, #0
 2370 01dc 0CD0     		beq	.L123
1702:Generated_Source\PSoC5/cyPm.c ****     {
1703:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2371              		.loc 1 1703 0
 2372 01de 0B4B     		ldr	r3, .L126+4
 2373 01e0 0122     		movs	r2, #1
 2374 01e2 83F82F20 		strb	r2, [r3, #47]
1704:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2375              		.loc 1 1704 0
 2376 01e6 254A     		ldr	r2, .L126+116
 2377 01e8 244B     		ldr	r3, .L126+116
 2378 01ea 1B78     		ldrb	r3, [r3]
 2379 01ec DBB2     		uxtb	r3, r3
 2380 01ee 23F00803 		bic	r3, r3, #8
 2381 01f2 DBB2     		uxtb	r3, r3
 2382 01f4 1370     		strb	r3, [r2]
1705:Generated_Source\PSoC5/cyPm.c ****     }
1706:Generated_Source\PSoC5/cyPm.c ****     else
1707:Generated_Source\PSoC5/cyPm.c ****     {
1708:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
1709:Generated_Source\PSoC5/cyPm.c ****     }
1710:Generated_Source\PSoC5/cyPm.c **** }
 2383              		.loc 1 1710 0
 2384 01f6 03E0     		b	.L125
 2385              	.L123:
1708:Generated_Source\PSoC5/cyPm.c ****     }
 2386              		.loc 1 1708 0
 2387 01f8 044B     		ldr	r3, .L126+4
 2388 01fa 0022     		movs	r2, #0
 2389 01fc 83F82F20 		strb	r2, [r3, #47]
 2390              	.L125:
 2391              		.loc 1 1710 0
 2392 0200 00BF     		nop
 2393 0202 BD46     		mov	sp, r7
 2394              		.cfi_def_cfa_register 13
 2395              		@ sp needed
 2396 0204 80BC     		pop	{r7}
 2397              		.cfi_restore 7
 2398              		.cfi_def_cfa_offset 0
 2399 0206 7047     		bx	lr
 2400              	.L127:
 2401              		.align	2
 2402              	.L126:
 2403 0208 005A0040 		.word	1073764864
 2404 020c 00000000 		.word	cyPmBackup
 2405 0210 025A0040 		.word	1073764866
 2406 0214 035A0040 		.word	1073764867
 2407 0218 045A0040 		.word	1073764868
 2408 021c 065A0040 		.word	1073764870
 2409 0220 085A0040 		.word	1073764872
 2410 0224 0A5A0040 		.word	1073764874
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 74


 2411 0228 105A0040 		.word	1073764880
 2412 022c 125A0040 		.word	1073764882
 2413 0230 135A0040 		.word	1073764883
 2414 0234 145A0040 		.word	1073764884
 2415 0238 165A0040 		.word	1073764886
 2416 023c 185A0040 		.word	1073764888
 2417 0240 1A5A0040 		.word	1073764890
 2418 0244 205A0040 		.word	1073764896
 2419 0248 225A0040 		.word	1073764898
 2420 024c 235A0040 		.word	1073764899
 2421 0250 245A0040 		.word	1073764900
 2422 0254 265A0040 		.word	1073764902
 2423 0258 285A0040 		.word	1073764904
 2424 025c 2A5A0040 		.word	1073764906
 2425 0260 305A0040 		.word	1073764912
 2426 0264 325A0040 		.word	1073764914
 2427 0268 335A0040 		.word	1073764915
 2428 026c 345A0040 		.word	1073764916
 2429 0270 365A0040 		.word	1073764918
 2430 0274 385A0040 		.word	1073764920
 2431 0278 3A5A0040 		.word	1073764922
 2432 027c 22430040 		.word	1073759010
 2433              		.cfi_endproc
 2434              	.LFE12:
 2435              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2436              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2437              		.align	2
 2438              		.thumb
 2439              		.thumb_func
 2440              		.type	CyPmHibSlpRestore, %function
 2441              	CyPmHibSlpRestore:
 2442              	.LFB13:
1711:Generated_Source\PSoC5/cyPm.c **** 
1712:Generated_Source\PSoC5/cyPm.c **** 
1713:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1714:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1715:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1716:Generated_Source\PSoC5/cyPm.c **** *
1717:Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1718:Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
1719:Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1720:Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1721:Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1722:Generated_Source\PSoC5/cyPm.c **** *
1723:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1724:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1725:Generated_Source\PSoC5/cyPm.c **** {
 2443              		.loc 1 1725 0
 2444              		.cfi_startproc
 2445              		@ args = 0, pretend = 0, frame = 0
 2446              		@ frame_needed = 1, uses_anonymous_args = 0
 2447              		@ link register save eliminated.
 2448 0000 80B4     		push	{r7}
 2449              		.cfi_def_cfa_offset 4
 2450              		.cfi_offset 7, -4
 2451 0002 00AF     		add	r7, sp, #0
 2452              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 75


1726:Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 2453              		.loc 1 1727 0
 2454 0004 434B     		ldr	r3, .L131
 2455 0006 444A     		ldr	r2, .L131+4
 2456 0008 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2457 000a 1A70     		strb	r2, [r3]
1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2458              		.loc 1 1728 0
 2459 000c 434B     		ldr	r3, .L131+8
 2460 000e 424A     		ldr	r2, .L131+4
 2461 0010 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 2462 0012 1A70     		strb	r2, [r3]
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2463              		.loc 1 1729 0
 2464 0014 424B     		ldr	r3, .L131+12
 2465 0016 404A     		ldr	r2, .L131+4
 2466 0018 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2467 001a 1A70     		strb	r2, [r3]
1730:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2468              		.loc 1 1730 0
 2469 001c 414B     		ldr	r3, .L131+16
 2470 001e 3E4A     		ldr	r2, .L131+4
 2471 0020 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2472 0022 1A70     		strb	r2, [r3]
1731:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 2473              		.loc 1 1731 0
 2474 0024 404B     		ldr	r3, .L131+20
 2475 0026 3C4A     		ldr	r2, .L131+4
 2476 0028 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2477 002a 1A70     		strb	r2, [r3]
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2478              		.loc 1 1732 0
 2479 002c 3F4B     		ldr	r3, .L131+24
 2480 002e 3A4A     		ldr	r2, .L131+4
 2481 0030 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 2482 0032 1A70     		strb	r2, [r3]
1733:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2483              		.loc 1 1733 0
 2484 0034 3E4B     		ldr	r3, .L131+28
 2485 0036 384A     		ldr	r2, .L131+4
 2486 0038 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 2487 003a 1A70     		strb	r2, [r3]
1734:Generated_Source\PSoC5/cyPm.c **** 
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2488              		.loc 1 1735 0
 2489 003c 3D4B     		ldr	r3, .L131+32
 2490 003e 364A     		ldr	r2, .L131+4
 2491 0040 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2492 0042 1A70     		strb	r2, [r3]
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2493              		.loc 1 1736 0
 2494 0044 3C4B     		ldr	r3, .L131+36
 2495 0046 344A     		ldr	r2, .L131+4
 2496 0048 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 2497 004a 1A70     		strb	r2, [r3]
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 76


 2498              		.loc 1 1737 0
 2499 004c 3B4B     		ldr	r3, .L131+40
 2500 004e 324A     		ldr	r2, .L131+4
 2501 0050 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2502 0052 1A70     		strb	r2, [r3]
1738:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2503              		.loc 1 1738 0
 2504 0054 3A4B     		ldr	r3, .L131+44
 2505 0056 304A     		ldr	r2, .L131+4
 2506 0058 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2507 005a 1A70     		strb	r2, [r3]
1739:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 2508              		.loc 1 1739 0
 2509 005c 394B     		ldr	r3, .L131+48
 2510 005e 2E4A     		ldr	r2, .L131+4
 2511 0060 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2512 0062 1A70     		strb	r2, [r3]
1740:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2513              		.loc 1 1740 0
 2514 0064 384B     		ldr	r3, .L131+52
 2515 0066 2C4A     		ldr	r2, .L131+4
 2516 0068 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 2517 006a 1A70     		strb	r2, [r3]
1741:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2518              		.loc 1 1741 0
 2519 006c 374B     		ldr	r3, .L131+56
 2520 006e 2A4A     		ldr	r2, .L131+4
 2521 0070 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2522 0072 1A70     		strb	r2, [r3]
1742:Generated_Source\PSoC5/cyPm.c **** 
1743:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2523              		.loc 1 1743 0
 2524 0074 364B     		ldr	r3, .L131+60
 2525 0076 284A     		ldr	r2, .L131+4
 2526 0078 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2527 007a 1A70     		strb	r2, [r3]
1744:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2528              		.loc 1 1744 0
 2529 007c 354B     		ldr	r3, .L131+64
 2530 007e 264A     		ldr	r2, .L131+4
 2531 0080 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2532 0082 1A70     		strb	r2, [r3]
1745:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2533              		.loc 1 1745 0
 2534 0084 344B     		ldr	r3, .L131+68
 2535 0086 244A     		ldr	r2, .L131+4
 2536 0088 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2537 008a 1A70     		strb	r2, [r3]
1746:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 2538              		.loc 1 1746 0
 2539 008c 334B     		ldr	r3, .L131+72
 2540 008e 224A     		ldr	r2, .L131+4
 2541 0090 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
 2542 0092 1A70     		strb	r2, [r3]
1747:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2543              		.loc 1 1747 0
 2544 0094 324B     		ldr	r3, .L131+76
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 77


 2545 0096 204A     		ldr	r2, .L131+4
 2546 0098 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2547 009a 1A70     		strb	r2, [r3]
1748:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 2548              		.loc 1 1748 0
 2549 009c 314B     		ldr	r3, .L131+80
 2550 009e 1E4A     		ldr	r2, .L131+4
 2551 00a0 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2552 00a2 1A70     		strb	r2, [r3]
1749:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2553              		.loc 1 1749 0
 2554 00a4 304B     		ldr	r3, .L131+84
 2555 00a6 1C4A     		ldr	r2, .L131+4
 2556 00a8 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2557 00aa 1A70     		strb	r2, [r3]
1750:Generated_Source\PSoC5/cyPm.c **** 
1751:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2558              		.loc 1 1751 0
 2559 00ac 2F4B     		ldr	r3, .L131+88
 2560 00ae 1A4A     		ldr	r2, .L131+4
 2561 00b0 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2562 00b2 1A70     		strb	r2, [r3]
1752:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2563              		.loc 1 1752 0
 2564 00b4 2E4B     		ldr	r3, .L131+92
 2565 00b6 184A     		ldr	r2, .L131+4
 2566 00b8 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2567 00bc 1A70     		strb	r2, [r3]
1753:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2568              		.loc 1 1753 0
 2569 00be 2D4B     		ldr	r3, .L131+96
 2570 00c0 154A     		ldr	r2, .L131+4
 2571 00c2 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2572 00c6 1A70     		strb	r2, [r3]
1754:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2573              		.loc 1 1754 0
 2574 00c8 2B4B     		ldr	r3, .L131+100
 2575 00ca 134A     		ldr	r2, .L131+4
 2576 00cc 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2577 00d0 1A70     		strb	r2, [r3]
1755:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2578              		.loc 1 1755 0
 2579 00d2 2A4B     		ldr	r3, .L131+104
 2580 00d4 104A     		ldr	r2, .L131+4
 2581 00d6 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2582 00da 1A70     		strb	r2, [r3]
1756:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2583              		.loc 1 1756 0
 2584 00dc 284B     		ldr	r3, .L131+108
 2585 00de 0E4A     		ldr	r2, .L131+4
 2586 00e0 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2587 00e4 1A70     		strb	r2, [r3]
1757:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2588              		.loc 1 1757 0
 2589 00e6 274B     		ldr	r3, .L131+112
 2590 00e8 0B4A     		ldr	r2, .L131+4
 2591 00ea 92F82520 		ldrb	r2, [r2, #37]	@ zero_extendqisi2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 78


 2592 00ee 1A70     		strb	r2, [r3]
1758:Generated_Source\PSoC5/cyPm.c **** 
1759:Generated_Source\PSoC5/cyPm.c **** 
1760:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1761:Generated_Source\PSoC5/cyPm.c **** 
1762:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1763:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1764:Generated_Source\PSoC5/cyPm.c ****         {
1765:Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1766:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1767:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1768:Generated_Source\PSoC5/cyPm.c **** 
1769:Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1770:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1771:Generated_Source\PSoC5/cyPm.c ****         }
1772:Generated_Source\PSoC5/cyPm.c **** 
1773:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1774:Generated_Source\PSoC5/cyPm.c **** 
1775:Generated_Source\PSoC5/cyPm.c **** 
1776:Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1777:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2593              		.loc 1 1777 0
 2594 00f0 094B     		ldr	r3, .L131+4
 2595 00f2 93F82F30 		ldrb	r3, [r3, #47]	@ zero_extendqisi2
 2596 00f6 012B     		cmp	r3, #1
 2597 00f8 07D1     		bne	.L130
1778:Generated_Source\PSoC5/cyPm.c ****     {
1779:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 2598              		.loc 1 1779 0
 2599 00fa 234A     		ldr	r2, .L131+116
 2600 00fc 224B     		ldr	r3, .L131+116
 2601 00fe 1B78     		ldrb	r3, [r3]
 2602 0100 DBB2     		uxtb	r3, r3
 2603 0102 43F00803 		orr	r3, r3, #8
 2604 0106 DBB2     		uxtb	r3, r3
 2605 0108 1370     		strb	r3, [r2]
 2606              	.L130:
1780:Generated_Source\PSoC5/cyPm.c ****     }
1781:Generated_Source\PSoC5/cyPm.c **** }
 2607              		.loc 1 1781 0
 2608 010a 00BF     		nop
 2609 010c BD46     		mov	sp, r7
 2610              		.cfi_def_cfa_register 13
 2611              		@ sp needed
 2612 010e 80BC     		pop	{r7}
 2613              		.cfi_restore 7
 2614              		.cfi_def_cfa_offset 0
 2615 0110 7047     		bx	lr
 2616              	.L132:
 2617 0112 00BF     		.align	2
 2618              	.L131:
 2619 0114 005A0040 		.word	1073764864
 2620 0118 00000000 		.word	cyPmBackup
 2621 011c 025A0040 		.word	1073764866
 2622 0120 035A0040 		.word	1073764867
 2623 0124 045A0040 		.word	1073764868
 2624 0128 065A0040 		.word	1073764870
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 79


 2625 012c 085A0040 		.word	1073764872
 2626 0130 0A5A0040 		.word	1073764874
 2627 0134 105A0040 		.word	1073764880
 2628 0138 125A0040 		.word	1073764882
 2629 013c 135A0040 		.word	1073764883
 2630 0140 145A0040 		.word	1073764884
 2631 0144 165A0040 		.word	1073764886
 2632 0148 185A0040 		.word	1073764888
 2633 014c 1A5A0040 		.word	1073764890
 2634 0150 205A0040 		.word	1073764896
 2635 0154 225A0040 		.word	1073764898
 2636 0158 235A0040 		.word	1073764899
 2637 015c 245A0040 		.word	1073764900
 2638 0160 265A0040 		.word	1073764902
 2639 0164 285A0040 		.word	1073764904
 2640 0168 2A5A0040 		.word	1073764906
 2641 016c 305A0040 		.word	1073764912
 2642 0170 325A0040 		.word	1073764914
 2643 0174 335A0040 		.word	1073764915
 2644 0178 345A0040 		.word	1073764916
 2645 017c 365A0040 		.word	1073764918
 2646 0180 385A0040 		.word	1073764920
 2647 0184 3A5A0040 		.word	1073764922
 2648 0188 22430040 		.word	1073759010
 2649              		.cfi_endproc
 2650              	.LFE13:
 2651              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2652              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2653              		.align	2
 2654              		.thumb
 2655              		.thumb_func
 2656              		.type	CyPmHviLviSaveDisable, %function
 2657              	CyPmHviLviSaveDisable:
 2658              	.LFB14:
1782:Generated_Source\PSoC5/cyPm.c **** 
1783:Generated_Source\PSoC5/cyPm.c **** 
1784:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1785:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1786:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1787:Generated_Source\PSoC5/cyPm.c **** *
1788:Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1789:Generated_Source\PSoC5/cyPm.c **** *
1790:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1791:Generated_Source\PSoC5/cyPm.c **** *  No
1792:Generated_Source\PSoC5/cyPm.c **** *
1793:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1794:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1795:Generated_Source\PSoC5/cyPm.c **** {
 2659              		.loc 1 1795 0
 2660              		.cfi_startproc
 2661              		@ args = 0, pretend = 0, frame = 0
 2662              		@ frame_needed = 1, uses_anonymous_args = 0
 2663 0000 80B5     		push	{r7, lr}
 2664              		.cfi_def_cfa_offset 8
 2665              		.cfi_offset 7, -8
 2666              		.cfi_offset 14, -4
 2667 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 80


 2668              		.cfi_def_cfa_register 7
1796:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 2669              		.loc 1 1796 0
 2670 0004 304B     		ldr	r3, .L141
 2671 0006 1B78     		ldrb	r3, [r3]
 2672 0008 DBB2     		uxtb	r3, r3
 2673 000a 03F00103 		and	r3, r3, #1
 2674 000e 002B     		cmp	r3, #0
 2675 0010 1DD0     		beq	.L134
1797:Generated_Source\PSoC5/cyPm.c ****     {
1798:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2676              		.loc 1 1798 0
 2677 0012 2E4B     		ldr	r3, .L141+4
 2678 0014 0122     		movs	r2, #1
 2679 0016 83F82620 		strb	r2, [r3, #38]
1799:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2680              		.loc 1 1799 0
 2681 001a 2D4B     		ldr	r3, .L141+8
 2682 001c 1B78     		ldrb	r3, [r3]
 2683 001e DBB2     		uxtb	r3, r3
 2684 0020 03F00F03 		and	r3, r3, #15
 2685 0024 DAB2     		uxtb	r2, r3
 2686 0026 294B     		ldr	r3, .L141+4
 2687 0028 83F82720 		strb	r2, [r3, #39]
1800:Generated_Source\PSoC5/cyPm.c **** 
1801:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1802:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2688              		.loc 1 1802 0
 2689 002c 294B     		ldr	r3, .L141+12
 2690 002e 1B78     		ldrb	r3, [r3]
 2691 0030 DBB2     		uxtb	r3, r3
 2692 0032 03F04003 		and	r3, r3, #64
1803:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2693              		.loc 1 1803 0
 2694 0036 002B     		cmp	r3, #0
 2695 0038 14BF     		ite	ne
 2696 003a 0123     		movne	r3, #1
 2697 003c 0023     		moveq	r3, #0
 2698 003e DBB2     		uxtb	r3, r3
 2699 0040 1A46     		mov	r2, r3
1802:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2700              		.loc 1 1802 0
 2701 0042 224B     		ldr	r3, .L141+4
 2702 0044 83F82B20 		strb	r2, [r3, #43]
1804:Generated_Source\PSoC5/cyPm.c **** 
1805:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2703              		.loc 1 1805 0
 2704 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2705 004c 03E0     		b	.L135
 2706              	.L134:
1806:Generated_Source\PSoC5/cyPm.c ****     }
1807:Generated_Source\PSoC5/cyPm.c ****     else
1808:Generated_Source\PSoC5/cyPm.c ****     {
1809:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2707              		.loc 1 1809 0
 2708 004e 1F4B     		ldr	r3, .L141+4
 2709 0050 0022     		movs	r2, #0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 81


 2710 0052 83F82620 		strb	r2, [r3, #38]
 2711              	.L135:
1810:Generated_Source\PSoC5/cyPm.c ****     }
1811:Generated_Source\PSoC5/cyPm.c **** 
1812:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 2712              		.loc 1 1812 0
 2713 0056 1C4B     		ldr	r3, .L141
 2714 0058 1B78     		ldrb	r3, [r3]
 2715 005a DBB2     		uxtb	r3, r3
 2716 005c 03F00203 		and	r3, r3, #2
 2717 0060 002B     		cmp	r3, #0
 2718 0062 19D0     		beq	.L136
1813:Generated_Source\PSoC5/cyPm.c ****     {
1814:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2719              		.loc 1 1814 0
 2720 0064 194B     		ldr	r3, .L141+4
 2721 0066 0122     		movs	r2, #1
 2722 0068 83F82820 		strb	r2, [r3, #40]
1815:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2723              		.loc 1 1815 0
 2724 006c 184B     		ldr	r3, .L141+8
 2725 006e 1B78     		ldrb	r3, [r3]
 2726 0070 DBB2     		uxtb	r3, r3
 2727 0072 1B09     		lsrs	r3, r3, #4
 2728 0074 DAB2     		uxtb	r2, r3
 2729 0076 154B     		ldr	r3, .L141+4
 2730 0078 83F82920 		strb	r2, [r3, #41]
1816:Generated_Source\PSoC5/cyPm.c **** 
1817:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1818:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2731              		.loc 1 1818 0
 2732 007c 154B     		ldr	r3, .L141+12
 2733 007e 1B78     		ldrb	r3, [r3]
 2734 0080 DBB2     		uxtb	r3, r3
 2735 0082 5BB2     		sxtb	r3, r3
1819:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2736              		.loc 1 1819 0
 2737 0084 DBB2     		uxtb	r3, r3
 2738 0086 DB09     		lsrs	r3, r3, #7
 2739 0088 DBB2     		uxtb	r3, r3
 2740 008a 1A46     		mov	r2, r3
1818:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2741              		.loc 1 1818 0
 2742 008c 0F4B     		ldr	r3, .L141+4
 2743 008e 83F82C20 		strb	r2, [r3, #44]
1820:Generated_Source\PSoC5/cyPm.c **** 
1821:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2744              		.loc 1 1821 0
 2745 0092 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2746 0096 03E0     		b	.L137
 2747              	.L136:
1822:Generated_Source\PSoC5/cyPm.c ****     }
1823:Generated_Source\PSoC5/cyPm.c ****     else
1824:Generated_Source\PSoC5/cyPm.c ****     {
1825:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2748              		.loc 1 1825 0
 2749 0098 0C4B     		ldr	r3, .L141+4
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 82


 2750 009a 0022     		movs	r2, #0
 2751 009c 83F82820 		strb	r2, [r3, #40]
 2752              	.L137:
1826:Generated_Source\PSoC5/cyPm.c ****     }
1827:Generated_Source\PSoC5/cyPm.c **** 
1828:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 2753              		.loc 1 1828 0
 2754 00a0 094B     		ldr	r3, .L141
 2755 00a2 1B78     		ldrb	r3, [r3]
 2756 00a4 DBB2     		uxtb	r3, r3
 2757 00a6 03F00403 		and	r3, r3, #4
 2758 00aa 002B     		cmp	r3, #0
 2759 00ac 06D0     		beq	.L138
1829:Generated_Source\PSoC5/cyPm.c ****     {
1830:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2760              		.loc 1 1830 0
 2761 00ae 074B     		ldr	r3, .L141+4
 2762 00b0 0122     		movs	r2, #1
 2763 00b2 83F82A20 		strb	r2, [r3, #42]
1831:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2764              		.loc 1 1831 0
 2765 00b6 FFF7FEFF 		bl	CyVdHvAnalogDisable
1832:Generated_Source\PSoC5/cyPm.c ****     }
1833:Generated_Source\PSoC5/cyPm.c ****     else
1834:Generated_Source\PSoC5/cyPm.c ****     {
1835:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
1836:Generated_Source\PSoC5/cyPm.c ****     }
1837:Generated_Source\PSoC5/cyPm.c **** }
 2766              		.loc 1 1837 0
 2767 00ba 03E0     		b	.L140
 2768              	.L138:
1835:Generated_Source\PSoC5/cyPm.c ****     }
 2769              		.loc 1 1835 0
 2770 00bc 034B     		ldr	r3, .L141+4
 2771 00be 0022     		movs	r2, #0
 2772 00c0 83F82A20 		strb	r2, [r3, #42]
 2773              	.L140:
 2774              		.loc 1 1837 0
 2775 00c4 00BF     		nop
 2776 00c6 80BD     		pop	{r7, pc}
 2777              	.L142:
 2778              		.align	2
 2779              	.L141:
 2780 00c8 F5460040 		.word	1073759989
 2781 00cc 00000000 		.word	cyPmBackup
 2782 00d0 F4460040 		.word	1073759988
 2783 00d4 F7460040 		.word	1073759991
 2784              		.cfi_endproc
 2785              	.LFE14:
 2786              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2787              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2788              		.align	2
 2789              		.thumb
 2790              		.thumb_func
 2791              		.type	CyPmHviLviRestore, %function
 2792              	CyPmHviLviRestore:
 2793              	.LFB15:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 83


1838:Generated_Source\PSoC5/cyPm.c **** 
1839:Generated_Source\PSoC5/cyPm.c **** 
1840:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1841:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1842:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1843:Generated_Source\PSoC5/cyPm.c **** *
1844:Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1845:Generated_Source\PSoC5/cyPm.c **** *
1846:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1847:Generated_Source\PSoC5/cyPm.c **** *  No
1848:Generated_Source\PSoC5/cyPm.c **** *
1849:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1850:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1851:Generated_Source\PSoC5/cyPm.c **** {
 2794              		.loc 1 1851 0
 2795              		.cfi_startproc
 2796              		@ args = 0, pretend = 0, frame = 0
 2797              		@ frame_needed = 1, uses_anonymous_args = 0
 2798 0000 80B5     		push	{r7, lr}
 2799              		.cfi_def_cfa_offset 8
 2800              		.cfi_offset 7, -8
 2801              		.cfi_offset 14, -4
 2802 0002 00AF     		add	r7, sp, #0
 2803              		.cfi_def_cfa_register 7
1852:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1853:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2804              		.loc 1 1853 0
 2805 0004 134B     		ldr	r3, .L148
 2806 0006 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2807 000a 012B     		cmp	r3, #1
 2808 000c 09D1     		bne	.L144
1854:Generated_Source\PSoC5/cyPm.c ****     {
1855:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2809              		.loc 1 1855 0
 2810 000e 114B     		ldr	r3, .L148
 2811 0010 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2812 0014 0F4B     		ldr	r3, .L148
 2813 0016 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2814 001a 1946     		mov	r1, r3
 2815 001c 1046     		mov	r0, r2
 2816 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2817              	.L144:
1856:Generated_Source\PSoC5/cyPm.c ****     }
1857:Generated_Source\PSoC5/cyPm.c **** 
1858:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2818              		.loc 1 1858 0
 2819 0022 0C4B     		ldr	r3, .L148
 2820 0024 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2821 0028 012B     		cmp	r3, #1
 2822 002a 09D1     		bne	.L145
1859:Generated_Source\PSoC5/cyPm.c ****     {
1860:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 2823              		.loc 1 1860 0
 2824 002c 094B     		ldr	r3, .L148
 2825 002e 93F82C20 		ldrb	r2, [r3, #44]	@ zero_extendqisi2
 2826 0032 084B     		ldr	r3, .L148
 2827 0034 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 84


 2828 0038 1946     		mov	r1, r3
 2829 003a 1046     		mov	r0, r2
 2830 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2831              	.L145:
1861:Generated_Source\PSoC5/cyPm.c ****     }
1862:Generated_Source\PSoC5/cyPm.c **** 
1863:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2832              		.loc 1 1863 0
 2833 0040 044B     		ldr	r3, .L148
 2834 0042 93F82A30 		ldrb	r3, [r3, #42]	@ zero_extendqisi2
 2835 0046 012B     		cmp	r3, #1
 2836 0048 01D1     		bne	.L147
1864:Generated_Source\PSoC5/cyPm.c ****     {
1865:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2837              		.loc 1 1865 0
 2838 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2839              	.L147:
1866:Generated_Source\PSoC5/cyPm.c ****     }
1867:Generated_Source\PSoC5/cyPm.c **** }
 2840              		.loc 1 1867 0
 2841 004e 00BF     		nop
 2842 0050 80BD     		pop	{r7, pc}
 2843              	.L149:
 2844 0052 00BF     		.align	2
 2845              	.L148:
 2846 0054 00000000 		.word	cyPmBackup
 2847              		.cfi_endproc
 2848              	.LFE15:
 2849              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2850              		.bss
 2851              	interruptStatus.5017:
 2852 0042 00       		.space	1
 2853              		.text
 2854              	.Letext0:
 2855              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 2856              		.file 3 "Generated_Source\\PSoC5\\cyPm.h"
 2857              		.section	.debug_info,"",%progbits
 2858              	.Ldebug_info0:
 2859 0000 76050000 		.4byte	0x576
 2860 0004 0400     		.2byte	0x4
 2861 0006 00000000 		.4byte	.Ldebug_abbrev0
 2862 000a 04       		.byte	0x4
 2863 000b 01       		.uleb128 0x1
 2864 000c 4A000000 		.4byte	.LASF88
 2865 0010 0C       		.byte	0xc
 2866 0011 A8020000 		.4byte	.LASF89
 2867 0015 00030000 		.4byte	.LASF90
 2868 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2869 001d 00000000 		.4byte	0
 2870 0021 00000000 		.4byte	.Ldebug_line0
 2871 0025 02       		.uleb128 0x2
 2872 0026 01       		.byte	0x1
 2873 0027 06       		.byte	0x6
 2874 0028 88010000 		.4byte	.LASF0
 2875 002c 02       		.uleb128 0x2
 2876 002d 01       		.byte	0x1
 2877 002e 08       		.byte	0x8
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 85


 2878 002f 26040000 		.4byte	.LASF1
 2879 0033 02       		.uleb128 0x2
 2880 0034 02       		.byte	0x2
 2881 0035 05       		.byte	0x5
 2882 0036 5F040000 		.4byte	.LASF2
 2883 003a 02       		.uleb128 0x2
 2884 003b 02       		.byte	0x2
 2885 003c 07       		.byte	0x7
 2886 003d 89020000 		.4byte	.LASF3
 2887 0041 02       		.uleb128 0x2
 2888 0042 04       		.byte	0x4
 2889 0043 05       		.byte	0x5
 2890 0044 B3010000 		.4byte	.LASF4
 2891 0048 02       		.uleb128 0x2
 2892 0049 04       		.byte	0x4
 2893 004a 07       		.byte	0x7
 2894 004b 2F020000 		.4byte	.LASF5
 2895 004f 02       		.uleb128 0x2
 2896 0050 08       		.byte	0x8
 2897 0051 05       		.byte	0x5
 2898 0052 7A010000 		.4byte	.LASF6
 2899 0056 02       		.uleb128 0x2
 2900 0057 08       		.byte	0x8
 2901 0058 07       		.byte	0x7
 2902 0059 09010000 		.4byte	.LASF7
 2903 005d 03       		.uleb128 0x3
 2904 005e 04       		.byte	0x4
 2905 005f 05       		.byte	0x5
 2906 0060 696E7400 		.ascii	"int\000"
 2907 0064 02       		.uleb128 0x2
 2908 0065 04       		.byte	0x4
 2909 0066 07       		.byte	0x7
 2910 0067 11020000 		.4byte	.LASF8
 2911 006b 04       		.uleb128 0x4
 2912 006c CE010000 		.4byte	.LASF9
 2913 0070 02       		.byte	0x2
 2914 0071 E401     		.2byte	0x1e4
 2915 0073 2C000000 		.4byte	0x2c
 2916 0077 04       		.uleb128 0x4
 2917 0078 00000000 		.4byte	.LASF10
 2918 007c 02       		.byte	0x2
 2919 007d E501     		.2byte	0x1e5
 2920 007f 3A000000 		.4byte	0x3a
 2921 0083 04       		.uleb128 0x4
 2922 0084 DB010000 		.4byte	.LASF11
 2923 0088 02       		.byte	0x2
 2924 0089 E601     		.2byte	0x1e6
 2925 008b 48000000 		.4byte	0x48
 2926 008f 02       		.uleb128 0x2
 2927 0090 04       		.byte	0x4
 2928 0091 04       		.byte	0x4
 2929 0092 F2030000 		.4byte	.LASF12
 2930 0096 02       		.uleb128 0x2
 2931 0097 08       		.byte	0x8
 2932 0098 04       		.byte	0x4
 2933 0099 D4010000 		.4byte	.LASF13
 2934 009d 02       		.uleb128 0x2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 86


 2935 009e 01       		.byte	0x1
 2936 009f 08       		.byte	0x8
 2937 00a0 89040000 		.4byte	.LASF14
 2938 00a4 04       		.uleb128 0x4
 2939 00a5 22050000 		.4byte	.LASF15
 2940 00a9 02       		.byte	0x2
 2941 00aa 8602     		.2byte	0x286
 2942 00ac 48000000 		.4byte	0x48
 2943 00b0 04       		.uleb128 0x4
 2944 00b1 15040000 		.4byte	.LASF16
 2945 00b5 02       		.byte	0x2
 2946 00b6 8E02     		.2byte	0x28e
 2947 00b8 BC000000 		.4byte	0xbc
 2948 00bc 05       		.uleb128 0x5
 2949 00bd 6B000000 		.4byte	0x6b
 2950 00c1 02       		.uleb128 0x2
 2951 00c2 08       		.byte	0x8
 2952 00c3 04       		.byte	0x4
 2953 00c4 AE030000 		.4byte	.LASF17
 2954 00c8 02       		.uleb128 0x2
 2955 00c9 04       		.byte	0x4
 2956 00ca 07       		.byte	0x7
 2957 00cb 95030000 		.4byte	.LASF18
 2958 00cf 06       		.uleb128 0x6
 2959 00d0 48020000 		.4byte	.LASF35
 2960 00d4 12       		.byte	0x12
 2961 00d5 03       		.byte	0x3
 2962 00d6 F8       		.byte	0xf8
 2963 00d7 9A010000 		.4byte	0x19a
 2964 00db 07       		.uleb128 0x7
 2965 00dc CD030000 		.4byte	.LASF19
 2966 00e0 03       		.byte	0x3
 2967 00e1 FB       		.byte	0xfb
 2968 00e2 6B000000 		.4byte	0x6b
 2969 00e6 00       		.byte	0
 2970 00e7 07       		.uleb128 0x7
 2971 00e8 D4030000 		.4byte	.LASF20
 2972 00ec 03       		.byte	0x3
 2973 00ed FC       		.byte	0xfc
 2974 00ee 6B000000 		.4byte	0x6b
 2975 00f2 01       		.byte	0x1
 2976 00f3 07       		.uleb128 0x7
 2977 00f4 3D000000 		.4byte	.LASF21
 2978 00f8 03       		.byte	0x3
 2979 00f9 FD       		.byte	0xfd
 2980 00fa 6B000000 		.4byte	0x6b
 2981 00fe 02       		.byte	0x2
 2982 00ff 07       		.uleb128 0x7
 2983 0100 27020000 		.4byte	.LASF22
 2984 0104 03       		.byte	0x3
 2985 0105 FE       		.byte	0xfe
 2986 0106 6B000000 		.4byte	0x6b
 2987 010a 03       		.byte	0x3
 2988 010b 07       		.uleb128 0x7
 2989 010c 49010000 		.4byte	.LASF23
 2990 0110 03       		.byte	0x3
 2991 0111 FF       		.byte	0xff
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 87


 2992 0112 6B000000 		.4byte	0x6b
 2993 0116 04       		.byte	0x4
 2994 0117 08       		.uleb128 0x8
 2995 0118 2B050000 		.4byte	.LASF24
 2996 011c 03       		.byte	0x3
 2997 011d 0001     		.2byte	0x100
 2998 011f 6B000000 		.4byte	0x6b
 2999 0123 05       		.byte	0x5
 3000 0124 08       		.uleb128 0x8
 3001 0125 57050000 		.4byte	.LASF25
 3002 0129 03       		.byte	0x3
 3003 012a 0101     		.2byte	0x101
 3004 012c 6B000000 		.4byte	0x6b
 3005 0130 06       		.byte	0x6
 3006 0131 08       		.uleb128 0x8
 3007 0132 E8030000 		.4byte	.LASF26
 3008 0136 03       		.byte	0x3
 3009 0137 0201     		.2byte	0x102
 3010 0139 6B000000 		.4byte	0x6b
 3011 013d 07       		.byte	0x7
 3012 013e 08       		.uleb128 0x8
 3013 013f 70030000 		.4byte	.LASF27
 3014 0143 03       		.byte	0x3
 3015 0144 0301     		.2byte	0x103
 3016 0146 6B000000 		.4byte	0x6b
 3017 014a 08       		.byte	0x8
 3018 014b 08       		.uleb128 0x8
 3019 014c AD010000 		.4byte	.LASF28
 3020 0150 03       		.byte	0x3
 3021 0151 0401     		.2byte	0x104
 3022 0153 6B000000 		.4byte	0x6b
 3023 0157 09       		.byte	0x9
 3024 0158 08       		.uleb128 0x8
 3025 0159 EC000000 		.4byte	.LASF29
 3026 015d 03       		.byte	0x3
 3027 015e 0501     		.2byte	0x105
 3028 0160 6B000000 		.4byte	0x6b
 3029 0164 0A       		.byte	0xa
 3030 0165 08       		.uleb128 0x8
 3031 0166 94010000 		.4byte	.LASF30
 3032 016a 03       		.byte	0x3
 3033 016b 0601     		.2byte	0x106
 3034 016d 77000000 		.4byte	0x77
 3035 0171 0C       		.byte	0xc
 3036 0172 08       		.uleb128 0x8
 3037 0173 44040000 		.4byte	.LASF31
 3038 0177 03       		.byte	0x3
 3039 0178 0701     		.2byte	0x107
 3040 017a 6B000000 		.4byte	0x6b
 3041 017e 0E       		.byte	0xe
 3042 017f 08       		.uleb128 0x8
 3043 0180 E2010000 		.4byte	.LASF32
 3044 0184 03       		.byte	0x3
 3045 0185 0801     		.2byte	0x108
 3046 0187 6B000000 		.4byte	0x6b
 3047 018b 0F       		.byte	0xf
 3048 018c 08       		.uleb128 0x8
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 88


 3049 018d DA040000 		.4byte	.LASF33
 3050 0191 03       		.byte	0x3
 3051 0192 0901     		.2byte	0x109
 3052 0194 6B000000 		.4byte	0x6b
 3053 0198 10       		.byte	0x10
 3054 0199 00       		.byte	0
 3055 019a 04       		.uleb128 0x4
 3056 019b 6F020000 		.4byte	.LASF34
 3057 019f 03       		.byte	0x3
 3058 01a0 0B01     		.2byte	0x10b
 3059 01a2 CF000000 		.4byte	0xcf
 3060 01a6 09       		.uleb128 0x9
 3061 01a7 5E020000 		.4byte	.LASF36
 3062 01ab 30       		.byte	0x30
 3063 01ac 03       		.byte	0x3
 3064 01ad 0E01     		.2byte	0x10e
 3065 01af C5020000 		.4byte	0x2c5
 3066 01b3 08       		.uleb128 0x8
 3067 01b4 6D010000 		.4byte	.LASF37
 3068 01b8 03       		.byte	0x3
 3069 01b9 1001     		.2byte	0x110
 3070 01bb 6B000000 		.4byte	0x6b
 3071 01bf 00       		.byte	0
 3072 01c0 08       		.uleb128 0x8
 3073 01c1 53040000 		.4byte	.LASF38
 3074 01c5 03       		.byte	0x3
 3075 01c6 1101     		.2byte	0x111
 3076 01c8 6B000000 		.4byte	0x6b
 3077 01cc 01       		.byte	0x1
 3078 01cd 08       		.uleb128 0x8
 3079 01ce 7B040000 		.4byte	.LASF39
 3080 01d2 03       		.byte	0x3
 3081 01d3 1201     		.2byte	0x112
 3082 01d5 6B000000 		.4byte	0x6b
 3083 01d9 02       		.byte	0x2
 3084 01da 08       		.uleb128 0x8
 3085 01db 89030000 		.4byte	.LASF40
 3086 01df 03       		.byte	0x3
 3087 01e0 1401     		.2byte	0x114
 3088 01e2 6B000000 		.4byte	0x6b
 3089 01e6 03       		.byte	0x3
 3090 01e7 08       		.uleb128 0x8
 3091 01e8 C6020000 		.4byte	.LASF41
 3092 01ec 03       		.byte	0x3
 3093 01ed 1E01     		.2byte	0x11e
 3094 01ef 6B000000 		.4byte	0x6b
 3095 01f3 04       		.byte	0x4
 3096 01f4 08       		.uleb128 0x8
 3097 01f5 D1020000 		.4byte	.LASF42
 3098 01f9 03       		.byte	0x3
 3099 01fa 1F01     		.2byte	0x11f
 3100 01fc 6B000000 		.4byte	0x6b
 3101 0200 05       		.byte	0x5
 3102 0201 08       		.uleb128 0x8
 3103 0202 DC020000 		.4byte	.LASF43
 3104 0206 03       		.byte	0x3
 3105 0207 2001     		.2byte	0x120
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 89


 3106 0209 6B000000 		.4byte	0x6b
 3107 020d 06       		.byte	0x6
 3108 020e 08       		.uleb128 0x8
 3109 020f 19000000 		.4byte	.LASF44
 3110 0213 03       		.byte	0x3
 3111 0214 2201     		.2byte	0x122
 3112 0216 6B000000 		.4byte	0x6b
 3113 021a 07       		.byte	0x7
 3114 021b 08       		.uleb128 0x8
 3115 021c 25000000 		.4byte	.LASF45
 3116 0220 03       		.byte	0x3
 3117 0221 2301     		.2byte	0x123
 3118 0223 6B000000 		.4byte	0x6b
 3119 0227 08       		.byte	0x8
 3120 0228 08       		.uleb128 0x8
 3121 0229 31000000 		.4byte	.LASF46
 3122 022d 03       		.byte	0x3
 3123 022e 2701     		.2byte	0x127
 3124 0230 6B000000 		.4byte	0x6b
 3125 0234 09       		.byte	0x9
 3126 0235 08       		.uleb128 0x8
 3127 0236 1E020000 		.4byte	.LASF47
 3128 023a 03       		.byte	0x3
 3129 023b 2B01     		.2byte	0x12b
 3130 023d C5020000 		.4byte	0x2c5
 3131 0241 0A       		.byte	0xa
 3132 0242 08       		.uleb128 0x8
 3133 0243 41020000 		.4byte	.LASF48
 3134 0247 03       		.byte	0x3
 3135 0248 2E01     		.2byte	0x12e
 3136 024a 6B000000 		.4byte	0x6b
 3137 024e 26       		.byte	0x26
 3138 024f 08       		.uleb128 0x8
 3139 0250 4E050000 		.4byte	.LASF49
 3140 0254 03       		.byte	0x3
 3141 0255 2F01     		.2byte	0x12f
 3142 0257 6B000000 		.4byte	0x6b
 3143 025b 27       		.byte	0x27
 3144 025c 08       		.uleb128 0x8
 3145 025d 01050000 		.4byte	.LASF50
 3146 0261 03       		.byte	0x3
 3147 0262 3001     		.2byte	0x130
 3148 0264 6B000000 		.4byte	0x6b
 3149 0268 28       		.byte	0x28
 3150 0269 08       		.uleb128 0x8
 3151 026a 40010000 		.4byte	.LASF51
 3152 026e 03       		.byte	0x3
 3153 026f 3101     		.2byte	0x131
 3154 0271 6B000000 		.4byte	0x6b
 3155 0275 29       		.byte	0x29
 3156 0276 08       		.uleb128 0x8
 3157 0277 66010000 		.4byte	.LASF52
 3158 027b 03       		.byte	0x3
 3159 027c 3201     		.2byte	0x132
 3160 027e 6B000000 		.4byte	0x6b
 3161 0282 2A       		.byte	0x2a
 3162 0283 08       		.uleb128 0x8
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 90


 3163 0284 02040000 		.4byte	.LASF53
 3164 0288 03       		.byte	0x3
 3165 0289 3301     		.2byte	0x133
 3166 028b 6B000000 		.4byte	0x6b
 3167 028f 2B       		.byte	0x2b
 3168 0290 08       		.uleb128 0x8
 3169 0291 3B050000 		.4byte	.LASF54
 3170 0295 03       		.byte	0x3
 3171 0296 3401     		.2byte	0x134
 3172 0298 6B000000 		.4byte	0x6b
 3173 029c 2C       		.byte	0x2c
 3174 029d 08       		.uleb128 0x8
 3175 029e 06020000 		.4byte	.LASF55
 3176 02a2 03       		.byte	0x3
 3177 02a3 3601     		.2byte	0x136
 3178 02a5 6B000000 		.4byte	0x6b
 3179 02a9 2D       		.byte	0x2d
 3180 02aa 08       		.uleb128 0x8
 3181 02ab 8E040000 		.4byte	.LASF56
 3182 02af 03       		.byte	0x3
 3183 02b0 3701     		.2byte	0x137
 3184 02b2 6B000000 		.4byte	0x6b
 3185 02b6 2E       		.byte	0x2e
 3186 02b7 08       		.uleb128 0x8
 3187 02b8 F4020000 		.4byte	.LASF57
 3188 02bc 03       		.byte	0x3
 3189 02bd 3901     		.2byte	0x139
 3190 02bf 6B000000 		.4byte	0x6b
 3191 02c3 2F       		.byte	0x2f
 3192 02c4 00       		.byte	0
 3193 02c5 0A       		.uleb128 0xa
 3194 02c6 6B000000 		.4byte	0x6b
 3195 02ca D5020000 		.4byte	0x2d5
 3196 02ce 0B       		.uleb128 0xb
 3197 02cf C8000000 		.4byte	0xc8
 3198 02d3 1B       		.byte	0x1b
 3199 02d4 00       		.byte	0
 3200 02d5 04       		.uleb128 0x4
 3201 02d6 D8000000 		.4byte	.LASF58
 3202 02da 03       		.byte	0x3
 3203 02db 3B01     		.2byte	0x13b
 3204 02dd A6010000 		.4byte	0x1a6
 3205 02e1 0C       		.uleb128 0xc
 3206 02e2 7A030000 		.4byte	.LASF68
 3207 02e6 01       		.byte	0x1
 3208 02e7 49       		.byte	0x49
 3209 02e8 00000000 		.4byte	.LFB0
 3210 02ec 88020000 		.4byte	.LFE0-.LFB0
 3211 02f0 01       		.uleb128 0x1
 3212 02f1 9C       		.byte	0x9c
 3213 02f2 0D       		.uleb128 0xd
 3214 02f3 F7000000 		.4byte	.LASF62
 3215 02f7 01       		.byte	0x1
 3216 02f8 0C01     		.2byte	0x10c
 3217 02fa 00000000 		.4byte	.LFB1
 3218 02fe F0020000 		.4byte	.LFE1-.LFB1
 3219 0302 01       		.uleb128 0x1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 91


 3220 0303 9C       		.byte	0x9c
 3221 0304 43030000 		.4byte	0x343
 3222 0308 0E       		.uleb128 0xe
 3223 0309 FA040000 		.4byte	.LASF59
 3224 030d 01       		.byte	0x1
 3225 030e 0E01     		.2byte	0x10e
 3226 0310 A4000000 		.4byte	0xa4
 3227 0314 02       		.uleb128 0x2
 3228 0315 91       		.byte	0x91
 3229 0316 70       		.sleb128 -16
 3230 0317 0F       		.uleb128 0xf
 3231 0318 6900     		.ascii	"i\000"
 3232 031a 01       		.byte	0x1
 3233 031b 0F01     		.2byte	0x10f
 3234 031d 77000000 		.4byte	0x77
 3235 0321 02       		.uleb128 0x2
 3236 0322 91       		.byte	0x91
 3237 0323 76       		.sleb128 -10
 3238 0324 0E       		.uleb128 0xe
 3239 0325 E7020000 		.4byte	.LASF60
 3240 0329 01       		.byte	0x1
 3241 032a 1001     		.2byte	0x110
 3242 032c 77000000 		.4byte	0x77
 3243 0330 02       		.uleb128 0x2
 3244 0331 91       		.byte	0x91
 3245 0332 6E       		.sleb128 -18
 3246 0333 0E       		.uleb128 0xe
 3247 0334 BA030000 		.4byte	.LASF61
 3248 0338 01       		.byte	0x1
 3249 0339 1401     		.2byte	0x114
 3250 033b 58030000 		.4byte	0x358
 3251 033f 02       		.uleb128 0x2
 3252 0340 91       		.byte	0x91
 3253 0341 64       		.sleb128 -28
 3254 0342 00       		.byte	0
 3255 0343 0A       		.uleb128 0xa
 3256 0344 53030000 		.4byte	0x353
 3257 0348 53030000 		.4byte	0x353
 3258 034c 0B       		.uleb128 0xb
 3259 034d C8000000 		.4byte	0xc8
 3260 0351 06       		.byte	0x6
 3261 0352 00       		.byte	0
 3262 0353 10       		.uleb128 0x10
 3263 0354 6B000000 		.4byte	0x6b
 3264 0358 10       		.uleb128 0x10
 3265 0359 43030000 		.4byte	0x343
 3266 035d 0D       		.uleb128 0xd
 3267 035e 0A040000 		.4byte	.LASF63
 3268 0362 01       		.byte	0x1
 3269 0363 7102     		.2byte	0x271
 3270 0365 00000000 		.4byte	.LFB2
 3271 0369 BC000000 		.4byte	.LFE2-.LFB2
 3272 036d 01       		.uleb128 0x1
 3273 036e 9C       		.byte	0x9c
 3274 036f 92030000 		.4byte	0x392
 3275 0373 11       		.uleb128 0x11
 3276 0374 17050000 		.4byte	.LASF64
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 92


 3277 0378 01       		.byte	0x1
 3278 0379 7102     		.2byte	0x271
 3279 037b 77000000 		.4byte	0x77
 3280 037f 02       		.uleb128 0x2
 3281 0380 91       		.byte	0x91
 3282 0381 76       		.sleb128 -10
 3283 0382 11       		.uleb128 0x11
 3284 0383 DB030000 		.4byte	.LASF65
 3285 0387 01       		.byte	0x1
 3286 0388 7102     		.2byte	0x271
 3287 038a 77000000 		.4byte	0x77
 3288 038e 02       		.uleb128 0x2
 3289 038f 91       		.byte	0x91
 3290 0390 74       		.sleb128 -12
 3291 0391 00       		.byte	0
 3292 0392 0D       		.uleb128 0xd
 3293 0393 F8030000 		.4byte	.LASF66
 3294 0397 01       		.byte	0x1
 3295 0398 3803     		.2byte	0x338
 3296 039a 00000000 		.4byte	.LFB3
 3297 039e 70010000 		.4byte	.LFE3-.LFB3
 3298 03a2 01       		.uleb128 0x1
 3299 03a3 9C       		.byte	0x9c
 3300 03a4 D6030000 		.4byte	0x3d6
 3301 03a8 11       		.uleb128 0x11
 3302 03a9 17050000 		.4byte	.LASF64
 3303 03ad 01       		.byte	0x1
 3304 03ae 3803     		.2byte	0x338
 3305 03b0 6B000000 		.4byte	0x6b
 3306 03b4 02       		.uleb128 0x2
 3307 03b5 91       		.byte	0x91
 3308 03b6 6F       		.sleb128 -17
 3309 03b7 11       		.uleb128 0x11
 3310 03b8 DB030000 		.4byte	.LASF65
 3311 03bc 01       		.byte	0x1
 3312 03bd 3803     		.2byte	0x338
 3313 03bf 77000000 		.4byte	0x77
 3314 03c3 02       		.uleb128 0x2
 3315 03c4 91       		.byte	0x91
 3316 03c5 6C       		.sleb128 -20
 3317 03c6 0E       		.uleb128 0xe
 3318 03c7 9E010000 		.4byte	.LASF67
 3319 03cb 01       		.byte	0x1
 3320 03cc 3A03     		.2byte	0x33a
 3321 03ce 6B000000 		.4byte	0x6b
 3322 03d2 02       		.uleb128 0x2
 3323 03d3 91       		.byte	0x91
 3324 03d4 77       		.sleb128 -9
 3325 03d5 00       		.byte	0
 3326 03d6 12       		.uleb128 0x12
 3327 03d7 9E040000 		.4byte	.LASF69
 3328 03db 01       		.byte	0x1
 3329 03dc 4704     		.2byte	0x447
 3330 03de 00000000 		.4byte	.LFB4
 3331 03e2 0E000000 		.4byte	.LFE4-.LFB4
 3332 03e6 01       		.uleb128 0x1
 3333 03e7 9C       		.byte	0x9c
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 93


 3334 03e8 0D       		.uleb128 0xd
 3335 03e9 9E030000 		.4byte	.LASF70
 3336 03ed 01       		.byte	0x1
 3337 03ee 8404     		.2byte	0x484
 3338 03f0 00000000 		.4byte	.LFB5
 3339 03f4 58010000 		.4byte	.LFE5-.LFB5
 3340 03f8 01       		.uleb128 0x1
 3341 03f9 9C       		.byte	0x9c
 3342 03fa 1D040000 		.4byte	0x41d
 3343 03fe 11       		.uleb128 0x11
 3344 03ff DB030000 		.4byte	.LASF65
 3345 0403 01       		.byte	0x1
 3346 0404 8404     		.2byte	0x484
 3347 0406 77000000 		.4byte	0x77
 3348 040a 02       		.uleb128 0x2
 3349 040b 91       		.byte	0x91
 3350 040c 6E       		.sleb128 -18
 3351 040d 0E       		.uleb128 0xe
 3352 040e 9E010000 		.4byte	.LASF67
 3353 0412 01       		.byte	0x1
 3354 0413 8604     		.2byte	0x486
 3355 0415 6B000000 		.4byte	0x6b
 3356 0419 02       		.uleb128 0x2
 3357 041a 91       		.byte	0x91
 3358 041b 77       		.sleb128 -9
 3359 041c 00       		.byte	0
 3360 041d 13       		.uleb128 0x13
 3361 041e CB040000 		.4byte	.LASF91
 3362 0422 01       		.byte	0x1
 3363 0423 0505     		.2byte	0x505
 3364 0425 6B000000 		.4byte	0x6b
 3365 0429 00000000 		.4byte	.LFB6
 3366 042d 5C000000 		.4byte	.LFE6-.LFB6
 3367 0431 01       		.uleb128 0x1
 3368 0432 9C       		.byte	0x9c
 3369 0433 77040000 		.4byte	0x477
 3370 0437 11       		.uleb128 0x11
 3371 0438 01020000 		.4byte	.LASF71
 3372 043c 01       		.byte	0x1
 3373 043d 0505     		.2byte	0x505
 3374 043f 6B000000 		.4byte	0x6b
 3375 0443 02       		.uleb128 0x2
 3376 0444 91       		.byte	0x91
 3377 0445 6F       		.sleb128 -17
 3378 0446 0E       		.uleb128 0xe
 3379 0447 61050000 		.4byte	.LASF72
 3380 044b 01       		.byte	0x1
 3381 044c 0705     		.2byte	0x507
 3382 044e 6B000000 		.4byte	0x6b
 3383 0452 05       		.uleb128 0x5
 3384 0453 03       		.byte	0x3
 3385 0454 42000000 		.4byte	interruptStatus.5017
 3386 0458 0E       		.uleb128 0xe
 3387 0459 9E010000 		.4byte	.LASF67
 3388 045d 01       		.byte	0x1
 3389 045e 0805     		.2byte	0x508
 3390 0460 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 94


 3391 0464 02       		.uleb128 0x2
 3392 0465 91       		.byte	0x91
 3393 0466 77       		.sleb128 -9
 3394 0467 0E       		.uleb128 0xe
 3395 0468 36010000 		.4byte	.LASF73
 3396 046c 01       		.byte	0x1
 3397 046d 0905     		.2byte	0x509
 3398 046f 6B000000 		.4byte	0x6b
 3399 0473 02       		.uleb128 0x2
 3400 0474 91       		.byte	0x91
 3401 0475 76       		.sleb128 -10
 3402 0476 00       		.byte	0
 3403 0477 14       		.uleb128 0x14
 3404 0478 08050000 		.4byte	.LASF74
 3405 047c 01       		.byte	0x1
 3406 047d 2A05     		.2byte	0x52a
 3407 047f 00000000 		.4byte	.LFB7
 3408 0483 E8000000 		.4byte	.LFE7-.LFB7
 3409 0487 01       		.uleb128 0x1
 3410 0488 9C       		.byte	0x9c
 3411 0489 14       		.uleb128 0x14
 3412 048a F2010000 		.4byte	.LASF75
 3413 048e 01       		.byte	0x1
 3414 048f 8505     		.2byte	0x585
 3415 0491 00000000 		.4byte	.LFB8
 3416 0495 78000000 		.4byte	.LFE8-.LFB8
 3417 0499 01       		.uleb128 0x1
 3418 049a 9C       		.byte	0x9c
 3419 049b 0D       		.uleb128 0xd
 3420 049c E7040000 		.4byte	.LASF76
 3421 04a0 01       		.byte	0x1
 3422 04a1 C105     		.2byte	0x5c1
 3423 04a3 00000000 		.4byte	.LFB9
 3424 04a7 94000000 		.4byte	.LFE9-.LFB9
 3425 04ab 01       		.uleb128 0x1
 3426 04ac 9C       		.byte	0x9c
 3427 04ad C1040000 		.4byte	0x4c1
 3428 04b1 11       		.uleb128 0x11
 3429 04b2 9C020000 		.4byte	.LASF77
 3430 04b6 01       		.byte	0x1
 3431 04b7 C105     		.2byte	0x5c1
 3432 04b9 6B000000 		.4byte	0x6b
 3433 04bd 02       		.uleb128 0x2
 3434 04be 91       		.byte	0x91
 3435 04bf 77       		.sleb128 -9
 3436 04c0 00       		.byte	0
 3437 04c1 12       		.uleb128 0x12
 3438 04c2 1A040000 		.4byte	.LASF78
 3439 04c6 01       		.byte	0x1
 3440 04c7 EE05     		.2byte	0x5ee
 3441 04c9 00000000 		.4byte	.LFB10
 3442 04cd 44000000 		.4byte	.LFE10-.LFB10
 3443 04d1 01       		.uleb128 0x1
 3444 04d2 9C       		.byte	0x9c
 3445 04d3 0D       		.uleb128 0xd
 3446 04d4 53010000 		.4byte	.LASF79
 3447 04d8 01       		.byte	0x1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 95


 3448 04d9 0E06     		.2byte	0x60e
 3449 04db 00000000 		.4byte	.LFB11
 3450 04df 94000000 		.4byte	.LFE11-.LFB11
 3451 04e3 01       		.uleb128 0x1
 3452 04e4 9C       		.byte	0x9c
 3453 04e5 F9040000 		.4byte	0x4f9
 3454 04e9 11       		.uleb128 0x11
 3455 04ea AC040000 		.4byte	.LASF80
 3456 04ee 01       		.byte	0x1
 3457 04ef 0E06     		.2byte	0x60e
 3458 04f1 6B000000 		.4byte	0x6b
 3459 04f5 02       		.uleb128 0x2
 3460 04f6 91       		.byte	0x91
 3461 04f7 77       		.sleb128 -9
 3462 04f8 00       		.byte	0
 3463 04f9 15       		.uleb128 0x15
 3464 04fa 69040000 		.4byte	.LASF81
 3465 04fe 01       		.byte	0x1
 3466 04ff 4006     		.2byte	0x640
 3467 0501 00000000 		.4byte	.LFB12
 3468 0505 80020000 		.4byte	.LFE12-.LFB12
 3469 0509 01       		.uleb128 0x1
 3470 050a 9C       		.byte	0x9c
 3471 050b 15       		.uleb128 0x15
 3472 050c 07000000 		.4byte	.LASF82
 3473 0510 01       		.byte	0x1
 3474 0511 BC06     		.2byte	0x6bc
 3475 0513 00000000 		.4byte	.LFB13
 3476 0517 8C010000 		.4byte	.LFE13-.LFB13
 3477 051b 01       		.uleb128 0x1
 3478 051c 9C       		.byte	0x9c
 3479 051d 14       		.uleb128 0x14
 3480 051e 20010000 		.4byte	.LASF83
 3481 0522 01       		.byte	0x1
 3482 0523 0207     		.2byte	0x702
 3483 0525 00000000 		.4byte	.LFB14
 3484 0529 D8000000 		.4byte	.LFE14-.LFB14
 3485 052d 01       		.uleb128 0x1
 3486 052e 9C       		.byte	0x9c
 3487 052f 14       		.uleb128 0x14
 3488 0530 BC010000 		.4byte	.LASF84
 3489 0534 01       		.byte	0x1
 3490 0535 3A07     		.2byte	0x73a
 3491 0537 00000000 		.4byte	.LFB15
 3492 053b 58000000 		.4byte	.LFE15-.LFB15
 3493 053f 01       		.uleb128 0x1
 3494 0540 9C       		.byte	0x9c
 3495 0541 16       		.uleb128 0x16
 3496 0542 43050000 		.4byte	.LASF85
 3497 0546 01       		.byte	0x1
 3498 0547 1F       		.byte	0x1f
 3499 0548 D5020000 		.4byte	0x2d5
 3500 054c 05       		.uleb128 0x5
 3501 054d 03       		.byte	0x3
 3502 054e 00000000 		.4byte	cyPmBackup
 3503 0552 16       		.uleb128 0x16
 3504 0553 34040000 		.4byte	.LASF86
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 96


 3505 0557 01       		.byte	0x1
 3506 0558 20       		.byte	0x20
 3507 0559 9A010000 		.4byte	0x19a
 3508 055d 05       		.uleb128 0x5
 3509 055e 03       		.byte	0x3
 3510 055f 30000000 		.4byte	cyPmClockBackup
 3511 0563 16       		.uleb128 0x16
 3512 0564 B8040000 		.4byte	.LASF87
 3513 0568 01       		.byte	0x1
 3514 0569 23       		.byte	0x23
 3515 056a 74050000 		.4byte	0x574
 3516 056e 05       		.uleb128 0x5
 3517 056f 03       		.byte	0x3
 3518 0570 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3519 0574 10       		.uleb128 0x10
 3520 0575 43030000 		.4byte	0x343
 3521 0579 00       		.byte	0
 3522              		.section	.debug_abbrev,"",%progbits
 3523              	.Ldebug_abbrev0:
 3524 0000 01       		.uleb128 0x1
 3525 0001 11       		.uleb128 0x11
 3526 0002 01       		.byte	0x1
 3527 0003 25       		.uleb128 0x25
 3528 0004 0E       		.uleb128 0xe
 3529 0005 13       		.uleb128 0x13
 3530 0006 0B       		.uleb128 0xb
 3531 0007 03       		.uleb128 0x3
 3532 0008 0E       		.uleb128 0xe
 3533 0009 1B       		.uleb128 0x1b
 3534 000a 0E       		.uleb128 0xe
 3535 000b 55       		.uleb128 0x55
 3536 000c 17       		.uleb128 0x17
 3537 000d 11       		.uleb128 0x11
 3538 000e 01       		.uleb128 0x1
 3539 000f 10       		.uleb128 0x10
 3540 0010 17       		.uleb128 0x17
 3541 0011 00       		.byte	0
 3542 0012 00       		.byte	0
 3543 0013 02       		.uleb128 0x2
 3544 0014 24       		.uleb128 0x24
 3545 0015 00       		.byte	0
 3546 0016 0B       		.uleb128 0xb
 3547 0017 0B       		.uleb128 0xb
 3548 0018 3E       		.uleb128 0x3e
 3549 0019 0B       		.uleb128 0xb
 3550 001a 03       		.uleb128 0x3
 3551 001b 0E       		.uleb128 0xe
 3552 001c 00       		.byte	0
 3553 001d 00       		.byte	0
 3554 001e 03       		.uleb128 0x3
 3555 001f 24       		.uleb128 0x24
 3556 0020 00       		.byte	0
 3557 0021 0B       		.uleb128 0xb
 3558 0022 0B       		.uleb128 0xb
 3559 0023 3E       		.uleb128 0x3e
 3560 0024 0B       		.uleb128 0xb
 3561 0025 03       		.uleb128 0x3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 97


 3562 0026 08       		.uleb128 0x8
 3563 0027 00       		.byte	0
 3564 0028 00       		.byte	0
 3565 0029 04       		.uleb128 0x4
 3566 002a 16       		.uleb128 0x16
 3567 002b 00       		.byte	0
 3568 002c 03       		.uleb128 0x3
 3569 002d 0E       		.uleb128 0xe
 3570 002e 3A       		.uleb128 0x3a
 3571 002f 0B       		.uleb128 0xb
 3572 0030 3B       		.uleb128 0x3b
 3573 0031 05       		.uleb128 0x5
 3574 0032 49       		.uleb128 0x49
 3575 0033 13       		.uleb128 0x13
 3576 0034 00       		.byte	0
 3577 0035 00       		.byte	0
 3578 0036 05       		.uleb128 0x5
 3579 0037 35       		.uleb128 0x35
 3580 0038 00       		.byte	0
 3581 0039 49       		.uleb128 0x49
 3582 003a 13       		.uleb128 0x13
 3583 003b 00       		.byte	0
 3584 003c 00       		.byte	0
 3585 003d 06       		.uleb128 0x6
 3586 003e 13       		.uleb128 0x13
 3587 003f 01       		.byte	0x1
 3588 0040 03       		.uleb128 0x3
 3589 0041 0E       		.uleb128 0xe
 3590 0042 0B       		.uleb128 0xb
 3591 0043 0B       		.uleb128 0xb
 3592 0044 3A       		.uleb128 0x3a
 3593 0045 0B       		.uleb128 0xb
 3594 0046 3B       		.uleb128 0x3b
 3595 0047 0B       		.uleb128 0xb
 3596 0048 01       		.uleb128 0x1
 3597 0049 13       		.uleb128 0x13
 3598 004a 00       		.byte	0
 3599 004b 00       		.byte	0
 3600 004c 07       		.uleb128 0x7
 3601 004d 0D       		.uleb128 0xd
 3602 004e 00       		.byte	0
 3603 004f 03       		.uleb128 0x3
 3604 0050 0E       		.uleb128 0xe
 3605 0051 3A       		.uleb128 0x3a
 3606 0052 0B       		.uleb128 0xb
 3607 0053 3B       		.uleb128 0x3b
 3608 0054 0B       		.uleb128 0xb
 3609 0055 49       		.uleb128 0x49
 3610 0056 13       		.uleb128 0x13
 3611 0057 38       		.uleb128 0x38
 3612 0058 0B       		.uleb128 0xb
 3613 0059 00       		.byte	0
 3614 005a 00       		.byte	0
 3615 005b 08       		.uleb128 0x8
 3616 005c 0D       		.uleb128 0xd
 3617 005d 00       		.byte	0
 3618 005e 03       		.uleb128 0x3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 98


 3619 005f 0E       		.uleb128 0xe
 3620 0060 3A       		.uleb128 0x3a
 3621 0061 0B       		.uleb128 0xb
 3622 0062 3B       		.uleb128 0x3b
 3623 0063 05       		.uleb128 0x5
 3624 0064 49       		.uleb128 0x49
 3625 0065 13       		.uleb128 0x13
 3626 0066 38       		.uleb128 0x38
 3627 0067 0B       		.uleb128 0xb
 3628 0068 00       		.byte	0
 3629 0069 00       		.byte	0
 3630 006a 09       		.uleb128 0x9
 3631 006b 13       		.uleb128 0x13
 3632 006c 01       		.byte	0x1
 3633 006d 03       		.uleb128 0x3
 3634 006e 0E       		.uleb128 0xe
 3635 006f 0B       		.uleb128 0xb
 3636 0070 0B       		.uleb128 0xb
 3637 0071 3A       		.uleb128 0x3a
 3638 0072 0B       		.uleb128 0xb
 3639 0073 3B       		.uleb128 0x3b
 3640 0074 05       		.uleb128 0x5
 3641 0075 01       		.uleb128 0x1
 3642 0076 13       		.uleb128 0x13
 3643 0077 00       		.byte	0
 3644 0078 00       		.byte	0
 3645 0079 0A       		.uleb128 0xa
 3646 007a 01       		.uleb128 0x1
 3647 007b 01       		.byte	0x1
 3648 007c 49       		.uleb128 0x49
 3649 007d 13       		.uleb128 0x13
 3650 007e 01       		.uleb128 0x1
 3651 007f 13       		.uleb128 0x13
 3652 0080 00       		.byte	0
 3653 0081 00       		.byte	0
 3654 0082 0B       		.uleb128 0xb
 3655 0083 21       		.uleb128 0x21
 3656 0084 00       		.byte	0
 3657 0085 49       		.uleb128 0x49
 3658 0086 13       		.uleb128 0x13
 3659 0087 2F       		.uleb128 0x2f
 3660 0088 0B       		.uleb128 0xb
 3661 0089 00       		.byte	0
 3662 008a 00       		.byte	0
 3663 008b 0C       		.uleb128 0xc
 3664 008c 2E       		.uleb128 0x2e
 3665 008d 00       		.byte	0
 3666 008e 3F       		.uleb128 0x3f
 3667 008f 19       		.uleb128 0x19
 3668 0090 03       		.uleb128 0x3
 3669 0091 0E       		.uleb128 0xe
 3670 0092 3A       		.uleb128 0x3a
 3671 0093 0B       		.uleb128 0xb
 3672 0094 3B       		.uleb128 0x3b
 3673 0095 0B       		.uleb128 0xb
 3674 0096 27       		.uleb128 0x27
 3675 0097 19       		.uleb128 0x19
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 99


 3676 0098 11       		.uleb128 0x11
 3677 0099 01       		.uleb128 0x1
 3678 009a 12       		.uleb128 0x12
 3679 009b 06       		.uleb128 0x6
 3680 009c 40       		.uleb128 0x40
 3681 009d 18       		.uleb128 0x18
 3682 009e 9642     		.uleb128 0x2116
 3683 00a0 19       		.uleb128 0x19
 3684 00a1 00       		.byte	0
 3685 00a2 00       		.byte	0
 3686 00a3 0D       		.uleb128 0xd
 3687 00a4 2E       		.uleb128 0x2e
 3688 00a5 01       		.byte	0x1
 3689 00a6 3F       		.uleb128 0x3f
 3690 00a7 19       		.uleb128 0x19
 3691 00a8 03       		.uleb128 0x3
 3692 00a9 0E       		.uleb128 0xe
 3693 00aa 3A       		.uleb128 0x3a
 3694 00ab 0B       		.uleb128 0xb
 3695 00ac 3B       		.uleb128 0x3b
 3696 00ad 05       		.uleb128 0x5
 3697 00ae 27       		.uleb128 0x27
 3698 00af 19       		.uleb128 0x19
 3699 00b0 11       		.uleb128 0x11
 3700 00b1 01       		.uleb128 0x1
 3701 00b2 12       		.uleb128 0x12
 3702 00b3 06       		.uleb128 0x6
 3703 00b4 40       		.uleb128 0x40
 3704 00b5 18       		.uleb128 0x18
 3705 00b6 9642     		.uleb128 0x2116
 3706 00b8 19       		.uleb128 0x19
 3707 00b9 01       		.uleb128 0x1
 3708 00ba 13       		.uleb128 0x13
 3709 00bb 00       		.byte	0
 3710 00bc 00       		.byte	0
 3711 00bd 0E       		.uleb128 0xe
 3712 00be 34       		.uleb128 0x34
 3713 00bf 00       		.byte	0
 3714 00c0 03       		.uleb128 0x3
 3715 00c1 0E       		.uleb128 0xe
 3716 00c2 3A       		.uleb128 0x3a
 3717 00c3 0B       		.uleb128 0xb
 3718 00c4 3B       		.uleb128 0x3b
 3719 00c5 05       		.uleb128 0x5
 3720 00c6 49       		.uleb128 0x49
 3721 00c7 13       		.uleb128 0x13
 3722 00c8 02       		.uleb128 0x2
 3723 00c9 18       		.uleb128 0x18
 3724 00ca 00       		.byte	0
 3725 00cb 00       		.byte	0
 3726 00cc 0F       		.uleb128 0xf
 3727 00cd 34       		.uleb128 0x34
 3728 00ce 00       		.byte	0
 3729 00cf 03       		.uleb128 0x3
 3730 00d0 08       		.uleb128 0x8
 3731 00d1 3A       		.uleb128 0x3a
 3732 00d2 0B       		.uleb128 0xb
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 100


 3733 00d3 3B       		.uleb128 0x3b
 3734 00d4 05       		.uleb128 0x5
 3735 00d5 49       		.uleb128 0x49
 3736 00d6 13       		.uleb128 0x13
 3737 00d7 02       		.uleb128 0x2
 3738 00d8 18       		.uleb128 0x18
 3739 00d9 00       		.byte	0
 3740 00da 00       		.byte	0
 3741 00db 10       		.uleb128 0x10
 3742 00dc 26       		.uleb128 0x26
 3743 00dd 00       		.byte	0
 3744 00de 49       		.uleb128 0x49
 3745 00df 13       		.uleb128 0x13
 3746 00e0 00       		.byte	0
 3747 00e1 00       		.byte	0
 3748 00e2 11       		.uleb128 0x11
 3749 00e3 05       		.uleb128 0x5
 3750 00e4 00       		.byte	0
 3751 00e5 03       		.uleb128 0x3
 3752 00e6 0E       		.uleb128 0xe
 3753 00e7 3A       		.uleb128 0x3a
 3754 00e8 0B       		.uleb128 0xb
 3755 00e9 3B       		.uleb128 0x3b
 3756 00ea 05       		.uleb128 0x5
 3757 00eb 49       		.uleb128 0x49
 3758 00ec 13       		.uleb128 0x13
 3759 00ed 02       		.uleb128 0x2
 3760 00ee 18       		.uleb128 0x18
 3761 00ef 00       		.byte	0
 3762 00f0 00       		.byte	0
 3763 00f1 12       		.uleb128 0x12
 3764 00f2 2E       		.uleb128 0x2e
 3765 00f3 00       		.byte	0
 3766 00f4 3F       		.uleb128 0x3f
 3767 00f5 19       		.uleb128 0x19
 3768 00f6 03       		.uleb128 0x3
 3769 00f7 0E       		.uleb128 0xe
 3770 00f8 3A       		.uleb128 0x3a
 3771 00f9 0B       		.uleb128 0xb
 3772 00fa 3B       		.uleb128 0x3b
 3773 00fb 05       		.uleb128 0x5
 3774 00fc 27       		.uleb128 0x27
 3775 00fd 19       		.uleb128 0x19
 3776 00fe 11       		.uleb128 0x11
 3777 00ff 01       		.uleb128 0x1
 3778 0100 12       		.uleb128 0x12
 3779 0101 06       		.uleb128 0x6
 3780 0102 40       		.uleb128 0x40
 3781 0103 18       		.uleb128 0x18
 3782 0104 9642     		.uleb128 0x2116
 3783 0106 19       		.uleb128 0x19
 3784 0107 00       		.byte	0
 3785 0108 00       		.byte	0
 3786 0109 13       		.uleb128 0x13
 3787 010a 2E       		.uleb128 0x2e
 3788 010b 01       		.byte	0x1
 3789 010c 3F       		.uleb128 0x3f
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 101


 3790 010d 19       		.uleb128 0x19
 3791 010e 03       		.uleb128 0x3
 3792 010f 0E       		.uleb128 0xe
 3793 0110 3A       		.uleb128 0x3a
 3794 0111 0B       		.uleb128 0xb
 3795 0112 3B       		.uleb128 0x3b
 3796 0113 05       		.uleb128 0x5
 3797 0114 27       		.uleb128 0x27
 3798 0115 19       		.uleb128 0x19
 3799 0116 49       		.uleb128 0x49
 3800 0117 13       		.uleb128 0x13
 3801 0118 11       		.uleb128 0x11
 3802 0119 01       		.uleb128 0x1
 3803 011a 12       		.uleb128 0x12
 3804 011b 06       		.uleb128 0x6
 3805 011c 40       		.uleb128 0x40
 3806 011d 18       		.uleb128 0x18
 3807 011e 9642     		.uleb128 0x2116
 3808 0120 19       		.uleb128 0x19
 3809 0121 01       		.uleb128 0x1
 3810 0122 13       		.uleb128 0x13
 3811 0123 00       		.byte	0
 3812 0124 00       		.byte	0
 3813 0125 14       		.uleb128 0x14
 3814 0126 2E       		.uleb128 0x2e
 3815 0127 00       		.byte	0
 3816 0128 03       		.uleb128 0x3
 3817 0129 0E       		.uleb128 0xe
 3818 012a 3A       		.uleb128 0x3a
 3819 012b 0B       		.uleb128 0xb
 3820 012c 3B       		.uleb128 0x3b
 3821 012d 05       		.uleb128 0x5
 3822 012e 27       		.uleb128 0x27
 3823 012f 19       		.uleb128 0x19
 3824 0130 11       		.uleb128 0x11
 3825 0131 01       		.uleb128 0x1
 3826 0132 12       		.uleb128 0x12
 3827 0133 06       		.uleb128 0x6
 3828 0134 40       		.uleb128 0x40
 3829 0135 18       		.uleb128 0x18
 3830 0136 9642     		.uleb128 0x2116
 3831 0138 19       		.uleb128 0x19
 3832 0139 00       		.byte	0
 3833 013a 00       		.byte	0
 3834 013b 15       		.uleb128 0x15
 3835 013c 2E       		.uleb128 0x2e
 3836 013d 00       		.byte	0
 3837 013e 03       		.uleb128 0x3
 3838 013f 0E       		.uleb128 0xe
 3839 0140 3A       		.uleb128 0x3a
 3840 0141 0B       		.uleb128 0xb
 3841 0142 3B       		.uleb128 0x3b
 3842 0143 05       		.uleb128 0x5
 3843 0144 27       		.uleb128 0x27
 3844 0145 19       		.uleb128 0x19
 3845 0146 11       		.uleb128 0x11
 3846 0147 01       		.uleb128 0x1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 102


 3847 0148 12       		.uleb128 0x12
 3848 0149 06       		.uleb128 0x6
 3849 014a 40       		.uleb128 0x40
 3850 014b 18       		.uleb128 0x18
 3851 014c 9742     		.uleb128 0x2117
 3852 014e 19       		.uleb128 0x19
 3853 014f 00       		.byte	0
 3854 0150 00       		.byte	0
 3855 0151 16       		.uleb128 0x16
 3856 0152 34       		.uleb128 0x34
 3857 0153 00       		.byte	0
 3858 0154 03       		.uleb128 0x3
 3859 0155 0E       		.uleb128 0xe
 3860 0156 3A       		.uleb128 0x3a
 3861 0157 0B       		.uleb128 0xb
 3862 0158 3B       		.uleb128 0x3b
 3863 0159 0B       		.uleb128 0xb
 3864 015a 49       		.uleb128 0x49
 3865 015b 13       		.uleb128 0x13
 3866 015c 02       		.uleb128 0x2
 3867 015d 18       		.uleb128 0x18
 3868 015e 00       		.byte	0
 3869 015f 00       		.byte	0
 3870 0160 00       		.byte	0
 3871              		.section	.debug_aranges,"",%progbits
 3872 0000 94000000 		.4byte	0x94
 3873 0004 0200     		.2byte	0x2
 3874 0006 00000000 		.4byte	.Ldebug_info0
 3875 000a 04       		.byte	0x4
 3876 000b 00       		.byte	0
 3877 000c 0000     		.2byte	0
 3878 000e 0000     		.2byte	0
 3879 0010 00000000 		.4byte	.LFB0
 3880 0014 88020000 		.4byte	.LFE0-.LFB0
 3881 0018 00000000 		.4byte	.LFB1
 3882 001c F0020000 		.4byte	.LFE1-.LFB1
 3883 0020 00000000 		.4byte	.LFB2
 3884 0024 BC000000 		.4byte	.LFE2-.LFB2
 3885 0028 00000000 		.4byte	.LFB3
 3886 002c 70010000 		.4byte	.LFE3-.LFB3
 3887 0030 00000000 		.4byte	.LFB4
 3888 0034 0E000000 		.4byte	.LFE4-.LFB4
 3889 0038 00000000 		.4byte	.LFB5
 3890 003c 58010000 		.4byte	.LFE5-.LFB5
 3891 0040 00000000 		.4byte	.LFB6
 3892 0044 5C000000 		.4byte	.LFE6-.LFB6
 3893 0048 00000000 		.4byte	.LFB7
 3894 004c E8000000 		.4byte	.LFE7-.LFB7
 3895 0050 00000000 		.4byte	.LFB8
 3896 0054 78000000 		.4byte	.LFE8-.LFB8
 3897 0058 00000000 		.4byte	.LFB9
 3898 005c 94000000 		.4byte	.LFE9-.LFB9
 3899 0060 00000000 		.4byte	.LFB10
 3900 0064 44000000 		.4byte	.LFE10-.LFB10
 3901 0068 00000000 		.4byte	.LFB11
 3902 006c 94000000 		.4byte	.LFE11-.LFB11
 3903 0070 00000000 		.4byte	.LFB12
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 103


 3904 0074 80020000 		.4byte	.LFE12-.LFB12
 3905 0078 00000000 		.4byte	.LFB13
 3906 007c 8C010000 		.4byte	.LFE13-.LFB13
 3907 0080 00000000 		.4byte	.LFB14
 3908 0084 D8000000 		.4byte	.LFE14-.LFB14
 3909 0088 00000000 		.4byte	.LFB15
 3910 008c 58000000 		.4byte	.LFE15-.LFB15
 3911 0090 00000000 		.4byte	0
 3912 0094 00000000 		.4byte	0
 3913              		.section	.debug_ranges,"",%progbits
 3914              	.Ldebug_ranges0:
 3915 0000 00000000 		.4byte	.LFB0
 3916 0004 88020000 		.4byte	.LFE0
 3917 0008 00000000 		.4byte	.LFB1
 3918 000c F0020000 		.4byte	.LFE1
 3919 0010 00000000 		.4byte	.LFB2
 3920 0014 BC000000 		.4byte	.LFE2
 3921 0018 00000000 		.4byte	.LFB3
 3922 001c 70010000 		.4byte	.LFE3
 3923 0020 00000000 		.4byte	.LFB4
 3924 0024 0E000000 		.4byte	.LFE4
 3925 0028 00000000 		.4byte	.LFB5
 3926 002c 58010000 		.4byte	.LFE5
 3927 0030 00000000 		.4byte	.LFB6
 3928 0034 5C000000 		.4byte	.LFE6
 3929 0038 00000000 		.4byte	.LFB7
 3930 003c E8000000 		.4byte	.LFE7
 3931 0040 00000000 		.4byte	.LFB8
 3932 0044 78000000 		.4byte	.LFE8
 3933 0048 00000000 		.4byte	.LFB9
 3934 004c 94000000 		.4byte	.LFE9
 3935 0050 00000000 		.4byte	.LFB10
 3936 0054 44000000 		.4byte	.LFE10
 3937 0058 00000000 		.4byte	.LFB11
 3938 005c 94000000 		.4byte	.LFE11
 3939 0060 00000000 		.4byte	.LFB12
 3940 0064 80020000 		.4byte	.LFE12
 3941 0068 00000000 		.4byte	.LFB13
 3942 006c 8C010000 		.4byte	.LFE13
 3943 0070 00000000 		.4byte	.LFB14
 3944 0074 D8000000 		.4byte	.LFE14
 3945 0078 00000000 		.4byte	.LFB15
 3946 007c 58000000 		.4byte	.LFE15
 3947 0080 00000000 		.4byte	0
 3948 0084 00000000 		.4byte	0
 3949              		.section	.debug_line,"",%progbits
 3950              	.Ldebug_line0:
 3951 0000 8A030000 		.section	.debug_str,"MS",%progbits,1
 3951      02004B00 
 3951      00000201 
 3951      FB0E0D00 
 3951      01010101 
 3952              	.LASF10:
 3953 0000 75696E74 		.ascii	"uint16\000"
 3953      313600
 3954              	.LASF82:
 3955 0007 4379506D 		.ascii	"CyPmHibSlpRestore\000"
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 104


 3955      48696253 
 3955      6C705265 
 3955      73746F72 
 3955      6500
 3956              	.LASF44:
 3957 0019 77616B65 		.ascii	"wakeupTrim0\000"
 3957      75705472 
 3957      696D3000 
 3958              	.LASF45:
 3959 0025 77616B65 		.ascii	"wakeupTrim1\000"
 3959      75705472 
 3959      696D3100 
 3960              	.LASF46:
 3961 0031 77616B65 		.ascii	"wakeupTrim3\000"
 3961      75705472 
 3961      696D3300 
 3962              	.LASF21:
 3963 003d 6D617374 		.ascii	"masterClkSrc\000"
 3963      6572436C 
 3963      6B537263 
 3963      00
 3964              	.LASF88:
 3965 004a 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3965      43313120 
 3965      352E342E 
 3965      31203230 
 3965      31363036 
 3966 007d 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 3966      20726576 
 3966      6973696F 
 3966      6E203233 
 3966      37373135 
 3967 00b0 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 3967      66756E63 
 3967      74696F6E 
 3967      2D736563 
 3967      74696F6E 
 3968              	.LASF58:
 3969 00d8 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3969      4D5F4241 
 3969      434B5550 
 3969      5F535452 
 3969      55435400 
 3970              	.LASF29:
 3971 00ec 636C6B53 		.ascii	"clkSyncDiv\000"
 3971      796E6344 
 3971      697600
 3972              	.LASF62:
 3973 00f7 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3973      52657374 
 3973      6F726543 
 3973      6C6F636B 
 3973      7300
 3974              	.LASF7:
 3975 0109 6C6F6E67 		.ascii	"long long unsigned int\000"
 3975      206C6F6E 
 3975      6720756E 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 105


 3975      7369676E 
 3975      65642069 
 3976              	.LASF83:
 3977 0120 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3977      4876694C 
 3977      76695361 
 3977      76654469 
 3977      7361626C 
 3978              	.LASF73:
 3979 0136 746D7053 		.ascii	"tmpStatus\000"
 3979      74617475 
 3979      7300
 3980              	.LASF51:
 3981 0140 6C766961 		.ascii	"lviaTrip\000"
 3981      54726970 
 3981      00
 3982              	.LASF23:
 3983 0149 696D6F55 		.ascii	"imoUsbClk\000"
 3983      7362436C 
 3983      6B00
 3984              	.LASF79:
 3985 0153 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3985      46747753 
 3985      6574496E 
 3985      74657276 
 3985      616C00
 3986              	.LASF52:
 3987 0166 68766961 		.ascii	"hviaEn\000"
 3987      456E00
 3988              	.LASF37:
 3989 016d 696C6F50 		.ascii	"iloPowerMode\000"
 3989      6F776572 
 3989      4D6F6465 
 3989      00
 3990              	.LASF6:
 3991 017a 6C6F6E67 		.ascii	"long long int\000"
 3991      206C6F6E 
 3991      6720696E 
 3991      7400
 3992              	.LASF0:
 3993 0188 7369676E 		.ascii	"signed char\000"
 3993      65642063 
 3993      68617200 
 3994              	.LASF30:
 3995 0194 636C6B42 		.ascii	"clkBusDiv\000"
 3995      75734469 
 3995      7600
 3996              	.LASF67:
 3997 019e 696E7465 		.ascii	"interruptState\000"
 3997      72727570 
 3997      74537461 
 3997      746500
 3998              	.LASF28:
 3999 01ad 696D6F32 		.ascii	"imo2x\000"
 3999      7800
 4000              	.LASF4:
 4001 01b3 6C6F6E67 		.ascii	"long int\000"
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 106


 4001      20696E74 
 4001      00
 4002              	.LASF84:
 4003 01bc 4379506D 		.ascii	"CyPmHviLviRestore\000"
 4003      4876694C 
 4003      76695265 
 4003      73746F72 
 4003      6500
 4004              	.LASF9:
 4005 01ce 75696E74 		.ascii	"uint8\000"
 4005      3800
 4006              	.LASF13:
 4007 01d4 646F7562 		.ascii	"double\000"
 4007      6C6500
 4008              	.LASF11:
 4009 01db 75696E74 		.ascii	"uint32\000"
 4009      333200
 4010              	.LASF32:
 4011 01e2 786D687A 		.ascii	"xmhzEnableState\000"
 4011      456E6162 
 4011      6C655374 
 4011      61746500 
 4012              	.LASF75:
 4013 01f2 4379506D 		.ascii	"CyPmHibRestore\000"
 4013      48696252 
 4013      6573746F 
 4013      726500
 4014              	.LASF71:
 4015 0201 6D61736B 		.ascii	"mask\000"
 4015      00
 4016              	.LASF55:
 4017 0206 696D6F41 		.ascii	"imoActFreq\000"
 4017      63744672 
 4017      657100
 4018              	.LASF8:
 4019 0211 756E7369 		.ascii	"unsigned int\000"
 4019      676E6564 
 4019      20696E74 
 4019      00
 4020              	.LASF47:
 4021 021e 73636374 		.ascii	"scctData\000"
 4021      44617461 
 4021      00
 4022              	.LASF22:
 4023 0227 696D6F46 		.ascii	"imoFreq\000"
 4023      72657100 
 4024              	.LASF5:
 4025 022f 6C6F6E67 		.ascii	"long unsigned int\000"
 4025      20756E73 
 4025      69676E65 
 4025      6420696E 
 4025      7400
 4026              	.LASF48:
 4027 0241 6C766964 		.ascii	"lvidEn\000"
 4027      456E00
 4028              	.LASF35:
 4029 0248 6379506D 		.ascii	"cyPmClockBackupStruct\000"
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 107


 4029      436C6F63 
 4029      6B426163 
 4029      6B757053 
 4029      74727563 
 4030              	.LASF36:
 4031 025e 6379506D 		.ascii	"cyPmBackupStruct\000"
 4031      4261636B 
 4031      75705374 
 4031      72756374 
 4031      00
 4032              	.LASF34:
 4033 026f 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 4033      4D5F434C 
 4033      4F434B5F 
 4033      4241434B 
 4033      55505F53 
 4034              	.LASF3:
 4035 0289 73686F72 		.ascii	"short unsigned int\000"
 4035      7420756E 
 4035      7369676E 
 4035      65642069 
 4035      6E7400
 4036              	.LASF77:
 4037 029c 63747749 		.ascii	"ctwInterval\000"
 4037      6E746572 
 4037      76616C00 
 4038              	.LASF89:
 4039 02a8 47656E65 		.ascii	"Generated_Source\\PSoC5\\cyPm.c\000"
 4039      72617465 
 4039      645F536F 
 4039      75726365 
 4039      5C50536F 
 4040              	.LASF41:
 4041 02c6 77616B65 		.ascii	"wakeupCfg0\000"
 4041      75704366 
 4041      673000
 4042              	.LASF42:
 4043 02d1 77616B65 		.ascii	"wakeupCfg1\000"
 4043      75704366 
 4043      673100
 4044              	.LASF43:
 4045 02dc 77616B65 		.ascii	"wakeupCfg2\000"
 4045      75704366 
 4045      673200
 4046              	.LASF60:
 4047 02e7 636C6B42 		.ascii	"clkBusDivTmp\000"
 4047      75734469 
 4047      76546D70 
 4047      00
 4048              	.LASF57:
 4049 02f4 626F6F73 		.ascii	"boostRefExt\000"
 4049      74526566 
 4049      45787400 
 4050              	.LASF90:
 4051 0300 433A5C55 		.ascii	"C:\\Users\\HPz420\\Documents\\GitHub\\Retro-Compute"
 4051      73657273 
 4051      5C48507A 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 108


 4051      3432305C 
 4051      446F6375 
 4052 032e 72735C5A 		.ascii	"rs\\Z80\\PSOC\\PSOC_Design_Files\\FrontPanelI2CIO8\\"
 4052      38305C50 
 4052      534F435C 
 4052      50534F43 
 4052      5F446573 
 4053 035d 55534246 		.ascii	"USBFS_UART01.cydsn\000"
 4053      535F5541 
 4053      52543031 
 4053      2E637964 
 4053      736E00
 4054              	.LASF27:
 4055 0370 636C6B49 		.ascii	"clkImoSrc\000"
 4055      6D6F5372 
 4055      6300
 4056              	.LASF68:
 4057 037a 4379506D 		.ascii	"CyPmSaveClocks\000"
 4057      53617665 
 4057      436C6F63 
 4057      6B7300
 4058              	.LASF40:
 4059 0389 736C7054 		.ascii	"slpTrBypass\000"
 4059      72427970 
 4059      61737300 
 4060              	.LASF18:
 4061 0395 73697A65 		.ascii	"sizetype\000"
 4061      74797065 
 4061      00
 4062              	.LASF70:
 4063 039e 4379506D 		.ascii	"CyPmHibernateEx\000"
 4063      48696265 
 4063      726E6174 
 4063      65457800 
 4064              	.LASF17:
 4065 03ae 6C6F6E67 		.ascii	"long double\000"
 4065      20646F75 
 4065      626C6500 
 4066              	.LASF61:
 4067 03ba 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 4067      496D6F46 
 4067      7265714D 
 4067      687A3252 
 4067      656700
 4068              	.LASF19:
 4069 03cd 656E436C 		.ascii	"enClkA\000"
 4069      6B4100
 4070              	.LASF20:
 4071 03d4 656E436C 		.ascii	"enClkD\000"
 4071      6B4400
 4072              	.LASF65:
 4073 03db 77616B65 		.ascii	"wakeupSource\000"
 4073      7570536F 
 4073      75726365 
 4073      00
 4074              	.LASF26:
 4075 03e8 696D6F43 		.ascii	"imoClkSrc\000"
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 109


 4075      6C6B5372 
 4075      6300
 4076              	.LASF12:
 4077 03f2 666C6F61 		.ascii	"float\000"
 4077      7400
 4078              	.LASF66:
 4079 03f8 4379506D 		.ascii	"CyPmSleep\000"
 4079      536C6565 
 4079      7000
 4080              	.LASF53:
 4081 0402 6C766964 		.ascii	"lvidRst\000"
 4081      52737400 
 4082              	.LASF63:
 4083 040a 4379506D 		.ascii	"CyPmAltAct\000"
 4083      416C7441 
 4083      637400
 4084              	.LASF16:
 4085 0415 72656738 		.ascii	"reg8\000"
 4085      00
 4086              	.LASF78:
 4087 041a 4379506D 		.ascii	"CyPmOppsSet\000"
 4087      4F707073 
 4087      53657400 
 4088              	.LASF1:
 4089 0426 756E7369 		.ascii	"unsigned char\000"
 4089      676E6564 
 4089      20636861 
 4089      7200
 4090              	.LASF86:
 4091 0434 6379506D 		.ascii	"cyPmClockBackup\000"
 4091      436C6F63 
 4091      6B426163 
 4091      6B757000 
 4092              	.LASF31:
 4093 0444 706C6C45 		.ascii	"pllEnableState\000"
 4093      6E61626C 
 4093      65537461 
 4093      746500
 4094              	.LASF38:
 4095 0453 696C6F31 		.ascii	"ilo1kEnable\000"
 4095      6B456E61 
 4095      626C6500 
 4096              	.LASF2:
 4097 045f 73686F72 		.ascii	"short int\000"
 4097      7420696E 
 4097      7400
 4098              	.LASF81:
 4099 0469 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4099      48696253 
 4099      6C705361 
 4099      76655365 
 4099      7400
 4100              	.LASF39:
 4101 047b 696C6F31 		.ascii	"ilo100kEnable\000"
 4101      30306B45 
 4101      6E61626C 
 4101      6500
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 110


 4102              	.LASF14:
 4103 0489 63686172 		.ascii	"char\000"
 4103      00
 4104              	.LASF56:
 4105 048e 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4105      63744672 
 4105      65713132 
 4105      4D687A00 
 4106              	.LASF69:
 4107 049e 4379506D 		.ascii	"CyPmHibernate\000"
 4107      48696265 
 4107      726E6174 
 4107      6500
 4108              	.LASF80:
 4109 04ac 66747749 		.ascii	"ftwInterval\000"
 4109      6E746572 
 4109      76616C00 
 4110              	.LASF87:
 4111 04b8 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4111      496D6F46 
 4111      72657152 
 4111      6567324D 
 4111      687A00
 4112              	.LASF91:
 4113 04cb 4379506D 		.ascii	"CyPmReadStatus\000"
 4113      52656164 
 4113      53746174 
 4113      757300
 4114              	.LASF33:
 4115 04da 636C6B44 		.ascii	"clkDistDelay\000"
 4115      69737444 
 4115      656C6179 
 4115      00
 4116              	.LASF76:
 4117 04e7 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4117      43747753 
 4117      6574496E 
 4117      74657276 
 4117      616C00
 4118              	.LASF59:
 4119 04fa 73746174 		.ascii	"status\000"
 4119      757300
 4120              	.LASF50:
 4121 0501 6C766961 		.ascii	"lviaEn\000"
 4121      456E00
 4122              	.LASF74:
 4123 0508 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4123      48696253 
 4123      61766553 
 4123      657400
 4124              	.LASF64:
 4125 0517 77616B65 		.ascii	"wakeupTime\000"
 4125      75705469 
 4125      6D6500
 4126              	.LASF15:
 4127 0522 63797374 		.ascii	"cystatus\000"
 4127      61747573 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccrbsD22.s 			page 111


 4127      00
 4128              	.LASF24:
 4129 052b 666C6173 		.ascii	"flashWaitCycles\000"
 4129      68576169 
 4129      74437963 
 4129      6C657300 
 4130              	.LASF54:
 4131 053b 6C766961 		.ascii	"lviaRst\000"
 4131      52737400 
 4132              	.LASF85:
 4133 0543 6379506D 		.ascii	"cyPmBackup\000"
 4133      4261636B 
 4133      757000
 4134              	.LASF49:
 4135 054e 6C766964 		.ascii	"lvidTrip\000"
 4135      54726970 
 4135      00
 4136              	.LASF25:
 4137 0557 696D6F45 		.ascii	"imoEnable\000"
 4137      6E61626C 
 4137      6500
 4138              	.LASF72:
 4139 0561 696E7465 		.ascii	"interruptStatus\000"
 4139      72727570 
 4139      74537461 
 4139      74757300 
 4140              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
