CMD:./cmake-build-debug/cbp sample_traces/infra/infra_2_trace.gz

=================== Predictor constants ===================
K = 17
DEFAULT_SIZE = 131072
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
TAG_LEN_S = { 6, 7, 9, 11, 11, 11, 11, 12IDX_LEN_S = { 
, 
, , , , , 
,  }
RESET_INTERVAL = 262144

TOT_SIZE = 183 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
EOF
Table[0]
	 occupation: 1007 / 1024
	 total predictions: 1199148
Table[1]
	 occupation: 2760 / 8192
	 total predictions: 973266
Table[2]
	 occupation: 2456 / 16384
	 total predictions: 272682
Table[3]
	 occupation: 2260 / 16384
	 total predictions: 144701
Table[4]
	 occupation: 3850 / 16384
	 total predictions: 113795
Table[5]
	 occupation: 4724 / 16384
	 total predictions: 116017
Table[6]
	 occupation: 2621 / 8192
	 total predictions: 170279
Table[7]
	 occupation: 1824 / 2048
	 total predictions: 533982
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 29129361
Number of loads that miss in SQ: 27117126 (93.09%)
Number of PFs issued to the memory system 1810822
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 76539991
	misses     = 6908
	miss ratio = 0.01%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 45071414
	misses     = 4158826
	miss ratio = 9.23%
	pf accesses   = 1810822
	pf misses     = 167426
	pf miss ratio = 9.25%
L2$:
	accesses   = 4165734
	misses     = 2614083
	miss ratio = 62.75%
	pf accesses   = 167426
	pf misses     = 167215
	pf miss ratio = 99.87%
L3$:
	accesses   = 2614083
	misses     = 219731
	miss ratio = 8.41%
	pf accesses   = 167215
	pf misses     = 41112
	pf miss ratio = 24.59%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :29129361
Num Prefetches generated :4223612
Num Prefetches issued :44867417
Num Prefetches filtered by PF queue :12242852
Num untimely prefetches dropped from PF queue :2412790
Num prefetches not issued LDST contention :43056595
Num prefetches not issued stride 0 :2941047
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 47546686
cycles       = 12509088
CycWP        = 2770457
IPC          = 3.8010

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect          5818731     127651   2.1938%   2.6848
JumpDirect          1023947          0   0.0000%   0.0000
JumpIndirect         611335          0   0.0000%   0.0000
JumpReturn           662780          0   0.0000%   0.0000
Not control        68423198          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10546686      2391859   4.4094    1288814      27327   0.5388       0.0114   2.1203%   2.5911     545768    19.9717    51.7478
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25546686      5574772   4.5826    3119261      65417   0.5595       0.0117   2.0972%   2.5607    1276604    19.5149    49.9714
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    24546686      5362053   4.5779    2997214      62860   0.5590       0.0117   2.0973%   2.5608    1227451    19.5267    50.0048
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    47546686     12509088   3.8010    5818731     127651   0.4652       0.0102   2.1938%   2.6848    2770457    21.7034    58.2681
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 47546686 instrs 

ExecTime = 2253.696368932724
