#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1141-g389e2a3a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_000002980e9b68b0 .scope module, "tb" "tb" 2 26;
 .timescale 0 0;
v000002980d361900_0 .var "dw", 15 0;
v000002980e9c4220_0 .net "rd1", 15 0, v000002980d361540_0;  1 drivers
v000002980e9c42c0_0 .net "rd2", 15 0, v000002980d3615e0_0;  1 drivers
v000002980e9c4360_0 .net "rd3", 15 0, v000002980d361680_0;  1 drivers
v000002980e9c4400_0 .var "rw", 0 0;
v000002980e9c44a0_0 .var "tr1", 3 0;
v000002980e9c4540_0 .var "tr2", 3 0;
v000002980ea10570_0 .var "tr3", 3 0;
S_000002980e9b6a40 .scope module, "dut" "RegFile" 2 33, 2 1 0, S_000002980e9b68b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "rw";
    .port_info 1 /INPUT 4 "rs1";
    .port_info 2 /INPUT 4 "rs2";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 16 "WD";
    .port_info 5 /OUTPUT 16 "rd1";
    .port_info 6 /OUTPUT 16 "rd2";
    .port_info 7 /OUTPUT 16 "rd3";
v000002980e9b6c80 .array "RegData", 15 0, 15 0;
v000002980d361d50_0 .net "RegWrite", 0 0, v000002980e9c4400_0;  1 drivers
v000002980e9c6830_0 .net "WD", 15 0, v000002980d361900_0;  1 drivers
v000002980d361540_0 .var "rd1", 15 0;
v000002980d3615e0_0 .var "rd2", 15 0;
v000002980d361680_0 .var "rd3", 15 0;
v000002980d361720_0 .net "rs1", 3 0, v000002980e9c4540_0;  1 drivers
v000002980d3617c0_0 .net "rs2", 3 0, v000002980ea10570_0;  1 drivers
v000002980d361860_0 .net "rw", 3 0, v000002980e9c44a0_0;  1 drivers
v000002980e9b6c80_0 .array/port v000002980e9b6c80, 0;
v000002980e9b6c80_1 .array/port v000002980e9b6c80, 1;
v000002980e9b6c80_2 .array/port v000002980e9b6c80, 2;
E_000002980e9c9f90/0 .event anyedge, v000002980d361720_0, v000002980e9b6c80_0, v000002980e9b6c80_1, v000002980e9b6c80_2;
v000002980e9b6c80_3 .array/port v000002980e9b6c80, 3;
v000002980e9b6c80_4 .array/port v000002980e9b6c80, 4;
v000002980e9b6c80_5 .array/port v000002980e9b6c80, 5;
v000002980e9b6c80_6 .array/port v000002980e9b6c80, 6;
E_000002980e9c9f90/1 .event anyedge, v000002980e9b6c80_3, v000002980e9b6c80_4, v000002980e9b6c80_5, v000002980e9b6c80_6;
v000002980e9b6c80_7 .array/port v000002980e9b6c80, 7;
v000002980e9b6c80_8 .array/port v000002980e9b6c80, 8;
v000002980e9b6c80_9 .array/port v000002980e9b6c80, 9;
v000002980e9b6c80_10 .array/port v000002980e9b6c80, 10;
E_000002980e9c9f90/2 .event anyedge, v000002980e9b6c80_7, v000002980e9b6c80_8, v000002980e9b6c80_9, v000002980e9b6c80_10;
v000002980e9b6c80_11 .array/port v000002980e9b6c80, 11;
v000002980e9b6c80_12 .array/port v000002980e9b6c80, 12;
v000002980e9b6c80_13 .array/port v000002980e9b6c80, 13;
v000002980e9b6c80_14 .array/port v000002980e9b6c80, 14;
E_000002980e9c9f90/3 .event anyedge, v000002980e9b6c80_11, v000002980e9b6c80_12, v000002980e9b6c80_13, v000002980e9b6c80_14;
v000002980e9b6c80_15 .array/port v000002980e9b6c80, 15;
E_000002980e9c9f90/4 .event anyedge, v000002980e9b6c80_15, v000002980d3617c0_0, v000002980d361860_0, v000002980d361d50_0;
E_000002980e9c9f90/5 .event anyedge, v000002980e9c6830_0;
E_000002980e9c9f90 .event/or E_000002980e9c9f90/0, E_000002980e9c9f90/1, E_000002980e9c9f90/2, E_000002980e9c9f90/3, E_000002980e9c9f90/4, E_000002980e9c9f90/5;
    .scope S_000002980e9b6a40;
T_0 ;
    %vpi_call 2 10 "$readmemh", "reg_init.mem", v000002980e9b6c80 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002980e9b6a40;
T_1 ;
    %wait E_000002980e9c9f90;
    %load/vec4 v000002980d361720_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002980e9b6c80, 4;
    %assign/vec4 v000002980d361540_0, 0;
    %load/vec4 v000002980d3617c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002980e9b6c80, 4;
    %assign/vec4 v000002980d3615e0_0, 0;
    %load/vec4 v000002980d361860_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002980e9b6c80, 4;
    %assign/vec4 v000002980d361680_0, 0;
    %load/vec4 v000002980d361d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002980e9c6830_0;
    %load/vec4 v000002980d361860_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002980e9b6c80, 0, 4;
T_1.0 ;
    %vpi_call 2 21 "$writememh", "reg_fin.mem", v000002980e9b6c80 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002980e9b68b0;
T_2 ;
    %vpi_call 2 45 "$monitor", "%b --> %h || %b --> %h || %b --> %h", v000002980e9c44a0_0, v000002980e9c4360_0, v000002980e9c4540_0, v000002980e9c4220_0, v000002980ea10570_0, v000002980e9c42c0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002980e9b68b0;
T_3 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002980e9c44a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002980e9c4540_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002980ea10570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002980e9c4400_0, 0;
    %pushi/vec4 56026, 0, 16;
    %assign/vec4 v000002980d361900_0, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\reg_file.v";
