Time resolution is 1 ps
XilinxAXIVIP: Found at Path: tb_riscv_wrapper.UUT_demonstrator.RISCV_demonstrator_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: tb_riscv_wrapper.UUT_demonstrator.RISCV_demonstrator_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is ENABLED.
XilinxAXIVIP: Found at Path: tb_riscv_wrapper.UUT_demonstrator.RISCV_demonstrator_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: tb_riscv_wrapper.UUT_demonstrator.RISCV_demonstrator_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: tb_riscv_wrapper.UUT_demonstrator.RISCV_demonstrator_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: tb_riscv_wrapper.UUT_demonstrator.RISCV_demonstrator_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: tb_riscv_wrapper.UUT_demonstrator.RISCV_demonstrator_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: tb_riscv_wrapper.UUT_demonstrator.RISCV_demonstrator_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: tb_riscv_wrapper.UUT_demonstrator.RISCV_demonstrator_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Starting testbench
Test_Demonstator!
after -> rdata:
         69:000000000000006f
         68:342022f37b201073
         67:fe9ff06ff29ff0ef
         66:fec42503eadff0ef
         65:06400513fea42623
         64:fc5ff0eff9dff0ef
         63:0201041300812c23
         62:00112e23fe010113
         61:0000806701010113
         60:00c1240300078513
         59:000307930002a303
         58:400002b701010413
         57:00812623ff010113
         56:0000806701010113
         55:00c1240300000013
         54:0062a023fff00313
         53:00478293400007b7
         52:0101041300812623
         51:ff01011300008067
         50:0201011301c12403
         49:000000130062a023
         48:fec42303410002b7
         47:fea4262302010413
         46:00812e23fe010113
         45:0000806702010113
         44:01c1240300000013
         43:0062a023fec42303
         42:00878293400007b7
         41:fea4262302010413
         40:00812e23fe010113
         39:0000806703010113
         38:02c1240300000013
         37:00000013fef766e3
         36:0003071300f707b3
         35:fec4278300028713
         34:b0002373fef70ae3
         33:0003879300030713
         32:b80023f3b8002373
         31:00e7fc6300028713
         30:00f707b3fec42783
         29:00028713b00022f3
         28:fef4262300e787b3
         27:0037979300e787b3
         26:0017979300070793
         25:fdc42703fca42e23
         24:0301041302812623
         23:fd01011300008067
         22:0301011302c12403
         21:0000001300000013
         20:fef766e300030713
         19:00f707b3fec42783
         18:00028713b0002373
         17:fef70ae300038793
         16:00030713b80023f3
         15:b800237300e7fc63
         14:0002871300f707b3
         13:fec4278300028713
         12:b00022f3fef42623
         11:02f707b31a878793
         10:000067b7fdc42703
          9:fca42e2303010413
          8:02812623fd010113
          7:000000131e8000ef
          6:1bc000ef006282b3
          5:00078293df878793
          4:0002879320078293
          3:800027b7df878313
          2:800027b730529073
          1:22078293800007b7
          0:e401011380003137
                   0 else checking line ......x
WARNING: 4 ns tb_riscv_wrapper.UUT_demonstrator.RISCV_demonstrator_i.processing_system7_0.inst.M_AXI_GP1.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 180156 ns : File "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sim_1/new/tb_riscv_wrapper.v" Line 179
INFO: xsimkernel Simulation Memory Usage: 44120 KB (Peak: 44120 KB), Simulation CPU Usage: 11312 ms
