// Seed: 3156342122
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_7 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0
    , id_4,
    input wor id_1,
    input tri id_2
);
  assign id_4 = id_0;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd38,
    parameter id_8 = 32'd28
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3
  );
  inout wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [id_2 : -1  +  -1] id_7;
  tri _id_8 = 1;
  xnor primCall (id_3, id_5, id_4, id_6, id_1);
  supply0 id_9 = 1;
  assign id_8 = id_4[id_8+:-1];
endmodule
