m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dirren/IntelHLS/gaussian/test-fpga.prj/verification/tb/sim
vclock_reset
!s110 1682598930
!i10b 1
!s100 Sje[J?eglW1k2k4bAJGYG0
I`10^[oH5]R@MKzUN0W]k93
VDg1SIo80bB@j0V0VzS_@n1
R0
w1682598325
8../../ip/tb/clock_reset/sim/clock_reset.v
F../../ip/tb/clock_reset/sim/clock_reset.v
L0 6
OE;L;10.7c;67
r1
!s85 0
31
!s108 1682598930.000000
!s107 ../../ip/tb/clock_reset/sim/clock_reset.v|
!s90 +incdir+.|+define+COSIM_LIB|-suppress|14408|../../ip/tb/clock_reset/sim/clock_reset.v|-work|clock_reset|
!i113 0
o-suppress 14408 -work clock_reset -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -suppress 14408 +incdir+. +define+COSIM_LIB -work clock_reset -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
