head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.4
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.2
	binutils-2_23_2:1.3
	binutils-2_23_1:1.3
	binutils-2_23:1.3
	binutils-2_23-branch:1.3.0.2
	binutils-2_23-branchpoint:1.3
	binutils-2_22_branch:1.2.0.16
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.14
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.12
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.10
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.8
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.6
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.4
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.2
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.6
	binutils-2_18-branchpoint:1.1
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-2_17-branch:1.1.0.4
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.2
	binutils-csl-2_17-branchpoint:1.1
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2011.12.15.04.25.10;	author jiez;	state Exp;
branches;
next	1.2;

1.2
date	2008.03.26.16.48.32;	author bernds;	state Exp;
branches;
next	1.1;

1.1
date	2005.09.30.15.10.16;	author clm;	state Exp;
branches;
next	;


desc
@@


1.3
log
@gas/
2011-12-14  Stuart Henderson  <shenders@@gcc.gnu.org>

	* config/bfin-parse.y (asm_1): set SRCx fields to all 1s for
	dspalu32 instrs that don't use them.

gas/testsuite/
2011-12-14  Stuart Henderson  <shenders@@gcc.gnu.org>

	* gas/bfin/move.d: Update SRCx field expectations.
	* gas/bfin/move2.d: Likewise.
	* gas/bfin/parallel.d: Likewise.
	* gas/bfin/parallel2.d: Likewise.
	* gas/bfin/parallel3.d: Likewise.
	* gas/bfin/parallel4.d: Likewise.
	* gas/bfin/video.d: Likewise.
	* gas/bfin/video2.d: Likewise.
@
text
@#objdump: -d
#name: parallel4
.*: +file format .*

Disassembly of section .text:

00000000 <.text>:
   0:	0d ce 15 0e 	R7 = ALIGN8 \(R5, R2\) \|\| \[I0\] = R0 \|\| NOP;
   4:	00 9f 00 00 
   8:	0d ce 08 4a 	R5 = ALIGN16 \(R0, R1\) \|\| \[I0\+\+\] = R0 \|\| NOP;
   c:	00 9e 00 00 
  10:	0d ce 05 84 	R2 = ALIGN24 \(R5, R0\) \|\| \[I0--\] = R0 \|\| NOP;
  14:	80 9e 00 00 
  18:	12 cc 00 c0 	DISALGNEXCPT \|\| \[I1\] = R0 \|\| NOP;
  1c:	08 9f 00 00 
  20:	17 cc 02 0a 	R5 = BYTEOP3P \(R1:0, R3:2\) \(LO\) \|\| \[I1\+\+\] = R0 \|\| NOP;
  24:	08 9e 00 00 
  28:	37 cc 02 00 	R0 = BYTEOP3P \(R1:0, R3:2\) \(HI\) \|\| \[I1--\] = R0 \|\| NOP;
  2c:	88 9e 00 00 
  30:	17 cc 02 22 	R1 = BYTEOP3P \(R1:0, R3:2\) \(LO, R\) \|\| \[I2\] = R0 \|\| NOP;
  34:	10 9f 00 00 
  38:	37 cc 02 24 	R2 = BYTEOP3P \(R1:0, R3:2\) \(HI, R\) \|\| \[I2\+\+\] = R0 \|\| NOP;
  3c:	10 9e 00 00 
  40:	0c cc 7f 45 	R5 = A1.L \+ A1.H, R2 = A0.L \+ A0.H \|\| \[I2--\] = R0 \|\| NOP;
  44:	90 9e 00 00 
  48:	15 cc 82 06 	\(R2, R3\) = BYTEOP16P \(R1:0, R3:2\) \|\| \[I3\] = R0 \|\| NOP;
  4c:	18 9f 00 00 
  50:	15 cc 82 21 	\(R6, R0\) = BYTEOP16P \(R1:0, R3:2\) \(R\) \|\| \[I3\+\+\] = R0 \|\| NOP;
  54:	18 9e 00 00 
  58:	14 cc 02 4e 	R7 = BYTEOP1P \(R1:0, R3:2\) \(T\) \|\| \[I3--\] = R0 \|\| NOP;
  5c:	98 9e 00 00 
  60:	14 cc 02 44 	R2 = BYTEOP1P \(R1:0, R3:2\) \(T\) \|\| \[P0\] = R0 \|\| NOP;
  64:	00 93 00 00 
  68:	14 cc 02 26 	R3 = BYTEOP1P \(R1:0, R3:2\) \(R\) \|\| \[P0\+\+\] = R0 \|\| NOP;
  6c:	00 92 00 00 
  70:	14 cc 02 6e 	R7 = BYTEOP1P \(R1:0, R3:2\) \(T, R\) \|\| \[P0--\] = R0 \|\| NOP;
  74:	80 92 00 00 
  78:	16 cc 02 00 	R0 = BYTEOP2P \(R1:0, R3:2\) \(RNDL\) \|\| \[P1\] = R0 \|\| NOP;
  7c:	08 93 00 00 
  80:	36 cc 02 02 	R1 = BYTEOP2P \(R1:0, R3:2\) \(RNDH\) \|\| \[P1\+\+\] = R0 \|\| NOP;
  84:	08 92 00 00 
  88:	16 cc 02 44 	R2 = BYTEOP2P \(R1:0, R3:2\) \(TL\) \|\| \[P1--\] = R0 \|\| NOP;
  8c:	88 92 00 00 
  90:	36 cc 02 46 	R3 = BYTEOP2P \(R1:0, R3:2\) \(TH\) \|\| \[P2\] = R0 \|\| NOP;
  94:	10 93 00 00 
  98:	16 cc 02 28 	R4 = BYTEOP2P \(R1:0, R3:2\) \(RNDL, R\) \|\| \[P2\+\+\] = R0 \|\| NOP;
  9c:	10 92 00 00 
  a0:	36 cc 02 2a 	R5 = BYTEOP2P \(R1:0, R3:2\) \(RNDH, R\) \|\| \[P2--\] = R0 \|\| NOP;
  a4:	90 92 00 00 
  a8:	16 cc 02 6c 	R6 = BYTEOP2P \(R1:0, R3:2\) \(TL, R\) \|\| \[P3\] = R0 \|\| NOP;
  ac:	18 93 00 00 
  b0:	36 cc 02 6e 	R7 = BYTEOP2P \(R1:0, R3:2\) \(TH, R\) \|\| \[P3\+\+\] = R0 \|\| NOP;
  b4:	18 92 00 00 
  b8:	18 cc 03 0a 	R5 = BYTEPACK \(R0, R3\) \|\| \[P3--\] = R0 \|\| NOP;
  bc:	98 92 00 00 
  c0:	15 cc 82 45 	\(R6, R2\) = BYTEOP16M \(R1:0, R3:2\) \|\| \[P4\] = R0 \|\| NOP;
  c4:	20 93 00 00 
  c8:	15 cc 02 6a 	\(R0, R5\) = BYTEOP16M \(R1:0, R3:2\) \(R\) \|\| \[P4\+\+\] = R0 \|\| NOP;
  cc:	20 92 00 00 
  d0:	12 cc 02 00 	SAA \(R1:0, R3:2\) \|\| \[P4--\] = R0 \|\| NOP;
  d4:	a0 92 00 00 
  d8:	12 cc 02 20 	SAA \(R1:0, R3:2\) \(R\) \|\| \[P5\] = R0 \|\| NOP;
  dc:	28 93 00 00 
  e0:	18 cc c0 45 	\(R7, R2\) = BYTEUNPACK R1:0 \|\| \[P5\+\+\] = R0 \|\| NOP;
  e4:	28 92 00 00 
  e8:	18 cc 90 69 	\(R6, R4\) = BYTEUNPACK R3:2 \(R\) \|\| \[P5--\] = R0 \|\| NOP;
  ec:	a8 92 00 00 
@


1.2
log
@gas/testsuite/:
	From Robin Getz  <rgetz@@blackfin.uclinux.org>
	* gas/bfin/arithmetic.d: Update to reflect spaces/capitalization in
	recent changes in opcodes/bfin-dis.c.
	gas/bfin/arithmetic.s: Likewise.
	gas/bfin/bit.d: Likewise.
	gas/bfin/bit2.d: Likewise.
	gas/bfin/control_code.d: Likewise.
	gas/bfin/control_code2.d: Likewise.
	gas/bfin/event.d: Likewise.
	gas/bfin/event2.d: Likewise.
	gas/bfin/flow.d: Likewise.
	gas/bfin/flow2.d: Likewise.
	gas/bfin/load.d: Likewise.
	gas/bfin/logical.d: Likewise.
	gas/bfin/logical2.d: Likewise.
	gas/bfin/move.d: Likewise.
	gas/bfin/move2.d: Likewise.
	gas/bfin/parallel.d: Likewise.
	gas/bfin/parallel2.d: Likewise.
	gas/bfin/parallel3.d: Likewise.
	gas/bfin/parallel4.d: Likewise.
	gas/bfin/shift.d: Likewise.
	gas/bfin/shift2.d: Likewise.
	gas/bfin/stack.d: Likewise.
	gas/bfin/stack2.d: Likewise.
	gas/bfin/store.d: Likewise.
	gas/bfin/vector.d: Likewise.
	gas/bfin/vector2.d: Likewise.
	gas/bfin/video.d: Likewise.
	gas/bfin/video2.d: Likewise.

opcodes/:
	* bfin-dis.c: (c_uimm4s4d, c_imm5d, c_imm7d, c_imm16d, c_uimm16s4d,
	c_imm32, c_huimm32e): Define.
	(constant_formats): Add flags for printing decimal, leading spaces, and
	exact symbols.
	(comment, parallel): Add global flags in all disassembly.
	(fmtconst): Take advantage of new flags, and print default in hex.
	(fmtconst_val): Likewise.
	(decode_macfunc): Be consistant with spaces, tabs, comments,
	capitalization in disassembly, fix minor coding style issues.
	(reg_names, amod0, amod1, amod0amod2, aligndir, get_allreg): Likewise.
	(decode_ProgCtrl_0, decode_PushPopMultiple_0, decode_CCflag_0,
	decode_CC2dreg_0, decode_CC2stat_0, decode_BRCC_0, decode_UJUMP_0,
	decode_REGMV_0, decode_ALU2op_0, decode_PTR2op_0, decode_LOGI2op_0,
	decode_COMP3op_0, decode_COMPI2opD_0, decode_COMPI2opP_0,
	decode_LDSTpmod_0, decode_dagMODim_0, decode_dagMODik_0,
	decode_dspLDST_0, decode_LDST_0, decode_LDSTiiFP_0, decode_LDSTii_0,
	decode_LoopSetup_0, decode_LDIMMhalf_0, decode_CALLa_0,
	decode_LDSTidxI_0, decode_linkage_0, decode_dsp32alu_0,
	decode_dsp32shift_0, decode_dsp32shiftimm_0, decode_pseudodbg_assert_0,
	_print_insn_bfin, print_insn_bfin): Likewise.
@
text
@d24 1
a24 1
  40:	0c cc 40 45 	R5 = A1.L \+ A1.H, R2 = A0.L \+ A0.H \|\| \[I2--\] = R0 \|\| NOP;
@


1.1
log
@	* gas/bfin: New testsuite for bfin.
	* gas/all/gas.exp (bfin-*-*): Expected failure for alternate
	macro syntax.
@
text
@d8 1
a8 1
   0:	0d ce 15 0e 	R7=ALIGN8\(R5,R2\) \|\| \[I0\]=R0 \|\| NOP;
d10 1
a10 1
   8:	0d ce 08 4a 	R5=ALIGN16\(R0,R1\) \|\| \[I0\+\+\]=R0 \|\| NOP;
d12 1
a12 1
  10:	0d ce 05 84 	R2=ALIGN24\(R5,R0\) \|\| \[I0--\]=R0 \|\| NOP;
d14 1
a14 1
  18:	12 cc 00 c0 	DISALGNEXCPT \|\| \[I1\]=R0 \|\| NOP;
d16 1
a16 1
  20:	17 cc 02 0a 	R5=BYTEOP3P\(R1:0x0,R3:0x2\)\(LO\) \|\| \[I1\+\+\]=R0 \|\| NOP;
d18 1
a18 1
  28:	37 cc 02 00 	R0=BYTEOP3P\(R1:0x0,R3:0x2\)\(HI\) \|\| \[I1--\]=R0 \|\| NOP;
d20 1
a20 1
  30:	17 cc 02 22 	R1=BYTEOP3P\(R1:0x0,R3:0x2\)\(LO, R\) \|\| \[I2\]=R0 \|\| NOP;
d22 1
a22 1
  38:	37 cc 02 24 	R2=BYTEOP3P\(R1:0x0,R3:0x2\)\(HI, R\) \|\| \[I2\+\+\]=R0 \|\| NOP;
d24 1
a24 1
  40:	0c cc 40 45 	R5=A1.L\+A1.H,R2=A0.L\+A0.H \|\| \[I2--\]=R0 \|\| NOP;
d26 1
a26 1
  48:	15 cc 82 06 	\(R2,R3\)=BYTEOP16P\(R1:0x0,R3:0x2\)  \|\| \[I3\]=R0 \|\| NOP;
d28 1
a28 1
  50:	15 cc 82 21 	\(R6,R0\)=BYTEOP16P\(R1:0x0,R3:0x2\) \(R\) \|\| \[I3\+\+\]=R0 \|\| NOP;
d30 1
a30 1
  58:	14 cc 02 4e 	R7=BYTEOP1P\(R1:0x0,R3:0x2\)\(T\) \|\| \[I3--\]=R0 \|\| NOP;
d32 1
a32 1
  60:	14 cc 02 44 	R2=BYTEOP1P\(R1:0x0,R3:0x2\)\(T\) \|\| \[P0\]=R0 \|\| NOP;
d34 1
a34 1
  68:	14 cc 02 26 	R3=BYTEOP1P\(R1:0x0,R3:0x2\)\(R\) \|\| \[P0\+\+\]=R0 \|\| NOP;
d36 1
a36 1
  70:	14 cc 02 6e 	R7=BYTEOP1P\(R1:0x0,R3:0x2\)\(T, R\) \|\| \[P0--\]=R0 \|\| NOP;
d38 1
a38 1
  78:	16 cc 02 00 	R0=BYTEOP2P\(R1:0x0,R3:0x2\)\(RNDL\) \|\| \[P1\]=R0 \|\| NOP;
d40 1
a40 1
  80:	36 cc 02 02 	R1=BYTEOP2P\(R1:0x0,R3:0x2\)\(RNDH\) \|\| \[P1\+\+\]=R0 \|\| NOP;
d42 1
a42 1
  88:	16 cc 02 44 	R2=BYTEOP2P\(R1:0x0,R3:0x2\)\(TL\) \|\| \[P1--\]=R0 \|\| NOP;
d44 1
a44 1
  90:	36 cc 02 46 	R3=BYTEOP2P\(R1:0x0,R3:0x2\)\(TH\) \|\| \[P2\]=R0 \|\| NOP;
d46 1
a46 1
  98:	16 cc 02 28 	R4=BYTEOP2P\(R1:0x0,R3:0x2\)\(RNDL, R\) \|\| \[P2\+\+\]=R0 \|\| NOP;
d48 1
a48 1
  a0:	36 cc 02 2a 	R5=BYTEOP2P\(R1:0x0,R3:0x2\)\(RNDH, R\) \|\| \[P2--\]=R0 \|\| NOP;
d50 1
a50 1
  a8:	16 cc 02 6c 	R6=BYTEOP2P\(R1:0x0,R3:0x2\)\(TL, R\) \|\| \[P3\]=R0 \|\| NOP;
d52 1
a52 1
  b0:	36 cc 02 6e 	R7=BYTEOP2P\(R1:0x0,R3:0x2\)\(TH, R\) \|\| \[P3\+\+\]=R0 \|\| NOP;
d54 1
a54 1
  b8:	18 cc 03 0a 	R5=BYTEPACK\(R0,R3\) \|\| \[P3--\]=R0 \|\| NOP;
d56 1
a56 1
  c0:	15 cc 82 45 	\(R6,R2\)=BYTEOP16M\(R1:0x0,R3:0x2\)  \|\| \[P4\]=R0 \|\| NOP;
d58 1
a58 1
  c8:	15 cc 02 6a 	\(R0,R5\)=BYTEOP16M\(R1:0x0,R3:0x2\) \(R\) \|\| \[P4\+\+\]=R0 \|\| NOP;
d60 1
a60 1
  d0:	12 cc 02 00 	SAA\(R1:0x0,R3:0x2\)  \|\| \[P4--\]=R0 \|\| NOP;
d62 1
a62 1
  d8:	12 cc 02 20 	SAA\(R1:0x0,R3:0x2\) \(R\) \|\| \[P5\]=R0 \|\| NOP;
d64 1
a64 1
  e0:	18 cc c0 45 	\(R7,R2\) = BYTEUNPACK R1:0x0  \|\| \[P5\+\+\]=R0 \|\| NOP;
d66 1
a66 1
  e8:	18 cc 90 69 	\(R6,R4\) = BYTEUNPACK R3:0x2 \(R\) \|\| \[P5--\]=R0 \|\| NOP;
@

