

================================================================
== Vitis HLS Report for 'Col_Wise_Overlap_Gen'
================================================================
* Date:           Thu Oct 13 07:49:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |       13|   172045|  65.000 ns|  0.860 ms|   13|  172045|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                                                                                              |                                                                                                   |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                                                   Instance                                                   |                                               Module                                              |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116  |Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5  |        3|   172035|  15.000 ns|  0.860 ms|    3|  172035|       no|
        +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|      69|    -|
|FIFO             |        2|     -|     165|      67|    -|
|Instance         |        -|     2|     315|     697|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     173|    -|
|Register         |        -|     -|     195|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     4|     675|    1006|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                                   Instance                                                   |                                               Module                                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116  |Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5  |        0|   0|  150|  608|    0|
    |mul_16ns_32ns_48_2_1_U60                                                                                      |mul_16ns_32ns_48_2_1                                                                               |        0|   2|  165|   49|    0|
    |mul_8ns_8ns_16_1_1_U59                                                                                        |mul_8ns_8ns_16_1_1                                                                                 |        0|   0|    0|   40|    0|
    +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                                         |                                                                                                   |        0|   2|  315|  697|    0|
    +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_8ns_16ns_24_4_1_U61  |mul_mul_8ns_16ns_24_4_1  |    i0 * i1|
    |mul_mul_8ns_24ns_32_4_1_U62  |mul_mul_8ns_24ns_32_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Col_Buffer_fifo_U  |        2|  165|   0|    -|   620|   32|    19840|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |        2|  165|   0|    0|   620|   32|    19840|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |sub_i_i_fu_210_p2         |         +|   0|  0|  16|           9|           2|
    |cmp_i_i_mid157_fu_217_p2  |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln1057_21_fu_230_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1057_22_fu_236_p2  |      icmp|   0|  0|  16|          24|           1|
    |icmp_ln1057_fu_224_p2     |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  69|          67|           7|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Col_Buffer_read          |   9|          2|    1|          2|
    |Col_Buffer_write         |   9|          2|    1|          2|
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done                  |   9|          2|    1|          2|
    |c_ifmap_col_op_st_write  |   9|          2|    1|          2|
    |c_ifmap_patch_st_read    |   9|          2|    1|          2|
    |ctrl1_reg_blk_n          |   9|          2|    1|          2|
    |ctrl1_reg_c20_blk_n      |   9|          2|    1|          2|
    |ctrl2_reg_blk_n          |   9|          2|    1|          2|
    |ctrl2_reg_c25_blk_n      |   9|          2|    1|          2|
    |layer1_reg_blk_n         |   9|          2|    1|          2|
    |layer1_reg_c30_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 173|         36|   13|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                            Name                                                           | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                                  |  11|   0|   11|          0|
    |ap_done_reg                                                                                                                |   1|   0|    1|          0|
    |bound16_reg_322                                                                                                            |  32|   0|   32|          0|
    |bound42_reg_343                                                                                                            |  48|   0|   48|          0|
    |bound4_reg_306                                                                                                             |  24|   0|   24|          0|
    |bound_reg_290                                                                                                              |  16|   0|   16|          0|
    |cmp_i_i_mid157_reg_348                                                                                                     |   1|   0|    1|          0|
    |empty_181_reg_260                                                                                                          |  16|   0|   16|          0|
    |empty_182_reg_265                                                                                                          |   8|   0|    8|          0|
    |grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1057_21_reg_358                                                                                                     |   1|   0|    1|          0|
    |icmp_ln1057_22_reg_363                                                                                                     |   1|   0|    1|          0|
    |icmp_ln1057_reg_353                                                                                                        |   1|   0|    1|          0|
    |p_cast1_reg_272                                                                                                            |   8|   0|    8|          0|
    |start_once_reg                                                                                                             |   1|   0|    1|          0|
    |sub_i_i_reg_338                                                                                                            |   9|   0|    9|          0|
    |trunc_ln266_reg_278                                                                                                        |   8|   0|    8|          0|
    |trunc_ln_reg_285                                                                                                           |   8|   0|    8|          0|
    +---------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                                      | 195|   0|  195|          0|
    +---------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|c_ifmap_patch_st_dout     |   in|   32|     ap_fifo|      c_ifmap_patch_st|       pointer|
|c_ifmap_patch_st_empty_n  |   in|    1|     ap_fifo|      c_ifmap_patch_st|       pointer|
|c_ifmap_patch_st_read     |  out|    1|     ap_fifo|      c_ifmap_patch_st|       pointer|
|c_ifmap_col_op_st_din     |  out|   32|     ap_fifo|     c_ifmap_col_op_st|       pointer|
|c_ifmap_col_op_st_full_n  |   in|    1|     ap_fifo|     c_ifmap_col_op_st|       pointer|
|c_ifmap_col_op_st_write   |  out|    1|     ap_fifo|     c_ifmap_col_op_st|       pointer|
|ctrl1_reg_dout            |   in|   32|     ap_fifo|             ctrl1_reg|       pointer|
|ctrl1_reg_empty_n         |   in|    1|     ap_fifo|             ctrl1_reg|       pointer|
|ctrl1_reg_read            |  out|    1|     ap_fifo|             ctrl1_reg|       pointer|
|ctrl2_reg_dout            |   in|   32|     ap_fifo|             ctrl2_reg|       pointer|
|ctrl2_reg_empty_n         |   in|    1|     ap_fifo|             ctrl2_reg|       pointer|
|ctrl2_reg_read            |  out|    1|     ap_fifo|             ctrl2_reg|       pointer|
|layer1_reg_dout           |   in|   32|     ap_fifo|            layer1_reg|       pointer|
|layer1_reg_empty_n        |   in|    1|     ap_fifo|            layer1_reg|       pointer|
|layer1_reg_read           |  out|    1|     ap_fifo|            layer1_reg|       pointer|
|ctrl1_reg_c20_din         |  out|   32|     ap_fifo|         ctrl1_reg_c20|       pointer|
|ctrl1_reg_c20_full_n      |   in|    1|     ap_fifo|         ctrl1_reg_c20|       pointer|
|ctrl1_reg_c20_write       |  out|    1|     ap_fifo|         ctrl1_reg_c20|       pointer|
|ctrl2_reg_c25_din         |  out|   32|     ap_fifo|         ctrl2_reg_c25|       pointer|
|ctrl2_reg_c25_full_n      |   in|    1|     ap_fifo|         ctrl2_reg_c25|       pointer|
|ctrl2_reg_c25_write       |  out|    1|     ap_fifo|         ctrl2_reg_c25|       pointer|
|layer1_reg_c30_din        |  out|   32|     ap_fifo|        layer1_reg_c30|       pointer|
|layer1_reg_c30_full_n     |   in|    1|     ap_fifo|        layer1_reg_c30|       pointer|
|layer1_reg_c30_write      |  out|    1|     ap_fifo|        layer1_reg_c30|       pointer|
+--------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 12 [1/1] (1.50ns)   --->   "%layer1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %layer1_reg"   --->   Operation 12 'read' 'layer1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %layer1_reg_c30, i32 %layer1_reg_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.50ns)   --->   "%ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl2_reg"   --->   Operation 14 'read' 'ctrl2_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl2_reg_c25, i32 %ctrl2_reg_read"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.50ns)   --->   "%ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_reg"   --->   Operation 16 'read' 'ctrl1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_reg_c20, i32 %ctrl1_reg_read"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Col_Buffer = alloca i64 1" [src/main.cpp:260]   --->   Operation 18 'alloca' 'Col_Buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 620> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_181 = trunc i32 %layer1_reg_read"   --->   Operation 19 'trunc' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_182 = trunc i32 %ctrl2_reg_read"   --->   Operation 20 'trunc' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 24, i32 31"   --->   Operation 21 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i32 %ctrl1_reg_read" [src/main.cpp:266]   --->   Operation 22 'trunc' 'trunc_ln266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 16, i32 23" [src/main.cpp:263]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cast = zext i8 %p_cast1"   --->   Operation 24 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%cast1 = zext i8 %trunc_ln266" [src/main.cpp:266]   --->   Operation 25 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.17ns)   --->   "%bound = mul i16 %cast, i16 %cast1" [src/main.cpp:266]   --->   Operation 26 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cast2 = zext i8 %empty_182"   --->   Operation 27 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cast3 = zext i16 %bound" [src/main.cpp:266]   --->   Operation 28 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [4/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3" [src/main.cpp:266]   --->   Operation 29 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_183 = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty_183' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 31 [3/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3" [src/main.cpp:266]   --->   Operation 31 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 32 [2/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3" [src/main.cpp:266]   --->   Operation 32 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 33 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3" [src/main.cpp:266]   --->   Operation 33 'mul' 'bound4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%cast14 = zext i8 %empty_182"   --->   Operation 34 'zext' 'cast14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%cast15 = zext i24 %bound4" [src/main.cpp:266]   --->   Operation 35 'zext' 'cast15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [4/4] (0.69ns) (root node of the DSP)   --->   "%bound16 = mul i32 %cast14, i32 %cast15" [src/main.cpp:266]   --->   Operation 36 'mul' 'bound16' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 37 [3/4] (0.69ns) (root node of the DSP)   --->   "%bound16 = mul i32 %cast14, i32 %cast15" [src/main.cpp:266]   --->   Operation 37 'mul' 'bound16' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 38 [2/4] (0.69ns) (root node of the DSP)   --->   "%bound16 = mul i32 %cast14, i32 %cast15" [src/main.cpp:266]   --->   Operation 38 'mul' 'bound16' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 39 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound16 = mul i32 %cast14, i32 %cast15" [src/main.cpp:266]   --->   Operation 39 'mul' 'bound16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.96>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%cast40 = zext i16 %empty_181"   --->   Operation 40 'zext' 'cast40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%cast41 = zext i32 %bound16" [src/main.cpp:266]   --->   Operation 41 'zext' 'cast41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [2/2] (2.96ns)   --->   "%bound42 = mul i48 %cast40, i48 %cast41" [src/main.cpp:266]   --->   Operation 42 'mul' 'bound42' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.96>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%ctrl2_reg_load_cast_cast = zext i8 %empty_182"   --->   Operation 43 'zext' 'ctrl2_reg_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.90ns)   --->   "%sub_i_i = add i9 %ctrl2_reg_load_cast_cast, i9 511"   --->   Operation 44 'add' 'sub_i_i' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 45 [1/2] (2.96ns)   --->   "%bound42 = mul i48 %cast40, i48 %cast41" [src/main.cpp:266]   --->   Operation 45 'mul' 'bound42' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 46 [1/1] (0.85ns)   --->   "%cmp_i_i_mid157 = icmp_eq  i9 %sub_i_i, i9 0"   --->   Operation 46 'icmp' 'cmp_i_i_mid157' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln1057 = icmp_eq  i8 %trunc_ln266, i8 0"   --->   Operation 47 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.86ns)   --->   "%icmp_ln1057_21 = icmp_eq  i16 %bound, i16 0"   --->   Operation 48 'icmp' 'icmp_ln1057_21' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (0.98ns)   --->   "%icmp_ln1057_22 = icmp_eq  i24 %bound4, i24 0"   --->   Operation 49 'icmp' 'icmp_ln1057_22' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln266 = call void @Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5, i9 %sub_i_i, i48 %bound42, i32 %c_ifmap_col_op_st, i32 %bound16, i1 %cmp_i_i_mid157, i8 %trunc_ln266, i1 %icmp_ln1057, i16 %bound, i1 %icmp_ln1057_21, i24 %bound4, i1 %icmp_ln1057_22, i8 %trunc_ln, i32 %Col_Buffer, i32 %c_ifmap_patch_st, i8 %p_cast1" [src/main.cpp:266]   --->   Operation 50 'call' 'call_ln266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg_c30, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_patch_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @Col_Buffer_str, i32 1, void @p_str, void @p_str, i32 620, i32 620, i32 %Col_Buffer, i32 %Col_Buffer"   --->   Operation 59 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Col_Buffer, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln266 = call void @Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5, i9 %sub_i_i, i48 %bound42, i32 %c_ifmap_col_op_st, i32 %bound16, i1 %cmp_i_i_mid157, i8 %trunc_ln266, i1 %icmp_ln1057, i16 %bound, i1 %icmp_ln1057_21, i24 %bound4, i1 %icmp_ln1057_22, i8 %trunc_ln, i32 %Col_Buffer, i32 %c_ifmap_patch_st, i8 %p_cast1" [src/main.cpp:266]   --->   Operation 61 'call' 'call_ln266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln305 = ret" [src/main.cpp:305]   --->   Operation 62 'ret' 'ret_ln305' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_ifmap_patch_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_ifmap_col_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl2_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer1_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_reg_c20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl2_reg_c25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer1_reg_c30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer1_reg_read          (read         ) [ 000000000000]
write_ln0                (write        ) [ 000000000000]
ctrl2_reg_read           (read         ) [ 000000000000]
write_ln0                (write        ) [ 000000000000]
ctrl1_reg_read           (read         ) [ 000000000000]
write_ln0                (write        ) [ 000000000000]
Col_Buffer               (alloca       ) [ 001111111111]
empty_181                (trunc        ) [ 001111111100]
empty_182                (trunc        ) [ 001111111110]
p_cast1                  (partselect   ) [ 001111111111]
trunc_ln266              (trunc        ) [ 001111111111]
trunc_ln                 (partselect   ) [ 001111111111]
cast                     (zext         ) [ 000000000000]
cast1                    (zext         ) [ 000000000000]
bound                    (mul          ) [ 000111111111]
cast2                    (zext         ) [ 000111000000]
cast3                    (zext         ) [ 000111000000]
empty_183                (wait         ) [ 000000000000]
bound4                   (mul          ) [ 000000111111]
cast14                   (zext         ) [ 000000111000]
cast15                   (zext         ) [ 000000111000]
bound16                  (mul          ) [ 000000000111]
cast40                   (zext         ) [ 000000000010]
cast41                   (zext         ) [ 000000000010]
ctrl2_reg_load_cast_cast (zext         ) [ 000000000000]
sub_i_i                  (add          ) [ 000000000001]
bound42                  (mul          ) [ 000000000001]
cmp_i_i_mid157           (icmp         ) [ 000000000001]
icmp_ln1057              (icmp         ) [ 000000000001]
icmp_ln1057_21           (icmp         ) [ 000000000001]
icmp_ln1057_22           (icmp         ) [ 000000000001]
specinterface_ln0        (specinterface) [ 000000000000]
specinterface_ln0        (specinterface) [ 000000000000]
specinterface_ln0        (specinterface) [ 000000000000]
specinterface_ln0        (specinterface) [ 000000000000]
specinterface_ln0        (specinterface) [ 000000000000]
specinterface_ln0        (specinterface) [ 000000000000]
specinterface_ln0        (specinterface) [ 000000000000]
specinterface_ln0        (specinterface) [ 000000000000]
empty                    (specchannel  ) [ 000000000000]
specinterface_ln0        (specinterface) [ 000000000000]
call_ln266               (call         ) [ 000000000000]
ret_ln305                (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_ifmap_patch_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_ifmap_patch_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_ifmap_col_op_st">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_ifmap_col_op_st"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl1_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl2_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_reg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctrl1_reg_c20">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg_c20"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ctrl2_reg_c25">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg_c25"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_reg_c30">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg_c30"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Buffer_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="Col_Buffer_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Col_Buffer/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="layer1_reg_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_reg_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ctrl2_reg_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl2_reg_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="ctrl1_reg_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_reg_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="9" slack="0"/>
<pin id="119" dir="0" index="2" bw="48" slack="0"/>
<pin id="120" dir="0" index="3" bw="32" slack="0"/>
<pin id="121" dir="0" index="4" bw="32" slack="2"/>
<pin id="122" dir="0" index="5" bw="1" slack="0"/>
<pin id="123" dir="0" index="6" bw="8" slack="9"/>
<pin id="124" dir="0" index="7" bw="1" slack="0"/>
<pin id="125" dir="0" index="8" bw="16" slack="8"/>
<pin id="126" dir="0" index="9" bw="1" slack="0"/>
<pin id="127" dir="0" index="10" bw="24" slack="5"/>
<pin id="128" dir="0" index="11" bw="1" slack="0"/>
<pin id="129" dir="0" index="12" bw="8" slack="9"/>
<pin id="130" dir="0" index="13" bw="32" slack="9"/>
<pin id="131" dir="0" index="14" bw="32" slack="0"/>
<pin id="132" dir="0" index="15" bw="8" slack="9"/>
<pin id="133" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln266/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="empty_181_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_181/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="empty_182_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_182/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_cast1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="0" index="3" bw="6" slack="0"/>
<pin id="150" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln266_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln266/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="0" index="3" bw="6" slack="0"/>
<pin id="164" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="cast1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="bound_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="cast2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="cast3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="cast14_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="4"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast14/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="cast15_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast15/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="cast40_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="8"/>
<pin id="196" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast40/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="cast41_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast41/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound42/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="ctrl2_reg_load_cast_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="9"/>
<pin id="209" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ctrl2_reg_load_cast_cast/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_i_i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i/10 "/>
</bind>
</comp>

<comp id="217" class="1004" name="cmp_i_i_mid157_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid157/10 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln1057_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="9"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln1057_21_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="8"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_21/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln1057_22_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="5"/>
<pin id="238" dir="0" index="1" bw="24" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_22/10 "/>
</bind>
</comp>

<comp id="242" class="1007" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="249" class="1007" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="24" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound16/5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="Col_Buffer_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="9"/>
<pin id="257" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="Col_Buffer "/>
</bind>
</comp>

<comp id="260" class="1005" name="empty_181_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="8"/>
<pin id="262" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="empty_181 "/>
</bind>
</comp>

<comp id="265" class="1005" name="empty_182_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_182 "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_cast1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_cast1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="trunc_ln266_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln266 "/>
</bind>
</comp>

<comp id="285" class="1005" name="trunc_ln_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="9"/>
<pin id="287" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="290" class="1005" name="bound_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="8"/>
<pin id="292" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="296" class="1005" name="cast2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="24" slack="1"/>
<pin id="298" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="cast3_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="1"/>
<pin id="303" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="bound4_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="24" slack="5"/>
<pin id="308" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="312" class="1005" name="cast14_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast14 "/>
</bind>
</comp>

<comp id="317" class="1005" name="cast15_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast15 "/>
</bind>
</comp>

<comp id="322" class="1005" name="bound16_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound16 "/>
</bind>
</comp>

<comp id="328" class="1005" name="cast40_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="48" slack="1"/>
<pin id="330" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="cast40 "/>
</bind>
</comp>

<comp id="333" class="1005" name="cast41_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="48" slack="1"/>
<pin id="335" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="cast41 "/>
</bind>
</comp>

<comp id="338" class="1005" name="sub_i_i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="1"/>
<pin id="340" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="343" class="1005" name="bound42_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="48" slack="1"/>
<pin id="345" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bound42 "/>
</bind>
</comp>

<comp id="348" class="1005" name="cmp_i_i_mid157_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i_mid157 "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln1057_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln1057_21_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1057_21 "/>
</bind>
</comp>

<comp id="363" class="1005" name="icmp_ln1057_22_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1057_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="88" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="102" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="116" pin=14"/></net>

<net id="140"><net_src comp="74" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="88" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="102" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="158"><net_src comp="102" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="102" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="204"><net_src comp="200" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="205"><net_src comp="194" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="217" pin="2"/><net_sink comp="116" pin=5"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="229"><net_src comp="224" pin="2"/><net_sink comp="116" pin=7"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="235"><net_src comp="230" pin="2"/><net_sink comp="116" pin=9"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="241"><net_src comp="236" pin="2"/><net_sink comp="116" pin=11"/></net>

<net id="246"><net_src comp="181" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="184" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="242" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="253"><net_src comp="188" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="191" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="70" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="116" pin=13"/></net>

<net id="263"><net_src comp="137" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="268"><net_src comp="141" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="275"><net_src comp="145" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="116" pin=15"/></net>

<net id="281"><net_src comp="155" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="288"><net_src comp="159" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="116" pin=12"/></net>

<net id="293"><net_src comp="175" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="299"><net_src comp="181" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="304"><net_src comp="184" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="309"><net_src comp="242" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="116" pin=10"/></net>

<net id="315"><net_src comp="188" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="320"><net_src comp="191" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="325"><net_src comp="249" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="331"><net_src comp="194" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="336"><net_src comp="197" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="341"><net_src comp="210" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="346"><net_src comp="200" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="351"><net_src comp="217" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="356"><net_src comp="224" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="361"><net_src comp="230" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="366"><net_src comp="236" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="116" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_ifmap_col_op_st | {10 11 }
	Port: ctrl1_reg_c20 | {1 }
	Port: ctrl2_reg_c25 | {1 }
	Port: layer1_reg_c30 | {1 }
 - Input state : 
	Port: Col_Wise_Overlap_Gen : c_ifmap_patch_st | {10 11 }
	Port: Col_Wise_Overlap_Gen : ctrl1_reg | {1 }
	Port: Col_Wise_Overlap_Gen : ctrl2_reg | {1 }
	Port: Col_Wise_Overlap_Gen : layer1_reg | {1 }
  - Chain level:
	State 1
	State 2
		bound : 1
		cast3 : 2
		bound4 : 3
	State 3
	State 4
	State 5
		cast15 : 1
		bound16 : 2
	State 6
	State 7
	State 8
	State 9
		bound42 : 1
	State 10
		sub_i_i : 1
		cmp_i_i_mid157 : 2
		call_ln266 : 3
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                                Functional Unit                                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116 |    0    |  0.547  |   301   |   473   |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                                 bound_fu_175                                                 |    0    |    0    |    0    |    40   |
|    mul   |                                                  grp_fu_200                                                  |    2    |    0    |   165   |    49   |
|          |                                                  grp_fu_242                                                  |    1    |    0    |    0    |    0    |
|          |                                                  grp_fu_249                                                  |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                             cmp_i_i_mid157_fu_217                                            |    0    |    0    |    0    |    11   |
|   icmp   |                                              icmp_ln1057_fu_224                                              |    0    |    0    |    0    |    11   |
|          |                                             icmp_ln1057_21_fu_230                                            |    0    |    0    |    0    |    13   |
|          |                                             icmp_ln1057_22_fu_236                                            |    0    |    0    |    0    |    16   |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                                sub_i_i_fu_210                                                |    0    |    0    |    0    |    15   |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                          layer1_reg_read_read_fu_74                                          |    0    |    0    |    0    |    0    |
|   read   |                                           ctrl2_reg_read_read_fu_88                                          |    0    |    0    |    0    |    0    |
|          |                                          ctrl1_reg_read_read_fu_102                                          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                             write_ln0_write_fu_80                                            |    0    |    0    |    0    |    0    |
|   write  |                                             write_ln0_write_fu_94                                            |    0    |    0    |    0    |    0    |
|          |                                            write_ln0_write_fu_108                                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                               empty_181_fu_137                                               |    0    |    0    |    0    |    0    |
|   trunc  |                                               empty_182_fu_141                                               |    0    |    0    |    0    |    0    |
|          |                                              trunc_ln266_fu_155                                              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                                p_cast1_fu_145                                                |    0    |    0    |    0    |    0    |
|          |                                                trunc_ln_fu_159                                               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                                  cast_fu_169                                                 |    0    |    0    |    0    |    0    |
|          |                                                 cast1_fu_172                                                 |    0    |    0    |    0    |    0    |
|          |                                                 cast2_fu_181                                                 |    0    |    0    |    0    |    0    |
|          |                                                 cast3_fu_184                                                 |    0    |    0    |    0    |    0    |
|   zext   |                                                 cast14_fu_188                                                |    0    |    0    |    0    |    0    |
|          |                                                 cast15_fu_191                                                |    0    |    0    |    0    |    0    |
|          |                                                 cast40_fu_194                                                |    0    |    0    |    0    |    0    |
|          |                                                 cast41_fu_197                                                |    0    |    0    |    0    |    0    |
|          |                                        ctrl2_reg_load_cast_cast_fu_207                                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                                              |    4    |  0.547  |   466   |   628   |
|----------|--------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  Col_Buffer_reg_255  |   32   |
|    bound16_reg_322   |   32   |
|    bound42_reg_343   |   48   |
|    bound4_reg_306    |   24   |
|     bound_reg_290    |   16   |
|    cast14_reg_312    |   32   |
|    cast15_reg_317    |   32   |
|     cast2_reg_296    |   24   |
|     cast3_reg_301    |   24   |
|    cast40_reg_328    |   48   |
|    cast41_reg_333    |   48   |
|cmp_i_i_mid157_reg_348|    1   |
|   empty_181_reg_260  |   16   |
|   empty_182_reg_265  |    8   |
|icmp_ln1057_21_reg_358|    1   |
|icmp_ln1057_22_reg_363|    1   |
|  icmp_ln1057_reg_353 |    1   |
|    p_cast1_reg_272   |    8   |
|    sub_i_i_reg_338   |    9   |
|  trunc_ln266_reg_278 |    8   |
|   trunc_ln_reg_285   |    8   |
+----------------------+--------+
|         Total        |   421  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                                     Comp                                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116 |  p1  |   2  |   9  |   18   ||    9    |
| grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116 |  p2  |   2  |  48  |   96   ||    9    |
| grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116 |  p5  |   2  |   1  |    2   ||    9    |
| grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116 |  p7  |   2  |   1  |    2   ||    9    |
| grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116 |  p9  |   2  |   1  |    2   ||    9    |
| grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116 |  p11 |   2  |   1  |    2   ||    9    |
|                                                  grp_fu_200                                                  |  p0  |   2  |  16  |   32   ||    9    |
|                                                  grp_fu_200                                                  |  p1  |   2  |  32  |   64   ||    9    |
|                                                  grp_fu_242                                                  |  p0  |   2  |   8  |   16   ||    9    |
|                                                  grp_fu_242                                                  |  p1  |   2  |  16  |   32   ||    9    |
|                                                  grp_fu_249                                                  |  p0  |   2  |   8  |   16   ||    9    |
|                                                  grp_fu_249                                                  |  p1  |   2  |  24  |   48   ||    9    |
|--------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                                     Total                                                    |      |      |      |   330  ||  5.868  ||   108   |
|--------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    0   |   466  |   628  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   108  |
|  Register |    -   |    -   |   421  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   887  |   736  |
+-----------+--------+--------+--------+--------+
