{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:15:20 2011 " "Info: Processing started: Tue Nov 01 20:15:20 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hodiny -c hodiny --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hodiny -c hodiny --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~4 " "Warning: Node \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~4\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~5 " "Warning: Node \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~5\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6 " "Warning: Node \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~7 " "Warning: Node \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~7\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~7 " "Warning: Node \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~7\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~7 " "Warning: Node \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~7\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~5 " "Warning: Node \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~5\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~5 " "Warning: Node \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~5\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4 " "Warning: Node \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4 " "Warning: Node \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~6 " "Warning: Node \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~6\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~6 " "Warning: Node \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~6\" is a latch" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 96 -168 0 112 "CLOCK_50" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[2\] " "Info: Assuming node \"KEY\[2\]\" is an undefined clock" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 1192 1208 528 "KEY\[1\]" "" } { 424 216 232 592 "KEY\[2\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 1192 1208 528 "KEY\[1\]" "" } { 424 216 232 592 "KEY\[2\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[2\] " "Info: Assuming node \"SW\[2\]\" is an undefined clock" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { -40 976 1144 -24 "SW\[0\]" "" } { -16 976 1144 0 "SW\[1\]" "" } { 8 976 1144 24 "SW\[2\]" "" } { 32 976 1144 48 "SW\[3\]" "" } { -40 1344 1512 -24 "SW\[4\]" "" } { -16 1344 1512 0 "SW\[5\]" "" } { 8 1344 1512 24 "SW\[6\]" "" } { 32 1344 1512 48 "SW\[7\]" "" } { -40 1736 1904 -24 "SW\[8\]" "" } { -16 1736 1904 0 "SW\[9\]" "" } { 8 1736 1904 24 "SW\[10\]" "" } { 32 1736 1904 48 "SW\[11\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is an undefined clock" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { -40 976 1144 -24 "SW\[0\]" "" } { -16 976 1144 0 "SW\[1\]" "" } { 8 976 1144 24 "SW\[2\]" "" } { 32 976 1144 48 "SW\[3\]" "" } { -40 1344 1512 -24 "SW\[4\]" "" } { -16 1344 1512 0 "SW\[5\]" "" } { 8 1344 1512 24 "SW\[6\]" "" } { 32 1344 1512 48 "SW\[7\]" "" } { -40 1736 1904 -24 "SW\[8\]" "" } { -16 1736 1904 0 "SW\[9\]" "" } { 8 1736 1904 24 "SW\[10\]" "" } { 32 1736 1904 48 "SW\[11\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[1\] " "Info: Assuming node \"SW\[1\]\" is an undefined clock" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { -40 976 1144 -24 "SW\[0\]" "" } { -16 976 1144 0 "SW\[1\]" "" } { 8 976 1144 24 "SW\[2\]" "" } { 32 976 1144 48 "SW\[3\]" "" } { -40 1344 1512 -24 "SW\[4\]" "" } { -16 1344 1512 0 "SW\[5\]" "" } { 8 1344 1512 24 "SW\[6\]" "" } { 32 1344 1512 48 "SW\[7\]" "" } { -40 1736 1904 -24 "SW\[8\]" "" } { -16 1736 1904 0 "SW\[9\]" "" } { 8 1736 1904 24 "SW\[10\]" "" } { 32 1736 1904 48 "SW\[11\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is an undefined clock" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { -40 976 1144 -24 "SW\[0\]" "" } { -16 976 1144 0 "SW\[1\]" "" } { 8 976 1144 24 "SW\[2\]" "" } { 32 976 1144 48 "SW\[3\]" "" } { -40 1344 1512 -24 "SW\[4\]" "" } { -16 1344 1512 0 "SW\[5\]" "" } { 8 1344 1512 24 "SW\[6\]" "" } { 32 1344 1512 48 "SW\[7\]" "" } { -40 1736 1904 -24 "SW\[8\]" "" } { -16 1736 1904 0 "SW\[9\]" "" } { 8 1736 1904 24 "SW\[10\]" "" } { 32 1736 1904 48 "SW\[11\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "42 " "Warning: Found 42 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~6 " "Info: Detected ripple clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~6\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~6 " "Info: Detected ripple clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~6\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4 " "Info: Detected ripple clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4 " "Info: Detected ripple clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~5 " "Info: Detected ripple clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~5\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~5 " "Info: Detected ripple clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~5\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~7 " "Info: Detected ripple clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~7\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~7 " "Info: Detected ripple clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~7\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~7 " "Info: Detected ripple clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~7\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6 " "Info: Detected ripple clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~5 " "Info: Detected ripple clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~5\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[3\]~5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~4 " "Info: Detected ripple clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~4\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[0\]~4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\] " "Info: Detected ripple clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\] " "Info: Detected ripple clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita0~COUT " "Info: Detected gated clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita0~COUT\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 40 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita0~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[1\] " "Info: Detected ripple clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[1\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita0~COUT " "Info: Detected gated clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita0~COUT\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 40 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita0~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[1\] " "Info: Detected ripple clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[1\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita1~COUT " "Info: Detected gated clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita1~COUT\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 45 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[2\] " "Info: Detected ripple clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[2\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 112 1640 1704 192 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita1~COUT " "Info: Detected gated clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita1~COUT\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 45 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[2\] " "Info: Detected ripple clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[2\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 104 1208 1272 184 "inst1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita2~COUT " "Info: Detected gated clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita2~COUT\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 50 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[3\] " "Info: Detected ripple clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[3\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita2~COUT " "Info: Detected gated clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita2~COUT\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 50 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[3\] " "Info: Detected ripple clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[3\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita3~COUT " "Info: Detected gated clock \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita3~COUT\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 55 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita3~COUT " "Info: Detected gated clock \"reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita3~COUT\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 55 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[1\] " "Info: Detected ripple clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[1\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74246:inst29\|80~0 " "Info: Detected gated clock \"74246:inst29\|80~0\" as buffer" {  } { { "74246.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74246.bdf" { { 96 848 912 168 "80" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "74246:inst29\|80~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[0\]~0 " "Info: Detected gated clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[0\]~0\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 77 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[1\]~4 " "Info: Detected gated clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[1\]~4\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 77 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[1\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[3\]~2 " "Info: Detected gated clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[3\]~2\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 77 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[3\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[2\] " "Info: Detected ripple clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[2\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[0\]~1 " "Info: Detected gated clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[0\]~1\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 77 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[1\]~5 " "Info: Detected gated clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[1\]~5\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 77 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[1\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[3\]~3 " "Info: Detected gated clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[3\]~3\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 77 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[3\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[3\] " "Info: Detected ripple clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[3\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "delic50M:inst10\|delic2 " "Info: Detected ripple clock \"delic50M:inst10\|delic2\" as buffer" {  } { { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 16 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "delic50M:inst10\|delic2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\] " "Info: Detected ripple clock \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\]\" as buffer" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register delic5M:inst20\|cnt\[1\] register delic50M:inst10\|cnt\[22\] 236.24 MHz 4.233 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 236.24 MHz between source register \"delic5M:inst20\|cnt\[1\]\" and destination register \"delic50M:inst10\|cnt\[22\]\" (period= 4.233 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.018 ns + Longest register register " "Info: + Longest register to register delay is 4.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delic5M:inst20\|cnt\[1\] 1 REG LCFF_X30_Y18_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N3; Fanout = 4; REG Node = 'delic5M:inst20\|cnt\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { delic5M:inst20|cnt[1] } "NODE_NAME" } } { "div_5M.vhd" "" { Text "D:/hodiny/div_5M.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.414 ns) 0.941 ns delic50M:inst10\|Add0~1 2 COMB LCCOMB_X29_Y18_N2 1 " "Info: 2: + IC(0.527 ns) + CELL(0.414 ns) = 0.941 ns; Loc. = LCCOMB_X29_Y18_N2; Fanout = 1; COMB Node = 'delic50M:inst10\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { delic5M:inst20|cnt[1] delic50M:inst10|Add0~1 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.012 ns delic50M:inst10\|Add0~3 3 COMB LCCOMB_X29_Y18_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.012 ns; Loc. = LCCOMB_X29_Y18_N4; Fanout = 1; COMB Node = 'delic50M:inst10\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~1 delic50M:inst10|Add0~3 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.083 ns delic50M:inst10\|Add0~5 4 COMB LCCOMB_X29_Y18_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.083 ns; Loc. = LCCOMB_X29_Y18_N6; Fanout = 1; COMB Node = 'delic50M:inst10\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~3 delic50M:inst10|Add0~5 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.154 ns delic50M:inst10\|Add0~7 5 COMB LCCOMB_X29_Y18_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.154 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~5 delic50M:inst10|Add0~7 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.225 ns delic50M:inst10\|Add0~9 6 COMB LCCOMB_X29_Y18_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.225 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~7 delic50M:inst10|Add0~9 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.296 ns delic50M:inst10\|Add0~11 7 COMB LCCOMB_X29_Y18_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.296 ns; Loc. = LCCOMB_X29_Y18_N12; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~9 delic50M:inst10|Add0~11 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.455 ns delic50M:inst10\|Add0~13 8 COMB LCCOMB_X29_Y18_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.455 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { delic50M:inst10|Add0~11 delic50M:inst10|Add0~13 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.526 ns delic50M:inst10\|Add0~15 9 COMB LCCOMB_X29_Y18_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.526 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~13 delic50M:inst10|Add0~15 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.597 ns delic50M:inst10\|Add0~17 10 COMB LCCOMB_X29_Y18_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.597 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~15 delic50M:inst10|Add0~17 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.668 ns delic50M:inst10\|Add0~19 11 COMB LCCOMB_X29_Y18_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.668 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~17 delic50M:inst10|Add0~19 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.739 ns delic50M:inst10\|Add0~21 12 COMB LCCOMB_X29_Y18_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.739 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~19 delic50M:inst10|Add0~21 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.810 ns delic50M:inst10\|Add0~23 13 COMB LCCOMB_X29_Y18_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.810 ns; Loc. = LCCOMB_X29_Y18_N24; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~21 delic50M:inst10|Add0~23 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.881 ns delic50M:inst10\|Add0~25 14 COMB LCCOMB_X29_Y18_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.881 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~23 delic50M:inst10|Add0~25 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.952 ns delic50M:inst10\|Add0~27 15 COMB LCCOMB_X29_Y18_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.952 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~25 delic50M:inst10|Add0~27 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.098 ns delic50M:inst10\|Add0~29 16 COMB LCCOMB_X29_Y18_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 2.098 ns; Loc. = LCCOMB_X29_Y18_N30; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { delic50M:inst10|Add0~27 delic50M:inst10|Add0~29 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.169 ns delic50M:inst10\|Add0~31 17 COMB LCCOMB_X29_Y17_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.169 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~29 delic50M:inst10|Add0~31 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.240 ns delic50M:inst10\|Add0~33 18 COMB LCCOMB_X29_Y17_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.240 ns; Loc. = LCCOMB_X29_Y17_N2; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~31 delic50M:inst10|Add0~33 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.311 ns delic50M:inst10\|Add0~35 19 COMB LCCOMB_X29_Y17_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.311 ns; Loc. = LCCOMB_X29_Y17_N4; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~33 delic50M:inst10|Add0~35 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.382 ns delic50M:inst10\|Add0~37 20 COMB LCCOMB_X29_Y17_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.382 ns; Loc. = LCCOMB_X29_Y17_N6; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~35 delic50M:inst10|Add0~37 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.453 ns delic50M:inst10\|Add0~39 21 COMB LCCOMB_X29_Y17_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.453 ns; Loc. = LCCOMB_X29_Y17_N8; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~37 delic50M:inst10|Add0~39 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.524 ns delic50M:inst10\|Add0~41 22 COMB LCCOMB_X29_Y17_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.524 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'delic50M:inst10\|Add0~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { delic50M:inst10|Add0~39 delic50M:inst10|Add0~41 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.934 ns delic50M:inst10\|Add0~42 23 COMB LCCOMB_X29_Y17_N12 1 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 2.934 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 1; COMB Node = 'delic50M:inst10\|Add0~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { delic50M:inst10|Add0~41 delic50M:inst10|Add0~42 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.934 ns delic50M:inst10\|cnt~10 24 COMB LCCOMB_X28_Y18_N16 1 " "Info: 24: + IC(0.725 ns) + CELL(0.275 ns) = 3.934 ns; Loc. = LCCOMB_X28_Y18_N16; Fanout = 1; COMB Node = 'delic50M:inst10\|cnt~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { delic50M:inst10|Add0~42 delic50M:inst10|cnt~10 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.018 ns delic50M:inst10\|cnt\[22\] 25 REG LCFF_X28_Y18_N17 3 " "Info: 25: + IC(0.000 ns) + CELL(0.084 ns) = 4.018 ns; Loc. = LCFF_X28_Y18_N17; Fanout = 3; REG Node = 'delic50M:inst10\|cnt\[22\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { delic50M:inst10|cnt~10 delic50M:inst10|cnt[22] } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 68.84 % ) " "Info: Total cell delay = 2.766 ns ( 68.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 31.16 % ) " "Info: Total interconnect delay = 1.252 ns ( 31.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.018 ns" { delic5M:inst20|cnt[1] delic50M:inst10|Add0~1 delic50M:inst10|Add0~3 delic50M:inst10|Add0~5 delic50M:inst10|Add0~7 delic50M:inst10|Add0~9 delic50M:inst10|Add0~11 delic50M:inst10|Add0~13 delic50M:inst10|Add0~15 delic50M:inst10|Add0~17 delic50M:inst10|Add0~19 delic50M:inst10|Add0~21 delic50M:inst10|Add0~23 delic50M:inst10|Add0~25 delic50M:inst10|Add0~27 delic50M:inst10|Add0~29 delic50M:inst10|Add0~31 delic50M:inst10|Add0~33 delic50M:inst10|Add0~35 delic50M:inst10|Add0~37 delic50M:inst10|Add0~39 delic50M:inst10|Add0~41 delic50M:inst10|Add0~42 delic50M:inst10|cnt~10 delic50M:inst10|cnt[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.018 ns" { delic5M:inst20|cnt[1] {} delic50M:inst10|Add0~1 {} delic50M:inst10|Add0~3 {} delic50M:inst10|Add0~5 {} delic50M:inst10|Add0~7 {} delic50M:inst10|Add0~9 {} delic50M:inst10|Add0~11 {} delic50M:inst10|Add0~13 {} delic50M:inst10|Add0~15 {} delic50M:inst10|Add0~17 {} delic50M:inst10|Add0~19 {} delic50M:inst10|Add0~21 {} delic50M:inst10|Add0~23 {} delic50M:inst10|Add0~25 {} delic50M:inst10|Add0~27 {} delic50M:inst10|Add0~29 {} delic50M:inst10|Add0~31 {} delic50M:inst10|Add0~33 {} delic50M:inst10|Add0~35 {} delic50M:inst10|Add0~37 {} delic50M:inst10|Add0~39 {} delic50M:inst10|Add0~41 {} delic50M:inst10|Add0~42 {} delic50M:inst10|cnt~10 {} delic50M:inst10|cnt[22] {} } { 0.000ns 0.527ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.725ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.697 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 96 -168 0 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 96 -168 0 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns delic50M:inst10\|cnt\[22\] 3 REG LCFF_X28_Y18_N17 3 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X28_Y18_N17; Fanout = 3; REG Node = 'delic50M:inst10\|cnt\[22\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK_50~clkctrl delic50M:inst10|cnt[22] } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl delic50M:inst10|cnt[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} delic50M:inst10|cnt[22] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.698 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 96 -168 0 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 60 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 60; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 96 -168 0 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns delic5M:inst20\|cnt\[1\] 3 REG LCFF_X30_Y18_N3 4 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X30_Y18_N3; Fanout = 4; REG Node = 'delic5M:inst20\|cnt\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK_50~clkctrl delic5M:inst20|cnt[1] } "NODE_NAME" } } { "div_5M.vhd" "" { Text "D:/hodiny/div_5M.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl delic5M:inst20|cnt[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} delic5M:inst20|cnt[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl delic50M:inst10|cnt[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} delic50M:inst10|cnt[22] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl delic5M:inst20|cnt[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} delic5M:inst20|cnt[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "div_5M.vhd" "" { Text "D:/hodiny/div_5M.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.018 ns" { delic5M:inst20|cnt[1] delic50M:inst10|Add0~1 delic50M:inst10|Add0~3 delic50M:inst10|Add0~5 delic50M:inst10|Add0~7 delic50M:inst10|Add0~9 delic50M:inst10|Add0~11 delic50M:inst10|Add0~13 delic50M:inst10|Add0~15 delic50M:inst10|Add0~17 delic50M:inst10|Add0~19 delic50M:inst10|Add0~21 delic50M:inst10|Add0~23 delic50M:inst10|Add0~25 delic50M:inst10|Add0~27 delic50M:inst10|Add0~29 delic50M:inst10|Add0~31 delic50M:inst10|Add0~33 delic50M:inst10|Add0~35 delic50M:inst10|Add0~37 delic50M:inst10|Add0~39 delic50M:inst10|Add0~41 delic50M:inst10|Add0~42 delic50M:inst10|cnt~10 delic50M:inst10|cnt[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.018 ns" { delic5M:inst20|cnt[1] {} delic50M:inst10|Add0~1 {} delic50M:inst10|Add0~3 {} delic50M:inst10|Add0~5 {} delic50M:inst10|Add0~7 {} delic50M:inst10|Add0~9 {} delic50M:inst10|Add0~11 {} delic50M:inst10|Add0~13 {} delic50M:inst10|Add0~15 {} delic50M:inst10|Add0~17 {} delic50M:inst10|Add0~19 {} delic50M:inst10|Add0~21 {} delic50M:inst10|Add0~23 {} delic50M:inst10|Add0~25 {} delic50M:inst10|Add0~27 {} delic50M:inst10|Add0~29 {} delic50M:inst10|Add0~31 {} delic50M:inst10|Add0~33 {} delic50M:inst10|Add0~35 {} delic50M:inst10|Add0~37 {} delic50M:inst10|Add0~39 {} delic50M:inst10|Add0~41 {} delic50M:inst10|Add0~42 {} delic50M:inst10|cnt~10 {} delic50M:inst10|cnt[22] {} } { 0.000ns 0.527ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.725ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl delic50M:inst10|cnt[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} delic50M:inst10|cnt[22] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl delic5M:inst20|cnt[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} delic5M:inst20|cnt[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[2\] register register inst4 inst4 450.05 MHz Internal " "Info: Clock \"KEY\[2\]\" Internal fmax is restricted to 450.05 MHz between source register \"inst4\" and destination register \"inst4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LCFF_X61_Y18_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y18_N3; Fanout = 14; REG Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 240 184 264 304 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns inst4~0 2 COMB LCCOMB_X61_Y18_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X61_Y18_N2; Fanout = 1; COMB Node = 'inst4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { inst4 inst4~0 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 240 184 264 304 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns inst4 3 REG LCFF_X61_Y18_N3 14 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X61_Y18_N3; Fanout = 14; REG Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst4~0 inst4 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 240 184 264 304 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst4 inst4~0 inst4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst4 {} inst4~0 {} inst4 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] destination 2.287 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[2\]\" to destination register is 2.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 1192 1208 528 "KEY\[1\]" "" } { 424 216 232 592 "KEY\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.537 ns) 2.287 ns inst4 2 REG LCFF_X61_Y18_N3 14 " "Info: 2: + IC(0.908 ns) + CELL(0.537 ns) = 2.287 ns; Loc. = LCFF_X61_Y18_N3; Fanout = 14; REG Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { KEY[2] inst4 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 240 184 264 304 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 60.30 % ) " "Info: Total cell delay = 1.379 ns ( 60.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.908 ns ( 39.70 % ) " "Info: Total interconnect delay = 0.908 ns ( 39.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { KEY[2] inst4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { KEY[2] {} KEY[2]~combout {} inst4 {} } { 0.000ns 0.000ns 0.908ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] source 2.287 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[2\]\" to source register is 2.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 1192 1208 528 "KEY\[1\]" "" } { 424 216 232 592 "KEY\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.537 ns) 2.287 ns inst4 2 REG LCFF_X61_Y18_N3 14 " "Info: 2: + IC(0.908 ns) + CELL(0.537 ns) = 2.287 ns; Loc. = LCFF_X61_Y18_N3; Fanout = 14; REG Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { KEY[2] inst4 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 240 184 264 304 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 60.30 % ) " "Info: Total cell delay = 1.379 ns ( 60.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.908 ns ( 39.70 % ) " "Info: Total interconnect delay = 0.908 ns ( 39.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { KEY[2] inst4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { KEY[2] {} KEY[2]~combout {} inst4 {} } { 0.000ns 0.000ns 0.908ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { KEY[2] inst4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { KEY[2] {} KEY[2]~combout {} inst4 {} } { 0.000ns 0.000ns 0.908ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { KEY[2] {} KEY[2]~combout {} inst4 {} } { 0.000ns 0.000ns 0.908ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 240 184 264 304 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 240 184 264 304 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst4 inst4~0 inst4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst4 {} inst4~0 {} inst4 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { KEY[2] inst4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { KEY[2] {} KEY[2]~combout {} inst4 {} } { 0.000ns 0.000ns 0.908ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { KEY[2] {} KEY[2]~combout {} inst4 {} } { 0.000ns 0.000ns 0.908ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst4 {} } {  } {  } "" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 240 184 264 304 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[2\] " "Info: No valid register-to-register data paths exist for clock \"SW\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[0\] " "Info: No valid register-to-register data paths exist for clock \"SW\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[1\] " "Info: No valid register-to-register data paths exist for clock \"SW\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[3\] " "Info: No valid register-to-register data paths exist for clock \"SW\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4 SW\[9\] KEY\[1\] 2.093 ns register " "Info: tsu for register \"reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4\" (data pin = \"SW\[9\]\", clock pin = \"KEY\[1\]\") is 2.093 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.676 ns + Longest pin register " "Info: + Longest pin to register delay is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[9\] 1 PIN PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'SW\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { -40 976 1144 -24 "SW\[0\]" "" } { -16 976 1144 0 "SW\[1\]" "" } { 8 976 1144 24 "SW\[2\]" "" } { 32 976 1144 48 "SW\[3\]" "" } { -40 1344 1512 -24 "SW\[4\]" "" } { -16 1344 1512 0 "SW\[5\]" "" } { 8 1344 1512 24 "SW\[6\]" "" } { 32 1344 1512 48 "SW\[7\]" "" } { -40 1736 1904 -24 "SW\[8\]" "" } { -16 1736 1904 0 "SW\[9\]" "" } { 8 1736 1904 24 "SW\[10\]" "" } { 32 1736 1904 48 "SW\[11\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(0.413 ns) 3.676 ns reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4 2 REG LCCOMB_X62_Y18_N16 4 " "Info: 2: + IC(2.264 ns) + CELL(0.413 ns) = 3.676 ns; Loc. = LCCOMB_X62_Y18_N16; Fanout = 4; REG Node = 'reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { SW[9] reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 38.41 % ) " "Info: Total cell delay = 1.412 ns ( 38.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.264 ns ( 61.59 % ) " "Info: Total interconnect delay = 2.264 ns ( 61.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { SW[9] reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { SW[9] {} SW[9]~combout {} reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 {} } { 0.000ns 0.000ns 2.264ns } { 0.000ns 0.999ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.708 ns + " "Info: + Micro setup delay of destination is 0.708 ns" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.291 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 25 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 25; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 1192 1208 528 "KEY\[1\]" "" } { 424 216 232 592 "KEY\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.150 ns) 2.291 ns reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4 2 REG LCCOMB_X62_Y18_N16 4 " "Info: 2: + IC(1.299 ns) + CELL(0.150 ns) = 2.291 ns; Loc. = LCCOMB_X62_Y18_N16; Fanout = 4; REG Node = 'reverse_cntr:inst1113\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { KEY[1] reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.992 ns ( 43.30 % ) " "Info: Total cell delay = 0.992 ns ( 43.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.299 ns ( 56.70 % ) " "Info: Total interconnect delay = 1.299 ns ( 56.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { KEY[1] reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.291 ns" { KEY[1] {} KEY[1]~combout {} reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 {} } { 0.000ns 0.000ns 1.299ns } { 0.000ns 0.842ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { SW[9] reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { SW[9] {} SW[9]~combout {} reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 {} } { 0.000ns 0.000ns 2.264ns } { 0.000ns 0.999ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { KEY[1] reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.291 ns" { KEY[1] {} KEY[1]~combout {} reverse_cntr:inst1113|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[1]~4 {} } { 0.000ns 0.000ns 1.299ns } { 0.000ns 0.842ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[8\] inst23 17.787 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[8\]\" through register \"inst23\" is 17.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 11.226 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 11.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 96 -168 0 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.787 ns) 3.024 ns delic50M:inst10\|delic2 2 REG LCFF_X28_Y18_N25 7 " "Info: 2: + IC(1.238 ns) + CELL(0.787 ns) = 3.024 ns; Loc. = LCFF_X28_Y18_N25; Fanout = 7; REG Node = 'delic50M:inst10\|delic2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { CLOCK_50 delic50M:inst10|delic2 } "NODE_NAME" } } { "div_50M.vhd" "" { Text "D:/hodiny/div_50M.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.787 ns) 5.279 ns inst1 3 REG LCFF_X48_Y16_N31 4 " "Info: 3: + IC(1.468 ns) + CELL(0.787 ns) = 5.279 ns; Loc. = LCFF_X48_Y16_N31; Fanout = 4; REG Node = 'inst1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { delic50M:inst10|delic2 inst1 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 104 1208 1272 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.787 ns) 6.493 ns reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\] 4 REG LCFF_X49_Y16_N19 3 " "Info: 4: + IC(0.427 ns) + CELL(0.787 ns) = 6.493 ns; Loc. = LCFF_X49_Y16_N19; Fanout = 3; REG Node = 'reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { inst1 reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 74 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.393 ns) 7.208 ns reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita0~COUT 5 COMB LCCOMB_X49_Y16_N18 2 " "Info: 5: + IC(0.322 ns) + CELL(0.393 ns) = 7.208 ns; Loc. = LCCOMB_X49_Y16_N18; Fanout = 2; COMB Node = 'reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0] reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.279 ns reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita1~COUT 6 COMB LCCOMB_X49_Y16_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.279 ns; Loc. = LCCOMB_X49_Y16_N20; Fanout = 2; COMB Node = 'reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita0~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.350 ns reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita2~COUT 7 COMB LCCOMB_X49_Y16_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.350 ns; Loc. = LCCOMB_X49_Y16_N22; Fanout = 2; COMB Node = 'reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita1~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.421 ns reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita3~COUT 8 COMB LCCOMB_X49_Y16_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.421 ns; Loc. = LCCOMB_X49_Y16_N24; Fanout = 1; COMB Node = 'reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita2~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.831 ns reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita3~0 9 COMB LCCOMB_X49_Y16_N26 6 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 7.831 ns; Loc. = LCCOMB_X49_Y16_N26; Fanout = 6; COMB Node = 'reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|counter_comb_bita3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~0 } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.393 ns) 9.899 ns inst8~0 10 COMB LCCOMB_X62_Y18_N30 1 " "Info: 10: + IC(1.675 ns) + CELL(0.393 ns) = 9.899 ns; Loc. = LCCOMB_X62_Y18_N30; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~0 inst8~0 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 272 488 552 320 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.150 ns) 10.457 ns inst8 11 COMB LCCOMB_X61_Y18_N26 3 " "Info: 11: + IC(0.408 ns) + CELL(0.150 ns) = 10.457 ns; Loc. = LCCOMB_X61_Y18_N26; Fanout = 3; COMB Node = 'inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { inst8~0 inst8 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 272 488 552 320 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.537 ns) 11.226 ns inst23 12 REG LCFF_X61_Y18_N1 1 " "Info: 12: + IC(0.232 ns) + CELL(0.537 ns) = 11.226 ns; Loc. = LCFF_X61_Y18_N1; Fanout = 1; REG Node = 'inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { inst8 inst23 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 400 464 440 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.456 ns ( 48.60 % ) " "Info: Total cell delay = 5.456 ns ( 48.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.770 ns ( 51.40 % ) " "Info: Total interconnect delay = 5.770 ns ( 51.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.226 ns" { CLOCK_50 delic50M:inst10|delic2 inst1 reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0] reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita0~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita1~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita2~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~0 inst8~0 inst8 inst23 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.226 ns" { CLOCK_50 {} CLOCK_50~combout {} delic50M:inst10|delic2 {} inst1 {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0] {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita0~COUT {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita1~COUT {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita2~COUT {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~COUT {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~0 {} inst8~0 {} inst8 {} inst23 {} } { 0.000ns 0.000ns 1.238ns 1.468ns 0.427ns 0.322ns 0.000ns 0.000ns 0.000ns 0.000ns 1.675ns 0.408ns 0.232ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 400 464 440 "inst23" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.311 ns + Longest register pin " "Info: + Longest register to pin delay is 6.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst23 1 REG LCFF_X61_Y18_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y18_N1; Fanout = 1; REG Node = 'inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 400 464 440 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns inst21~0 2 COMB LCCOMB_X61_Y18_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X61_Y18_N0; Fanout = 1; COMB Node = 'inst21~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { inst23 inst21~0 } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 664 728 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.220 ns) + CELL(2.768 ns) 6.311 ns LEDR\[8\] 3 PIN PIN_AA14 0 " "Info: 3: + IC(3.220 ns) + CELL(2.768 ns) = 6.311 ns; Loc. = PIN_AA14; Fanout = 0; PIN Node = 'LEDR\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { inst21~0 LEDR[8] } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 376 728 904 392 "LEDR\[8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.091 ns ( 48.98 % ) " "Info: Total cell delay = 3.091 ns ( 48.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.220 ns ( 51.02 % ) " "Info: Total interconnect delay = 3.220 ns ( 51.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { inst23 inst21~0 LEDR[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { inst23 {} inst21~0 {} LEDR[8] {} } { 0.000ns 0.000ns 3.220ns } { 0.000ns 0.323ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.226 ns" { CLOCK_50 delic50M:inst10|delic2 inst1 reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0] reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita0~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita1~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita2~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~COUT reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~0 inst8~0 inst8 inst23 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.226 ns" { CLOCK_50 {} CLOCK_50~combout {} delic50M:inst10|delic2 {} inst1 {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|pre_hazard[0] {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita0~COUT {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita1~COUT {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita2~COUT {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~COUT {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|counter_comb_bita3~0 {} inst8~0 {} inst8 {} inst23 {} } { 0.000ns 0.000ns 1.238ns 1.468ns 0.427ns 0.322ns 0.000ns 0.000ns 0.000ns 0.000ns 1.675ns 0.408ns 0.232ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.150ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { inst23 inst21~0 LEDR[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { inst23 {} inst21~0 {} LEDR[8] {} } { 0.000ns 0.000ns 3.220ns } { 0.000ns 0.323ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[1\] HEX1\[0\] 13.011 ns Longest " "Info: Longest tpd from source pin \"KEY\[1\]\" to destination pin \"HEX1\[0\]\" is 13.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 25 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 25; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 1192 1208 528 "KEY\[1\]" "" } { 424 216 232 592 "KEY\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(0.275 ns) 6.417 ns reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[1\]~0 2 COMB LCCOMB_X49_Y16_N30 7 " "Info: 2: + IC(5.300 ns) + CELL(0.275 ns) = 6.417 ns; Loc. = LCCOMB_X49_Y16_N30; Fanout = 7; COMB Node = 'reverse_cntr:inst1112\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|safe_q\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { KEY[1] reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[1]~0 } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 77 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.636 ns) + CELL(0.437 ns) 9.490 ns 74246:inst30\|80~1 3 COMB LCCOMB_X64_Y4_N26 1 " "Info: 3: + IC(2.636 ns) + CELL(0.437 ns) = 9.490 ns; Loc. = LCCOMB_X64_Y4_N26; Fanout = 1; COMB Node = '74246:inst30\|80~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.073 ns" { reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[1]~0 74246:inst30|80~1 } "NODE_NAME" } } { "74246.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74246.bdf" { { 96 848 912 168 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(2.789 ns) 13.011 ns HEX1\[0\] 4 PIN PIN_V20 0 " "Info: 4: + IC(0.732 ns) + CELL(2.789 ns) = 13.011 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'HEX1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { 74246:inst30|80~1 HEX1[0] } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 464 1344 1360 640 "HEX1\[2\]" "" } { 464 1328 1344 640 "HEX1\[3\]" "" } { 464 1312 1328 640 "HEX1\[4\]" "" } { 464 1296 1312 640 "HEX1\[5\]" "" } { 464 1280 1296 640 "HEX1\[6\]" "" } { 464 1376 1392 640 "HEX1\[0\]" "" } { 464 1360 1376 640 "HEX1\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.343 ns ( 33.38 % ) " "Info: Total cell delay = 4.343 ns ( 33.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.668 ns ( 66.62 % ) " "Info: Total interconnect delay = 8.668 ns ( 66.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.011 ns" { KEY[1] reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[1]~0 74246:inst30|80~1 HEX1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.011 ns" { KEY[1] {} KEY[1]~combout {} reverse_cntr:inst1112|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|safe_q[1]~0 {} 74246:inst30|80~1 {} HEX1[0] {} } { 0.000ns 0.000ns 5.300ns 2.636ns 0.732ns } { 0.000ns 0.842ns 0.275ns 0.437ns 2.789ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6 SW\[2\] KEY\[1\] 0.131 ns register " "Info: th for register \"reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6\" (data pin = \"SW\[2\]\", clock pin = \"KEY\[1\]\") is 0.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.290 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 2.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 25 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 25; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { 360 1192 1208 528 "KEY\[1\]" "" } { 424 216 232 592 "KEY\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.150 ns) 2.290 ns reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6 2 REG LCCOMB_X61_Y18_N12 4 " "Info: 2: + IC(1.298 ns) + CELL(0.150 ns) = 2.290 ns; Loc. = LCCOMB_X61_Y18_N12; Fanout = 4; REG Node = 'reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { KEY[1] reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.992 ns ( 43.32 % ) " "Info: Total cell delay = 0.992 ns ( 43.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.298 ns ( 56.68 % ) " "Info: Total interconnect delay = 1.298 ns ( 56.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { KEY[1] reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { KEY[1] {} KEY[1]~combout {} reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 {} } { 0.000ns 0.000ns 1.298ns } { 0.000ns 0.842ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.159 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "hodiny.bdf" "" { Schematic "D:/hodiny/hodiny.bdf" { { -40 976 1144 -24 "SW\[0\]" "" } { -16 976 1144 0 "SW\[1\]" "" } { 8 976 1144 24 "SW\[2\]" "" } { 32 976 1144 48 "SW\[3\]" "" } { -40 1344 1512 -24 "SW\[4\]" "" } { -16 1344 1512 0 "SW\[5\]" "" } { 8 1344 1512 24 "SW\[6\]" "" } { 32 1344 1512 48 "SW\[7\]" "" } { -40 1736 1904 -24 "SW\[8\]" "" } { -16 1736 1904 0 "SW\[9\]" "" } { 8 1736 1904 24 "SW\[10\]" "" } { 32 1736 1904 48 "SW\[11\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.275 ns) 2.159 ns reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6 2 REG LCCOMB_X61_Y18_N12 4 " "Info: 2: + IC(0.885 ns) + CELL(0.275 ns) = 2.159 ns; Loc. = LCCOMB_X61_Y18_N12; Fanout = 4; REG Node = 'reverse_cntr:inst1111\|lpm_counter:lpm_counter_component\|cntr_s8l:auto_generated\|latch_signal\[2\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { SW[2] reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 } "NODE_NAME" } } { "db/cntr_s8l.tdf" "" { Text "D:/hodiny/db/cntr_s8l.tdf" 71 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 59.01 % ) " "Info: Total cell delay = 1.274 ns ( 59.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.885 ns ( 40.99 % ) " "Info: Total interconnect delay = 0.885 ns ( 40.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { SW[2] reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.159 ns" { SW[2] {} SW[2]~combout {} reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 {} } { 0.000ns 0.000ns 0.885ns } { 0.000ns 0.999ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { KEY[1] reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { KEY[1] {} KEY[1]~combout {} reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 {} } { 0.000ns 0.000ns 1.298ns } { 0.000ns 0.842ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { SW[2] reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.159 ns" { SW[2] {} SW[2]~combout {} reverse_cntr:inst1111|lpm_counter:lpm_counter_component|cntr_s8l:auto_generated|latch_signal[2]~6 {} } { 0.000ns 0.000ns 0.885ns } { 0.000ns 0.999ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:15:22 2011 " "Info: Processing ended: Tue Nov 01 20:15:22 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
