	component Parallel2Serial_32bits is
		port (
			clock    : in  std_logic                     := 'X';             -- clock
			load     : in  std_logic                     := 'X';             -- load
			data     : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data
			shiftout : out std_logic                                         -- shiftout
		);
	end component Parallel2Serial_32bits;

