<?xml version="1.0" ?>

<sfrfile core="tc1167" xmlns="http://www.tasking.com/schema/sfrfile/v1.0">
	<header>

Version: @(#)regtc1167.xml	1.7 10/02/23
Generated from XmlSfrfilePrinter.java	1.7 07/06/08

This file contains all SFR and BIT names and on-chip register definitions
It is based on the following document(s):
- mira/TC1167_TS_SFR_20070702.xml (20070702,TS  Rev 1.4)

Copyright 2002-2014 Altium BV

	</header>
	<group name="Core Base">
		<sfr name="core_base" address="0xf7e1" description="The base address off the memory for the CSFR's"/>
	</group>
	<group name="GPR" description="General Purpose Registers">
		<sfr name="D0" address="0xff00" description="Data Register 0 "/>
		<sfr name="D1" address="0xff04" description="Data Register 1 "/>
		<sfr name="D2" address="0xff08" description="Data Register 2 "/>
		<sfr name="D3" address="0xff0c" description="Data Register 3 "/>
		<sfr name="D4" address="0xff10" description="Data Register 4 "/>
		<sfr name="D5" address="0xff14" description="Data Register 5 "/>
		<sfr name="D6" address="0xff18" description="Data Register 6 "/>
		<sfr name="D7" address="0xff1c" description="Data Register 7 "/>
		<sfr name="D8" address="0xff20" description="Data Register 8 "/>
		<sfr name="D9" address="0xff24" description="Data Register 9 "/>
		<sfr name="D10" address="0xff28" description="Data Register 10 "/>
		<sfr name="D11" address="0xff2c" description="Data Register 11 "/>
		<sfr name="D12" address="0xff30" description="Data Register 12 "/>
		<sfr name="D13" address="0xff34" description="Data Register 13 "/>
		<sfr name="D14" address="0xff38" description="Data Register 14 "/>
		<sfr name="D15" address="0xff3c" description="Data Register 15 "/>
		<sfr name="A0" address="0xff80" description="Address Register 0 "/>
		<sfr name="A1" address="0xff84" description="Address Register 1 "/>
		<sfr name="A2" address="0xff88" description="Address Register 2 "/>
		<sfr name="A3" address="0xff8c" description="Address Register 3 "/>
		<sfr name="A4" address="0xff90" description="Address Register 4 "/>
		<sfr name="A5" address="0xff94" description="Address Register 5 "/>
		<sfr name="A6" address="0xff98" description="Address Register 6 "/>
		<sfr name="A7" address="0xff9c" description="Address Register 7 "/>
		<sfr name="A8" address="0xffa0" description="Address Register 8 "/>
		<sfr name="A9" address="0xffa4" description="Address Register 9 "/>
		<sfr name="A10" address="0xffa8" description="Address Register 10 "/>
		<sfr name="A11" address="0xffac" description="Address Register 11 "/>
		<sfr name="A12" address="0xffb0" description="Address Register 12 "/>
		<sfr name="A13" address="0xffb4" description="Address Register 13 "/>
		<sfr name="A14" address="0xffb8" description="Address Register 14 "/>
		<sfr name="A15" address="0xffbc" description="Address Register 15 "/>
	</group>
	<group name="CSFR" description="Core Special Function Registers">
		<sfr name="DPR0_0L" address="0xc000" description="Data Segment Protection Register Set 0, Range 0, Lower Boundary "/>
		<sfr name="DPR0_1L" address="0xc008" description="Data Segment Protection Register Set 0, Range 1, Lower Boundary "/>
		<sfr name="DPR0_2L" address="0xc010" description="Data Segment Protection Register Set 0, Range 2, Lower Boundary "/>
		<sfr name="DPR0_3L" address="0xc018" description="Data Segment Protection Register Set 0, Range 3, Lower Boundary "/>
		<sfr name="DPR1_0L" address="0xc400" description="Data Segment Protection Register Set 1, Range 0, Lower Boundary "/>
		<sfr name="DPR1_1L" address="0xc408" description="Data Segment Protection Register Set 1, Range 1, Lower Boundary "/>
		<sfr name="DPR1_2L" address="0xc410" description="Data Segment Protection Register Set 1, Range 2, Lower Boundary "/>
		<sfr name="DPR1_3L" address="0xc418" description="Data Segment Protection Register Set 1, Range 3, Lower Boundary "/>
		<sfr name="DPR0_0U" address="0xc004" description="Data Segment Protection Register Set 0, Range 0, Upper Boundary "/>
		<sfr name="DPR0_1U" address="0xc00c" description="Data Segment Protection Register Set 0, Range 1, Upper Boundary "/>
		<sfr name="DPR0_2U" address="0xc014" description="Data Segment Protection Register Set 0, Range 2, Upper Boundary "/>
		<sfr name="DPR0_3U" address="0xc01c" description="Data Segment Protection Register Set 0, Range 3, Upper Boundary "/>
		<sfr name="DPR1_0U" address="0xc404" description="Data Segment Protection Register Set 1, Range 0, Upper Boundary "/>
		<sfr name="DPR1_1U" address="0xc40c" description="Data Segment Protection Register Set 1, Range 1, Upper Boundary "/>
		<sfr name="DPR1_2U" address="0xc414" description="Data Segment Protection Register Set 1, Range 2, Upper Boundary "/>
		<sfr name="DPR1_3U" address="0xc41c" description="Data Segment Protection Register Set 1, Range 3, Upper Boundary "/>
		<sfr name="DPR2_0L" address="0xc800" description="Data Segment Protection Register Set 2, Range 0, Lower Boundary "/>
		<sfr name="DPR2_1L" address="0xc808" description="Data Segment Protection Register Set 2, Range 1, Lower Boundary "/>
		<sfr name="DPR2_2L" address="0xc810" description="Data Segment Protection Register Set 2, Range 2, Lower Boundary "/>
		<sfr name="DPR2_3L" address="0xc818" description="Data Segment Protection Register Set 2, Range 3, Lower Boundary "/>
		<sfr name="DPR3_0L" address="0xcc00" description="Data Segment Protection Register Set 3, Range 0, Lower Boundary "/>
		<sfr name="DPR3_1L" address="0xcc08" description="Data Segment Protection Register Set 3, Range 1, Lower Boundary "/>
		<sfr name="DPR3_2L" address="0xcc10" description="Data Segment Protection Register Set 3, Range 2, Lower Boundary "/>
		<sfr name="DPR3_3L" address="0xcc18" description="Data Segment Protection Register Set 3, Range 3, Lower Boundary "/>
		<sfr name="DPR2_0U" address="0xc804" description="Data Segment Protection Register Set 2, Range 0, Upper Boundary "/>
		<sfr name="DPR2_1U" address="0xc80c" description="Data Segment Protection Register Set 2, Range 1, Upper Boundary "/>
		<sfr name="DPR2_2U" address="0xc814" description="Data Segment Protection Register Set 2, Range 2, Upper Boundary "/>
		<sfr name="DPR2_3U" address="0xc81c" description="Data Segment Protection Register Set 2, Range 3, Upper Boundary "/>
		<sfr name="DPR3_0U" address="0xcc04" description="Data Segment Protection Register Set 3, Range 0, Upper Boundary "/>
		<sfr name="DPR3_1U" address="0xcc0c" description="Data Segment Protection Register Set 3, Range 1, Upper Boundary "/>
		<sfr name="DPR3_2U" address="0xcc14" description="Data Segment Protection Register Set 3, Range 2, Upper Boundary "/>
		<sfr name="DPR3_3U" address="0xcc1c" description="Data Segment Protection Register Set 3, Range 3, Upper Boundary "/>
		<sfr name="CPR0_0L" address="0xd000" description="Code Segment Protection Register Set 0, Range 0, Lower Boundary "/>
		<sfr name="CPR0_1L" address="0xd008" description="Code Segment Protection Register Set 0, Range 1, Lower Boundary "/>
		<sfr name="CPR1_0L" address="0xd400" description="Code Segment Protection Register Set 1, Range 0, Lower Boundary "/>
		<sfr name="CPR1_1L" address="0xd408" description="Code Segment Protection Register Set 1, Range 1, Lower Boundary "/>
		<sfr name="CPR2_0L" address="0xd800" description="Code Segment Protection Register Set 2, Range 0, Lower Boundary "/>
		<sfr name="CPR2_1L" address="0xd808" description="Code Segment Protection Register Set 2, Range 1, Lower Boundary "/>
		<sfr name="CPR3_0L" address="0xdc00" description="Code Segment Protection Register Set 3, Range 0, Lower Boundary "/>
		<sfr name="CPR3_1L" address="0xdc08" description="Code Segment Protection Register Set 3, Range 1, Lower Boundary "/>
		<sfr name="CPR0_0U" address="0xd004" description="Code Segment Protection Register Set 0, Range 0, Upper Boundary "/>
		<sfr name="CPR0_1U" address="0xd00c" description="Code Segment Protection Register Set 0, Range 1, Upper Boundary "/>
		<sfr name="CPR1_0U" address="0xd404" description="Code Segment Protection Register Set 1, Range 0, Upper Boundary "/>
		<sfr name="CPR1_1U" address="0xd40c" description="Code Segment Protection Register Set 1, Range 1, Upper Boundary "/>
		<sfr name="CPR2_0U" address="0xd804" description="Code Segment Protection Register Set 2, Range 0, Upper Boundary "/>
		<sfr name="CPR2_1U" address="0xd80c" description="Code Segment Protection Register Set 2, Range 1, Upper Boundary "/>
		<sfr name="CPR3_0U" address="0xdc04" description="Code Segment Protection Register Set 3, Range 0, Upper Boundary "/>
		<sfr name="CPR3_1U" address="0xdc0c" description="Code Segment Protection Register Set 3, Range 1, Upper Boundary "/>
		<sfr name="DPM0" address="0xe000" description="Data Protection Mode Register Set 0 "/>
		<sfr name="DPM1" address="0xe080" description="Data Protection Mode Register Set 1 "/>
		<sfr name="DPM2" address="0xe100" description="Data Protection Mode Register Set 2 "/>
		<sfr name="DPM3" address="0xe180" description="Data Protection Mode Register Set 3 "/>
		<sfr name="CPM0" address="0xe200" description="Code Protection Mode Register Set 0 "/>
		<sfr name="CPM1" address="0xe280" description="Code Protection Mode Register Set 1 "/>
		<sfr name="CPM2" address="0xe300" description="Code Protection Mode Register Set 2 "/>
		<sfr name="CPM3" address="0xe380" description="Code Protection Mode Register Set 3 "/>
		<sfr name="DBGSR" address="0xfd00" description="Debug Status Register "/>
		<sfr name="EXEVT" address="0xfd08" description="External Event Register "/>
		<sfr name="CREVT" address="0xfd0c" description="External Event Register "/>
		<sfr name="SWEVT" address="0xfd10" description="External Event Register "/>
		<sfr name="TR0EVT" address="0xfd20" description="Trigger Event 0 Register "/>
		<sfr name="TR1EVT" address="0xfd24" description="Trigger Event 1 Register "/>
		<sfr name="DMS" address="0xfd40" description="Debug Monitor Start Address Register "/>
		<sfr name="DCX" address="0xfd44" description="Debug Context Save Area Pointer Register "/>
		<sfr name="DBGTCR" address="0xfd48" description="Debug Trap Control Register "/>
		<sfr name="CCTRL" address="0xfc00" description="Counter Control Register "/>
		<sfr name="CCNT" address="0xfc04" description="CPU Clock Count Register "/>
		<sfr name="ICNT" address="0xfc08" description="Instruction Count Register "/>
		<sfr name="M1CNT" address="0xfc0c" description="Multi-Count Register 1 "/>
		<sfr name="M2CNT" address="0xfc10" description="Multi-Count Register 2 "/>
		<sfr name="M3CNT" address="0xfc14" description="Multi-Count Register 3 "/>
		<sfr name="PCXI" address="0xfe00" description="Previous Context Information Register "/>
		<sfr name="PCX" address="0xfe00" description="Previous Context Pointer "/>
		<sfr name="PSW" address="0xfe04" description="Program Status Word "/>
		<sfr name="PC" address="0xfe08" description="Program Counter "/>
		<sfr name="SYSCON" address="0xfe14" description="System Configuration Register "/>
		<sfr name="CPU_ID" address="0xfe18" description="CPU Identification Register "/>
		<sfr name="BIV" address="0xfe20" description="Base Interrupt Vector Table Pointer "/>
		<sfr name="BTV" address="0xfe24" description="Base Trap Vector Table Pointer "/>
		<sfr name="ISP" address="0xfe28" description="Interrupt Stack Pointer "/>
		<sfr name="ICR" address="0xfe2c" description="Interrupt Control Register "/>
		<sfr name="FCX" address="0xfe38" description="Free CSA List Head Pointer "/>
		<sfr name="LCX" address="0xfe3c" description="Free CSA List Limit Pointer "/>
		<sfr name="MMU_CON" address="0x8000" description="MMU Control Register "/>
		<sfr name="MIECON" address="0x9044" description="Memory Integrity Error Control Register "/>
		<sfr name="CCPIER" address="0x9218" description="Count of Corrected Program Integrity Errors Register "/>
		<sfr name="CCDIER" address="0x9028" description="Count of Corrected Data Integrity Errors Register "/>
		<sfr name="PIETR" address="0x9214" description="Program Integrity Error Trap Register "/>
		<sfr name="PIEAR" address="0x9210" description="Program Integrity Error Address Register "/>
		<sfr name="DIETR" address="0x9024" description="Data Integrity Error Trap Register "/>
		<sfr name="DIEAR" address="0x9020" description="Data Integrity Error Address Register "/>
		<sfr name="SMACON" address="0x900c" description="SIST Mode Access Control Register "/>
		<sfr name="BMACON" address="0x9004" description="BIST Mode Access Control Register "/>
		<sfr name="FPU_TRAP_CON" address="0xa000" description="Trap Control Register "/>
		<sfr name="FPU_TRAP_PC" address="0xa004" description="Trapping Instruction Program Counter Register "/>
		<sfr name="FPU_TRAP_OPC" address="0xa008" description="Trapping Instruction Opcode Register "/>
		<sfr name="FPU_TRAP_SRC1" address="0xa010" description="Trapping Instruction Operand Register "/>
		<sfr name="FPU_TRAP_SRC2" address="0xa014" description="Trapping Instruction Operand Register "/>
		<sfr name="FPU_TRAP_SRC3" address="0xa018" description="Trapping Instruction Operand Register "/>
		<sfr name="FPU_ID" address="0xa020" description="Trapping Identification Register "/>
		<sfr name="COMPAT" address="0x9400" description="Compatibility Control Register "/>
	</group>
	<group name="CPU">
		<sfrtype name="CPS_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="MOD_32B" start="8" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="MOD" start="16" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="CPS_ID" address="0xf7e0ff08" sfrtype="CPS_ID_type" description="CPS Module Identification Register "/>
		<sfrtype name="CPU_SBSRC_type">
			<bitfield name="SRPN" start="0" end="7" access="rw" qualify="__sfrbit32"/>
			<bitfield name="TOS" start="10" end="10" access="rw" qualify="__sfrbit32"/>
			<bitfield name="SRE" start="12" end="12" access="rw" qualify="__sfrbit32"/>
			<bitfield name="SRR" start="13" end="13" access="r" qualify="__sfrbit32"/>
			<bitfield name="CLRR" start="14" end="14" access="w" qualify="__sfrbit32"/>
			<bitfield name="SETR" start="15" end="15" access="w" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="CPU_SBSRC" address="0xf7e0ffbc" sfrtype="CPU_SBSRC_type" description="CPU Software Breakpoint Service Request Control Register "/>
		<sfr name="CPU_SRC0" address="0xf7e0fffc" sfrtype="CPU_SBSRC_type" description="CPU Service Request Control Register 0 "/>
		<sfr name="CPU_SRC1" address="0xf7e0fff8" sfrtype="CPU_SBSRC_type" description="CPU Service Request Control Register 1 "/>
		<sfr name="CPU_SRC2" address="0xf7e0fff4" sfrtype="CPU_SBSRC_type" description="CPU Service Request Control Register 2 "/>
		<sfr name="CPU_SRC3" address="0xf7e0fff0" sfrtype="CPU_SBSRC_type" description="CPU Service Request Control Register 3 "/>
		<sfrtype name="DMI_ATR_type">
			<bitfield name="SREATF" start="1" end="1" access="r" qualify="__sfrbit32"/>
			<bitfield name="SBEATF" start="3" end="3" access="r" qualify="__sfrbit32"/>
			<bitfield name="CRSEATF" start="7" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="CWSEATF" start="9" end="9" access="r" qualify="__sfrbit32"/>
			<bitfield name="CFEATF" start="10" end="10" access="r" qualify="__sfrbit32"/>
			<bitfield name="CMEATF" start="11" end="11" access="r" qualify="__sfrbit32"/>
			<bitfield name="SMEATF" start="15" end="15" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="DMI_ATR" address="0xf87ffc20" sfrtype="DMI_ATR_type" description="DMI Asynchronous Trap Flag Register "/>
		<sfrtype name="DMI_CON_type">
			<bitfield name="DC_SZ_AV" start="0" end="3" access="r" description="Maximum Data Cache Size" qualify="__sfrbit32">
				<value value="0" description="Disabled"/>
				<value value="1" description="2KB"/>
				<value value="2" description="4KB"/>
			</bitfield>
			<bitfield name="DMEM_SZ_AV" start="4" end="15" access="r" description="Maximum Data Memory Size (KB)" qualify="__sfrbit32"/>
			<bitfield name="DC_SZ_CFG" start="16" end="19" access="rw" description="Data Cache Size" qualify="__sfrbit32">
				<value value="0" description="Disabled"/>
				<value value="1" description="2KB"/>
				<value value="2" description="4KB"/>
			</bitfield>
			<bitfield name="DMEM_SZ_CFG" start="20" end="31" access="rw" description="Data Memory Size (KB)" qualify="__sfrbit32"/>
		</sfrtype>
<!-- The CPU reset value of DMI_CON.DC_SZ_CFG is 0x0, it is set to 2 to enable the data cache by default. -->
		<sfr name="DMI_CON" address="0xf87ffc10" sfrtype="DMI_CON_type" default="0x04820482" description="DMI Control Register "/>
		<sfr name="DMI_ID" address="0xf87ffc08" sfrtype="CPS_ID_type" description="DMI Identification Register "/>
		<sfrtype name="DMI_STR_type">
			<bitfield name="LRESTF" start="0" end="0" access="r" qualify="__sfrbit32"/>
			<bitfield name="LBESTF" start="2" end="2" access="r" qualify="__sfrbit32"/>
			<bitfield name="CRLESTF" start="6" end="6" access="r" qualify="__sfrbit32"/>
			<bitfield name="CWLESTF" start="8" end="8" access="r" qualify="__sfrbit32"/>
			<bitfield name="LMESTF" start="14" end="14" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="DMI_STR" address="0xf87ffc18" sfrtype="DMI_STR_type" description="DMI Synchronous Trap Flag Register "/>
		<sfrtype name="PMI_CON0_type">
			<bitfield name="PCBYP" start="1" end="1" access="rw" qualify="__sfrbit32" description="Instruction Cache Bypass">
				<value value="0" description="Disabled"/>
				<value value="1" description="Enabled"/>
			</bitfield>
		</sfrtype>
<!-- The CPU reset value of PMI_CON0 is 0x2, it is set to zero to enable the cache by default. -->
		<sfr name="PMI_CON0" address="0xf87ffd10" sfrtype="PMI_CON0_type" default="0x0" description="PMI Control Register 0"/>
		<sfrtype name="PMI_CON1_type">
			<bitfield name="PCINV" start="0" end="0" access="rw" qualify="__sfrbit32"/>
			<bitfield name="PBINV" start="1" end="1" access="rw" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PMI_CON1" address="0xf87ffd14" sfrtype="PMI_CON1_type" description="PMI Control Register 1"/>
		<sfrtype name="PMI_CON2_type">
			<bitfield name="PC_SZ_AV" start="0" end="3" access="r" description="Maximum Instruction Cache Size" qualify="__sfrbit32">
				<value value="0" description="Disabled"/>
				<value value="1" description="2KB"/>
				<value value="2" description="4KB"/>
				<value value="3" description="8Kb"/>
			</bitfield>
			<bitfield name="PMEM_SZ_AV" start="4" end="15" access="r" description="Maximum Program Memory Size (KB)" qualify="__sfrbit32"/>
			<bitfield name="PC_SZ_CFG" start="16" end="19" access="rw" description="Instruction Cache Size" qualify="__sfrbit32">
				<value value="0" description="Disabled"/>
				<value value="1" description="2KB"/>
				<value value="2" description="4KB"/>
				<value value="3" description="8Kb"/>
			</bitfield>
			<bitfield name="PMEM_SZ_CFG" start="20" end="31" access="rw" description="Program Memory Size (KB)" qualify="__sfrbit32"/>
		</sfrtype>
<!-- The CPU reset value of PMI_CON2.PMEM_SZ_AV is 0x0, it is set to 4 to enable the cache by default. -->
		<sfr name="PMI_CON2" address="0xf87ffd18" sfrtype="PMI_CON2_type" default="0x01830183" description="PMI Control Register 2"/>
		<sfr name="PMI_ID" address="0xf87ffd08" sfrtype="CPS_ID_type" description="PMI Identification Register "/>
		<sfrtype name="PMI_STR_type">
			<bitfield name="FRESTF" start="0" end="0" access="r" qualify="__sfrbit32"/>
			<bitfield name="FBESTF" start="2" end="2" access="r" qualify="__sfrbit32"/>
			<bitfield name="FPESTF" start="12" end="12" access="r" qualify="__sfrbit32"/>
			<bitfield name="FMESTF" start="14" end="14" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PMI_STR" address="0xf87ffd20" sfrtype="PMI_STR_type" description="PMI Synchronous Trap Register "/>
	</group>
	<group name="SCU">
		<sfrtype name="SCU_ARSTDIS_type">
			<bitfield name="STMDIS" start="0" end="0" access="rw"/>
		</sfrtype>
		<sfr name="SCU_ARSTDIS" address="0xf000055c" sfrtype="SCU_ARSTDIS_type" description="Application Reset Disable Register "/>
		<sfrtype name="SCU_CCUCON0_type">
			<bitfield name="FPIDIV" start="0" end="3" access="rw"/>
			<bitfield name="LMBDIV" start="8" end="11" access="rw"/>
			<bitfield name="LCK" start="31" end="31" access="r"/>
		</sfrtype>
		<sfr name="SCU_CCUCON0" address="0xf0000530" sfrtype="SCU_CCUCON0_type" description="CCU Clock Control Register 0 "/>
		<sfrtype name="SCU_CCUCON1_type">
			<bitfield name="MCDSDIV" start="0" end="3" access="rw"/>
			<bitfield name="REFCLKDIV" start="8" end="11" access="r"/>
			<bitfield name="LCK" start="31" end="31" access="r"/>
		</sfrtype>
		<sfr name="SCU_CCUCON1" address="0xf0000534" sfrtype="SCU_CCUCON1_type" description="CCU Clock Control Register 1 "/>
		<sfrtype name="SCU_CHIPID_type">
			<bitfield name="CHREV" start="0" end="7" access="r"/>
			<bitfield name="CHID" start="8" end="15" access="rw"/>
			<bitfield name="EEA" start="16" end="16" access="r"/>
		</sfrtype>
		<sfr name="SCU_CHIPID" address="0xf0000640" sfrtype="SCU_CHIPID_type" description="Chip Identification Register "/>
		<sfrtype name="SCU_DTSCON_type">
			<bitfield name="PWD" start="0" end="0" access="rw"/>
			<bitfield name="START" start="1" end="1" access="w"/>
			<bitfield name="CAL" start="4" end="15" access="rw"/>
		</sfrtype>
		<sfr name="SCU_DTSCON" address="0xf00005e4" default="0x00000001" sfrtype="SCU_DTSCON_type" description="Die Temperature Sensor Control Register"/>
		<sfrtype name="SCU_DTSSTAT_type">
			<bitfield name="RESULT" start="0" end="9" access="r"/>
			<bitfield name="RDY" start="14" end="14" access="r"/>
			<bitfield name="BUSY" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="SCU_DTSSTAT" address="0xf00005e0" sfrtype="SCU_DTSSTAT_type" description="Die Temperature Sensor Status Register "/>
		<sfrtype name="SCU_EICR0_type">
			<bitfield name="EXIS0" start="4" end="5" access="rw"/>
			<bitfield name="FEN0" start="8" end="8" access="rw"/>
			<bitfield name="REN0" start="9" end="9" access="rw"/>
			<bitfield name="LDEN0" start="10" end="10" access="rw"/>
			<bitfield name="EIEN0" start="11" end="11" access="rw"/>
			<bitfield name="INP0" start="12" end="14" access="rw"/>
			<bitfield name="EXIS1" start="20" end="21" access="rw"/>
			<bitfield name="FEN1" start="24" end="24" access="rw"/>
			<bitfield name="REN1" start="25" end="25" access="rw"/>
			<bitfield name="LDEN1" start="26" end="26" access="rw"/>
			<bitfield name="EIEN1" start="27" end="27" access="rw"/>
			<bitfield name="INP1" start="28" end="30" access="rw"/>
		</sfrtype>
		<sfr name="SCU_EICR0" address="0xf0000580" sfrtype="SCU_EICR0_type" description="External Input Channel Register 0 "/>
		<sfrtype name="SCU_EICR1_type">
			<bitfield name="EXIS2" start="4" end="5" access="rw"/>
			<bitfield name="FEN2" start="8" end="8" access="rw"/>
			<bitfield name="REN2" start="9" end="9" access="rw"/>
			<bitfield name="LDEN2" start="10" end="10" access="rw"/>
			<bitfield name="EIEN2" start="11" end="11" access="rw"/>
			<bitfield name="INP2" start="12" end="14" access="rw"/>
			<bitfield name="EXIS3" start="20" end="21" access="rw"/>
			<bitfield name="FEN3" start="24" end="24" access="rw"/>
			<bitfield name="REN3" start="25" end="25" access="rw"/>
			<bitfield name="LDEN3" start="26" end="26" access="rw"/>
			<bitfield name="EIEN3" start="27" end="27" access="rw"/>
			<bitfield name="INP3" start="28" end="30" access="rw"/>
		</sfrtype>
		<sfr name="SCU_EICR1" address="0xf0000584" sfrtype="SCU_EICR1_type" description="External Input Channel Register 1 "/>
		<sfrtype name="SCU_EIFR_type">
			<bitfield name="INTF0" start="0" end="0" access="r"/>
			<bitfield name="INTF1" start="1" end="1" access="r"/>
			<bitfield name="INTF2" start="2" end="2" access="r"/>
			<bitfield name="INTF3" start="3" end="3" access="r"/>
		</sfrtype>
		<sfr name="SCU_EIFR" address="0xf0000588" sfrtype="SCU_EIFR_type" description="External Input Flag Register "/>
		<sfrtype name="SCU_EMSR_type">
			<bitfield name="POL" start="0" end="0" access="rw"/>
			<bitfield name="MODE" start="1" end="1" access="rw"/>
			<bitfield name="ENON" start="2" end="2" access="rw"/>
			<bitfield name="EMSF" start="16" end="16" access="r"/>
			<bitfield name="EMSFM" start="24" end="25" access="w"/>
		</sfrtype>
		<sfr name="SCU_EMSR" address="0xf0000600" sfrtype="SCU_EMSR_type" description="Emergency Stop Register "/>
		<sfrtype name="SCU_ESRCFG0_type">
			<bitfield name="DFEN" start="4" end="4" access="rw"/>
			<bitfield name="EDCON" start="7" end="8" access="rw"/>
		</sfrtype>
		<sfr name="SCU_ESRCFG0" address="0xf0000570" sfrtype="SCU_ESRCFG0_type" description="ESR0 Configuration Register "/>
		<sfr name="SCU_ESRCFG1" address="0xf0000574" sfrtype="SCU_ESRCFG0_type" description="ESR1 Configuration Register "/>
		<sfr name="SCU_ESRCFG2" address="0xf0000578" sfrtype="SCU_ESRCFG0_type" description="ESR2 Configuration Register "/>
		<sfrtype name="SCU_EXTCON_type">
			<bitfield name="EN0" start="0" end="0" access="rw"/>
			<bitfield name="SEL0" start="2" end="5" access="rw"/>
			<bitfield name="GPTAINSEL" start="6" end="6" access="rw"/>
			<bitfield name="EN1" start="16" end="16" access="rw"/>
			<bitfield name="NSEL" start="17" end="17" access="rw"/>
			<bitfield name="SEL1" start="18" end="21" access="rw"/>
			<bitfield name="DIV1" start="24" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SCU_EXTCON" address="0xf000053c" sfrtype="SCU_EXTCON_type" description="External Clock Control Register "/>
		<sfrtype name="SCU_FDR_type">
			<bitfield name="STEP" start="0" end="9" access="rw"/>
			<bitfield name="DM" start="14" end="15" access="rw"/>
			<bitfield name="RESULT" start="16" end="25" access="r"/>
			<bitfield name="DISCLK" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SCU_FDR" address="0xf0000538" sfrtype="SCU_FDR_type" description="Fractional Divider Register "/>
		<sfrtype name="SCU_FMR_type">
			<bitfield name="FS0" start="0" end="0" access="w"/>
			<bitfield name="FS1" start="1" end="1" access="w"/>
			<bitfield name="FS2" start="2" end="2" access="w"/>
			<bitfield name="FS3" start="3" end="3" access="w"/>
			<bitfield name="FC0" start="16" end="16" access="w"/>
			<bitfield name="FC1" start="17" end="17" access="w"/>
			<bitfield name="FC2" start="18" end="18" access="w"/>
			<bitfield name="FC3" start="19" end="19" access="w"/>
		</sfrtype>
		<sfr name="SCU_FMR" address="0xf000058c" sfrtype="SCU_FMR_type" description="Flag Modification Register "/>
		<sfrtype name="SCU_ID_type">
			<bitfield name="MODREV" start="0" end="7" access="r"/>
			<bitfield name="MODTYPE" start="8" end="15" access="r"/>
			<bitfield name="MODNUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="SCU_ID" address="0xf0000508" sfrtype="SCU_ID_type" description="Identification Register "/>
		<sfrtype name="SCU_IGCR0_type">
			<bitfield name="IPEN00" start="0" end="0" access="rw"/>
			<bitfield name="IPEN01" start="1" end="1" access="rw"/>
			<bitfield name="IPEN02" start="2" end="2" access="rw"/>
			<bitfield name="IPEN03" start="3" end="3" access="rw"/>
			<bitfield name="GEEN0" start="13" end="13" access="rw"/>
			<bitfield name="IGP0" start="14" end="15" access="rw"/>
			<bitfield name="IPEN10" start="16" end="16" access="rw"/>
			<bitfield name="IPEN11" start="17" end="17" access="rw"/>
			<bitfield name="IPEN12" start="18" end="18" access="rw"/>
			<bitfield name="IPEN13" start="19" end="19" access="rw"/>
			<bitfield name="GEEN1" start="29" end="29" access="rw"/>
			<bitfield name="IGP1" start="30" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SCU_IGCR0" address="0xf0000594" sfrtype="SCU_IGCR0_type" description="Interrupt Gating Register 0 "/>
		<sfrtype name="SCU_IGCR1_type">
			<bitfield name="IPEN20" start="0" end="0" access="rw"/>
			<bitfield name="IPEN21" start="1" end="1" access="rw"/>
			<bitfield name="IPEN22" start="2" end="2" access="rw"/>
			<bitfield name="IPEN23" start="3" end="3" access="rw"/>
			<bitfield name="GEEN2" start="13" end="13" access="rw"/>
			<bitfield name="IGP2" start="14" end="15" access="rw"/>
			<bitfield name="IPEN30" start="16" end="16" access="rw"/>
			<bitfield name="IPEN31" start="17" end="17" access="rw"/>
			<bitfield name="IPEN32" start="18" end="18" access="rw"/>
			<bitfield name="IPEN33" start="19" end="19" access="rw"/>
			<bitfield name="GEEN3" start="29" end="29" access="rw"/>
			<bitfield name="IGP3" start="30" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SCU_IGCR1" address="0xf0000598" sfrtype="SCU_IGCR1_type" description="Interrupt Gating Register 1 "/>
		<sfrtype name="SCU_IN_type">
			<bitfield name="P0" start="0" end="0" access="r"/>
			<bitfield name="P1" start="1" end="1" access="r"/>
		</sfrtype>
		<sfr name="SCU_IN" address="0xf00005ac" sfrtype="SCU_IN_type" description="Input Register "/>
		<sfrtype name="SCU_INTCLR_type">
			<bitfield name="WDTI" start="0" end="0" access="w"/>
			<bitfield name="ERUI0" start="1" end="1" access="w"/>
			<bitfield name="ERUI1" start="2" end="2" access="w"/>
			<bitfield name="ERUI2" start="3" end="3" access="w"/>
			<bitfield name="ERUI3" start="4" end="4" access="w"/>
			<bitfield name="FL0I" start="5" end="5" access="w"/>
			<bitfield name="DTSI" start="7" end="7" access="w"/>
		</sfrtype>
		<sfr name="SCU_INTCLR" address="0xf0000618" sfrtype="SCU_INTCLR_type" description="Interrupt Clear Register "/>
		<sfrtype name="SCU_INTDIS_type">
			<bitfield name="WDTI" start="0" end="0" access="rw"/>
			<bitfield name="ERUI0" start="1" end="1" access="rw"/>
			<bitfield name="ERUI1" start="2" end="2" access="rw"/>
			<bitfield name="ERUI2" start="3" end="3" access="rw"/>
			<bitfield name="ERUI3" start="4" end="4" access="rw"/>
			<bitfield name="FL0I" start="5" end="5" access="rw"/>
			<bitfield name="DTSI" start="7" end="7" access="rw"/>
		</sfrtype>
		<sfr name="SCU_INTDIS" address="0xf000061c" sfrtype="SCU_INTDIS_type" description="Interrupt Disable Register "/>
		<sfrtype name="SCU_INTNP_type">
			<bitfield name="WDT" start="0" end="1" access="rw"/>
			<bitfield name="ERU0" start="2" end="3" access="rw"/>
			<bitfield name="ERU1" start="4" end="5" access="rw"/>
			<bitfield name="ERU2" start="6" end="7" access="rw"/>
			<bitfield name="ERU3" start="8" end="9" access="rw"/>
			<bitfield name="FL0" start="10" end="11" access="rw"/>
			<bitfield name="DTS" start="14" end="15" access="rw"/>
		</sfrtype>
		<sfr name="SCU_INTNP" address="0xf0000620" sfrtype="SCU_INTNP_type" description="Interrupt Node Pointer Register "/>
		<sfr name="SCU_INTSET" address="0xf0000614" sfrtype="SCU_INTCLR_type" description="Interrupt Set Register "/>
		<sfrtype name="SCU_INTSTAT_type">
			<bitfield name="WDTI" start="0" end="0" access="r"/>
			<bitfield name="ERUI0" start="1" end="1" access="r"/>
			<bitfield name="ERUI1" start="2" end="2" access="r"/>
			<bitfield name="ERUI2" start="3" end="3" access="r"/>
			<bitfield name="ERUI3" start="4" end="4" access="r"/>
			<bitfield name="FL0I" start="5" end="5" access="r"/>
			<bitfield name="DTSI" start="7" end="7" access="r"/>
		</sfrtype>
		<sfr name="SCU_INTSTAT" address="0xf0000610" sfrtype="SCU_INTSTAT_type" description="Interrupt Status Register "/>
		<sfrtype name="SCU_IOCR_type">
			<bitfield name="PC0" start="4" end="7" access="rw"/>
			<bitfield name="PC1" start="12" end="15" access="rw"/>
		</sfrtype>
		<sfr name="SCU_IOCR" address="0xf00005a0" sfrtype="SCU_IOCR_type" description="Input/Output Control Register "/>
		<sfrtype name="SCU_MANID_type">
			<bitfield name="DEPT" start="0" end="4" access="r"/>
			<bitfield name="MANUF" start="5" end="15" access="r"/>
		</sfrtype>
		<sfr name="SCU_MANID" address="0xf0000644" sfrtype="SCU_MANID_type" description="Manufacturer Identification Register "/>
		<sfrtype name="SCU_OMR_type">
			<bitfield name="PS0" start="0" end="0" access="w"/>
			<bitfield name="PS1" start="1" end="1" access="w"/>
			<bitfield name="PR0" start="16" end="16" access="w"/>
			<bitfield name="PR1" start="17" end="17" access="w"/>
		</sfrtype>
		<sfr name="SCU_OMR" address="0xf00005a8" sfrtype="SCU_OMR_type" description="Output Modification Register "/>
		<sfrtype name="SCU_OSCCON_type">
			<bitfield name="PLLLV" start="1" end="1" access="r"/>
			<bitfield name="OSCRES" start="2" end="2" access="w"/>
			<bitfield name="GAINSEL" start="3" end="4" access="r"/>
			<bitfield name="MODE" start="5" end="6" access="rw"/>
			<bitfield name="SHBY" start="7" end="7" access="rw"/>
			<bitfield name="PLLHV" start="8" end="8" access="r"/>
			<bitfield name="PLLSP" start="9" end="9" access="r"/>
			<bitfield name="X1D" start="10" end="10" access="r"/>
			<bitfield name="X1DEN" start="11" end="11" access="rw"/>
			<bitfield name="OSCVAL" start="16" end="20" access="rw"/>
		</sfrtype>
		<sfr name="SCU_OSCCON" address="0xf0000510" sfrtype="SCU_OSCCON_type" description="OSC Control Register "/>
		<sfrtype name="SCU_OUT_type">
			<bitfield name="P0" start="0" end="0" access="rw"/>
			<bitfield name="P1" start="1" end="1" access="rw"/>
		</sfrtype>
		<sfr name="SCU_OUT" address="0xf00005a4" sfrtype="SCU_OUT_type" description="Output Register "/>
		<sfrtype name="SCU_PDRR_type">
			<bitfield name="PDR0" start="0" end="0" access="r"/>
			<bitfield name="PDR1" start="1" end="1" access="r"/>
			<bitfield name="PDR2" start="2" end="2" access="r"/>
			<bitfield name="PDR3" start="3" end="3" access="r"/>
		</sfrtype>
		<sfr name="SCU_PDRR" address="0xf0000590" sfrtype="SCU_PDRR_type" description="Pattern Detection Result Register "/>
		<sfrtype name="SCU_PETSR_type">
			<bitfield name="PFLLDRAM" start="0" end="0" access="r"/>
			<bitfield name="PFLDTAG" start="1" end="1" access="r"/>
			<bitfield name="PFLSPRAM" start="2" end="2" access="r"/>
			<bitfield name="PFLPTAG" start="3" end="3" access="r"/>
			<bitfield name="PFLPMU" start="4" end="4" access="r"/>
			<bitfield name="PFLPRAM" start="5" end="5" access="r"/>
			<bitfield name="PFLCMEM" start="6" end="6" access="r"/>
			<bitfield name="PFLCAN" start="7" end="7" access="r"/>
		</sfrtype>
		<sfr name="SCU_PETSR" address="0xf00005d4" sfrtype="SCU_PETSR_type" description="Parity Error Trap Status Register "/>
		<sfrtype name="SCU_PLLCON0_type">
			<bitfield name="VCOBYP" start="0" end="0" access="rw"/>
			<bitfield name="VCOPWD" start="1" end="1" access="rw"/>
			<bitfield name="SETFINDIS" start="4" end="4" access="w"/>
			<bitfield name="CLRFINDIS" start="5" end="5" access="w"/>
			<bitfield name="OSCDISCDIS" start="6" end="6" access="rw"/>
			<bitfield name="NDIV" start="9" end="15" access="rw"/>
			<bitfield name="PLLPWD" start="16" end="16" access="rw"/>
			<bitfield name="RESLD" start="18" end="18" access="w"/>
			<bitfield name="PDIV" start="24" end="27" access="rw"/>
		</sfrtype>
		<sfr name="SCU_PLLCON0" address="0xf0000518" sfrtype="SCU_PLLCON0_type" description="PLL Configuration 0 Register "/>
		<sfrtype name="SCU_PLLCON1_type">
			<bitfield name="K2DIV" start="0" end="6" access="rw"/>
			<bitfield name="K1DIV" start="16" end="22" access="rw"/>
		</sfrtype>
		<sfr name="SCU_PLLCON1" address="0xf000051c" sfrtype="SCU_PLLCON1_type" description="PLL Configuration 1 Register "/>
		<sfrtype name="SCU_PLLSTAT_type">
			<bitfield name="VCOBYST" start="0" end="0" access="r"/>
			<bitfield name="PWDSTAT" start="1" end="1" access="r"/>
			<bitfield name="VCOLOCK" start="2" end="2" access="r"/>
			<bitfield name="FINDIS" start="3" end="3" access="r"/>
			<bitfield name="K1RDY" start="4" end="4" access="r"/>
		</sfrtype>
		<sfr name="SCU_PLLSTAT" address="0xf0000514" sfrtype="SCU_PLLSTAT_type" description="PLL Status Register "/>
		<sfrtype name="SCU_PMCSR_type">
			<bitfield name="REQSLP" start="0" end="1" access="rw"/>
			<bitfield name="PMST" start="8" end="10" access="r"/>
		</sfrtype>
		<sfr name="SCU_PMCSR" address="0xf00005b0" sfrtype="SCU_PMCSR_type" description="Power Management Control and Status Register "/>
		<sfrtype name="SCU_RSTCNTCON_type">
			<bitfield name="RELSA" start="0" end="15" access="rw"/>
			<bitfield name="RELD" start="16" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SCU_RSTCNTCON" address="0xf0000554" sfrtype="SCU_RSTCNTCON_type" description="Reset Counter Control Register "/>
		<sfrtype name="SCU_RSTCON_type">
			<bitfield name="ESR0" start="0" end="1" access="rw"/>
			<bitfield name="ESR1" start="2" end="3" access="rw"/>
			<bitfield name="WDT" start="6" end="7" access="rw"/>
			<bitfield name="SW" start="8" end="9" access="rw"/>
		</sfrtype>
		<sfr name="SCU_RSTCON" address="0xf0000558" sfrtype="SCU_RSTCON_type" description="Reset Configuration Register "/>
		<sfrtype name="SCU_RSTSTAT_type">
			<bitfield name="ESR0" start="0" end="0" access="r"/>
			<bitfield name="ESR1" start="1" end="1" access="r"/>
			<bitfield name="WDT" start="3" end="3" access="r"/>
			<bitfield name="SW" start="4" end="4" access="r"/>
			<bitfield name="PORST" start="16" end="16" access="r"/>
			<bitfield name="OCDS" start="17" end="17" access="r"/>
			<bitfield name="CB0" start="18" end="18" access="r"/>
			<bitfield name="CB1" start="19" end="19" access="r"/>
			<bitfield name="CB3" start="20" end="20" access="r"/>
			<bitfield name="TP" start="21" end="21" access="r"/>
		</sfrtype>
		<sfr name="SCU_RSTSTAT" address="0xf0000550" sfrtype="SCU_RSTSTAT_type" description="Reset Status Register "/>
		<sfrtype name="SCU_SRC0_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="SCU_SRC0" address="0xf00006fc" sfrtype="SCU_SRC0_type" description="Service Request Control 0 Register "/>
		<sfr name="SCU_SRC1" address="0xf00006f8" sfrtype="SCU_SRC0_type" description="Service Request Control 1 Register "/>
		<sfr name="SCU_SRC2" address="0xf00006f4" sfrtype="SCU_SRC0_type" description="Service Request Control 2 Register "/>
		<sfr name="SCU_SRC3" address="0xf00006f0" sfrtype="SCU_SRC0_type" description="Service Request Control 3 Register "/>
		<sfrtype name="SCU_STCON_type">
			<bitfield name="HWCFG" start="0" end="7" access="w"/>
			<bitfield name="SFCBAE" start="13" end="13" access="w"/>
			<bitfield name="CFCBAE" start="14" end="14" access="w"/>
			<bitfield name="STP" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="SCU_STCON" address="0xf00005c4" sfrtype="SCU_STCON_type" description="Start-up Configuration Register "/>
		<sfrtype name="SCU_STSTAT_type">
			<bitfield name="HWCFG" start="0" end="7" access="r"/>
			<bitfield name="Mode" start="15" end="15" access="r"/>
			<bitfield name="FCBAE" start="16" end="16" access="r"/>
			<bitfield name="LUDIS" start="17" end="17" access="r"/>
			<bitfield name="EXTBEN" start="18" end="18" access="r"/>
			<bitfield name="TRSTL" start="19" end="19" access="r"/>
		</sfrtype>
		<sfr name="SCU_STSTAT" address="0xf00005c0" sfrtype="SCU_STSTAT_type" description="Start-up Status Register "/>
		<sfrtype name="SCU_SWRSTCON_type">
			<bitfield name="SWBOOT" start="0" end="0" access="rw"/>
			<bitfield name="SWRSTREQ" start="1" end="1" access="w"/>
			<bitfield name="SWCFG" start="8" end="15" access="rw"/>
		</sfrtype>
		<sfr name="SCU_SWRSTCON" address="0xf0000560" sfrtype="SCU_SWRSTCON_type" description="Software Reset Configuration Register "/>
		<sfrtype name="SCU_SYSCON_type">
			<bitfield name="GPTAIS" start="2" end="3" access="rw"/>
			<bitfield name="SETLUDIS" start="4" end="4" access="w"/>
			<bitfield name="SETEXTBEN" start="5" end="5" access="w"/>
		</sfrtype>
		<sfr name="SCU_SYSCON" address="0xf0000540" sfrtype="SCU_SYSCON_type" description="System Control Register "/>
		<sfrtype name="SCU_TRAPCLR_type">
			<bitfield name="ESR0T" start="0" end="0" access="w"/>
			<bitfield name="ESR1T" start="1" end="1" access="w"/>
			<bitfield name="WDTT" start="3" end="3" access="w"/>
			<bitfield name="PET" start="4" end="4" access="w"/>
			<bitfield name="OSCLWDTT" start="5" end="5" access="w"/>
			<bitfield name="OSCHWDTT" start="6" end="6" access="w"/>
			<bitfield name="OSCSPWDTT" start="7" end="7" access="w"/>
			<bitfield name="SYSVCOLCKT" start="8" end="8" access="w"/>
		</sfrtype>
		<sfr name="SCU_TRAPCLR" address="0xf000062c" sfrtype="SCU_TRAPCLR_type" description="Trap Clear Register "/>
		<sfrtype name="SCU_TRAPDIS_type">
			<bitfield name="ESR0T" start="0" end="0" access="rw"/>
			<bitfield name="ESR1T" start="1" end="1" access="rw"/>
			<bitfield name="WDTT" start="3" end="3" access="rw"/>
			<bitfield name="PET" start="4" end="4" access="rw"/>
			<bitfield name="OSCLWDTT" start="5" end="5" access="rw"/>
			<bitfield name="OSCHWDTT" start="6" end="6" access="rw"/>
			<bitfield name="OSCSPWDTT" start="7" end="7" access="rw"/>
			<bitfield name="SYSVCOLCKT" start="8" end="8" access="rw"/>
		</sfrtype>
		<sfr name="SCU_TRAPDIS" address="0xf0000630" sfrtype="SCU_TRAPDIS_type" description="Trap Disable Register "/>
		<sfr name="SCU_TRAPSET" address="0xf0000628" sfrtype="SCU_TRAPCLR_type" description="Trap Set Register "/>
		<sfrtype name="SCU_TRAPSTAT_type">
			<bitfield name="ESR0T" start="0" end="0" access="r"/>
			<bitfield name="ESR1T" start="1" end="1" access="r"/>
			<bitfield name="WDTT" start="3" end="3" access="r"/>
			<bitfield name="PET" start="4" end="4" access="r"/>
			<bitfield name="OSCLWDTT" start="5" end="5" access="r"/>
			<bitfield name="OSCHWDTT" start="6" end="6" access="r"/>
			<bitfield name="OSCSPWDTT" start="7" end="7" access="r"/>
			<bitfield name="SYSVCOLCKT" start="8" end="8" access="r"/>
		</sfrtype>
		<sfr name="SCU_TRAPSTAT" address="0xf0000624" sfrtype="SCU_TRAPSTAT_type" description="Trap Status Register "/>
		<sfrtype name="WDT_CON0_type">
			<bitfield name="ENDINIT" start="0" end="0" access="rw"/>
			<bitfield name="LCK" start="1" end="1" access="rw"/>
			<bitfield name="HPW0" start="2" end="3" access="w"/>
			<bitfield name="HPW1" start="4" end="7" access="w"/>
			<bitfield name="PW" start="8" end="15" access="rw"/>
			<bitfield name="REL" start="16" end="31" access="rw"/>
		</sfrtype>
		<sfr name="WDT_CON0" address="0xf00005f0" sfrtype="WDT_CON0_type" description="WDT Control Register 0 "/>
		<sfrtype name="WDT_CON1_type">
			<bitfield name="CLRIRF" start="0" end="0" access="rw"/>
			<bitfield name="IR" start="2" end="2" access="rw"/>
			<bitfield name="DR" start="3" end="3" access="rw"/>
		</sfrtype>
		<sfr name="WDT_CON1" address="0xf00005f4" sfrtype="WDT_CON1_type" description="WDT Control Register 1 "/>
		<sfrtype name="WDT_SR_type">
			<bitfield name="AE" start="0" end="0" access="r"/>
			<bitfield name="OE" start="1" end="1" access="r"/>
			<bitfield name="IS" start="2" end="2" access="r"/>
			<bitfield name="DS" start="3" end="3" access="r"/>
			<bitfield name="TO" start="4" end="4" access="r"/>
			<bitfield name="PR" start="5" end="5" access="r"/>
			<bitfield name="TIM" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="WDT_SR" address="0xf00005f8" sfrtype="WDT_SR_type" description="WDT Status Register "/>
	</group>
	<group name="Buses">
		<sfrtype name="LBCU_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="LBCU_ID" address="0xf87ffe08" sfrtype="LBCU_ID_type" description="Module Identification Register "/>
		<sfrtype name="LBCU_LEADDR_type">
			<bitfield name="LEADDR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="LBCU_LEADDR" address="0xf87ffe24" sfrtype="LBCU_LEADDR_type" description="LBCU LMB Error Address Register "/>
		<sfrtype name="LBCU_LEATT_type">
			<bitfield name="LEC" start="0" end="0" access="rw" qualify="__sfrbit32"/>
			<bitfield name="FPITAG" start="4" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="NOS" start="14" end="14" access="r" qualify="__sfrbit32"/>
			<bitfield name="LOC" start="15" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="ACK" start="16" end="18" access="r" qualify="__sfrbit32"/>
			<bitfield name="UIS" start="19" end="19" access="r" qualify="__sfrbit32"/>
			<bitfield name="SVM" start="21" end="21" access="r" qualify="__sfrbit32"/>
			<bitfield name="WR" start="22" end="22" access="r" qualify="__sfrbit32"/>
			<bitfield name="RD" start="23" end="23" access="r" qualify="__sfrbit32"/>
			<bitfield name="TAG" start="24" end="26" access="r" qualify="__sfrbit32"/>
			<bitfield name="OPC" start="28" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="LBCU_LEATT" address="0xf87ffe20" sfrtype="LBCU_LEATT_type" description="LBCU LMB Error Attribute Register "/>
		<sfrtype name="LBCU_LEDATH_type">
			<bitfield name="LEDAT[63:32]" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="LBCU_LEDATH" address="0xf87ffe2c" sfrtype="LBCU_LEDATH_type" description="LBCU LMB Error Data High Register "/>
		<sfrtype name="LBCU_LEDATL_type">
			<bitfield name="LEDAT[31:0]" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="LBCU_LEDATL" address="0xf87ffe28" sfrtype="LBCU_LEDATL_type" description="LBCU LMB Error Data Low Register "/>
		<sfrtype name="LBCU_SRC_type">
			<bitfield name="SRPN" start="0" end="7" access="rw" qualify="__sfrbit32"/>
			<bitfield name="TOS" start="10" end="11" access="r" qualify="__sfrbit32"/>
			<bitfield name="SRE" start="12" end="12" access="rw" qualify="__sfrbit32"/>
			<bitfield name="SRR" start="13" end="13" access="r" qualify="__sfrbit32"/>
			<bitfield name="CLRR" start="14" end="14" access="w" qualify="__sfrbit32"/>
			<bitfield name="SETR" start="15" end="15" access="w" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="LBCU_SRC" address="0xf87ffefc" sfrtype="LBCU_SRC_type" description="LBCU Service Request Control Register "/>
		<sfrtype name="LFI_CON_type">
			<bitfield name="LTAG" start="4" end="6" access="r"/>
			<bitfield name="FTAG" start="8" end="11" access="r"/>
		</sfrtype>
		<sfr name="LFI_CON" address="0xf87fff10" sfrtype="LFI_CON_type" description="LFI Configuration Register "/>
		<sfr name="LFI_ID" address="0xf87fff08" sfrtype="LBCU_ID_type" description="Module Identification Register "/>
		<sfrtype name="SBCU_CON_type">
			<bitfield name="TOUT" start="0" end="15" access="rw" description="Bus time-out value"/>
			<bitfield name="DBG" start="16" end="16" access="rw" description="Debug Trace Enable">
				<value value="0" description="OFF"/>
				<value value="1" description="ON"/>
			</bitfield>
			<bitfield name="SPE" start="19" end="19" access="rw" description="Starvation Protection Enable">
				<value value="0" description="OFF"/>
				<value value="1" description="ON"/>
			</bitfield>
			<bitfield name="SPC" start="24" end="31" access="rw" description="Starvation Period Counter"/>
		</sfrtype>
		<sfr name="SBCU_CON" address="0xf0000110" sfrtype="SBCU_CON_type" description="SBCU Control Register "/>
		<sfrtype name="SBCU_DBADR1_type">
			<bitfield name="ADR1" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SBCU_DBADR1" address="0xf0000138" sfrtype="SBCU_DBADR1_type" description="SBCU Debug Address 1 Register "/>
		<sfrtype name="SBCU_DBADR2_type">
			<bitfield name="ADR2" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SBCU_DBADR2" address="0xf000013c" sfrtype="SBCU_DBADR2_type" description="SBCU Debug Address 2 Register "/>
		<sfrtype name="SBCU_DBADRT_type">
			<bitfield name="FPIADR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="SBCU_DBADRT" address="0xf0000148" sfrtype="SBCU_DBADRT_type" description="SBCU Debug Trapped Address Register "/>
		<sfrtype name="SBCU_DBBOS_type">
			<bitfield name="OPC" start="0" end="3" access="rw"/>
			<bitfield name="SVM" start="4" end="4" access="rw"/>
			<bitfield name="WR" start="8" end="8" access="rw"/>
			<bitfield name="RD" start="12" end="12" access="rw"/>
		</sfrtype>
		<sfr name="SBCU_DBBOS" address="0xf0000140" sfrtype="SBCU_DBBOS_type" description="SBCU Debug Bus Operation Signals Register "/>
		<sfrtype name="SBCU_DBBOST_type">
			<bitfield name="FPIOPC" start="0" end="3" access="r"/>
			<bitfield name="FPISVM" start="4" end="4" access="r"/>
			<bitfield name="FPIACK" start="5" end="6" access="r"/>
			<bitfield name="FPIRDY" start="7" end="7" access="r"/>
			<bitfield name="FPIWR" start="8" end="8" access="r"/>
			<bitfield name="FPIRST" start="9" end="10" access="r"/>
			<bitfield name="FPIOPS" start="11" end="11" access="r"/>
			<bitfield name="FPIRD" start="12" end="12" access="r"/>
			<bitfield name="FPIABORT" start="13" end="13" access="r"/>
			<bitfield name="FPITOUT" start="14" end="14" access="r"/>
			<bitfield name="FPITAG" start="16" end="19" access="r"/>
		</sfrtype>
		<sfr name="SBCU_DBBOST" address="0xf000014c" sfrtype="SBCU_DBBOST_type" description="SBCU Debug Trapped Bus Operation Signals Register "/>
		<sfrtype name="SBCU_DBCNTL_type">
			<bitfield name="EO" start="0" end="0" access="r"/>
			<bitfield name="OA" start="1" end="1" access="r"/>
			<bitfield name="RA" start="4" end="4" access="w"/>
			<bitfield name="CONCOM0" start="12" end="12" access="rw"/>
			<bitfield name="CONCOM1" start="13" end="13" access="rw"/>
			<bitfield name="CONCOM2" start="14" end="14" access="rw"/>
			<bitfield name="ONG" start="16" end="16" access="rw"/>
			<bitfield name="ONA1" start="20" end="21" access="rw"/>
			<bitfield name="ONA2" start="24" end="25" access="rw"/>
			<bitfield name="ONBOS0" start="28" end="28" access="rw"/>
			<bitfield name="ONBOS1" start="29" end="29" access="rw"/>
			<bitfield name="ONBOS2" start="30" end="30" access="rw"/>
			<bitfield name="ONBOS3" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SBCU_DBCNTL" address="0xf0000130" sfrtype="SBCU_DBCNTL_type" description="SBCU Debug Control Register "/>
		<sfrtype name="SBCU_DBDAT_type">
			<bitfield name="FPIDATA" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="SBCU_DBDAT" address="0xf0000150" sfrtype="SBCU_DBDAT_type" description="SBCU Debug Data Status Register "/>
		<sfrtype name="SBCU_DBGNTT_type">
			<bitfield name="DMAH" start="0" end="0" access="r"/>
			<bitfield name="ONES" start="1" end="2" access="r"/>
			<bitfield name="PCP" start="3" end="3" access="r"/>
			<bitfield name="DMAM" start="4" end="4" access="r"/>
			<bitfield name="LFI" start="5" end="5" access="r"/>
			<bitfield name="DMAL" start="6" end="6" access="r"/>
			<bitfield name="ONE" start="7" end="15" access="r"/>
			<bitfield name="CHNR00" start="16" end="16" access="r"/>
			<bitfield name="CHNR01" start="17" end="17" access="r"/>
			<bitfield name="CHNR02" start="18" end="18" access="r"/>
			<bitfield name="CHNR03" start="19" end="19" access="r"/>
			<bitfield name="CHNR04" start="20" end="20" access="r"/>
			<bitfield name="CHNR05" start="21" end="21" access="r"/>
			<bitfield name="CHNR06" start="22" end="22" access="r"/>
			<bitfield name="CHNR07" start="23" end="23" access="r"/>
		</sfrtype>
		<sfr name="SBCU_DBGNTT" address="0xf0000144" sfrtype="SBCU_DBGNTT_type" description="SBCU Debug Trapped Master Register "/>
		<sfrtype name="SBCU_DBGRNT_type">
			<bitfield name="DMAH" start="0" end="0" access="rw"/>
			<bitfield name="ONE" start="1" end="2" access="rw"/>
			<bitfield name="PCP" start="3" end="3" access="rw"/>
			<bitfield name="DMAM" start="4" end="4" access="rw"/>
			<bitfield name="LFI" start="5" end="5" access="rw"/>
			<bitfield name="DMAL" start="6" end="6" access="rw"/>
			<bitfield name="ONES" start="7" end="15" access="rw"/>
		</sfrtype>
		<sfr name="SBCU_DBGRNT" address="0xf0000134" sfrtype="SBCU_DBGRNT_type" description="SBCU Debug Grant Mask Register "/>
		<sfrtype name="SBCU_EADD_type">
			<bitfield name="FPIADR" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SBCU_EADD" address="0xf0000124" sfrtype="SBCU_EADD_type" description="SBCU Error Address Capture Register "/>
		<sfrtype name="SBCU_ECON_type">
			<bitfield name="ERRCNT" start="0" end="15" access="rw"/>
			<bitfield name="TOUT" start="16" end="16" access="rw"/>
			<bitfield name="RDY" start="17" end="17" access="rw"/>
			<bitfield name="ABT" start="18" end="18" access="rw"/>
			<bitfield name="ACK" start="19" end="20" access="rw"/>
			<bitfield name="SVM" start="21" end="21" access="rw"/>
			<bitfield name="WRN" start="22" end="22" access="rw"/>
			<bitfield name="RDN" start="23" end="23" access="rw"/>
			<bitfield name="TAG" start="24" end="27" access="rw"/>
			<bitfield name="OPC" start="28" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SBCU_ECON" address="0xf0000120" sfrtype="SBCU_ECON_type" description="SBCU Error Control Capture Register "/>
		<sfrtype name="SBCU_EDAT_type">
			<bitfield name="FPIDAT" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SBCU_EDAT" address="0xf0000128" sfrtype="SBCU_EDAT_type" description="SBCU Error Data Capture Register "/>
		<sfrtype name="SBCU_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_NUMBER" start="8" end="15" access="r"/>
		</sfrtype>
		<sfr name="SBCU_ID" address="0xf0000108" sfrtype="SBCU_ID_type" description="Module Identification Register "/>
		<sfrtype name="SBCU_SRC_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="SBCU_SRC" address="0xf00001fc" sfrtype="SBCU_SRC_type" description="SBCU Service Request Control Register "/>
	</group>
	<group name="PMU">
		<sfrtype name="FLASH0_CFTEST_type">
			<bitfield name="TE" start="0" end="0" access="rw"/>
			<bitfield name="ECENCDIS" start="2" end="2" access="rw"/>
			<bitfield name="ECDECDIS" start="3" end="3" access="rw"/>
			<bitfield name="CONFSE" start="4" end="4" access="rw"/>
			<bitfield name="PREFEDIS" start="5" end="5" access="rw"/>
			<bitfield name="FSRAME" start="6" end="6" access="rw"/>
			<bitfield name="EEAS" start="7" end="7" access="rw"/>
			<bitfield name="FSIINTEN" start="8" end="8" access="rw"/>
			<bitfield name="FSIINT" start="9" end="9" access="rw"/>
		</sfrtype>
		<sfr name="FLASH0_CFTEST" address="0xf8002100" sfrtype="FLASH0_CFTEST_type" description="CPU Flash Test Register "/>
		<sfrtype name="FLASH0_ECCR_type">
			<bitfield name="ECCRCode" start="0" end="7" access="r"/>
		</sfrtype>
		<sfr name="FLASH0_ECCR" address="0xf8002108" sfrtype="FLASH0_ECCR_type" description="ECC Read Register "/>
		<sfrtype name="FLASH0_ECCW_type">
			<bitfield name="ECCWCode" start="0" end="7" access="rw"/>
		</sfrtype>
		<sfr name="FLASH0_ECCW" address="0xf8002104" sfrtype="FLASH0_ECCW_type" description="ECC Write Register "/>
		<sfrtype name="FLASH0_FCON_type">
			<bitfield name="WSPFLASH" start="0" end="3" access="rw"/>
			<bitfield name="WSECPF" start="4" end="4" access="rw"/>
			<bitfield name="WSDFLASH" start="8" end="11" access="rw"/>
			<bitfield name="WSECDF" start="12" end="12" access="rw"/>
			<bitfield name="IDLE" start="13" end="13" access="rw"/>
			<bitfield name="ESLDIS" start="14" end="14" access="rw"/>
			<bitfield name="SLEEP_FSD" start="15" end="15" access="rw"/>
			<bitfield name="RPA" start="16" end="16" access="r"/>
			<bitfield name="DCF" start="17" end="17" access="rw"/>
			<bitfield name="DDF" start="18" end="18" access="rw"/>
			<bitfield name="DDFDMA" start="20" end="20" access="rw"/>
			<bitfield name="DDFPCP" start="21" end="21" access="rw"/>
			<bitfield name="VOPERM" start="24" end="24" access="rw"/>
			<bitfield name="SQERM" start="25" end="25" access="rw"/>
			<bitfield name="PROERM" start="26" end="26" access="rw"/>
			<bitfield name="PFSBERM" start="27" end="27" access="rw"/>
			<bitfield name="DFSBERM" start="28" end="28" access="rw"/>
			<bitfield name="PFDBERM" start="29" end="29" access="rw"/>
			<bitfield name="DFDBERM" start="30" end="30" access="rw"/>
			<bitfield name="EOBM" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="FLASH0_FCON" address="0xf8002014" sfrtype="FLASH0_FCON_type" description="Flash Configuration Register "/>
		<sfrtype name="FLASH0_FSCON_type">
			<bitfield name="PFSIZE" start="0" end="7" access="rw"/>
			<bitfield name="DFSIZE" start="8" end="12" access="rw"/>
		</sfrtype>
		<sfr name="FLASH0_FSCON" address="0xf800210c" sfrtype="FLASH0_FSCON_type" description="Flash Size Configuration Register "/>
		<sfrtype name="FLASH0_FSR_type">
			<bitfield name="PBUSY" start="0" end="0" access="r"/>
			<bitfield name="FABUSY" start="1" end="1" access="r"/>
			<bitfield name="D0BUSY" start="2" end="2" access="r"/>
			<bitfield name="D1BUSY" start="3" end="3" access="r"/>
			<bitfield name="PROG" start="4" end="4" access="r"/>
			<bitfield name="ERASE" start="5" end="5" access="r"/>
			<bitfield name="PFPAGE" start="6" end="6" access="r"/>
			<bitfield name="DFPAGE" start="7" end="7" access="r"/>
			<bitfield name="PFOPER" start="8" end="8" access="r"/>
			<bitfield name="DFOPER" start="9" end="9" access="r"/>
			<bitfield name="SQER" start="10" end="10" access="r"/>
			<bitfield name="PROER" start="11" end="11" access="r"/>
			<bitfield name="PFSBER" start="12" end="12" access="r"/>
			<bitfield name="DFSBER" start="13" end="13" access="r"/>
			<bitfield name="PFDBER" start="14" end="14" access="r"/>
			<bitfield name="DFDBER" start="15" end="15" access="r"/>
			<bitfield name="PROIN" start="16" end="16" access="r"/>
			<bitfield name="RPROIN" start="18" end="18" access="r"/>
			<bitfield name="RPRODIS" start="19" end="19" access="r"/>
			<bitfield name="WPROIN0" start="21" end="21" access="r"/>
			<bitfield name="WPROIN1" start="22" end="22" access="r"/>
			<bitfield name="WPROIN2" start="23" end="23" access="r"/>
			<bitfield name="WPRODIS0" start="25" end="25" access="r"/>
			<bitfield name="WPRODIS1" start="26" end="26" access="r"/>
			<bitfield name="SLM" start="28" end="28" access="r"/>
			<bitfield name="VIS" start="29" end="29" access="r"/>
			<bitfield name="ORIER" start="30" end="30" access="r"/>
			<bitfield name="VER" start="31" end="31" access="r"/>
		</sfrtype>
		<sfr name="FLASH0_FSR" address="0xf8002010" sfrtype="FLASH0_FSR_type" description="Flash Status Register "/>
		<sfrtype name="FLASH0_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="FLASH0_ID" address="0xf8002008" sfrtype="FLASH0_ID_type" description="Flash Module Identification Register "/>
		<sfrtype name="FLASH0_MARD_type">
			<bitfield name="MARGIN0" start="0" end="1" access="rw"/>
			<bitfield name="MARGIN1" start="2" end="3" access="rw"/>
			<bitfield name="BNKSEL" start="4" end="4" access="rw"/>
			<bitfield name="NaNTRAPDIS" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="FLASH0_MARD" address="0xf800201c" sfrtype="FLASH0_MARD_type" description="Margin Control Register DFLASH "/>
		<sfrtype name="FLASH0_MARP_type">
			<bitfield name="MARGIN0" start="0" end="1" access="rw"/>
			<bitfield name="MARGIN1" start="2" end="3" access="rw"/>
			<bitfield name="NaNTRAPDIS" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="FLASH0_MARP" address="0xf8002018" sfrtype="FLASH0_MARP_type" description="Margin Control Register PFLASH "/>
		<sfrtype name="FLASH0_PROCON0_type">
			<bitfield name="S0L" start="0" end="0" access="r"/>
			<bitfield name="S1L" start="1" end="1" access="r"/>
			<bitfield name="S2L" start="2" end="2" access="r"/>
			<bitfield name="S3L" start="3" end="3" access="r"/>
			<bitfield name="S4L" start="4" end="4" access="r"/>
			<bitfield name="S5L" start="5" end="5" access="r"/>
			<bitfield name="S6L" start="6" end="6" access="r"/>
			<bitfield name="S7L" start="7" end="7" access="r"/>
			<bitfield name="S8L" start="8" end="8" access="r"/>
			<bitfield name="S9L" start="9" end="9" access="r"/>
			<bitfield name="S10/S11L" start="10" end="10" access="r"/>
			<bitfield name="S12/S13L" start="11" end="11" access="r"/>
			<bitfield name="S14/S15L" start="12" end="12" access="r"/>
			<bitfield name="DFEXPRO" start="14" end="14" access="r"/>
			<bitfield name="RPRO" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="FLASH0_PROCON0" address="0xf8002020" sfrtype="FLASH0_PROCON0_type" description="Flash Protection Configuration Register User 0 "/>
		<sfrtype name="FLASH0_PROCON1_type">
			<bitfield name="S0L" start="0" end="0" access="r"/>
			<bitfield name="S1L" start="1" end="1" access="r"/>
			<bitfield name="S2L" start="2" end="2" access="r"/>
			<bitfield name="S3L" start="3" end="3" access="r"/>
			<bitfield name="S4L" start="4" end="4" access="r"/>
			<bitfield name="S5L" start="5" end="5" access="r"/>
			<bitfield name="S6L" start="6" end="6" access="r"/>
			<bitfield name="S7L" start="7" end="7" access="r"/>
			<bitfield name="S8L" start="8" end="8" access="r"/>
			<bitfield name="S9L" start="9" end="9" access="r"/>
			<bitfield name="S10/S11L" start="10" end="10" access="r"/>
			<bitfield name="S12/S13L" start="11" end="11" access="r"/>
			<bitfield name="S14/S15L" start="12" end="12" access="r"/>
		</sfrtype>
		<sfr name="FLASH0_PROCON1" address="0xf8002024" sfrtype="FLASH0_PROCON1_type" description="Flash Protection Configuration Register User 1 "/>
		<sfrtype name="FLASH0_PROCON2_type">
			<bitfield name="S0ROM" start="0" end="0" access="r"/>
			<bitfield name="S1ROM" start="1" end="1" access="r"/>
			<bitfield name="S2ROM" start="2" end="2" access="r"/>
			<bitfield name="S3ROM" start="3" end="3" access="r"/>
			<bitfield name="S4ROM" start="4" end="4" access="r"/>
			<bitfield name="S5ROM" start="5" end="5" access="r"/>
			<bitfield name="S6ROM" start="6" end="6" access="r"/>
			<bitfield name="S7ROM" start="7" end="7" access="r"/>
			<bitfield name="S8ROM" start="8" end="8" access="r"/>
			<bitfield name="S9ROM" start="9" end="9" access="r"/>
			<bitfield name="S10/S11ROM" start="10" end="10" access="r"/>
			<bitfield name="S12/S13ROM" start="11" end="11" access="r"/>
			<bitfield name="S14/S15ROM" start="12" end="12" access="r"/>
			<bitfield name="TP" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="FLASH0_PROCON2" address="0xf8002028" sfrtype="FLASH0_PROCON2_type" description="Flash Protection Configuration Register User 2 "/>
		<sfr name="PMU0_ID" address="0xf8000508" sfrtype="FLASH0_ID_type" description="PMU0 Identification Register "/>
		<sfrtype name="PMU0_OVRCON_type">
			<bitfield name="OLDAEN" start="0" end="0" access="rw"/>
			<bitfield name="POLDAEN" start="1" end="1" access="w"/>
			<bitfield name="PPERCTR" start="8" end="8" access="w"/>
			<bitfield name="PEREN" start="9" end="9" access="rw"/>
			<bitfield name="PB0W" start="10" end="10" access="rw"/>
			<bitfield name="PB1W" start="11" end="11" access="rw"/>
			<bitfield name="PB0R" start="12" end="12" access="r"/>
			<bitfield name="PB1R" start="13" end="13" access="r"/>
			<bitfield name="PB0ERR" start="14" end="14" access="rw"/>
			<bitfield name="PB1ERR" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="PMU0_OVRCON" address="0xf8000520" sfrtype="PMU0_OVRCON_type" description="Overlay RAM Control Register "/>
	<alias name="FLASH_FSR" definition="FLASH0_FSR"/>
	</group>
	<group name="OVC">
		<sfrtype name="OVC_OCON_type">
			<bitfield name="SHOVEN0" start="0" end="0" access="rw"/>
			<bitfield name="SHOVEN1" start="1" end="1" access="rw"/>
			<bitfield name="SHOVEN2" start="2" end="2" access="rw"/>
			<bitfield name="SHOVEN3" start="3" end="3" access="rw"/>
			<bitfield name="SHOVEN4" start="4" end="4" access="rw"/>
			<bitfield name="SHOVEN5" start="5" end="5" access="rw"/>
			<bitfield name="SHOVEN6" start="6" end="6" access="rw"/>
			<bitfield name="SHOVEN7" start="7" end="7" access="rw"/>
			<bitfield name="SHOVEN8" start="8" end="8" access="rw"/>
			<bitfield name="SHOVEN9" start="9" end="9" access="rw"/>
			<bitfield name="SHOVEN10" start="10" end="10" access="rw"/>
			<bitfield name="SHOVEN11" start="11" end="11" access="rw"/>
			<bitfield name="SHOVEN12" start="12" end="12" access="rw"/>
			<bitfield name="SHOVEN13" start="13" end="13" access="rw"/>
			<bitfield name="SHOVEN14" start="14" end="14" access="rw"/>
			<bitfield name="SHOVEN15" start="15" end="15" access="rw"/>
			<bitfield name="OVSTRT" start="16" end="16" access="w"/>
			<bitfield name="OVSTP" start="17" end="17" access="w"/>
			<bitfield name="DCINVAL" start="18" end="18" access="w"/>
			<bitfield name="OVCONF" start="24" end="24" access="rw"/>
			<bitfield name="POVCONF" start="25" end="25" access="w"/>
		</sfrtype>
		<sfr name="OVC_OCON" address="0xf87ffbe0" sfrtype="OVC_OCON_type" description="Overlay Control Register "/>
		<sfrtype name="OVC_OMASK0_type">
			<view id="1">
				<bitfield name="OMASK" start="4" end="10" access="rw"/>
				<bitfield name="ONE" start="11" end="27" access="r"/>
			</view>
			<view id="2">
				<bitfield name="OMASK" start="10" end="16" access="rw"/>
				<bitfield name="ONE" start="17" end="27" access="r"/>
			</view>
		</sfrtype>
		<sfr name="OVC_OMASK0" address="0xf87ffb28" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 0 "/>
		<sfr name="OVC_OMASK1" address="0xf87ffb34" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 1 "/>
		<sfr name="OVC_OMASK10" address="0xf87ffba0" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 10 "/>
		<sfr name="OVC_OMASK11" address="0xf87ffbac" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 11 "/>
		<sfr name="OVC_OMASK12" address="0xf87ffbb8" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 12 "/>
		<sfr name="OVC_OMASK13" address="0xf87ffbc4" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 13 "/>
		<sfr name="OVC_OMASK14" address="0xf87ffbd0" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 14 "/>
		<sfr name="OVC_OMASK15" address="0xf87ffbdc" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 15 "/>
		<sfr name="OVC_OMASK2" address="0xf87ffb40" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 2 "/>
		<sfr name="OVC_OMASK3" address="0xf87ffb4c" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 3 "/>
		<sfr name="OVC_OMASK4" address="0xf87ffb58" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 4 "/>
		<sfr name="OVC_OMASK5" address="0xf87ffb64" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 5 "/>
		<sfr name="OVC_OMASK6" address="0xf87ffb70" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 6 "/>
		<sfr name="OVC_OMASK7" address="0xf87ffb7c" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 7 "/>
		<sfr name="OVC_OMASK8" address="0xf87ffb88" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 8 "/>
		<sfr name="OVC_OMASK9" address="0xf87ffb94" sfrtype="OVC_OMASK0_type" description="Overlay Mask Register 9 "/>
		<sfrtype name="OVC_OTAR0_type">
			<view id="1">
				<bitfield name="TBASE" start="4" end="27" access="rw"/>
				<bitfield name="TSEG" start="28" end="31" access="rw"/>
			</view>
			<view id="2">
				<bitfield name="TBASE" start="10" end="27" access="rw"/>
				<bitfield name="TSEG" start="28" end="31" access="rw"/>
			</view>
		</sfrtype>
		<sfr name="OVC_OTAR0" address="0xf87ffb24" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 0 "/>
		<sfr name="OVC_OTAR1" address="0xf87ffb30" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 1 "/>
		<sfr name="OVC_OTAR10" address="0xf87ffb9c" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 10 "/>
		<sfr name="OVC_OTAR11" address="0xf87ffba8" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 11 "/>
		<sfr name="OVC_OTAR12" address="0xf87ffbb4" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 12 "/>
		<sfr name="OVC_OTAR13" address="0xf87ffbc0" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 13 "/>
		<sfr name="OVC_OTAR14" address="0xf87ffbcc" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 14 "/>
		<sfr name="OVC_OTAR15" address="0xf87ffbd8" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 15 "/>
		<sfr name="OVC_OTAR2" address="0xf87ffb3c" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 2 "/>
		<sfr name="OVC_OTAR3" address="0xf87ffb48" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 3 "/>
		<sfr name="OVC_OTAR4" address="0xf87ffb54" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 4 "/>
		<sfr name="OVC_OTAR5" address="0xf87ffb60" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 5 "/>
		<sfr name="OVC_OTAR6" address="0xf87ffb6c" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 6 "/>
		<sfr name="OVC_OTAR7" address="0xf87ffb78" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 7 "/>
		<sfr name="OVC_OTAR8" address="0xf87ffb84" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 8 "/>
		<sfr name="OVC_OTAR9" address="0xf87ffb90" sfrtype="OVC_OTAR0_type" description="Overlay Target Address Register 9 "/>
		<sfrtype name="OVC_RABR0_type">
			<view id="1">
				<bitfield name="OBASE" start="4" end="12" access="rw"/>
				<bitfield name="FIXVAL" start="16" end="27" access="r"/>
				<bitfield name="RC0" start="28" end="28" access="r"/>
				<bitfield name="EXOMS" start="29" end="29" access="rw"/>
				<bitfield name="IEMS" start="30" end="30" access="rw"/>
				<bitfield name="OVEN" start="31" end="31" access="rw"/>
			</view>
			<view id="2">
				<bitfield name="OBASE" start="10" end="18" access="rw"/>
				<bitfield name="FIXVAL" start="20" end="27" access="r"/>
				<bitfield name="RC0" start="28" end="28" access="r"/>
				<bitfield name="EXOMS" start="29" end="29" access="rw"/>
				<bitfield name="IEMS" start="30" end="30" access="rw"/>
				<bitfield name="OVEN" start="31" end="31" access="rw"/>
			</view>
			<view id="3">
				<bitfield name="OBASE" start="10" end="22" access="rw"/>
				<bitfield name="FIXVAL" start="23" end="27" access="r"/>
				<bitfield name="RC0" start="28" end="28" access="r"/>
				<bitfield name="EXOMS" start="29" end="29" access="rw"/>
				<bitfield name="IEMS" start="30" end="30" access="rw"/>
				<bitfield name="OVEN" start="31" end="31" access="rw"/>
			</view>
		</sfrtype>
		<sfr name="OVC_RABR0" address="0xf87ffb20" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 0 "/>
		<sfr name="OVC_RABR1" address="0xf87ffb2c" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 1 "/>
		<sfr name="OVC_RABR10" address="0xf87ffb98" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 10 "/>
		<sfr name="OVC_RABR11" address="0xf87ffba4" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 11 "/>
		<sfr name="OVC_RABR12" address="0xf87ffbb0" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 12 "/>
		<sfr name="OVC_RABR13" address="0xf87ffbbc" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 13 "/>
		<sfr name="OVC_RABR14" address="0xf87ffbc8" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 14 "/>
		<sfr name="OVC_RABR15" address="0xf87ffbd4" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 15 "/>
		<sfr name="OVC_RABR2" address="0xf87ffb38" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 2 "/>
		<sfr name="OVC_RABR3" address="0xf87ffb44" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 3 "/>
		<sfr name="OVC_RABR4" address="0xf87ffb50" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 4 "/>
		<sfr name="OVC_RABR5" address="0xf87ffb5c" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 5 "/>
		<sfr name="OVC_RABR6" address="0xf87ffb68" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 6 "/>
		<sfr name="OVC_RABR7" address="0xf87ffb74" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 7 "/>
		<sfr name="OVC_RABR8" address="0xf87ffb80" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 8 "/>
		<sfr name="OVC_RABR9" address="0xf87ffb8c" sfrtype="OVC_RABR0_type" description="Redirected Address Base Register 9 "/>
	</group>
	<group name="Ports">
		<sfrtype name="P0_ESR_type">
			<bitfield name="EN0" start="0" end="0" access="rw"/>
			<bitfield name="EN1" start="1" end="1" access="rw"/>
			<bitfield name="EN2" start="2" end="2" access="rw"/>
			<bitfield name="EN3" start="3" end="3" access="rw"/>
			<bitfield name="EN4" start="4" end="4" access="rw"/>
			<bitfield name="EN5" start="5" end="5" access="rw"/>
			<bitfield name="EN6" start="6" end="6" access="rw"/>
			<bitfield name="EN7" start="7" end="7" access="rw"/>
			<bitfield name="EN8" start="8" end="8" access="rw"/>
			<bitfield name="EN9" start="9" end="9" access="rw"/>
			<bitfield name="EN10" start="10" end="10" access="rw"/>
			<bitfield name="EN11" start="11" end="11" access="rw"/>
			<bitfield name="EN12" start="12" end="12" access="rw"/>
			<bitfield name="EN13" start="13" end="13" access="rw"/>
			<bitfield name="EN14" start="14" end="14" access="rw"/>
			<bitfield name="EN15" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="P0_ESR" address="0xf0000c50" sfrtype="P0_ESR_type" description="Port 0 Emergency Stop Register "/>
		<sfrtype name="P0_IN_type">
			<bitfield name="P0" start="0" end="0" access="r"/>
			<bitfield name="P1" start="1" end="1" access="r"/>
			<bitfield name="P2" start="2" end="2" access="r"/>
			<bitfield name="P3" start="3" end="3" access="r"/>
			<bitfield name="P4" start="4" end="4" access="r"/>
			<bitfield name="P5" start="5" end="5" access="r"/>
			<bitfield name="P6" start="6" end="6" access="r"/>
			<bitfield name="P7" start="7" end="7" access="r"/>
			<bitfield name="P8" start="8" end="8" access="r"/>
			<bitfield name="P9" start="9" end="9" access="r"/>
			<bitfield name="P10" start="10" end="10" access="r"/>
			<bitfield name="P11" start="11" end="11" access="r"/>
			<bitfield name="P12" start="12" end="12" access="r"/>
			<bitfield name="P13" start="13" end="13" access="r"/>
			<bitfield name="P14" start="14" end="14" access="r"/>
			<bitfield name="P15" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="P0_IN" address="0xf0000c24" sfrtype="P0_IN_type" description="Port 0 Input Register "/>
		<sfrtype name="P0_IOCR0_type">
			<bitfield name="PC0" start="4" end="7" access="rw"/>
			<bitfield name="PC1" start="12" end="15" access="rw"/>
			<bitfield name="PC2" start="20" end="23" access="rw"/>
			<bitfield name="PC3" start="28" end="31" access="rw"/>
		</sfrtype>
		<sfr name="P0_IOCR0" address="0xf0000c10" sfrtype="P0_IOCR0_type" description="Port 0 Input/Output Control Register 0 "/>
		<sfrtype name="P0_IOCR12_type">
			<bitfield name="PC12" start="4" end="7" access="rw"/>
			<bitfield name="PC13" start="12" end="15" access="rw"/>
			<bitfield name="PC14" start="20" end="23" access="rw"/>
			<bitfield name="PC15" start="28" end="31" access="rw"/>
		</sfrtype>
		<sfr name="P0_IOCR12" address="0xf0000c1c" sfrtype="P0_IOCR12_type" description="Port 0 Input/Output Control Register 12 "/>
		<sfrtype name="P0_IOCR4_type">
			<bitfield name="PC4" start="4" end="7" access="rw"/>
			<bitfield name="PC5" start="12" end="15" access="rw"/>
			<bitfield name="PC6" start="20" end="23" access="rw"/>
			<bitfield name="PC7" start="28" end="31" access="rw"/>
		</sfrtype>
		<sfr name="P0_IOCR4" address="0xf0000c14" sfrtype="P0_IOCR4_type" description="Port 0 Input/Output Control Register 4 "/>
		<sfrtype name="P0_IOCR8_type">
			<bitfield name="PC8" start="4" end="7" access="rw"/>
			<bitfield name="PC9" start="12" end="15" access="rw"/>
			<bitfield name="PC10" start="20" end="23" access="rw"/>
			<bitfield name="PC11" start="28" end="31" access="rw"/>
		</sfrtype>
		<sfr name="P0_IOCR8" address="0xf0000c18" sfrtype="P0_IOCR8_type" description="Port 0 Input/Output Control Register 8 "/>
		<sfrtype name="P0_OMR_type">
			<bitfield name="PS0" start="0" end="0" access="w"/>
			<bitfield name="PS1" start="1" end="1" access="w"/>
			<bitfield name="PS2" start="2" end="2" access="w"/>
			<bitfield name="PS3" start="3" end="3" access="w"/>
			<bitfield name="PS4" start="4" end="4" access="w"/>
			<bitfield name="PS5" start="5" end="5" access="w"/>
			<bitfield name="PS6" start="6" end="6" access="w"/>
			<bitfield name="PS7" start="7" end="7" access="w"/>
			<bitfield name="PS8" start="8" end="8" access="w"/>
			<bitfield name="PS9" start="9" end="9" access="w"/>
			<bitfield name="PS10" start="10" end="10" access="w"/>
			<bitfield name="PS11" start="11" end="11" access="w"/>
			<bitfield name="PS12" start="12" end="12" access="w"/>
			<bitfield name="PS13" start="13" end="13" access="w"/>
			<bitfield name="PS14" start="14" end="14" access="w"/>
			<bitfield name="PS15" start="15" end="15" access="w"/>
			<bitfield name="PR0" start="16" end="16" access="w"/>
			<bitfield name="PR1" start="17" end="17" access="w"/>
			<bitfield name="PR2" start="18" end="18" access="w"/>
			<bitfield name="PR3" start="19" end="19" access="w"/>
			<bitfield name="PR4" start="20" end="20" access="w"/>
			<bitfield name="PR5" start="21" end="21" access="w"/>
			<bitfield name="PR6" start="22" end="22" access="w"/>
			<bitfield name="PR7" start="23" end="23" access="w"/>
			<bitfield name="PR8" start="24" end="24" access="w"/>
			<bitfield name="PR9" start="25" end="25" access="w"/>
			<bitfield name="PR10" start="26" end="26" access="w"/>
			<bitfield name="PR11" start="27" end="27" access="w"/>
			<bitfield name="PR12" start="28" end="28" access="w"/>
			<bitfield name="PR13" start="29" end="29" access="w"/>
			<bitfield name="PR14" start="30" end="30" access="w"/>
			<bitfield name="PR15" start="31" end="31" access="w"/>
		</sfrtype>
		<sfr name="P0_OMR" address="0xf0000c04" sfrtype="P0_OMR_type" description="Port 0 Output Modification Register "/>
		<sfrtype name="P0_OUT_type">
			<bitfield name="P0" start="0" end="0" access="rw"/>
			<bitfield name="P1" start="1" end="1" access="rw"/>
			<bitfield name="P2" start="2" end="2" access="rw"/>
			<bitfield name="P3" start="3" end="3" access="rw"/>
			<bitfield name="P4" start="4" end="4" access="rw"/>
			<bitfield name="P5" start="5" end="5" access="rw"/>
			<bitfield name="P6" start="6" end="6" access="rw"/>
			<bitfield name="P7" start="7" end="7" access="rw"/>
			<bitfield name="P8" start="8" end="8" access="rw"/>
			<bitfield name="P9" start="9" end="9" access="rw"/>
			<bitfield name="P10" start="10" end="10" access="rw"/>
			<bitfield name="P11" start="11" end="11" access="rw"/>
			<bitfield name="P12" start="12" end="12" access="rw"/>
			<bitfield name="P13" start="13" end="13" access="rw"/>
			<bitfield name="P14" start="14" end="14" access="rw"/>
			<bitfield name="P15" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="P0_OUT" address="0xf0000c00" sfrtype="P0_OUT_type" description="Port 0 Output Register "/>
		<sfrtype name="P0_PDR_type">
			<bitfield name="PD0" start="0" end="2" access="rw"/>
			<bitfield name="PD1" start="4" end="6" access="rw"/>
		</sfrtype>
		<sfr name="P0_PDR" address="0xf0000c40" sfrtype="P0_PDR_type" description="Port 0 Pad Driver Mode Register "/>
		<sfr name="P1_ESR" address="0xf0000d50" sfrtype="P0_ESR_type" description="Port 1 Emergency Stop Register "/>
		<sfr name="P1_IN" address="0xf0000d24" sfrtype="P0_IN_type" description="Port 1 Input Register "/>
		<sfr name="P1_IOCR0" address="0xf0000d10" sfrtype="P0_IOCR0_type" description="Port 1 Input/Output Control Register 0 "/>
		<sfr name="P1_IOCR12" address="0xf0000d1c" sfrtype="P0_IOCR12_type" description="Port 1 Input/Output Control Register 12 "/>
		<sfr name="P1_IOCR4" address="0xf0000d14" sfrtype="P0_IOCR4_type" description="Port 1 Input/Output Control Register 4 "/>
		<sfr name="P1_IOCR8" address="0xf0000d18" sfrtype="P0_IOCR8_type" description="Port 1 Input/Output Control Register 8 "/>
		<sfr name="P1_OMR" address="0xf0000d04" sfrtype="P0_OMR_type" description="Port 1 Output Modification Register "/>
		<sfr name="P1_OUT" address="0xf0000d00" sfrtype="P0_OUT_type" description="Port 1 Output Register "/>
		<sfrtype name="P1_PDR_type">
			<bitfield name="PD0" start="0" end="2" access="rw"/>
			<bitfield name="PD1" start="4" end="6" access="rw"/>
			<bitfield name="PDEMUX" start="8" end="10" access="rw"/>
			<bitfield name="PD2" start="12" end="14" access="rw"/>
			<bitfield name="PDSSC1B" start="16" end="18" access="rw"/>
			<bitfield name="PDBRKOUT0" start="20" end="22" access="rw"/>
		</sfrtype>
		<sfr name="P1_PDR" address="0xf0000d40" sfrtype="P1_PDR_type" description="Port 1 Pad Driver Mode Register "/>
		<sfr name="P2_ESR" address="0xf0000e50" sfrtype="P0_ESR_type" description="Port 2 Emergency Stop Register "/>
		<sfr name="P2_IN" address="0xf0000e24" sfrtype="P0_IN_type" description="Port 2 Input Register "/>
		<sfr name="P2_IOCR0" address="0xf0000e10" sfrtype="P0_IOCR0_type" description="Port 2 Input/Output Control Register 0 "/>
		<sfr name="P2_IOCR12" address="0xf0000e1c" sfrtype="P0_IOCR12_type" description="Port 2 Input/Output Control Register 12 "/>
		<sfr name="P2_IOCR4" address="0xf0000e14" sfrtype="P0_IOCR4_type" description="Port 2 Input/Output Control Register 4 "/>
		<sfr name="P2_IOCR8" address="0xf0000e18" sfrtype="P0_IOCR8_type" description="Port 2 Input/Output Control Register 8 "/>
		<sfr name="P2_OMR" address="0xf0000e04" sfrtype="P0_OMR_type" description="Port 2 Output Modification Register "/>
		<sfr name="P2_OUT" address="0xf0000e00" sfrtype="P0_OUT_type" description="Port 2 Output Register "/>
		<sfrtype name="P2_PDR_type">
			<bitfield name="PD0" start="0" end="2" access="rw"/>
			<bitfield name="PD1" start="4" end="6" access="rw"/>
			<bitfield name="PDMLI0" start="16" end="18" access="rw"/>
			<bitfield name="PDMSC0" start="20" end="22" access="rw"/>
			<bitfield name="PDSSC1" start="24" end="26" access="rw"/>
		</sfrtype>
		<sfr name="P2_PDR" address="0xf0000e40" sfrtype="P2_PDR_type" description="Port 2 Pad Driver Mode Register "/>
		<sfr name="P3_ESR" address="0xf0000f50" sfrtype="P0_ESR_type" description="Port 3 Emergency Stop Register "/>
		<sfr name="P3_IN" address="0xf0000f24" sfrtype="P0_IN_type" description="Port 3 Input Register "/>
		<sfr name="P3_IOCR0" address="0xf0000f10" sfrtype="P0_IOCR0_type" description="Port 3 Input/Output Control Register 0 "/>
		<sfr name="P3_IOCR12" address="0xf0000f1c" sfrtype="P0_IOCR12_type" description="Port 3 Input/Output Control Register 12 "/>
		<sfr name="P3_IOCR4" address="0xf0000f14" sfrtype="P0_IOCR4_type" description="Port 3 Input/Output Control Register 4 "/>
		<sfr name="P3_IOCR8" address="0xf0000f18" sfrtype="P0_IOCR8_type" description="Port 3 Input/Output Control Register 8 "/>
		<sfr name="P3_OMR" address="0xf0000f04" sfrtype="P0_OMR_type" description="Port 3 Output Modification Register "/>
		<sfr name="P3_OUT" address="0xf0000f00" sfrtype="P0_OUT_type" description="Port 3 Output Register "/>
		<sfrtype name="P3_PDR_type">
			<bitfield name="PD0" start="0" end="2" access="rw"/>
			<bitfield name="PD1" start="4" end="6" access="rw"/>
			<bitfield name="PDASC0" start="16" end="18" access="rw"/>
			<bitfield name="PDSSC0" start="20" end="22" access="rw"/>
			<bitfield name="PDASC1" start="24" end="26" access="rw"/>
			<bitfield name="PDCAN" start="28" end="30" access="rw"/>
		</sfrtype>
		<sfr name="P3_PDR" address="0xf0000f40" sfrtype="P3_PDR_type" description="Port 3 Pad Driver Mode Register "/>
		<sfr name="P4_ESR" address="0xf0001050" sfrtype="P0_ESR_type" description="Port 4 Emergency Stop Register "/>
		<sfr name="P4_IN" address="0xf0001024" sfrtype="P0_IN_type" description="Port 4 Input Register "/>
		<sfr name="P4_IOCR0" address="0xf0001010" sfrtype="P0_IOCR0_type" description="Port 4 Input/Output Control Register 0 "/>
		<sfr name="P4_OMR" address="0xf0001004" sfrtype="P0_OMR_type" description="Port 4 Output Modification Register "/>
		<sfr name="P4_OUT" address="0xf0001000" sfrtype="P0_OUT_type" description="Port 4 Output Register "/>
		<sfrtype name="P4_PDR_type">
			<bitfield name="PD0" start="0" end="2" access="rw"/>
			<bitfield name="PDEXTCLK1" start="4" end="6" access="rw"/>
			<bitfield name="PDEXTCLK0" start="16" end="18" access="rw"/>
		</sfrtype>
		<sfr name="P4_PDR" address="0xf0001040" sfrtype="P4_PDR_type" description="Port 4 Pad Driver Mode Register "/>
		<sfr name="P5_ESR" address="0xf0001150" sfrtype="P0_ESR_type" description="Port 5 Emergency Stop Register "/>
		<sfr name="P5_IN" address="0xf0001124" sfrtype="P0_IN_type" description="Port 5 Input Register "/>
		<sfr name="P5_IOCR0" address="0xf0001110" sfrtype="P0_IOCR0_type" description="Port 5 Input/Output Control Register 0 "/>
		<sfr name="P5_IOCR12" address="0xf000111c" sfrtype="P0_IOCR12_type" description="Port 5 Input/Output Control Register 12 "/>
		<sfr name="P5_IOCR4" address="0xf0001114" sfrtype="P0_IOCR4_type" description="Port n Input/Output Control Register 4 "/>
		<sfr name="P5_IOCR8" address="0xf0001118" sfrtype="P0_IOCR8_type" description="Port n Input/Output Control Register 8 "/>
		<sfr name="P5_OMR" address="0xf0001104" sfrtype="P0_OMR_type" description="Port 5 Output Modification Register "/>
		<sfr name="P5_OUT" address="0xf0001100" sfrtype="P0_OUT_type" description="Port 5 Output Register "/>
		<sfrtype name="P5_PDR_type">
			<bitfield name="PD0" start="0" end="2" access="rw"/>
			<bitfield name="PD1" start="4" end="6" access="rw"/>
			<bitfield name="PD2" start="8" end="10" access="rw"/>
			<bitfield name="PDMLI0" start="16" end="18" access="rw"/>
		</sfrtype>
		<sfr name="P5_PDR" address="0xf0001140" sfrtype="P5_PDR_type" description="Port 5 Pad Driver Mode Register "/>
		<sfr name="P6_ESR" address="0xf0001250" sfrtype="P0_ESR_type" description="Port 6 Emergency Stop Register "/>
		<sfr name="P6_IN" address="0xf0001224" sfrtype="P0_IN_type" description="Port 6 Input Register "/>
		<sfr name="P6_IOCR0" address="0xf0001210" sfrtype="P0_IOCR0_type" description="Port 6 Input/Output Control Register 0 "/>
		<sfr name="P6_OMR" address="0xf0001204" sfrtype="P0_OMR_type" description="Port 6 Output Modification Register "/>
		<sfr name="P6_OUT" address="0xf0001200" sfrtype="P0_OUT_type" description="Port 6 Output Register "/>
		<sfr name="P6_PDR" address="0xf0001240" sfrtype="P0_PDR_type" description="Port 6 Pad Driver Mode Register "/>
		<sfr name="P7_ESR" address="0xf0001350" sfrtype="P0_ESR_type" description="Port 7 Emergency Stop Register "/>
		<sfr name="P7_IN" address="0xf0001324" sfrtype="P0_IN_type" description="Port 7 Input Register "/>
		<sfr name="P7_IOCR0" address="0xf0001310" sfrtype="P0_IOCR0_type" description="Port 7 Input/Output Control Register 0 "/>
		<sfr name="P7_IOCR12" address="0xf000131c" sfrtype="P0_IOCR12_type" description="Port 7 Input/Output Control Register 12 "/>
		<sfr name="P7_IOCR4" address="0xf0001314" sfrtype="P0_IOCR4_type" description="Port 7 Input/Output Control Register 4 "/>
		<sfr name="P7_IOCR8" address="0xf0001318" sfrtype="P0_IOCR8_type" description="Port 7 Input/Output Control Register 8 "/>
		<sfr name="P7_OMR" address="0xf0001304" sfrtype="P0_OMR_type" description="Port 7 Output Modification Register "/>
		<sfr name="P7_OUT" address="0xf0001300" sfrtype="P0_OUT_type" description="Port 7 Output Register "/>
		<sfrtype name="P7_PDR_type">
			<bitfield name="PD0" start="0" end="2" access="rw"/>
			<bitfield name="PD1" start="4" end="6" access="rw"/>
			<bitfield name="PD2" start="8" end="10" access="rw"/>
			<bitfield name="PD3" start="12" end="14" access="rw"/>
		</sfrtype>
		<sfr name="P7_PDR" address="0xf0001340" sfrtype="P7_PDR_type" description="Port 7 Pad Driver Mode Register "/>
		<sfr name="P8_ESR" address="0xf0001450" sfrtype="P0_ESR_type" description="Port 8 Emergency Stop Register "/>
		<sfr name="P8_IN" address="0xf0001424" sfrtype="P0_IN_type" description="Port 8 Input Register "/>
		<sfr name="P8_IOCR0" address="0xf0001410" sfrtype="P0_IOCR0_type" description="Port 8 Input/Output Control Register 0 "/>
		<sfr name="P8_IOCR12" address="0xf000141c" sfrtype="P0_IOCR12_type" description="Port 8 Input/Output Control Register 12 "/>
		<sfr name="P8_IOCR4" address="0xf0001414" sfrtype="P0_IOCR4_type" description="Port 8 Input/Output Control Register 4 "/>
		<sfr name="P8_IOCR8" address="0xf0001418" sfrtype="P0_IOCR8_type" description="Port 8 Input/Output Control Register 8 "/>
		<sfr name="P8_OMR" address="0xf0001404" sfrtype="P0_OMR_type" description="Port 8 Output Modification Register "/>
		<sfr name="P8_OUT" address="0xf0001400" sfrtype="P0_OUT_type" description="Port 8 Output Register "/>
		<sfr name="P8_PDR" address="0xf0001440" sfrtype="P7_PDR_type" description="Port 8 Pad Driver Mode Register "/>
		<sfr name="P9_ESR" address="0xf0001550" sfrtype="P0_ESR_type" description="Port 9 Emergency Stop Register "/>
		<sfr name="P9_IN" address="0xf0001524" sfrtype="P0_IN_type" description="Port 9 Input Register "/>
		<sfr name="P9_IOCR0" address="0xf0001510" sfrtype="P0_IOCR0_type" description="Port 9 Input/Output Control Register 0 "/>
		<sfr name="P9_IOCR4" address="0xf0001514" sfrtype="P0_IOCR4_type" description="Port 9 Input/Output Control Register 4 "/>
		<sfr name="P9_IOCR8" address="0xf0001518" sfrtype="P0_IOCR8_type" description="Port 9 Input/Output Control Register 8 "/>
		<sfr name="P9_OMR" address="0xf0001504" sfrtype="P0_OMR_type" description="Port 9 Output Modification Register "/>
		<sfr name="P9_OUT" address="0xf0001500" sfrtype="P0_OUT_type" description="Port 9 Output Register "/>
		<sfrtype name="P9_PDR_type">
			<bitfield name="PD0" start="0" end="2" access="rw"/>
			<bitfield name="PD1" start="4" end="6" access="rw"/>
			<bitfield name="PDCAN" start="16" end="18" access="rw"/>
		</sfrtype>
		<sfr name="P9_PDR" address="0xf0001540" sfrtype="P9_PDR_type" description="Port 9 Pad Driver Mode Register "/>
	</group>
	<group name="PCP2">
		<sfr name="PCP_RAM_BASE" address="0xF0050000" description="PCP Parameter Memory Start Address"/>
		<sfrtype name="PCP_GPR6_type">
			<bitfield name="CNT1" start="0" end="11" qualify="__sfrbit32" description="Counter for BCOPY, COPY and EXIT"/>
			<bitfield name="TOS" start="14" end="15" qualify="__sfrbit32" description="Type Of Service"/>
			<bitfield name="SRPN" start="16" end="23" qualify="__sfrbit32" description="Service Request Priority Number"/>
			<bitfield name="CPPN" start="24" end="31" qualify="__sfrbit32" description="PCP Interrupt Priority Number"/>
		</sfrtype>
		<sfrtype name="PCP_GPR7_type">
			<bitfield name="Z" start="0" end="0" qualify="__sfrbit32" description="Zero flag"/>
			<bitfield name="N" start="1" end="1" qualify="__sfrbit32" description="Negative flag"/>
			<bitfield name="C" start="2" end="2" qualify="__sfrbit32" description="Carry flag"/>
			<bitfield name="V" start="3" end="3" qualify="__sfrbit32" description="Overflow flag"/>
			<bitfield name="CNZ" start="4" end="4" qualify="__sfrbit32" description="Outerloop counter 1 Zero flag"/>
			<bitfield name="IEN" start="5" end="5" qualify="__sfrbit32" description="Enable Interrupt of Channel"/>
			<bitfield name="CEN" start="6" end="6" qualify="__sfrbit32" description="Channel Enable"/>
			<bitfield name="DPTR" start="8" end="15" qualify="__sfrbit32" description="Data Pointer"/>
		</sfrtype>
		<sfrtype name="PCP_CLC_type">
			<bitfield name="PCGDIS" start="15" end="15" access="rw" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_CLC" address="0xf0043f00" sfrtype="PCP_CLC_type" description="PCP Clock Control Register "/>
		<sfrtype name="PCP_CS_type">
			<bitfield name="EN" start="0" end="0" access="rw" qualify="__sfrbit32"/>
			<bitfield name="RST" start="1" end="1" access="rw" qualify="__sfrbit32"/>
			<bitfield name="RS" start="2" end="2" access="r" qualify="__sfrbit32"/>
			<bitfield name="RCB" start="4" end="4" access="rw" qualify="__sfrbit32"/>
			<bitfield name="EIE" start="5" end="5" access="rw" qualify="__sfrbit32"/>
			<bitfield name="CS" start="6" end="7" access="rw" qualify="__sfrbit32"/>
			<bitfield name="PPE" start="8" end="8" access="rw" qualify="__sfrbit32"/>
			<bitfield name="PPS" start="9" end="15" access="rw" qualify="__sfrbit32"/>
			<bitfield name="CWE" start="16" end="16" access="rw" qualify="__sfrbit32"/>
			<bitfield name="CWT" start="17" end="23" access="rw" qualify="__sfrbit32"/>
			<bitfield name="ESR" start="24" end="31" access="rw" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_CS" address="0xf0043f10" sfrtype="PCP_CS_type" description="PCP Control/Status Register "/>
		<sfrtype name="PCP_ES_type">
			<bitfield name="BER" start="0" end="0" access="r" qualify="__sfrbit32"/>
			<bitfield name="IOP" start="1" end="1" access="r" qualify="__sfrbit32"/>
			<bitfield name="DCR" start="2" end="2" access="r" qualify="__sfrbit32"/>
			<bitfield name="IAE" start="3" end="3" access="r" qualify="__sfrbit32"/>
			<bitfield name="DBE" start="4" end="4" access="r" qualify="__sfrbit32"/>
			<bitfield name="ME" start="5" end="5" access="r" qualify="__sfrbit32"/>
			<bitfield name="CWD" start="6" end="6" access="r" qualify="__sfrbit32"/>
			<bitfield name="PPC" start="7" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="EPN" start="8" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="EPC" start="16" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_ES" address="0xf0043f14" sfrtype="PCP_ES_type" description="PCP Error/Debug Status Register "/>
		<sfrtype name="PCP_ICON_type">
			<bitfield name="P0T" start="0" end="1" access="r" qualify="__sfrbit32"/>
			<bitfield name="P1T" start="2" end="3" access="r" qualify="__sfrbit32"/>
			<bitfield name="P2T" start="4" end="5" access="r" qualify="__sfrbit32"/>
			<bitfield name="P3T" start="6" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="IP0E" start="8" end="8" access="r" qualify="__sfrbit32"/>
			<bitfield name="IP1E" start="9" end="9" access="r" qualify="__sfrbit32"/>
			<bitfield name="IP2E" start="10" end="10" access="r" qualify="__sfrbit32"/>
			<bitfield name="IP3E" start="11" end="11" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_ICON" address="0xf0043f28" sfrtype="PCP_ICON_type" description="PCP Interrupt Configuration Register "/>
		<sfrtype name="PCP_ICR_type">
			<bitfield name="CPPN" start="0" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="IE" start="8" end="8" access="r" qualify="__sfrbit32"/>
			<bitfield name="PIPN" start="16" end="23" access="r" qualify="__sfrbit32"/>
			<bitfield name="PARBCYC" start="24" end="25" access="rw" qualify="__sfrbit32"/>
			<bitfield name="PONECYC" start="26" end="26" access="rw" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_ICR" address="0xf0043f20" sfrtype="PCP_ICR_type" description="PCP Interrupt Control Register "/>
		<sfrtype name="PCP_ID_type">
			<bitfield name="REVNUM" start="0" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="ID32BIT" start="8" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="MODNUM" start="16" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_ID" address="0xf0043f08" sfrtype="PCP_ID_type" description="PCP Module Identification Register "/>
		<sfrtype name="PCP_ITR_type">
			<bitfield name="ITP" start="0" end="7" access="rw" qualify="__sfrbit32"/>
			<bitfield name="ITL" start="16" end="19" access="rw" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_ITR" address="0xf0043f24" sfrtype="PCP_ITR_type" description="PCP Interrupt Threshold Control Register "/>
		<sfrtype name="PCP_SRC0_type">
			<bitfield name="SRPN" start="0" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="TOS" start="10" end="11" access="r" qualify="__sfrbit32"/>
			<bitfield name="SRE" start="12" end="12" access="r" qualify="__sfrbit32"/>
			<bitfield name="SRR" start="13" end="13" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_SRC0" address="0xf0043ffc" sfrtype="PCP_SRC0_type" description="PCP Service Request Control Register 0 "/>
		<sfr name="PCP_SRC1" address="0xf0043ff8" sfrtype="PCP_SRC0_type" description="PCP Service Request Control Register 1 "/>
		<sfrtype name="PCP_SRC10_type">
			<bitfield name="SRPN" start="0" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="TOS" start="10" end="11" access="r" qualify="__sfrbit32"/>
			<bitfield name="SRE" start="12" end="12" access="r" qualify="__sfrbit32"/>
			<bitfield name="SRR" start="13" end="13" access="r" qualify="__sfrbit32"/>
			<bitfield name="SRCN" start="16" end="23" access="r" qualify="__sfrbit32"/>
			<bitfield name="RRQ" start="28" end="28" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_SRC10" address="0xf0043fd4" sfrtype="PCP_SRC10_type" description="PCP Service Request Control Register 10 "/>
		<sfr name="PCP_SRC11" address="0xf0043fd0" sfrtype="PCP_SRC10_type" description="PCP Service Request Control Register 11 "/>
		<sfr name="PCP_SRC2" address="0xf0043ff4" sfrtype="PCP_SRC0_type" description="PCP Service Request Control Register 2 "/>
		<sfr name="PCP_SRC3" address="0xf0043ff0" sfrtype="PCP_SRC0_type" description="PCP Service Request Control Register 3 "/>
		<sfrtype name="PCP_SRC4_type">
			<bitfield name="SRPN" start="0" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="TOS" start="10" end="11" access="rw" qualify="__sfrbit32"/>
			<bitfield name="SRE" start="12" end="12" access="r" qualify="__sfrbit32"/>
			<bitfield name="SRR" start="13" end="13" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_SRC4" address="0xf0043fec" sfrtype="PCP_SRC4_type" description="PCP Service Request Control Register 4 "/>
		<sfr name="PCP_SRC5" address="0xf0043fe8" sfrtype="PCP_SRC4_type" description="PCP Service Request Control Register 5 "/>
		<sfr name="PCP_SRC6" address="0xf0043fe4" sfrtype="PCP_SRC4_type" description="PCP Service Request Control Register 6 "/>
		<sfr name="PCP_SRC7" address="0xf0043fe0" sfrtype="PCP_SRC4_type" description="PCP Service Request Control Register 7 "/>
		<sfr name="PCP_SRC8" address="0xf0043fdc" sfrtype="PCP_SRC4_type" description="PCP Service Request Control Register 8 "/>
		<sfr name="PCP_SRC9" address="0xf0043fd8" sfrtype="PCP_SRC10_type" description="PCP Service Request Control Register 9 "/>
		<sfrtype name="PCP_SSR_type">
			<bitfield name="SSRN" start="0" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="STOS" start="8" end="9" access="r" qualify="__sfrbit32"/>
			<bitfield name="ST" start="15" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="SCHN" start="16" end="23" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_SSR" address="0xf0043f2c" sfrtype="PCP_SSR_type" description="PCP Stall Status Register "/>
	</group>
	<group name="DMA">
		<sfrtype name="DMA_ADRCR00_type">
			<bitfield name="SMF" start="0" end="2" access="rw"/>
			<bitfield name="INCS" start="3" end="3" access="rw"/>
			<bitfield name="DMF" start="4" end="6" access="rw"/>
			<bitfield name="INCD" start="7" end="7" access="rw"/>
			<bitfield name="CBLS" start="8" end="11" access="rw"/>
			<bitfield name="CBLD" start="12" end="15" access="rw"/>
			<bitfield name="SHCT" start="16" end="17" access="rw"/>
			<bitfield name="SHWEN" start="18" end="18" access="rw"/>
		</sfrtype>
		<sfr name="DMA_ADRCR00" address="0xf0003c8c" sfrtype="DMA_ADRCR00_type" description="DMA Channel 00 Address Control Register "/>
		<sfr name="DMA_ADRCR01" address="0xf0003cac" sfrtype="DMA_ADRCR00_type" description="DMA Channel 01 Address Control Register "/>
		<sfr name="DMA_ADRCR02" address="0xf0003ccc" sfrtype="DMA_ADRCR00_type" description="DMA Channel 02 Address Control Register "/>
		<sfr name="DMA_ADRCR03" address="0xf0003cec" sfrtype="DMA_ADRCR00_type" description="DMA Channel 03 Address Control Register "/>
		<sfr name="DMA_ADRCR04" address="0xf0003d0c" sfrtype="DMA_ADRCR00_type" description="DMA Channel 04 Address Control Register "/>
		<sfr name="DMA_ADRCR05" address="0xf0003d2c" sfrtype="DMA_ADRCR00_type" description="DMA Channel 05 Address Control Register "/>
		<sfr name="DMA_ADRCR06" address="0xf0003d4c" sfrtype="DMA_ADRCR00_type" description="DMA Channel 06 Address Control Register "/>
		<sfr name="DMA_ADRCR07" address="0xf0003d6c" sfrtype="DMA_ADRCR00_type" description="DMA Channel 07 Address Control Register "/>
		<sfrtype name="DMA_CHCR00_type">
			<bitfield name="TREL" start="0" end="9" access="rw"/>
			<bitfield name="PRSEL" start="12" end="15" access="rw"/>
			<bitfield name="BLKM" start="16" end="18" access="rw"/>
			<bitfield name="RROAT" start="19" end="19" access="rw"/>
			<bitfield name="CHMODE" start="20" end="20" access="rw"/>
			<bitfield name="CHDW" start="21" end="22" access="rw"/>
			<bitfield name="PATSEL" start="24" end="25" access="rw"/>
			<bitfield name="CHPRIO" start="28" end="28" access="rw"/>
			<bitfield name="DMAPRIO" start="30" end="31" access="rw"/>
		</sfrtype>
		<sfr name="DMA_CHCR00" address="0xf0003c84" sfrtype="DMA_CHCR00_type" description="DMA Channel 00 Control Register "/>
		<sfr name="DMA_CHCR01" address="0xf0003ca4" sfrtype="DMA_CHCR00_type" description="DMA Channel 01 Control Register "/>
		<sfr name="DMA_CHCR02" address="0xf0003cc4" sfrtype="DMA_CHCR00_type" description="DMA Channel 02 Control Register "/>
		<sfr name="DMA_CHCR03" address="0xf0003ce4" sfrtype="DMA_CHCR00_type" description="DMA Channel 03 Control Register "/>
		<sfr name="DMA_CHCR04" address="0xf0003d04" sfrtype="DMA_CHCR00_type" description="DMA Channel 04 Control Register "/>
		<sfr name="DMA_CHCR05" address="0xf0003d24" sfrtype="DMA_CHCR00_type" description="DMA Channel 05 Control Register "/>
		<sfr name="DMA_CHCR06" address="0xf0003d44" sfrtype="DMA_CHCR00_type" description="DMA Channel 06 Control Register "/>
		<sfr name="DMA_CHCR07" address="0xf0003d64" sfrtype="DMA_CHCR00_type" description="DMA Channel 07 Control Register "/>
		<sfrtype name="DMA_CHICR00_type">
			<bitfield name="WRPSE" start="0" end="0" access="rw"/>
			<bitfield name="WRPDE" start="1" end="1" access="rw"/>
			<bitfield name="INTCT" start="2" end="3" access="rw"/>
			<bitfield name="WRPP" start="4" end="7" access="rw"/>
			<bitfield name="INTP" start="8" end="11" access="rw"/>
			<bitfield name="IRDV" start="12" end="15" access="rw"/>
		</sfrtype>
		<sfr name="DMA_CHICR00" address="0xf0003c88" sfrtype="DMA_CHICR00_type" description="DMA Channel 00 Interrupt Control Register "/>
		<sfr name="DMA_CHICR01" address="0xf0003ca8" sfrtype="DMA_CHICR00_type" description="DMA Channel 01 Interrupt Control Register "/>
		<sfr name="DMA_CHICR02" address="0xf0003cc8" sfrtype="DMA_CHICR00_type" description="DMA Channel 02 Interrupt Control Register "/>
		<sfr name="DMA_CHICR03" address="0xf0003ce8" sfrtype="DMA_CHICR00_type" description="DMA Channel 03 Interrupt Control Register "/>
		<sfr name="DMA_CHICR04" address="0xf0003d08" sfrtype="DMA_CHICR00_type" description="DMA Channel 04 Interrupt Control Register "/>
		<sfr name="DMA_CHICR05" address="0xf0003d28" sfrtype="DMA_CHICR00_type" description="DMA Channel 05 Interrupt Control Register "/>
		<sfr name="DMA_CHICR06" address="0xf0003d48" sfrtype="DMA_CHICR00_type" description="DMA Channel 06 Interrupt Control Register "/>
		<sfr name="DMA_CHICR07" address="0xf0003d68" sfrtype="DMA_CHICR00_type" description="DMA Channel 07 Interrupt Control Register "/>
		<sfrtype name="DMA_CHRSTR_type">
			<bitfield name="CH00" start="0" end="0" access="rw"/>
			<bitfield name="CH01" start="1" end="1" access="rw"/>
			<bitfield name="CH02" start="2" end="2" access="rw"/>
			<bitfield name="CH03" start="3" end="3" access="rw"/>
			<bitfield name="CH04" start="4" end="4" access="rw"/>
			<bitfield name="CH05" start="5" end="5" access="rw"/>
			<bitfield name="CH06" start="6" end="6" access="rw"/>
			<bitfield name="CH07" start="7" end="7" access="rw"/>
		</sfrtype>
		<sfr name="DMA_CHRSTR" address="0xf0003c10" sfrtype="DMA_CHRSTR_type" description="DMA Channel Reset Request Register "/>
		<sfrtype name="DMA_CHSR00_type">
			<bitfield name="TCOUNT" start="0" end="9" access="r"/>
			<bitfield name="LXO" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMA_CHSR00" address="0xf0003c80" sfrtype="DMA_CHSR00_type" description="DMA Channel 00 Status Register "/>
		<sfr name="DMA_CHSR01" address="0xf0003ca0" sfrtype="DMA_CHSR00_type" description="DMA Channel 01 Status Register "/>
		<sfr name="DMA_CHSR02" address="0xf0003cc0" sfrtype="DMA_CHSR00_type" description="DMA Channel 02 Status Register "/>
		<sfr name="DMA_CHSR03" address="0xf0003ce0" sfrtype="DMA_CHSR00_type" description="DMA Channel 03 Status Register "/>
		<sfr name="DMA_CHSR04" address="0xf0003d00" sfrtype="DMA_CHSR00_type" description="DMA Channel 04 Status Register "/>
		<sfr name="DMA_CHSR05" address="0xf0003d20" sfrtype="DMA_CHSR00_type" description="DMA Channel 05 Status Register "/>
		<sfr name="DMA_CHSR06" address="0xf0003d40" sfrtype="DMA_CHSR00_type" description="DMA Channel 06 Status Register "/>
		<sfr name="DMA_CHSR07" address="0xf0003d60" sfrtype="DMA_CHSR00_type" description="DMA Channel 07 Status Register "/>
		<sfrtype name="DMA_CLC_type">
			<bitfield name="DISR" start="0" end="0" access="rw"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2" access="rw"/>
			<bitfield name="ONE" start="3" end="3" access="rw"/>
			<bitfield name="SBWE" start="4" end="4" access="w"/>
		</sfrtype>
		<sfr name="DMA_CLC" address="0xf0003c00" sfrtype="DMA_CLC_type" description="DMA Clock Control Register "/>
		<sfrtype name="DMA_CLRE_type">
			<bitfield name="CTL00" start="0" end="0" access="w"/>
			<bitfield name="CTL01" start="1" end="1" access="w"/>
			<bitfield name="CTL02" start="2" end="2" access="w"/>
			<bitfield name="CTL03" start="3" end="3" access="w"/>
			<bitfield name="CTL04" start="4" end="4" access="w"/>
			<bitfield name="CTL05" start="5" end="5" access="w"/>
			<bitfield name="CTL06" start="6" end="6" access="w"/>
			<bitfield name="CTL07" start="7" end="7" access="w"/>
			<bitfield name="CME0SER" start="16" end="16" access="w"/>
			<bitfield name="CME0DER" start="17" end="17" access="w"/>
			<bitfield name="CFPIER" start="20" end="20" access="w"/>
			<bitfield name="CLMBER" start="21" end="21" access="w"/>
			<bitfield name="CLCERBERUS" start="22" end="22" access="w"/>
			<bitfield name="CLRMLI0" start="27" end="27" access="w"/>
		</sfrtype>
		<sfr name="DMA_CLRE" address="0xf0003c28" sfrtype="DMA_CLRE_type" description="DMA Clear Error Register "/>
		<sfrtype name="DMA_DADR00_type">
			<bitfield name="DADR" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="DMA_DADR00" address="0xf0003c94" sfrtype="DMA_DADR00_type" description="DMA Channel 00 Destination Address Register "/>
		<sfr name="DMA_DADR01" address="0xf0003cb4" sfrtype="DMA_DADR00_type" description="DMA Channel 01 Destination Address Register "/>
		<sfr name="DMA_DADR02" address="0xf0003cd4" sfrtype="DMA_DADR00_type" description="DMA Channel 02 Destination Address Register "/>
		<sfr name="DMA_DADR03" address="0xf0003cf4" sfrtype="DMA_DADR00_type" description="DMA Channel 03 Destination Address Register "/>
		<sfr name="DMA_DADR04" address="0xf0003d14" sfrtype="DMA_DADR00_type" description="DMA Channel 04 Destination Address Register "/>
		<sfr name="DMA_DADR05" address="0xf0003d34" sfrtype="DMA_DADR00_type" description="DMA Channel 05 Destination Address Register "/>
		<sfr name="DMA_DADR06" address="0xf0003d54" sfrtype="DMA_DADR00_type" description="DMA Channel 06 Destination Address Register "/>
		<sfr name="DMA_DADR07" address="0xf0003d74" sfrtype="DMA_DADR00_type" description="DMA Channel 07 Destination Address Register "/>
		<sfrtype name="DMA_EER_type">
			<bitfield name="ETRL00" start="0" end="0" access="rw"/>
			<bitfield name="ETRL01" start="1" end="1" access="rw"/>
			<bitfield name="ETRL02" start="2" end="2" access="rw"/>
			<bitfield name="ETRL03" start="3" end="3" access="rw"/>
			<bitfield name="ETRL04" start="4" end="4" access="rw"/>
			<bitfield name="ETRL05" start="5" end="5" access="rw"/>
			<bitfield name="ETRL06" start="6" end="6" access="rw"/>
			<bitfield name="ETRL07" start="7" end="7" access="rw"/>
			<bitfield name="EME0SER" start="16" end="16" access="rw"/>
			<bitfield name="EME0DER" start="17" end="17" access="rw"/>
			<bitfield name="ME0INP" start="20" end="23" access="rw"/>
			<bitfield name="TRLINP" start="28" end="31" access="rw"/>
		</sfrtype>
		<sfr name="DMA_EER" address="0xf0003c20" sfrtype="DMA_EER_type" description="DMA Enable Error Register "/>
		<sfrtype name="DMA_ERRSR_type">
			<bitfield name="TRL00" start="0" end="0" access="r"/>
			<bitfield name="TRL01" start="1" end="1" access="r"/>
			<bitfield name="TRL02" start="2" end="2" access="r"/>
			<bitfield name="TRL03" start="3" end="3" access="r"/>
			<bitfield name="TRL04" start="4" end="4" access="r"/>
			<bitfield name="TRL05" start="5" end="5" access="r"/>
			<bitfield name="TRL06" start="6" end="6" access="r"/>
			<bitfield name="TRL07" start="7" end="7" access="r"/>
			<bitfield name="ME0SER" start="16" end="16" access="r"/>
			<bitfield name="ME0DER" start="17" end="17" access="r"/>
			<bitfield name="FPIER" start="20" end="20" access="r"/>
			<bitfield name="LMBER" start="21" end="21" access="r"/>
			<bitfield name="CERBERUSER" start="22" end="22" access="r"/>
			<bitfield name="LECME0" start="24" end="26" access="r"/>
			<bitfield name="MLI0" start="27" end="27" access="r"/>
		</sfrtype>
		<sfr name="DMA_ERRSR" address="0xf0003c24" sfrtype="DMA_ERRSR_type" description="DMA Error Status Register "/>
		<sfrtype name="DMA_GINTR_type">
			<bitfield name="SIDMA0" start="0" end="0" access="w"/>
			<bitfield name="SIDMA1" start="1" end="1" access="w"/>
			<bitfield name="SIDMA2" start="2" end="2" access="w"/>
			<bitfield name="SIDMA3" start="3" end="3" access="w"/>
			<bitfield name="SIDMA4" start="4" end="4" access="w"/>
			<bitfield name="SIDMA5" start="5" end="5" access="w"/>
			<bitfield name="SIDMA6" start="6" end="6" access="w"/>
			<bitfield name="SIDMA7" start="7" end="7" access="w"/>
			<bitfield name="SIDMA8" start="8" end="8" access="w"/>
			<bitfield name="SIDMA9" start="9" end="9" access="w"/>
			<bitfield name="SIDMA10" start="10" end="10" access="w"/>
			<bitfield name="SIDMA11" start="11" end="11" access="w"/>
			<bitfield name="SIDMA12" start="12" end="12" access="w"/>
			<bitfield name="SIDMA13" start="13" end="13" access="w"/>
			<bitfield name="SIDMA14" start="14" end="14" access="w"/>
			<bitfield name="SIDMA15" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="DMA_GINTR" address="0xf0003c2c" sfrtype="DMA_GINTR_type" description="DMA Global Interrupt Set Register "/>
		<sfrtype name="DMA_HTREQ_type">
			<bitfield name="ECH00" start="0" end="0" access="w"/>
			<bitfield name="ECH01" start="1" end="1" access="w"/>
			<bitfield name="ECH02" start="2" end="2" access="w"/>
			<bitfield name="ECH03" start="3" end="3" access="w"/>
			<bitfield name="ECH04" start="4" end="4" access="w"/>
			<bitfield name="ECH05" start="5" end="5" access="w"/>
			<bitfield name="ECH06" start="6" end="6" access="w"/>
			<bitfield name="ECH07" start="7" end="7" access="w"/>
			<bitfield name="DCH00" start="16" end="16" access="w"/>
			<bitfield name="DCH01" start="17" end="17" access="w"/>
			<bitfield name="DCH02" start="18" end="18" access="w"/>
			<bitfield name="DCH03" start="19" end="19" access="w"/>
			<bitfield name="DCH04" start="20" end="20" access="w"/>
			<bitfield name="DCH05" start="21" end="21" access="w"/>
			<bitfield name="DCH06" start="22" end="22" access="w"/>
			<bitfield name="DCH07" start="23" end="23" access="w"/>
		</sfrtype>
		<sfr name="DMA_HTREQ" address="0xf0003c1c" sfrtype="DMA_HTREQ_type" description="DMA Hardware Transaction Request Register "/>
		<sfrtype name="DMA_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_ID" address="0xf0003c08" sfrtype="DMA_ID_type" description="Module Identification Register "/>
		<sfrtype name="DMA_INTCR_type">
			<bitfield name="CICH00" start="0" end="0" access="w"/>
			<bitfield name="CICH01" start="1" end="1" access="w"/>
			<bitfield name="CICH02" start="2" end="2" access="w"/>
			<bitfield name="CICH03" start="3" end="3" access="w"/>
			<bitfield name="CICH04" start="4" end="4" access="w"/>
			<bitfield name="CICH05" start="5" end="5" access="w"/>
			<bitfield name="CICH06" start="6" end="6" access="w"/>
			<bitfield name="CICH07" start="7" end="7" access="w"/>
			<bitfield name="CWRP00" start="16" end="16" access="w"/>
			<bitfield name="CWRP01" start="17" end="17" access="w"/>
			<bitfield name="CWRP02" start="18" end="18" access="w"/>
			<bitfield name="CWRP03" start="19" end="19" access="w"/>
			<bitfield name="CWRP04" start="20" end="20" access="w"/>
			<bitfield name="CWRP05" start="21" end="21" access="w"/>
			<bitfield name="CWRP06" start="22" end="22" access="w"/>
			<bitfield name="CWRP07" start="23" end="23" access="w"/>
		</sfrtype>
		<sfr name="DMA_INTCR" address="0xf0003c58" sfrtype="DMA_INTCR_type" description="DMA Interrupt Clear Register "/>
		<sfrtype name="DMA_INTSR_type">
			<bitfield name="ICH00" start="0" end="0" access="r"/>
			<bitfield name="ICH01" start="1" end="1" access="r"/>
			<bitfield name="ICH02" start="2" end="2" access="r"/>
			<bitfield name="ICH03" start="3" end="3" access="r"/>
			<bitfield name="ICH04" start="4" end="4" access="r"/>
			<bitfield name="ICH05" start="5" end="5" access="r"/>
			<bitfield name="ICH06" start="6" end="6" access="r"/>
			<bitfield name="ICH07" start="7" end="7" access="r"/>
			<bitfield name="IPM00" start="16" end="16" access="r"/>
			<bitfield name="IPM01" start="17" end="17" access="r"/>
			<bitfield name="IPM02" start="18" end="18" access="r"/>
			<bitfield name="IPM03" start="19" end="19" access="r"/>
			<bitfield name="IPM04" start="20" end="20" access="r"/>
			<bitfield name="IPM05" start="21" end="21" access="r"/>
			<bitfield name="IPM06" start="22" end="22" access="r"/>
			<bitfield name="IPM07" start="23" end="23" access="r"/>
		</sfrtype>
		<sfr name="DMA_INTSR" address="0xf0003c54" sfrtype="DMA_INTSR_type" description="DMA Interrupt Status Register "/>
		<sfrtype name="DMA_ME0AENR_type">
			<bitfield name="AEN0" start="0" end="0" access="rw"/>
			<bitfield name="AEN1" start="1" end="1" access="rw"/>
			<bitfield name="AEN2" start="2" end="2" access="rw"/>
			<bitfield name="AEN3" start="3" end="3" access="rw"/>
			<bitfield name="AEN4" start="4" end="4" access="rw"/>
			<bitfield name="AEN5" start="5" end="5" access="rw"/>
			<bitfield name="AEN6" start="6" end="6" access="rw"/>
			<bitfield name="AEN7" start="7" end="7" access="rw"/>
			<bitfield name="AEN8" start="8" end="8" access="rw"/>
			<bitfield name="AEN9" start="9" end="9" access="rw"/>
			<bitfield name="AEN10" start="10" end="10" access="rw"/>
			<bitfield name="AEN11" start="11" end="11" access="rw"/>
			<bitfield name="AEN12" start="12" end="12" access="rw"/>
			<bitfield name="AEN13" start="13" end="13" access="rw"/>
			<bitfield name="AEN14" start="14" end="14" access="rw"/>
			<bitfield name="AEN15" start="15" end="15" access="rw"/>
			<bitfield name="AEN16" start="16" end="16" access="rw"/>
			<bitfield name="AEN17" start="17" end="17" access="rw"/>
			<bitfield name="AEN18" start="18" end="18" access="rw"/>
			<bitfield name="AEN19" start="19" end="19" access="rw"/>
			<bitfield name="AEN20" start="20" end="20" access="rw"/>
			<bitfield name="AEN21" start="21" end="21" access="rw"/>
			<bitfield name="AEN22" start="22" end="22" access="rw"/>
			<bitfield name="AEN23" start="23" end="23" access="rw"/>
			<bitfield name="AEN24" start="24" end="24" access="rw"/>
			<bitfield name="AEN25" start="25" end="25" access="rw"/>
			<bitfield name="AEN26" start="26" end="26" access="rw"/>
			<bitfield name="AEN27" start="27" end="27" access="rw"/>
			<bitfield name="AEN28" start="28" end="28" access="rw"/>
			<bitfield name="AEN29" start="29" end="29" access="rw"/>
			<bitfield name="AEN30" start="30" end="30" access="rw"/>
			<bitfield name="AEN31" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="DMA_ME0AENR" address="0xf0003c44" sfrtype="DMA_ME0AENR_type" description="DMA Move Engine 0 Access Enable Register "/>
		<sfrtype name="DMA_ME0ARR_type">
			<bitfield name="SLICE0" start="0" end="4" access="rw"/>
			<bitfield name="SIZE0" start="5" end="7" access="rw"/>
			<bitfield name="SLICE1" start="8" end="12" access="rw"/>
			<bitfield name="SIZE1" start="13" end="15" access="rw"/>
			<bitfield name="SLICE2" start="16" end="20" access="rw"/>
			<bitfield name="SIZE2" start="21" end="23" access="rw"/>
			<bitfield name="SLICE3" start="24" end="28" access="rw"/>
			<bitfield name="SIZE3" start="29" end="31" access="rw"/>
		</sfrtype>
		<sfr name="DMA_ME0ARR" address="0xf0003c48" sfrtype="DMA_ME0ARR_type" description="DMA Move Engine 0 Access Range Register "/>
		<sfrtype name="DMA_ME0PR_type">
			<bitfield name="PAT00" start="0" end="7" access="rw"/>
			<bitfield name="PAT01" start="8" end="15" access="rw"/>
			<bitfield name="PAT02" start="16" end="23" access="rw"/>
			<bitfield name="PAT03" start="24" end="31" access="rw"/>
		</sfrtype>
		<sfr name="DMA_ME0PR" address="0xf0003c3c" sfrtype="DMA_ME0PR_type" description="DMA Move Engine 0 Pattern Register "/>
		<sfrtype name="DMA_ME0R_type">
			<bitfield name="RD00" start="0" end="7" access="r"/>
			<bitfield name="RD01" start="8" end="15" access="r"/>
			<bitfield name="RD02" start="16" end="23" access="r"/>
			<bitfield name="RD03" start="24" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_ME0R" address="0xf0003c34" sfrtype="DMA_ME0R_type" description="DMA Move Engine 0 Read Register "/>
		<sfrtype name="DMA_MESR_type">
			<bitfield name="ME0RS" start="0" end="0" access="r"/>
			<bitfield name="CH0" start="1" end="3" access="r"/>
			<bitfield name="ME0WS" start="4" end="4" access="r"/>
			<bitfield name="RBTFPI" start="5" end="7" access="r"/>
			<bitfield name="RBTLMB" start="13" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMA_MESR" address="0xf0003c30" sfrtype="DMA_MESR_type" description="DMA Move Engine Status Register "/>
		<sfrtype name="DMA_MLI0SRC0_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="DMA_MLI0SRC0" address="0xf0003eac" sfrtype="DMA_MLI0SRC0_type" description="DMA MLI0 Service Request Control Register 0 "/>
		<sfr name="DMA_MLI0SRC1" address="0xf0003ea8" sfrtype="DMA_MLI0SRC0_type" description="DMA MLI0 Service Request Control Register 1 "/>
		<sfr name="DMA_MLI0SRC2" address="0xf0003ea4" sfrtype="DMA_MLI0SRC0_type" description="DMA MLI0 Service Request Control Register 2 "/>
		<sfr name="DMA_MLI0SRC3" address="0xf0003ea0" sfrtype="DMA_MLI0SRC0_type" description="DMA MLI0 Service Request Control Register 3 "/>
		<sfrtype name="DMA_OCDSR_type">
			<bitfield name="BTRC0" start="0" end="1" access="rw"/>
			<bitfield name="BCHS0" start="2" end="4" access="rw"/>
			<bitfield name="BRL0" start="5" end="5" access="rw"/>
		</sfrtype>
		<sfr name="DMA_OCDSR" address="0xf0003c64" sfrtype="DMA_OCDSR_type" description="DMA OCDS Register "/>
		<sfrtype name="DMA_SADR00_type">
			<bitfield name="SADR" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="DMA_SADR00" address="0xf0003c90" sfrtype="DMA_SADR00_type" description="DMA Channel 00 Source Address Register "/>
		<sfr name="DMA_SADR01" address="0xf0003cb0" sfrtype="DMA_SADR00_type" description="DMA Channel 01 Source Address Register "/>
		<sfr name="DMA_SADR02" address="0xf0003cd0" sfrtype="DMA_SADR00_type" description="DMA Channel 02 Source Address Register "/>
		<sfr name="DMA_SADR03" address="0xf0003cf0" sfrtype="DMA_SADR00_type" description="DMA Channel 03 Source Address Register "/>
		<sfr name="DMA_SADR04" address="0xf0003d10" sfrtype="DMA_SADR00_type" description="DMA Channel 04 Source Address Register "/>
		<sfr name="DMA_SADR05" address="0xf0003d30" sfrtype="DMA_SADR00_type" description="DMA Channel 05 Source Address Register "/>
		<sfr name="DMA_SADR06" address="0xf0003d50" sfrtype="DMA_SADR00_type" description="DMA Channel 06 Source Address Register "/>
		<sfr name="DMA_SADR07" address="0xf0003d70" sfrtype="DMA_SADR00_type" description="DMA Channel 07 Source Address Register "/>
		<sfrtype name="DMA_SHADR00_type">
			<bitfield name="SHADR" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="DMA_SHADR00" address="0xf0003c98" sfrtype="DMA_SHADR00_type" description="DMA Channel 00 Shadow Address Register "/>
		<sfr name="DMA_SHADR01" address="0xf0003cb8" sfrtype="DMA_SHADR00_type" description="DMA Channel 01 Shadow Address Register "/>
		<sfr name="DMA_SHADR02" address="0xf0003cd8" sfrtype="DMA_SHADR00_type" description="DMA Channel 02 Shadow Address Register "/>
		<sfr name="DMA_SHADR03" address="0xf0003cf8" sfrtype="DMA_SHADR00_type" description="DMA Channel 03 Shadow Address Register "/>
		<sfr name="DMA_SHADR04" address="0xf0003d18" sfrtype="DMA_SHADR00_type" description="DMA Channel 04 Shadow Address Register "/>
		<sfr name="DMA_SHADR05" address="0xf0003d38" sfrtype="DMA_SHADR00_type" description="DMA Channel 05 Shadow Address Register "/>
		<sfr name="DMA_SHADR06" address="0xf0003d58" sfrtype="DMA_SHADR00_type" description="DMA Channel 06 Shadow Address Register "/>
		<sfr name="DMA_SHADR07" address="0xf0003d78" sfrtype="DMA_SHADR00_type" description="DMA Channel 07 Shadow Address Register "/>
		<sfr name="DMA_SRC0" address="0xf0003efc" sfrtype="DMA_MLI0SRC0_type" description="DMA Service Request Control Register 0 "/>
		<sfr name="DMA_SRC1" address="0xf0003ef8" sfrtype="DMA_MLI0SRC0_type" description="DMA Service Request Control Register 1 "/>
		<sfr name="DMA_SRC2" address="0xf0003ef4" sfrtype="DMA_MLI0SRC0_type" description="DMA Service Request Control Register 2 "/>
		<sfr name="DMA_SRC3" address="0xf0003ef0" sfrtype="DMA_MLI0SRC0_type" description="DMA Service Request Control Register 3 "/>
		<sfr name="DMA_SRC4" address="0xf0003eec" sfrtype="DMA_MLI0SRC0_type" description="DMA Service Request Control Register 4 "/>
		<sfr name="DMA_SRC5" address="0xf0003ee8" sfrtype="DMA_MLI0SRC0_type" description="DMA Service Request Control Register 5 "/>
		<sfr name="DMA_SRC6" address="0xf0003ee4" sfrtype="DMA_MLI0SRC0_type" description="DMA Service Request Control Register 6 "/>
		<sfr name="DMA_SRC7" address="0xf0003ee0" sfrtype="DMA_MLI0SRC0_type" description="DMA Service Request Control Register 7 "/>
		<sfrtype name="DMA_STREQ_type">
			<bitfield name="SCH00" start="0" end="0" access="w"/>
			<bitfield name="SCH01" start="1" end="1" access="w"/>
			<bitfield name="SCH02" start="2" end="2" access="w"/>
			<bitfield name="SCH03" start="3" end="3" access="w"/>
			<bitfield name="SCH04" start="4" end="4" access="w"/>
			<bitfield name="SCH05" start="5" end="5" access="w"/>
			<bitfield name="SCH06" start="6" end="6" access="w"/>
			<bitfield name="SCH07" start="7" end="7" access="w"/>
		</sfrtype>
		<sfr name="DMA_STREQ" address="0xf0003c18" sfrtype="DMA_STREQ_type" description="DMA Software Transaction Request Register "/>
		<sfrtype name="DMA_SUSPMR_type">
			<bitfield name="SUSEN00" start="0" end="0" access="rw"/>
			<bitfield name="SUSEN01" start="1" end="1" access="rw"/>
			<bitfield name="SUSEN02" start="2" end="2" access="rw"/>
			<bitfield name="SUSEN03" start="3" end="3" access="rw"/>
			<bitfield name="SUSEN04" start="4" end="4" access="rw"/>
			<bitfield name="SUSEN05" start="5" end="5" access="rw"/>
			<bitfield name="SUSEN06" start="6" end="6" access="rw"/>
			<bitfield name="SUSEN07" start="7" end="7" access="rw"/>
			<bitfield name="SUSAC00" start="16" end="16" access="r"/>
			<bitfield name="SUSAC01" start="17" end="17" access="r"/>
			<bitfield name="SUSAC02" start="18" end="18" access="r"/>
			<bitfield name="SUSAC03" start="19" end="19" access="r"/>
			<bitfield name="SUSAC04" start="20" end="20" access="r"/>
			<bitfield name="SUSAC05" start="21" end="21" access="r"/>
			<bitfield name="SUSAC06" start="22" end="22" access="r"/>
			<bitfield name="SUSAC07" start="23" end="23" access="r"/>
		</sfrtype>
		<sfr name="DMA_SUSPMR" address="0xf0003c68" sfrtype="DMA_SUSPMR_type" description="DMA Suspend Mode Register "/>
		<sfrtype name="DMA_TRSR_type">
			<bitfield name="CH00" start="0" end="0" access="r"/>
			<bitfield name="CH01" start="1" end="1" access="r"/>
			<bitfield name="CH02" start="2" end="2" access="r"/>
			<bitfield name="CH03" start="3" end="3" access="r"/>
			<bitfield name="CH04" start="4" end="4" access="r"/>
			<bitfield name="CH05" start="5" end="5" access="r"/>
			<bitfield name="CH06" start="6" end="6" access="r"/>
			<bitfield name="CH07" start="7" end="7" access="r"/>
			<bitfield name="HTRE00" start="16" end="16" access="r"/>
			<bitfield name="HTRE01" start="17" end="17" access="r"/>
			<bitfield name="HTRE02" start="18" end="18" access="r"/>
			<bitfield name="HTRE03" start="19" end="19" access="r"/>
			<bitfield name="HTRE04" start="20" end="20" access="r"/>
			<bitfield name="HTRE05" start="21" end="21" access="r"/>
			<bitfield name="HTRE06" start="22" end="22" access="r"/>
			<bitfield name="HTRE07" start="23" end="23" access="r"/>
		</sfrtype>
		<sfr name="DMA_TRSR" address="0xf0003c14" sfrtype="DMA_TRSR_type" description="DMA Transaction Request State Register "/>
		<sfrtype name="DMA_WRPSR_type">
			<bitfield name="WRPS00" start="0" end="0" access="r"/>
			<bitfield name="WRPS01" start="1" end="1" access="r"/>
			<bitfield name="WRPS02" start="2" end="2" access="r"/>
			<bitfield name="WRPS03" start="3" end="3" access="r"/>
			<bitfield name="WRPS04" start="4" end="4" access="r"/>
			<bitfield name="WRPS05" start="5" end="5" access="r"/>
			<bitfield name="WRPS06" start="6" end="6" access="r"/>
			<bitfield name="WRPS07" start="7" end="7" access="r"/>
			<bitfield name="WRPD00" start="16" end="16" access="r"/>
			<bitfield name="WRPD01" start="17" end="17" access="r"/>
			<bitfield name="WRPD02" start="18" end="18" access="r"/>
			<bitfield name="WRPD03" start="19" end="19" access="r"/>
			<bitfield name="WRPD04" start="20" end="20" access="r"/>
			<bitfield name="WRPD05" start="21" end="21" access="r"/>
			<bitfield name="WRPD06" start="22" end="22" access="r"/>
			<bitfield name="WRPD07" start="23" end="23" access="r"/>
		</sfrtype>
		<sfr name="DMA_WRPSR" address="0xf0003c5c" sfrtype="DMA_WRPSR_type" description="DMA Wrap Status Register "/>
		<sfr name="MCHK_ID" address="0xf010c208" sfrtype="DMA_ID_type" description="Module Identification Register "/>
		<sfrtype name="MCHK_IR_type">
			<bitfield name="MCHKIN" start="0" end="31" access="w"/>
		</sfrtype>
		<sfr name="MCHK_IR" address="0xf010c210" sfrtype="MCHK_IR_type" description="Memory Checker Input Register "/>
		<sfrtype name="MCHK_RR_type">
			<bitfield name="MCHKR" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MCHK_RR" address="0xf010c214" sfrtype="MCHK_RR_type" description="Memory Checker Result Register "/>
		<sfrtype name="MCHK_WR_type">
			<bitfield name="WO" start="0" end="31" access="w"/>
		</sfrtype>
		<sfr name="MCHK_WR" address="0xf010c220" sfrtype="MCHK_WR_type" description="Memory Checker Write Register "/>
	</group>
	<group name="STM">
		<sfrtype name="STM_CAP_type">
			<bitfield name="STM[55:32]" start="0" end="23" access="r"/>
		</sfrtype>
		<sfr name="STM_CAP" address="0xf000022c" sfrtype="STM_CAP_type" description="STM Timer Capture Register "/>
		<sfrtype name="STM_CLC_type">
			<bitfield name="DISR" start="0" end="0" access="rw"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2" access="rw"/>
			<bitfield name="EDIS" start="3" end="3" access="rw"/>
			<bitfield name="SBWE" start="4" end="4" access="w"/>
			<bitfield name="FSOE" start="5" end="5" access="rw"/>
			<bitfield name="RMC" start="8" end="10" access="rw"/>
		</sfrtype>
		<sfr name="STM_CLC" address="0xf0000200" sfrtype="STM_CLC_type" description="STM Clock Control Register "/>
		<sfrtype name="STM_CMCON_type">
			<bitfield name="MSIZE0" start="0" end="4" access="rw"/>
			<bitfield name="MSTART0" start="8" end="12" access="rw"/>
			<bitfield name="MSIZE1" start="16" end="20" access="rw"/>
			<bitfield name="MSTART1" start="24" end="28" access="rw"/>
		</sfrtype>
		<sfr name="STM_CMCON" address="0xf0000238" sfrtype="STM_CMCON_type" description="STM Compare Match Control Register "/>
		<sfrtype name="STM_CMP0_type">
			<bitfield name="CMPVAL" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="STM_CMP0" address="0xf0000230" sfrtype="STM_CMP0_type" description="STM Compare Register 0 "/>
		<sfr name="STM_CMP1" address="0xf0000234" sfrtype="STM_CMP0_type" description="STM Compare Register 1 "/>
		<sfrtype name="STM_ICR_type">
			<bitfield name="CMP0EN" start="0" end="0" access="rw"/>
			<bitfield name="CMP0IR" start="1" end="1" access="r"/>
			<bitfield name="CMP0OS" start="2" end="2" access="rw"/>
			<bitfield name="CMP1EN" start="4" end="4" access="rw"/>
			<bitfield name="CMP1IR" start="5" end="5" access="r"/>
			<bitfield name="CMP1OS" start="6" end="6" access="rw"/>
		</sfrtype>
		<sfr name="STM_ICR" address="0xf000023c" sfrtype="STM_ICR_type" description="STM Interrupt Control Register "/>
		<sfrtype name="STM_ID_type">
			<bitfield name="MODREV" start="0" end="7" access="r"/>
			<bitfield name="MODNUM" start="8" end="15" access="r"/>
			<bitfield name="MODNUM1" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_ID" address="0xf0000208" sfrtype="STM_ID_type" description="STM Module Identification Register "/>
		<sfrtype name="STM_ISRR_type">
			<bitfield name="CMP0IRR" start="0" end="0" access="w"/>
			<bitfield name="CMP0IRS" start="1" end="1" access="w"/>
			<bitfield name="CMP1IRR" start="2" end="2" access="w"/>
			<bitfield name="CMP1IRS" start="3" end="3" access="w"/>
		</sfrtype>
		<sfr name="STM_ISRR" address="0xf0000240" sfrtype="STM_ISRR_type" description="STM Interrupt Set/Reset Register "/>
		<sfrtype name="STM_SRC0_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="STM_SRC0" address="0xf00002fc" sfrtype="STM_SRC0_type" description="STM Service Request Control Register 0 "/>
		<sfr name="STM_SRC1" address="0xf00002f8" sfrtype="STM_SRC0_type" description="STM Service Request Control Register 1 "/>
		<sfrtype name="STM_TIM0_type">
			<bitfield name="STM[31:0]" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM0" address="0xf0000210" sfrtype="STM_TIM0_type" description="STM Timer Register 0 "/>
		<sfrtype name="STM_TIM1_type">
			<bitfield name="STM[35:4]" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM1" address="0xf0000214" sfrtype="STM_TIM1_type" description="STM Timer Register 1 "/>
		<sfrtype name="STM_TIM2_type">
			<bitfield name="STM[39:8]" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM2" address="0xf0000218" sfrtype="STM_TIM2_type" description="STM Timer Register 2 "/>
		<sfrtype name="STM_TIM3_type">
			<bitfield name="STM[43:12]" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM3" address="0xf000021c" sfrtype="STM_TIM3_type" description="STM Timer Register 3 "/>
		<sfrtype name="STM_TIM4_type">
			<bitfield name="STM[47:16]" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM4" address="0xf0000220" sfrtype="STM_TIM4_type" description="STM Timer Register 4 "/>
		<sfrtype name="STM_TIM5_type">
			<bitfield name="STM[51:20]" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM5" address="0xf0000224" sfrtype="STM_TIM5_type" description="STM Timer Register 5 "/>
		<sfr name="STM_TIM6" address="0xf0000228" sfrtype="STM_CAP_type" description="STM Timer Register 6 "/>
		<alias name="SYSTIME_LOW" definition="STM_TIM0.U"/>
		<alias name="SYSTIME_HIGH" definition="STM_CAP.U"/>
	</group>
	<group name="Cerberus">
		<sfrtype name="CBS_COMDATA_type">
			<bitfield name="DATA" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CBS_COMDATA" address="0xf0000468" sfrtype="CBS_COMDATA_type" description="Communication Mode Data Register "/>
		<sfrtype name="CBS_ICTSA_type">
			<bitfield name="ADDR" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CBS_ICTSA" address="0xf0000488" sfrtype="CBS_ICTSA_type" description="Internally Controlled Trace Source Register "/>
		<sfr name="CBS_ICTTA" address="0xf000048c" sfrtype="CBS_ICTSA_type" description="Internally Controlled Trace Destination Register "/>
		<sfrtype name="CBS_INTMOD_type">
			<bitfield name="SET_CRS" start="0" end="0" access="w"/>
			<bitfield name="SET_CWS" start="1" end="1" access="w"/>
			<bitfield name="SET_CS" start="2" end="2" access="w"/>
			<bitfield name="CLR_CS" start="3" end="3" access="w"/>
			<bitfield name="CHANNEL_P" start="4" end="4" access="w"/>
			<bitfield name="CHANNEL" start="5" end="7" access="rw"/>
			<bitfield name="SET_INT_MOD" start="16" end="16" access="w"/>
			<bitfield name="SET_INT_TRC" start="18" end="18" access="w"/>
			<bitfield name="CLR_INT_TRC" start="19" end="19" access="w"/>
			<bitfield name="TRC_MOD_P" start="20" end="20" access="w"/>
			<bitfield name="TRC_MOD" start="21" end="22" access="rw"/>
			<bitfield name="INT_MOD" start="24" end="24" access="r"/>
			<bitfield name="INT_TRC" start="25" end="25" access="r"/>
		</sfrtype>
		<sfr name="CBS_INTMOD" address="0xf0000484" sfrtype="CBS_INTMOD_type" description="Internal Mode Status and Control Register "/>
		<sfrtype name="CBS_IOSR_type">
			<bitfield name="CRSYNC" start="4" end="4" access="r"/>
			<bitfield name="CWSYNC" start="5" end="5" access="r"/>
			<bitfield name="CW_ACK" start="6" end="6" access="w"/>
			<bitfield name="COM_SYNC" start="7" end="7" access="r"/>
			<bitfield name="HOSTED" start="8" end="8" access="r"/>
			<bitfield name="CHANNEL" start="12" end="14" access="r"/>
		</sfrtype>
		<sfr name="CBS_IOSR" address="0xf000046c" sfrtype="CBS_IOSR_type" description="IOClient Status and Control Register "/>
		<sfrtype name="CBS_JTAGID_type">
			<bitfield name="JTAG_ID" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CBS_JTAGID" address="0xf0000464" sfrtype="CBS_JTAGID_type" description="JTAG Device Identification Register "/>
		<sfrtype name="CBS_MCDBBS_type">
			<bitfield name="BSSB" start="0" end="0" access="rw"/>
			<bitfield name="BSDMA" start="1" end="1" access="rw"/>
			<bitfield name="BSML0" start="2" end="2" access="rw"/>
			<bitfield name="BSML1" start="3" end="3" access="rw"/>
			<bitfield name="BSPCP" start="4" end="4" access="rw"/>
			<bitfield name="BSTC" start="5" end="5" access="rw"/>
			<bitfield name="BSPCPEN" start="6" end="6" access="rw"/>
			<bitfield name="BSHLTEN" start="7" end="7" access="rw"/>
			<bitfield name="BTMCD" start="8" end="8" access="rw"/>
			<bitfield name="BTPCP" start="12" end="12" access="rw"/>
			<bitfield name="BTTC" start="13" end="13" access="rw"/>
			<bitfield name="BTPCPEN" start="14" end="14" access="rw"/>
			<bitfield name="BSP0" start="16" end="16" access="rw"/>
			<bitfield name="BSP1" start="17" end="17" access="rw"/>
			<bitfield name="BTP0" start="18" end="18" access="rw"/>
			<bitfield name="BTP1" start="19" end="19" access="rw"/>
			<bitfield name="BTT" start="20" end="20" access="rw"/>
			<bitfield name="BTPS" start="21" end="22" access="rw"/>
			<bitfield name="BTSS" start="23" end="23" access="rw"/>
			<bitfield name="BTTIEN" start="24" end="24" access="rw"/>
		</sfrtype>
		<sfr name="CBS_MCDBBS" address="0xf0000470" sfrtype="CBS_MCDBBS_type" description="Break Bus Switch Configuration Register "/>
		<sfrtype name="CBS_MCDBBSS_type">
			<bitfield name="BSSSB" start="0" end="0" access="r"/>
			<bitfield name="BSSDMA" start="1" end="1" access="r"/>
			<bitfield name="BSSML0" start="2" end="2" access="r"/>
			<bitfield name="BSSML1" start="3" end="3" access="r"/>
			<bitfield name="BSSPCP" start="4" end="4" access="r"/>
			<bitfield name="BSSTC" start="5" end="5" access="r"/>
			<bitfield name="BSCSB" start="8" end="8" access="r"/>
			<bitfield name="BSCDMA" start="9" end="9" access="r"/>
			<bitfield name="BSCML0" start="10" end="10" access="r"/>
			<bitfield name="BSCML1" start="11" end="11" access="r"/>
			<bitfield name="BSCPCP" start="12" end="12" access="r"/>
			<bitfield name="BSCTC" start="13" end="13" access="r"/>
			<bitfield name="BBS0" start="16" end="16" access="r"/>
			<bitfield name="BBS1" start="17" end="17" access="r"/>
			<bitfield name="BBC0" start="18" end="18" access="r"/>
			<bitfield name="BBC1" start="19" end="19" access="r"/>
			<bitfield name="CAPCLR" start="24" end="24" access="w"/>
		</sfrtype>
		<sfr name="CBS_MCDBBSS" address="0xf0000490" sfrtype="CBS_MCDBBSS_type" description="Break Bus Switch Status Register "/>
		<sfrtype name="CBS_MCDSSG_type">
			<bitfield name="BTSCL" start="0" end="0" access="w"/>
			<bitfield name="SUS_P" start="6" end="6" access="w"/>
			<bitfield name="SUS" start="7" end="7" access="rw"/>
			<bitfield name="BTS_P" start="8" end="8" access="w"/>
			<bitfield name="BTSEN" start="9" end="9" access="rw"/>
			<bitfield name="BTSM" start="10" end="10" access="rw"/>
			<bitfield name="SSSTC" start="16" end="16" access="r"/>
			<bitfield name="SSSSCU" start="18" end="18" access="r"/>
			<bitfield name="SSSMCD" start="19" end="19" access="r"/>
			<bitfield name="SSSBRK" start="22" end="22" access="r"/>
			<bitfield name="SOS" start="24" end="24" access="r"/>
			<bitfield name="SDS" start="25" end="25" access="r"/>
		</sfrtype>
		<sfr name="CBS_MCDSSG" address="0xf0000474" sfrtype="CBS_MCDSSG_type" description="Suspend Source Status and Control Register "/>
		<sfrtype name="CBS_MCDSSGC_type">
			<bitfield name="STC_P" start="0" end="0" access="w"/>
			<bitfield name="STCM" start="1" end="1" access="rw"/>
			<bitfield name="STCTC" start="2" end="2" access="rw"/>
			<bitfield name="STCPCP" start="3" end="3" access="rw"/>
			<bitfield name="STCDMA" start="4" end="4" access="rw"/>
		</sfrtype>
		<sfr name="CBS_MCDSSGC" address="0xf0000494" sfrtype="CBS_MCDSSGC_type" description="Suspend Signal Target Control Register "/>
		<sfrtype name="CBS_OCNTRL_type">
			<bitfield name="OC0_P" start="0" end="0" access="w"/>
			<bitfield name="OC0" start="1" end="1" access="w"/>
			<bitfield name="OC1_P" start="2" end="2" access="w"/>
			<bitfield name="OC1" start="3" end="3" access="w"/>
			<bitfield name="OC2_P" start="4" end="4" access="w"/>
			<bitfield name="OC2" start="5" end="5" access="w"/>
			<bitfield name="OC3_P" start="6" end="6" access="w"/>
			<bitfield name="OC3" start="7" end="7" access="w"/>
			<bitfield name="OC4_P" start="8" end="8" access="w"/>
			<bitfield name="OC4" start="9" end="9" access="w"/>
			<bitfield name="OC5_P" start="10" end="10" access="w"/>
			<bitfield name="OC5" start="11" end="11" access="w"/>
			<bitfield name="WDTSUS_P" start="12" end="12" access="w"/>
			<bitfield name="WDTSUS" start="13" end="13" access="w"/>
			<bitfield name="STABLE_P" start="14" end="14" access="w"/>
			<bitfield name="STABLE" start="15" end="15" access="w"/>
			<bitfield name="OJC0_P" start="16" end="16" access="w"/>
			<bitfield name="OJC0" start="17" end="17" access="w"/>
			<bitfield name="OJC1_P" start="18" end="18" access="w"/>
			<bitfield name="OJC1" start="19" end="19" access="w"/>
			<bitfield name="OJC2_P" start="20" end="20" access="w"/>
			<bitfield name="OJC2" start="21" end="21" access="w"/>
			<bitfield name="OJC3_P" start="22" end="22" access="w"/>
			<bitfield name="OJC3" start="23" end="23" access="w"/>
			<bitfield name="OJC4_P" start="24" end="24" access="w"/>
			<bitfield name="OJC4" start="25" end="25" access="w"/>
			<bitfield name="OJC5_P" start="26" end="26" access="w"/>
			<bitfield name="OJC5" start="27" end="27" access="w"/>
			<bitfield name="OJC6_P" start="28" end="28" access="w"/>
			<bitfield name="OJC6" start="29" end="29" access="w"/>
			<bitfield name="OJC7_P" start="30" end="30" access="w"/>
			<bitfield name="OJC7" start="31" end="31" access="w"/>
		</sfrtype>
		<sfr name="CBS_OCNTRL" address="0xf000047c" sfrtype="CBS_OCNTRL_type" description="OSCU Control Register "/>
		<sfrtype name="CBS_OEC_type">
			<bitfield name="PAT" start="0" end="7" access="w"/>
			<bitfield name="DS" start="8" end="8" access="w"/>
			<bitfield name="IF_LCK_P" start="16" end="16" access="w"/>
			<bitfield name="IF_LCK" start="17" end="17" access="w"/>
			<bitfield name="AUT_OK_P" start="18" end="18" access="w"/>
			<bitfield name="AUT_OK" start="19" end="19" access="w"/>
		</sfrtype>
		<sfr name="CBS_OEC" address="0xf0000478" sfrtype="CBS_OEC_type" description="OCDS Enable Control Register "/>
		<sfrtype name="CBS_OSTATE_type">
			<bitfield name="OEN" start="0" end="0" access="r"/>
			<bitfield name="DJMODE" start="1" end="2" access="r"/>
			<bitfield name="DAPRST" start="3" end="3" access="r"/>
			<bitfield name="ENIDIS" start="4" end="4" access="r"/>
			<bitfield name="EECTRC" start="5" end="5" access="r"/>
			<bitfield name="EECDIS" start="6" end="6" access="r"/>
			<bitfield name="WDTSUS" start="7" end="7" access="r"/>
			<bitfield name="HARR" start="8" end="8" access="r"/>
			<bitfield name="OJC1" start="9" end="9" access="r"/>
			<bitfield name="OJC2" start="10" end="10" access="r"/>
			<bitfield name="OJC3" start="11" end="11" access="r"/>
			<bitfield name="RSTCL0" start="12" end="12" access="r"/>
			<bitfield name="RSTCL1" start="13" end="13" access="r"/>
			<bitfield name="RSTCL3" start="15" end="15" access="r"/>
			<bitfield name="IF_LCK" start="16" end="16" access="r"/>
			<bitfield name="AUT_OK" start="17" end="17" access="r"/>
			<bitfield name="STABLE" start="18" end="18" access="r"/>
		</sfrtype>
		<sfr name="CBS_OSTATE" address="0xf0000480" sfrtype="CBS_OSTATE_type" description="OSCU Status Register "/>
		<sfrtype name="CBS_SRC0_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="11" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="CBS_SRC0" address="0xf00004fc" sfrtype="CBS_SRC0_type" description="Service Request Node1 Control Register "/>
		<sfr name="CBS_SRC1" address="0xf00004f8" sfrtype="CBS_SRC0_type" description="Service Request Node2 Control Register "/>
		<sfrtype name="CBS_TRIG_type">
			<bitfield name="TRG0" start="0" end="0" access="r"/>
			<bitfield name="TRG1" start="1" end="1" access="r"/>
			<bitfield name="TRG2" start="2" end="2" access="r"/>
			<bitfield name="TRG3" start="3" end="3" access="r"/>
			<bitfield name="TRG4" start="4" end="4" access="r"/>
			<bitfield name="TRG5" start="5" end="5" access="r"/>
			<bitfield name="TRG6" start="6" end="6" access="r"/>
			<bitfield name="TRG7" start="7" end="7" access="r"/>
			<bitfield name="TRG8" start="8" end="8" access="r"/>
			<bitfield name="TRG9" start="9" end="9" access="r"/>
			<bitfield name="TRG10" start="10" end="10" access="r"/>
			<bitfield name="TRG11" start="11" end="11" access="r"/>
			<bitfield name="TRG12" start="12" end="12" access="r"/>
			<bitfield name="TRG13" start="13" end="13" access="r"/>
			<bitfield name="TRG14" start="14" end="14" access="r"/>
			<bitfield name="TRG15" start="15" end="15" access="r"/>
			<bitfield name="TRG16" start="16" end="16" access="r"/>
			<bitfield name="TRG17" start="17" end="17" access="r"/>
			<bitfield name="TRG18" start="18" end="18" access="r"/>
			<bitfield name="TRG19" start="19" end="19" access="r"/>
			<bitfield name="TRG20" start="20" end="20" access="r"/>
			<bitfield name="TRG21" start="21" end="21" access="r"/>
			<bitfield name="TRG22" start="22" end="22" access="r"/>
			<bitfield name="TRG23" start="23" end="23" access="r"/>
			<bitfield name="TRG24" start="24" end="24" access="r"/>
			<bitfield name="TRG25" start="25" end="25" access="r"/>
			<bitfield name="TRG26" start="26" end="26" access="r"/>
			<bitfield name="TRG27" start="27" end="27" access="r"/>
			<bitfield name="TRG28" start="28" end="28" access="r"/>
			<bitfield name="TRG29" start="29" end="29" access="r"/>
			<bitfield name="TRG30" start="30" end="30" access="r"/>
			<bitfield name="TRG31" start="31" end="31" access="r"/>
		</sfrtype>
		<sfr name="CBS_TRIG" address="0xf00004a8" sfrtype="CBS_TRIG_type" description="Trigger to Host Register "/>
		<sfrtype name="CBS_TRIGC_type">
			<bitfield name="TRG0" start="0" end="0" access="w"/>
			<bitfield name="TRG1" start="1" end="1" access="w"/>
			<bitfield name="TRG2" start="2" end="2" access="w"/>
			<bitfield name="TRG3" start="3" end="3" access="w"/>
			<bitfield name="TRG4" start="4" end="4" access="w"/>
			<bitfield name="TRG5" start="5" end="5" access="w"/>
			<bitfield name="TRG6" start="6" end="6" access="w"/>
			<bitfield name="TRG7" start="7" end="7" access="w"/>
			<bitfield name="TRG8" start="8" end="8" access="w"/>
			<bitfield name="TRG9" start="9" end="9" access="w"/>
			<bitfield name="TRG10" start="10" end="10" access="w"/>
			<bitfield name="TRG11" start="11" end="11" access="w"/>
			<bitfield name="TRG12" start="12" end="12" access="w"/>
			<bitfield name="TRG13" start="13" end="13" access="w"/>
			<bitfield name="TRG14" start="14" end="14" access="w"/>
			<bitfield name="TRG15" start="15" end="15" access="w"/>
			<bitfield name="TRG16" start="16" end="16" access="w"/>
			<bitfield name="TRG17" start="17" end="17" access="w"/>
			<bitfield name="TRG18" start="18" end="18" access="w"/>
			<bitfield name="TRG19" start="19" end="19" access="w"/>
			<bitfield name="TRG20" start="20" end="20" access="w"/>
			<bitfield name="TRG21" start="21" end="21" access="w"/>
			<bitfield name="TRG22" start="22" end="22" access="w"/>
			<bitfield name="TRG23" start="23" end="23" access="w"/>
			<bitfield name="TRG24" start="24" end="24" access="w"/>
			<bitfield name="TRG25" start="25" end="25" access="w"/>
			<bitfield name="TRG26" start="26" end="26" access="w"/>
			<bitfield name="TRG27" start="27" end="27" access="w"/>
			<bitfield name="TRG28" start="28" end="28" access="w"/>
			<bitfield name="TRG29" start="29" end="29" access="w"/>
			<bitfield name="TRG30" start="30" end="30" access="w"/>
			<bitfield name="TRG31" start="31" end="31" access="w"/>
		</sfrtype>
		<sfr name="CBS_TRIGC" address="0xf00004a4" sfrtype="CBS_TRIGC_type" description="Clear Trigger to Host Register "/>
		<sfr name="CBS_TRIGS" address="0xf00004a0" sfrtype="CBS_TRIGC_type" description="Set Trigger to Host Register "/>
	</group>
	<group name="ASC">
		<sfrtype name="ASC0_BG_type">
			<bitfield name="BR_VALUE" start="0" end="12" access="rw"/>
		</sfrtype>
		<sfr name="ASC0_BG" address="0xf0000a14" sfrtype="ASC0_BG_type" description="Baud Rate Timer/Reload Register "/>
		<sfrtype name="ASC0_CLC_type">
			<bitfield name="DISR" start="0" end="0" access="rw"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2" access="rw"/>
			<bitfield name="EDIS" start="3" end="3" access="rw"/>
			<bitfield name="SBWE" start="4" end="4" access="w"/>
			<bitfield name="FSOE" start="5" end="5" access="rw"/>
			<bitfield name="RMC" start="8" end="15" access="rw"/>
		</sfrtype>
		<sfr name="ASC0_CLC" address="0xf0000a00" sfrtype="ASC0_CLC_type" description="ASC0 Clock Control Register "/>
		<sfrtype name="ASC0_CON_type">
			<bitfield name="M" start="0" end="2" access="rw"/>
			<bitfield name="STP" start="3" end="3" access="rw"/>
			<bitfield name="REN" start="4" end="4" access="rw"/>
			<bitfield name="PEN" start="5" end="5" access="rw"/>
			<bitfield name="FEN" start="6" end="6" access="rw"/>
			<bitfield name="OEN" start="7" end="7" access="rw"/>
			<bitfield name="PE" start="8" end="8" access="rw"/>
			<bitfield name="FE" start="9" end="9" access="rw"/>
			<bitfield name="OE" start="10" end="10" access="rw"/>
			<bitfield name="FDE" start="11" end="11" access="rw"/>
			<bitfield name="ODD" start="12" end="12" access="rw"/>
			<bitfield name="BRS" start="13" end="13" access="rw"/>
			<bitfield name="LB" start="14" end="14" access="rw"/>
			<bitfield name="R" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="ASC0_CON" address="0xf0000a10" sfrtype="ASC0_CON_type" description="Control Register "/>
		<sfrtype name="ASC0_ESRC_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="ASC0_ESRC" address="0xf0000af8" sfrtype="ASC0_ESRC_type" description="Error Interrupt Service Request Control Register "/>
		<sfrtype name="ASC0_FDV_type">
			<bitfield name="FD_VALUE" start="0" end="8" access="rw"/>
		</sfrtype>
		<sfr name="ASC0_FDV" address="0xf0000a18" sfrtype="ASC0_FDV_type" description="Fractional Divider Register "/>
		<sfrtype name="ASC0_ID_type">
			<bitfield name="MODREV" start="0" end="7" access="r"/>
			<bitfield name="MODNUM" start="8" end="15" access="r"/>
		</sfrtype>
		<sfr name="ASC0_ID" address="0xf0000a08" sfrtype="ASC0_ID_type" description="Module Identification Register "/>
		<sfrtype name="ASC0_PISEL_type">
			<bitfield name="RIS" start="0" end="0" access="rw"/>
		</sfrtype>
		<sfr name="ASC0_PISEL" address="0xf0000a04" sfrtype="ASC0_PISEL_type" description="ASC0 Peripheral Input Select Register "/>
		<sfrtype name="ASC0_RBUF_type">
			<bitfield name="RD_VALUE" start="0" end="8" access="r"/>
		</sfrtype>
		<sfr name="ASC0_RBUF" address="0xf0000a24" sfrtype="ASC0_RBUF_type" description="Receive Buffer Register "/>
		<sfr name="ASC0_RSRC" address="0xf0000af4" sfrtype="ASC0_ESRC_type" description="Receive Interrupt Service Request Control Register "/>
		<sfr name="ASC0_TBSRC" address="0xf0000afc" sfrtype="ASC0_ESRC_type" description="Transmit Buffer Interrupt Service Request Control Register "/>
		<sfrtype name="ASC0_TBUF_type">
			<bitfield name="TD_VALUE" start="0" end="8" access="rw"/>
		</sfrtype>
		<sfr name="ASC0_TBUF" address="0xf0000a20" sfrtype="ASC0_TBUF_type" description="Transmit Buffer Register "/>
		<sfr name="ASC0_TSRC" address="0xf0000af0" sfrtype="ASC0_ESRC_type" description="Transmit Interrupt Service Request Control Register "/>
		<sfrtype name="ASC0_WHBCON_type">
			<bitfield name="CLRREN" start="4" end="4" access="w"/>
			<bitfield name="SETREN" start="5" end="5" access="w"/>
			<bitfield name="CLRPE" start="8" end="8" access="w"/>
			<bitfield name="CLRFE" start="9" end="9" access="w"/>
			<bitfield name="CLROE" start="10" end="10" access="w"/>
			<bitfield name="SETPE" start="11" end="11" access="w"/>
			<bitfield name="SETFE" start="12" end="12" access="w"/>
			<bitfield name="SETOE" start="13" end="13" access="w"/>
		</sfrtype>
		<sfr name="ASC0_WHBCON" address="0xf0000a50" sfrtype="ASC0_WHBCON_type" description="Write Hardware Bits Control Register "/>
		<sfr name="ASC1_BG" address="0xf0000b14" sfrtype="ASC0_BG_type" description="Baud Rate Timer/Reload Register "/>
		<sfr name="ASC1_CON" address="0xf0000b10" sfrtype="ASC0_CON_type" description="Control Register "/>
		<sfr name="ASC1_ESRC" address="0xf0000bf8" sfrtype="ASC0_ESRC_type" description="Error Interrupt Service Request Control Register "/>
		<sfr name="ASC1_FDV" address="0xf0000b18" sfrtype="ASC0_FDV_type" description="Fractional Divider Register "/>
		<sfr name="ASC1_ID" address="0xf0000b08" sfrtype="ASC0_ID_type" description="Module Identification Register "/>
		<sfr name="ASC1_PISEL" address="0xf0000b04" sfrtype="ASC0_PISEL_type" description="ASC1 Peripheral Input Select Register "/>
		<sfr name="ASC1_RBUF" address="0xf0000b24" sfrtype="ASC0_RBUF_type" description="Receive Buffer Register "/>
		<sfr name="ASC1_RSRC" address="0xf0000bf4" sfrtype="ASC0_ESRC_type" description="Receive Interrupt Service Request Control Register "/>
		<sfr name="ASC1_TBSRC" address="0xf0000bfc" sfrtype="ASC0_ESRC_type" description="Transmit Buffer Interrupt Service Request Control Register "/>
		<sfr name="ASC1_TBUF" address="0xf0000b20" sfrtype="ASC0_TBUF_type" description="Transmit Buffer Register "/>
		<sfr name="ASC1_TSRC" address="0xf0000bf0" sfrtype="ASC0_ESRC_type" description="Transmit Interrupt Service Request Control Register "/>
		<sfr name="ASC1_WHBCON" address="0xf0000b50" sfrtype="ASC0_WHBCON_type" description="Write Hardware Bits Control Register "/>
	</group>
	<group name="SSC">
		<sfrtype name="SSC0_BR_type">
			<bitfield name="BR_VALUE" start="0" end="15" access="rw"/>
		</sfrtype>
		<sfr name="SSC0_BR" address="0xf0100114" sfrtype="SSC0_BR_type" description="Baud Rate Timer Reload Register "/>
		<sfrtype name="SSC0_CLC_type">
			<bitfield name="DISR" start="0" end="0" access="rw"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2" access="rw"/>
			<bitfield name="EDIS" start="3" end="3" access="rw"/>
			<bitfield name="SBWE" start="4" end="4" access="w"/>
			<bitfield name="FSOE" start="5" end="5" access="rw"/>
		</sfrtype>
		<sfr name="SSC0_CLC" address="0xf0100100" sfrtype="SSC0_CLC_type" description="SSC0_Clock Control Register "/>
		<sfrtype name="SSC0_CON_type">
			<bitfield name="BM" start="0" end="3" access="rw"/>
			<bitfield name="HB" start="4" end="4" access="rw"/>
			<bitfield name="PH" start="5" end="5" access="rw"/>
			<bitfield name="PO" start="6" end="6" access="rw"/>
			<bitfield name="LB" start="7" end="7" access="rw"/>
			<bitfield name="TEN" start="8" end="8" access="rw"/>
			<bitfield name="REN" start="9" end="9" access="rw"/>
			<bitfield name="PEN" start="10" end="10" access="rw"/>
			<bitfield name="BEN" start="11" end="11" access="rw"/>
			<bitfield name="AREN" start="12" end="12" access="rw"/>
			<bitfield name="MS" start="14" end="14" access="rw"/>
			<bitfield name="EN" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="SSC0_CON" address="0xf0100110" sfrtype="SSC0_CON_type" description="Control Register "/>
		<sfrtype name="SSC0_EFM_type">
			<bitfield name="CLRTE" start="8" end="8" access="w"/>
			<bitfield name="CLRRE" start="9" end="9" access="w"/>
			<bitfield name="CLRPE" start="10" end="10" access="w"/>
			<bitfield name="CLRBE" start="11" end="11" access="w"/>
			<bitfield name="SETTE" start="12" end="12" access="w"/>
			<bitfield name="SETRE" start="13" end="13" access="w"/>
			<bitfield name="SETPE" start="14" end="14" access="w"/>
			<bitfield name="SETBE" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="SSC0_EFM" address="0xf010012c" sfrtype="SSC0_EFM_type" description="Error Flag Modification Register "/>
		<sfrtype name="SSC0_ESRC_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="SSC0_ESRC" address="0xf01001fc" sfrtype="SSC0_ESRC_type" description="Error Interrupt Service Request Control Register "/>
		<sfrtype name="SSC0_FDR_type">
			<bitfield name="STEP" start="0" end="9" access="rw"/>
			<bitfield name="SM" start="11" end="11" access="rw"/>
			<bitfield name="SC" start="12" end="13" access="rw"/>
			<bitfield name="DM" start="14" end="15" access="rw"/>
			<bitfield name="RESULT" start="16" end="25" access="r"/>
			<bitfield name="SUSACK" start="28" end="28" access="r"/>
			<bitfield name="SUSREQ" start="29" end="29" access="r"/>
			<bitfield name="ENHW" start="30" end="30" access="rw"/>
			<bitfield name="DISCLK" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="SSC0_FDR" address="0xf010010c" sfrtype="SSC0_FDR_type" description="SSC0 Fractional Divider Register "/>
		<sfrtype name="SSC0_ID_type">
			<bitfield name="MODREV" start="0" end="7" access="r"/>
			<bitfield name="MODNUM" start="8" end="15" access="r"/>
		</sfrtype>
		<sfr name="SSC0_ID" address="0xf0100108" sfrtype="SSC0_ID_type" description="Module Identification Register "/>
		<sfrtype name="SSC0_PISEL_type">
			<bitfield name="MRIS" start="0" end="0" access="rw"/>
			<bitfield name="SRIS" start="1" end="1" access="rw"/>
			<bitfield name="SCIS" start="2" end="2" access="rw"/>
			<bitfield name="SLSIS" start="3" end="5" access="rw"/>
			<bitfield name="STIP" start="8" end="8" access="rw"/>
		</sfrtype>
		<sfr name="SSC0_PISEL" address="0xf0100104" sfrtype="SSC0_PISEL_type" description="Port Input Select Register "/>
		<sfrtype name="SSC0_RB_type">
			<bitfield name="RB_VALUE" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="SSC0_RB" address="0xf0100124" sfrtype="SSC0_RB_type" description="Receive Buffer Register "/>
		<sfr name="SSC0_RSRC" address="0xf01001f8" sfrtype="SSC0_ESRC_type" description="Receive Interrupt Service Request Control Register "/>
		<sfrtype name="SSC0_SSOC_type">
			<bitfield name="AOL0" start="0" end="0" access="rw"/>
			<bitfield name="AOL1" start="1" end="1" access="rw"/>
			<bitfield name="AOL2" start="2" end="2" access="rw"/>
			<bitfield name="AOL3" start="3" end="3" access="rw"/>
			<bitfield name="AOL4" start="4" end="4" access="rw"/>
			<bitfield name="AOL5" start="5" end="5" access="rw"/>
			<bitfield name="AOL6" start="6" end="6" access="rw"/>
			<bitfield name="AOL7" start="7" end="7" access="rw"/>
			<bitfield name="OEN0" start="8" end="8" access="rw"/>
			<bitfield name="OEN1" start="9" end="9" access="rw"/>
			<bitfield name="OEN2" start="10" end="10" access="rw"/>
			<bitfield name="OEN3" start="11" end="11" access="rw"/>
			<bitfield name="OEN4" start="12" end="12" access="rw"/>
			<bitfield name="OEN5" start="13" end="13" access="rw"/>
			<bitfield name="OEN6" start="14" end="14" access="rw"/>
			<bitfield name="OEN7" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="SSC0_SSOC" address="0xf0100118" sfrtype="SSC0_SSOC_type" description="Slave Select Output Control Register "/>
		<sfrtype name="SSC0_SSOTC_type">
			<bitfield name="LEAD" start="0" end="1" access="rw"/>
			<bitfield name="TRAIL" start="2" end="3" access="rw"/>
			<bitfield name="INACT" start="4" end="5" access="rw"/>
			<bitfield name="SLSO7MOD" start="8" end="8" access="rw"/>
		</sfrtype>
		<sfr name="SSC0_SSOTC" address="0xf010011c" sfrtype="SSC0_SSOTC_type" description="Slave Select Output Timing Control Register "/>
		<sfrtype name="SSC0_STAT_type">
			<bitfield name="BC" start="0" end="3" access="r"/>
			<bitfield name="TE" start="8" end="8" access="r"/>
			<bitfield name="RE" start="9" end="9" access="r"/>
			<bitfield name="PE" start="10" end="10" access="r"/>
			<bitfield name="BE" start="11" end="11" access="r"/>
			<bitfield name="BSY" start="12" end="12" access="r"/>
		</sfrtype>
		<sfr name="SSC0_STAT" address="0xf0100128" sfrtype="SSC0_STAT_type" description="Status Register "/>
		<sfrtype name="SSC0_TB_type">
			<bitfield name="TB_VALUE" start="0" end="15" access="rw"/>
		</sfrtype>
		<sfr name="SSC0_TB" address="0xf0100120" sfrtype="SSC0_TB_type" description="Transmit Buffer Register "/>
		<sfr name="SSC0_TSRC" address="0xf01001f4" sfrtype="SSC0_ESRC_type" description="Transmit Interrupt Service Request Control Register "/>
		<sfr name="SSC1_BR" address="0xf0100214" sfrtype="SSC0_BR_type" description="Baud Rate Timer Reload Register "/>
		<sfr name="SSC1_CLC" address="0xf0100200" sfrtype="SSC0_CLC_type" description="SSC1 Clock Control Register "/>
		<sfr name="SSC1_CON" address="0xf0100210" sfrtype="SSC0_CON_type" description="Control Register "/>
		<sfr name="SSC1_EFM" address="0xf010022c" sfrtype="SSC0_EFM_type" description="Error Flag Modification Register "/>
		<sfr name="SSC1_ESRC" address="0xf01002fc" sfrtype="SSC0_ESRC_type" description="Error Interrupt Service Request Control Register "/>
		<sfr name="SSC1_FDR" address="0xf010020c" sfrtype="SSC0_FDR_type" description="SSC1 Fractional Divider Register "/>
		<sfr name="SSC1_ID" address="0xf0100208" sfrtype="SSC0_ID_type" description="Module Identification Register "/>
		<sfr name="SSC1_PISEL" address="0xf0100204" sfrtype="SSC0_PISEL_type" description="Port Input Select Register "/>
		<sfr name="SSC1_RB" address="0xf0100224" sfrtype="SSC0_RB_type" description="Receive Buffer Register "/>
		<sfr name="SSC1_RSRC" address="0xf01002f8" sfrtype="SSC0_ESRC_type" description="Receive Interrupt Service Request Control Register "/>
		<sfr name="SSC1_SSOC" address="0xf0100218" sfrtype="SSC0_SSOC_type" description="Slave Select Output Control Register "/>
		<sfr name="SSC1_SSOTC" address="0xf010021c" sfrtype="SSC0_SSOTC_type" description="Slave Select Output Timing Control Register "/>
		<sfr name="SSC1_STAT" address="0xf0100228" sfrtype="SSC0_STAT_type" description="Status Register "/>
		<sfr name="SSC1_TB" address="0xf0100220" sfrtype="SSC0_TB_type" description="Transmit Buffer Register "/>
		<sfr name="SSC1_TSRC" address="0xf01002f4" sfrtype="SSC0_ESRC_type" description="Transmit Interrupt Service Request Control Register "/>
	</group>
	<group name="MSC">
		<sfrtype name="MSC0_CLC_type">
			<bitfield name="DISR" start="0" end="0" access="rw"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2" access="rw"/>
			<bitfield name="EDIS" start="3" end="3" access="rw"/>
			<bitfield name="SBWE" start="4" end="4" access="w"/>
			<bitfield name="FSOE" start="5" end="5" access="rw"/>
		</sfrtype>
		<sfr name="MSC0_CLC" address="0xf0000800" sfrtype="MSC0_CLC_type" description="MSC0 Clock Control Register "/>
		<sfrtype name="MSC0_DC_type">
			<bitfield name="DCL" start="0" end="15" access="rw"/>
			<bitfield name="DCH" start="16" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MSC0_DC" address="0xf0000820" sfrtype="MSC0_DC_type" description="Downstream Command Register "/>
		<sfrtype name="MSC0_DD_type">
			<bitfield name="DDL" start="0" end="15" access="rw"/>
			<bitfield name="DDH" start="16" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MSC0_DD" address="0xf000081c" sfrtype="MSC0_DD_type" description="Downstream Data Register "/>
		<sfrtype name="MSC0_DSC_type">
			<bitfield name="TM" start="0" end="0" access="rw"/>
			<bitfield name="CP" start="1" end="1" access="r"/>
			<bitfield name="DP" start="2" end="2" access="r"/>
			<bitfield name="NDBL" start="3" end="7" access="rw"/>
			<bitfield name="NDBH" start="8" end="12" access="rw"/>
			<bitfield name="ENSELL" start="13" end="13" access="rw"/>
			<bitfield name="ENSELH" start="14" end="14" access="rw"/>
			<bitfield name="DSDIS" start="15" end="15" access="r"/>
			<bitfield name="NBC" start="16" end="21" access="rw"/>
			<bitfield name="PPD" start="24" end="28" access="rw"/>
		</sfrtype>
		<sfr name="MSC0_DSC" address="0xf0000814" sfrtype="MSC0_DSC_type" description="Downstream Control Register "/>
		<sfrtype name="MSC0_DSDSH_type">
			<bitfield name="SH0" start="0" end="1" access="rw"/>
			<bitfield name="SH1" start="2" end="3" access="rw"/>
			<bitfield name="SH2" start="4" end="5" access="rw"/>
			<bitfield name="SH3" start="6" end="7" access="rw"/>
			<bitfield name="SH4" start="8" end="9" access="rw"/>
			<bitfield name="SH5" start="10" end="11" access="rw"/>
			<bitfield name="SH6" start="12" end="13" access="rw"/>
			<bitfield name="SH7" start="14" end="15" access="rw"/>
			<bitfield name="SH8" start="16" end="17" access="rw"/>
			<bitfield name="SH9" start="18" end="19" access="rw"/>
			<bitfield name="SH10" start="20" end="21" access="rw"/>
			<bitfield name="SH11" start="22" end="23" access="rw"/>
			<bitfield name="SH12" start="24" end="25" access="rw"/>
			<bitfield name="SH13" start="26" end="27" access="rw"/>
			<bitfield name="SH14" start="28" end="29" access="rw"/>
			<bitfield name="SH15" start="30" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MSC0_DSDSH" address="0xf0000828" sfrtype="MSC0_DSDSH_type" description="Downstream Select Data Source High Register "/>
		<sfrtype name="MSC0_DSDSL_type">
			<bitfield name="SL0" start="0" end="1" access="rw"/>
			<bitfield name="SL1" start="2" end="3" access="rw"/>
			<bitfield name="SL2" start="4" end="5" access="rw"/>
			<bitfield name="SL3" start="6" end="7" access="rw"/>
			<bitfield name="SL4" start="8" end="9" access="rw"/>
			<bitfield name="SL5" start="10" end="11" access="rw"/>
			<bitfield name="SL6" start="12" end="13" access="rw"/>
			<bitfield name="SL7" start="14" end="15" access="rw"/>
			<bitfield name="SL8" start="16" end="17" access="rw"/>
			<bitfield name="SL9" start="18" end="19" access="rw"/>
			<bitfield name="SL10" start="20" end="21" access="rw"/>
			<bitfield name="SL11" start="22" end="23" access="rw"/>
			<bitfield name="SL12" start="24" end="25" access="rw"/>
			<bitfield name="SL13" start="26" end="27" access="rw"/>
			<bitfield name="SL14" start="28" end="29" access="rw"/>
			<bitfield name="SL15" start="30" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MSC0_DSDSL" address="0xf0000824" sfrtype="MSC0_DSDSL_type" description="Downstream Select Data Source Low Register "/>
		<sfrtype name="MSC0_DSS_type">
			<bitfield name="PFC" start="0" end="3" access="r"/>
			<bitfield name="NPTF" start="8" end="11" access="rw"/>
			<bitfield name="DC" start="16" end="22" access="r"/>
			<bitfield name="DFA" start="24" end="24" access="r"/>
			<bitfield name="CFA" start="25" end="25" access="r"/>
		</sfrtype>
		<sfr name="MSC0_DSS" address="0xf0000818" sfrtype="MSC0_DSS_type" description="Downstream Status Register "/>
		<sfrtype name="MSC0_ESR_type">
			<bitfield name="ENL0" start="0" end="0" access="rw"/>
			<bitfield name="ENL1" start="1" end="1" access="rw"/>
			<bitfield name="ENL2" start="2" end="2" access="rw"/>
			<bitfield name="ENL3" start="3" end="3" access="rw"/>
			<bitfield name="ENL4" start="4" end="4" access="rw"/>
			<bitfield name="ENL5" start="5" end="5" access="rw"/>
			<bitfield name="ENL6" start="6" end="6" access="rw"/>
			<bitfield name="ENL7" start="7" end="7" access="rw"/>
			<bitfield name="ENL8" start="8" end="8" access="rw"/>
			<bitfield name="ENL9" start="9" end="9" access="rw"/>
			<bitfield name="ENL10" start="10" end="10" access="rw"/>
			<bitfield name="ENL11" start="11" end="11" access="rw"/>
			<bitfield name="ENL12" start="12" end="12" access="rw"/>
			<bitfield name="ENL13" start="13" end="13" access="rw"/>
			<bitfield name="ENL14" start="14" end="14" access="rw"/>
			<bitfield name="ENL15" start="15" end="15" access="rw"/>
			<bitfield name="ENH0" start="16" end="16" access="rw"/>
			<bitfield name="ENH1" start="17" end="17" access="rw"/>
			<bitfield name="ENH2" start="18" end="18" access="rw"/>
			<bitfield name="ENH3" start="19" end="19" access="rw"/>
			<bitfield name="ENH4" start="20" end="20" access="rw"/>
			<bitfield name="ENH5" start="21" end="21" access="rw"/>
			<bitfield name="ENH6" start="22" end="22" access="rw"/>
			<bitfield name="ENH7" start="23" end="23" access="rw"/>
			<bitfield name="ENH8" start="24" end="24" access="rw"/>
			<bitfield name="ENH9" start="25" end="25" access="rw"/>
			<bitfield name="ENH10" start="26" end="26" access="rw"/>
			<bitfield name="ENH11" start="27" end="27" access="rw"/>
			<bitfield name="ENH12" start="28" end="28" access="rw"/>
			<bitfield name="ENH13" start="29" end="29" access="rw"/>
			<bitfield name="ENH14" start="30" end="30" access="rw"/>
			<bitfield name="ENH15" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MSC0_ESR" address="0xf000082c" sfrtype="MSC0_ESR_type" description="Emergency Stop Register "/>
		<sfrtype name="MSC0_FDR_type">
			<bitfield name="STEP" start="0" end="9" access="rw"/>
			<bitfield name="SM" start="11" end="11" access="rw"/>
			<bitfield name="SC" start="12" end="13" access="rw"/>
			<bitfield name="DM" start="14" end="15" access="rw"/>
			<bitfield name="RESULT" start="16" end="25" access="r"/>
			<bitfield name="SUSACK" start="28" end="28" access="r"/>
			<bitfield name="SUSREQ" start="29" end="29" access="r"/>
			<bitfield name="ENHW" start="30" end="30" access="rw"/>
			<bitfield name="DISCLK" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MSC0_FDR" address="0xf000080c" sfrtype="MSC0_FDR_type" description="MSC0 Fractional Divider Register "/>
		<sfrtype name="MSC0_ICR_type">
			<bitfield name="EDIP" start="0" end="1" access="rw"/>
			<bitfield name="EDIE" start="2" end="3" access="rw"/>
			<bitfield name="ECIP" start="4" end="5" access="rw"/>
			<bitfield name="ECIE" start="7" end="7" access="rw"/>
			<bitfield name="TFIP" start="8" end="9" access="rw"/>
			<bitfield name="TFIE" start="11" end="11" access="rw"/>
			<bitfield name="RDIP" start="12" end="13" access="rw"/>
			<bitfield name="RDIE" start="14" end="15" access="rw"/>
		</sfrtype>
		<sfr name="MSC0_ICR" address="0xf0000840" sfrtype="MSC0_ICR_type" description="Interrupt Control Register "/>
		<sfrtype name="MSC0_ID_type">
			<bitfield name="MODREV" start="0" end="7" access="r"/>
			<bitfield name="MODNUM" start="8" end="15" access="r"/>
			<bitfield name="MODNUM1" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="MSC0_ID" address="0xf0000808" sfrtype="MSC0_ID_type" description="Module Identification Register "/>
		<sfrtype name="MSC0_ISC_type">
			<bitfield name="CDEDI" start="0" end="0" access="w"/>
			<bitfield name="CDECI" start="1" end="1" access="w"/>
			<bitfield name="CDTFI" start="2" end="2" access="w"/>
			<bitfield name="CURDI" start="3" end="3" access="w"/>
			<bitfield name="CDP" start="4" end="4" access="w"/>
			<bitfield name="CCP" start="5" end="5" access="w"/>
			<bitfield name="CDDIS" start="6" end="6" access="w"/>
			<bitfield name="SDEDI" start="16" end="16" access="w"/>
			<bitfield name="SDECI" start="17" end="17" access="w"/>
			<bitfield name="SDTFI" start="18" end="18" access="w"/>
			<bitfield name="SURDI" start="19" end="19" access="w"/>
			<bitfield name="SDP" start="20" end="20" access="w"/>
			<bitfield name="SCP" start="21" end="21" access="w"/>
			<bitfield name="SDDIS" start="22" end="22" access="w"/>
		</sfrtype>
		<sfr name="MSC0_ISC" address="0xf0000848" sfrtype="MSC0_ISC_type" description="Interrupt Set Clear Register "/>
		<sfrtype name="MSC0_ISR_type">
			<bitfield name="DEDI" start="0" end="0" access="r"/>
			<bitfield name="DECI" start="1" end="1" access="r"/>
			<bitfield name="DTFI" start="2" end="2" access="r"/>
			<bitfield name="URDI" start="3" end="3" access="r"/>
		</sfrtype>
		<sfr name="MSC0_ISR" address="0xf0000844" sfrtype="MSC0_ISR_type" description="Interrupt Status Register "/>
		<sfrtype name="MSC0_OCR_type">
			<bitfield name="CLP" start="0" end="0" access="rw"/>
			<bitfield name="SLP" start="1" end="1" access="rw"/>
			<bitfield name="CSLP" start="2" end="2" access="rw"/>
			<bitfield name="ILP" start="3" end="3" access="rw"/>
			<bitfield name="CLKCTRL" start="8" end="8" access="rw"/>
			<bitfield name="CSL" start="9" end="10" access="rw"/>
			<bitfield name="CSH" start="11" end="12" access="rw"/>
			<bitfield name="CSC" start="13" end="14" access="rw"/>
			<bitfield name="SDISEL" start="16" end="18" access="rw"/>
		</sfrtype>
		<sfr name="MSC0_OCR" address="0xf000084c" sfrtype="MSC0_OCR_type" description="Output Control Register "/>
		<sfrtype name="MSC0_SRC0_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="MSC0_SRC0" address="0xf00008fc" sfrtype="MSC0_SRC0_type" description="MSC0 Service Request Control Register 0 "/>
		<sfr name="MSC0_SRC1" address="0xf00008f8" sfrtype="MSC0_SRC0_type" description="MSC0 Service Request Control Register 1 "/>
		<sfrtype name="MSC0_UD0_type">
			<bitfield name="DATA" start="0" end="7" access="r"/>
			<bitfield name="V" start="16" end="16" access="r"/>
			<bitfield name="P" start="17" end="17" access="r"/>
			<bitfield name="C" start="18" end="18" access="w"/>
			<bitfield name="LABF" start="19" end="20" access="r"/>
			<bitfield name="IPF" start="21" end="21" access="r"/>
			<bitfield name="PERR" start="22" end="22" access="r"/>
		</sfrtype>
		<sfr name="MSC0_UD0" address="0xf0000830" sfrtype="MSC0_UD0_type" description="Upstream Data Register 0 "/>
		<sfr name="MSC0_UD1" address="0xf0000834" sfrtype="MSC0_UD0_type" description="Upstream Data Register 1 "/>
		<sfr name="MSC0_UD2" address="0xf0000838" sfrtype="MSC0_UD0_type" description="Upstream Data Register 2 "/>
		<sfr name="MSC0_UD3" address="0xf000083c" sfrtype="MSC0_UD0_type" description="Upstream Data Register 3 "/>
		<sfrtype name="MSC0_USR_type">
			<bitfield name="UFT" start="0" end="0" access="rw"/>
			<bitfield name="URR" start="1" end="3" access="rw"/>
			<bitfield name="PCTR" start="4" end="4" access="rw"/>
			<bitfield name="UC" start="16" end="20" access="r"/>
		</sfrtype>
		<sfr name="MSC0_USR" address="0xf0000810" sfrtype="MSC0_USR_type" description="Upstream Status Register "/>
	</group>
	<group name="CAN">
		<sfrtype name="CAN_CLC_type">
			<bitfield name="DISR" start="0" end="0" access="rw"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2" access="rw"/>
			<bitfield name="EDIS" start="3" end="3" access="rw"/>
			<bitfield name="SBWE" start="4" end="4" access="w"/>
			<bitfield name="FSOE" start="5" end="5" access="rw"/>
		</sfrtype>
		<sfr name="CAN_CLC" address="0xf0004000" sfrtype="CAN_CLC_type" description="CAN Clock Control Register "/>
		<sfrtype name="CAN_FDR_type">
			<bitfield name="STEP" start="0" end="9" access="rw"/>
			<bitfield name="SM" start="11" end="11" access="rw"/>
			<bitfield name="SC" start="12" end="13" access="rw"/>
			<bitfield name="DM" start="14" end="15" access="rw"/>
			<bitfield name="RESULT" start="16" end="25" access="r"/>
			<bitfield name="SUSACK" start="28" end="28" access="r"/>
			<bitfield name="SUSREQ" start="29" end="29" access="r"/>
			<bitfield name="ENHW" start="30" end="30" access="rw"/>
			<bitfield name="DISCLK" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CAN_FDR" address="0xf000400c" sfrtype="CAN_FDR_type" description="CAN Fractional Divider Register "/>
		<sfrtype name="CAN_LIST0_type">
			<bitfield name="BEGIN" start="0" end="7" access="r"/>
			<bitfield name="END" start="8" end="15" access="r"/>
			<bitfield name="SIZE" start="16" end="23" access="r"/>
			<bitfield name="EMPTY" start="24" end="24" access="r"/>
		</sfrtype>
		<sfr name="CAN_LIST0" address="0xf0004100" sfrtype="CAN_LIST0_type" description="List Register 0 "/>
		<sfr name="CAN_LIST1" address="0xf0004104" sfrtype="CAN_LIST0_type" description="List Register 1 "/>
		<sfr name="CAN_LIST2" address="0xf0004108" sfrtype="CAN_LIST0_type" description="List Register 2 "/>
		<sfr name="CAN_LIST3" address="0xf000410c" sfrtype="CAN_LIST0_type" description="List Register 3 "/>
		<sfr name="CAN_LIST4" address="0xf0004110" sfrtype="CAN_LIST0_type" description="List Register 4 "/>
		<sfr name="CAN_LIST5" address="0xf0004114" sfrtype="CAN_LIST0_type" description="List Register 5 "/>
		<sfr name="CAN_LIST6" address="0xf0004118" sfrtype="CAN_LIST0_type" description="List Register 6 "/>
		<sfr name="CAN_LIST7" address="0xf000411c" sfrtype="CAN_LIST0_type" description="List Register 7 "/>
		<sfrtype name="CAN_MCR_type">
			<bitfield name="MPSEL" start="12" end="15" access="rw"/>
		</sfrtype>
		<sfr name="CAN_MCR" address="0xf00041c8" sfrtype="CAN_MCR_type" description="Module Control Register "/>
		<sfrtype name="CAN_MITR_type">
			<bitfield name="IT" start="0" end="15" access="w"/>
		</sfrtype>
		<sfr name="CAN_MITR" address="0xf00041cc" sfrtype="CAN_MITR_type" description="Module Interrupt Trigger Register "/>
		<sfrtype name="CAN_MOAMR0_type">
			<bitfield name="AM" start="0" end="28" access="rw"/>
			<bitfield name="MIDE" start="29" end="29" access="rw"/>
		</sfrtype>
		<sfr name="CAN_MOAMR0" address="0xf000500c" sfrtype="CAN_MOAMR0_type" description="Message Object 0 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR1" address="0xf000502c" sfrtype="CAN_MOAMR0_type" description="Message Object 1 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR10" address="0xf000514c" sfrtype="CAN_MOAMR0_type" description="Message Object 10 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR11" address="0xf000516c" sfrtype="CAN_MOAMR0_type" description="Message Object 11 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR12" address="0xf000518c" sfrtype="CAN_MOAMR0_type" description="Message Object 12 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR13" address="0xf00051ac" sfrtype="CAN_MOAMR0_type" description="Message Object 13 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR14" address="0xf00051cc" sfrtype="CAN_MOAMR0_type" description="Message Object 14 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR15" address="0xf00051ec" sfrtype="CAN_MOAMR0_type" description="Message Object 15 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR16" address="0xf000520c" sfrtype="CAN_MOAMR0_type" description="Message Object 16 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR17" address="0xf000522c" sfrtype="CAN_MOAMR0_type" description="Message Object 17 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR18" address="0xf000524c" sfrtype="CAN_MOAMR0_type" description="Message Object 18 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR19" address="0xf000526c" sfrtype="CAN_MOAMR0_type" description="Message Object 19 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR2" address="0xf000504c" sfrtype="CAN_MOAMR0_type" description="Message Object 2 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR20" address="0xf000528c" sfrtype="CAN_MOAMR0_type" description="Message Object 20 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR21" address="0xf00052ac" sfrtype="CAN_MOAMR0_type" description="Message Object 21 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR22" address="0xf00052cc" sfrtype="CAN_MOAMR0_type" description="Message Object 22 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR23" address="0xf00052ec" sfrtype="CAN_MOAMR0_type" description="Message Object 23 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR24" address="0xf000530c" sfrtype="CAN_MOAMR0_type" description="Message Object 24 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR25" address="0xf000532c" sfrtype="CAN_MOAMR0_type" description="Message Object 25 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR26" address="0xf000534c" sfrtype="CAN_MOAMR0_type" description="Message Object 26 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR27" address="0xf000536c" sfrtype="CAN_MOAMR0_type" description="Message Object 27 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR28" address="0xf000538c" sfrtype="CAN_MOAMR0_type" description="Message Object 28 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR29" address="0xf00053ac" sfrtype="CAN_MOAMR0_type" description="Message Object 29 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR3" address="0xf000506c" sfrtype="CAN_MOAMR0_type" description="Message Object 3 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR30" address="0xf00053cc" sfrtype="CAN_MOAMR0_type" description="Message Object 30 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR31" address="0xf00053ec" sfrtype="CAN_MOAMR0_type" description="Message Object 31 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR32" address="0xf000540c" sfrtype="CAN_MOAMR0_type" description="Message Object 32 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR33" address="0xf000542c" sfrtype="CAN_MOAMR0_type" description="Message Object 33 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR34" address="0xf000544c" sfrtype="CAN_MOAMR0_type" description="Message Object 34 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR35" address="0xf000546c" sfrtype="CAN_MOAMR0_type" description="Message Object 35 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR36" address="0xf000548c" sfrtype="CAN_MOAMR0_type" description="Message Object 36 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR37" address="0xf00054ac" sfrtype="CAN_MOAMR0_type" description="Message Object 37 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR38" address="0xf00054cc" sfrtype="CAN_MOAMR0_type" description="Message Object 38 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR39" address="0xf00054ec" sfrtype="CAN_MOAMR0_type" description="Message Object 39 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR4" address="0xf000508c" sfrtype="CAN_MOAMR0_type" description="Message Object 4 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR40" address="0xf000550c" sfrtype="CAN_MOAMR0_type" description="Message Object 40 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR41" address="0xf000552c" sfrtype="CAN_MOAMR0_type" description="Message Object 41 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR42" address="0xf000554c" sfrtype="CAN_MOAMR0_type" description="Message Object 42 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR43" address="0xf000556c" sfrtype="CAN_MOAMR0_type" description="Message Object 43 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR44" address="0xf000558c" sfrtype="CAN_MOAMR0_type" description="Message Object 44 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR45" address="0xf00055ac" sfrtype="CAN_MOAMR0_type" description="Message Object 45 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR46" address="0xf00055cc" sfrtype="CAN_MOAMR0_type" description="Message Object 46 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR47" address="0xf00055ec" sfrtype="CAN_MOAMR0_type" description="Message Object 47 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR48" address="0xf000560c" sfrtype="CAN_MOAMR0_type" description="Message Object 48 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR49" address="0xf000562c" sfrtype="CAN_MOAMR0_type" description="Message Object 49 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR5" address="0xf00050ac" sfrtype="CAN_MOAMR0_type" description="Message Object 5 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR50" address="0xf000564c" sfrtype="CAN_MOAMR0_type" description="Message Object 50 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR51" address="0xf000566c" sfrtype="CAN_MOAMR0_type" description="Message Object 51 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR52" address="0xf000568c" sfrtype="CAN_MOAMR0_type" description="Message Object 52 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR53" address="0xf00056ac" sfrtype="CAN_MOAMR0_type" description="Message Object 53 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR54" address="0xf00056cc" sfrtype="CAN_MOAMR0_type" description="Message Object 54 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR55" address="0xf00056ec" sfrtype="CAN_MOAMR0_type" description="Message Object 55 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR56" address="0xf000570c" sfrtype="CAN_MOAMR0_type" description="Message Object 56 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR57" address="0xf000572c" sfrtype="CAN_MOAMR0_type" description="Message Object 57 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR58" address="0xf000574c" sfrtype="CAN_MOAMR0_type" description="Message Object 58 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR59" address="0xf000576c" sfrtype="CAN_MOAMR0_type" description="Message Object 59 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR6" address="0xf00050cc" sfrtype="CAN_MOAMR0_type" description="Message Object 6 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR60" address="0xf000578c" sfrtype="CAN_MOAMR0_type" description="Message Object 60 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR61" address="0xf00057ac" sfrtype="CAN_MOAMR0_type" description="Message Object 61 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR62" address="0xf00057cc" sfrtype="CAN_MOAMR0_type" description="Message Object 62 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR63" address="0xf00057ec" sfrtype="CAN_MOAMR0_type" description="Message Object 63 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR7" address="0xf00050ec" sfrtype="CAN_MOAMR0_type" description="Message Object 7 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR8" address="0xf000510c" sfrtype="CAN_MOAMR0_type" description="Message Object 8 Acceptance Mask Register "/>
		<sfr name="CAN_MOAMR9" address="0xf000512c" sfrtype="CAN_MOAMR0_type" description="Message Object 9 Acceptance Mask Register "/>
		<sfrtype name="CAN_MOAR0_type">
			<bitfield name="ID" start="0" end="28" access="rw"/>
			<bitfield name="IDE" start="29" end="29" access="rw"/>
			<bitfield name="PRI" start="30" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CAN_MOAR0" address="0xf0005018" sfrtype="CAN_MOAR0_type" description="Message Object 0 Arbitration Register "/>
		<sfr name="CAN_MOAR1" address="0xf0005038" sfrtype="CAN_MOAR0_type" description="Message Object 1 Arbitration Register "/>
		<sfr name="CAN_MOAR10" address="0xf0005158" sfrtype="CAN_MOAR0_type" description="Message Object 10 Arbitration Register "/>
		<sfr name="CAN_MOAR11" address="0xf0005178" sfrtype="CAN_MOAR0_type" description="Message Object 11 Arbitration Register "/>
		<sfr name="CAN_MOAR12" address="0xf0005198" sfrtype="CAN_MOAR0_type" description="Message Object 12 Arbitration Register "/>
		<sfr name="CAN_MOAR13" address="0xf00051b8" sfrtype="CAN_MOAR0_type" description="Message Object 13 Arbitration Register "/>
		<sfr name="CAN_MOAR14" address="0xf00051d8" sfrtype="CAN_MOAR0_type" description="Message Object 14 Arbitration Register "/>
		<sfr name="CAN_MOAR15" address="0xf00051f8" sfrtype="CAN_MOAR0_type" description="Message Object 15 Arbitration Register "/>
		<sfr name="CAN_MOAR16" address="0xf0005218" sfrtype="CAN_MOAR0_type" description="Message Object 16 Arbitration Register "/>
		<sfr name="CAN_MOAR17" address="0xf0005238" sfrtype="CAN_MOAR0_type" description="Message Object 17 Arbitration Register "/>
		<sfr name="CAN_MOAR18" address="0xf0005258" sfrtype="CAN_MOAR0_type" description="Message Object 18 Arbitration Register "/>
		<sfr name="CAN_MOAR19" address="0xf0005278" sfrtype="CAN_MOAR0_type" description="Message Object 19 Arbitration Register "/>
		<sfr name="CAN_MOAR2" address="0xf0005058" sfrtype="CAN_MOAR0_type" description="Message Object 2 Arbitration Register "/>
		<sfr name="CAN_MOAR20" address="0xf0005298" sfrtype="CAN_MOAR0_type" description="Message Object 20 Arbitration Register "/>
		<sfr name="CAN_MOAR21" address="0xf00052b8" sfrtype="CAN_MOAR0_type" description="Message Object 21 Arbitration Register "/>
		<sfr name="CAN_MOAR22" address="0xf00052d8" sfrtype="CAN_MOAR0_type" description="Message Object 22 Arbitration Register "/>
		<sfr name="CAN_MOAR23" address="0xf00052f8" sfrtype="CAN_MOAR0_type" description="Message Object 23 Arbitration Register "/>
		<sfr name="CAN_MOAR24" address="0xf0005318" sfrtype="CAN_MOAR0_type" description="Message Object 24 Arbitration Register "/>
		<sfr name="CAN_MOAR25" address="0xf0005338" sfrtype="CAN_MOAR0_type" description="Message Object 25 Arbitration Register "/>
		<sfr name="CAN_MOAR26" address="0xf0005358" sfrtype="CAN_MOAR0_type" description="Message Object 26 Arbitration Register "/>
		<sfr name="CAN_MOAR27" address="0xf0005378" sfrtype="CAN_MOAR0_type" description="Message Object 27 Arbitration Register "/>
		<sfr name="CAN_MOAR28" address="0xf0005398" sfrtype="CAN_MOAR0_type" description="Message Object 28 Arbitration Register "/>
		<sfr name="CAN_MOAR29" address="0xf00053b8" sfrtype="CAN_MOAR0_type" description="Message Object 29 Arbitration Register "/>
		<sfr name="CAN_MOAR3" address="0xf0005078" sfrtype="CAN_MOAR0_type" description="Message Object 3 Arbitration Register "/>
		<sfr name="CAN_MOAR30" address="0xf00053d8" sfrtype="CAN_MOAR0_type" description="Message Object 30 Arbitration Register "/>
		<sfr name="CAN_MOAR31" address="0xf00053f8" sfrtype="CAN_MOAR0_type" description="Message Object 31 Arbitration Register "/>
		<sfr name="CAN_MOAR32" address="0xf0005418" sfrtype="CAN_MOAR0_type" description="Message Object 32 Arbitration Register "/>
		<sfr name="CAN_MOAR33" address="0xf0005438" sfrtype="CAN_MOAR0_type" description="Message Object 33 Arbitration Register "/>
		<sfr name="CAN_MOAR34" address="0xf0005458" sfrtype="CAN_MOAR0_type" description="Message Object 34 Arbitration Register "/>
		<sfr name="CAN_MOAR35" address="0xf0005478" sfrtype="CAN_MOAR0_type" description="Message Object 35 Arbitration Register "/>
		<sfr name="CAN_MOAR36" address="0xf0005498" sfrtype="CAN_MOAR0_type" description="Message Object 36 Arbitration Register "/>
		<sfr name="CAN_MOAR37" address="0xf00054b8" sfrtype="CAN_MOAR0_type" description="Message Object 37 Arbitration Register "/>
		<sfr name="CAN_MOAR38" address="0xf00054d8" sfrtype="CAN_MOAR0_type" description="Message Object 38 Arbitration Register "/>
		<sfr name="CAN_MOAR39" address="0xf00054f8" sfrtype="CAN_MOAR0_type" description="Message Object 39 Arbitration Register "/>
		<sfr name="CAN_MOAR4" address="0xf0005098" sfrtype="CAN_MOAR0_type" description="Message Object 4 Arbitration Register "/>
		<sfr name="CAN_MOAR40" address="0xf0005518" sfrtype="CAN_MOAR0_type" description="Message Object 40 Arbitration Register "/>
		<sfr name="CAN_MOAR41" address="0xf0005538" sfrtype="CAN_MOAR0_type" description="Message Object 41 Arbitration Register "/>
		<sfr name="CAN_MOAR42" address="0xf0005558" sfrtype="CAN_MOAR0_type" description="Message Object 42 Arbitration Register "/>
		<sfr name="CAN_MOAR43" address="0xf0005578" sfrtype="CAN_MOAR0_type" description="Message Object 43 Arbitration Register "/>
		<sfr name="CAN_MOAR44" address="0xf0005598" sfrtype="CAN_MOAR0_type" description="Message Object 44 Arbitration Register "/>
		<sfr name="CAN_MOAR45" address="0xf00055b8" sfrtype="CAN_MOAR0_type" description="Message Object 45 Arbitration Register "/>
		<sfr name="CAN_MOAR46" address="0xf00055d8" sfrtype="CAN_MOAR0_type" description="Message Object 46 Arbitration Register "/>
		<sfr name="CAN_MOAR47" address="0xf00055f8" sfrtype="CAN_MOAR0_type" description="Message Object 47 Arbitration Register "/>
		<sfr name="CAN_MOAR48" address="0xf0005618" sfrtype="CAN_MOAR0_type" description="Message Object 48 Arbitration Register "/>
		<sfr name="CAN_MOAR49" address="0xf0005638" sfrtype="CAN_MOAR0_type" description="Message Object 49 Arbitration Register "/>
		<sfr name="CAN_MOAR5" address="0xf00050b8" sfrtype="CAN_MOAR0_type" description="Message Object 5 Arbitration Register "/>
		<sfr name="CAN_MOAR50" address="0xf0005658" sfrtype="CAN_MOAR0_type" description="Message Object 50 Arbitration Register "/>
		<sfr name="CAN_MOAR51" address="0xf0005678" sfrtype="CAN_MOAR0_type" description="Message Object 51 Arbitration Register "/>
		<sfr name="CAN_MOAR52" address="0xf0005698" sfrtype="CAN_MOAR0_type" description="Message Object 52 Arbitration Register "/>
		<sfr name="CAN_MOAR53" address="0xf00056b8" sfrtype="CAN_MOAR0_type" description="Message Object 53 Arbitration Register "/>
		<sfr name="CAN_MOAR54" address="0xf00056d8" sfrtype="CAN_MOAR0_type" description="Message Object 54 Arbitration Register "/>
		<sfr name="CAN_MOAR55" address="0xf00056f8" sfrtype="CAN_MOAR0_type" description="Message Object 55 Arbitration Register "/>
		<sfr name="CAN_MOAR56" address="0xf0005718" sfrtype="CAN_MOAR0_type" description="Message Object 56 Arbitration Register "/>
		<sfr name="CAN_MOAR57" address="0xf0005738" sfrtype="CAN_MOAR0_type" description="Message Object 57 Arbitration Register "/>
		<sfr name="CAN_MOAR58" address="0xf0005758" sfrtype="CAN_MOAR0_type" description="Message Object 58 Arbitration Register "/>
		<sfr name="CAN_MOAR59" address="0xf0005778" sfrtype="CAN_MOAR0_type" description="Message Object 59 Arbitration Register "/>
		<sfr name="CAN_MOAR6" address="0xf00050d8" sfrtype="CAN_MOAR0_type" description="Message Object 6 Arbitration Register "/>
		<sfr name="CAN_MOAR60" address="0xf0005798" sfrtype="CAN_MOAR0_type" description="Message Object 60 Arbitration Register "/>
		<sfr name="CAN_MOAR61" address="0xf00057b8" sfrtype="CAN_MOAR0_type" description="Message Object 61 Arbitration Register "/>
		<sfr name="CAN_MOAR62" address="0xf00057d8" sfrtype="CAN_MOAR0_type" description="Message Object 62 Arbitration Register "/>
		<sfr name="CAN_MOAR63" address="0xf00057f8" sfrtype="CAN_MOAR0_type" description="Message Object 63 Arbitration Register "/>
		<sfr name="CAN_MOAR7" address="0xf00050f8" sfrtype="CAN_MOAR0_type" description="Message Object 7 Arbitration Register "/>
		<sfr name="CAN_MOAR8" address="0xf0005118" sfrtype="CAN_MOAR0_type" description="Message Object 8 Arbitration Register "/>
		<sfr name="CAN_MOAR9" address="0xf0005138" sfrtype="CAN_MOAR0_type" description="Message Object 9 Arbitration Register "/>
		<sfrtype name="CAN_MOCTR0_type">
			<bitfield name="RESRXPND" start="0" end="0" access="w"/>
			<bitfield name="RESTXPND" start="1" end="1" access="w"/>
			<bitfield name="RESRXUPD" start="2" end="2" access="w"/>
			<bitfield name="RESNEWDAT" start="3" end="3" access="w"/>
			<bitfield name="RESMSGLST" start="4" end="4" access="w"/>
			<bitfield name="RESMSGVAL" start="5" end="5" access="w"/>
			<bitfield name="RESRTSEL" start="6" end="6" access="w"/>
			<bitfield name="RESRXEN" start="7" end="7" access="w"/>
			<bitfield name="RESTXRQ" start="8" end="8" access="w"/>
			<bitfield name="RESTXEN0" start="9" end="9" access="w"/>
			<bitfield name="RESTXEN1" start="10" end="10" access="w"/>
			<bitfield name="RESDIR" start="11" end="11" access="w"/>
			<bitfield name="SETRXPND" start="16" end="16" access="w"/>
			<bitfield name="SETTXPND" start="17" end="17" access="w"/>
			<bitfield name="SETRXUPD" start="18" end="18" access="w"/>
			<bitfield name="SETNEWDAT" start="19" end="19" access="w"/>
			<bitfield name="SETMSGLST" start="20" end="20" access="w"/>
			<bitfield name="SETMSGVAL" start="21" end="21" access="w"/>
			<bitfield name="SETRTSEL" start="22" end="22" access="w"/>
			<bitfield name="SETRXEN" start="23" end="23" access="w"/>
			<bitfield name="SETTXRQ" start="24" end="24" access="w"/>
			<bitfield name="SETTXEN0" start="25" end="25" access="w"/>
			<bitfield name="SETTXEN1" start="26" end="26" access="w"/>
			<bitfield name="SETDIR" start="27" end="27" access="w"/>
		</sfrtype>
		<sfr name="CAN_MOCTR0" address="0xf000501c" sfrtype="CAN_MOCTR0_type" description="Message Object 0 Control Register "/>
		<sfr name="CAN_MOCTR1" address="0xf000503c" sfrtype="CAN_MOCTR0_type" description="Message Object 1 Control Register "/>
		<sfr name="CAN_MOCTR10" address="0xf000515c" sfrtype="CAN_MOCTR0_type" description="Message Object 10 Control Register "/>
		<sfr name="CAN_MOCTR11" address="0xf000517c" sfrtype="CAN_MOCTR0_type" description="Message Object 11 Control Register "/>
		<sfr name="CAN_MOCTR12" address="0xf000519c" sfrtype="CAN_MOCTR0_type" description="Message Object 12 Control Register "/>
		<sfr name="CAN_MOCTR13" address="0xf00051bc" sfrtype="CAN_MOCTR0_type" description="Message Object 13 Control Register "/>
		<sfr name="CAN_MOCTR14" address="0xf00051dc" sfrtype="CAN_MOCTR0_type" description="Message Object 14 Control Register "/>
		<sfr name="CAN_MOCTR15" address="0xf00051fc" sfrtype="CAN_MOCTR0_type" description="Message Object 15 Control Register "/>
		<sfr name="CAN_MOCTR16" address="0xf000521c" sfrtype="CAN_MOCTR0_type" description="Message Object 16 Control Register "/>
		<sfr name="CAN_MOCTR17" address="0xf000523c" sfrtype="CAN_MOCTR0_type" description="Message Object 17 Control Register "/>
		<sfr name="CAN_MOCTR18" address="0xf000525c" sfrtype="CAN_MOCTR0_type" description="Message Object 18 Control Register "/>
		<sfr name="CAN_MOCTR19" address="0xf000527c" sfrtype="CAN_MOCTR0_type" description="Message Object 19 Control Register "/>
		<sfr name="CAN_MOCTR2" address="0xf000505c" sfrtype="CAN_MOCTR0_type" description="Message Object 2 Control Register "/>
		<sfr name="CAN_MOCTR20" address="0xf000529c" sfrtype="CAN_MOCTR0_type" description="Message Object 20 Control Register "/>
		<sfr name="CAN_MOCTR21" address="0xf00052bc" sfrtype="CAN_MOCTR0_type" description="Message Object 21 Control Register "/>
		<sfr name="CAN_MOCTR22" address="0xf00052dc" sfrtype="CAN_MOCTR0_type" description="Message Object 22 Control Register "/>
		<sfr name="CAN_MOCTR23" address="0xf00052fc" sfrtype="CAN_MOCTR0_type" description="Message Object 23 Control Register "/>
		<sfr name="CAN_MOCTR24" address="0xf000531c" sfrtype="CAN_MOCTR0_type" description="Message Object 24 Control Register "/>
		<sfr name="CAN_MOCTR25" address="0xf000533c" sfrtype="CAN_MOCTR0_type" description="Message Object 25 Control Register "/>
		<sfr name="CAN_MOCTR26" address="0xf000535c" sfrtype="CAN_MOCTR0_type" description="Message Object 26 Control Register "/>
		<sfr name="CAN_MOCTR27" address="0xf000537c" sfrtype="CAN_MOCTR0_type" description="Message Object 27 Control Register "/>
		<sfr name="CAN_MOCTR28" address="0xf000539c" sfrtype="CAN_MOCTR0_type" description="Message Object 28 Control Register "/>
		<sfr name="CAN_MOCTR29" address="0xf00053bc" sfrtype="CAN_MOCTR0_type" description="Message Object 29 Control Register "/>
		<sfr name="CAN_MOCTR3" address="0xf000507c" sfrtype="CAN_MOCTR0_type" description="Message Object 3 Control Register "/>
		<sfr name="CAN_MOCTR30" address="0xf00053dc" sfrtype="CAN_MOCTR0_type" description="Message Object 30 Control Register "/>
		<sfr name="CAN_MOCTR31" address="0xf00053fc" sfrtype="CAN_MOCTR0_type" description="Message Object 31 Control Register "/>
		<sfr name="CAN_MOCTR32" address="0xf000541c" sfrtype="CAN_MOCTR0_type" description="Message Object 32 Control Register "/>
		<sfr name="CAN_MOCTR33" address="0xf000543c" sfrtype="CAN_MOCTR0_type" description="Message Object 33 Control Register "/>
		<sfr name="CAN_MOCTR34" address="0xf000545c" sfrtype="CAN_MOCTR0_type" description="Message Object 34 Control Register "/>
		<sfr name="CAN_MOCTR35" address="0xf000547c" sfrtype="CAN_MOCTR0_type" description="Message Object 35 Control Register "/>
		<sfr name="CAN_MOCTR36" address="0xf000549c" sfrtype="CAN_MOCTR0_type" description="Message Object 36 Control Register "/>
		<sfr name="CAN_MOCTR37" address="0xf00054bc" sfrtype="CAN_MOCTR0_type" description="Message Object 37 Control Register "/>
		<sfr name="CAN_MOCTR38" address="0xf00054dc" sfrtype="CAN_MOCTR0_type" description="Message Object 38 Control Register "/>
		<sfr name="CAN_MOCTR39" address="0xf00054fc" sfrtype="CAN_MOCTR0_type" description="Message Object 39 Control Register "/>
		<sfr name="CAN_MOCTR4" address="0xf000509c" sfrtype="CAN_MOCTR0_type" description="Message Object 4 Control Register "/>
		<sfr name="CAN_MOCTR40" address="0xf000551c" sfrtype="CAN_MOCTR0_type" description="Message Object 40 Control Register "/>
		<sfr name="CAN_MOCTR41" address="0xf000553c" sfrtype="CAN_MOCTR0_type" description="Message Object 41 Control Register "/>
		<sfr name="CAN_MOCTR42" address="0xf000555c" sfrtype="CAN_MOCTR0_type" description="Message Object 42 Control Register "/>
		<sfr name="CAN_MOCTR43" address="0xf000557c" sfrtype="CAN_MOCTR0_type" description="Message Object 43 Control Register "/>
		<sfr name="CAN_MOCTR44" address="0xf000559c" sfrtype="CAN_MOCTR0_type" description="Message Object 44 Control Register "/>
		<sfr name="CAN_MOCTR45" address="0xf00055bc" sfrtype="CAN_MOCTR0_type" description="Message Object 45 Control Register "/>
		<sfr name="CAN_MOCTR46" address="0xf00055dc" sfrtype="CAN_MOCTR0_type" description="Message Object 46 Control Register "/>
		<sfr name="CAN_MOCTR47" address="0xf00055fc" sfrtype="CAN_MOCTR0_type" description="Message Object 47 Control Register "/>
		<sfr name="CAN_MOCTR48" address="0xf000561c" sfrtype="CAN_MOCTR0_type" description="Message Object 48 Control Register "/>
		<sfr name="CAN_MOCTR49" address="0xf000563c" sfrtype="CAN_MOCTR0_type" description="Message Object 49 Control Register "/>
		<sfr name="CAN_MOCTR5" address="0xf00050bc" sfrtype="CAN_MOCTR0_type" description="Message Object 5 Control Register "/>
		<sfr name="CAN_MOCTR50" address="0xf000565c" sfrtype="CAN_MOCTR0_type" description="Message Object 50 Control Register "/>
		<sfr name="CAN_MOCTR51" address="0xf000567c" sfrtype="CAN_MOCTR0_type" description="Message Object 51 Control Register "/>
		<sfr name="CAN_MOCTR52" address="0xf000569c" sfrtype="CAN_MOCTR0_type" description="Message Object 52 Control Register "/>
		<sfr name="CAN_MOCTR53" address="0xf00056bc" sfrtype="CAN_MOCTR0_type" description="Message Object 53 Control Register "/>
		<sfr name="CAN_MOCTR54" address="0xf00056dc" sfrtype="CAN_MOCTR0_type" description="Message Object 54 Control Register "/>
		<sfr name="CAN_MOCTR55" address="0xf00056fc" sfrtype="CAN_MOCTR0_type" description="Message Object 55 Control Register "/>
		<sfr name="CAN_MOCTR56" address="0xf000571c" sfrtype="CAN_MOCTR0_type" description="Message Object 56 Control Register "/>
		<sfr name="CAN_MOCTR57" address="0xf000573c" sfrtype="CAN_MOCTR0_type" description="Message Object 57 Control Register "/>
		<sfr name="CAN_MOCTR58" address="0xf000575c" sfrtype="CAN_MOCTR0_type" description="Message Object 58 Control Register "/>
		<sfr name="CAN_MOCTR59" address="0xf000577c" sfrtype="CAN_MOCTR0_type" description="Message Object 59 Control Register "/>
		<sfr name="CAN_MOCTR6" address="0xf00050dc" sfrtype="CAN_MOCTR0_type" description="Message Object 6 Control Register "/>
		<sfr name="CAN_MOCTR60" address="0xf000579c" sfrtype="CAN_MOCTR0_type" description="Message Object 60 Control Register "/>
		<sfr name="CAN_MOCTR61" address="0xf00057bc" sfrtype="CAN_MOCTR0_type" description="Message Object 61 Control Register "/>
		<sfr name="CAN_MOCTR62" address="0xf00057dc" sfrtype="CAN_MOCTR0_type" description="Message Object 62 Control Register "/>
		<sfr name="CAN_MOCTR63" address="0xf00057fc" sfrtype="CAN_MOCTR0_type" description="Message Object 63 Control Register "/>
		<sfr name="CAN_MOCTR7" address="0xf00050fc" sfrtype="CAN_MOCTR0_type" description="Message Object 7 Control Register "/>
		<sfr name="CAN_MOCTR8" address="0xf000511c" sfrtype="CAN_MOCTR0_type" description="Message Object 8 Control Register "/>
		<sfr name="CAN_MOCTR9" address="0xf000513c" sfrtype="CAN_MOCTR0_type" description="Message Object 9 Control Register "/>
		<sfrtype name="CAN_MODATAH0_type">
			<bitfield name="DB4" start="0" end="7" access="rw"/>
			<bitfield name="DB5" start="8" end="15" access="rw"/>
			<bitfield name="DB6" start="16" end="23" access="rw"/>
			<bitfield name="DB7" start="24" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CAN_MODATAH0" address="0xf0005014" sfrtype="CAN_MODATAH0_type" description="Message Object 0 Data Register High "/>
		<sfr name="CAN_MODATAH1" address="0xf0005034" sfrtype="CAN_MODATAH0_type" description="Message Object 1 Data Register High "/>
		<sfr name="CAN_MODATAH10" address="0xf0005154" sfrtype="CAN_MODATAH0_type" description="Message Object 10 Data Register High "/>
		<sfr name="CAN_MODATAH11" address="0xf0005174" sfrtype="CAN_MODATAH0_type" description="Message Object 11 Data Register High "/>
		<sfr name="CAN_MODATAH12" address="0xf0005194" sfrtype="CAN_MODATAH0_type" description="Message Object 12 Data Register High "/>
		<sfr name="CAN_MODATAH13" address="0xf00051b4" sfrtype="CAN_MODATAH0_type" description="Message Object 13 Data Register High "/>
		<sfr name="CAN_MODATAH14" address="0xf00051d4" sfrtype="CAN_MODATAH0_type" description="Message Object 14 Data Register High "/>
		<sfr name="CAN_MODATAH15" address="0xf00051f4" sfrtype="CAN_MODATAH0_type" description="Message Object 15 Data Register High "/>
		<sfr name="CAN_MODATAH16" address="0xf0005214" sfrtype="CAN_MODATAH0_type" description="Message Object 16 Data Register High "/>
		<sfr name="CAN_MODATAH17" address="0xf0005234" sfrtype="CAN_MODATAH0_type" description="Message Object 17 Data Register High "/>
		<sfr name="CAN_MODATAH18" address="0xf0005254" sfrtype="CAN_MODATAH0_type" description="Message Object 18 Data Register High "/>
		<sfr name="CAN_MODATAH19" address="0xf0005274" sfrtype="CAN_MODATAH0_type" description="Message Object 19 Data Register High "/>
		<sfr name="CAN_MODATAH2" address="0xf0005054" sfrtype="CAN_MODATAH0_type" description="Message Object 2 Data Register High "/>
		<sfr name="CAN_MODATAH20" address="0xf0005294" sfrtype="CAN_MODATAH0_type" description="Message Object 20 Data Register High "/>
		<sfr name="CAN_MODATAH21" address="0xf00052b4" sfrtype="CAN_MODATAH0_type" description="Message Object 21 Data Register High "/>
		<sfr name="CAN_MODATAH22" address="0xf00052d4" sfrtype="CAN_MODATAH0_type" description="Message Object 22 Data Register High "/>
		<sfr name="CAN_MODATAH23" address="0xf00052f4" sfrtype="CAN_MODATAH0_type" description="Message Object 23 Data Register High "/>
		<sfr name="CAN_MODATAH24" address="0xf0005314" sfrtype="CAN_MODATAH0_type" description="Message Object 24 Data Register High "/>
		<sfr name="CAN_MODATAH25" address="0xf0005334" sfrtype="CAN_MODATAH0_type" description="Message Object 25 Data Register High "/>
		<sfr name="CAN_MODATAH26" address="0xf0005354" sfrtype="CAN_MODATAH0_type" description="Message Object 26 Data Register High "/>
		<sfr name="CAN_MODATAH27" address="0xf0005374" sfrtype="CAN_MODATAH0_type" description="Message Object 27 Data Register High "/>
		<sfr name="CAN_MODATAH28" address="0xf0005394" sfrtype="CAN_MODATAH0_type" description="Message Object 28 Data Register High "/>
		<sfr name="CAN_MODATAH29" address="0xf00053b4" sfrtype="CAN_MODATAH0_type" description="Message Object 29 Data Register High "/>
		<sfr name="CAN_MODATAH3" address="0xf0005074" sfrtype="CAN_MODATAH0_type" description="Message Object 3 Data Register High "/>
		<sfr name="CAN_MODATAH30" address="0xf00053d4" sfrtype="CAN_MODATAH0_type" description="Message Object 30 Data Register High "/>
		<sfr name="CAN_MODATAH31" address="0xf00053f4" sfrtype="CAN_MODATAH0_type" description="Message Object 31 Data Register High "/>
		<sfr name="CAN_MODATAH32" address="0xf0005414" sfrtype="CAN_MODATAH0_type" description="Message Object 32 Data Register High "/>
		<sfr name="CAN_MODATAH33" address="0xf0005434" sfrtype="CAN_MODATAH0_type" description="Message Object 33 Data Register High "/>
		<sfr name="CAN_MODATAH34" address="0xf0005454" sfrtype="CAN_MODATAH0_type" description="Message Object 34 Data Register High "/>
		<sfr name="CAN_MODATAH35" address="0xf0005474" sfrtype="CAN_MODATAH0_type" description="Message Object 35 Data Register High "/>
		<sfr name="CAN_MODATAH36" address="0xf0005494" sfrtype="CAN_MODATAH0_type" description="Message Object 36 Data Register High "/>
		<sfr name="CAN_MODATAH37" address="0xf00054b4" sfrtype="CAN_MODATAH0_type" description="Message Object 37 Data Register High "/>
		<sfr name="CAN_MODATAH38" address="0xf00054d4" sfrtype="CAN_MODATAH0_type" description="Message Object 38 Data Register High "/>
		<sfr name="CAN_MODATAH39" address="0xf00054f4" sfrtype="CAN_MODATAH0_type" description="Message Object 39 Data Register High "/>
		<sfr name="CAN_MODATAH4" address="0xf0005094" sfrtype="CAN_MODATAH0_type" description="Message Object 4 Data Register High "/>
		<sfr name="CAN_MODATAH40" address="0xf0005514" sfrtype="CAN_MODATAH0_type" description="Message Object 40 Data Register High "/>
		<sfr name="CAN_MODATAH41" address="0xf0005534" sfrtype="CAN_MODATAH0_type" description="Message Object 41 Data Register High "/>
		<sfr name="CAN_MODATAH42" address="0xf0005554" sfrtype="CAN_MODATAH0_type" description="Message Object 42 Data Register High "/>
		<sfr name="CAN_MODATAH43" address="0xf0005574" sfrtype="CAN_MODATAH0_type" description="Message Object 43 Data Register High "/>
		<sfr name="CAN_MODATAH44" address="0xf0005594" sfrtype="CAN_MODATAH0_type" description="Message Object 44 Data Register High "/>
		<sfr name="CAN_MODATAH45" address="0xf00055b4" sfrtype="CAN_MODATAH0_type" description="Message Object 45 Data Register High "/>
		<sfr name="CAN_MODATAH46" address="0xf00055d4" sfrtype="CAN_MODATAH0_type" description="Message Object 46 Data Register High "/>
		<sfr name="CAN_MODATAH47" address="0xf00055f4" sfrtype="CAN_MODATAH0_type" description="Message Object 47 Data Register High "/>
		<sfr name="CAN_MODATAH48" address="0xf0005614" sfrtype="CAN_MODATAH0_type" description="Message Object 48 Data Register High "/>
		<sfr name="CAN_MODATAH49" address="0xf0005634" sfrtype="CAN_MODATAH0_type" description="Message Object 49 Data Register High "/>
		<sfr name="CAN_MODATAH5" address="0xf00050b4" sfrtype="CAN_MODATAH0_type" description="Message Object 5 Data Register High "/>
		<sfr name="CAN_MODATAH50" address="0xf0005654" sfrtype="CAN_MODATAH0_type" description="Message Object 50 Data Register High "/>
		<sfr name="CAN_MODATAH51" address="0xf0005674" sfrtype="CAN_MODATAH0_type" description="Message Object 51 Data Register High "/>
		<sfr name="CAN_MODATAH52" address="0xf0005694" sfrtype="CAN_MODATAH0_type" description="Message Object 52 Data Register High "/>
		<sfr name="CAN_MODATAH53" address="0xf00056b4" sfrtype="CAN_MODATAH0_type" description="Message Object 53 Data Register High "/>
		<sfr name="CAN_MODATAH54" address="0xf00056d4" sfrtype="CAN_MODATAH0_type" description="Message Object 54 Data Register High "/>
		<sfr name="CAN_MODATAH55" address="0xf00056f4" sfrtype="CAN_MODATAH0_type" description="Message Object 55 Data Register High "/>
		<sfr name="CAN_MODATAH56" address="0xf0005714" sfrtype="CAN_MODATAH0_type" description="Message Object 56 Data Register High "/>
		<sfr name="CAN_MODATAH57" address="0xf0005734" sfrtype="CAN_MODATAH0_type" description="Message Object 57 Data Register High "/>
		<sfr name="CAN_MODATAH58" address="0xf0005754" sfrtype="CAN_MODATAH0_type" description="Message Object 58 Data Register High "/>
		<sfr name="CAN_MODATAH59" address="0xf0005774" sfrtype="CAN_MODATAH0_type" description="Message Object 59 Data Register High "/>
		<sfr name="CAN_MODATAH6" address="0xf00050d4" sfrtype="CAN_MODATAH0_type" description="Message Object 6 Data Register High "/>
		<sfr name="CAN_MODATAH60" address="0xf0005794" sfrtype="CAN_MODATAH0_type" description="Message Object 60 Data Register High "/>
		<sfr name="CAN_MODATAH61" address="0xf00057b4" sfrtype="CAN_MODATAH0_type" description="Message Object 61 Data Register High "/>
		<sfr name="CAN_MODATAH62" address="0xf00057d4" sfrtype="CAN_MODATAH0_type" description="Message Object 62 Data Register High "/>
		<sfr name="CAN_MODATAH63" address="0xf00057f4" sfrtype="CAN_MODATAH0_type" description="Message Object 63 Data Register High "/>
		<sfr name="CAN_MODATAH7" address="0xf00050f4" sfrtype="CAN_MODATAH0_type" description="Message Object 7 Data Register High "/>
		<sfr name="CAN_MODATAH8" address="0xf0005114" sfrtype="CAN_MODATAH0_type" description="Message Object 8 Data Register High "/>
		<sfr name="CAN_MODATAH9" address="0xf0005134" sfrtype="CAN_MODATAH0_type" description="Message Object 9 Data Register High "/>
		<sfrtype name="CAN_MODATAL0_type">
			<bitfield name="DB0" start="0" end="7" access="rw"/>
			<bitfield name="DB1" start="8" end="15" access="rw"/>
			<bitfield name="DB2" start="16" end="23" access="rw"/>
			<bitfield name="DB3" start="24" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CAN_MODATAL0" address="0xf0005010" sfrtype="CAN_MODATAL0_type" description="Message Object 0 Data Register Low "/>
		<sfr name="CAN_MODATAL1" address="0xf0005030" sfrtype="CAN_MODATAL0_type" description="Message Object 1 Data Register Low "/>
		<sfr name="CAN_MODATAL10" address="0xf0005150" sfrtype="CAN_MODATAL0_type" description="Message Object 10 Data Register Low "/>
		<sfr name="CAN_MODATAL11" address="0xf0005170" sfrtype="CAN_MODATAL0_type" description="Message Object 11 Data Register Low "/>
		<sfr name="CAN_MODATAL12" address="0xf0005190" sfrtype="CAN_MODATAL0_type" description="Message Object 12 Data Register Low "/>
		<sfr name="CAN_MODATAL13" address="0xf00051b0" sfrtype="CAN_MODATAL0_type" description="Message Object 13 Data Register Low "/>
		<sfr name="CAN_MODATAL14" address="0xf00051d0" sfrtype="CAN_MODATAL0_type" description="Message Object 14 Data Register Low "/>
		<sfr name="CAN_MODATAL15" address="0xf00051f0" sfrtype="CAN_MODATAL0_type" description="Message Object 15 Data Register Low "/>
		<sfr name="CAN_MODATAL16" address="0xf0005210" sfrtype="CAN_MODATAL0_type" description="Message Object 16 Data Register Low "/>
		<sfr name="CAN_MODATAL17" address="0xf0005230" sfrtype="CAN_MODATAL0_type" description="Message Object 17 Data Register Low "/>
		<sfr name="CAN_MODATAL18" address="0xf0005250" sfrtype="CAN_MODATAL0_type" description="Message Object 18 Data Register Low "/>
		<sfr name="CAN_MODATAL19" address="0xf0005270" sfrtype="CAN_MODATAL0_type" description="Message Object 19 Data Register Low "/>
		<sfr name="CAN_MODATAL2" address="0xf0005050" sfrtype="CAN_MODATAL0_type" description="Message Object 2 Data Register Low "/>
		<sfr name="CAN_MODATAL20" address="0xf0005290" sfrtype="CAN_MODATAL0_type" description="Message Object 20 Data Register Low "/>
		<sfr name="CAN_MODATAL21" address="0xf00052b0" sfrtype="CAN_MODATAL0_type" description="Message Object 21 Data Register Low "/>
		<sfr name="CAN_MODATAL22" address="0xf00052d0" sfrtype="CAN_MODATAL0_type" description="Message Object 22 Data Register Low "/>
		<sfr name="CAN_MODATAL23" address="0xf00052f0" sfrtype="CAN_MODATAL0_type" description="Message Object 23 Data Register Low "/>
		<sfr name="CAN_MODATAL24" address="0xf0005310" sfrtype="CAN_MODATAL0_type" description="Message Object 24 Data Register Low "/>
		<sfr name="CAN_MODATAL25" address="0xf0005330" sfrtype="CAN_MODATAL0_type" description="Message Object 25 Data Register Low "/>
		<sfr name="CAN_MODATAL26" address="0xf0005350" sfrtype="CAN_MODATAL0_type" description="Message Object 26 Data Register Low "/>
		<sfr name="CAN_MODATAL27" address="0xf0005370" sfrtype="CAN_MODATAL0_type" description="Message Object 27 Data Register Low "/>
		<sfr name="CAN_MODATAL28" address="0xf0005390" sfrtype="CAN_MODATAL0_type" description="Message Object 28 Data Register Low "/>
		<sfr name="CAN_MODATAL29" address="0xf00053b0" sfrtype="CAN_MODATAL0_type" description="Message Object 29 Data Register Low "/>
		<sfr name="CAN_MODATAL3" address="0xf0005070" sfrtype="CAN_MODATAL0_type" description="Message Object 3 Data Register Low "/>
		<sfr name="CAN_MODATAL30" address="0xf00053d0" sfrtype="CAN_MODATAL0_type" description="Message Object 30 Data Register Low "/>
		<sfr name="CAN_MODATAL31" address="0xf00053f0" sfrtype="CAN_MODATAL0_type" description="Message Object 31 Data Register Low "/>
		<sfr name="CAN_MODATAL32" address="0xf0005410" sfrtype="CAN_MODATAL0_type" description="Message Object 32 Data Register Low "/>
		<sfr name="CAN_MODATAL33" address="0xf0005430" sfrtype="CAN_MODATAL0_type" description="Message Object 33 Data Register Low "/>
		<sfr name="CAN_MODATAL34" address="0xf0005450" sfrtype="CAN_MODATAL0_type" description="Message Object 34 Data Register Low "/>
		<sfr name="CAN_MODATAL35" address="0xf0005470" sfrtype="CAN_MODATAL0_type" description="Message Object 35 Data Register Low "/>
		<sfr name="CAN_MODATAL36" address="0xf0005490" sfrtype="CAN_MODATAL0_type" description="Message Object 36 Data Register Low "/>
		<sfr name="CAN_MODATAL37" address="0xf00054b0" sfrtype="CAN_MODATAL0_type" description="Message Object 37 Data Register Low "/>
		<sfr name="CAN_MODATAL38" address="0xf00054d0" sfrtype="CAN_MODATAL0_type" description="Message Object 38 Data Register Low "/>
		<sfr name="CAN_MODATAL39" address="0xf00054f0" sfrtype="CAN_MODATAL0_type" description="Message Object 39 Data Register Low "/>
		<sfr name="CAN_MODATAL4" address="0xf0005090" sfrtype="CAN_MODATAL0_type" description="Message Object 4 Data Register Low "/>
		<sfr name="CAN_MODATAL40" address="0xf0005510" sfrtype="CAN_MODATAL0_type" description="Message Object 40 Data Register Low "/>
		<sfr name="CAN_MODATAL41" address="0xf0005530" sfrtype="CAN_MODATAL0_type" description="Message Object 41 Data Register Low "/>
		<sfr name="CAN_MODATAL42" address="0xf0005550" sfrtype="CAN_MODATAL0_type" description="Message Object 42 Data Register Low "/>
		<sfr name="CAN_MODATAL43" address="0xf0005570" sfrtype="CAN_MODATAL0_type" description="Message Object 43 Data Register Low "/>
		<sfr name="CAN_MODATAL44" address="0xf0005590" sfrtype="CAN_MODATAL0_type" description="Message Object 44 Data Register Low "/>
		<sfr name="CAN_MODATAL45" address="0xf00055b0" sfrtype="CAN_MODATAL0_type" description="Message Object 45 Data Register Low "/>
		<sfr name="CAN_MODATAL46" address="0xf00055d0" sfrtype="CAN_MODATAL0_type" description="Message Object 46 Data Register Low "/>
		<sfr name="CAN_MODATAL47" address="0xf00055f0" sfrtype="CAN_MODATAL0_type" description="Message Object 47 Data Register Low "/>
		<sfr name="CAN_MODATAL48" address="0xf0005610" sfrtype="CAN_MODATAL0_type" description="Message Object 48 Data Register Low "/>
		<sfr name="CAN_MODATAL49" address="0xf0005630" sfrtype="CAN_MODATAL0_type" description="Message Object 49 Data Register Low "/>
		<sfr name="CAN_MODATAL5" address="0xf00050b0" sfrtype="CAN_MODATAL0_type" description="Message Object 5 Data Register Low "/>
		<sfr name="CAN_MODATAL50" address="0xf0005650" sfrtype="CAN_MODATAL0_type" description="Message Object 50 Data Register Low "/>
		<sfr name="CAN_MODATAL51" address="0xf0005670" sfrtype="CAN_MODATAL0_type" description="Message Object 51 Data Register Low "/>
		<sfr name="CAN_MODATAL52" address="0xf0005690" sfrtype="CAN_MODATAL0_type" description="Message Object 52 Data Register Low "/>
		<sfr name="CAN_MODATAL53" address="0xf00056b0" sfrtype="CAN_MODATAL0_type" description="Message Object 53 Data Register Low "/>
		<sfr name="CAN_MODATAL54" address="0xf00056d0" sfrtype="CAN_MODATAL0_type" description="Message Object 54 Data Register Low "/>
		<sfr name="CAN_MODATAL55" address="0xf00056f0" sfrtype="CAN_MODATAL0_type" description="Message Object 55 Data Register Low "/>
		<sfr name="CAN_MODATAL56" address="0xf0005710" sfrtype="CAN_MODATAL0_type" description="Message Object 56 Data Register Low "/>
		<sfr name="CAN_MODATAL57" address="0xf0005730" sfrtype="CAN_MODATAL0_type" description="Message Object 57 Data Register Low "/>
		<sfr name="CAN_MODATAL58" address="0xf0005750" sfrtype="CAN_MODATAL0_type" description="Message Object 58 Data Register Low "/>
		<sfr name="CAN_MODATAL59" address="0xf0005770" sfrtype="CAN_MODATAL0_type" description="Message Object 59 Data Register Low "/>
		<sfr name="CAN_MODATAL6" address="0xf00050d0" sfrtype="CAN_MODATAL0_type" description="Message Object 6 Data Register Low "/>
		<sfr name="CAN_MODATAL60" address="0xf0005790" sfrtype="CAN_MODATAL0_type" description="Message Object 60 Data Register Low "/>
		<sfr name="CAN_MODATAL61" address="0xf00057b0" sfrtype="CAN_MODATAL0_type" description="Message Object 61 Data Register Low "/>
		<sfr name="CAN_MODATAL62" address="0xf00057d0" sfrtype="CAN_MODATAL0_type" description="Message Object 62 Data Register Low "/>
		<sfr name="CAN_MODATAL63" address="0xf00057f0" sfrtype="CAN_MODATAL0_type" description="Message Object 63 Data Register Low "/>
		<sfr name="CAN_MODATAL7" address="0xf00050f0" sfrtype="CAN_MODATAL0_type" description="Message Object 7 Data Register Low "/>
		<sfr name="CAN_MODATAL8" address="0xf0005110" sfrtype="CAN_MODATAL0_type" description="Message Object 8 Data Register Low "/>
		<sfr name="CAN_MODATAL9" address="0xf0005130" sfrtype="CAN_MODATAL0_type" description="Message Object 9 Data Register Low "/>
		<sfrtype name="CAN_MOFCR0_type">
			<bitfield name="MMC" start="0" end="3" access="rw"/>
			<bitfield name="GDFS" start="8" end="8" access="rw"/>
			<bitfield name="IDC" start="9" end="9" access="rw"/>
			<bitfield name="DLCC" start="10" end="10" access="rw"/>
			<bitfield name="DATC" start="11" end="11" access="rw"/>
			<bitfield name="RXIE" start="16" end="16" access="rw"/>
			<bitfield name="TXIE" start="17" end="17" access="rw"/>
			<bitfield name="OVIE" start="18" end="18" access="rw"/>
			<bitfield name="FRREN" start="20" end="20" access="rw"/>
			<bitfield name="RMM" start="21" end="21" access="rw"/>
			<bitfield name="SDT" start="22" end="22" access="rw"/>
			<bitfield name="STT" start="23" end="23" access="rw"/>
			<bitfield name="DLC" start="24" end="27" access="rw"/>
		</sfrtype>
		<sfr name="CAN_MOFCR0" address="0xf0005000" sfrtype="CAN_MOFCR0_type" description="Message Object 0 Function Control Register "/>
		<sfr name="CAN_MOFCR1" address="0xf0005020" sfrtype="CAN_MOFCR0_type" description="Message Object 1 Function Control Register "/>
		<sfr name="CAN_MOFCR10" address="0xf0005140" sfrtype="CAN_MOFCR0_type" description="Message Object 10 Function Control Register "/>
		<sfr name="CAN_MOFCR11" address="0xf0005160" sfrtype="CAN_MOFCR0_type" description="Message Object 11 Function Control Register "/>
		<sfr name="CAN_MOFCR12" address="0xf0005180" sfrtype="CAN_MOFCR0_type" description="Message Object 12 Function Control Register "/>
		<sfr name="CAN_MOFCR13" address="0xf00051a0" sfrtype="CAN_MOFCR0_type" description="Message Object 13 Function Control Register "/>
		<sfr name="CAN_MOFCR14" address="0xf00051c0" sfrtype="CAN_MOFCR0_type" description="Message Object 14 Function Control Register "/>
		<sfr name="CAN_MOFCR15" address="0xf00051e0" sfrtype="CAN_MOFCR0_type" description="Message Object 15 Function Control Register "/>
		<sfr name="CAN_MOFCR16" address="0xf0005200" sfrtype="CAN_MOFCR0_type" description="Message Object 16 Function Control Register "/>
		<sfr name="CAN_MOFCR17" address="0xf0005220" sfrtype="CAN_MOFCR0_type" description="Message Object 17 Function Control Register "/>
		<sfr name="CAN_MOFCR18" address="0xf0005240" sfrtype="CAN_MOFCR0_type" description="Message Object 18 Function Control Register "/>
		<sfr name="CAN_MOFCR19" address="0xf0005260" sfrtype="CAN_MOFCR0_type" description="Message Object 19 Function Control Register "/>
		<sfr name="CAN_MOFCR2" address="0xf0005040" sfrtype="CAN_MOFCR0_type" description="Message Object 2 Function Control Register "/>
		<sfr name="CAN_MOFCR20" address="0xf0005280" sfrtype="CAN_MOFCR0_type" description="Message Object 20 Function Control Register "/>
		<sfr name="CAN_MOFCR21" address="0xf00052a0" sfrtype="CAN_MOFCR0_type" description="Message Object 21 Function Control Register "/>
		<sfr name="CAN_MOFCR22" address="0xf00052c0" sfrtype="CAN_MOFCR0_type" description="Message Object 22 Function Control Register "/>
		<sfr name="CAN_MOFCR23" address="0xf00052e0" sfrtype="CAN_MOFCR0_type" description="Message Object 23 Function Control Register "/>
		<sfr name="CAN_MOFCR24" address="0xf0005300" sfrtype="CAN_MOFCR0_type" description="Message Object 24 Function Control Register "/>
		<sfr name="CAN_MOFCR25" address="0xf0005320" sfrtype="CAN_MOFCR0_type" description="Message Object 25 Function Control Register "/>
		<sfr name="CAN_MOFCR26" address="0xf0005340" sfrtype="CAN_MOFCR0_type" description="Message Object 26 Function Control Register "/>
		<sfr name="CAN_MOFCR27" address="0xf0005360" sfrtype="CAN_MOFCR0_type" description="Message Object 27 Function Control Register "/>
		<sfr name="CAN_MOFCR28" address="0xf0005380" sfrtype="CAN_MOFCR0_type" description="Message Object 28 Function Control Register "/>
		<sfr name="CAN_MOFCR29" address="0xf00053a0" sfrtype="CAN_MOFCR0_type" description="Message Object 29 Function Control Register "/>
		<sfr name="CAN_MOFCR3" address="0xf0005060" sfrtype="CAN_MOFCR0_type" description="Message Object 3 Function Control Register "/>
		<sfr name="CAN_MOFCR30" address="0xf00053c0" sfrtype="CAN_MOFCR0_type" description="Message Object 30 Function Control Register "/>
		<sfr name="CAN_MOFCR31" address="0xf00053e0" sfrtype="CAN_MOFCR0_type" description="Message Object 31 Function Control Register "/>
		<sfr name="CAN_MOFCR32" address="0xf0005400" sfrtype="CAN_MOFCR0_type" description="Message Object 32 Function Control Register "/>
		<sfr name="CAN_MOFCR33" address="0xf0005420" sfrtype="CAN_MOFCR0_type" description="Message Object 33 Function Control Register "/>
		<sfr name="CAN_MOFCR34" address="0xf0005440" sfrtype="CAN_MOFCR0_type" description="Message Object 34 Function Control Register "/>
		<sfr name="CAN_MOFCR35" address="0xf0005460" sfrtype="CAN_MOFCR0_type" description="Message Object 35 Function Control Register "/>
		<sfr name="CAN_MOFCR36" address="0xf0005480" sfrtype="CAN_MOFCR0_type" description="Message Object 36 Function Control Register "/>
		<sfr name="CAN_MOFCR37" address="0xf00054a0" sfrtype="CAN_MOFCR0_type" description="Message Object 37 Function Control Register "/>
		<sfr name="CAN_MOFCR38" address="0xf00054c0" sfrtype="CAN_MOFCR0_type" description="Message Object 38 Function Control Register "/>
		<sfr name="CAN_MOFCR39" address="0xf00054e0" sfrtype="CAN_MOFCR0_type" description="Message Object 39 Function Control Register "/>
		<sfr name="CAN_MOFCR4" address="0xf0005080" sfrtype="CAN_MOFCR0_type" description="Message Object 4 Function Control Register "/>
		<sfr name="CAN_MOFCR40" address="0xf0005500" sfrtype="CAN_MOFCR0_type" description="Message Object 40 Function Control Register "/>
		<sfr name="CAN_MOFCR41" address="0xf0005520" sfrtype="CAN_MOFCR0_type" description="Message Object 41 Function Control Register "/>
		<sfr name="CAN_MOFCR42" address="0xf0005540" sfrtype="CAN_MOFCR0_type" description="Message Object 42 Function Control Register "/>
		<sfr name="CAN_MOFCR43" address="0xf0005560" sfrtype="CAN_MOFCR0_type" description="Message Object 43 Function Control Register "/>
		<sfr name="CAN_MOFCR44" address="0xf0005580" sfrtype="CAN_MOFCR0_type" description="Message Object 44 Function Control Register "/>
		<sfr name="CAN_MOFCR45" address="0xf00055a0" sfrtype="CAN_MOFCR0_type" description="Message Object 45 Function Control Register "/>
		<sfr name="CAN_MOFCR46" address="0xf00055c0" sfrtype="CAN_MOFCR0_type" description="Message Object 46 Function Control Register "/>
		<sfr name="CAN_MOFCR47" address="0xf00055e0" sfrtype="CAN_MOFCR0_type" description="Message Object 47 Function Control Register "/>
		<sfr name="CAN_MOFCR48" address="0xf0005600" sfrtype="CAN_MOFCR0_type" description="Message Object 48 Function Control Register "/>
		<sfr name="CAN_MOFCR49" address="0xf0005620" sfrtype="CAN_MOFCR0_type" description="Message Object 49 Function Control Register "/>
		<sfr name="CAN_MOFCR5" address="0xf00050a0" sfrtype="CAN_MOFCR0_type" description="Message Object 5 Function Control Register "/>
		<sfr name="CAN_MOFCR50" address="0xf0005640" sfrtype="CAN_MOFCR0_type" description="Message Object 50 Function Control Register "/>
		<sfr name="CAN_MOFCR51" address="0xf0005660" sfrtype="CAN_MOFCR0_type" description="Message Object 51 Function Control Register "/>
		<sfr name="CAN_MOFCR52" address="0xf0005680" sfrtype="CAN_MOFCR0_type" description="Message Object 52 Function Control Register "/>
		<sfr name="CAN_MOFCR53" address="0xf00056a0" sfrtype="CAN_MOFCR0_type" description="Message Object 53 Function Control Register "/>
		<sfr name="CAN_MOFCR54" address="0xf00056c0" sfrtype="CAN_MOFCR0_type" description="Message Object 54 Function Control Register "/>
		<sfr name="CAN_MOFCR55" address="0xf00056e0" sfrtype="CAN_MOFCR0_type" description="Message Object 55 Function Control Register "/>
		<sfr name="CAN_MOFCR56" address="0xf0005700" sfrtype="CAN_MOFCR0_type" description="Message Object 56 Function Control Register "/>
		<sfr name="CAN_MOFCR57" address="0xf0005720" sfrtype="CAN_MOFCR0_type" description="Message Object 57 Function Control Register "/>
		<sfr name="CAN_MOFCR58" address="0xf0005740" sfrtype="CAN_MOFCR0_type" description="Message Object 58 Function Control Register "/>
		<sfr name="CAN_MOFCR59" address="0xf0005760" sfrtype="CAN_MOFCR0_type" description="Message Object 59 Function Control Register "/>
		<sfr name="CAN_MOFCR6" address="0xf00050c0" sfrtype="CAN_MOFCR0_type" description="Message Object 6 Function Control Register "/>
		<sfr name="CAN_MOFCR60" address="0xf0005780" sfrtype="CAN_MOFCR0_type" description="Message Object 60 Function Control Register "/>
		<sfr name="CAN_MOFCR61" address="0xf00057a0" sfrtype="CAN_MOFCR0_type" description="Message Object 61 Function Control Register "/>
		<sfr name="CAN_MOFCR62" address="0xf00057c0" sfrtype="CAN_MOFCR0_type" description="Message Object 62 Function Control Register "/>
		<sfr name="CAN_MOFCR63" address="0xf00057e0" sfrtype="CAN_MOFCR0_type" description="Message Object 63 Function Control Register "/>
		<sfr name="CAN_MOFCR7" address="0xf00050e0" sfrtype="CAN_MOFCR0_type" description="Message Object 7 Function Control Register "/>
		<sfr name="CAN_MOFCR8" address="0xf0005100" sfrtype="CAN_MOFCR0_type" description="Message Object 8 Function Control Register "/>
		<sfr name="CAN_MOFCR9" address="0xf0005120" sfrtype="CAN_MOFCR0_type" description="Message Object 9 Function Control Register "/>
		<sfrtype name="CAN_MOFGPR0_type">
			<bitfield name="BOT" start="0" end="7" access="rw"/>
			<bitfield name="TOP" start="8" end="15" access="rw"/>
			<bitfield name="CUR" start="16" end="23" access="rw"/>
			<bitfield name="SEL" start="24" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CAN_MOFGPR0" address="0xf0005004" sfrtype="CAN_MOFGPR0_type" description="Message Object 0 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR1" address="0xf0005024" sfrtype="CAN_MOFGPR0_type" description="Message Object 1 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR10" address="0xf0005144" sfrtype="CAN_MOFGPR0_type" description="Message Object 10 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR11" address="0xf0005164" sfrtype="CAN_MOFGPR0_type" description="Message Object 11 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR12" address="0xf0005184" sfrtype="CAN_MOFGPR0_type" description="Message Object 12 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR13" address="0xf00051a4" sfrtype="CAN_MOFGPR0_type" description="Message Object 13 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR14" address="0xf00051c4" sfrtype="CAN_MOFGPR0_type" description="Message Object 14 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR15" address="0xf00051e4" sfrtype="CAN_MOFGPR0_type" description="Message Object 15 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR16" address="0xf0005204" sfrtype="CAN_MOFGPR0_type" description="Message Object 16 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR17" address="0xf0005224" sfrtype="CAN_MOFGPR0_type" description="Message Object 17 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR18" address="0xf0005244" sfrtype="CAN_MOFGPR0_type" description="Message Object 18 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR19" address="0xf0005264" sfrtype="CAN_MOFGPR0_type" description="Message Object 19 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR2" address="0xf0005044" sfrtype="CAN_MOFGPR0_type" description="Message Object 2 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR20" address="0xf0005284" sfrtype="CAN_MOFGPR0_type" description="Message Object 20 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR21" address="0xf00052a4" sfrtype="CAN_MOFGPR0_type" description="Message Object 21 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR22" address="0xf00052c4" sfrtype="CAN_MOFGPR0_type" description="Message Object 22 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR23" address="0xf00052e4" sfrtype="CAN_MOFGPR0_type" description="Message Object 23 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR24" address="0xf0005304" sfrtype="CAN_MOFGPR0_type" description="Message Object 24 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR25" address="0xf0005324" sfrtype="CAN_MOFGPR0_type" description="Message Object 25 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR26" address="0xf0005344" sfrtype="CAN_MOFGPR0_type" description="Message Object 26 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR27" address="0xf0005364" sfrtype="CAN_MOFGPR0_type" description="Message Object 27 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR28" address="0xf0005384" sfrtype="CAN_MOFGPR0_type" description="Message Object 28 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR29" address="0xf00053a4" sfrtype="CAN_MOFGPR0_type" description="Message Object 29 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR3" address="0xf0005064" sfrtype="CAN_MOFGPR0_type" description="Message Object 3 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR30" address="0xf00053c4" sfrtype="CAN_MOFGPR0_type" description="Message Object 30 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR31" address="0xf00053e4" sfrtype="CAN_MOFGPR0_type" description="Message Object 31 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR32" address="0xf0005404" sfrtype="CAN_MOFGPR0_type" description="Message Object 32 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR33" address="0xf0005424" sfrtype="CAN_MOFGPR0_type" description="Message Object 33 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR34" address="0xf0005444" sfrtype="CAN_MOFGPR0_type" description="Message Object 34 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR35" address="0xf0005464" sfrtype="CAN_MOFGPR0_type" description="Message Object 35 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR36" address="0xf0005484" sfrtype="CAN_MOFGPR0_type" description="Message Object 36 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR37" address="0xf00054a4" sfrtype="CAN_MOFGPR0_type" description="Message Object 37 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR38" address="0xf00054c4" sfrtype="CAN_MOFGPR0_type" description="Message Object 38 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR39" address="0xf00054e4" sfrtype="CAN_MOFGPR0_type" description="Message Object 39 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR4" address="0xf0005084" sfrtype="CAN_MOFGPR0_type" description="Message Object 4 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR40" address="0xf0005504" sfrtype="CAN_MOFGPR0_type" description="Message Object 40 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR41" address="0xf0005524" sfrtype="CAN_MOFGPR0_type" description="Message Object 41 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR42" address="0xf0005544" sfrtype="CAN_MOFGPR0_type" description="Message Object 42 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR43" address="0xf0005564" sfrtype="CAN_MOFGPR0_type" description="Message Object 43 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR44" address="0xf0005584" sfrtype="CAN_MOFGPR0_type" description="Message Object 44 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR45" address="0xf00055a4" sfrtype="CAN_MOFGPR0_type" description="Message Object 45 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR46" address="0xf00055c4" sfrtype="CAN_MOFGPR0_type" description="Message Object 46 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR47" address="0xf00055e4" sfrtype="CAN_MOFGPR0_type" description="Message Object 47 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR48" address="0xf0005604" sfrtype="CAN_MOFGPR0_type" description="Message Object 48 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR49" address="0xf0005624" sfrtype="CAN_MOFGPR0_type" description="Message Object 49 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR5" address="0xf00050a4" sfrtype="CAN_MOFGPR0_type" description="Message Object 5 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR50" address="0xf0005644" sfrtype="CAN_MOFGPR0_type" description="Message Object 50 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR51" address="0xf0005664" sfrtype="CAN_MOFGPR0_type" description="Message Object 51 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR52" address="0xf0005684" sfrtype="CAN_MOFGPR0_type" description="Message Object 52 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR53" address="0xf00056a4" sfrtype="CAN_MOFGPR0_type" description="Message Object 53 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR54" address="0xf00056c4" sfrtype="CAN_MOFGPR0_type" description="Message Object 54 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR55" address="0xf00056e4" sfrtype="CAN_MOFGPR0_type" description="Message Object 55 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR56" address="0xf0005704" sfrtype="CAN_MOFGPR0_type" description="Message Object 56 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR57" address="0xf0005724" sfrtype="CAN_MOFGPR0_type" description="Message Object 57 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR58" address="0xf0005744" sfrtype="CAN_MOFGPR0_type" description="Message Object 58 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR59" address="0xf0005764" sfrtype="CAN_MOFGPR0_type" description="Message Object 59 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR6" address="0xf00050c4" sfrtype="CAN_MOFGPR0_type" description="Message Object 6 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR60" address="0xf0005784" sfrtype="CAN_MOFGPR0_type" description="Message Object 60 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR61" address="0xf00057a4" sfrtype="CAN_MOFGPR0_type" description="Message Object 61 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR62" address="0xf00057c4" sfrtype="CAN_MOFGPR0_type" description="Message Object 62 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR63" address="0xf00057e4" sfrtype="CAN_MOFGPR0_type" description="Message Object 63 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR7" address="0xf00050e4" sfrtype="CAN_MOFGPR0_type" description="Message Object 7 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR8" address="0xf0005104" sfrtype="CAN_MOFGPR0_type" description="Message Object 8 FIFO/Gateway Pointer Register "/>
		<sfr name="CAN_MOFGPR9" address="0xf0005124" sfrtype="CAN_MOFGPR0_type" description="Message Object 9 FIFO/Gateway Pointer Register "/>
		<sfrtype name="CAN_MOIPR0_type">
			<bitfield name="RXINP" start="0" end="3" access="rw"/>
			<bitfield name="TXINP" start="4" end="7" access="rw"/>
			<bitfield name="MPN" start="8" end="15" access="rw"/>
			<bitfield name="CFCVAL" start="16" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CAN_MOIPR0" address="0xf0005008" sfrtype="CAN_MOIPR0_type" description="Message Object 0 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR1" address="0xf0005028" sfrtype="CAN_MOIPR0_type" description="Message Object 1 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR10" address="0xf0005148" sfrtype="CAN_MOIPR0_type" description="Message Object 10 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR11" address="0xf0005168" sfrtype="CAN_MOIPR0_type" description="Message Object 11 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR12" address="0xf0005188" sfrtype="CAN_MOIPR0_type" description="Message Object 12 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR13" address="0xf00051a8" sfrtype="CAN_MOIPR0_type" description="Message Object 13 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR14" address="0xf00051c8" sfrtype="CAN_MOIPR0_type" description="Message Object 14 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR15" address="0xf00051e8" sfrtype="CAN_MOIPR0_type" description="Message Object 15 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR16" address="0xf0005208" sfrtype="CAN_MOIPR0_type" description="Message Object 16 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR17" address="0xf0005228" sfrtype="CAN_MOIPR0_type" description="Message Object 17 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR18" address="0xf0005248" sfrtype="CAN_MOIPR0_type" description="Message Object 18 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR19" address="0xf0005268" sfrtype="CAN_MOIPR0_type" description="Message Object 19 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR2" address="0xf0005048" sfrtype="CAN_MOIPR0_type" description="Message Object 2 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR20" address="0xf0005288" sfrtype="CAN_MOIPR0_type" description="Message Object 20 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR21" address="0xf00052a8" sfrtype="CAN_MOIPR0_type" description="Message Object 21 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR22" address="0xf00052c8" sfrtype="CAN_MOIPR0_type" description="Message Object 22 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR23" address="0xf00052e8" sfrtype="CAN_MOIPR0_type" description="Message Object 23 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR24" address="0xf0005308" sfrtype="CAN_MOIPR0_type" description="Message Object 24 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR25" address="0xf0005328" sfrtype="CAN_MOIPR0_type" description="Message Object 25 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR26" address="0xf0005348" sfrtype="CAN_MOIPR0_type" description="Message Object 26 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR27" address="0xf0005368" sfrtype="CAN_MOIPR0_type" description="Message Object 27 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR28" address="0xf0005388" sfrtype="CAN_MOIPR0_type" description="Message Object 28 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR29" address="0xf00053a8" sfrtype="CAN_MOIPR0_type" description="Message Object 29 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR3" address="0xf0005068" sfrtype="CAN_MOIPR0_type" description="Message Object 3 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR30" address="0xf00053c8" sfrtype="CAN_MOIPR0_type" description="Message Object 30 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR31" address="0xf00053e8" sfrtype="CAN_MOIPR0_type" description="Message Object 31 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR32" address="0xf0005408" sfrtype="CAN_MOIPR0_type" description="Message Object 32 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR33" address="0xf0005428" sfrtype="CAN_MOIPR0_type" description="Message Object 33 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR34" address="0xf0005448" sfrtype="CAN_MOIPR0_type" description="Message Object 34 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR35" address="0xf0005468" sfrtype="CAN_MOIPR0_type" description="Message Object 35 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR36" address="0xf0005488" sfrtype="CAN_MOIPR0_type" description="Message Object 36 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR37" address="0xf00054a8" sfrtype="CAN_MOIPR0_type" description="Message Object 37 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR38" address="0xf00054c8" sfrtype="CAN_MOIPR0_type" description="Message Object 38 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR39" address="0xf00054e8" sfrtype="CAN_MOIPR0_type" description="Message Object 39 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR4" address="0xf0005088" sfrtype="CAN_MOIPR0_type" description="Message Object 4 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR40" address="0xf0005508" sfrtype="CAN_MOIPR0_type" description="Message Object 40 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR41" address="0xf0005528" sfrtype="CAN_MOIPR0_type" description="Message Object 41 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR42" address="0xf0005548" sfrtype="CAN_MOIPR0_type" description="Message Object 42 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR43" address="0xf0005568" sfrtype="CAN_MOIPR0_type" description="Message Object 43 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR44" address="0xf0005588" sfrtype="CAN_MOIPR0_type" description="Message Object 44 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR45" address="0xf00055a8" sfrtype="CAN_MOIPR0_type" description="Message Object 45 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR46" address="0xf00055c8" sfrtype="CAN_MOIPR0_type" description="Message Object 46 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR47" address="0xf00055e8" sfrtype="CAN_MOIPR0_type" description="Message Object 47 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR48" address="0xf0005608" sfrtype="CAN_MOIPR0_type" description="Message Object 48 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR49" address="0xf0005628" sfrtype="CAN_MOIPR0_type" description="Message Object 49 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR5" address="0xf00050a8" sfrtype="CAN_MOIPR0_type" description="Message Object 5 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR50" address="0xf0005648" sfrtype="CAN_MOIPR0_type" description="Message Object 50 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR51" address="0xf0005668" sfrtype="CAN_MOIPR0_type" description="Message Object 51 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR52" address="0xf0005688" sfrtype="CAN_MOIPR0_type" description="Message Object 52 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR53" address="0xf00056a8" sfrtype="CAN_MOIPR0_type" description="Message Object 53 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR54" address="0xf00056c8" sfrtype="CAN_MOIPR0_type" description="Message Object 54 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR55" address="0xf00056e8" sfrtype="CAN_MOIPR0_type" description="Message Object 55 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR56" address="0xf0005708" sfrtype="CAN_MOIPR0_type" description="Message Object 56 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR57" address="0xf0005728" sfrtype="CAN_MOIPR0_type" description="Message Object 57 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR58" address="0xf0005748" sfrtype="CAN_MOIPR0_type" description="Message Object 58 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR59" address="0xf0005768" sfrtype="CAN_MOIPR0_type" description="Message Object 59 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR6" address="0xf00050c8" sfrtype="CAN_MOIPR0_type" description="Message Object 6 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR60" address="0xf0005788" sfrtype="CAN_MOIPR0_type" description="Message Object 60 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR61" address="0xf00057a8" sfrtype="CAN_MOIPR0_type" description="Message Object 61 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR62" address="0xf00057c8" sfrtype="CAN_MOIPR0_type" description="Message Object 62 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR63" address="0xf00057e8" sfrtype="CAN_MOIPR0_type" description="Message Object 63 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR7" address="0xf00050e8" sfrtype="CAN_MOIPR0_type" description="Message Object 7 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR8" address="0xf0005108" sfrtype="CAN_MOIPR0_type" description="Message Object 8 Interrupt Pointer Register "/>
		<sfr name="CAN_MOIPR9" address="0xf0005128" sfrtype="CAN_MOIPR0_type" description="Message Object 9 Interrupt Pointer Register "/>
		<sfrtype name="CAN_MOSTAT0_type">
			<bitfield name="RXPND" start="0" end="0" access="r"/>
			<bitfield name="TXPND" start="1" end="1" access="r"/>
			<bitfield name="RXUPD" start="2" end="2" access="r"/>
			<bitfield name="NEWDAT" start="3" end="3" access="r"/>
			<bitfield name="MSGLST" start="4" end="4" access="r"/>
			<bitfield name="MSGVAL" start="5" end="5" access="r"/>
			<bitfield name="RTSEL" start="6" end="6" access="r"/>
			<bitfield name="RXEN" start="7" end="7" access="r"/>
			<bitfield name="TXRQ" start="8" end="8" access="r"/>
			<bitfield name="TXEN0" start="9" end="9" access="r"/>
			<bitfield name="TXEN1" start="10" end="10" access="r"/>
			<bitfield name="DIR" start="11" end="11" access="r"/>
			<bitfield name="LIST" start="12" end="15" access="r"/>
			<bitfield name="PPREV" start="16" end="23" access="r"/>
			<bitfield name="PNEXT" start="24" end="31" access="r"/>
		</sfrtype>
		<sfr name="CAN_MOSTAT0" address="0xf000501c" sfrtype="CAN_MOSTAT0_type" description="Message Object 0 Status Register "/>
		<sfr name="CAN_MOSTAT1" address="0xf000503c" sfrtype="CAN_MOSTAT0_type" description="Message Object 1 Status Register "/>
		<sfr name="CAN_MOSTAT10" address="0xf000515c" sfrtype="CAN_MOSTAT0_type" description="Message Object 10 Status Register "/>
		<sfr name="CAN_MOSTAT11" address="0xf000517c" sfrtype="CAN_MOSTAT0_type" description="Message Object 11 Status Register "/>
		<sfr name="CAN_MOSTAT12" address="0xf000519c" sfrtype="CAN_MOSTAT0_type" description="Message Object 12 Status Register "/>
		<sfr name="CAN_MOSTAT13" address="0xf00051bc" sfrtype="CAN_MOSTAT0_type" description="Message Object 13 Status Register "/>
		<sfr name="CAN_MOSTAT14" address="0xf00051dc" sfrtype="CAN_MOSTAT0_type" description="Message Object 14 Status Register "/>
		<sfr name="CAN_MOSTAT15" address="0xf00051fc" sfrtype="CAN_MOSTAT0_type" description="Message Object 15 Status Register "/>
		<sfr name="CAN_MOSTAT16" address="0xf000521c" sfrtype="CAN_MOSTAT0_type" description="Message Object 16 Status Register "/>
		<sfr name="CAN_MOSTAT17" address="0xf000523c" sfrtype="CAN_MOSTAT0_type" description="Message Object 17 Status Register "/>
		<sfr name="CAN_MOSTAT18" address="0xf000525c" sfrtype="CAN_MOSTAT0_type" description="Message Object 18 Status Register "/>
		<sfr name="CAN_MOSTAT19" address="0xf000527c" sfrtype="CAN_MOSTAT0_type" description="Message Object 19 Status Register "/>
		<sfr name="CAN_MOSTAT2" address="0xf000505c" sfrtype="CAN_MOSTAT0_type" description="Message Object 2 Status Register "/>
		<sfr name="CAN_MOSTAT20" address="0xf000529c" sfrtype="CAN_MOSTAT0_type" description="Message Object 20 Status Register "/>
		<sfr name="CAN_MOSTAT21" address="0xf00052bc" sfrtype="CAN_MOSTAT0_type" description="Message Object 21 Status Register "/>
		<sfr name="CAN_MOSTAT22" address="0xf00052dc" sfrtype="CAN_MOSTAT0_type" description="Message Object 22 Status Register "/>
		<sfr name="CAN_MOSTAT23" address="0xf00052fc" sfrtype="CAN_MOSTAT0_type" description="Message Object 23 Status Register "/>
		<sfr name="CAN_MOSTAT24" address="0xf000531c" sfrtype="CAN_MOSTAT0_type" description="Message Object 24 Status Register "/>
		<sfr name="CAN_MOSTAT25" address="0xf000533c" sfrtype="CAN_MOSTAT0_type" description="Message Object 25 Status Register "/>
		<sfr name="CAN_MOSTAT26" address="0xf000535c" sfrtype="CAN_MOSTAT0_type" description="Message Object 26 Status Register "/>
		<sfr name="CAN_MOSTAT27" address="0xf000537c" sfrtype="CAN_MOSTAT0_type" description="Message Object 27 Status Register "/>
		<sfr name="CAN_MOSTAT28" address="0xf000539c" sfrtype="CAN_MOSTAT0_type" description="Message Object 28 Status Register "/>
		<sfr name="CAN_MOSTAT29" address="0xf00053bc" sfrtype="CAN_MOSTAT0_type" description="Message Object 29 Status Register "/>
		<sfr name="CAN_MOSTAT3" address="0xf000507c" sfrtype="CAN_MOSTAT0_type" description="Message Object 3 Status Register "/>
		<sfr name="CAN_MOSTAT30" address="0xf00053dc" sfrtype="CAN_MOSTAT0_type" description="Message Object 30 Status Register "/>
		<sfr name="CAN_MOSTAT31" address="0xf00053fc" sfrtype="CAN_MOSTAT0_type" description="Message Object 31 Status Register "/>
		<sfr name="CAN_MOSTAT32" address="0xf000541c" sfrtype="CAN_MOSTAT0_type" description="Message Object 32 Status Register "/>
		<sfr name="CAN_MOSTAT33" address="0xf000543c" sfrtype="CAN_MOSTAT0_type" description="Message Object 33 Status Register "/>
		<sfr name="CAN_MOSTAT34" address="0xf000545c" sfrtype="CAN_MOSTAT0_type" description="Message Object 34 Status Register "/>
		<sfr name="CAN_MOSTAT35" address="0xf000547c" sfrtype="CAN_MOSTAT0_type" description="Message Object 35 Status Register "/>
		<sfr name="CAN_MOSTAT36" address="0xf000549c" sfrtype="CAN_MOSTAT0_type" description="Message Object 36 Status Register "/>
		<sfr name="CAN_MOSTAT37" address="0xf00054bc" sfrtype="CAN_MOSTAT0_type" description="Message Object 37 Status Register "/>
		<sfr name="CAN_MOSTAT38" address="0xf00054dc" sfrtype="CAN_MOSTAT0_type" description="Message Object 38 Status Register "/>
		<sfr name="CAN_MOSTAT39" address="0xf00054fc" sfrtype="CAN_MOSTAT0_type" description="Message Object 39 Status Register "/>
		<sfr name="CAN_MOSTAT4" address="0xf000509c" sfrtype="CAN_MOSTAT0_type" description="Message Object 4 Status Register "/>
		<sfr name="CAN_MOSTAT40" address="0xf000551c" sfrtype="CAN_MOSTAT0_type" description="Message Object 40 Status Register "/>
		<sfr name="CAN_MOSTAT41" address="0xf000553c" sfrtype="CAN_MOSTAT0_type" description="Message Object 41 Status Register "/>
		<sfr name="CAN_MOSTAT42" address="0xf000555c" sfrtype="CAN_MOSTAT0_type" description="Message Object 42 Status Register "/>
		<sfr name="CAN_MOSTAT43" address="0xf000557c" sfrtype="CAN_MOSTAT0_type" description="Message Object 43 Status Register "/>
		<sfr name="CAN_MOSTAT44" address="0xf000559c" sfrtype="CAN_MOSTAT0_type" description="Message Object 44 Status Register "/>
		<sfr name="CAN_MOSTAT45" address="0xf00055bc" sfrtype="CAN_MOSTAT0_type" description="Message Object 45 Status Register "/>
		<sfr name="CAN_MOSTAT46" address="0xf00055dc" sfrtype="CAN_MOSTAT0_type" description="Message Object 46 Status Register "/>
		<sfr name="CAN_MOSTAT47" address="0xf00055fc" sfrtype="CAN_MOSTAT0_type" description="Message Object 47 Status Register "/>
		<sfr name="CAN_MOSTAT48" address="0xf000561c" sfrtype="CAN_MOSTAT0_type" description="Message Object 48 Status Register "/>
		<sfr name="CAN_MOSTAT49" address="0xf000563c" sfrtype="CAN_MOSTAT0_type" description="Message Object 49 Status Register "/>
		<sfr name="CAN_MOSTAT5" address="0xf00050bc" sfrtype="CAN_MOSTAT0_type" description="Message Object 5 Status Register "/>
		<sfr name="CAN_MOSTAT50" address="0xf000565c" sfrtype="CAN_MOSTAT0_type" description="Message Object 50 Status Register "/>
		<sfr name="CAN_MOSTAT51" address="0xf000567c" sfrtype="CAN_MOSTAT0_type" description="Message Object 51 Status Register "/>
		<sfr name="CAN_MOSTAT52" address="0xf000569c" sfrtype="CAN_MOSTAT0_type" description="Message Object 52 Status Register "/>
		<sfr name="CAN_MOSTAT53" address="0xf00056bc" sfrtype="CAN_MOSTAT0_type" description="Message Object 53 Status Register "/>
		<sfr name="CAN_MOSTAT54" address="0xf00056dc" sfrtype="CAN_MOSTAT0_type" description="Message Object 54 Status Register "/>
		<sfr name="CAN_MOSTAT55" address="0xf00056fc" sfrtype="CAN_MOSTAT0_type" description="Message Object 55 Status Register "/>
		<sfr name="CAN_MOSTAT56" address="0xf000571c" sfrtype="CAN_MOSTAT0_type" description="Message Object 56 Status Register "/>
		<sfr name="CAN_MOSTAT57" address="0xf000573c" sfrtype="CAN_MOSTAT0_type" description="Message Object 57 Status Register "/>
		<sfr name="CAN_MOSTAT58" address="0xf000575c" sfrtype="CAN_MOSTAT0_type" description="Message Object 58 Status Register "/>
		<sfr name="CAN_MOSTAT59" address="0xf000577c" sfrtype="CAN_MOSTAT0_type" description="Message Object 59 Status Register "/>
		<sfr name="CAN_MOSTAT6" address="0xf00050dc" sfrtype="CAN_MOSTAT0_type" description="Message Object 6 Status Register "/>
		<sfr name="CAN_MOSTAT60" address="0xf000579c" sfrtype="CAN_MOSTAT0_type" description="Message Object 60 Status Register "/>
		<sfr name="CAN_MOSTAT61" address="0xf00057bc" sfrtype="CAN_MOSTAT0_type" description="Message Object 61 Status Register "/>
		<sfr name="CAN_MOSTAT62" address="0xf00057dc" sfrtype="CAN_MOSTAT0_type" description="Message Object 62 Status Register "/>
		<sfr name="CAN_MOSTAT63" address="0xf00057fc" sfrtype="CAN_MOSTAT0_type" description="Message Object 63 Status Register "/>
		<sfr name="CAN_MOSTAT7" address="0xf00050fc" sfrtype="CAN_MOSTAT0_type" description="Message Object 7 Status Register "/>
		<sfr name="CAN_MOSTAT8" address="0xf000511c" sfrtype="CAN_MOSTAT0_type" description="Message Object 8 Status Register "/>
		<sfr name="CAN_MOSTAT9" address="0xf000513c" sfrtype="CAN_MOSTAT0_type" description="Message Object 9 Status Register "/>
		<sfrtype name="CAN_MSID0_type">
			<bitfield name="INDEX" start="0" end="5" access="r"/>
		</sfrtype>
		<sfr name="CAN_MSID0" address="0xf0004180" sfrtype="CAN_MSID0_type" description="Message Index Register 0 "/>
		<sfr name="CAN_MSID1" address="0xf0004184" sfrtype="CAN_MSID0_type" description="Message Index Register 1 "/>
		<sfr name="CAN_MSID2" address="0xf0004188" sfrtype="CAN_MSID0_type" description="Message Index Register 2 "/>
		<sfr name="CAN_MSID3" address="0xf000418c" sfrtype="CAN_MSID0_type" description="Message Index Register 3 "/>
		<sfr name="CAN_MSID4" address="0xf0004190" sfrtype="CAN_MSID0_type" description="Message Index Register 4 "/>
		<sfr name="CAN_MSID5" address="0xf0004194" sfrtype="CAN_MSID0_type" description="Message Index Register 5 "/>
		<sfr name="CAN_MSID6" address="0xf0004198" sfrtype="CAN_MSID0_type" description="Message Index Register 6 "/>
		<sfr name="CAN_MSID7" address="0xf000419c" sfrtype="CAN_MSID0_type" description="Message Index Register 7 "/>
		<sfrtype name="CAN_MSIMASK_type">
			<bitfield name="IM" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CAN_MSIMASK" address="0xf00041c0" sfrtype="CAN_MSIMASK_type" description="Message Index Mask Register "/>
		<sfrtype name="CAN_MSPND0_type">
			<bitfield name="PND" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CAN_MSPND0" address="0xf0004140" sfrtype="CAN_MSPND0_type" description="Message Pending Register 0 "/>
		<sfr name="CAN_MSPND1" address="0xf0004144" sfrtype="CAN_MSPND0_type" description="Message Pending Register 1 "/>
		<sfr name="CAN_MSPND2" address="0xf0004148" sfrtype="CAN_MSPND0_type" description="Message Pending Register 2 "/>
		<sfr name="CAN_MSPND3" address="0xf000414c" sfrtype="CAN_MSPND0_type" description="Message Pending Register 3 "/>
		<sfr name="CAN_MSPND4" address="0xf0004150" sfrtype="CAN_MSPND0_type" description="Message Pending Register 4 "/>
		<sfr name="CAN_MSPND5" address="0xf0004154" sfrtype="CAN_MSPND0_type" description="Message Pending Register 5 "/>
		<sfr name="CAN_MSPND6" address="0xf0004158" sfrtype="CAN_MSPND0_type" description="Message Pending Register 6 "/>
		<sfr name="CAN_MSPND7" address="0xf000415c" sfrtype="CAN_MSPND0_type" description="Message Pending Register 7 "/>
		<sfrtype name="CAN_NBTR0_type">
			<bitfield name="BRP" start="0" end="5" access="rw"/>
			<bitfield name="SJW" start="6" end="7" access="rw"/>
			<bitfield name="TSEG1" start="8" end="11" access="rw"/>
			<bitfield name="TSEG2" start="12" end="14" access="rw"/>
			<bitfield name="DIV8" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="CAN_NBTR0" address="0xf0004210" sfrtype="CAN_NBTR0_type" description="Node 0 Bit Timing Register "/>
		<sfr name="CAN_NBTR1" address="0xf0004310" sfrtype="CAN_NBTR0_type" description="Node 1 Bit Timing Register "/>
		<sfr name="CAN_NBTR2" address="0xf0004410" sfrtype="CAN_NBTR0_type" description="Node 2 Bit Timing Register "/>
		<sfrtype name="CAN_NCR0_type">
			<bitfield name="INIT" start="0" end="0" access="rw"/>
			<bitfield name="TRIE" start="1" end="1" access="rw"/>
			<bitfield name="LECIE" start="2" end="2" access="rw"/>
			<bitfield name="ALIE" start="3" end="3" access="rw"/>
			<bitfield name="CANDIS" start="4" end="4" access="rw"/>
			<bitfield name="CCE" start="6" end="6" access="rw"/>
			<bitfield name="CALM" start="7" end="7" access="rw"/>
			<bitfield name="SUSEN" start="8" end="8" access="rw"/>
		</sfrtype>
		<sfr name="CAN_NCR0" address="0xf0004200" sfrtype="CAN_NCR0_type" description="Node 0 Control Register "/>
		<sfr name="CAN_NCR1" address="0xf0004300" sfrtype="CAN_NCR0_type" description="Node 1 Control Register "/>
		<sfr name="CAN_NCR2" address="0xf0004400" sfrtype="CAN_NCR0_type" description="Node 2 Control Register "/>
		<sfrtype name="CAN_NECNT0_type">
			<bitfield name="REC" start="0" end="7" access="rw"/>
			<bitfield name="TEC" start="8" end="15" access="rw"/>
			<bitfield name="EWRNLVL" start="16" end="23" access="rw"/>
			<bitfield name="LETD" start="24" end="24" access="r"/>
			<bitfield name="LEINC" start="25" end="25" access="r"/>
		</sfrtype>
		<sfr name="CAN_NECNT0" address="0xf0004214" sfrtype="CAN_NECNT0_type" description="Node 0 Error Counter Register "/>
		<sfr name="CAN_NECNT1" address="0xf0004314" sfrtype="CAN_NECNT0_type" description="Node 1 Error Counter Register "/>
		<sfr name="CAN_NECNT2" address="0xf0004414" sfrtype="CAN_NECNT0_type" description="Node 2 Error Counter Register "/>
		<sfrtype name="CAN_NFCR0_type">
			<bitfield name="CFC" start="0" end="15" access="rw"/>
			<bitfield name="CFSEL" start="16" end="18" access="rw"/>
			<bitfield name="CFMOD" start="19" end="20" access="rw"/>
			<bitfield name="CFCIE" start="22" end="22" access="rw"/>
			<bitfield name="CFCOV" start="23" end="23" access="rw"/>
		</sfrtype>
		<sfr name="CAN_NFCR0" address="0xf0004218" sfrtype="CAN_NFCR0_type" description="Node 0 Frame Counter Register "/>
		<sfr name="CAN_NFCR1" address="0xf0004318" sfrtype="CAN_NFCR0_type" description="Node 1 Frame Counter Register "/>
		<sfr name="CAN_NFCR2" address="0xf0004418" sfrtype="CAN_NFCR0_type" description="Node 2 Frame Counter Register "/>
		<sfrtype name="CAN_NIPR0_type">
			<bitfield name="ALINP" start="0" end="3" access="rw"/>
			<bitfield name="LECINP" start="4" end="7" access="rw"/>
			<bitfield name="TRINP" start="8" end="11" access="rw"/>
			<bitfield name="CFCINP" start="12" end="15" access="rw"/>
		</sfrtype>
		<sfr name="CAN_NIPR0" address="0xf0004208" sfrtype="CAN_NIPR0_type" description="Node 0 Interrupt Pointer Register "/>
		<sfr name="CAN_NIPR1" address="0xf0004308" sfrtype="CAN_NIPR0_type" description="Node 1 Interrupt Pointer Register "/>
		<sfr name="CAN_NIPR2" address="0xf0004408" sfrtype="CAN_NIPR0_type" description="Node 2 Interrupt Pointer Register "/>
		<sfrtype name="CAN_NPCR0_type">
			<bitfield name="RXSEL" start="0" end="2" access="rw"/>
			<bitfield name="LBM" start="8" end="8" access="rw"/>
		</sfrtype>
		<sfr name="CAN_NPCR0" address="0xf000420c" sfrtype="CAN_NPCR0_type" description="Node 0 Port Control Register "/>
		<sfr name="CAN_NPCR1" address="0xf000430c" sfrtype="CAN_NPCR0_type" description="Node 1 Port Control Register "/>
		<sfr name="CAN_NPCR2" address="0xf000440c" sfrtype="CAN_NPCR0_type" description="Node 2 Port Control Register "/>
		<sfrtype name="CAN_NSR0_type">
			<bitfield name="LEC" start="0" end="2" access="rw"/>
			<bitfield name="TXOK" start="3" end="3" access="rw"/>
			<bitfield name="RXOK" start="4" end="4" access="rw"/>
			<bitfield name="ALERT" start="5" end="5" access="rw"/>
			<bitfield name="EWRN" start="6" end="6" access="r"/>
			<bitfield name="BOFF" start="7" end="7" access="r"/>
			<bitfield name="LLE" start="8" end="8" access="rw"/>
			<bitfield name="LOE" start="9" end="9" access="rw"/>
			<bitfield name="SUSACK" start="10" end="10" access="r"/>
		</sfrtype>
		<sfr name="CAN_NSR0" address="0xf0004204" sfrtype="CAN_NSR0_type" description="Node 0 Status Register "/>
		<sfr name="CAN_NSR1" address="0xf0004304" sfrtype="CAN_NSR0_type" description="Node 1 Status Register "/>
		<sfr name="CAN_NSR2" address="0xf0004404" sfrtype="CAN_NSR0_type" description="Node 2 Status Register "/>
		<sfrtype name="CAN_PANCTR_type">
			<bitfield name="PANCMD" start="0" end="7" access="rw"/>
			<bitfield name="BUSY" start="8" end="8" access="r"/>
			<bitfield name="RBUSY" start="9" end="9" access="r"/>
			<bitfield name="PANAR1" start="16" end="23" access="rw"/>
			<bitfield name="PANAR2" start="24" end="31" access="rw"/>
		</sfrtype>
		<sfr name="CAN_PANCTR" address="0xf00041c4" sfrtype="CAN_PANCTR_type" description="Panel Control Register "/>
		<sfrtype name="CAN_SRC0_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="CAN_SRC0" address="0xf00040fc" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 0 "/>
		<sfr name="CAN_SRC1" address="0xf00040f8" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 1 "/>
		<sfr name="CAN_SRC10" address="0xf00040d4" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 10 "/>
		<sfr name="CAN_SRC11" address="0xf00040d0" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 11 "/>
		<sfr name="CAN_SRC12" address="0xf00040cc" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 12 "/>
		<sfr name="CAN_SRC13" address="0xf00040c8" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 13 "/>
		<sfr name="CAN_SRC14" address="0xf00040c4" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 14 "/>
		<sfr name="CAN_SRC15" address="0xf00040c0" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 15 "/>
		<sfr name="CAN_SRC2" address="0xf00040f4" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 2 "/>
		<sfr name="CAN_SRC3" address="0xf00040f0" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 3 "/>
		<sfr name="CAN_SRC4" address="0xf00040ec" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 4 "/>
		<sfr name="CAN_SRC5" address="0xf00040e8" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 5 "/>
		<sfr name="CAN_SRC6" address="0xf00040e4" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 6 "/>
		<sfr name="CAN_SRC7" address="0xf00040e0" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 7 "/>
		<sfr name="CAN_SRC8" address="0xf00040dc" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 8 "/>
		<sfr name="CAN_SRC9" address="0xf00040d8" sfrtype="CAN_SRC0_type" description="CAN Service Request Control Register 9 "/>
	</group>
	<group name="MLI">
		<sfrtype name="MLI0_AER_type">
			<bitfield name="AEN0" start="0" end="0" access="rw"/>
			<bitfield name="AEN1" start="1" end="1" access="rw"/>
			<bitfield name="AEN2" start="2" end="2" access="rw"/>
			<bitfield name="AEN3" start="3" end="3" access="rw"/>
			<bitfield name="AEN4" start="4" end="4" access="rw"/>
			<bitfield name="AEN5" start="5" end="5" access="rw"/>
			<bitfield name="AEN6" start="6" end="6" access="rw"/>
			<bitfield name="AEN7" start="7" end="7" access="rw"/>
			<bitfield name="AEN8" start="8" end="8" access="rw"/>
			<bitfield name="AEN9" start="9" end="9" access="rw"/>
			<bitfield name="AEN10" start="10" end="10" access="rw"/>
			<bitfield name="AEN11" start="11" end="11" access="rw"/>
			<bitfield name="AEN12" start="12" end="12" access="rw"/>
			<bitfield name="AEN13" start="13" end="13" access="rw"/>
			<bitfield name="AEN14" start="14" end="14" access="rw"/>
			<bitfield name="AEN15" start="15" end="15" access="rw"/>
			<bitfield name="AEN16" start="16" end="16" access="rw"/>
			<bitfield name="AEN17" start="17" end="17" access="rw"/>
			<bitfield name="AEN18" start="18" end="18" access="rw"/>
			<bitfield name="AEN19" start="19" end="19" access="rw"/>
			<bitfield name="AEN20" start="20" end="20" access="rw"/>
			<bitfield name="AEN21" start="21" end="21" access="rw"/>
			<bitfield name="AEN22" start="22" end="22" access="rw"/>
			<bitfield name="AEN23" start="23" end="23" access="rw"/>
			<bitfield name="AEN24" start="24" end="24" access="rw"/>
			<bitfield name="AEN25" start="25" end="25" access="rw"/>
			<bitfield name="AEN26" start="26" end="26" access="rw"/>
			<bitfield name="AEN27" start="27" end="27" access="rw"/>
			<bitfield name="AEN28" start="28" end="28" access="rw"/>
			<bitfield name="AEN29" start="29" end="29" access="rw"/>
			<bitfield name="AEN30" start="30" end="30" access="rw"/>
			<bitfield name="AEN31" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MLI0_AER" address="0xf010c0b8" sfrtype="MLI0_AER_type" description="Access Enable Register "/>
		<sfrtype name="MLI0_ARR_type">
			<bitfield name="SLICE0" start="0" end="4" access="rw"/>
			<bitfield name="SIZE0" start="5" end="7" access="rw"/>
			<bitfield name="SLICE1" start="8" end="12" access="rw"/>
			<bitfield name="SIZE1" start="13" end="15" access="rw"/>
			<bitfield name="SLICE2" start="16" end="20" access="rw"/>
			<bitfield name="SIZE2" start="21" end="23" access="rw"/>
			<bitfield name="SLICE3" start="24" end="28" access="rw"/>
			<bitfield name="SIZE3" start="29" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MLI0_ARR" address="0xf010c0bc" sfrtype="MLI0_ARR_type" description="Access Range Register "/>
		<sfrtype name="MLI0_FDR_type">
			<bitfield name="STEP" start="0" end="9" access="rw"/>
			<bitfield name="SM" start="11" end="11" access="rw"/>
			<bitfield name="SC" start="12" end="13" access="rw"/>
			<bitfield name="DM" start="14" end="15" access="rw"/>
			<bitfield name="RESULT" start="16" end="25" access="r"/>
			<bitfield name="SUSACK" start="28" end="28" access="r"/>
			<bitfield name="SUSREQ" start="29" end="29" access="r"/>
			<bitfield name="ENHW" start="30" end="30" access="rw"/>
			<bitfield name="DISCLK" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MLI0_FDR" address="0xf010c00c" sfrtype="MLI0_FDR_type" description="Fractional Divider Register "/>
		<sfrtype name="MLI0_GINTR_type">
			<bitfield name="SIMLI0" start="0" end="0" access="w"/>
			<bitfield name="SIMLI1" start="1" end="1" access="w"/>
			<bitfield name="SIMLI2" start="2" end="2" access="w"/>
			<bitfield name="SIMLI3" start="3" end="3" access="w"/>
			<bitfield name="SIMLI4" start="4" end="4" access="w"/>
			<bitfield name="SIMLI5" start="5" end="5" access="w"/>
			<bitfield name="SIMLI6" start="6" end="6" access="w"/>
			<bitfield name="SIMLI7" start="7" end="7" access="w"/>
		</sfrtype>
		<sfr name="MLI0_GINTR" address="0xf010c0b0" sfrtype="MLI0_GINTR_type" description="Global Interrupt Set Register "/>
		<sfrtype name="MLI0_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_ID" address="0xf010c008" sfrtype="MLI0_ID_type" description="Module Identification Register "/>
		<sfrtype name="MLI0_OICR_type">
			<bitfield name="TVEA" start="0" end="0" access="rw"/>
			<bitfield name="TVEB" start="1" end="1" access="rw"/>
			<bitfield name="TVEC" start="2" end="2" access="rw"/>
			<bitfield name="TVED" start="3" end="3" access="rw"/>
			<bitfield name="TVPA" start="4" end="4" access="rw"/>
			<bitfield name="TVPB" start="5" end="5" access="rw"/>
			<bitfield name="TVPC" start="6" end="6" access="rw"/>
			<bitfield name="TVPD" start="7" end="7" access="rw"/>
			<bitfield name="TRS" start="8" end="9" access="rw"/>
			<bitfield name="TRP" start="10" end="10" access="rw"/>
			<bitfield name="TRE" start="11" end="11" access="rw"/>
			<bitfield name="TCE" start="12" end="12" access="rw"/>
			<bitfield name="TCP" start="13" end="13" access="rw"/>
			<bitfield name="TDP" start="14" end="14" access="rw"/>
			<bitfield name="RVE" start="15" end="15" access="rw"/>
			<bitfield name="RRS" start="16" end="17" access="rw"/>
			<bitfield name="RRPA" start="18" end="18" access="rw"/>
			<bitfield name="RRPB" start="19" end="19" access="rw"/>
			<bitfield name="RRPC" start="20" end="20" access="rw"/>
			<bitfield name="RRPD" start="21" end="21" access="rw"/>
			<bitfield name="RVS" start="22" end="23" access="rw"/>
			<bitfield name="RVP" start="24" end="24" access="rw"/>
			<bitfield name="RCS" start="25" end="26" access="rw"/>
			<bitfield name="RCP" start="27" end="27" access="rw"/>
			<bitfield name="RCE" start="28" end="28" access="rw"/>
			<bitfield name="RDS" start="29" end="30" access="rw"/>
			<bitfield name="RDP" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MLI0_OICR" address="0xf010c0b4" sfrtype="MLI0_OICR_type" description="Output Input Control Register "/>
		<sfrtype name="MLI0_RADRR_type">
			<bitfield name="ADDR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RADRR" address="0xf010c08c" sfrtype="MLI0_RADRR_type" description="Receiver Address Register "/>
		<sfrtype name="MLI0_RCR_type">
			<bitfield name="DPE" start="0" end="3" access="r"/>
			<bitfield name="CMDP3" start="4" end="7" access="r"/>
			<bitfield name="MOD" start="8" end="8" access="r"/>
			<bitfield name="DW" start="9" end="10" access="r"/>
			<bitfield name="TF" start="11" end="12" access="r"/>
			<bitfield name="PE" start="13" end="13" access="r"/>
			<bitfield name="RPN" start="14" end="15" access="r"/>
			<bitfield name="MPE" start="16" end="19" access="rw"/>
			<bitfield name="BEN" start="20" end="20" access="rw"/>
			<bitfield name="RCVRST" start="24" end="24" access="rw"/>
		</sfrtype>
		<sfr name="MLI0_RCR" address="0xf010c068" sfrtype="MLI0_RCR_type" description="Receiver Control Register "/>
		<sfrtype name="MLI0_RDATAR_type">
			<bitfield name="DATA" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RDATAR" address="0xf010c090" sfrtype="MLI0_RDATAR_type" description="Receiver Data Register "/>
		<sfrtype name="MLI0_RIER_type">
			<bitfield name="NFRIE" start="0" end="1" access="rw"/>
			<bitfield name="CFRIE0" start="2" end="2" access="rw"/>
			<bitfield name="CFRIE1" start="3" end="3" access="rw"/>
			<bitfield name="CFRIE2" start="4" end="4" access="rw"/>
			<bitfield name="CFRIE3" start="5" end="5" access="rw"/>
			<bitfield name="ICE" start="6" end="6" access="rw"/>
			<bitfield name="PEIE" start="7" end="7" access="rw"/>
			<bitfield name="MPEIE" start="8" end="8" access="rw"/>
			<bitfield name="DRAIE" start="9" end="9" access="rw"/>
			<bitfield name="NFRIR" start="16" end="16" access="w"/>
			<bitfield name="MEIR" start="17" end="17" access="w"/>
			<bitfield name="CFRIR0" start="18" end="18" access="w"/>
			<bitfield name="CFRIR1" start="19" end="19" access="w"/>
			<bitfield name="CFRIR2" start="20" end="20" access="w"/>
			<bitfield name="CFRIR3" start="21" end="21" access="w"/>
			<bitfield name="ICER" start="22" end="22" access="w"/>
			<bitfield name="PEIR" start="23" end="23" access="w"/>
			<bitfield name="MPEIR" start="24" end="24" access="w"/>
			<bitfield name="DRAIR" start="25" end="25" access="w"/>
		</sfrtype>
		<sfr name="MLI0_RIER" address="0xf010c0a4" sfrtype="MLI0_RIER_type" description="Receiver Interrupt Enable Register "/>
		<sfrtype name="MLI0_RINPR_type">
			<bitfield name="NFRIP" start="0" end="2" access="rw"/>
			<bitfield name="CFRIP" start="4" end="6" access="rw"/>
			<bitfield name="MPPEIP" start="8" end="10" access="rw"/>
			<bitfield name="DRAIP" start="12" end="14" access="rw"/>
		</sfrtype>
		<sfr name="MLI0_RINPR" address="0xf010c0ac" sfrtype="MLI0_RINPR_type" description="Receiver Interrupt Node Pointer Register "/>
		<sfrtype name="MLI0_RISR_type">
			<bitfield name="NFRI" start="0" end="0" access="r"/>
			<bitfield name="MEI" start="1" end="1" access="r"/>
			<bitfield name="CFRI0" start="2" end="2" access="r"/>
			<bitfield name="CFRI1" start="3" end="3" access="r"/>
			<bitfield name="CFRI2" start="4" end="4" access="r"/>
			<bitfield name="CFRI3" start="5" end="5" access="r"/>
			<bitfield name="IC" start="6" end="6" access="r"/>
			<bitfield name="PEI" start="7" end="7" access="r"/>
			<bitfield name="MPEI" start="8" end="8" access="r"/>
			<bitfield name="DRAI" start="9" end="9" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RISR" address="0xf010c0a8" sfrtype="MLI0_RISR_type" description="Receiver Interrupt Status Register "/>
		<sfr name="MLI0_RP0BAR" address="0xf010c06c" sfrtype="MLI0_RADRR_type" description="Receiver Pipe 0 Base Address Register "/>
		<sfrtype name="MLI0_RP0STATR_type">
			<bitfield name="BS" start="0" end="3" access="r"/>
			<bitfield name="AP" start="6" end="15" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RP0STATR" address="0xf010c07c" sfrtype="MLI0_RP0STATR_type" description="Receiver Pipe 0 Status Register "/>
		<sfr name="MLI0_RP1BAR" address="0xf010c070" sfrtype="MLI0_RADRR_type" description="Receiver Pipe 1 Base Address Register "/>
		<sfr name="MLI0_RP1STATR" address="0xf010c080" sfrtype="MLI0_RP0STATR_type" description="Receiver Pipe 1 Status Register "/>
		<sfr name="MLI0_RP2BAR" address="0xf010c074" sfrtype="MLI0_RADRR_type" description="Receiver Pipe 2 Base Address Register "/>
		<sfr name="MLI0_RP2STATR" address="0xf010c084" sfrtype="MLI0_RP0STATR_type" description="Receiver Pipe 2 Status Register "/>
		<sfr name="MLI0_RP3BAR" address="0xf010c078" sfrtype="MLI0_RADRR_type" description="Receiver Pipe 3 Base Address Register "/>
		<sfr name="MLI0_RP3STATR" address="0xf010c088" sfrtype="MLI0_RP0STATR_type" description="Receiver Pipe 3 Status Register "/>
		<sfrtype name="MLI0_SCR_type">
			<bitfield name="SCV0" start="0" end="0" access="w"/>
			<bitfield name="SCV1" start="1" end="1" access="w"/>
			<bitfield name="SCV2" start="2" end="2" access="w"/>
			<bitfield name="SCV3" start="3" end="3" access="w"/>
			<bitfield name="SMOD" start="4" end="4" access="w"/>
			<bitfield name="CDV0" start="8" end="8" access="w"/>
			<bitfield name="CDV1" start="9" end="9" access="w"/>
			<bitfield name="CDV2" start="10" end="10" access="w"/>
			<bitfield name="CDV3" start="11" end="11" access="w"/>
			<bitfield name="CCV0" start="12" end="12" access="w"/>
			<bitfield name="CCV1" start="13" end="13" access="w"/>
			<bitfield name="CCV2" start="14" end="14" access="w"/>
			<bitfield name="CCV3" start="15" end="15" access="w"/>
			<bitfield name="CMOD" start="16" end="16" access="w"/>
			<bitfield name="CBAV" start="17" end="17" access="w"/>
			<bitfield name="CAV" start="24" end="24" access="w"/>
			<bitfield name="CRPE" start="25" end="25" access="w"/>
			<bitfield name="CTPE" start="26" end="26" access="w"/>
			<bitfield name="CNAE" start="27" end="27" access="w"/>
			<bitfield name="CCIV0" start="28" end="28" access="w"/>
			<bitfield name="CCIV1" start="29" end="29" access="w"/>
			<bitfield name="CCIV2" start="30" end="30" access="w"/>
			<bitfield name="CCIV3" start="31" end="31" access="w"/>
		</sfrtype>
		<sfr name="MLI0_SCR" address="0xf010c094" sfrtype="MLI0_SCR_type" description="Set Clear Register "/>
		<sfrtype name="MLI0_TCBAR_type">
			<bitfield name="ADDR" start="4" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TCBAR" address="0xf010c064" sfrtype="MLI0_TCBAR_type" description="Transmitter Copy Base Address Register "/>
		<sfrtype name="MLI0_TCMDR_type">
			<bitfield name="CMDP0" start="0" end="3" access="rw"/>
			<bitfield name="CMDP1" start="8" end="11" access="rw"/>
			<bitfield name="CMDP2" start="16" end="19" access="rw"/>
			<bitfield name="CMDP3" start="24" end="27" access="rw"/>
		</sfrtype>
		<sfr name="MLI0_TCMDR" address="0xf010c028" sfrtype="MLI0_TCMDR_type" description="Transmitter Command Register "/>
		<sfrtype name="MLI0_TCR_type">
			<bitfield name="MOD" start="0" end="0" access="rw"/>
			<bitfield name="DNT" start="1" end="1" access="rw"/>
			<bitfield name="MPE" start="4" end="7" access="rw"/>
			<bitfield name="MNAE" start="8" end="9" access="rw"/>
			<bitfield name="MDP" start="10" end="13" access="rw"/>
			<bitfield name="NO" start="14" end="14" access="rw"/>
			<bitfield name="TP" start="15" end="15" access="rw"/>
			<bitfield name="TDEL" start="16" end="19" access="rw"/>
		</sfrtype>
		<sfr name="MLI0_TCR" address="0xf010c010" sfrtype="MLI0_TCR_type" description="Transmitter Control Register "/>
		<sfrtype name="MLI0_TDRAR_type">
			<bitfield name="DATA" start="0" end="31" access="rw"/>
		</sfrtype>
		<sfr name="MLI0_TDRAR" address="0xf010c050" sfrtype="MLI0_TDRAR_type" description="Transmitter Data Read Answer Register "/>
		<sfrtype name="MLI0_TIER_type">
			<bitfield name="NFSIE0" start="0" end="0" access="rw"/>
			<bitfield name="NFSIE1" start="1" end="1" access="rw"/>
			<bitfield name="NFSIE2" start="2" end="2" access="rw"/>
			<bitfield name="NFSIE3" start="3" end="3" access="rw"/>
			<bitfield name="CFSIE0" start="4" end="4" access="rw"/>
			<bitfield name="CFSIE1" start="5" end="5" access="rw"/>
			<bitfield name="CFSIE2" start="6" end="6" access="rw"/>
			<bitfield name="CFSIE3" start="7" end="7" access="rw"/>
			<bitfield name="PEIE" start="8" end="8" access="rw"/>
			<bitfield name="TEIE" start="9" end="9" access="rw"/>
			<bitfield name="NFSIR0" start="16" end="16" access="w"/>
			<bitfield name="NFSIR1" start="17" end="17" access="w"/>
			<bitfield name="NFSIR2" start="18" end="18" access="w"/>
			<bitfield name="NFSIR3" start="19" end="19" access="w"/>
			<bitfield name="CFSIR0" start="20" end="20" access="w"/>
			<bitfield name="CFSIR1" start="21" end="21" access="w"/>
			<bitfield name="CFSIR2" start="22" end="22" access="w"/>
			<bitfield name="CFSIR3" start="23" end="23" access="w"/>
			<bitfield name="PEIR" start="24" end="24" access="w"/>
			<bitfield name="TEIR" start="25" end="25" access="w"/>
		</sfrtype>
		<sfr name="MLI0_TIER" address="0xf010c098" sfrtype="MLI0_TIER_type" description="Transmitter Interrupt Enable Register "/>
		<sfrtype name="MLI0_TINPR_type">
			<bitfield name="NFSIP0" start="0" end="2" access="rw"/>
			<bitfield name="NFSIP1" start="4" end="6" access="rw"/>
			<bitfield name="NFSIP2" start="8" end="10" access="rw"/>
			<bitfield name="NFSIP3" start="12" end="14" access="rw"/>
			<bitfield name="CFSIP" start="16" end="18" access="rw"/>
			<bitfield name="PTEIP" start="20" end="22" access="rw"/>
		</sfrtype>
		<sfr name="MLI0_TINPR" address="0xf010c0a0" sfrtype="MLI0_TINPR_type" description="Transmitter Interrupt Node Pointer Register "/>
		<sfrtype name="MLI0_TISR_type">
			<bitfield name="NFSI0" start="0" end="0" access="r"/>
			<bitfield name="NFSI1" start="1" end="1" access="r"/>
			<bitfield name="NFSI2" start="2" end="2" access="r"/>
			<bitfield name="NFSI3" start="3" end="3" access="r"/>
			<bitfield name="CFSI0" start="4" end="4" access="r"/>
			<bitfield name="CFSI1" start="5" end="5" access="r"/>
			<bitfield name="CFSI2" start="6" end="6" access="r"/>
			<bitfield name="CFSI3" start="7" end="7" access="r"/>
			<bitfield name="PEI" start="8" end="8" access="r"/>
			<bitfield name="TEI" start="9" end="9" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TISR" address="0xf010c09c" sfrtype="MLI0_TISR_type" description="Transmitter Interrupt Status Register "/>
		<sfrtype name="MLI0_TP0AOFR_type">
			<bitfield name="AOFF" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP0AOFR" address="0xf010c030" sfrtype="MLI0_TP0AOFR_type" description="Transmitter Pipe 0 Address Offset Register "/>
		<sfrtype name="MLI0_TP0BAR_type">
			<bitfield name="BS" start="0" end="3" access="w"/>
			<bitfield name="ADDR" start="4" end="31" access="w"/>
		</sfrtype>
		<sfr name="MLI0_TP0BAR" address="0xf010c054" sfrtype="MLI0_TP0BAR_type" description="Transmitter Pipe 0 Base Address Register "/>
		<sfr name="MLI0_TP0DATAR" address="0xf010c040" sfrtype="MLI0_RDATAR_type" description="Transmitter Pipe 0 Data Register "/>
		<sfrtype name="MLI0_TP0STATR_type">
			<bitfield name="BS" start="0" end="3" access="r"/>
			<bitfield name="DW" start="4" end="5" access="r"/>
			<bitfield name="AP" start="6" end="15" access="r"/>
			<bitfield name="OP" start="16" end="16" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP0STATR" address="0xf010c018" sfrtype="MLI0_TP0STATR_type" description="Transmitter Pipe 0 Status Register "/>
		<sfr name="MLI0_TP1AOFR" address="0xf010c034" sfrtype="MLI0_TP0AOFR_type" description="Transmitter Pipe 1 Address Offset Register "/>
		<sfr name="MLI0_TP1BAR" address="0xf010c058" sfrtype="MLI0_TP0BAR_type" description="Transmitter Pipe 1 Base Address Register "/>
		<sfr name="MLI0_TP1DATAR" address="0xf010c044" sfrtype="MLI0_RDATAR_type" description="Transmitter Pipe 1 Data Register "/>
		<sfr name="MLI0_TP1STATR" address="0xf010c01c" sfrtype="MLI0_TP0STATR_type" description="Transmitter Pipe 1 Status Register "/>
		<sfr name="MLI0_TP2AOFR" address="0xf010c038" sfrtype="MLI0_TP0AOFR_type" description="Transmitter Pipe 2 Address Offset Register "/>
		<sfr name="MLI0_TP2BAR" address="0xf010c05c" sfrtype="MLI0_TP0BAR_type" description="Transmitter Pipe 2 Base Address Register "/>
		<sfr name="MLI0_TP2DATAR" address="0xf010c048" sfrtype="MLI0_RDATAR_type" description="Transmitter Pipe 2 Data Register "/>
		<sfr name="MLI0_TP2STATR" address="0xf010c020" sfrtype="MLI0_TP0STATR_type" description="Transmitter Pipe 2 Status Register "/>
		<sfr name="MLI0_TP3AOFR" address="0xf010c03c" sfrtype="MLI0_TP0AOFR_type" description="Transmitter Pipe 3 Address Offset Register "/>
		<sfr name="MLI0_TP3BAR" address="0xf010c060" sfrtype="MLI0_TP0BAR_type" description="Transmitter Pipe 3 Base Address Register "/>
		<sfr name="MLI0_TP3DATAR" address="0xf010c04c" sfrtype="MLI0_RDATAR_type" description="Transmitter Pipe 3 Data Register "/>
		<sfr name="MLI0_TP3STATR" address="0xf010c024" sfrtype="MLI0_TP0STATR_type" description="Transmitter Pipe 3 Status Register "/>
		<sfrtype name="MLI0_TRSTATR_type">
			<bitfield name="CIV0" start="0" end="0" access="r"/>
			<bitfield name="CIV1" start="1" end="1" access="r"/>
			<bitfield name="CIV2" start="2" end="2" access="r"/>
			<bitfield name="CIV3" start="3" end="3" access="r"/>
			<bitfield name="CV0" start="4" end="4" access="r"/>
			<bitfield name="CV1" start="5" end="5" access="r"/>
			<bitfield name="CV2" start="6" end="6" access="r"/>
			<bitfield name="CV3" start="7" end="7" access="r"/>
			<bitfield name="AV" start="8" end="8" access="r"/>
			<bitfield name="BAV" start="9" end="9" access="r"/>
			<bitfield name="DV0" start="16" end="16" access="r"/>
			<bitfield name="DV1" start="17" end="17" access="r"/>
			<bitfield name="DV2" start="18" end="18" access="r"/>
			<bitfield name="DV3" start="19" end="19" access="r"/>
			<bitfield name="RP0" start="20" end="20" access="r"/>
			<bitfield name="RP1" start="21" end="21" access="r"/>
			<bitfield name="RP2" start="22" end="22" access="r"/>
			<bitfield name="RP3" start="23" end="23" access="r"/>
			<bitfield name="PN" start="24" end="25" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TRSTATR" address="0xf010c02c" sfrtype="MLI0_TRSTATR_type" description="Transmitter Receiver Status Register "/>
		<sfrtype name="MLI0_TSTATR_type">
			<bitfield name="RDC" start="0" end="4" access="r"/>
			<bitfield name="APN" start="5" end="6" access="r"/>
			<bitfield name="PE" start="7" end="7" access="r"/>
			<bitfield name="NAE" start="8" end="8" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TSTATR" address="0xf010c014" sfrtype="MLI0_TSTATR_type" description="Transmitter Status Register "/>
	</group>
	<group name="GPTA">
		<sfrtype name="GPTA0_CKBCTR_type">
			<bitfield name="DFA02" start="0" end="3" access="rw"/>
			<bitfield name="DFA04" start="4" end="7" access="rw"/>
			<bitfield name="DFA06" start="8" end="11" access="rw"/>
			<bitfield name="DFA07" start="12" end="15" access="rw"/>
			<bitfield name="DFA03" start="16" end="17" access="rw"/>
			<bitfield name="DFALTC" start="18" end="20" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_CKBCTR" address="0xf00018d8" sfrtype="GPTA0_CKBCTR_type" description="GPTA0 Clock Bus Control Register "/>
		<sfrtype name="GPTA0_CLC_type">
			<bitfield name="DISR" start="0" end="0" access="rw"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2" access="rw"/>
			<bitfield name="EDIS" start="3" end="3" access="rw"/>
			<bitfield name="SBWE" start="4" end="4" access="w"/>
			<bitfield name="FSOE" start="5" end="5" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_CLC" address="0xf0001800" sfrtype="GPTA0_CLC_type" description="GPTA Clock Control Register "/>
		<sfrtype name="GPTA0_DBGCTR_type">
			<bitfield name="CLKCNT" start="0" end="15" access="rw"/>
			<bitfield name="DBGCEN" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_DBGCTR" address="0xf0001804" sfrtype="GPTA0_DBGCTR_type" description="GPTA Debug Clock Control Register "/>
		<sfrtype name="GPTA0_DCMCAV0_type">
			<bitfield name="CAV" start="0" end="23" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_DCMCAV0" address="0xf0001888" sfrtype="GPTA0_DCMCAV0_type" description="GPTA0 Duty Cycle Measurement Capture Register 0 "/>
		<sfr name="GPTA0_DCMCAV1" address="0xf0001898" sfrtype="GPTA0_DCMCAV0_type" description="GPTA0 Duty Cycle Measurement Capture Register 1 "/>
		<sfr name="GPTA0_DCMCAV2" address="0xf00018a8" sfrtype="GPTA0_DCMCAV0_type" description="GPTA0 Duty Cycle Measurement Capture Register 2 "/>
		<sfr name="GPTA0_DCMCAV3" address="0xf00018b8" sfrtype="GPTA0_DCMCAV0_type" description="GPTA0 Duty Cycle Measurement Capture Register 3 "/>
		<sfrtype name="GPTA0_DCMCOV0_type">
			<bitfield name="COV" start="0" end="23" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_DCMCOV0" address="0xf000188c" sfrtype="GPTA0_DCMCOV0_type" description="GPTA0 Duty Cycle Measurement Capture/Compare Register 0 "/>
		<sfr name="GPTA0_DCMCOV1" address="0xf000189c" sfrtype="GPTA0_DCMCOV0_type" description="GPTA0 Duty Cycle Measurement Capture/Compare Register 1 "/>
		<sfr name="GPTA0_DCMCOV2" address="0xf00018ac" sfrtype="GPTA0_DCMCOV0_type" description="GPTA0 Duty Cycle Measurement Capture/Compare Register 2 "/>
		<sfr name="GPTA0_DCMCOV3" address="0xf00018bc" sfrtype="GPTA0_DCMCOV0_type" description="GPTA0 Duty Cycle Measurement Capture/Compare Register 3 "/>
		<sfrtype name="GPTA0_DCMCTR0_type">
			<bitfield name="RCA" start="0" end="0" access="rw"/>
			<bitfield name="OCA" start="1" end="1" access="rw"/>
			<bitfield name="RZE" start="2" end="2" access="rw"/>
			<bitfield name="FZE" start="3" end="3" access="rw"/>
			<bitfield name="RCK" start="4" end="4" access="rw"/>
			<bitfield name="FCK" start="5" end="5" access="rw"/>
			<bitfield name="QCK" start="6" end="6" access="w"/>
			<bitfield name="RRE" start="7" end="7" access="rw"/>
			<bitfield name="FRE" start="8" end="8" access="rw"/>
			<bitfield name="CRE" start="9" end="9" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_DCMCTR0" address="0xf0001880" sfrtype="GPTA0_DCMCTR0_type" description="GPTA0 Duty Cycle Measurement Control Register 0 "/>
		<sfr name="GPTA0_DCMCTR1" address="0xf0001890" sfrtype="GPTA0_DCMCTR0_type" description="GPTA0 Duty Cycle Measurement Control Register 1 "/>
		<sfr name="GPTA0_DCMCTR2" address="0xf00018a0" sfrtype="GPTA0_DCMCTR0_type" description="GPTA0 Duty Cycle Measurement Control Register 2 "/>
		<sfr name="GPTA0_DCMCTR3" address="0xf00018b0" sfrtype="GPTA0_DCMCTR0_type" description="GPTA0 Duty Cycle Measurement Control Register 3 "/>
		<sfrtype name="GPTA0_DCMTIM0_type">
			<bitfield name="TIM" start="0" end="23" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_DCMTIM0" address="0xf0001884" sfrtype="GPTA0_DCMTIM0_type" description="GPTA0 Duty Cycle Measurement Timer Register 0 "/>
		<sfr name="GPTA0_DCMTIM1" address="0xf0001894" sfrtype="GPTA0_DCMTIM0_type" description="GPTA0 Duty Cycle Measurement Timer Register 1 "/>
		<sfr name="GPTA0_DCMTIM2" address="0xf00018a4" sfrtype="GPTA0_DCMTIM0_type" description="GPTA0 Duty Cycle Measurement Timer Register 2 "/>
		<sfr name="GPTA0_DCMTIM3" address="0xf00018b4" sfrtype="GPTA0_DCMTIM0_type" description="GPTA0 Duty Cycle Measurement Timer Register 3 "/>
		<sfrtype name="GPTA0_EDCTR_type">
			<bitfield name="GT00RUN" start="0" end="0" access="rw"/>
			<bitfield name="GT01RUN" start="1" end="1" access="rw"/>
			<bitfield name="G0EN" start="8" end="8" access="rw"/>
			<bitfield name="L2EN" start="10" end="10" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_EDCTR" address="0xf0001c00" sfrtype="GPTA0_EDCTR_type" description="GPTA Clock Enable/Disable Control Register "/>
		<sfrtype name="GPTA0_FDR_type">
			<bitfield name="STEP" start="0" end="9" access="rw"/>
			<bitfield name="SM" start="11" end="11" access="rw"/>
			<bitfield name="SC" start="12" end="13" access="rw"/>
			<bitfield name="DM" start="14" end="15" access="rw"/>
			<bitfield name="RESULT" start="16" end="25" access="r"/>
			<bitfield name="SUSACK" start="28" end="28" access="r"/>
			<bitfield name="SUSREQ" start="29" end="29" access="r"/>
			<bitfield name="ENHW" start="30" end="30" access="rw"/>
			<bitfield name="DISCLK" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_FDR" address="0xf000180c" sfrtype="GPTA0_FDR_type" description="GPTA Fractional Divider Register "/>
		<sfrtype name="GPTA0_FPCCTR0_type">
			<bitfield name="CMP" start="0" end="15" access="rw"/>
			<bitfield name="MOD" start="16" end="18" access="rw"/>
			<bitfield name="IPS" start="19" end="21" access="rw"/>
			<bitfield name="CLK" start="22" end="23" access="rw"/>
			<bitfield name="RTG" start="24" end="24" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_FPCCTR0" address="0xf0001848" sfrtype="GPTA0_FPCCTR0_type" description="GPTA0 Filter and Prescaler Cell Control Register 0 "/>
		<sfr name="GPTA0_FPCCTR1" address="0xf0001850" sfrtype="GPTA0_FPCCTR0_type" description="GPTA0 Filter and Prescaler Cell Control Register 1 "/>
		<sfr name="GPTA0_FPCCTR2" address="0xf0001858" sfrtype="GPTA0_FPCCTR0_type" description="GPTA0 Filter and Prescaler Cell Control Register 2 "/>
		<sfr name="GPTA0_FPCCTR3" address="0xf0001860" sfrtype="GPTA0_FPCCTR0_type" description="GPTA0 Filter and Prescaler Cell Control Register 3 "/>
		<sfr name="GPTA0_FPCCTR4" address="0xf0001868" sfrtype="GPTA0_FPCCTR0_type" description="GPTA0 Filter and Prescaler Cell Control Register 4 "/>
		<sfr name="GPTA0_FPCCTR5" address="0xf0001870" sfrtype="GPTA0_FPCCTR0_type" description="GPTA0 Filter and Prescaler Cell Control Register 5 "/>
		<sfrtype name="GPTA0_FPCSTAT_type">
			<bitfield name="REG0" start="0" end="0" access="rw"/>
			<bitfield name="REG1" start="1" end="1" access="rw"/>
			<bitfield name="REG2" start="2" end="2" access="rw"/>
			<bitfield name="REG3" start="3" end="3" access="rw"/>
			<bitfield name="REG4" start="4" end="4" access="rw"/>
			<bitfield name="REG5" start="5" end="5" access="rw"/>
			<bitfield name="FEG0" start="8" end="8" access="rw"/>
			<bitfield name="FEG1" start="9" end="9" access="rw"/>
			<bitfield name="FEG2" start="10" end="10" access="rw"/>
			<bitfield name="FEG3" start="11" end="11" access="rw"/>
			<bitfield name="FEG4" start="12" end="12" access="rw"/>
			<bitfield name="FEG5" start="13" end="13" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_FPCSTAT" address="0xf0001844" sfrtype="GPTA0_FPCSTAT_type" description="GPTA0 Filter and Prescaler Cell Status Register "/>
		<sfrtype name="GPTA0_FPCTIM0_type">
			<bitfield name="TIM" start="0" end="15" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_FPCTIM0" address="0xf000184c" sfrtype="GPTA0_FPCTIM0_type" description="GPTA0 Filter and Prescaler Cell Timer Register 0 "/>
		<sfr name="GPTA0_FPCTIM1" address="0xf0001854" sfrtype="GPTA0_FPCTIM0_type" description="GPTA0 Filter and Prescaler Cell Timer Register 1 "/>
		<sfr name="GPTA0_FPCTIM2" address="0xf000185c" sfrtype="GPTA0_FPCTIM0_type" description="GPTA0 Filter and Prescaler Cell Timer Register 2 "/>
		<sfr name="GPTA0_FPCTIM3" address="0xf0001864" sfrtype="GPTA0_FPCTIM0_type" description="GPTA0 Filter and Prescaler Cell Timer Register 3 "/>
		<sfr name="GPTA0_FPCTIM4" address="0xf000186c" sfrtype="GPTA0_FPCTIM0_type" description="GPTA0 Filter and Prescaler Cell Timer Register 4 "/>
		<sfr name="GPTA0_FPCTIM5" address="0xf0001874" sfrtype="GPTA0_FPCTIM0_type" description="GPTA0 Filter and Prescaler Cell Timer Register 5 "/>
		<sfrtype name="GPTA0_GTCCTR00_type">
			<view id="1">
				<bitfield name="MOD" start="0" end="1" access="rw"/>
				<bitfield name="OSM" start="2" end="2" access="rw"/>
				<bitfield name="REN" start="3" end="3" access="rw"/>
				<bitfield name="RED" start="4" end="4" access="rw"/>
				<bitfield name="FED" start="5" end="5" access="rw"/>
				<bitfield name="NE" start="6" end="6" access="rw"/>
				<bitfield name="BYP" start="7" end="7" access="rw"/>
				<bitfield name="EOA" start="8" end="8" access="rw"/>
				<bitfield name="CEN" start="10" end="10" access="r"/>
				<bitfield name="OCM" start="11" end="13" access="rw"/>
				<bitfield name="OIA" start="14" end="14" access="rw"/>
				<bitfield name="OUT" start="15" end="15" access="r"/>
			</view>
			<view id="2">
				<bitfield name="MOD" start="0" end="1" access="rw"/>
				<bitfield name="OSM" start="2" end="2" access="rw"/>
				<bitfield name="REN" start="3" end="3" access="rw"/>
				<bitfield name="GES" start="4" end="4" access="rw"/>
				<bitfield name="CAC" start="5" end="5" access="rw"/>
				<bitfield name="CAT" start="6" end="6" access="rw"/>
				<bitfield name="BYP" start="7" end="7" access="rw"/>
				<bitfield name="EOA" start="8" end="8" access="rw"/>
				<bitfield name="CEN" start="10" end="10" access="r"/>
				<bitfield name="OCM" start="11" end="13" access="rw"/>
				<bitfield name="OIA" start="14" end="14" access="rw"/>
				<bitfield name="OUT" start="15" end="15" access="r"/>
			</view>
		</sfrtype>
		<sfr name="GPTA0_GTCCTR00" address="0xf0001900" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 00 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR01" address="0xf0001908" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 01 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR02" address="0xf0001910" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 02 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR03" address="0xf0001918" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 03 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR04" address="0xf0001920" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 04 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR05" address="0xf0001928" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 05 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR06" address="0xf0001930" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 06 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR07" address="0xf0001938" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 07 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR08" address="0xf0001940" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 08 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR09" address="0xf0001948" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 09 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR10" address="0xf0001950" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 10 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR11" address="0xf0001958" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 11 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR12" address="0xf0001960" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 12 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR13" address="0xf0001968" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 13 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR14" address="0xf0001970" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 14 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR15" address="0xf0001978" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 15 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR16" address="0xf0001980" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 16 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR17" address="0xf0001988" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 17 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR18" address="0xf0001990" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 18 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR19" address="0xf0001998" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 19 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR20" address="0xf00019a0" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 20 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR21" address="0xf00019a8" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 21 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR22" address="0xf00019b0" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 22 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR23" address="0xf00019b8" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 23 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR24" address="0xf00019c0" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 24 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR25" address="0xf00019c8" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 25 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR26" address="0xf00019d0" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 26 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR27" address="0xf00019d8" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 27 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR28" address="0xf00019e0" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 28 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR29" address="0xf00019e8" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 29 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR30" address="0xf00019f0" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 30 [Capture Mode] "/>
		<sfr name="GPTA0_GTCCTR31" address="0xf00019f8" sfrtype="GPTA0_GTCCTR00_type" description="GPTA0 Global Timer Cell Control Register 31 [Capture Mode] "/>
		<sfrtype name="GPTA0_GTCTR0_type">
			<bitfield name="SCO" start="0" end="3" access="rw"/>
			<bitfield name="MUX" start="4" end="6" access="rw"/>
			<bitfield name="REN" start="7" end="7" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_GTCTR0" address="0xf00018e0" sfrtype="GPTA0_GTCTR0_type" description="GPTA0 Global Timer Control Register 0 "/>
		<sfr name="GPTA0_GTCTR1" address="0xf00018f0" sfrtype="GPTA0_GTCTR0_type" description="GPTA0 Global Timer Control Register 1 "/>
		<sfrtype name="GPTA0_GTCXR00_type">
			<bitfield name="X" start="0" end="23" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_GTCXR00" address="0xf0001904" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 00 "/>
		<sfr name="GPTA0_GTCXR01" address="0xf000190c" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 01 "/>
		<sfr name="GPTA0_GTCXR02" address="0xf0001914" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 02 "/>
		<sfr name="GPTA0_GTCXR03" address="0xf000191c" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 03 "/>
		<sfr name="GPTA0_GTCXR04" address="0xf0001924" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 04 "/>
		<sfr name="GPTA0_GTCXR05" address="0xf000192c" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 05 "/>
		<sfr name="GPTA0_GTCXR06" address="0xf0001934" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 06 "/>
		<sfr name="GPTA0_GTCXR07" address="0xf000193c" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 07 "/>
		<sfr name="GPTA0_GTCXR08" address="0xf0001944" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 08 "/>
		<sfr name="GPTA0_GTCXR09" address="0xf000194c" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 09 "/>
		<sfr name="GPTA0_GTCXR10" address="0xf0001954" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 10 "/>
		<sfr name="GPTA0_GTCXR11" address="0xf000195c" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 11 "/>
		<sfr name="GPTA0_GTCXR12" address="0xf0001964" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 12 "/>
		<sfr name="GPTA0_GTCXR13" address="0xf000196c" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 13 "/>
		<sfr name="GPTA0_GTCXR14" address="0xf0001974" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 14 "/>
		<sfr name="GPTA0_GTCXR15" address="0xf000197c" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 15 "/>
		<sfr name="GPTA0_GTCXR16" address="0xf0001984" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 16 "/>
		<sfr name="GPTA0_GTCXR17" address="0xf000198c" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 17 "/>
		<sfr name="GPTA0_GTCXR18" address="0xf0001994" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 18 "/>
		<sfr name="GPTA0_GTCXR19" address="0xf000199c" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 19 "/>
		<sfr name="GPTA0_GTCXR20" address="0xf00019a4" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 20 "/>
		<sfr name="GPTA0_GTCXR21" address="0xf00019ac" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 21 "/>
		<sfr name="GPTA0_GTCXR22" address="0xf00019b4" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 22 "/>
		<sfr name="GPTA0_GTCXR23" address="0xf00019bc" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 23 "/>
		<sfr name="GPTA0_GTCXR24" address="0xf00019c4" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 24 "/>
		<sfr name="GPTA0_GTCXR25" address="0xf00019cc" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 25 "/>
		<sfr name="GPTA0_GTCXR26" address="0xf00019d4" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 26 "/>
		<sfr name="GPTA0_GTCXR27" address="0xf00019dc" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 27 "/>
		<sfr name="GPTA0_GTCXR28" address="0xf00019e4" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 28 "/>
		<sfr name="GPTA0_GTCXR29" address="0xf00019ec" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 29 "/>
		<sfr name="GPTA0_GTCXR30" address="0xf00019f4" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 30 "/>
		<sfr name="GPTA0_GTCXR31" address="0xf00019fc" sfrtype="GPTA0_GTCXR00_type" description="GPTA0 Global Timer Cell X Register 31 "/>
		<sfrtype name="GPTA0_GTREV0_type">
			<bitfield name="REV" start="0" end="23" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_GTREV0" address="0xf00018e4" sfrtype="GPTA0_GTREV0_type" description="GPTA0 Global Timer Reload Value Register 0 "/>
		<sfr name="GPTA0_GTREV1" address="0xf00018f4" sfrtype="GPTA0_GTREV0_type" description="GPTA0 Global Timer Reload Value Register 1 "/>
		<sfr name="GPTA0_GTTIM0" address="0xf00018e8" sfrtype="GPTA0_DCMTIM0_type" description="GPTA0 Global Timer Register 0 "/>
		<sfr name="GPTA0_GTTIM1" address="0xf00018f8" sfrtype="GPTA0_DCMTIM0_type" description="GPTA0 Global Timer Register 1 "/>
		<sfrtype name="GPTA0_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUM" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="GPTA0_ID" address="0xf0001808" sfrtype="GPTA0_ID_type" description="GPTA0 Identification Register "/>
		<sfrtype name="GPTA0_LTCCTR00_type">
			<view id="1">
				<bitfield name="MOD" start="0" end="1" access="rw"/>
				<bitfield name="OSM" start="2" end="2" access="rw"/>
				<bitfield name="REN" start="3" end="3" access="rw"/>
				<bitfield name="PEN" start="4" end="4" access="rw"/>
				<bitfield name="AIL" start="5" end="5" access="rw"/>
				<bitfield name="SLO" start="6" end="6" access="rw"/>
				<bitfield name="CUDCLR" start="7" end="7" access="w"/>
				<bitfield name="ILM" start="8" end="8" access="rw"/>
				<bitfield name="CUD" start="9" end="9" access="rw"/>
				<bitfield name="CEN" start="10" end="10" access="r"/>
				<bitfield name="OCM" start="11" end="13" access="rw"/>
				<bitfield name="OIA" start="14" end="14" access="rw"/>
				<bitfield name="OUT" start="15" end="15" access="r"/>
				<bitfield name="GBYP" start="16" end="16" access="rw"/>
			</view>
			<view id="2">
				<bitfield name="MOD" start="0" end="1" access="rw"/>
				<bitfield name="OSM" start="2" end="2" access="rw"/>
				<bitfield name="REN" start="3" end="3" access="rw"/>
				<bitfield name="RED" start="4" end="4" access="rw"/>
				<bitfield name="FED" start="5" end="5" access="rw"/>
				<bitfield name="BYP" start="6" end="6" access="rw"/>
				<bitfield name="EOA" start="7" end="7" access="rw"/>
				<bitfield name="ILM" start="8" end="8" access="rw"/>
				<bitfield name="SLL" start="9" end="9" access="r"/>
				<bitfield name="CEN" start="10" end="10" access="r"/>
				<bitfield name="OCM" start="11" end="13" access="rw"/>
				<bitfield name="OIA" start="14" end="14" access="rw"/>
				<bitfield name="OUT" start="15" end="15" access="r"/>
				<bitfield name="GBYP" start="16" end="16" access="rw"/>
			</view>
			<view id="3">
				<bitfield name="MOD" start="0" end="1" access="rw"/>
				<bitfield name="OSM" start="2" end="2" access="rw"/>
				<bitfield name="REN" start="3" end="3" access="rw"/>
				<bitfield name="SOL" start="4" end="4" access="rw"/>
				<bitfield name="SOH" start="5" end="5" access="rw"/>
				<bitfield name="BYP" start="6" end="6" access="rw"/>
				<bitfield name="EOA" start="7" end="7" access="rw"/>
				<bitfield name="ILM" start="8" end="8" access="rw"/>
				<bitfield name="SLL" start="9" end="9" access="r"/>
				<bitfield name="CEN" start="10" end="10" access="r"/>
				<bitfield name="OCM" start="11" end="13" access="rw"/>
				<bitfield name="OIA" start="14" end="14" access="rw"/>
				<bitfield name="OUT" start="15" end="15" access="r"/>
				<bitfield name="GBYP" start="16" end="16" access="rw"/>
			</view>
		</sfrtype>
		<sfr name="GPTA0_LTCCTR00" address="0xf0001a00" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 00 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR01" address="0xf0001a08" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 01 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR02" address="0xf0001a10" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 02 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR03" address="0xf0001a18" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 03 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR04" address="0xf0001a20" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 04 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR05" address="0xf0001a28" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 05 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR06" address="0xf0001a30" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 06 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR07" address="0xf0001a38" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 07 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR08" address="0xf0001a40" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 08 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR09" address="0xf0001a48" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 09 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR10" address="0xf0001a50" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 10 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR11" address="0xf0001a58" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 11 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR12" address="0xf0001a60" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 12 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR13" address="0xf0001a68" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 13 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR14" address="0xf0001a70" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 14 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR15" address="0xf0001a78" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 15 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR16" address="0xf0001a80" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 16 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR17" address="0xf0001a88" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 17 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR18" address="0xf0001a90" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 18 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR19" address="0xf0001a98" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 19 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR20" address="0xf0001aa0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 20 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR21" address="0xf0001aa8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 21 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR22" address="0xf0001ab0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 22 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR23" address="0xf0001ab8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 23 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR24" address="0xf0001ac0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 24 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR25" address="0xf0001ac8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 25 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR26" address="0xf0001ad0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 26 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR27" address="0xf0001ad8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 27 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR28" address="0xf0001ae0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 28 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR29" address="0xf0001ae8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 29 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR30" address="0xf0001af0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 30 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR31" address="0xf0001af8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 31 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR32" address="0xf0001b00" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 32 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR33" address="0xf0001b08" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 33 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR34" address="0xf0001b10" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 34 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR35" address="0xf0001b18" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 35 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR36" address="0xf0001b20" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 36 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR37" address="0xf0001b28" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 37 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR38" address="0xf0001b30" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 38 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR39" address="0xf0001b38" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 39 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR40" address="0xf0001b40" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 40 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR41" address="0xf0001b48" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 41 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR42" address="0xf0001b50" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 42 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR43" address="0xf0001b58" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 43 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR44" address="0xf0001b60" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 44 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR45" address="0xf0001b68" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 45 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR46" address="0xf0001b70" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 46 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR47" address="0xf0001b78" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 47 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR48" address="0xf0001b80" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 48 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR49" address="0xf0001b88" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 49 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR50" address="0xf0001b90" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 50 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR51" address="0xf0001b98" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 51 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR52" address="0xf0001ba0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 52 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR53" address="0xf0001ba8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 53 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR54" address="0xf0001bb0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 54 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR55" address="0xf0001bb8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 55 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR56" address="0xf0001bc0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 56 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR57" address="0xf0001bc8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 57 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR58" address="0xf0001bd0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 58 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR59" address="0xf0001bd8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 59 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR60" address="0xf0001be0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 60 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR61" address="0xf0001be8" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 61 [Timer Mode] "/>
		<sfr name="GPTA0_LTCCTR62" address="0xf0001bf0" sfrtype="GPTA0_LTCCTR00_type" description="GPTA0 Local Timer Cell Control Register 62 [Timer Mode] "/>
		<sfrtype name="GPTA0_LTCCTR63_type">
			<bitfield name="BRM" start="0" end="0" access="rw"/>
			<bitfield name="OSM" start="1" end="1" access="rw"/>
			<bitfield name="REN" start="2" end="3" access="rw"/>
			<bitfield name="RED" start="4" end="4" access="rw"/>
			<bitfield name="FED" start="5" end="5" access="rw"/>
			<bitfield name="ILM" start="8" end="8" access="rw"/>
			<bitfield name="CEN" start="10" end="10" access="r"/>
			<bitfield name="OUT" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="GPTA0_LTCCTR63" address="0xf0001bf8" sfrtype="GPTA0_LTCCTR63_type" description="GPTA0 Local Timer Cell Control Register 63 "/>
		<sfrtype name="GPTA0_LTCXR00_type">
			<bitfield name="X" start="0" end="15" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_LTCXR00" address="0xf0001a04" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 00 "/>
		<sfr name="GPTA0_LTCXR01" address="0xf0001a0c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 01 "/>
		<sfr name="GPTA0_LTCXR02" address="0xf0001a14" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 02 "/>
		<sfr name="GPTA0_LTCXR03" address="0xf0001a1c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 03 "/>
		<sfr name="GPTA0_LTCXR04" address="0xf0001a24" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 04 "/>
		<sfr name="GPTA0_LTCXR05" address="0xf0001a2c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 05 "/>
		<sfr name="GPTA0_LTCXR06" address="0xf0001a34" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 06 "/>
		<sfr name="GPTA0_LTCXR07" address="0xf0001a3c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 07 "/>
		<sfr name="GPTA0_LTCXR08" address="0xf0001a44" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 08 "/>
		<sfr name="GPTA0_LTCXR09" address="0xf0001a4c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 09 "/>
		<sfr name="GPTA0_LTCXR10" address="0xf0001a54" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 10 "/>
		<sfr name="GPTA0_LTCXR11" address="0xf0001a5c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 11 "/>
		<sfr name="GPTA0_LTCXR12" address="0xf0001a64" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 12 "/>
		<sfr name="GPTA0_LTCXR13" address="0xf0001a6c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 13 "/>
		<sfr name="GPTA0_LTCXR14" address="0xf0001a74" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 14 "/>
		<sfr name="GPTA0_LTCXR15" address="0xf0001a7c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 15 "/>
		<sfr name="GPTA0_LTCXR16" address="0xf0001a84" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 16 "/>
		<sfr name="GPTA0_LTCXR17" address="0xf0001a8c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 17 "/>
		<sfr name="GPTA0_LTCXR18" address="0xf0001a94" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 18 "/>
		<sfr name="GPTA0_LTCXR19" address="0xf0001a9c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 19 "/>
		<sfr name="GPTA0_LTCXR20" address="0xf0001aa4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 20 "/>
		<sfr name="GPTA0_LTCXR21" address="0xf0001aac" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 21 "/>
		<sfr name="GPTA0_LTCXR22" address="0xf0001ab4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 22 "/>
		<sfr name="GPTA0_LTCXR23" address="0xf0001abc" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 23 "/>
		<sfr name="GPTA0_LTCXR24" address="0xf0001ac4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 24 "/>
		<sfr name="GPTA0_LTCXR25" address="0xf0001acc" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 25 "/>
		<sfr name="GPTA0_LTCXR26" address="0xf0001ad4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 26 "/>
		<sfr name="GPTA0_LTCXR27" address="0xf0001adc" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 27 "/>
		<sfr name="GPTA0_LTCXR28" address="0xf0001ae4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 28 "/>
		<sfr name="GPTA0_LTCXR29" address="0xf0001aec" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 29 "/>
		<sfr name="GPTA0_LTCXR30" address="0xf0001af4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 30 "/>
		<sfr name="GPTA0_LTCXR31" address="0xf0001afc" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 31 "/>
		<sfr name="GPTA0_LTCXR32" address="0xf0001b04" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 32 "/>
		<sfr name="GPTA0_LTCXR33" address="0xf0001b0c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 33 "/>
		<sfr name="GPTA0_LTCXR34" address="0xf0001b14" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 34 "/>
		<sfr name="GPTA0_LTCXR35" address="0xf0001b1c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 35 "/>
		<sfr name="GPTA0_LTCXR36" address="0xf0001b24" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 36 "/>
		<sfr name="GPTA0_LTCXR37" address="0xf0001b2c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 37 "/>
		<sfr name="GPTA0_LTCXR38" address="0xf0001b34" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 38 "/>
		<sfr name="GPTA0_LTCXR39" address="0xf0001b3c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 39 "/>
		<sfr name="GPTA0_LTCXR40" address="0xf0001b44" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 40 "/>
		<sfr name="GPTA0_LTCXR41" address="0xf0001b4c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 41 "/>
		<sfr name="GPTA0_LTCXR42" address="0xf0001b54" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 42 "/>
		<sfr name="GPTA0_LTCXR43" address="0xf0001b5c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 43 "/>
		<sfr name="GPTA0_LTCXR44" address="0xf0001b64" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 44 "/>
		<sfr name="GPTA0_LTCXR45" address="0xf0001b6c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 45 "/>
		<sfr name="GPTA0_LTCXR46" address="0xf0001b74" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 46 "/>
		<sfr name="GPTA0_LTCXR47" address="0xf0001b7c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 47 "/>
		<sfr name="GPTA0_LTCXR48" address="0xf0001b84" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 48 "/>
		<sfr name="GPTA0_LTCXR49" address="0xf0001b8c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 49 "/>
		<sfr name="GPTA0_LTCXR50" address="0xf0001b94" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 50 "/>
		<sfr name="GPTA0_LTCXR51" address="0xf0001b9c" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 51 "/>
		<sfr name="GPTA0_LTCXR52" address="0xf0001ba4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 52 "/>
		<sfr name="GPTA0_LTCXR53" address="0xf0001bac" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 53 "/>
		<sfr name="GPTA0_LTCXR54" address="0xf0001bb4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 54 "/>
		<sfr name="GPTA0_LTCXR55" address="0xf0001bbc" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 55 "/>
		<sfr name="GPTA0_LTCXR56" address="0xf0001bc4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 56 "/>
		<sfr name="GPTA0_LTCXR57" address="0xf0001bcc" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 57 "/>
		<sfr name="GPTA0_LTCXR58" address="0xf0001bd4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 58 "/>
		<sfr name="GPTA0_LTCXR59" address="0xf0001bdc" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 59 "/>
		<sfr name="GPTA0_LTCXR60" address="0xf0001be4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 60 "/>
		<sfr name="GPTA0_LTCXR61" address="0xf0001bec" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 61 "/>
		<sfr name="GPTA0_LTCXR62" address="0xf0001bf4" sfrtype="GPTA0_LTCXR00_type" description="GPTA0 Local Timer Cell X Register 62 "/>
		<sfrtype name="GPTA0_LTCXR63_type">
			<bitfield name="X" start="0" end="15" access="rw"/>
			<bitfield name="XS" start="16" end="31" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_LTCXR63" address="0xf0001bfc" sfrtype="GPTA0_LTCXR63_type" description="GPTA0 Local Timer Cell X Register 63 "/>
		<sfrtype name="GPTA0_MMXCTR00_type">
			<bitfield name="MUX0" start="0" end="1" access="rw"/>
			<bitfield name="MUX1" start="2" end="3" access="rw"/>
			<bitfield name="MUX2" start="4" end="5" access="rw"/>
			<bitfield name="MUX3" start="6" end="7" access="rw"/>
			<bitfield name="MUX4" start="8" end="9" access="rw"/>
			<bitfield name="MUX5" start="10" end="11" access="rw"/>
			<bitfield name="MUX6" start="12" end="13" access="rw"/>
			<bitfield name="MUX7" start="14" end="15" access="rw"/>
			<bitfield name="MUX8" start="16" end="17" access="rw"/>
			<bitfield name="MUX9" start="18" end="19" access="rw"/>
			<bitfield name="MUX10" start="20" end="21" access="rw"/>
			<bitfield name="MUX11" start="22" end="23" access="rw"/>
			<bitfield name="MUX12" start="24" end="25" access="rw"/>
			<bitfield name="MUX13" start="26" end="27" access="rw"/>
			<bitfield name="MUX14" start="28" end="29" access="rw"/>
			<bitfield name="MUX15" start="30" end="31" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_MMXCTR00" address="0xf0001f00" sfrtype="GPTA0_MMXCTR00_type" description="GPTA-to-MSC Multiplexer Control Register 00 "/>
		<sfr name="GPTA0_MMXCTR01" address="0xf0001f04" sfrtype="GPTA0_MMXCTR00_type" description="GPTA-to-MSC Multiplexer Control Register 01 "/>
		<sfrtype name="GPTA0_MRACTL_type">
			<bitfield name="MAEN" start="0" end="0" access="rw"/>
			<bitfield name="WCRES" start="1" end="1" access="w"/>
			<bitfield name="FIFOFULL" start="2" end="2" access="r"/>
			<bitfield name="FIFOFILLCNT" start="8" end="13" access="r"/>
		</sfrtype>
		<sfr name="GPTA0_MRACTL" address="0xf0001838" sfrtype="GPTA0_MRACTL_type" description="GPTA0 Multiplexer Register Array Control Register "/>
		<sfrtype name="GPTA0_MRADIN_type">
			<bitfield name="DATAIN" start="0" end="31" access="w" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="GPTA0_MRADIN" address="0xf000183c" sfrtype="GPTA0_MRADIN_type" description="GPTA0 Multiplexer Register Array Data In Register "/>
		<sfrtype name="GPTA0_MRADOUT_type">
			<bitfield name="DATAOUT" start="0" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="GPTA0_MRADOUT" address="0xf0001840" sfrtype="GPTA0_MRADOUT_type" description="GPTA0 Multiplexer Register Array Data Out Register "/>
		<sfrtype name="GPTA0_PDLCTR_type">
			<bitfield name="MUX0" start="0" end="0" access="rw"/>
			<bitfield name="TSE0" start="1" end="1" access="rw"/>
			<bitfield name="ERR0" start="2" end="2" access="rw"/>
			<bitfield name="MUX1" start="4" end="4" access="rw"/>
			<bitfield name="TSE1" start="5" end="5" access="rw"/>
			<bitfield name="ERR1" start="6" end="6" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_PDLCTR" address="0xf0001878" sfrtype="GPTA0_PDLCTR_type" description="GPTA0 Phase Discrimination Logic Control Register "/>
		<sfrtype name="GPTA0_PLLCNT_type">
			<bitfield name="CNT" start="0" end="15" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_PLLCNT" address="0xf00018c8" sfrtype="GPTA0_PLLCNT_type" description="GPTA0 Phase Locked Loop Counter Register "/>
		<sfrtype name="GPTA0_PLLCTR_type">
			<bitfield name="MUX" start="0" end="1" access="rw"/>
			<bitfield name="AEN" start="2" end="2" access="rw"/>
			<bitfield name="PEN" start="3" end="3" access="rw"/>
			<bitfield name="REN" start="4" end="4" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_PLLCTR" address="0xf00018c0" sfrtype="GPTA0_PLLCTR_type" description="GPTA0 Phase Locked Loop Control Register "/>
		<sfrtype name="GPTA0_PLLDTR_type">
			<bitfield name="DTR" start="0" end="24" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_PLLDTR" address="0xf00018d4" sfrtype="GPTA0_PLLDTR_type" description="GPTA0 Phase Locked Loop Delta Register "/>
		<sfrtype name="GPTA0_PLLMTI_type">
			<bitfield name="MTI" start="0" end="15" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_PLLMTI" address="0xf00018c4" sfrtype="GPTA0_PLLMTI_type" description="GPTA0 Phase Locked Loop Microtick Register "/>
		<sfr name="GPTA0_PLLREV" address="0xf00018d0" sfrtype="GPTA0_GTREV0_type" description="GPTA0 Phase Locked Loop Reload Register "/>
		<sfrtype name="GPTA0_PLLSTP_type">
			<bitfield name="STP" start="0" end="15" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_PLLSTP" address="0xf00018cc" sfrtype="GPTA0_PLLSTP_type" description="GPTA0 Phase Locked Loop Step Register "/>
		<sfrtype name="GPTA0_SRC00_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="GPTA0_SRC00" address="0xf0001ffc" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 00 "/>
		<sfr name="GPTA0_SRC01" address="0xf0001ff8" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 01 "/>
		<sfr name="GPTA0_SRC02" address="0xf0001ff4" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 02 "/>
		<sfr name="GPTA0_SRC03" address="0xf0001ff0" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 03 "/>
		<sfr name="GPTA0_SRC04" address="0xf0001fec" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 04 "/>
		<sfr name="GPTA0_SRC05" address="0xf0001fe8" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 05 "/>
		<sfr name="GPTA0_SRC06" address="0xf0001fe4" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 06 "/>
		<sfr name="GPTA0_SRC07" address="0xf0001fe0" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 07 "/>
		<sfr name="GPTA0_SRC08" address="0xf0001fdc" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 08 "/>
		<sfr name="GPTA0_SRC09" address="0xf0001fd8" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 09 "/>
		<sfr name="GPTA0_SRC10" address="0xf0001fd4" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 10 "/>
		<sfr name="GPTA0_SRC11" address="0xf0001fd0" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 11 "/>
		<sfr name="GPTA0_SRC12" address="0xf0001fcc" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 12 "/>
		<sfr name="GPTA0_SRC13" address="0xf0001fc8" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 13 "/>
		<sfr name="GPTA0_SRC14" address="0xf0001fc4" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 14 "/>
		<sfr name="GPTA0_SRC15" address="0xf0001fc0" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 15 "/>
		<sfr name="GPTA0_SRC16" address="0xf0001fbc" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 16 "/>
		<sfr name="GPTA0_SRC17" address="0xf0001fb8" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 17 "/>
		<sfr name="GPTA0_SRC18" address="0xf0001fb4" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 18 "/>
		<sfr name="GPTA0_SRC19" address="0xf0001fb0" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 19 "/>
		<sfr name="GPTA0_SRC20" address="0xf0001fac" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 20 "/>
		<sfr name="GPTA0_SRC21" address="0xf0001fa8" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 21 "/>
		<sfr name="GPTA0_SRC22" address="0xf0001fa4" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 22 "/>
		<sfr name="GPTA0_SRC23" address="0xf0001fa0" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 23 "/>
		<sfr name="GPTA0_SRC24" address="0xf0001f9c" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 24 "/>
		<sfr name="GPTA0_SRC25" address="0xf0001f98" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 25 "/>
		<sfr name="GPTA0_SRC26" address="0xf0001f94" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 26 "/>
		<sfr name="GPTA0_SRC27" address="0xf0001f90" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 27 "/>
		<sfr name="GPTA0_SRC28" address="0xf0001f8c" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 28 "/>
		<sfr name="GPTA0_SRC29" address="0xf0001f88" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 29 "/>
		<sfr name="GPTA0_SRC30" address="0xf0001f84" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 30 "/>
		<sfr name="GPTA0_SRC31" address="0xf0001f80" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 31 "/>
		<sfr name="GPTA0_SRC32" address="0xf0001f7c" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 32 "/>
		<sfr name="GPTA0_SRC33" address="0xf0001f78" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 33 "/>
		<sfr name="GPTA0_SRC34" address="0xf0001f74" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 34 "/>
		<sfr name="GPTA0_SRC35" address="0xf0001f70" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 35 "/>
		<sfr name="GPTA0_SRC36" address="0xf0001f6c" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 36 "/>
		<sfr name="GPTA0_SRC37" address="0xf0001f68" sfrtype="GPTA0_SRC00_type" description="GPTA0 Interrupt Service Request Control Register 37 "/>
		<sfrtype name="GPTA0_SRNR_type">
			<bitfield name="GTC01R" start="0" end="0" access="rw"/>
			<bitfield name="GTC03R" start="1" end="1" access="rw"/>
			<bitfield name="GTC05R" start="2" end="2" access="rw"/>
			<bitfield name="GTC07R" start="3" end="3" access="rw"/>
			<bitfield name="GTC09R" start="4" end="4" access="rw"/>
			<bitfield name="GTC11R" start="5" end="5" access="rw"/>
			<bitfield name="GTC13R" start="6" end="6" access="rw"/>
			<bitfield name="GTC15R" start="7" end="7" access="rw"/>
			<bitfield name="GTC17R" start="8" end="8" access="rw"/>
			<bitfield name="GTC19R" start="9" end="9" access="rw"/>
			<bitfield name="GTC21R" start="10" end="10" access="rw"/>
			<bitfield name="GTC23R" start="11" end="11" access="rw"/>
			<bitfield name="GTC25R" start="12" end="12" access="rw"/>
			<bitfield name="GTC27R" start="13" end="13" access="rw"/>
			<bitfield name="GTC29R" start="14" end="14" access="rw"/>
			<bitfield name="GTC31R" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_SRNR" address="0xf0001830" sfrtype="GPTA0_SRNR_type" description="GPTA0 Service Request Node Redirection Register "/>
		<sfrtype name="GPTA0_SRSC0_type">
			<bitfield name="DCM00R" start="0" end="0" access="rw"/>
			<bitfield name="DCM00F" start="1" end="1" access="rw"/>
			<bitfield name="DCM00C" start="2" end="2" access="rw"/>
			<bitfield name="DCM01R" start="3" end="3" access="rw"/>
			<bitfield name="DCM01F" start="4" end="4" access="rw"/>
			<bitfield name="DCM01C" start="5" end="5" access="rw"/>
			<bitfield name="DCM02R" start="6" end="6" access="rw"/>
			<bitfield name="DCM02F" start="7" end="7" access="rw"/>
			<bitfield name="DCM02C" start="8" end="8" access="rw"/>
			<bitfield name="DCM03R" start="9" end="9" access="rw"/>
			<bitfield name="DCM03F" start="10" end="10" access="rw"/>
			<bitfield name="DCM03C" start="11" end="11" access="rw"/>
			<bitfield name="PLL" start="12" end="12" access="rw"/>
			<bitfield name="GT00" start="13" end="13" access="rw"/>
			<bitfield name="GT01" start="14" end="14" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_SRSC0" address="0xf0001810" sfrtype="GPTA0_SRSC0_type" description="GPTA0 Service Request State Clear Register 0 "/>
		<sfrtype name="GPTA0_SRSC1_type">
			<bitfield name="GTC0" start="0" end="0" access="rw"/>
			<bitfield name="GTC1" start="1" end="1" access="rw"/>
			<bitfield name="GTC2" start="2" end="2" access="rw"/>
			<bitfield name="GTC3" start="3" end="3" access="rw"/>
			<bitfield name="GTC4" start="4" end="4" access="rw"/>
			<bitfield name="GTC5" start="5" end="5" access="rw"/>
			<bitfield name="GTC6" start="6" end="6" access="rw"/>
			<bitfield name="GTC7" start="7" end="7" access="rw"/>
			<bitfield name="GTC8" start="8" end="8" access="rw"/>
			<bitfield name="GTC9" start="9" end="9" access="rw"/>
			<bitfield name="GTC10" start="10" end="10" access="rw"/>
			<bitfield name="GTC11" start="11" end="11" access="rw"/>
			<bitfield name="GTC12" start="12" end="12" access="rw"/>
			<bitfield name="GTC13" start="13" end="13" access="rw"/>
			<bitfield name="GTC14" start="14" end="14" access="rw"/>
			<bitfield name="GTC15" start="15" end="15" access="rw"/>
			<bitfield name="GTC16" start="16" end="16" access="rw"/>
			<bitfield name="GTC17" start="17" end="17" access="rw"/>
			<bitfield name="GTC18" start="18" end="18" access="rw"/>
			<bitfield name="GTC19" start="19" end="19" access="rw"/>
			<bitfield name="GTC20" start="20" end="20" access="rw"/>
			<bitfield name="GTC21" start="21" end="21" access="rw"/>
			<bitfield name="GTC22" start="22" end="22" access="rw"/>
			<bitfield name="GTC23" start="23" end="23" access="rw"/>
			<bitfield name="GTC24" start="24" end="24" access="rw"/>
			<bitfield name="GTC25" start="25" end="25" access="rw"/>
			<bitfield name="GTC26" start="26" end="26" access="rw"/>
			<bitfield name="GTC27" start="27" end="27" access="rw"/>
			<bitfield name="GTC28" start="28" end="28" access="rw"/>
			<bitfield name="GTC29" start="29" end="29" access="rw"/>
			<bitfield name="GTC30" start="30" end="30" access="rw"/>
			<bitfield name="GTC31" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_SRSC1" address="0xf0001818" sfrtype="GPTA0_SRSC1_type" description="GPTA0 Service Request State Clear Register 1 "/>
		<sfrtype name="GPTA0_SRSC2_type">
			<bitfield name="LTC0" start="0" end="0" access="rw"/>
			<bitfield name="LTC1" start="1" end="1" access="rw"/>
			<bitfield name="LTC2" start="2" end="2" access="rw"/>
			<bitfield name="LTC3" start="3" end="3" access="rw"/>
			<bitfield name="LTC4" start="4" end="4" access="rw"/>
			<bitfield name="LTC5" start="5" end="5" access="rw"/>
			<bitfield name="LTC6" start="6" end="6" access="rw"/>
			<bitfield name="LTC7" start="7" end="7" access="rw"/>
			<bitfield name="LTC8" start="8" end="8" access="rw"/>
			<bitfield name="LTC9" start="9" end="9" access="rw"/>
			<bitfield name="LTC10" start="10" end="10" access="rw"/>
			<bitfield name="LTC11" start="11" end="11" access="rw"/>
			<bitfield name="LTC12" start="12" end="12" access="rw"/>
			<bitfield name="LTC13" start="13" end="13" access="rw"/>
			<bitfield name="LTC14" start="14" end="14" access="rw"/>
			<bitfield name="LTC15" start="15" end="15" access="rw"/>
			<bitfield name="LTC16" start="16" end="16" access="rw"/>
			<bitfield name="LTC17" start="17" end="17" access="rw"/>
			<bitfield name="LTC18" start="18" end="18" access="rw"/>
			<bitfield name="LTC19" start="19" end="19" access="rw"/>
			<bitfield name="LTC20" start="20" end="20" access="rw"/>
			<bitfield name="LTC21" start="21" end="21" access="rw"/>
			<bitfield name="LTC22" start="22" end="22" access="rw"/>
			<bitfield name="LTC23" start="23" end="23" access="rw"/>
			<bitfield name="LTC24" start="24" end="24" access="rw"/>
			<bitfield name="LTC25" start="25" end="25" access="rw"/>
			<bitfield name="LTC26" start="26" end="26" access="rw"/>
			<bitfield name="LTC27" start="27" end="27" access="rw"/>
			<bitfield name="LTC28" start="28" end="28" access="rw"/>
			<bitfield name="LTC29" start="29" end="29" access="rw"/>
			<bitfield name="LTC30" start="30" end="30" access="rw"/>
			<bitfield name="LTC31" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_SRSC2" address="0xf0001820" sfrtype="GPTA0_SRSC2_type" description="GPTA0 Service Request State Clear Register 2 "/>
		<sfrtype name="GPTA0_SRSC3_type">
			<bitfield name="LTC32" start="0" end="0" access="rw"/>
			<bitfield name="LTC33" start="1" end="1" access="rw"/>
			<bitfield name="LTC34" start="2" end="2" access="rw"/>
			<bitfield name="LTC35" start="3" end="3" access="rw"/>
			<bitfield name="LTC36" start="4" end="4" access="rw"/>
			<bitfield name="LTC37" start="5" end="5" access="rw"/>
			<bitfield name="LTC38" start="6" end="6" access="rw"/>
			<bitfield name="LTC39" start="7" end="7" access="rw"/>
			<bitfield name="LTC40" start="8" end="8" access="rw"/>
			<bitfield name="LTC41" start="9" end="9" access="rw"/>
			<bitfield name="LTC42" start="10" end="10" access="rw"/>
			<bitfield name="LTC43" start="11" end="11" access="rw"/>
			<bitfield name="LTC44" start="12" end="12" access="rw"/>
			<bitfield name="LTC45" start="13" end="13" access="rw"/>
			<bitfield name="LTC46" start="14" end="14" access="rw"/>
			<bitfield name="LTC47" start="15" end="15" access="rw"/>
			<bitfield name="LTC48" start="16" end="16" access="rw"/>
			<bitfield name="LTC49" start="17" end="17" access="rw"/>
			<bitfield name="LTC50" start="18" end="18" access="rw"/>
			<bitfield name="LTC51" start="19" end="19" access="rw"/>
			<bitfield name="LTC52" start="20" end="20" access="rw"/>
			<bitfield name="LTC53" start="21" end="21" access="rw"/>
			<bitfield name="LTC54" start="22" end="22" access="rw"/>
			<bitfield name="LTC55" start="23" end="23" access="rw"/>
			<bitfield name="LTC56" start="24" end="24" access="rw"/>
			<bitfield name="LTC57" start="25" end="25" access="rw"/>
			<bitfield name="LTC58" start="26" end="26" access="rw"/>
			<bitfield name="LTC59" start="27" end="27" access="rw"/>
			<bitfield name="LTC60" start="28" end="28" access="rw"/>
			<bitfield name="LTC61" start="29" end="29" access="rw"/>
			<bitfield name="LTC62" start="30" end="30" access="rw"/>
			<bitfield name="LTC63" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="GPTA0_SRSC3" address="0xf0001828" sfrtype="GPTA0_SRSC3_type" description="GPTA0 Service Request State Clear Register 3 "/>
		<sfr name="GPTA0_SRSS0" address="0xf0001814" sfrtype="GPTA0_SRSC0_type" description="GPTA0 Service Request State Set Register 0 "/>
		<sfr name="GPTA0_SRSS1" address="0xf000181c" sfrtype="GPTA0_SRSC1_type" description="GPTA0 Service Request State Set Register 1 "/>
		<sfr name="GPTA0_SRSS2" address="0xf0001824" sfrtype="GPTA0_SRSC2_type" description="GPTA0 Service Request State Set Register 2 "/>
		<sfr name="GPTA0_SRSS3" address="0xf000182c" sfrtype="GPTA0_SRSC3_type" description="GPTA0 Service Request State Set Register 3 "/>
		<sfr name="LTCA2_ID" address="0xf0002808" sfrtype="GPTA0_ID_type" description="LTCA2 Identification Register "/>
		<sfr name="LTCA2_LTCCTR00" address="0xf0002a00" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 00 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR01" address="0xf0002a08" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 01 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR02" address="0xf0002a10" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 02 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR03" address="0xf0002a18" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 03 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR04" address="0xf0002a20" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 04 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR05" address="0xf0002a28" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 05 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR06" address="0xf0002a30" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 06 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR07" address="0xf0002a38" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 07 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR08" address="0xf0002a40" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 08 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR09" address="0xf0002a48" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 09 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR10" address="0xf0002a50" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 10 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR11" address="0xf0002a58" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 11 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR12" address="0xf0002a60" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 12 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR13" address="0xf0002a68" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 13 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR14" address="0xf0002a70" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 14 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR15" address="0xf0002a78" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 15 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR16" address="0xf0002a80" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 16 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR17" address="0xf0002a88" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 17 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR18" address="0xf0002a90" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 18 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR19" address="0xf0002a98" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 19 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR20" address="0xf0002aa0" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 20 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR21" address="0xf0002aa8" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 21 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR22" address="0xf0002ab0" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 22 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR23" address="0xf0002ab8" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 23 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR24" address="0xf0002ac0" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 24 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR25" address="0xf0002ac8" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 25 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR26" address="0xf0002ad0" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 26 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR27" address="0xf0002ad8" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 27 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR28" address="0xf0002ae0" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 28 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR29" address="0xf0002ae8" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 29 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR30" address="0xf0002af0" sfrtype="GPTA0_LTCCTR00_type" description="Local Timer Cell Control Register 30 [Timer Mode] "/>
		<sfr name="LTCA2_LTCCTR31" address="0xf0002af8" sfrtype="GPTA0_LTCCTR63_type" description="Local Timer Cell Control Register 31 "/>
		<sfr name="LTCA2_LTCXR00" address="0xf0002a04" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 00 "/>
		<sfr name="LTCA2_LTCXR01" address="0xf0002a0c" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 01 "/>
		<sfr name="LTCA2_LTCXR02" address="0xf0002a14" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 02 "/>
		<sfr name="LTCA2_LTCXR03" address="0xf0002a1c" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 03 "/>
		<sfr name="LTCA2_LTCXR04" address="0xf0002a24" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 04 "/>
		<sfr name="LTCA2_LTCXR05" address="0xf0002a2c" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 05 "/>
		<sfr name="LTCA2_LTCXR06" address="0xf0002a34" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 06 "/>
		<sfr name="LTCA2_LTCXR07" address="0xf0002a3c" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 07 "/>
		<sfr name="LTCA2_LTCXR08" address="0xf0002a44" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 08 "/>
		<sfr name="LTCA2_LTCXR09" address="0xf0002a4c" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 09 "/>
		<sfr name="LTCA2_LTCXR10" address="0xf0002a54" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 10 "/>
		<sfr name="LTCA2_LTCXR11" address="0xf0002a5c" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 11 "/>
		<sfr name="LTCA2_LTCXR12" address="0xf0002a64" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 12 "/>
		<sfr name="LTCA2_LTCXR13" address="0xf0002a6c" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 13 "/>
		<sfr name="LTCA2_LTCXR14" address="0xf0002a74" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 14 "/>
		<sfr name="LTCA2_LTCXR15" address="0xf0002a7c" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 15 "/>
		<sfr name="LTCA2_LTCXR16" address="0xf0002a84" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 16 "/>
		<sfr name="LTCA2_LTCXR17" address="0xf0002a8c" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 17 "/>
		<sfr name="LTCA2_LTCXR18" address="0xf0002a94" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 18 "/>
		<sfr name="LTCA2_LTCXR19" address="0xf0002a9c" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 19 "/>
		<sfr name="LTCA2_LTCXR20" address="0xf0002aa4" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 20 "/>
		<sfr name="LTCA2_LTCXR21" address="0xf0002aac" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 21 "/>
		<sfr name="LTCA2_LTCXR22" address="0xf0002ab4" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 22 "/>
		<sfr name="LTCA2_LTCXR23" address="0xf0002abc" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 23 "/>
		<sfr name="LTCA2_LTCXR24" address="0xf0002ac4" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 24 "/>
		<sfr name="LTCA2_LTCXR25" address="0xf0002acc" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 25 "/>
		<sfr name="LTCA2_LTCXR26" address="0xf0002ad4" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 26 "/>
		<sfr name="LTCA2_LTCXR27" address="0xf0002adc" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 27 "/>
		<sfr name="LTCA2_LTCXR28" address="0xf0002ae4" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 28 "/>
		<sfr name="LTCA2_LTCXR29" address="0xf0002aec" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 29 "/>
		<sfr name="LTCA2_LTCXR30" address="0xf0002af4" sfrtype="GPTA0_LTCXR00_type" description="Local Timer Cell X Register 30 "/>
		<sfr name="LTCA2_LTCXR31" address="0xf0002afc" sfrtype="GPTA0_LTCXR63_type" description="Local Timer Cell X Register 31 "/>
		<sfr name="LTCA2_MRACTL" address="0xf0002838" sfrtype="GPTA0_MRACTL_type" description="Multiplexer Register Array Control Register "/>
		<sfr name="LTCA2_MRADIN" address="0xf000283c" sfrtype="GPTA0_MRADIN_type" description="Multiplexer Register Array Data In Register "/>
		<sfr name="LTCA2_MRADOUT" address="0xf0002840" sfrtype="GPTA0_MRADOUT_type" description="Multiplexer Register Array Data Out Register "/>
		<sfr name="LTCA2_SRC00" address="0xf0002ffc" sfrtype="GPTA0_SRC00_type" description="LTCA2 Interrupt Service Request Control Register 00 "/>
		<sfr name="LTCA2_SRC01" address="0xf0002ff8" sfrtype="GPTA0_SRC00_type" description="LTCA2 Interrupt Service Request Control Register 01 "/>
		<sfr name="LTCA2_SRC02" address="0xf0002ff4" sfrtype="GPTA0_SRC00_type" description="LTCA2 Interrupt Service Request Control Register 02 "/>
		<sfr name="LTCA2_SRC03" address="0xf0002ff0" sfrtype="GPTA0_SRC00_type" description="LTCA2 Interrupt Service Request Control Register 03 "/>
		<sfr name="LTCA2_SRC04" address="0xf0002fec" sfrtype="GPTA0_SRC00_type" description="LTCA2 Interrupt Service Request Control Register 04 "/>
		<sfr name="LTCA2_SRC05" address="0xf0002fe8" sfrtype="GPTA0_SRC00_type" description="LTCA2 Interrupt Service Request Control Register 05 "/>
		<sfr name="LTCA2_SRC06" address="0xf0002fe4" sfrtype="GPTA0_SRC00_type" description="LTCA2 Interrupt Service Request Control Register 06 "/>
		<sfr name="LTCA2_SRC07" address="0xf0002fe0" sfrtype="GPTA0_SRC00_type" description="LTCA2 Interrupt Service Request Control Register 07 "/>
		<sfr name="LTCA2_SRSC2" address="0xf0002820" sfrtype="GPTA0_SRSC2_type" description="LTCA2 Service Request State Clear Register 2 "/>
		<sfr name="LTCA2_SRSS2" address="0xf0002824" sfrtype="GPTA0_SRSC2_type" description="LTCA2 Service Request State Set Register 2 "/>
	</group>
	<group name="ADC">
		<sfrtype name="ADC0_ALR0_type">
			<bitfield name="ALIAS0" start="0" end="3" access="rw"/>
			<bitfield name="ALIAS1" start="8" end="11" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_ALR0" address="0xf0101210" sfrtype="ADC0_ALR0_type" description="Alias Register 0 "/>
		<sfrtype name="ADC0_APR_type">
			<bitfield name="RG0" start="0" end="0" access="rw"/>
			<bitfield name="RG1" start="1" end="1" access="rw"/>
			<bitfield name="RG2" start="2" end="2" access="rw"/>
			<bitfield name="RG3" start="3" end="3" access="rw"/>
			<bitfield name="RG4" start="4" end="4" access="rw"/>
			<bitfield name="RG5" start="5" end="5" access="rw"/>
			<bitfield name="ACCERR" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_APR" address="0xf0101218" sfrtype="ADC0_APR_type" description="Access Protection Register "/>
		<sfrtype name="ADC0_ASENR_type">
			<bitfield name="ASEN0" start="0" end="0" access="rw"/>
			<bitfield name="ASEN1" start="1" end="1" access="rw"/>
			<bitfield name="ASEN2" start="2" end="2" access="rw"/>
			<bitfield name="ASEN3" start="3" end="3" access="rw"/>
			<bitfield name="ASEN4" start="4" end="4" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_ASENR" address="0xf010103c" sfrtype="ADC0_ASENR_type" description="Arbitration Slot Enable Register "/>
		<sfrtype name="ADC0_CHCTR0_type">
			<bitfield name="BNDASEL" start="0" end="1" access="rw"/>
			<bitfield name="BNDBSEL" start="2" end="3" access="rw"/>
			<bitfield name="LCC" start="4" end="6" access="rw"/>
			<bitfield name="SYNC" start="7" end="7" access="rw"/>
			<bitfield name="REFSEL" start="8" end="9" access="rw"/>
			<bitfield name="ICLSEL" start="10" end="11" access="rw"/>
			<bitfield name="RESRSEL" start="12" end="15" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_CHCTR0" address="0xf0101100" sfrtype="ADC0_CHCTR0_type" description="Channel 0 Control Register "/>
		<sfr name="ADC0_CHCTR1" address="0xf0101104" sfrtype="ADC0_CHCTR0_type" description="Channel 1 Control Register "/>
		<sfr name="ADC0_CHCTR10" address="0xf0101128" sfrtype="ADC0_CHCTR0_type" description="Channel 10 Control Register "/>
		<sfr name="ADC0_CHCTR11" address="0xf010112c" sfrtype="ADC0_CHCTR0_type" description="Channel 11 Control Register "/>
		<sfr name="ADC0_CHCTR12" address="0xf0101130" sfrtype="ADC0_CHCTR0_type" description="Channel 12 Control Register "/>
		<sfr name="ADC0_CHCTR13" address="0xf0101134" sfrtype="ADC0_CHCTR0_type" description="Channel 13 Control Register "/>
		<sfr name="ADC0_CHCTR14" address="0xf0101138" sfrtype="ADC0_CHCTR0_type" description="Channel 14 Control Register "/>
		<sfr name="ADC0_CHCTR15" address="0xf010113c" sfrtype="ADC0_CHCTR0_type" description="Channel 15 Control Register "/>
		<sfr name="ADC0_CHCTR2" address="0xf0101108" sfrtype="ADC0_CHCTR0_type" description="Channel 2 Control Register "/>
		<sfr name="ADC0_CHCTR3" address="0xf010110c" sfrtype="ADC0_CHCTR0_type" description="Channel 3 Control Register "/>
		<sfr name="ADC0_CHCTR4" address="0xf0101110" sfrtype="ADC0_CHCTR0_type" description="Channel 4 Control Register "/>
		<sfr name="ADC0_CHCTR5" address="0xf0101114" sfrtype="ADC0_CHCTR0_type" description="Channel 5 Control Register "/>
		<sfr name="ADC0_CHCTR6" address="0xf0101118" sfrtype="ADC0_CHCTR0_type" description="Channel 6 Control Register "/>
		<sfr name="ADC0_CHCTR7" address="0xf010111c" sfrtype="ADC0_CHCTR0_type" description="Channel 7 Control Register "/>
		<sfr name="ADC0_CHCTR8" address="0xf0101120" sfrtype="ADC0_CHCTR0_type" description="Channel 8 Control Register "/>
		<sfr name="ADC0_CHCTR9" address="0xf0101124" sfrtype="ADC0_CHCTR0_type" description="Channel 9 Control Register "/>
		<sfrtype name="ADC0_CHENPR0_type">
			<bitfield name="CHENP0" start="0" end="2" access="rw"/>
			<bitfield name="CHENP1" start="4" end="6" access="rw"/>
			<bitfield name="CHENP2" start="8" end="10" access="rw"/>
			<bitfield name="CHENP3" start="12" end="14" access="rw"/>
			<bitfield name="CHENP4" start="16" end="18" access="rw"/>
			<bitfield name="CHENP5" start="20" end="22" access="rw"/>
			<bitfield name="CHENP6" start="24" end="26" access="rw"/>
			<bitfield name="CHENP7" start="28" end="30" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_CHENPR0" address="0xf0101068" sfrtype="ADC0_CHENPR0_type" description="Channel Event Node Pointer Register 0 "/>
		<sfrtype name="ADC0_CHENPR8_type">
			<bitfield name="CHENP8" start="0" end="2" access="rw"/>
			<bitfield name="CHENP9" start="4" end="6" access="rw"/>
			<bitfield name="CHENP10" start="8" end="10" access="rw"/>
			<bitfield name="CHENP11" start="12" end="14" access="rw"/>
			<bitfield name="CHENP12" start="16" end="18" access="rw"/>
			<bitfield name="CHENP13" start="20" end="22" access="rw"/>
			<bitfield name="CHENP14" start="24" end="26" access="rw"/>
			<bitfield name="CHENP15" start="28" end="30" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_CHENPR8" address="0xf010106c" sfrtype="ADC0_CHENPR8_type" description="Channel Event Node Pointer Register 8 "/>
		<sfrtype name="ADC0_CHFCR_type">
			<bitfield name="CFC0" start="0" end="0" access="w"/>
			<bitfield name="CFC1" start="1" end="1" access="w"/>
			<bitfield name="CFC2" start="2" end="2" access="w"/>
			<bitfield name="CFC3" start="3" end="3" access="w"/>
			<bitfield name="CFC4" start="4" end="4" access="w"/>
			<bitfield name="CFC5" start="5" end="5" access="w"/>
			<bitfield name="CFC6" start="6" end="6" access="w"/>
			<bitfield name="CFC7" start="7" end="7" access="w"/>
			<bitfield name="CFC8" start="8" end="8" access="w"/>
			<bitfield name="CFC9" start="9" end="9" access="w"/>
			<bitfield name="CFC10" start="10" end="10" access="w"/>
			<bitfield name="CFC11" start="11" end="11" access="w"/>
			<bitfield name="CFC12" start="12" end="12" access="w"/>
			<bitfield name="CFC13" start="13" end="13" access="w"/>
			<bitfield name="CFC14" start="14" end="14" access="w"/>
			<bitfield name="CFC15" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="ADC0_CHFCR" address="0xf0101064" sfrtype="ADC0_CHFCR_type" description="Channel Flag Clear Register "/>
		<sfrtype name="ADC0_CHFR_type">
			<bitfield name="FC0" start="0" end="0" access="rw"/>
			<bitfield name="FC1" start="1" end="1" access="rw"/>
			<bitfield name="FC2" start="2" end="2" access="rw"/>
			<bitfield name="FC3" start="3" end="3" access="rw"/>
			<bitfield name="FC4" start="4" end="4" access="rw"/>
			<bitfield name="FC5" start="5" end="5" access="rw"/>
			<bitfield name="FC6" start="6" end="6" access="rw"/>
			<bitfield name="FC7" start="7" end="7" access="rw"/>
			<bitfield name="FC8" start="8" end="8" access="rw"/>
			<bitfield name="FC9" start="9" end="9" access="rw"/>
			<bitfield name="FC10" start="10" end="10" access="rw"/>
			<bitfield name="FC11" start="11" end="11" access="rw"/>
			<bitfield name="FC12" start="12" end="12" access="rw"/>
			<bitfield name="FC13" start="13" end="13" access="rw"/>
			<bitfield name="FC14" start="14" end="14" access="rw"/>
			<bitfield name="FC15" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_CHFR" address="0xf0101060" sfrtype="ADC0_CHFR_type" description="Channel Flag Register "/>
		<sfrtype name="ADC0_CLC_type">
			<bitfield name="DISR" start="0" end="0" access="rw"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2" access="rw"/>
			<bitfield name="EDIS" start="3" end="3" access="rw"/>
			<bitfield name="SBWE" start="4" end="4" access="w"/>
			<bitfield name="FSOE" start="5" end="5" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_CLC" address="0xf0101000" sfrtype="ADC0_CLC_type" description="ADC Clock Control Register "/>
		<sfrtype name="ADC0_CRCR1_type">
			<bitfield name="CH0" start="0" end="0" access="rw"/>
			<bitfield name="CH1" start="1" end="1" access="rw"/>
			<bitfield name="CH2" start="2" end="2" access="rw"/>
			<bitfield name="CH3" start="3" end="3" access="rw"/>
			<bitfield name="CH4" start="4" end="4" access="rw"/>
			<bitfield name="CH5" start="5" end="5" access="rw"/>
			<bitfield name="CH6" start="6" end="6" access="rw"/>
			<bitfield name="CH7" start="7" end="7" access="rw"/>
			<bitfield name="CH8" start="8" end="8" access="rw"/>
			<bitfield name="CH9" start="9" end="9" access="rw"/>
			<bitfield name="CH10" start="10" end="10" access="rw"/>
			<bitfield name="CH11" start="11" end="11" access="rw"/>
			<bitfield name="CH12" start="12" end="12" access="rw"/>
			<bitfield name="CH13" start="13" end="13" access="rw"/>
			<bitfield name="CH14" start="14" end="14" access="rw"/>
			<bitfield name="CH15" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_CRCR1" address="0xf0101090" sfrtype="ADC0_CRCR1_type" description="Conversion Request 1 Control Register "/>
		<sfr name="ADC0_CRCR3" address="0xf01010b0" sfrtype="ADC0_CRCR1_type" description="Conversion Request 3 Control Register "/>
		<sfrtype name="ADC0_CRMR1_type">
			<bitfield name="ENGT" start="0" end="1" access="rw"/>
			<bitfield name="ENTR" start="2" end="2" access="rw"/>
			<bitfield name="ENSI" start="3" end="3" access="rw"/>
			<bitfield name="SCAN" start="4" end="4" access="rw"/>
			<bitfield name="LDM" start="5" end="5" access="rw"/>
			<bitfield name="REQGT" start="7" end="7" access="r"/>
			<bitfield name="CLRPND" start="8" end="8" access="w"/>
			<bitfield name="LDEV" start="9" end="9" access="w"/>
		</sfrtype>
		<sfr name="ADC0_CRMR1" address="0xf0101098" sfrtype="ADC0_CRMR1_type" description="Conversion Request 1 Mode Register "/>
		<sfr name="ADC0_CRMR3" address="0xf01010b8" sfrtype="ADC0_CRMR1_type" description="Conversion Request 3 Mode Register "/>
		<sfrtype name="ADC0_CRPR1_type">
			<bitfield name="CHP0" start="0" end="0" access="rw"/>
			<bitfield name="CHP1" start="1" end="1" access="rw"/>
			<bitfield name="CHP2" start="2" end="2" access="rw"/>
			<bitfield name="CHP3" start="3" end="3" access="rw"/>
			<bitfield name="CHP4" start="4" end="4" access="rw"/>
			<bitfield name="CHP5" start="5" end="5" access="rw"/>
			<bitfield name="CHP6" start="6" end="6" access="rw"/>
			<bitfield name="CHP7" start="7" end="7" access="rw"/>
			<bitfield name="CHP8" start="8" end="8" access="rw"/>
			<bitfield name="CHP9" start="9" end="9" access="rw"/>
			<bitfield name="CHP10" start="10" end="10" access="rw"/>
			<bitfield name="CHP11" start="11" end="11" access="rw"/>
			<bitfield name="CHP12" start="12" end="12" access="rw"/>
			<bitfield name="CHP13" start="13" end="13" access="rw"/>
			<bitfield name="CHP14" start="14" end="14" access="rw"/>
			<bitfield name="CHP15" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_CRPR1" address="0xf0101094" sfrtype="ADC0_CRPR1_type" description="Conversion Request 1 Pending Register "/>
		<sfr name="ADC0_CRPR3" address="0xf01010b4" sfrtype="ADC0_CRPR1_type" description="Conversion Request 3 Pending Register "/>
		<sfrtype name="ADC0_EMCTR_type">
			<bitfield name="SETEMUX" start="0" end="2" access="rw"/>
			<bitfield name="EMUX" start="4" end="6" access="r"/>
			<bitfield name="EMSAMPLE" start="8" end="15" access="rw"/>
			<bitfield name="EMUXCHNR" start="16" end="19" access="rw"/>
			<bitfield name="TROEN" start="21" end="21" access="rw"/>
			<bitfield name="SCANEN" start="22" end="22" access="rw"/>
			<bitfield name="EMUXEN" start="23" end="23" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_EMCTR" address="0xf0101220" sfrtype="ADC0_EMCTR_type" description="External Multiplexer Control Register "/>
		<sfrtype name="ADC0_EVFCR_type">
			<bitfield name="CFR0" start="0" end="0" access="w"/>
			<bitfield name="CFR1" start="1" end="1" access="w"/>
			<bitfield name="CFR2" start="2" end="2" access="w"/>
			<bitfield name="CFR3" start="3" end="3" access="w"/>
			<bitfield name="CFR4" start="4" end="4" access="w"/>
			<bitfield name="CFR5" start="5" end="5" access="w"/>
			<bitfield name="CFR6" start="6" end="6" access="w"/>
			<bitfield name="CFR7" start="7" end="7" access="w"/>
			<bitfield name="CFR8" start="8" end="8" access="w"/>
			<bitfield name="CFR9" start="9" end="9" access="w"/>
			<bitfield name="CFR10" start="10" end="10" access="w"/>
			<bitfield name="CFR11" start="11" end="11" access="w"/>
			<bitfield name="CFR12" start="12" end="12" access="w"/>
			<bitfield name="CFR13" start="13" end="13" access="w"/>
			<bitfield name="CFR14" start="14" end="14" access="w"/>
			<bitfield name="CFR15" start="15" end="15" access="w"/>
			<bitfield name="CFS0" start="16" end="16" access="w"/>
			<bitfield name="CFS1" start="17" end="17" access="w"/>
			<bitfield name="CFS2" start="18" end="18" access="w"/>
			<bitfield name="CFS3" start="19" end="19" access="w"/>
			<bitfield name="CFS4" start="20" end="20" access="w"/>
		</sfrtype>
		<sfr name="ADC0_EVFCR" address="0xf0101074" sfrtype="ADC0_EVFCR_type" description="Event Flag Clear Register "/>
		<sfrtype name="ADC0_EVFR_type">
			<bitfield name="FR0" start="0" end="0" access="rw"/>
			<bitfield name="FR1" start="1" end="1" access="rw"/>
			<bitfield name="FR2" start="2" end="2" access="rw"/>
			<bitfield name="FR3" start="3" end="3" access="rw"/>
			<bitfield name="FR4" start="4" end="4" access="rw"/>
			<bitfield name="FR5" start="5" end="5" access="rw"/>
			<bitfield name="FR6" start="6" end="6" access="rw"/>
			<bitfield name="FR7" start="7" end="7" access="rw"/>
			<bitfield name="FR8" start="8" end="8" access="rw"/>
			<bitfield name="FR9" start="9" end="9" access="rw"/>
			<bitfield name="FR10" start="10" end="10" access="rw"/>
			<bitfield name="FR11" start="11" end="11" access="rw"/>
			<bitfield name="FR12" start="12" end="12" access="rw"/>
			<bitfield name="FR13" start="13" end="13" access="rw"/>
			<bitfield name="FR14" start="14" end="14" access="rw"/>
			<bitfield name="FR15" start="15" end="15" access="rw"/>
			<bitfield name="FS0" start="16" end="16" access="rw"/>
			<bitfield name="FS1" start="17" end="17" access="rw"/>
			<bitfield name="FS2" start="18" end="18" access="rw"/>
			<bitfield name="FS3" start="19" end="19" access="rw"/>
			<bitfield name="FS4" start="20" end="20" access="rw"/>
			<bitfield name="GFS0" start="24" end="24" access="r"/>
			<bitfield name="GFS1" start="25" end="25" access="r"/>
			<bitfield name="GFS2" start="26" end="26" access="r"/>
			<bitfield name="GFS3" start="27" end="27" access="r"/>
			<bitfield name="GFS4" start="28" end="28" access="r"/>
		</sfrtype>
		<sfr name="ADC0_EVFR" address="0xf0101070" sfrtype="ADC0_EVFR_type" description="Event Flag Register "/>
		<sfrtype name="ADC0_EVNPR_type">
			<bitfield name="SENP0" start="0" end="2" access="rw"/>
			<bitfield name="SENP1" start="4" end="6" access="rw"/>
			<bitfield name="SENP2" start="8" end="10" access="rw"/>
			<bitfield name="SENP3" start="12" end="14" access="rw"/>
			<bitfield name="SENP4" start="16" end="18" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_EVNPR" address="0xf0101078" sfrtype="ADC0_EVNPR_type" description="Event Node Pointer Register "/>
		<sfrtype name="ADC0_GLOBCFG_type">
			<bitfield name="MTM7" start="4" end="4" access="rw"/>
			<bitfield name="SUCAL" start="5" end="5" access="rw"/>
			<bitfield name="DPCAL" start="6" end="6" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_GLOBCFG" address="0xf0101034" sfrtype="ADC0_GLOBCFG_type" description="Global Configuration Register "/>
		<sfrtype name="ADC0_GLOBCTR_type">
			<bitfield name="DIVA" start="0" end="5" access="rw"/>
			<bitfield name="DIVD" start="6" end="7" access="rw"/>
			<bitfield name="ANON" start="8" end="9" access="rw"/>
			<bitfield name="ARBRND" start="10" end="11" access="rw"/>
			<bitfield name="ARBM" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_GLOBCTR" address="0xf0101030" sfrtype="ADC0_GLOBCTR_type" description="Global Control Register "/>
		<sfrtype name="ADC0_GLOBSTR_type">
			<bitfield name="BUSY" start="0" end="0" access="r"/>
			<bitfield name="SAMPLE" start="1" end="1" access="r"/>
			<bitfield name="CAL" start="2" end="2" access="r"/>
			<bitfield name="CHNR" start="3" end="6" access="r"/>
			<bitfield name="ANON" start="8" end="9" access="r"/>
			<bitfield name="SYNRUN" start="10" end="10" access="r"/>
			<bitfield name="CSRC" start="11" end="13" access="r"/>
		</sfrtype>
		<sfr name="ADC0_GLOBSTR" address="0xf0101038" sfrtype="ADC0_GLOBSTR_type" description="Global Status Register "/>
		<sfrtype name="ADC0_INPCR0_type">
			<bitfield name="STC" start="0" end="7" access="rw"/>
			<bitfield name="DW" start="8" end="9" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_INPCR0" address="0xf0101050" sfrtype="ADC0_INPCR0_type" description="Input Class Register 0 "/>
		<sfr name="ADC0_INPCR1" address="0xf0101054" sfrtype="ADC0_INPCR0_type" description="Input Class Register 1 "/>
		<sfr name="ADC0_INPCR2" address="0xf0101058" sfrtype="ADC0_INPCR0_type" description="Input Class Register 2 "/>
		<sfr name="ADC0_INPCR3" address="0xf010105c" sfrtype="ADC0_INPCR0_type" description="Input Class Register 3 "/>
		<sfrtype name="ADC0_INTR_type">
			<bitfield name="SISR0" start="0" end="0" access="w"/>
			<bitfield name="SISR1" start="1" end="1" access="w"/>
			<bitfield name="SISR2" start="2" end="2" access="w"/>
			<bitfield name="SISR3" start="3" end="3" access="w"/>
			<bitfield name="SISR4" start="4" end="4" access="w"/>
			<bitfield name="SISR5" start="5" end="5" access="w"/>
			<bitfield name="SISR6" start="6" end="6" access="w"/>
			<bitfield name="SISR7" start="7" end="7" access="w"/>
		</sfrtype>
		<sfr name="ADC0_INTR" address="0xf0101204" sfrtype="ADC0_INTR_type" description="Interrupt Activation Register "/>
		<sfrtype name="ADC0_KSCFG_type">
			<bitfield name="ACK" start="2" end="2" access="r"/>
			<bitfield name="SUSREQ" start="3" end="3" access="r"/>
			<bitfield name="NOMCFG" start="4" end="5" access="rw"/>
			<bitfield name="BPNOM" start="7" end="7" access="w"/>
			<bitfield name="SUMCFG" start="8" end="9" access="rw"/>
			<bitfield name="BPSUM" start="11" end="11" access="w"/>
		</sfrtype>
		<sfr name="ADC0_KSCFG" address="0xf010100c" sfrtype="ADC0_KSCFG_type" description="Kernel State Configuration Register "/>
		<sfrtype name="ADC0_LCBR0_type">
			<bitfield name="BOUNDARY" start="2" end="11" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_LCBR0" address="0xf01010f0" sfrtype="ADC0_LCBR0_type" description="Limit Check Boundary Register 0 "/>
		<sfr name="ADC0_LCBR1" address="0xf01010f4" sfrtype="ADC0_LCBR0_type" description="Limit Check Boundary Register 1 "/>
		<sfr name="ADC0_LCBR2" address="0xf01010f8" sfrtype="ADC0_LCBR0_type" description="Limit Check Boundary Register 2 "/>
		<sfr name="ADC0_LCBR3" address="0xf01010fc" sfrtype="ADC0_LCBR0_type" description="Limit Check Boundary Register 3 "/>
		<sfrtype name="ADC0_Q0R0_type">
			<bitfield name="REQCHNR" start="0" end="3" access="r"/>
			<bitfield name="RF" start="5" end="5" access="r"/>
			<bitfield name="ENSI" start="6" end="6" access="r"/>
			<bitfield name="EXTR" start="7" end="7" access="r"/>
			<bitfield name="V" start="8" end="8" access="r"/>
		</sfrtype>
		<sfr name="ADC0_Q0R0" address="0xf0101088" sfrtype="ADC0_Q0R0_type" description="Queue 0 Register 0 "/>
		<sfr name="ADC0_Q0R2" address="0xf01010a8" sfrtype="ADC0_Q0R0_type" description="Queue 2 Register 0 "/>
		<sfr name="ADC0_Q0R4" address="0xf01010c8" sfrtype="ADC0_Q0R0_type" description="Queue 4 Register 0 "/>
		<sfr name="ADC0_QBUR0" address="0xf010108c" sfrtype="ADC0_Q0R0_type" description="Queue 0 Backup Register "/>
		<sfr name="ADC0_QBUR2" address="0xf01010ac" sfrtype="ADC0_Q0R0_type" description="Queue 2 Backup Register "/>
		<sfr name="ADC0_QBUR4" address="0xf01010cc" sfrtype="ADC0_Q0R0_type" description="Queue 4 Backup Register "/>
		<sfrtype name="ADC0_QINR0_type">
			<bitfield name="REQCHNR" start="0" end="3" access="w"/>
			<bitfield name="RF" start="5" end="5" access="w"/>
			<bitfield name="ENSI" start="6" end="6" access="w"/>
			<bitfield name="EXTR" start="7" end="7" access="w"/>
		</sfrtype>
		<sfr name="ADC0_QINR0" address="0xf010108c" sfrtype="ADC0_QINR0_type" description="Queue 0 Input Register "/>
		<sfr name="ADC0_QINR2" address="0xf01010ac" sfrtype="ADC0_QINR0_type" description="Queue 2 Input Register "/>
		<sfr name="ADC0_QINR4" address="0xf01010cc" sfrtype="ADC0_QINR0_type" description="Queue 4 Input Register "/>
		<sfrtype name="ADC0_QMR0_type">
			<bitfield name="ENGT" start="0" end="1" access="rw"/>
			<bitfield name="ENTR" start="2" end="2" access="rw"/>
			<bitfield name="CLRV" start="8" end="8" access="w"/>
			<bitfield name="TREV" start="9" end="9" access="w"/>
			<bitfield name="FLUSH" start="10" end="10" access="w"/>
			<bitfield name="CEV" start="11" end="11" access="w"/>
		</sfrtype>
		<sfr name="ADC0_QMR0" address="0xf0101080" sfrtype="ADC0_QMR0_type" description="Queue 0 Mode Register "/>
		<sfr name="ADC0_QMR2" address="0xf01010a0" sfrtype="ADC0_QMR0_type" description="Queue 2 Mode Register "/>
		<sfr name="ADC0_QMR4" address="0xf01010c0" sfrtype="ADC0_QMR0_type" description="Queue 4 Mode Register "/>
		<sfrtype name="ADC0_QSR0_type">
			<bitfield name="FILL" start="0" end="3" access="r"/>
			<bitfield name="EMPTY" start="5" end="5" access="r"/>
			<bitfield name="REQGT" start="7" end="7" access="r"/>
			<bitfield name="EV" start="8" end="8" access="r"/>
		</sfrtype>
		<sfr name="ADC0_QSR0" address="0xf0101084" sfrtype="ADC0_QSR0_type" description="Queue 0 Status Register "/>
		<sfr name="ADC0_QSR2" address="0xf01010a4" sfrtype="ADC0_QSR0_type" description="Queue 2 Status Register "/>
		<sfr name="ADC0_QSR4" address="0xf01010c4" sfrtype="ADC0_QSR0_type" description="Queue 4 Status Register "/>
		<sfrtype name="ADC0_RCR0_type">
			<bitfield name="DRCTR" start="0" end="1" access="rw"/>
			<bitfield name="ENRI" start="4" end="4" access="rw"/>
			<bitfield name="FEN" start="5" end="5" access="rw"/>
			<bitfield name="WFR" start="6" end="6" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_RCR0" address="0xf0101140" sfrtype="ADC0_RCR0_type" description="Result Control Register 0 "/>
		<sfr name="ADC0_RCR1" address="0xf0101144" sfrtype="ADC0_RCR0_type" description="Result Control Register 1 "/>
		<sfr name="ADC0_RCR10" address="0xf0101168" sfrtype="ADC0_RCR0_type" description="Result Control Register 10 "/>
		<sfr name="ADC0_RCR11" address="0xf010116c" sfrtype="ADC0_RCR0_type" description="Result Control Register 11 "/>
		<sfr name="ADC0_RCR12" address="0xf0101170" sfrtype="ADC0_RCR0_type" description="Result Control Register 12 "/>
		<sfr name="ADC0_RCR13" address="0xf0101174" sfrtype="ADC0_RCR0_type" description="Result Control Register 13 "/>
		<sfr name="ADC0_RCR14" address="0xf0101178" sfrtype="ADC0_RCR0_type" description="Result Control Register 14 "/>
		<sfr name="ADC0_RCR15" address="0xf010117c" sfrtype="ADC0_RCR0_type" description="Result Control Register 15 "/>
		<sfr name="ADC0_RCR2" address="0xf0101148" sfrtype="ADC0_RCR0_type" description="Result Control Register 2 "/>
		<sfr name="ADC0_RCR3" address="0xf010114c" sfrtype="ADC0_RCR0_type" description="Result Control Register 3 "/>
		<sfr name="ADC0_RCR4" address="0xf0101150" sfrtype="ADC0_RCR0_type" description="Result Control Register 4 "/>
		<sfr name="ADC0_RCR5" address="0xf0101154" sfrtype="ADC0_RCR0_type" description="Result Control Register 5 "/>
		<sfr name="ADC0_RCR6" address="0xf0101158" sfrtype="ADC0_RCR0_type" description="Result Control Register 6 "/>
		<sfr name="ADC0_RCR7" address="0xf010115c" sfrtype="ADC0_RCR0_type" description="Result Control Register 7 "/>
		<sfr name="ADC0_RCR8" address="0xf0101160" sfrtype="ADC0_RCR0_type" description="Result Control Register 8 "/>
		<sfr name="ADC0_RCR9" address="0xf0101164" sfrtype="ADC0_RCR0_type" description="Result Control Register 9 "/>
		<sfrtype name="ADC0_RESR0_type">
			<bitfield name="RESULT" start="0" end="13" access="r"/>
			<bitfield name="EMUX" start="16" end="18" access="r"/>
			<bitfield name="CRS" start="20" end="22" access="r"/>
			<bitfield name="CHNR" start="24" end="27" access="r"/>
			<bitfield name="DRC" start="29" end="30" access="r"/>
			<bitfield name="VF" start="31" end="31" access="r"/>
		</sfrtype>
		<sfr name="ADC0_RESR0" address="0xf0101180" sfrtype="ADC0_RESR0_type" description="Result Register 0 "/>
		<sfrtype name="ADC0_RESR1_type">
			<bitfield name="RESULT" start="0" end="13" access="r"/>
			<bitfield name="CRS" start="20" end="22" access="r"/>
			<bitfield name="CHNR" start="24" end="27" access="r"/>
			<bitfield name="DRC" start="29" end="30" access="r"/>
			<bitfield name="VF" start="31" end="31" access="r"/>
		</sfrtype>
		<sfr name="ADC0_RESR1" address="0xf0101184" sfrtype="ADC0_RESR1_type" description="Result Register 1 "/>
		<sfr name="ADC0_RESR10" address="0xf01011a8" sfrtype="ADC0_RESR1_type" description="Result Register 10 "/>
		<sfr name="ADC0_RESR11" address="0xf01011ac" sfrtype="ADC0_RESR1_type" description="Result Register 11 "/>
		<sfr name="ADC0_RESR12" address="0xf01011b0" sfrtype="ADC0_RESR1_type" description="Result Register 12 "/>
		<sfr name="ADC0_RESR13" address="0xf01011b4" sfrtype="ADC0_RESR1_type" description="Result Register 13 "/>
		<sfr name="ADC0_RESR14" address="0xf01011b8" sfrtype="ADC0_RESR1_type" description="Result Register 14 "/>
		<sfr name="ADC0_RESR15" address="0xf01011bc" sfrtype="ADC0_RESR1_type" description="Result Register 15 "/>
		<sfr name="ADC0_RESR2" address="0xf0101188" sfrtype="ADC0_RESR1_type" description="Result Register 2 "/>
		<sfr name="ADC0_RESR3" address="0xf010118c" sfrtype="ADC0_RESR1_type" description="Result Register 3 "/>
		<sfr name="ADC0_RESR4" address="0xf0101190" sfrtype="ADC0_RESR1_type" description="Result Register 4 "/>
		<sfr name="ADC0_RESR5" address="0xf0101194" sfrtype="ADC0_RESR1_type" description="Result Register 5 "/>
		<sfr name="ADC0_RESR6" address="0xf0101198" sfrtype="ADC0_RESR1_type" description="Result Register 6 "/>
		<sfr name="ADC0_RESR7" address="0xf010119c" sfrtype="ADC0_RESR1_type" description="Result Register 7 "/>
		<sfr name="ADC0_RESR8" address="0xf01011a0" sfrtype="ADC0_RESR1_type" description="Result Register 8 "/>
		<sfr name="ADC0_RESR9" address="0xf01011a4" sfrtype="ADC0_RESR1_type" description="Result Register 9 "/>
		<sfr name="ADC0_RESRD0" address="0xf01011c0" sfrtype="ADC0_RESR0_type" description="Result Register 0 for Debugging "/>
		<sfr name="ADC0_RESRD1" address="0xf01011c4" sfrtype="ADC0_RESR1_type" description="Result Register 1 for Debugging "/>
		<sfr name="ADC0_RESRD10" address="0xf01011e8" sfrtype="ADC0_RESR1_type" description="Result Register 10 for Debugging "/>
		<sfr name="ADC0_RESRD11" address="0xf01011ec" sfrtype="ADC0_RESR1_type" description="Result Register 11 for Debugging "/>
		<sfr name="ADC0_RESRD12" address="0xf01011f0" sfrtype="ADC0_RESR1_type" description="Result Register 12 for Debugging "/>
		<sfr name="ADC0_RESRD13" address="0xf01011f4" sfrtype="ADC0_RESR1_type" description="Result Register 13 for Debugging "/>
		<sfr name="ADC0_RESRD14" address="0xf01011f8" sfrtype="ADC0_RESR1_type" description="Result Register 14 for Debugging "/>
		<sfr name="ADC0_RESRD15" address="0xf01011fc" sfrtype="ADC0_RESR1_type" description="Result Register 15 for Debugging "/>
		<sfr name="ADC0_RESRD2" address="0xf01011c8" sfrtype="ADC0_RESR1_type" description="Result Register 2 for Debugging "/>
		<sfr name="ADC0_RESRD3" address="0xf01011cc" sfrtype="ADC0_RESR1_type" description="Result Register 3 for Debugging "/>
		<sfr name="ADC0_RESRD4" address="0xf01011d0" sfrtype="ADC0_RESR1_type" description="Result Register 4 for Debugging "/>
		<sfr name="ADC0_RESRD5" address="0xf01011d4" sfrtype="ADC0_RESR1_type" description="Result Register 5 for Debugging "/>
		<sfr name="ADC0_RESRD6" address="0xf01011d8" sfrtype="ADC0_RESR1_type" description="Result Register 6 for Debugging "/>
		<sfr name="ADC0_RESRD7" address="0xf01011dc" sfrtype="ADC0_RESR1_type" description="Result Register 7 for Debugging "/>
		<sfr name="ADC0_RESRD8" address="0xf01011e0" sfrtype="ADC0_RESR1_type" description="Result Register 8 for Debugging "/>
		<sfr name="ADC0_RESRD9" address="0xf01011e4" sfrtype="ADC0_RESR1_type" description="Result Register 9 for Debugging "/>
		<sfrtype name="ADC0_RNPR0_type">
			<bitfield name="RENP0" start="0" end="2" access="rw"/>
			<bitfield name="RENP1" start="4" end="6" access="rw"/>
			<bitfield name="RENP2" start="8" end="10" access="rw"/>
			<bitfield name="RENP3" start="12" end="14" access="rw"/>
			<bitfield name="RENP4" start="16" end="18" access="rw"/>
			<bitfield name="RENP5" start="20" end="22" access="rw"/>
			<bitfield name="RENP6" start="24" end="26" access="rw"/>
			<bitfield name="RENP7" start="28" end="30" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_RNPR0" address="0xf0101208" sfrtype="ADC0_RNPR0_type" description="Result Node Pointer Register 0 "/>
		<sfrtype name="ADC0_RNPR8_type">
			<bitfield name="RENP8" start="0" end="2" access="rw"/>
			<bitfield name="RENP9" start="4" end="6" access="rw"/>
			<bitfield name="RENP10" start="8" end="10" access="rw"/>
			<bitfield name="RENP11" start="12" end="14" access="rw"/>
			<bitfield name="RENP12" start="16" end="18" access="rw"/>
			<bitfield name="RENP13" start="20" end="22" access="rw"/>
			<bitfield name="RENP14" start="24" end="26" access="rw"/>
			<bitfield name="RENP15" start="28" end="30" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_RNPR8" address="0xf010120c" sfrtype="ADC0_RNPR8_type" description="Result Node Pointer Register 8 "/>
		<sfrtype name="ADC0_RSIR0_type">
			<bitfield name="GTSEL" start="0" end="2" access="rw"/>
			<bitfield name="TMEN" start="4" end="4" access="rw"/>
			<bitfield name="GTI" start="7" end="7" access="r"/>
			<bitfield name="TRSEL" start="8" end="10" access="rw"/>
			<bitfield name="FEN" start="12" end="12" access="rw"/>
			<bitfield name="REN" start="13" end="13" access="rw"/>
			<bitfield name="TRI" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="ADC0_RSIR0" address="0xf0101010" sfrtype="ADC0_RSIR0_type" description="Request Source 0 Input Register "/>
		<sfr name="ADC0_RSIR1" address="0xf0101014" sfrtype="ADC0_RSIR0_type" description="Request Source 0 Input Register "/>
		<sfr name="ADC0_RSIR2" address="0xf0101018" sfrtype="ADC0_RSIR0_type" description="Request Source 0 Input Register "/>
		<sfr name="ADC0_RSIR3" address="0xf010101c" sfrtype="ADC0_RSIR0_type" description="Request Source 0 Input Register "/>
		<sfr name="ADC0_RSIR4" address="0xf0101020" sfrtype="ADC0_RSIR0_type" description="Request Source 0 Input Register "/>
		<sfrtype name="ADC0_RSPR0_type">
			<bitfield name="PRIO0" start="0" end="1" access="rw"/>
			<bitfield name="CSM0" start="3" end="3" access="rw"/>
			<bitfield name="PRIO1" start="4" end="5" access="rw"/>
			<bitfield name="CSM1" start="7" end="7" access="rw"/>
			<bitfield name="PRIO2" start="8" end="9" access="rw"/>
			<bitfield name="CSM2" start="11" end="11" access="rw"/>
			<bitfield name="PRIO3" start="12" end="13" access="rw"/>
			<bitfield name="CSM3" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_RSPR0" address="0xf0101040" sfrtype="ADC0_RSPR0_type" description="Request Source Priority Register 0 "/>
		<sfrtype name="ADC0_RSPR4_type">
			<bitfield name="PRIO4" start="0" end="1" access="rw"/>
			<bitfield name="CSM4" start="3" end="3" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_RSPR4" address="0xf0101044" sfrtype="ADC0_RSPR4_type" description="Request Source Priority Register 4 "/>
		<sfrtype name="ADC0_SRC0_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="ADC0_SRC0" address="0xf01013fc" sfrtype="ADC0_SRC0_type" description="ADC Service Request Control Register 0 "/>
		<sfr name="ADC0_SRC1" address="0xf01013f8" sfrtype="ADC0_SRC0_type" description="ADC Service Request Control Register 1 "/>
		<sfr name="ADC0_SRC2" address="0xf01013f4" sfrtype="ADC0_SRC0_type" description="ADC Service Request Control Register 2 "/>
		<sfr name="ADC0_SRC3" address="0xf01013f0" sfrtype="ADC0_SRC0_type" description="ADC Service Request Control Register 3 "/>
		<sfr name="ADC0_SRC4" address="0xf01013ec" sfrtype="ADC0_SRC0_type" description="ADC Service Request Control Register 4 "/>
		<sfr name="ADC0_SRC5" address="0xf01013e8" sfrtype="ADC0_SRC0_type" description="ADC Service Request Control Register 5 "/>
		<sfrtype name="ADC0_SYNCTR_type">
			<bitfield name="STSEL" start="0" end="1" access="rw"/>
			<bitfield name="EVALR1" start="4" end="4" access="rw"/>
			<bitfield name="EVALR2" start="5" end="5" access="rw"/>
			<bitfield name="EVALR3" start="6" end="6" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_SYNCTR" address="0xf0101048" sfrtype="ADC0_SYNCTR_type" description="Synchronization Control Register "/>
		<sfrtype name="ADC0_VFR_type">
			<bitfield name="VF0" start="0" end="0" access="rw"/>
			<bitfield name="VF1" start="1" end="1" access="rw"/>
			<bitfield name="VF2" start="2" end="2" access="rw"/>
			<bitfield name="VF3" start="3" end="3" access="rw"/>
			<bitfield name="VF4" start="4" end="4" access="rw"/>
			<bitfield name="VF5" start="5" end="5" access="rw"/>
			<bitfield name="VF6" start="6" end="6" access="rw"/>
			<bitfield name="VF7" start="7" end="7" access="rw"/>
			<bitfield name="VF8" start="8" end="8" access="rw"/>
			<bitfield name="VF9" start="9" end="9" access="rw"/>
			<bitfield name="VF10" start="10" end="10" access="rw"/>
			<bitfield name="VF11" start="11" end="11" access="rw"/>
			<bitfield name="VF12" start="12" end="12" access="rw"/>
			<bitfield name="VF13" start="13" end="13" access="rw"/>
			<bitfield name="VF14" start="14" end="14" access="rw"/>
			<bitfield name="VF15" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="ADC0_VFR" address="0xf0101200" sfrtype="ADC0_VFR_type" description="Valid Flag Register "/>
		<sfr name="ADC1_ALR0" address="0xf0101610" sfrtype="ADC0_ALR0_type" description="Alias Register 0 "/>
		<sfr name="ADC1_APR" address="0xf0101618" sfrtype="ADC0_APR_type" description="Access Protection Register "/>
		<sfr name="ADC1_ASENR" address="0xf010143c" sfrtype="ADC0_ASENR_type" description="Arbitration Slot Enable Register "/>
		<sfr name="ADC1_CHCTR0" address="0xf0101500" sfrtype="ADC0_CHCTR0_type" description="Channel 0 Control Register "/>
		<sfr name="ADC1_CHCTR1" address="0xf0101504" sfrtype="ADC0_CHCTR0_type" description="Channel 1 Control Register "/>
		<sfr name="ADC1_CHCTR10" address="0xf0101528" sfrtype="ADC0_CHCTR0_type" description="Channel 10 Control Register "/>
		<sfr name="ADC1_CHCTR11" address="0xf010152c" sfrtype="ADC0_CHCTR0_type" description="Channel 11 Control Register "/>
		<sfr name="ADC1_CHCTR12" address="0xf0101530" sfrtype="ADC0_CHCTR0_type" description="Channel 12 Control Register "/>
		<sfr name="ADC1_CHCTR13" address="0xf0101534" sfrtype="ADC0_CHCTR0_type" description="Channel 13 Control Register "/>
		<sfr name="ADC1_CHCTR14" address="0xf0101538" sfrtype="ADC0_CHCTR0_type" description="Channel 14 Control Register "/>
		<sfr name="ADC1_CHCTR15" address="0xf010153c" sfrtype="ADC0_CHCTR0_type" description="Channel 15 Control Register "/>
		<sfr name="ADC1_CHCTR2" address="0xf0101508" sfrtype="ADC0_CHCTR0_type" description="Channel 2 Control Register "/>
		<sfr name="ADC1_CHCTR3" address="0xf010150c" sfrtype="ADC0_CHCTR0_type" description="Channel 3 Control Register "/>
		<sfr name="ADC1_CHCTR4" address="0xf0101510" sfrtype="ADC0_CHCTR0_type" description="Channel 4 Control Register "/>
		<sfr name="ADC1_CHCTR5" address="0xf0101514" sfrtype="ADC0_CHCTR0_type" description="Channel 5 Control Register "/>
		<sfr name="ADC1_CHCTR6" address="0xf0101518" sfrtype="ADC0_CHCTR0_type" description="Channel 6 Control Register "/>
		<sfr name="ADC1_CHCTR7" address="0xf010151c" sfrtype="ADC0_CHCTR0_type" description="Channel 7 Control Register "/>
		<sfr name="ADC1_CHCTR8" address="0xf0101520" sfrtype="ADC0_CHCTR0_type" description="Channel 8 Control Register "/>
		<sfr name="ADC1_CHCTR9" address="0xf0101524" sfrtype="ADC0_CHCTR0_type" description="Channel 9 Control Register "/>
		<sfr name="ADC1_CHENPR0" address="0xf0101468" sfrtype="ADC0_CHENPR0_type" description="Channel Event Node Pointer Register 0 "/>
		<sfr name="ADC1_CHENPR8" address="0xf010146c" sfrtype="ADC0_CHENPR8_type" description="Channel Event Node Pointer Register 8 "/>
		<sfr name="ADC1_CHFCR" address="0xf0101464" sfrtype="ADC0_CHFCR_type" description="Channel Flag Clear Register "/>
		<sfr name="ADC1_CHFR" address="0xf0101460" sfrtype="ADC0_CHFR_type" description="Channel Flag Register "/>
		<sfr name="ADC1_CRCR1" address="0xf0101490" sfrtype="ADC0_CRCR1_type" description="Conversion Request 1 Control Register "/>
		<sfr name="ADC1_CRCR3" address="0xf01014b0" sfrtype="ADC0_CRCR1_type" description="Conversion Request 3 Control Register "/>
		<sfr name="ADC1_CRMR1" address="0xf0101498" sfrtype="ADC0_CRMR1_type" description="Conversion Request 1 Mode Register "/>
		<sfr name="ADC1_CRMR3" address="0xf01014b8" sfrtype="ADC0_CRMR1_type" description="Conversion Request 3 Mode Register "/>
		<sfr name="ADC1_CRPR1" address="0xf0101494" sfrtype="ADC0_CRPR1_type" description="Conversion Request 1 Pending Register "/>
		<sfr name="ADC1_CRPR3" address="0xf01014b4" sfrtype="ADC0_CRPR1_type" description="Conversion Request 3 Pending Register "/>
		<sfr name="ADC1_EMCTR" address="0xf0101620" sfrtype="ADC0_EMCTR_type" description="External Multiplexer Control Register "/>
		<sfr name="ADC1_EVFCR" address="0xf0101474" sfrtype="ADC0_EVFCR_type" description="Event Flag Clear Register "/>
		<sfr name="ADC1_EVFR" address="0xf0101470" sfrtype="ADC0_EVFR_type" description="Event Flag Register "/>
		<sfr name="ADC1_EVNPR" address="0xf0101478" sfrtype="ADC0_EVNPR_type" description="Event Node Pointer Register "/>
		<sfr name="ADC1_GLOBCFG" address="0xf0101434" sfrtype="ADC0_GLOBCFG_type" description="Global Configuration Register "/>
		<sfr name="ADC1_GLOBCTR" address="0xf0101430" sfrtype="ADC0_GLOBCTR_type" description="Global Control Register "/>
		<sfr name="ADC1_GLOBSTR" address="0xf0101438" sfrtype="ADC0_GLOBSTR_type" description="Global Status Register "/>
		<sfr name="ADC1_INPCR0" address="0xf0101450" sfrtype="ADC0_INPCR0_type" description="Input Class Register 0 "/>
		<sfr name="ADC1_INPCR1" address="0xf0101454" sfrtype="ADC0_INPCR0_type" description="Input Class Register 1 "/>
		<sfr name="ADC1_INPCR2" address="0xf0101458" sfrtype="ADC0_INPCR0_type" description="Input Class Register 2 "/>
		<sfr name="ADC1_INPCR3" address="0xf010145c" sfrtype="ADC0_INPCR0_type" description="Input Class Register 3 "/>
		<sfr name="ADC1_INTR" address="0xf0101604" sfrtype="ADC0_INTR_type" description="Interrupt Activation Register "/>
		<sfr name="ADC1_LCBR0" address="0xf01014f0" sfrtype="ADC0_LCBR0_type" description="Limit Check Boundary Register 0 "/>
		<sfr name="ADC1_LCBR1" address="0xf01014f4" sfrtype="ADC0_LCBR0_type" description="Limit Check Boundary Register 1 "/>
		<sfr name="ADC1_LCBR2" address="0xf01014f8" sfrtype="ADC0_LCBR0_type" description="Limit Check Boundary Register 2 "/>
		<sfr name="ADC1_LCBR3" address="0xf01014fc" sfrtype="ADC0_LCBR0_type" description="Limit Check Boundary Register 3 "/>
		<sfr name="ADC1_Q0R0" address="0xf0101488" sfrtype="ADC0_Q0R0_type" description="Queue 0 Register 0 "/>
		<sfr name="ADC1_Q0R2" address="0xf01014a8" sfrtype="ADC0_Q0R0_type" description="Queue 2 Register 0 "/>
		<sfr name="ADC1_Q0R4" address="0xf01014c8" sfrtype="ADC0_Q0R0_type" description="Queue 4 Register 0 "/>
		<sfr name="ADC1_QBUR0" address="0xf010148c" sfrtype="ADC0_Q0R0_type" description="Queue 0 Backup Register "/>
		<sfr name="ADC1_QBUR2" address="0xf01014ac" sfrtype="ADC0_Q0R0_type" description="Queue 2 Backup Register "/>
		<sfr name="ADC1_QBUR4" address="0xf01014cc" sfrtype="ADC0_Q0R0_type" description="Queue 4 Backup Register "/>
		<sfr name="ADC1_QINR0" address="0xf010148c" sfrtype="ADC0_QINR0_type" description="Queue 0 Input Register "/>
		<sfr name="ADC1_QINR2" address="0xf01014ac" sfrtype="ADC0_QINR0_type" description="Queue 2 Input Register "/>
		<sfr name="ADC1_QINR4" address="0xf01014cc" sfrtype="ADC0_QINR0_type" description="Queue 4 Input Register "/>
		<sfr name="ADC1_QMR0" address="0xf0101480" sfrtype="ADC0_QMR0_type" description="Queue 0 Mode Register "/>
		<sfr name="ADC1_QMR2" address="0xf01014a0" sfrtype="ADC0_QMR0_type" description="Queue 2 Mode Register "/>
		<sfr name="ADC1_QMR4" address="0xf01014c0" sfrtype="ADC0_QMR0_type" description="Queue 4 Mode Register "/>
		<sfr name="ADC1_QSR0" address="0xf0101484" sfrtype="ADC0_QSR0_type" description="Queue 0 Status Register "/>
		<sfr name="ADC1_QSR2" address="0xf01014a4" sfrtype="ADC0_QSR0_type" description="Queue 2 Status Register "/>
		<sfr name="ADC1_QSR4" address="0xf01014c4" sfrtype="ADC0_QSR0_type" description="Queue 4 Status Register "/>
		<sfr name="ADC1_RCR0" address="0xf0101540" sfrtype="ADC0_RCR0_type" description="Result Control Register 0 "/>
		<sfr name="ADC1_RCR1" address="0xf0101544" sfrtype="ADC0_RCR0_type" description="Result Control Register 1 "/>
		<sfr name="ADC1_RCR10" address="0xf0101568" sfrtype="ADC0_RCR0_type" description="Result Control Register 10 "/>
		<sfr name="ADC1_RCR11" address="0xf010156c" sfrtype="ADC0_RCR0_type" description="Result Control Register 11 "/>
		<sfr name="ADC1_RCR12" address="0xf0101570" sfrtype="ADC0_RCR0_type" description="Result Control Register 12 "/>
		<sfr name="ADC1_RCR13" address="0xf0101574" sfrtype="ADC0_RCR0_type" description="Result Control Register 13 "/>
		<sfr name="ADC1_RCR14" address="0xf0101578" sfrtype="ADC0_RCR0_type" description="Result Control Register 14 "/>
		<sfr name="ADC1_RCR15" address="0xf010157c" sfrtype="ADC0_RCR0_type" description="Result Control Register 15 "/>
		<sfr name="ADC1_RCR2" address="0xf0101548" sfrtype="ADC0_RCR0_type" description="Result Control Register 2 "/>
		<sfr name="ADC1_RCR3" address="0xf010154c" sfrtype="ADC0_RCR0_type" description="Result Control Register 3 "/>
		<sfr name="ADC1_RCR4" address="0xf0101550" sfrtype="ADC0_RCR0_type" description="Result Control Register 4 "/>
		<sfr name="ADC1_RCR5" address="0xf0101554" sfrtype="ADC0_RCR0_type" description="Result Control Register 5 "/>
		<sfr name="ADC1_RCR6" address="0xf0101558" sfrtype="ADC0_RCR0_type" description="Result Control Register 6 "/>
		<sfr name="ADC1_RCR7" address="0xf010155c" sfrtype="ADC0_RCR0_type" description="Result Control Register 7 "/>
		<sfr name="ADC1_RCR8" address="0xf0101560" sfrtype="ADC0_RCR0_type" description="Result Control Register 8 "/>
		<sfr name="ADC1_RCR9" address="0xf0101564" sfrtype="ADC0_RCR0_type" description="Result Control Register 9 "/>
		<sfr name="ADC1_RESR0" address="0xf0101580" sfrtype="ADC0_RESR0_type" description="Result Register 0 "/>
		<sfr name="ADC1_RESR1" address="0xf0101584" sfrtype="ADC0_RESR1_type" description="Result Register 1 "/>
		<sfr name="ADC1_RESR10" address="0xf01015a8" sfrtype="ADC0_RESR1_type" description="Result Register 10 "/>
		<sfr name="ADC1_RESR11" address="0xf01015ac" sfrtype="ADC0_RESR1_type" description="Result Register 11 "/>
		<sfr name="ADC1_RESR12" address="0xf01015b0" sfrtype="ADC0_RESR1_type" description="Result Register 12 "/>
		<sfr name="ADC1_RESR13" address="0xf01015b4" sfrtype="ADC0_RESR1_type" description="Result Register 13 "/>
		<sfr name="ADC1_RESR14" address="0xf01015b8" sfrtype="ADC0_RESR1_type" description="Result Register 14 "/>
		<sfr name="ADC1_RESR15" address="0xf01015bc" sfrtype="ADC0_RESR1_type" description="Result Register 15 "/>
		<sfr name="ADC1_RESR2" address="0xf0101588" sfrtype="ADC0_RESR1_type" description="Result Register 2 "/>
		<sfr name="ADC1_RESR3" address="0xf010158c" sfrtype="ADC0_RESR1_type" description="Result Register 3 "/>
		<sfr name="ADC1_RESR4" address="0xf0101590" sfrtype="ADC0_RESR1_type" description="Result Register 4 "/>
		<sfr name="ADC1_RESR5" address="0xf0101594" sfrtype="ADC0_RESR1_type" description="Result Register 5 "/>
		<sfr name="ADC1_RESR6" address="0xf0101598" sfrtype="ADC0_RESR1_type" description="Result Register 6 "/>
		<sfr name="ADC1_RESR7" address="0xf010159c" sfrtype="ADC0_RESR1_type" description="Result Register 7 "/>
		<sfr name="ADC1_RESR8" address="0xf01015a0" sfrtype="ADC0_RESR1_type" description="Result Register 8 "/>
		<sfr name="ADC1_RESR9" address="0xf01015a4" sfrtype="ADC0_RESR1_type" description="Result Register 9 "/>
		<sfr name="ADC1_RESRD0" address="0xf01015c0" sfrtype="ADC0_RESR0_type" description="Result Register 0 for Debugging "/>
		<sfr name="ADC1_RESRD1" address="0xf01015c4" sfrtype="ADC0_RESR1_type" description="Result Register 1 for Debugging "/>
		<sfr name="ADC1_RESRD10" address="0xf01015e8" sfrtype="ADC0_RESR1_type" description="Result Register 10 for Debugging "/>
		<sfr name="ADC1_RESRD11" address="0xf01015ec" sfrtype="ADC0_RESR1_type" description="Result Register 11 for Debugging "/>
		<sfr name="ADC1_RESRD12" address="0xf01015f0" sfrtype="ADC0_RESR1_type" description="Result Register 12 for Debugging "/>
		<sfr name="ADC1_RESRD13" address="0xf01015f4" sfrtype="ADC0_RESR1_type" description="Result Register 13 for Debugging "/>
		<sfr name="ADC1_RESRD14" address="0xf01015f8" sfrtype="ADC0_RESR1_type" description="Result Register 14 for Debugging "/>
		<sfr name="ADC1_RESRD15" address="0xf01015fc" sfrtype="ADC0_RESR1_type" description="Result Register 15 for Debugging "/>
		<sfr name="ADC1_RESRD2" address="0xf01015c8" sfrtype="ADC0_RESR1_type" description="Result Register 2 for Debugging "/>
		<sfr name="ADC1_RESRD3" address="0xf01015cc" sfrtype="ADC0_RESR1_type" description="Result Register 3 for Debugging "/>
		<sfr name="ADC1_RESRD4" address="0xf01015d0" sfrtype="ADC0_RESR1_type" description="Result Register 4 for Debugging "/>
		<sfr name="ADC1_RESRD5" address="0xf01015d4" sfrtype="ADC0_RESR1_type" description="Result Register 5 for Debugging "/>
		<sfr name="ADC1_RESRD6" address="0xf01015d8" sfrtype="ADC0_RESR1_type" description="Result Register 6 for Debugging "/>
		<sfr name="ADC1_RESRD7" address="0xf01015dc" sfrtype="ADC0_RESR1_type" description="Result Register 7 for Debugging "/>
		<sfr name="ADC1_RESRD8" address="0xf01015e0" sfrtype="ADC0_RESR1_type" description="Result Register 8 for Debugging "/>
		<sfr name="ADC1_RESRD9" address="0xf01015e4" sfrtype="ADC0_RESR1_type" description="Result Register 9 for Debugging "/>
		<sfr name="ADC1_RNPR0" address="0xf0101608" sfrtype="ADC0_RNPR0_type" description="Result Node Pointer Register 0 "/>
		<sfr name="ADC1_RNPR8" address="0xf010160c" sfrtype="ADC0_RNPR8_type" description="Result Node Pointer Register 8 "/>
		<sfr name="ADC1_RSIR0" address="0xf0101410" sfrtype="ADC0_RSIR0_type" description="Request Source 0 Input Register "/>
		<sfr name="ADC1_RSIR1" address="0xf0101414" sfrtype="ADC0_RSIR0_type" description="Request Source 0 Input Register "/>
		<sfr name="ADC1_RSIR2" address="0xf0101418" sfrtype="ADC0_RSIR0_type" description="Request Source 0 Input Register "/>
		<sfr name="ADC1_RSIR3" address="0xf010141c" sfrtype="ADC0_RSIR0_type" description="Request Source 0 Input Register "/>
		<sfr name="ADC1_RSIR4" address="0xf0101420" sfrtype="ADC0_RSIR0_type" description="Request Source 0 Input Register "/>
		<sfr name="ADC1_RSPR0" address="0xf0101440" sfrtype="ADC0_RSPR0_type" description="Request Source Priority Register 0 "/>
		<sfr name="ADC1_RSPR4" address="0xf0101444" sfrtype="ADC0_RSPR4_type" description="Request Source Priority Register 4 "/>
		<sfr name="ADC1_SYNCTR" address="0xf0101448" sfrtype="ADC0_SYNCTR_type" description="Synchronization Control Register "/>
		<sfr name="ADC1_VFR" address="0xf0101600" sfrtype="ADC0_VFR_type" description="Valid Flag Register "/>
	</group>
	<group name="FADC">
		<sfrtype name="FADC_ACR0_type">
			<bitfield name="GAIN" start="0" end="1" access="rw"/>
			<bitfield name="ENP" start="2" end="2" access="rw"/>
			<bitfield name="ENN" start="3" end="3" access="rw"/>
			<bitfield name="CALOFF[2:0]" start="8" end="10" access="rw"/>
			<bitfield name="CALOFF3" start="12" end="12" access="rw"/>
			<bitfield name="CALGAIN" start="13" end="14" access="rw"/>
		</sfrtype>
		<sfr name="FADC_ACR0" address="0xf0100430" sfrtype="FADC_ACR0_type" description="Channel 0 Analog Control Register "/>
		<sfr name="FADC_ACR1" address="0xf0100434" sfrtype="FADC_ACR0_type" description="Channel 1 Analog Control Register "/>
		<sfr name="FADC_ACR2" address="0xf0100438" sfrtype="FADC_ACR0_type" description="Channel 2 Analog Control Register "/>
		<sfr name="FADC_ACR3" address="0xf010043c" sfrtype="FADC_ACR0_type" description="Channel 3 Analog Control Register "/>
		<sfrtype name="FADC_ALR_type">
			<bitfield name="ALIAS0" start="0" end="1" access="rw"/>
			<bitfield name="ALIAS1" start="2" end="3" access="rw"/>
			<bitfield name="ALIAS2" start="4" end="5" access="rw"/>
			<bitfield name="ALIAS3" start="6" end="7" access="rw"/>
		</sfrtype>
		<sfr name="FADC_ALR" address="0xf0100454" sfrtype="FADC_ALR_type" description="Alias Register "/>
		<sfrtype name="FADC_CFGR0_type">
			<bitfield name="GSEL" start="0" end="2" access="rw"/>
			<bitfield name="TSEL" start="3" end="5" access="rw"/>
			<bitfield name="GM" start="6" end="7" access="rw"/>
			<bitfield name="TM" start="8" end="9" access="rw"/>
			<bitfield name="CTM" start="10" end="11" access="rw"/>
			<bitfield name="CTF" start="12" end="14" access="rw"/>
			<bitfield name="CTREL" start="16" end="23" access="rw"/>
			<bitfield name="INP" start="28" end="29" access="rw"/>
			<bitfield name="IEN" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="FADC_CFGR0" address="0xf0100420" sfrtype="FADC_CFGR0_type" description="Channel 0 Configuration Register "/>
		<sfr name="FADC_CFGR1" address="0xf0100424" sfrtype="FADC_CFGR0_type" description="Channel 1 Configuration Register "/>
		<sfr name="FADC_CFGR2" address="0xf0100428" sfrtype="FADC_CFGR0_type" description="Channel 2 Configuration Register "/>
		<sfr name="FADC_CFGR3" address="0xf010042c" sfrtype="FADC_CFGR0_type" description="Channel 3 Configuration Register "/>
		<sfrtype name="FADC_CLC_type">
			<bitfield name="DISR" start="0" end="0" access="rw"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2" access="rw"/>
			<bitfield name="EDIS" start="3" end="3" access="rw"/>
			<bitfield name="SBWE" start="4" end="4" access="w"/>
			<bitfield name="FSOE" start="5" end="5" access="rw"/>
		</sfrtype>
		<sfr name="FADC_CLC" address="0xf0100400" sfrtype="FADC_CLC_type" description="Clock Control Register "/>
		<sfrtype name="FADC_CRR0_type">
			<bitfield name="CR" start="0" end="18" access="r"/>
			<bitfield name="AC" start="24" end="26" access="r"/>
			<bitfield name="MAVS" start="28" end="29" access="r"/>
		</sfrtype>
		<sfr name="FADC_CRR0" address="0xf0100464" sfrtype="FADC_CRR0_type" description="Filter 0 Current Result Register "/>
		<sfr name="FADC_CRR1" address="0xf0100484" sfrtype="FADC_CRR0_type" description="Filter 1 Current Result Register "/>
		<sfr name="FADC_CRR2" address="0xf01004a4" sfrtype="FADC_CRR0_type" description="Filter 2 Current Result Register "/>
		<sfr name="FADC_CRR3" address="0xf01004c4" sfrtype="FADC_CRR0_type" description="Filter 3 Current Result Register "/>
		<sfrtype name="FADC_CRSR_type">
			<bitfield name="CRF0" start="0" end="0" access="r"/>
			<bitfield name="CRF1" start="1" end="1" access="r"/>
			<bitfield name="CRF2" start="2" end="2" access="r"/>
			<bitfield name="CRF3" start="3" end="3" access="r"/>
			<bitfield name="BSY0" start="8" end="8" access="r"/>
			<bitfield name="BSY1" start="9" end="9" access="r"/>
			<bitfield name="BSY2" start="10" end="10" access="r"/>
			<bitfield name="BSY3" start="11" end="11" access="r"/>
			<bitfield name="IRQ0" start="16" end="16" access="r"/>
			<bitfield name="IRQ1" start="17" end="17" access="r"/>
			<bitfield name="IRQ2" start="18" end="18" access="r"/>
			<bitfield name="IRQ3" start="19" end="19" access="r"/>
			<bitfield name="IRQF0" start="20" end="20" access="r"/>
			<bitfield name="IRQF1" start="21" end="21" access="r"/>
			<bitfield name="IRQF2" start="22" end="22" access="r"/>
			<bitfield name="IRQF3" start="23" end="23" access="r"/>
		</sfrtype>
		<sfr name="FADC_CRSR" address="0xf0100410" sfrtype="FADC_CRSR_type" description="Conversion Request Status Register "/>
		<sfrtype name="FADC_FCR0_type">
			<bitfield name="ADDL" start="0" end="2" access="rw"/>
			<bitfield name="MAVL" start="4" end="5" access="rw"/>
			<bitfield name="INSEL" start="8" end="10" access="rw"/>
			<bitfield name="INP" start="12" end="13" access="rw"/>
			<bitfield name="IEN" start="15" end="15" access="rw"/>
		</sfrtype>
		<sfr name="FADC_FCR0" address="0xf0100460" sfrtype="FADC_FCR0_type" description="Filter 0 Control Register "/>
		<sfr name="FADC_FCR1" address="0xf0100480" sfrtype="FADC_FCR0_type" description="Filter 1 Control Register "/>
		<sfr name="FADC_FCR2" address="0xf01004a0" sfrtype="FADC_FCR0_type" description="Filter 2 Control Register "/>
		<sfr name="FADC_FCR3" address="0xf01004c0" sfrtype="FADC_FCR0_type" description="Filter 3 Control Register "/>
		<sfrtype name="FADC_FDR_type">
			<bitfield name="STEP" start="0" end="9" access="rw"/>
			<bitfield name="SM" start="11" end="11" access="rw"/>
			<bitfield name="SC" start="12" end="13" access="rw"/>
			<bitfield name="DM" start="14" end="15" access="rw"/>
			<bitfield name="RESULT" start="16" end="25" access="r"/>
			<bitfield name="SUSACK" start="28" end="28" access="r"/>
			<bitfield name="SUSREQ" start="29" end="29" access="r"/>
			<bitfield name="ENHW" start="30" end="30" access="rw"/>
			<bitfield name="DISCLK" start="31" end="31" access="rw"/>
		</sfrtype>
		<sfr name="FADC_FDR" address="0xf010040c" sfrtype="FADC_FDR_type" description="Fractional Divider Register "/>
		<sfrtype name="FADC_FMR_type">
			<bitfield name="RCRF0" start="0" end="0" access="w"/>
			<bitfield name="RCRF1" start="1" end="1" access="w"/>
			<bitfield name="RCRF2" start="2" end="2" access="w"/>
			<bitfield name="RCRF3" start="3" end="3" access="w"/>
			<bitfield name="SCRF0" start="8" end="8" access="w"/>
			<bitfield name="SCRF1" start="9" end="9" access="w"/>
			<bitfield name="SCRF2" start="10" end="10" access="w"/>
			<bitfield name="SCRF3" start="11" end="11" access="w"/>
			<bitfield name="RIRQ0" start="16" end="16" access="w"/>
			<bitfield name="RIRQ1" start="17" end="17" access="w"/>
			<bitfield name="RIRQ2" start="18" end="18" access="w"/>
			<bitfield name="RIRQ3" start="19" end="19" access="w"/>
			<bitfield name="RIRQF0" start="20" end="20" access="w"/>
			<bitfield name="RIRQF1" start="21" end="21" access="w"/>
			<bitfield name="RIRQF2" start="22" end="22" access="w"/>
			<bitfield name="RIRQF3" start="23" end="23" access="w"/>
			<bitfield name="SIRQ0" start="24" end="24" access="w"/>
			<bitfield name="SIRQ1" start="25" end="25" access="w"/>
			<bitfield name="SIRQ2" start="26" end="26" access="w"/>
			<bitfield name="SIRQ3" start="27" end="27" access="w"/>
			<bitfield name="SIRQF0" start="28" end="28" access="w"/>
			<bitfield name="SIRQF1" start="29" end="29" access="w"/>
			<bitfield name="SIRQF2" start="30" end="30" access="w"/>
			<bitfield name="SIRQF3" start="31" end="31" access="w"/>
		</sfrtype>
		<sfr name="FADC_FMR" address="0xf0100414" sfrtype="FADC_FMR_type" description="Flag Modification Register "/>
		<sfrtype name="FADC_FRR0_type">
			<bitfield name="FR" start="0" end="14" access="r"/>
		</sfrtype>
		<sfr name="FADC_FRR0" address="0xf0100474" sfrtype="FADC_FRR0_type" description="Filter 0 Final Result Register "/>
		<sfrtype name="FADC_FRR1_type">
			<bitfield name="FR" start="0" end="19" access="r"/>
		</sfrtype>
		<sfr name="FADC_FRR1" address="0xf0100494" sfrtype="FADC_FRR1_type" description="Filter 1 Final Result Register "/>
		<sfr name="FADC_FRR2" address="0xf01004b4" sfrtype="FADC_FRR0_type" description="Filter 2 Final Result Register "/>
		<sfr name="FADC_FRR3" address="0xf01004d4" sfrtype="FADC_FRR1_type" description="Filter 3 Final Result Register "/>
		<sfrtype name="FADC_GCR_type">
			<bitfield name="RCT0" start="0" end="0" access="w"/>
			<bitfield name="RCT1" start="1" end="1" access="w"/>
			<bitfield name="RCT2" start="2" end="2" access="w"/>
			<bitfield name="RCT3" start="3" end="3" access="w"/>
			<bitfield name="RCD" start="8" end="8" access="w"/>
			<bitfield name="RSTF0" start="9" end="9" access="w"/>
			<bitfield name="RSTF1" start="10" end="10" access="w"/>
			<bitfield name="RSTF2" start="11" end="11" access="w"/>
			<bitfield name="RSTF3" start="12" end="12" access="w"/>
			<bitfield name="CRPRIO" start="16" end="17" access="rw"/>
			<bitfield name="DPAEN" start="18" end="18" access="rw"/>
			<bitfield name="RESWEN" start="19" end="19" access="rw"/>
			<bitfield name="MUXTM" start="20" end="20" access="rw"/>
			<bitfield name="ANON" start="21" end="21" access="rw"/>
			<bitfield name="CALMODE" start="24" end="25" access="rw"/>
			<bitfield name="CALCH" start="26" end="27" access="rw"/>
		</sfrtype>
		<sfr name="FADC_GCR" address="0xf010041c" sfrtype="FADC_GCR_type" description="Global Control Register "/>
		<sfrtype name="FADC_IRR10_type">
			<bitfield name="IR" start="0" end="12" access="r"/>
		</sfrtype>
		<sfr name="FADC_IRR10" address="0xf0100468" sfrtype="FADC_IRR10_type" description="Filter 0 Intermediate Result Register 1 "/>
		<sfrtype name="FADC_IRR11_type">
			<bitfield name="IR" start="0" end="17" access="r"/>
		</sfrtype>
		<sfr name="FADC_IRR11" address="0xf0100488" sfrtype="FADC_IRR11_type" description="Filter 1 Intermediate Result Register 1 "/>
		<sfr name="FADC_IRR12" address="0xf01004a8" sfrtype="FADC_IRR10_type" description="Filter 2 Intermediate Result Register 1 "/>
		<sfr name="FADC_IRR13" address="0xf01004c8" sfrtype="FADC_IRR11_type" description="Filter 3 Intermediate Result Register 1 "/>
		<sfr name="FADC_IRR20" address="0xf010046c" sfrtype="FADC_IRR10_type" description="Filter 0 Intermediate Result Register 2 "/>
		<sfr name="FADC_IRR22" address="0xf01004ac" sfrtype="FADC_IRR10_type" description="Filter 2 Intermediate Result Register 2 "/>
		<sfr name="FADC_IRR30" address="0xf0100470" sfrtype="FADC_IRR10_type" description="Filter 0 Intermediate Result Register 3 "/>
		<sfr name="FADC_IRR32" address="0xf01004b0" sfrtype="FADC_IRR10_type" description="Filter 2 Intermediate Result Register 3 "/>
		<sfrtype name="FADC_NCTR_type">
			<bitfield name="EN01" start="1" end="1" access="rw"/>
			<bitfield name="EN02" start="2" end="2" access="rw"/>
			<bitfield name="EN03" start="3" end="3" access="rw"/>
			<bitfield name="EN10" start="8" end="8" access="rw"/>
			<bitfield name="EN12" start="10" end="10" access="rw"/>
			<bitfield name="EN13" start="11" end="11" access="rw"/>
			<bitfield name="EN20" start="16" end="16" access="rw"/>
			<bitfield name="EN21" start="17" end="17" access="rw"/>
			<bitfield name="EN23" start="19" end="19" access="rw"/>
			<bitfield name="EN30" start="24" end="24" access="rw"/>
			<bitfield name="EN31" start="25" end="25" access="rw"/>
			<bitfield name="EN32" start="26" end="26" access="rw"/>
		</sfrtype>
		<sfr name="FADC_NCTR" address="0xf0100418" sfrtype="FADC_NCTR_type" description="Neighbor Channel Trigger Register "/>
		<sfrtype name="FADC_RCH0_type">
			<bitfield name="ADRES" start="0" end="9" access="rw"/>
		</sfrtype>
		<sfr name="FADC_RCH0" address="0xf0100440" sfrtype="FADC_RCH0_type" description="Channel 0 Conversion Result Register "/>
		<sfr name="FADC_RCH1" address="0xf0100444" sfrtype="FADC_RCH0_type" description="Channel 1 Conversion Result Register "/>
		<sfr name="FADC_RCH2" address="0xf0100448" sfrtype="FADC_RCH0_type" description="Channel 2 Conversion Result Register "/>
		<sfr name="FADC_RCH3" address="0xf010044c" sfrtype="FADC_RCH0_type" description="Channel 3 Conversion Result Register "/>
		<sfr name="FADC_SFRR1" address="0xf0100498" sfrtype="FADC_FRR0_type" description="Filter 1 Shifted Final Result Register "/>
		<sfr name="FADC_SFRR3" address="0xf01004d8" sfrtype="FADC_FRR0_type" description="Filter 3 Shifted Final Result Register "/>
		<sfrtype name="FADC_SRC0_type">
			<bitfield name="SRPN" start="0" end="7" access="rw"/>
			<bitfield name="TOS" start="10" end="10" access="rw"/>
			<bitfield name="SRE" start="12" end="12" access="rw"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14" access="w"/>
			<bitfield name="SETR" start="15" end="15" access="w"/>
		</sfrtype>
		<sfr name="FADC_SRC0" address="0xf01004fc" sfrtype="FADC_SRC0_type" description="Service Request Control Register 0 "/>
		<sfr name="FADC_SRC1" address="0xf01004f8" sfrtype="FADC_SRC0_type" description="Service Request Control Register 1 "/>
		<sfr name="FADC_SRC2" address="0xf01004f4" sfrtype="FADC_SRC0_type" description="Service Request Control Register 2 "/>
		<sfr name="FADC_SRC3" address="0xf01004f0" sfrtype="FADC_SRC0_type" description="Service Request Control Register 3 "/>
	</group>
	<group name="EBU">
		<sfrtype name="EBU_ADDRSEL0_type">
			<bitfield name="REGENAB" start="0" end="0" access="rw" qualify="__sfrbit32" description="Memory Region Enable">
				<value value="0" description="OFF"/>
				<value value="1" description="ON"/>
                        </bitfield>
			<bitfield name="ALTENAB" start="1" end="1" access="rw" qualify="__sfrbit32" description="Alternate Segment Comparison Enable">
				<value value="0" description="OFF"/>
				<value value="1" description="ON"/>
			</bitfield>
			<bitfield name="WPROT" start="2" end="2" access="rw" qualify="__sfrbit32" description="Memory Region Write Protect">
				<value value="0" description="OFF"/>
				<value value="1" description="ON"/>
			</bitfield>
			<bitfield name="RES" start="3" end="3" access="r" qualify="__sfrbit32" description="Reserved"/>
			<bitfield name="MASK" start="4" end="7" access="rw" qualify="__sfrbit32" description="Address Mask"/>
			<bitfield name="ALTSEG" start="8" end="11" access="rw" qualify="__sfrbit32" description="Alternate Segment"/>
			<bitfield name="BASE" start="12" end="31" access="rw" qualify="__sfrbit32" description="Base Address"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL0" address="0xf8000018" sfrtype="EBU_ADDRSEL0_type" description="EBU Address Select Register 0 "/>
		<sfr name="EBU_ADDRSEL1" address="0xf800001c" sfrtype="EBU_ADDRSEL0_type" description="EBU Address Select Register 1 "/>
		<sfr name="EBU_ADDRSEL2" address="0xf8000020" sfrtype="EBU_ADDRSEL0_type" description="EBU Address Select Register 2 "/>
		<sfr name="EBU_ADDRSEL3" address="0xf8000024" sfrtype="EBU_ADDRSEL0_type" description="EBU Address Select Register 3 "/>
		<sfrtype name="EBU_BUSRAP0_type">
			<bitfield name="RDDTACS" start="0" end="3" access="rw" qualify="__sfrbit32"/>
			<bitfield name="RDRECOVC" start="4" end="6" access="rw" qualify="__sfrbit32"/>
			<bitfield name="WAITRDC" start="7" end="11" access="rw" qualify="__sfrbit32"/>
			<bitfield name="DATAC" start="12" end="15" access="rw" qualify="__sfrbit32"/>
			<bitfield name="EXTCLOCK" start="16" end="17" access="rw" qualify="__sfrbit32"/>
			<bitfield name="EXTDATA" start="18" end="19" access="rw" qualify="__sfrbit32"/>
			<bitfield name="CMDDELAY" start="20" end="23" access="rw" qualify="__sfrbit32"/>
			<bitfield name="AHOLDC" start="24" end="27" access="rw" qualify="__sfrbit32"/>
			<bitfield name="ADDRC" start="28" end="31" access="rw" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_BUSRAP0" address="0xf800002c" sfrtype="EBU_BUSRAP0_type" description="EBU Bus Read Access Parameter Register "/>
		<sfr name="EBU_BUSRAP1" address="0xf800003c" sfrtype="EBU_BUSRAP0_type" description="EBU Bus Read Access Parameter Register "/>
		<sfr name="EBU_BUSRAP2" address="0xf800004c" sfrtype="EBU_BUSRAP0_type" description="EBU Bus Read Access Parameter Register "/>
		<sfr name="EBU_BUSRAP3" address="0xf800005c" sfrtype="EBU_BUSRAP0_type" description="EBU Bus Read Access Parameter Register "/>
		<sfrtype name="EBU_BUSRCON0_type">
			<bitfield name="FETBLEN" start="0" end="2" access="rw" qualify="__sfrbit32"/>
			<bitfield name="FBBMSEL" start="3" end="3" access="rw" qualify="__sfrbit32"/>
			<bitfield name="BFSSS" start="4" end="4" access="rw" qualify="__sfrbit32"/>
			<bitfield name="FDBKEN" start="5" end="5" access="rw" qualify="__sfrbit32"/>
			<bitfield name="BFCMSEL" start="6" end="6" access="rw" qualify="__sfrbit32"/>
			<bitfield name="NAA" start="7" end="7" access="rw" qualify="__sfrbit32"/>
			<bitfield name="RES" start="8" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="ECSE" start="16" end="16" access="rw" qualify="__sfrbit32"/>
			<bitfield name="EBSE" start="17" end="17" access="rw" qualify="__sfrbit32"/>
			<bitfield name="DBA" start="18" end="18" access="rw" qualify="__sfrbit32"/>
			<bitfield name="WAITINV" start="19" end="19" access="rw" qualify="__sfrbit32"/>
			<bitfield name="BCGEN" start="20" end="21" access="rw" qualify="__sfrbit32"/>
			<bitfield name="PORTW" start="22" end="23" access="rw" qualify="__sfrbit32"/>
			<bitfield name="WAIT" start="24" end="25" access="rw" qualify="__sfrbit32"/>
			<bitfield name="AAP" start="26" end="26" access="rw" qualify="__sfrbit32"/>
			<bitfield name="RES1" start="27" end="27" access="r" qualify="__sfrbit32"/>
			<bitfield name="AGEN" start="28" end="31" access="rw" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_BUSRCON0" address="0xf8000028" sfrtype="EBU_BUSRCON0_type" description="EBU Bus Configuration Register "/>
		<sfr name="EBU_BUSRCON1" address="0xf8000038" sfrtype="EBU_BUSRCON0_type" description="EBU Bus Configuration Register "/>
		<sfr name="EBU_BUSRCON2" address="0xf8000048" sfrtype="EBU_BUSRCON0_type" description="EBU Bus Configuration Register "/>
		<sfr name="EBU_BUSRCON3" address="0xf8000058" sfrtype="EBU_BUSRCON0_type" description="EBU Bus Configuration Register "/>
		<sfrtype name="EBU_BUSWAP0_type">
			<bitfield name="WRDTACS" start="0" end="3" access="rw" qualify="__sfrbit32"/>
			<bitfield name="WRRECOVC" start="4" end="6" access="rw" qualify="__sfrbit32"/>
			<bitfield name="WAITWRC" start="7" end="11" access="rw" qualify="__sfrbit32"/>
			<bitfield name="DATAC" start="12" end="15" access="rw" qualify="__sfrbit32"/>
			<bitfield name="EXTCLOCK" start="16" end="17" access="rw" qualify="__sfrbit32"/>
			<bitfield name="EXTDATA" start="18" end="19" access="rw" qualify="__sfrbit32"/>
			<bitfield name="CMDDELAY" start="20" end="23" access="rw" qualify="__sfrbit32"/>
			<bitfield name="AHOLDC" start="24" end="27" access="rw" qualify="__sfrbit32"/>
			<bitfield name="ADDRC" start="28" end="31" access="rw" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_BUSWAP0" address="0xf8000034" sfrtype="EBU_BUSWAP0_type" description="EBU Bus Write Access Parameter Register "/>
		<sfr name="EBU_BUSWAP1" address="0xf8000044" sfrtype="EBU_BUSWAP0_type" description="EBU Bus Write Access Parameter Register "/>
		<sfr name="EBU_BUSWAP2" address="0xf8000054" sfrtype="EBU_BUSWAP0_type" description="EBU Bus Write Access Parameter Register "/>
		<sfr name="EBU_BUSWAP3" address="0xf8000064" sfrtype="EBU_BUSWAP0_type" description="EBU Bus Write Access Parameter Register "/>
		<sfrtype name="EBU_BUSWCON0_type">
			<bitfield name="FETBLEN" start="0" end="2" access="rw" qualify="__sfrbit32"/>
			<bitfield name="FBBMSEL" start="3" end="3" access="rw" qualify="__sfrbit32"/>
			<bitfield name="RES" start="4" end="6" access="r" qualify="__sfrbit32"/>
			<bitfield name="NAA" start="7" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="RES1" start="8" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="ECSE" start="16" end="16" access="rw" qualify="__sfrbit32"/>
			<bitfield name="EBSE" start="17" end="17" access="rw" qualify="__sfrbit32"/>
			<bitfield name="RES2" start="18" end="18" access="r" qualify="__sfrbit32"/>
			<bitfield name="WAITINV" start="19" end="19" access="rw" qualify="__sfrbit32"/>
			<bitfield name="BCGEN" start="20" end="21" access="rw" qualify="__sfrbit32"/>
			<bitfield name="PORTW" start="22" end="23" access="r" qualify="__sfrbit32"/>
			<bitfield name="WAIT" start="24" end="25" access="rw" qualify="__sfrbit32"/>
			<bitfield name="AAP" start="26" end="26" access="rw" qualify="__sfrbit32"/>
			<bitfield name="LOCKCS" start="27" end="27" access="rw" qualify="__sfrbit32"/>
			<bitfield name="AGEN" start="28" end="31" access="rw" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_BUSWCON0" address="0xf8000030" sfrtype="EBU_BUSWCON0_type" description="EBU Bus Write Configuration Register "/>
		<sfr name="EBU_BUSWCON1" address="0xf8000040" sfrtype="EBU_BUSWCON0_type" description="EBU Bus Write Configuration Register "/>
		<sfr name="EBU_BUSWCON2" address="0xf8000050" sfrtype="EBU_BUSWCON0_type" description="EBU Bus Write Configuration Register "/>
		<sfr name="EBU_BUSWCON3" address="0xf8000060" sfrtype="EBU_BUSWCON0_type" description="EBU Bus Write Configuration Register "/>
		<sfrtype name="EBU_CLC_type">
			<bitfield name="DISR" start="0" end="0" access="rw" qualify="__sfrbit32" description="EBU Disable Request Bit">
				<value value="0" description="Disable not requested"/>
				<value value="1" description="Disable requested"/>
			</bitfield>
			<bitfield name="DISS" start="1" end="1" access="r" qualify="__sfrbit32" description="EBU Disable Status Bit">
				<value value="0" description="EBU enabled"/>
				<value value="1" description="EBU disabled"/>
			</bitfield>
			<bitfield name="EPE" start="8" end="8" access="rw" qualify="__sfrbit32" description="Endinit Protection Enable">
				<value value="0" description="Disable"/>
				<value value="1" description="Enable"/>
			</bitfield>
			<bitfield name="RES" start="9" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="SYNC" start="16" end="16" access="rw" qualify="__sfrbit32" description="EBU Clocking Mode"/>
			<bitfield name="DDR" start="17" end="17" access="rw" qualify="__sfrbit32" description="DDR Clocking Mode"/>
			<bitfield name="EBUDIV" start="18" end="19" access="rw" qualify="__sfrbit32" description="EBU Clock Divide Ratio">
				<value value="0" description="No divide"/>
				<value value="1" description="Divide by 2"/>
				<value value="2" description="Divide by 3"/>
				<value value="3" description="Divide by 4"/>
			</bitfield>
			<bitfield name="SYNCACK" start="20" end="20" access="r" qualify="__sfrbit32" description="EBU Clocking Mode Status"/>
			<bitfield name="DDRACK" start="21" end="21" access="r" qualify="__sfrbit32" description="DDR Clocking Mode Status"/>
			<bitfield name="EBUDIVACK" start="22" end="23" access="r" qualify="__sfrbit32" description="EBU Clock Divide Ratio Status">
				<value value="0" description="No divide"/>
				<value value="1" description="Divide by 2"/>
				<value value="2" description="Divide by 3"/>
				<value value="3" description="Divide by 4"/>
			</bitfield>
			<bitfield name="RES1" start="24" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_CLC" address="0xf8000000" sfrtype="EBU_CLC_type" description="EBU Clock Control Register "/>
		<sfrtype name="EBU_EXTBOOT_type">
			<bitfield name="CFGEND" start="0" end="0" access="r" qualify="__sfrbit32"/>
			<bitfield name="CFGERR" start="1" end="1" access="r" qualify="__sfrbit32"/>
			<bitfield name="RES" start="2" end="30" access="r" qualify="__sfrbit32"/>
			<bitfield name="EBUCFG" start="31" end="31" access="w" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_EXTBOOT" address="0xf8000010" sfrtype="EBU_EXTBOOT_type" description="EBU External Boot Configuration Register "/>
		<sfrtype name="EBU_MODCON_type">
			<bitfield name="STS" start="0" end="0" access="r" qualify="__sfrbit32"/>
			<bitfield name="LCKABRT" start="1" end="1" access="rw" qualify="__sfrbit32"/>
			<bitfield name="RES" start="2" end="3" access="r" qualify="__sfrbit32"/>
			<bitfield name="EXTLOCK" start="4" end="4" access="rw" qualify="__sfrbit32"/>
			<bitfield name="ARBSYNC" start="5" end="5" access="rw" qualify="__sfrbit32"/>
			<bitfield name="ARBMODE" start="6" end="7" access="rw" qualify="__sfrbit32"/>
			<bitfield name="TIMEOUTC" start="8" end="15" access="rw" qualify="__sfrbit32"/>
			<bitfield name="LOCK_TIMEOUT" start="16" end="23" access="rw" qualify="__sfrbit32"/>
			<bitfield name="RES1" start="24" end="30" access="r" qualify="__sfrbit32"/>
			<bitfield name="ALE" start="31" end="31" access="rw" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_MODCON" address="0xf8000004" sfrtype="EBU_MODCON_type" description="EBU Configuration Register "/>
		<sfrtype name="EBU_USERCON_type">
			<bitfield name="DIP" start="0" end="0" access="rw" qualify="__sfrbit32"/>
			<bitfield name="RES" start="1" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_USERCON" address="0xf800000c" sfrtype="EBU_USERCON_type" description="EBU Test/Control Configuration Register "/>
		<alias name="EBU_BOOTCFG" definition="EBU_EXTBOOT"/>
	</group>
</sfrfile>
