

================================================================
== Vivado HLS Report for 'workload'
================================================================
* Date:           Wed Apr 15 21:17:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BUG3
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     9.254|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_aes256_encrypt_ecb_fu_206  |aes256_encrypt_ecb  |   46|   46|   46|   46|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- major_loop     |   66|   66|        66|          -|          -|     1|    no    |
        | + major_loop.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + major_loop.2  |    4|    4|         1|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|    68|
|FIFO             |        -|      -|      -|     -|
|Instance         |        2|      -|    109|   568|
|Memory           |        0|      -|      2|     1|
|Multiplexer      |        -|      -|      -|   110|
|Register         |        -|      -|    100|     -|
+-----------------+---------+-------+-------+------+
|Total            |        2|      0|    211|   747|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        5|      0|      1|     9|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------+---------+-------+-----+-----+
    |            Instance           |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------+---------+-------+-----+-----+
    |grp_aes256_encrypt_ecb_fu_206  |aes256_encrypt_ecb     |        2|      0|  109|  547|
    |aqed_top_mux_42_8_1_1_U22      |aqed_top_mux_42_8_1_1  |        0|      0|    0|   21|
    +-------------------------------+-----------------------+---------+-------+-----+-----+
    |Total                          |                       |        2|      0|  109|  568|
    +-------------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |local_key_0_U  |workload_local_key_0  |        0|  2|   1|    32|    1|     1|           32|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        0|  2|   1|    32|    1|     1|           32|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |k_2_fu_224_p2        |     +    |      0|  0|  12|           3|           1|
    |k_3_fu_272_p2        |     +    |      0|  0|  12|           3|           1|
    |sum2_fu_305_p2       |     +    |      0|  0|  13|           4|           4|
    |sum_fu_238_p2        |     +    |      0|  0|  13|           4|           4|
    |exitcond1_fu_266_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond5_fu_218_p2  |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  68|          20|          18|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  41|          8|    1|          8|
    |buf_0_0_1_be_reg_177  |   9|          2|    8|         16|
    |buf_0_0_1_reg_137     |   9|          2|    8|         16|
    |buf_0_1_1_be_reg_159  |   9|          2|    8|         16|
    |buf_0_1_1_reg_126     |   9|          2|    8|         16|
    |data_address0         |  15|          3|    4|         12|
    |k_1_reg_195           |   9|          2|    3|          6|
    |k_reg_148             |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 110|         23|   43|         96|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  7|   0|    7|          0|
    |buf_0_0_1_be_reg_177                        |  8|   0|    8|          0|
    |buf_0_0_1_reg_137                           |  8|   0|    8|          0|
    |buf_0_0_2_reg_356                           |  8|   0|    8|          0|
    |buf_0_0_reg_101                             |  8|   0|    8|          0|
    |buf_0_1_1_be_reg_159                        |  8|   0|    8|          0|
    |buf_0_1_1_reg_126                           |  8|   0|    8|          0|
    |buf_0_1_2_reg_362                           |  8|   0|    8|          0|
    |buf_0_1_reg_89                              |  8|   0|    8|          0|
    |buf_0_3_1_fu_58                             |  8|   0|    8|          0|
    |buf_0_3_fu_54                               |  8|   0|    8|          0|
    |grp_aes256_encrypt_ecb_fu_206_ap_start_reg  |  1|   0|    1|          0|
    |i_2_reg_113                                 |  1|   0|    1|          0|
    |k_1_reg_195                                 |  3|   0|    3|          0|
    |k_2_reg_336                                 |  3|   0|    3|          0|
    |k_reg_148                                   |  3|   0|    3|          0|
    |tmp_reg_341                                 |  2|   0|    2|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |100|   0|  100|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_done        | out |    1| ap_ctrl_hs |   workload   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   workload   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   workload   | return value |
|data_address0  | out |    4|  ap_memory |     data     |     array    |
|data_ce0       | out |    1|  ap_memory |     data     |     array    |
|data_we0       | out |    1|  ap_memory |     data     |     array    |
|data_d0        | out |    8|  ap_memory |     data     |     array    |
|data_q0        |  in |    8|  ap_memory |     data     |     array    |
|data_offset    |  in |    4|   ap_none  |  data_offset |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!i_2)
3 --> 
	4  / (!exitcond5)
	6  / (exitcond5)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	7  / (!exitcond1)
	2  / (exitcond1)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%buf_0_3 = alloca i8"   --->   Operation 8 'alloca' 'buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%buf_0_3_1 = alloca i8"   --->   Operation 9 'alloca' 'buf_0_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_offset)" [buf4bug3.cpp:238]   --->   Operation 10 'read' 'data_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.66ns)   --->   "br label %0" [buf4bug3.cpp:270]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%buf_0_1 = phi i8 [ undef, %.preheader.preheader ], [ %buf_0_1_2, %4 ]"   --->   Operation 12 'phi' 'buf_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%buf_0_0 = phi i8 [ undef, %.preheader.preheader ], [ %buf_0_0_2, %4 ]"   --->   Operation 13 'phi' 'buf_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = phi i1 [ false, %.preheader.preheader ], [ true, %4 ]"   --->   Operation 14 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %i_2, label %7, label %1" [buf4bug3.cpp:270]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [buf4bug3.cpp:270]   --->   Operation 17 'specloopname' <Predicate = (!i_2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [buf4bug3.cpp:271]   --->   Operation 18 'specregionbegin' 'tmp_2' <Predicate = (!i_2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.66ns)   --->   "br label %branch2" [buf4bug3.cpp:272]   --->   Operation 19 'br' <Predicate = (!i_2)> <Delay = 1.66>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [buf4bug3.cpp:292]   --->   Operation 20 'ret' <Predicate = (i_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.92>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%buf_0_1_1 = phi i8 [ %buf_0_1, %1 ], [ %buf_0_1_1_be, %branch2.backedge ]" [buf4bug3.cpp:235->buf4bug3.cpp:281]   --->   Operation 21 'phi' 'buf_0_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%buf_0_0_1 = phi i8 [ %buf_0_0, %1 ], [ %buf_0_0_1_be, %branch2.backedge ]" [buf4bug3.cpp:235->buf4bug3.cpp:281]   --->   Operation 22 'phi' 'buf_0_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %1 ], [ %k_2, %branch2.backedge ]" [buf4bug3.cpp:272]   --->   Operation 23 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.18ns)   --->   "%exitcond5 = icmp eq i3 %k, -4" [buf4bug3.cpp:272]   --->   Operation 24 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 25 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.68ns)   --->   "%k_2 = add i3 %k, 1" [buf4bug3.cpp:272]   --->   Operation 26 'add' 'k_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %2, label %3" [buf4bug3.cpp:272]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = trunc i3 %k to i2" [buf4bug3.cpp:274]   --->   Operation 28 'trunc' 'tmp' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %tmp to i4" [buf4bug3.cpp:274]   --->   Operation 29 'zext' 'tmp_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.77ns)   --->   "%sum = add i4 %data_offset_read, %tmp_cast" [buf4bug3.cpp:274]   --->   Operation 30 'add' 'sum' <Predicate = (!exitcond5)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sum_cast = zext i4 %sum to i64" [buf4bug3.cpp:274]   --->   Operation 31 'zext' 'sum_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [16 x i8]* %data, i64 0, i64 %sum_cast" [buf4bug3.cpp:274]   --->   Operation 32 'getelementptr' 'data_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.15ns)   --->   "%buf_0_0_4 = load i8* %data_addr, align 1" [buf4bug3.cpp:274]   --->   Operation 33 'load' 'buf_0_0_4' <Predicate = (!exitcond5)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i1]* @local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4bug3.cpp:235->buf4bug3.cpp:281]   --->   Operation 34 'call' 'call_ret' <Predicate = (exitcond5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 35 [1/2] (2.15ns)   --->   "%buf_0_0_4 = load i8* %data_addr, align 1" [buf4bug3.cpp:274]   --->   Operation 35 'load' 'buf_0_0_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_4 : Operation 36 [1/1] (1.66ns)   --->   "switch i2 %tmp, label %branch3 [
    i2 0, label %branch2.backedge
    i2 1, label %branch1
    i2 -2, label %.branch2.backedge_crit_edge
  ]" [buf4bug3.cpp:274]   --->   Operation 36 'switch' <Predicate = true> <Delay = 1.66>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "store i8 %buf_0_0_4, i8* %buf_0_3" [buf4bug3.cpp:274]   --->   Operation 37 'store' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.66ns)   --->   "br label %branch2.backedge" [buf4bug3.cpp:274]   --->   Operation 38 'br' <Predicate = (tmp == 2)> <Delay = 1.66>
ST_4 : Operation 39 [1/1] (1.66ns)   --->   "br label %branch2.backedge" [buf4bug3.cpp:274]   --->   Operation 39 'br' <Predicate = (tmp == 1)> <Delay = 1.66>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "store i8 %buf_0_0_4, i8* %buf_0_3_1" [buf4bug3.cpp:274]   --->   Operation 40 'store' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.66ns)   --->   "br label %branch2.backedge" [buf4bug3.cpp:274]   --->   Operation 41 'br' <Predicate = (tmp == 3)> <Delay = 1.66>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%buf_0_1_1_be = phi i8 [ %buf_0_1_1, %branch3 ], [ %buf_0_1_1, %.branch2.backedge_crit_edge ], [ %buf_0_0_4, %branch1 ], [ %buf_0_1_1, %3 ]"   --->   Operation 42 'phi' 'buf_0_1_1_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%buf_0_0_1_be = phi i8 [ %buf_0_0_1, %branch3 ], [ %buf_0_0_1, %.branch2.backedge_crit_edge ], [ %buf_0_0_1, %branch1 ], [ %buf_0_0_4, %3 ]"   --->   Operation 43 'phi' 'buf_0_0_1_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %branch2"   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.66>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_2)" [buf4bug3.cpp:278]   --->   Operation 45 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i1]* @local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4bug3.cpp:235->buf4bug3.cpp:281]   --->   Operation 46 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%buf_0_0_2 = extractvalue { i8, i8 } %call_ret, 0" [buf4bug3.cpp:235->buf4bug3.cpp:281]   --->   Operation 47 'extractvalue' 'buf_0_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%buf_0_1_2 = extractvalue { i8, i8 } %call_ret, 1" [buf4bug3.cpp:235->buf4bug3.cpp:281]   --->   Operation 48 'extractvalue' 'buf_0_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [buf4bug3.cpp:283]   --->   Operation 49 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.66ns)   --->   "br label %5" [buf4bug3.cpp:284]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 4> <Delay = 4.12>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ 0, %2 ], [ %k_3, %6 ]" [buf4bug3.cpp:284]   --->   Operation 51 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %k_1, -4" [buf4bug3.cpp:284]   --->   Operation 52 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 53 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (1.68ns)   --->   "%k_3 = add i3 %k_1, 1" [buf4bug3.cpp:284]   --->   Operation 54 'add' 'k_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %6" [buf4bug3.cpp:284]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%buf_0_3_load = load i8* %buf_0_3" [buf4bug3.cpp:286]   --->   Operation 56 'load' 'buf_0_3_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%buf_0_3_1_load = load i8* %buf_0_3_1" [buf4bug3.cpp:286]   --->   Operation 57 'load' 'buf_0_3_1_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i3 %k_1 to i2" [buf4bug3.cpp:286]   --->   Operation 58 'trunc' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.96ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %buf_0_0_2, i8 %buf_0_1_2, i8 %buf_0_3_load, i8 %buf_0_3_1_load, i2 %tmp_4)" [buf4bug3.cpp:286]   --->   Operation 59 'mux' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 1.96> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i2 %tmp_4 to i4" [buf4bug3.cpp:286]   --->   Operation 60 'zext' 'tmp5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.77ns)   --->   "%sum2 = add i4 %data_offset_read, %tmp5_cast" [buf4bug3.cpp:286]   --->   Operation 61 'add' 'sum2' <Predicate = (!exitcond1)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%sum2_cast = zext i4 %sum2 to i64" [buf4bug3.cpp:286]   --->   Operation 62 'zext' 'sum2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [16 x i8]* %data, i64 0, i64 %sum2_cast" [buf4bug3.cpp:286]   --->   Operation 63 'getelementptr' 'data_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.15ns)   --->   "store i8 %tmp_1, i8* %data_addr_1, align 1" [buf4bug3.cpp:286]   --->   Operation 64 'store' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br label %5" [buf4bug3.cpp:284]   --->   Operation 65 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_3)" [buf4bug3.cpp:290]   --->   Operation 66 'specregionend' 'empty_7' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %0" [buf4bug3.cpp:270]   --->   Operation 67 'br' <Predicate = (exitcond1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ local_key_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_0_3          (alloca           ) [ 00111111]
buf_0_3_1        (alloca           ) [ 00111111]
data_offset_read (read             ) [ 00111111]
StgValue_11      (br               ) [ 01111111]
buf_0_1          (phi              ) [ 00111100]
buf_0_0          (phi              ) [ 00111100]
i_2              (phi              ) [ 00111111]
empty            (speclooptripcount) [ 00000000]
StgValue_16      (br               ) [ 00000000]
StgValue_17      (specloopname     ) [ 00000000]
tmp_2            (specregionbegin  ) [ 00011110]
StgValue_19      (br               ) [ 00111111]
StgValue_20      (ret              ) [ 00000000]
buf_0_1_1        (phi              ) [ 00011110]
buf_0_0_1        (phi              ) [ 00011110]
k                (phi              ) [ 00010000]
exitcond5        (icmp             ) [ 00111111]
empty_6          (speclooptripcount) [ 00000000]
k_2              (add              ) [ 00111111]
StgValue_27      (br               ) [ 00000000]
tmp              (trunc            ) [ 00001000]
tmp_cast         (zext             ) [ 00000000]
sum              (add              ) [ 00000000]
sum_cast         (zext             ) [ 00000000]
data_addr        (getelementptr    ) [ 00001000]
buf_0_0_4        (load             ) [ 00111111]
StgValue_36      (switch           ) [ 00111111]
StgValue_37      (store            ) [ 00000000]
StgValue_38      (br               ) [ 00111111]
StgValue_39      (br               ) [ 00111111]
StgValue_40      (store            ) [ 00000000]
StgValue_41      (br               ) [ 00111111]
buf_0_1_1_be     (phi              ) [ 00110111]
buf_0_0_1_be     (phi              ) [ 00110111]
StgValue_44      (br               ) [ 00111111]
empty_5          (specregionend    ) [ 00000000]
call_ret         (call             ) [ 00000000]
buf_0_0_2        (extractvalue     ) [ 01100001]
buf_0_1_2        (extractvalue     ) [ 01100001]
tmp_3            (specregionbegin  ) [ 00000001]
StgValue_50      (br               ) [ 00111111]
k_1              (phi              ) [ 00000001]
exitcond1        (icmp             ) [ 00111111]
empty_8          (speclooptripcount) [ 00000000]
k_3              (add              ) [ 00111111]
StgValue_55      (br               ) [ 00000000]
buf_0_3_load     (load             ) [ 00000000]
buf_0_3_1_load   (load             ) [ 00000000]
tmp_4            (trunc            ) [ 00000000]
tmp_1            (mux              ) [ 00000000]
tmp5_cast        (zext             ) [ 00000000]
sum2             (add              ) [ 00000000]
sum2_cast        (zext             ) [ 00000000]
data_addr_1      (getelementptr    ) [ 00000000]
StgValue_64      (store            ) [ 00000000]
StgValue_65      (br               ) [ 00111111]
empty_7          (specregionend    ) [ 00000000]
StgValue_67      (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_key_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_key_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes256_encrypt_ecb"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="buf_0_3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="buf_0_3_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_3_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="data_offset_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_offset_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="data_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_0_0_4/3 StgValue_64/7 "/>
</bind>
</comp>

<comp id="81" class="1004" name="data_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/7 "/>
</bind>
</comp>

<comp id="89" class="1005" name="buf_0_1_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="1"/>
<pin id="91" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="buf_0_1_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="8" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="buf_0_0_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="1"/>
<pin id="103" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="buf_0_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="8" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_2_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_2_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="buf_0_1_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="1"/>
<pin id="128" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="buf_0_1_1 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="buf_0_1_1_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="8" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_1/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="buf_0_0_1_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="1"/>
<pin id="139" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="buf_0_0_1 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="buf_0_0_1_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="8" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_1/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="k_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="1"/>
<pin id="150" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="k_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="buf_0_1_1_be_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="1"/>
<pin id="161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_1_be (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="buf_0_1_1_be_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="2"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="8" slack="2"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="4" bw="8" slack="1"/>
<pin id="169" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="6" bw="8" slack="2"/>
<pin id="171" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_1_be/5 "/>
</bind>
</comp>

<comp id="177" class="1005" name="buf_0_0_1_be_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_1_be (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="buf_0_0_1_be_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="2"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="8" slack="2"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="4" bw="8" slack="2"/>
<pin id="187" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="8" slack="1"/>
<pin id="189" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_1_be/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="k_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="1"/>
<pin id="197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="k_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_aes256_encrypt_ecb_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="0" index="3" bw="8" slack="0"/>
<pin id="211" dir="0" index="4" bw="8" slack="0"/>
<pin id="212" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="k_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sum_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="2"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sum_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="StgValue_37_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="3"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="StgValue_40_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="3"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="buf_0_0_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_0_0_2/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="buf_0_1_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_0_1_2/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="exitcond1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="k_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="buf_0_3_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="4"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_0_3_load/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="buf_0_3_1_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="4"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_0_3_1_load/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="1"/>
<pin id="291" dir="0" index="2" bw="8" slack="1"/>
<pin id="292" dir="0" index="3" bw="8" slack="0"/>
<pin id="293" dir="0" index="4" bw="8" slack="0"/>
<pin id="294" dir="0" index="5" bw="2" slack="0"/>
<pin id="295" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp5_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sum2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="4"/>
<pin id="307" dir="0" index="1" bw="2" slack="0"/>
<pin id="308" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sum2_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/7 "/>
</bind>
</comp>

<comp id="315" class="1005" name="buf_0_3_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="3"/>
<pin id="317" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buf_0_3 "/>
</bind>
</comp>

<comp id="321" class="1005" name="buf_0_3_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="3"/>
<pin id="323" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buf_0_3_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="data_offset_read_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="2"/>
<pin id="329" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="data_offset_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="k_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="1"/>
<pin id="343" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="345" class="1005" name="data_addr_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="buf_0_0_4_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_4 "/>
</bind>
</comp>

<comp id="356" class="1005" name="buf_0_0_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="buf_0_1_2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="k_3_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="81" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="93" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="113" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="113" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="135"><net_src comp="89" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="146"><net_src comp="101" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="173"><net_src comp="126" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="126" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="126" pin="1"/><net_sink comp="163" pin=6"/></net>

<net id="176"><net_src comp="163" pin="8"/><net_sink comp="159" pin=0"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="191"><net_src comp="137" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="137" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="137" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="194"><net_src comp="181" pin="8"/><net_sink comp="177" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="140" pin="4"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="129" pin="4"/><net_sink comp="206" pin=3"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="222"><net_src comp="152" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="152" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="152" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="252"><net_src comp="75" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="75" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="206" pin="5"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="206" pin="5"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="199" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="199" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="287"><net_src comp="199" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="278" pin="1"/><net_sink comp="288" pin=3"/></net>

<net id="298"><net_src comp="281" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="299"><net_src comp="284" pin="1"/><net_sink comp="288" pin=5"/></net>

<net id="300"><net_src comp="288" pin="6"/><net_sink comp="75" pin=1"/></net>

<net id="304"><net_src comp="284" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="318"><net_src comp="54" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="324"><net_src comp="58" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="330"><net_src comp="62" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="339"><net_src comp="224" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="344"><net_src comp="230" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="68" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="353"><net_src comp="75" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="181" pin=6"/></net>

<net id="359"><net_src comp="258" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="365"><net_src comp="262" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="374"><net_src comp="272" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="199" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {7 }
	Port: sbox | {}
	Port: local_key_0 | {}
 - Input state : 
	Port: workload : data | {3 4 }
	Port: workload : data_offset | {1 }
	Port: workload : sbox | {3 6 }
	Port: workload : local_key_0 | {3 6 }
  - Chain level:
	State 1
	State 2
		StgValue_16 : 1
	State 3
		exitcond5 : 1
		k_2 : 1
		StgValue_27 : 2
		tmp : 1
		tmp_cast : 2
		sum : 3
		sum_cast : 4
		data_addr : 5
		buf_0_0_4 : 6
		call_ret : 1
	State 4
		StgValue_37 : 1
		StgValue_40 : 1
	State 5
	State 6
		buf_0_0_2 : 1
		buf_0_1_2 : 1
	State 7
		exitcond1 : 1
		k_3 : 1
		StgValue_55 : 2
		tmp_4 : 1
		tmp_1 : 2
		tmp5_cast : 2
		sum2 : 3
		sum2_cast : 4
		data_addr_1 : 5
		StgValue_64 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_aes256_encrypt_ecb_fu_206 |    1    |  8.4095 |   365   |   276   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           k_2_fu_224          |    0    |    0    |    0    |    12   |
|    add   |           sum_fu_238          |    0    |    0    |    0    |    13   |
|          |           k_3_fu_272          |    0    |    0    |    0    |    12   |
|          |          sum2_fu_305          |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|    mux   |          tmp_1_fu_288         |    0    |    0    |    0    |    21   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |        exitcond5_fu_218       |    0    |    0    |    0    |    9    |
|          |        exitcond1_fu_266       |    0    |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |  data_offset_read_read_fu_62  |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   trunc  |           tmp_fu_230          |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_284         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        tmp_cast_fu_234        |    0    |    0    |    0    |    0    |
|   zext   |        sum_cast_fu_243        |    0    |    0    |    0    |    0    |
|          |        tmp5_cast_fu_301       |    0    |    0    |    0    |    0    |
|          |        sum2_cast_fu_310       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|extractvalue|        buf_0_0_2_fu_258       |    0    |    0    |    0    |    0    |
|          |        buf_0_1_2_fu_262       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    1    |  8.4095 |   365   |   365   |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  buf_0_0_1_be_reg_177  |    8   |
|    buf_0_0_1_reg_137   |    8   |
|    buf_0_0_2_reg_356   |    8   |
|    buf_0_0_4_reg_350   |    8   |
|     buf_0_0_reg_101    |    8   |
|  buf_0_1_1_be_reg_159  |    8   |
|    buf_0_1_1_reg_126   |    8   |
|    buf_0_1_2_reg_362   |    8   |
|     buf_0_1_reg_89     |    8   |
|    buf_0_3_1_reg_321   |    8   |
|     buf_0_3_reg_315    |    8   |
|    data_addr_reg_345   |    4   |
|data_offset_read_reg_327|    4   |
|       i_2_reg_113      |    1   |
|       k_1_reg_195      |    3   |
|       k_2_reg_336      |    3   |
|       k_3_reg_371      |    3   |
|        k_reg_148       |    3   |
|       tmp_reg_341      |    2   |
+------------------------+--------+
|          Total         |   111  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   3  |   4  |   12   ||    15   |
|  buf_0_1_reg_89  |  p0  |   2  |   8  |   16   ||    9    |
|  buf_0_0_reg_101 |  p0  |   2  |   8  |   16   ||    9    |
|    i_2_reg_113   |  p0  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   46   || 6.70075 ||    33   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    8   |   365  |   365  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   33   |
|  Register |    -   |    -   |   111  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   15   |   476  |   398  |
+-----------+--------+--------+--------+--------+
