<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p65" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_65{left:632px;bottom:933px;letter-spacing:0.1px;word-spacing:-1.65px;}
#t2_65{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_65{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_65{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_65{left:95px;bottom:878px;letter-spacing:0.14px;}
#t6_65{left:160px;bottom:878px;letter-spacing:0.11px;word-spacing:0.01px;}
#t7_65{left:160px;bottom:850px;letter-spacing:-0.11px;}
#t8_65{left:160px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#t9_65{left:414px;bottom:834px;letter-spacing:-0.21px;word-spacing:-0.15px;}
#ta_65{left:572px;bottom:834px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#tb_65{left:160px;bottom:817px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#tc_65{left:160px;bottom:800px;letter-spacing:-0.1px;word-spacing:0.05px;}
#td_65{left:251px;bottom:801px;letter-spacing:-0.01px;}
#te_65{left:353px;bottom:801px;letter-spacing:-0.06px;}
#tf_65{left:400px;bottom:800px;}
#tg_65{left:160px;bottom:772px;letter-spacing:-0.12px;}
#th_65{left:160px;bottom:756px;letter-spacing:-0.13px;word-spacing:-0.22px;}
#ti_65{left:404px;bottom:757px;letter-spacing:-0.01px;}
#tj_65{left:506px;bottom:757px;letter-spacing:-0.06px;}
#tk_65{left:556px;bottom:756px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#tl_65{left:160px;bottom:739px;letter-spacing:-0.1px;}
#tm_65{left:160px;bottom:711px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_65{left:160px;bottom:695px;letter-spacing:-0.11px;word-spacing:0.02px;}
#to_65{left:160px;bottom:678px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tp_65{left:160px;bottom:661px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tq_65{left:577px;bottom:662px;letter-spacing:-0.01px;}
#tr_65{left:678px;bottom:662px;letter-spacing:-0.05px;}
#ts_65{left:160px;bottom:644px;letter-spacing:-0.12px;word-spacing:-0.26px;}
#tt_65{left:160px;bottom:627px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_65{left:160px;bottom:610px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tv_65{left:160px;bottom:583px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tw_65{left:160px;bottom:566px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_65{left:160px;bottom:549px;letter-spacing:-0.11px;}
#ty_65{left:160px;bottom:533px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tz_65{left:160px;bottom:504px;letter-spacing:-0.15px;}
#t10_65{left:247px;bottom:505px;letter-spacing:-0.27px;}
#t11_65{left:265px;bottom:504px;letter-spacing:-0.07px;word-spacing:-0.06px;}
#t12_65{left:339px;bottom:505px;letter-spacing:-0.22px;}
#t13_65{left:357px;bottom:504px;}
#t14_65{left:364px;bottom:505px;letter-spacing:-0.25px;}
#t15_65{left:387px;bottom:504px;}
#t16_65{left:394px;bottom:505px;letter-spacing:-0.22px;}
#t17_65{left:412px;bottom:504px;letter-spacing:-0.11px;word-spacing:0.07px;}
#t18_65{left:486px;bottom:505px;letter-spacing:-0.22px;}
#t19_65{left:504px;bottom:504px;}
#t1a_65{left:511px;bottom:505px;letter-spacing:-0.22px;}
#t1b_65{left:160px;bottom:475px;letter-spacing:-0.16px;}
#t1c_65{left:247px;bottom:475px;letter-spacing:-0.24px;}
#t1d_65{left:277px;bottom:475px;}
#t1e_65{left:283px;bottom:475px;letter-spacing:-0.22px;}
#t1f_65{left:307px;bottom:475px;}
#t1g_65{left:314px;bottom:475px;letter-spacing:-0.22px;}
#t1h_65{left:332px;bottom:475px;}
#t1i_65{left:339px;bottom:475px;letter-spacing:-0.24px;}
#t1j_65{left:208px;bottom:441px;letter-spacing:0.13px;}
#t1k_65{left:160px;bottom:421px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1l_65{left:160px;bottom:404px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1m_65{left:160px;bottom:387px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1n_65{left:160px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t1o_65{left:160px;bottom:343px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1p_65{left:517px;bottom:344px;letter-spacing:-0.01px;}
#t1q_65{left:619px;bottom:344px;letter-spacing:-0.06px;}
#t1r_65{left:669px;bottom:343px;letter-spacing:-0.11px;}
#t1s_65{left:160px;bottom:326px;letter-spacing:-0.12px;}
#t1t_65{left:160px;bottom:310px;letter-spacing:-0.13px;word-spacing:0.08px;}
#t1u_65{left:160px;bottom:265px;letter-spacing:-0.11px;word-spacing:-0.97px;}
#t1v_65{left:160px;bottom:248px;letter-spacing:-0.13px;word-spacing:-0.85px;}
#t1w_65{left:160px;bottom:231px;letter-spacing:-0.11px;}
#t1x_65{left:160px;bottom:215px;letter-spacing:-0.1px;word-spacing:-0.4px;}
#t1y_65{left:160px;bottom:198px;letter-spacing:-0.11px;word-spacing:0.02px;}

.s1_65{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_65{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_65{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_65{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_65{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_65{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s7_65{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s8_65{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s9_65{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.t.v0_65{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts65" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg65Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg65" style="-webkit-user-select: none;"><object width="825" height="990" data="65/65.svg" type="image/svg+xml" id="pdf65" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_65" class="t s1_65">Programmers’ Model </span>
<span id="t2_65" class="t s2_65">ARM DDI 0100I </span><span id="t3_65" class="t s1_65">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_65" class="t s2_65">A2-27 </span>
<span id="t5_65" class="t s3_65">A2.6.13 </span><span id="t6_65" class="t s3_65">Low interrupt latency configuration </span>
<span id="t7_65" class="t s4_65">The FI bit (bit[21]) in the system control register (CP15 register 1) enables the interrupt latency </span>
<span id="t8_65" class="t s4_65">configuration logic in an implementation. See </span><span id="t9_65" class="t s5_65">Register 1: Control registers </span><span id="ta_65" class="t s4_65">on page B3-12. The purpose of </span>
<span id="tb_65" class="t s4_65">this configuration is to reduce the interrupt latency of the processor. The exact mechanisms that are used to </span>
<span id="tc_65" class="t s4_65">perform this are </span><span id="td_65" class="t s6_65">IMPLEMENTATION </span><span id="te_65" class="t s6_65">DEFINED</span><span id="tf_65" class="t s4_65">. </span>
<span id="tg_65" class="t s4_65">In order to ensure that a change between normal and low interrupt latency configurations is synchronized </span>
<span id="th_65" class="t s4_65">correctly, the FI bit must only be changed in </span><span id="ti_65" class="t s6_65">IMPLEMENTATION </span><span id="tj_65" class="t s6_65">DEFINED </span><span id="tk_65" class="t s4_65">circumstances. It is recommended </span>
<span id="tl_65" class="t s4_65">that software systems should only change the FI bit shortly after reset, while interrupts are disabled. </span>
<span id="tm_65" class="t s4_65">When interrupt latency is reduced, this may result in reduced performance overall. Examples of the </span>
<span id="tn_65" class="t s4_65">mechanisms which may be used are disabling Hit-Under-Miss functionality within a core, and the </span>
<span id="to_65" class="t s4_65">abandoning of restartable external accesses, allowing the core to react to a pending interrupt faster than </span>
<span id="tp_65" class="t s4_65">would otherwise be the case. Low interrupt latency configuration may have </span><span id="tq_65" class="t s6_65">IMPLEMENTATION </span><span id="tr_65" class="t s6_65">DEFINED </span>
<span id="ts_65" class="t s4_65">effects in the memory system or elsewhere outside the processor core. It is legal for the interrupt to be seen </span>
<span id="tt_65" class="t s4_65">as being taken before a store to a restartable memory location, but for the memory to have been updated </span>
<span id="tu_65" class="t s4_65">when in low interrupt latency configuration. </span>
<span id="tv_65" class="t s4_65">In low interrupt latency configuration, software must only use multi-word load/store instructions in ways </span>
<span id="tw_65" class="t s4_65">that are fully restartable. This allows (but does not require) implementations to make multi-word </span>
<span id="tx_65" class="t s4_65">instructions interruptible when in low interrupt latency configuration. The multi-access instructions to </span>
<span id="ty_65" class="t s4_65">which this rule currently applies are: </span>
<span id="tz_65" class="t s7_65">ARM </span><span id="t10_65" class="t v0_65 s8_65">LDC</span><span id="t11_65" class="t s4_65">, all forms of </span><span id="t12_65" class="t v0_65 s8_65">LDM</span><span id="t13_65" class="t s4_65">, </span><span id="t14_65" class="t v0_65 s8_65">LDRD</span><span id="t15_65" class="t s4_65">, </span><span id="t16_65" class="t v0_65 s8_65">STC</span><span id="t17_65" class="t s4_65">, all forms of </span><span id="t18_65" class="t v0_65 s8_65">STM</span><span id="t19_65" class="t s4_65">, </span><span id="t1a_65" class="t v0_65 s8_65">STRD </span>
<span id="t1b_65" class="t s7_65">Thumb </span><span id="t1c_65" class="t v0_65 s8_65">LDMIA</span><span id="t1d_65" class="t s4_65">, </span><span id="t1e_65" class="t v0_65 s8_65">PUSH</span><span id="t1f_65" class="t s4_65">, </span><span id="t1g_65" class="t v0_65 s8_65">POP</span><span id="t1h_65" class="t s4_65">, </span><span id="t1i_65" class="t v0_65 s8_65">STMIA </span>
<span id="t1j_65" class="t s9_65">Note </span>
<span id="t1k_65" class="t s4_65">If the instruction is interrupted before it is complete, the result may be that one or more of the words are </span>
<span id="t1l_65" class="t s4_65">accessed twice. Idempotent memory (multiple reads or writes of the same information exhibit identical </span>
<span id="t1m_65" class="t s4_65">system results) is a requirement of system correctness. </span>
<span id="t1n_65" class="t s4_65">In ARMv6, memory with the normal attribute is guaranteed to behave this way, however, memory marked </span>
<span id="t1o_65" class="t s4_65">as Device or Strongly Ordered is not (for example, a FIFO). It is </span><span id="t1p_65" class="t s6_65">IMPLEMENTATION </span><span id="t1q_65" class="t s6_65">DEFINED </span><span id="t1r_65" class="t s4_65">whether </span>
<span id="t1s_65" class="t s4_65">multi-word accesses are supported for Device and Strongly Ordered memory types in the low interrupt </span>
<span id="t1t_65" class="t s4_65">latency configuration. </span>
<span id="t1u_65" class="t s4_65">A similar situation exists with regard to multi-word load/store instructions that access memory locations that </span>
<span id="t1v_65" class="t s4_65">can abort in a recoverable way, since an abort on one of the words accessed may cause a previously-accessed </span>
<span id="t1w_65" class="t s4_65">word to be accessed twice – once before the abort, and a second time after the abort handler has returned. </span>
<span id="t1x_65" class="t s4_65">The requirement in this case is either that all side-effects are idempotent, or that the abort must either occur </span>
<span id="t1y_65" class="t s4_65">on the first word accessed or not at all. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
