<stg><name>icmp_server_top</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:55 %call_ln469 = call void @convert_axis_to_net_axis<64>45, i64 %s_axis_V_data_V, i8 %s_axis_V_keep_V, i8 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i128 %dataIn_internal

]]></Node>
<StgValue><ssdm name="call_ln469"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:55 %call_ln469 = call void @convert_axis_to_net_axis<64>45, i64 %s_axis_V_data_V, i8 %s_axis_V_keep_V, i8 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i128 %dataIn_internal

]]></Node>
<StgValue><ssdm name="call_ln469"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="13" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="17" op_9_bw="16" op_10_bw="16" op_11_bw="17" op_12_bw="8" op_13_bw="8" op_14_bw="2" op_15_bw="1" op_16_bw="16" op_17_bw="128" op_18_bw="16" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:59 %call_ln439 = call void @check_icmp_checksum, i1 %cics_writeLastOne, i64 %cics_prevWord_data_V, i8 %cics_prevWord_keep_V, i1 %cics_prevWord_last_V, i128 %packageBuffer1, i1 %cics_computeCs, i16 %cics_sums_V_1, i17 %cics_sums_V_3, i16 %cics_sums_V, i16 %cics_sums_V_2, i17 %icmpChecksum_V, i8 %icmpType_V, i8 %icmpCode_V, i2 %cics_state, i1 %validFifo, i16 %checksumStreams_V_V_0, i128 %dataIn_internal, i16 %cics_wordCount_V

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="14" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:56 %call_ln472 = call void @convert_axis_to_net_axis<64>46, i64 %udpIn_V_data_V, i8 %udpIn_V_keep_V, i8 %udpIn_V_strb_V, i1 %udpIn_V_last_V, i128 %udpIn_internal

]]></Node>
<StgValue><ssdm name="call_ln472"/></StgValue>
</operation>

<operation id="15" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:57 %call_ln475 = call void @convert_axis_to_net_axis<64>, i64 %ttlIn_V_data_V, i8 %ttlIn_V_keep_V, i8 %ttlIn_V_strb_V, i1 %ttlIn_V_last_V, i128 %ttlIn_internal

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="17" op_9_bw="16" op_10_bw="16" op_11_bw="17" op_12_bw="8" op_13_bw="8" op_14_bw="2" op_15_bw="1" op_16_bw="16" op_17_bw="128" op_18_bw="16" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:59 %call_ln439 = call void @check_icmp_checksum, i1 %cics_writeLastOne, i64 %cics_prevWord_data_V, i8 %cics_prevWord_keep_V, i1 %cics_prevWord_last_V, i128 %packageBuffer1, i1 %cics_computeCs, i16 %cics_sums_V_1, i17 %cics_sums_V_3, i16 %cics_sums_V, i16 %cics_sums_V_2, i17 %icmpChecksum_V, i8 %icmpType_V, i8 %icmpCode_V, i2 %cics_state, i1 %validFifo, i16 %checksumStreams_V_V_0, i128 %dataIn_internal, i16 %cics_wordCount_V

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="17" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:56 %call_ln472 = call void @convert_axis_to_net_axis<64>46, i64 %udpIn_V_data_V, i8 %udpIn_V_keep_V, i8 %udpIn_V_strb_V, i1 %udpIn_V_last_V, i128 %udpIn_internal

]]></Node>
<StgValue><ssdm name="call_ln472"/></StgValue>
</operation>

<operation id="18" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:57 %call_ln475 = call void @convert_axis_to_net_axis<64>, i64 %ttlIn_V_data_V, i8 %ttlIn_V_keep_V, i8 %ttlIn_V_strb_V, i1 %ttlIn_V_last_V, i128 %ttlIn_internal

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>

<operation id="19" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:58 %call_ln478 = call void @convert_net_axis_to_axis<64>, i64 %m_axis_V_data_V, i8 %m_axis_V_keep_V, i8 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i128 %dataOut_internal

]]></Node>
<StgValue><ssdm name="call_ln478"/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="1" op_7_bw="16" op_8_bw="17" op_9_bw="16" op_10_bw="16" op_11_bw="17" op_12_bw="8" op_13_bw="8" op_14_bw="2" op_15_bw="1" op_16_bw="16" op_17_bw="128" op_18_bw="16" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:59 %call_ln439 = call void @check_icmp_checksum, i1 %cics_writeLastOne, i64 %cics_prevWord_data_V, i8 %cics_prevWord_keep_V, i1 %cics_prevWord_last_V, i128 %packageBuffer1, i1 %cics_computeCs, i16 %cics_sums_V_1, i17 %cics_sums_V_3, i16 %cics_sums_V, i16 %cics_sums_V_2, i17 %icmpChecksum_V, i8 %icmpType_V, i8 %icmpCode_V, i2 %cics_state, i1 %validFifo, i16 %checksumStreams_V_V_0, i128 %dataIn_internal, i16 %cics_wordCount_V

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="21" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:58 %call_ln478 = call void @convert_net_axis_to_axis<64>, i64 %m_axis_V_data_V, i8 %m_axis_V_keep_V, i8 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i128 %dataOut_internal

]]></Node>
<StgValue><ssdm name="call_ln478"/></StgValue>
</operation>

<operation id="22" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="2" op_4_bw="3" op_5_bw="1" op_6_bw="20" op_7_bw="128" op_8_bw="64" op_9_bw="16" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:60 %call_ln440 = call void @udpPortUnreachable, i128 %udpIn_internal, i128 %ttlIn_internal, i2 %udpState, i3 %ipWordCounter_V, i1 %streamSource_V, i20 %udpChecksum_V, i128 %udpPort2addIpHeader_data, i64 %udpPort2addIpHeader_header, i16 %checksumStreams_V_V_1

]]></Node>
<StgValue><ssdm name="call_ln440"/></StgValue>
</operation>

<operation id="23" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:62 %call_ln442 = call void @dropper, i128 %packageBuffer1, i1 %d_isFirstWord, i1 %d_drop, i1 %validFifo, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0

]]></Node>
<StgValue><ssdm name="call_ln442"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="24" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:58 %call_ln478 = call void @convert_net_axis_to_axis<64>, i64 %m_axis_V_data_V, i8 %m_axis_V_keep_V, i8 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i128 %dataOut_internal

]]></Node>
<StgValue><ssdm name="call_ln478"/></StgValue>
</operation>

<operation id="25" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="32" op_9_bw="128" op_10_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:61 %call_ln441 = call void @udpAddIpHeader, i3 %addIpState, i64 %tempWord_data_V, i64 %udpPort2addIpHeader_header, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i8 %tempWord_keep_V, i32 %sourceIP_V, i128 %udpPort2addIpHeader_data

]]></Node>
<StgValue><ssdm name="call_ln441"/></StgValue>
</operation>

<operation id="26" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:62 %call_ln442 = call void @dropper, i128 %packageBuffer1, i1 %d_isFirstWord, i1 %d_drop, i1 %validFifo, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0

]]></Node>
<StgValue><ssdm name="call_ln442"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="27" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="64" op_4_bw="8" op_5_bw="1" op_6_bw="64" op_7_bw="8" op_8_bw="1" op_9_bw="128" op_10_bw="16" op_11_bw="16" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:63 %call_ln443 = call void @insertChecksum, i16 %ic_wordCount_V, i1 %streamSource_V_1, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i128 %dataOut_internal, i16 %checksumStreams_V_V_0, i16 %checksumStreams_V_V_1

]]></Node>
<StgValue><ssdm name="call_ln443"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="28" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:0 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_1

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:1 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @checksumStreams_OC_V_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i16 %checksumStreams_V_V_0, i16 %checksumStreams_V_V_0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:3 %empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @checksumStreams_OC_V_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i16 %checksumStreams_V_V_1, i16 %checksumStreams_V_V_1

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="32" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:5 %empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @dataIn_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %dataIn_internal, i128 %dataIn_internal

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="34" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:6 %empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @dataOut_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %dataOut_internal, i128 %dataOut_internal

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="35" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:7 %empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @dataStreams_OC_V_OC_data_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %dataStreams_V_data_V_0, i64 %dataStreams_V_data_V_0

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:9 %empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @dataStreams_OC_V_OC_data_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %dataStreams_V_data_V_1, i64 %dataStreams_V_data_V_1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:11 %empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @dataStreams_OC_V_OC_keep_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i8 %dataStreams_V_keep_V_0, i8 %dataStreams_V_keep_V_0

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:13 %empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @dataStreams_OC_V_OC_keep_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i8 %dataStreams_V_keep_V_1, i8 %dataStreams_V_keep_V_1

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:15 %empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @dataStreams_OC_V_OC_last_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i1 %dataStreams_V_last_V_0, i1 %dataStreams_V_last_V_0

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:17 %empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @dataStreams_OC_V_OC_last_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i1 %dataStreams_V_last_V_1, i1 %dataStreams_V_last_V_1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:19 %empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @packageBuffer1_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i128 %packageBuffer1, i128 %packageBuffer1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:20 %empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @ttlIn_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %ttlIn_internal, i128 %ttlIn_internal

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:21 %empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @udpIn_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %udpIn_internal, i128 %udpIn_internal

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:22 %empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @udpPort2addIpHeader_data_str, i32 1, void @p_str, void @p_str, i32 192, i32 192, i128 %udpPort2addIpHeader_data, i128 %udpPort2addIpHeader_data

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:23 %empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @udpPort2addIpHeader_header_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i64 %udpPort2addIpHeader_header, i64 %udpPort2addIpHeader_header

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:24 %empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @validFifo_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i1 %validFifo, i1 %validFifo

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:25 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axis_V_data_V, i8 %s_axis_V_keep_V, i8 %s_axis_V_strb_V, i1 %s_axis_V_last_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %s_axis_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %s_axis_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpIn_V_data_V, i8 %udpIn_V_keep_V, i8 %udpIn_V_strb_V, i1 %udpIn_V_last_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %udpIn_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %udpIn_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %udpIn_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %udpIn_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ttlIn_V_data_V, i8 %ttlIn_V_keep_V, i8 %ttlIn_V_strb_V, i1 %ttlIn_V_last_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %ttlIn_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ttlIn_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ttlIn_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ttlIn_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m_axis_V_data_V, i8 %m_axis_V_keep_V, i8 %m_axis_V_strb_V, i1 %m_axis_V_last_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %m_axis_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %m_axis_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %packageBuffer1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="64" op_4_bw="8" op_5_bw="1" op_6_bw="64" op_7_bw="8" op_8_bw="1" op_9_bw="128" op_10_bw="16" op_11_bw="16" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:63 %call_ln443 = call void @insertChecksum, i16 %ic_wordCount_V, i1 %streamSource_V_1, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i128 %dataOut_internal, i16 %checksumStreams_V_V_0, i16 %checksumStreams_V_V_1

]]></Node>
<StgValue><ssdm name="call_ln443"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0">
<![CDATA[
_Z11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_.exit:64 %ret_ln485 = ret

]]></Node>
<StgValue><ssdm name="ret_ln485"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
