<inh f='llvm/llvm/include/llvm/CodeGen/BasicTTIImpl.h' l='75' c='llvm::BasicTTIImplBase'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h' l='61' ll='221'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h' l='61'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h' l='62'/>
<size>128</size>
<mbr r='llvm::GCNTTIImpl::ST' o='128' t='const llvm::GCNSubtarget *'/>
<mbr r='llvm::GCNTTIImpl::TLI' o='192' t='const llvm::SITargetLowering *'/>
<mbr r='llvm::GCNTTIImpl::CommonTTI' o='256' t='llvm::AMDGPUTTIImpl'/>
<mbr r='llvm::GCNTTIImpl::IsGraphics' o='960' t='bool'/>
<mbr r='llvm::GCNTTIImpl::HasFP32Denormals' o='968' t='bool'/>
<mbr r='llvm::GCNTTIImpl::HasFP64FP16Denormals' o='976' t='bool'/>
<mbr r='llvm::GCNTTIImpl::MaxVGPRs' o='992' t='unsigned int'/>
<smbr r='llvm::GCNTTIImpl::InlineFeatureIgnoreList' t='const llvm::FeatureBitset'/>
<fun r='_ZNK4llvm10GCNTTIImpl5getSTEv'/>
<fun r='_ZNK4llvm10GCNTTIImpl6getTLIEv'/>
<fun r='_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv'/>
<fun r='_ZN4llvm10GCNTTIImpl20getHalfRateInstrCostENS_19TargetTransformInfo14TargetCostKindE'/>
<fun r='_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostENS_19TargetTransformInfo14TargetCostKindE'/>
<fun r='_ZNK4llvm10GCNTTIImpl17get64BitInstrCostENS_19TargetTransformInfo14TargetCostKindE'/>
<fun r='_ZN4llvm10GCNTTIImplC1EPKNS_19AMDGPUTargetMachineERKNS_8FunctionE'/>
<fun r='_ZN4llvm10GCNTTIImpl19hasBranchDivergenceEv'/>
<fun r='_ZNK4llvm10GCNTTIImpl24useGPUDivergenceAnalysisEv'/>
<fun r='_ZN4llvm10GCNTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE'/>
<fun r='_ZN4llvm10GCNTTIImpl21getPeelingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo18PeelingPreferencesE'/>
<fun r='_ZN4llvm10GCNTTIImpl16getPopcntSupportEj'/>
<fun r='_ZNK4llvm10GCNTTIImpl28getHardwareNumberOfRegistersEb'/>
<fun r='_ZNK4llvm10GCNTTIImpl20getNumberOfRegistersEb'/>
<fun r='_ZNK4llvm10GCNTTIImpl20getNumberOfRegistersEj'/>
<fun r='_ZNK4llvm10GCNTTIImpl19getRegisterBitWidthEb'/>
<fun r='_ZNK4llvm10GCNTTIImpl28getMinVectorRegisterBitWidthEv'/>
<fun r='_ZNK4llvm10GCNTTIImpl12getMaximumVFEjj'/>
<fun r='_ZNK4llvm10GCNTTIImpl19getLoadVectorFactorEjjjPNS_10VectorTypeE'/>
<fun r='_ZNK4llvm10GCNTTIImpl20getStoreVectorFactorEjjjPNS_10VectorTypeE'/>
<fun r='_ZNK4llvm10GCNTTIImpl26getLoadStoreVecRegBitWidthEj'/>
<fun r='_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjNS_5AlignEj'/>
<fun r='_ZNK4llvm10GCNTTIImpl27isLegalToVectorizeLoadChainEjNS_5AlignEj'/>
<fun r='_ZNK4llvm10GCNTTIImpl28isLegalToVectorizeStoreChainEjNS_5AlignEj'/>
<fun r='_ZNK4llvm10GCNTTIImpl25getMemcpyLoopLoweringTypeERNS_11LLVMContextEPNS_5ValueEjjjj'/>
<fun r='_ZNK4llvm10GCNTTIImpl33getMemcpyLoopResidualLoweringTypeERNS_15SmallVectorImplIPNS_4TypeEEERNS_11LLVMContextEjjjjj'/>
<fun r='_ZN4llvm10GCNTTIImpl22getMaxInterleaveFactorEj'/>
<fun r='_ZNK4llvm10GCNTTIImpl18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<fun r='_ZN4llvm10GCNTTIImpl22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo14TargetCostKindENS3_16OperandValueKindES5_NS3_22OperandValuePropertie9548614'/>
<fun r='_ZN4llvm10GCNTTIImpl14getCFInstrCostEjNS_19TargetTransformInfo14TargetCostKindE'/>
<fun r='_ZNK4llvm10GCNTTIImpl29isInlineAsmSourceOfDivergenceEPKNS_8CallInstENS_8ArrayRefIjEE'/>
<fun r='_ZN4llvm10GCNTTIImpl18getVectorInstrCostEjPNS_4TypeEj'/>
<fun r='_ZNK4llvm10GCNTTIImpl20isSourceOfDivergenceEPKNS_5ValueE'/>
<fun r='_ZNK4llvm10GCNTTIImpl15isAlwaysUniformEPKNS_5ValueE'/>
<fun r='_ZNK4llvm10GCNTTIImpl19getFlatAddressSpaceEv'/>
<fun r='_ZNK4llvm10GCNTTIImpl26collectFlatAddressOperandsERNS_15SmallVectorImplIiEEj'/>
<fun r='_ZNK4llvm10GCNTTIImpl32rewriteIntrinsicWithAddressSpaceEPNS_13IntrinsicInstEPNS_5ValueES4_'/>
<fun r='_ZNK4llvm10GCNTTIImpl25canSimplifyLegacyMulToMulEPKNS_5ValueES3_RNS_12InstCombinerE'/>
<fun r='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<fun r='_ZNK4llvm10GCNTTIImpl35simplifyDemandedVectorEltsIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstENS_5APIntERS5_S6_S6_St8functionIFvPNS_11InstructionEjS5_S6_EE'/>
<fun r='_ZN4llvm10GCNTTIImpl18getVectorSplitCostEv'/>
<fun r='_ZN4llvm10GCNTTIImpl14getShuffleCostENS_19TargetTransformInfo11ShuffleKindEPNS_10VectorTypeEiS4_'/>
<fun r='_ZNK4llvm10GCNTTIImpl19areInlineCompatibleEPKNS_8FunctionES3_'/>
<fun r='_ZN4llvm10GCNTTIImpl30getInliningThresholdMultiplierEv'/>
<fun r='_ZNK4llvm10GCNTTIImpl23adjustInliningThresholdEPKNS_8CallBaseE'/>
<fun r='_ZN4llvm10GCNTTIImpl28getInlinerVectorBonusPercentEv'/>
<fun r='_ZN4llvm10GCNTTIImpl26getArithmeticReductionCostEjPNS_10VectorTypeEbNS_19TargetTransformInfo14TargetCostKindE'/>
<fun r='_ZN4llvm10GCNTTIImpl21getIntrinsicInstrCostERKNS_23IntrinsicCostAttributesENS_19TargetTransformInfo14TargetCostKindE'/>
<fun r='_ZN4llvm10GCNTTIImpl22getMinMaxReductionCostEPNS_10VectorTypeES2_bbNS_19TargetTransformInfo14TargetCostKindE'/>
<fun r='_ZNK4llvm10GCNTTIImpl25canSimplifyLegacyMulToMulEPKNS_5ValueES3_RNS_12InstCombinerE'/>
<fun r='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<fun r='_ZNK4llvm10GCNTTIImpl35simplifyDemandedVectorEltsIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstENS_5APIntERS5_S6_S6_St8functionIFvPNS_11InstructionEjS5_S6_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='718' c='_ZN4llvm16GCNTargetMachine22getTargetTransformInfoERKNS_8FunctionE'/>
<size>128</size>
