#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002b52df4e3b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002b52df4f860 .scope module, "Control_Unit_tb" "Control_Unit_tb" 3 1;
 .timescale 0 0;
v000002b52dfc5030_0 .net "ALUOP", 2 0, v000002b52df4e540_0;  1 drivers
v000002b52dfc50d0_0 .net "Alu_Move_Mem", 1 0, v000002b52df07200_0;  1 drivers
v000002b52dfc5170_0 .net "MemWrite_Enable", 0 0, v000002b52df54080_0;  1 drivers
v000002b52dfc5210_0 .net "PC_Enable", 0 0, v000002b52df54120_0;  1 drivers
v000002b52dfc60c0_0 .net "PC_RA_ALU_REG", 1 0, v000002b52df541c0_0;  1 drivers
v000002b52dfc5bc0_0 .net "RA_Enable", 0 0, v000002b52df06960_0;  1 drivers
v000002b52dfc5940_0 .net "RegWrite_Enable", 0 0, v000002b52df06a00_0;  1 drivers
v000002b52dfc5c60_0 .net "Reg_4_PC", 1 0, v000002b52df06aa0_0;  1 drivers
v000002b52dfc6160_0 .net "Reg_Imm", 0 0, v000002b52df06b40_0;  1 drivers
v000002b52dfc5440_0 .net "Reg_const4", 0 0, v000002b52df06be0_0;  1 drivers
v000002b52dfc59e0_0 .var "opCode", 3 0;
v000002b52dfc5ee0_0 .var "zero_flag", 0 0;
S_000002b52df4f9f0 .scope module, "Control_Unit_dut" "Control_Unit" 3 10, 4 1 0, S_000002b52df4f860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opCode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /OUTPUT 1 "PC_Enable";
    .port_info 3 /OUTPUT 1 "RA_Enable";
    .port_info 4 /OUTPUT 1 "Reg_const4";
    .port_info 5 /OUTPUT 1 "RegWrite_Enable";
    .port_info 6 /OUTPUT 1 "Reg_Imm";
    .port_info 7 /OUTPUT 1 "MemWrite_Enable";
    .port_info 8 /OUTPUT 2 "PC_RA_ALU_REG";
    .port_info 9 /OUTPUT 2 "Alu_Move_Mem";
    .port_info 10 /OUTPUT 2 "Reg_4_PC";
    .port_info 11 /OUTPUT 3 "ALUOP";
v000002b52df4e540_0 .var "ALUOP", 2 0;
v000002b52df07200_0 .var "Alu_Move_Mem", 1 0;
v000002b52df54080_0 .var "MemWrite_Enable", 0 0;
v000002b52df54120_0 .var "PC_Enable", 0 0;
v000002b52df541c0_0 .var "PC_RA_ALU_REG", 1 0;
v000002b52df06960_0 .var "RA_Enable", 0 0;
v000002b52df06a00_0 .var "RegWrite_Enable", 0 0;
v000002b52df06aa0_0 .var "Reg_4_PC", 1 0;
v000002b52df06b40_0 .var "Reg_Imm", 0 0;
v000002b52df06be0_0 .var "Reg_const4", 0 0;
v000002b52df06c80_0 .net "opCode", 3 0, v000002b52dfc59e0_0;  1 drivers
v000002b52df06d20_0 .net "zero_flag", 0 0, v000002b52dfc5ee0_0;  1 drivers
E_000002b52df48eb0 .event anyedge, v000002b52df06c80_0, v000002b52df06d20_0;
    .scope S_000002b52df4f9f0;
T_0 ;
Ewait_0 .event/or E_000002b52df48eb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002b52df06c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %split/vec4 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 0, 0, 15;
    %split/vec4 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %split/vec4 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %load/vec4 v000002b52df06d20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 7, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %store/vec4 v000002b52df06960_0, 0, 1;
T_0.19 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %pushi/vec4 0, 0, 12;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06b40_0, 0, 1;
    %store/vec4 v000002b52df54120_0, 0, 1;
    %load/vec4 v000002b52df06d20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b52df541c0_0, 0, 2;
T_0.21 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b52df06aa0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002b52df4e540_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002b52df54080_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002b52df07200_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002b52df06a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b52df06be0_0, 0, 1;
    %store/vec4 v000002b52df06960_0, 0, 1;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002b52df4f860;
T_1 ;
    %vpi_call/w 3 19 "$dumpfile", ".\134test\134vcd\134ALU.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b52df4f860 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b52dfc5ee0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002b52dfc59e0_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002b52df4f860;
T_2 ;
    %vpi_call/w 3 43 "$monitor", "opCode: %b, MemWrite_Enable: %b", v000002b52dfc59e0_0, v000002b52dfc5170_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\test\Control_Unit_tb.sv";
    ".\hdl\Control_Unit.sv";
