Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 18 04:26:38 2018
| Host         : travis-job-f6cd4b7f-b172-4932-b07c-84b41d4dfb53 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.379        0.000                      0                 6213        0.026        0.000                      0                 6212        3.750        0.000                       0                  1953  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk12    {0.000 41.666}     83.333          12.000          
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12                                                                                                                                                          81.178        0.000                       0                     1  
sys_clk             1.379        0.000                      0                 6212        0.026        0.000                      0                 6212        3.750        0.000                       0                  1952  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.550        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 1.690ns (21.051%)  route 6.338ns (78.949%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X37Y45         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.615     2.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y44         LUT4 (Prop_lut4_I2_O)        0.299     2.899 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.878     3.777    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     3.901 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.665     4.565    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.689 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.490     5.179    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.124     5.303 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.618     5.921    lm32_cpu/load_store_unit/dcache/dflush_m_reg
    SLICE_X35Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.071 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.878     6.949    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X35Y29         LUT5 (Prop_lut5_I0_O)        0.326     7.275 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.983     8.258    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X47Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_4__2/O
                         net (fo=2, routed)           1.212     9.594    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[4]
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.494    11.494    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.574    
                         clock uncertainty           -0.035    11.539    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.973    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.973    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 1.690ns (21.056%)  route 6.336ns (78.944%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X37Y45         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.615     2.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y44         LUT4 (Prop_lut4_I2_O)        0.299     2.899 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.878     3.777    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     3.901 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.665     4.565    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.689 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.490     5.179    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.124     5.303 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.618     5.921    lm32_cpu/load_store_unit/dcache/dflush_m_reg
    SLICE_X35Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.071 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.878     6.949    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X35Y29         LUT5 (Prop_lut5_I0_O)        0.326     7.275 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.979     8.254    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X47Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.378 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_7__2/O
                         net (fo=2, routed)           1.213     9.592    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[1]
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.494    11.494    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.574    
                         clock uncertainty           -0.035    11.539    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.973    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.973    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/stall_wb_load_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 1.194ns (14.369%)  route 7.115ns (85.631%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.741     1.741    sys_clk
    SLICE_X11Y105        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDPE (Prop_fdpe_C_Q)         0.419     2.160 f  FDPE_1/Q
                         net (fo=509, routed)         4.442     6.602    lm32_cpu/instruction_unit/icache/sys_rst
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.299     6.901 f  lm32_cpu/instruction_unit/icache/pc_d[31]_i_1/O
                         net (fo=1075, routed)        1.790     8.691    lm32_cpu/load_store_unit/rst_i0
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.150     8.841 r  lm32_cpu/load_store_unit/stall_wb_load_i_2/O
                         net (fo=1, routed)           0.883     9.725    lm32_cpu/load_store_unit/dcache/exception_m_reg
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.326    10.051 r  lm32_cpu/load_store_unit/dcache/stall_wb_load_i_1/O
                         net (fo=1, routed)           0.000    10.051    lm32_cpu/load_store_unit/dcache_n_26
    SLICE_X34Y28         FDRE                                         r  lm32_cpu/load_store_unit/stall_wb_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.432    11.432    lm32_cpu/load_store_unit/out
    SLICE_X34Y28         FDRE                                         r  lm32_cpu/load_store_unit/stall_wb_load_reg/C
                         clock pessimism              0.000    11.432    
                         clock uncertainty           -0.035    11.397    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.081    11.478    lm32_cpu/load_store_unit/stall_wb_load_reg
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 1.690ns (21.377%)  route 6.216ns (78.623%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X37Y45         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.615     2.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y44         LUT4 (Prop_lut4_I2_O)        0.299     2.899 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.878     3.777    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     3.901 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.665     4.565    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.689 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.490     5.179    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.124     5.303 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.618     5.921    lm32_cpu/load_store_unit/dcache/dflush_m_reg
    SLICE_X35Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.071 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.878     6.949    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X35Y29         LUT5 (Prop_lut5_I0_O)        0.326     7.275 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.991     8.266    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.390 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_1__1/O
                         net (fo=2, routed)           1.081     9.471    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[7]
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.494    11.494    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.574    
                         clock uncertainty           -0.035    11.539    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.973    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.973    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 1.690ns (21.550%)  route 6.152ns (78.450%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X37Y45         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.615     2.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y44         LUT4 (Prop_lut4_I2_O)        0.299     2.899 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.878     3.777    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     3.901 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.665     4.565    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.689 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.490     5.179    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.124     5.303 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.618     5.921    lm32_cpu/load_store_unit/dcache/dflush_m_reg
    SLICE_X35Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.071 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.878     6.949    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X35Y29         LUT5 (Prop_lut5_I0_O)        0.326     7.275 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.910     8.185    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.309 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_2__2/O
                         net (fo=2, routed)           1.098     9.408    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[6]
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.494    11.494    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.574    
                         clock uncertainty           -0.035    11.539    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.973    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.973    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 3.775ns (46.823%)  route 4.287ns (53.177%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.613     1.613    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y16         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.067 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           0.959     5.026    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124     5.150 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.150    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.682 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.682    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.910 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.309     7.219    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y27         LUT5 (Prop_lut5_I3_O)        0.313     7.532 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.800     8.333    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.219     9.675    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X48Y41         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.450    11.450    lm32_cpu/instruction_unit/icache/out
    SLICE_X48Y41         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[18]/C
                         clock pessimism              0.094    11.544    
                         clock uncertainty           -0.035    11.509    
    SLICE_X48Y41         FDRE (Setup_fdre_C_CE)      -0.205    11.304    lm32_cpu/instruction_unit/icache/refill_address_reg[18]
  -------------------------------------------------------------------
                         required time                         11.304    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 1.690ns (20.716%)  route 6.468ns (79.284%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X37Y45         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.615     2.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y44         LUT4 (Prop_lut4_I2_O)        0.299     2.899 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.878     3.777    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     3.901 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.665     4.565    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.689 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.490     5.179    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.124     5.303 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.618     5.921    lm32_cpu/load_store_unit/dcache/dflush_m_reg
    SLICE_X35Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.071 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.878     6.949    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X35Y29         LUT5 (Prop_lut5_I0_O)        0.326     7.275 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.090     8.365    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X53Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.235     9.723    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.516    11.516    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[27]/C
                         clock pessimism              0.080    11.596    
                         clock uncertainty           -0.035    11.561    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    11.356    lm32_cpu/mc_arithmetic/p_reg[27]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 1.690ns (20.716%)  route 6.468ns (79.284%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X37Y45         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.615     2.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y44         LUT4 (Prop_lut4_I2_O)        0.299     2.899 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.878     3.777    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     3.901 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.665     4.565    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.689 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.490     5.179    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.124     5.303 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.618     5.921    lm32_cpu/load_store_unit/dcache/dflush_m_reg
    SLICE_X35Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.071 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.878     6.949    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X35Y29         LUT5 (Prop_lut5_I0_O)        0.326     7.275 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.090     8.365    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X53Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.235     9.723    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.516    11.516    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[28]/C
                         clock pessimism              0.080    11.596    
                         clock uncertainty           -0.035    11.561    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    11.356    lm32_cpu/mc_arithmetic/p_reg[28]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 1.690ns (20.716%)  route 6.468ns (79.284%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X37Y45         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.615     2.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y44         LUT4 (Prop_lut4_I2_O)        0.299     2.899 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.878     3.777    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     3.901 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.665     4.565    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.689 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.490     5.179    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.124     5.303 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.618     5.921    lm32_cpu/load_store_unit/dcache/dflush_m_reg
    SLICE_X35Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.071 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.878     6.949    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X35Y29         LUT5 (Prop_lut5_I0_O)        0.326     7.275 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.090     8.365    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X53Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.235     9.723    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.516    11.516    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[29]/C
                         clock pessimism              0.080    11.596    
                         clock uncertainty           -0.035    11.561    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    11.356    lm32_cpu/mc_arithmetic/p_reg[29]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 1.690ns (20.716%)  route 6.468ns (79.284%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        1.565     1.565    sys_clk
    SLICE_X37Y45         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     1.984 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.615     2.600    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_rx_pending
    SLICE_X37Y44         LUT4 (Prop_lut4_I2_O)        0.299     2.899 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.878     3.777    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     3.901 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.665     4.565    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.689 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.490     5.179    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.124     5.303 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.618     5.921    lm32_cpu/load_store_unit/dcache/dflush_m_reg
    SLICE_X35Y29         LUT4 (Prop_lut4_I0_O)        0.150     6.071 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.878     6.949    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X35Y29         LUT5 (Prop_lut5_I0_O)        0.326     7.275 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.090     8.365    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X53Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.235     9.723    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1953, routed)        1.516    11.516    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[30]/C
                         clock pessimism              0.080    11.596    
                         clock uncertainty           -0.035    11.561    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    11.356    lm32_cpu/mc_arithmetic/p_reg[30]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  1.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.563     0.563    sys_clk
    SLICE_X35Y49         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.912    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.563     0.563    sys_clk
    SLICE_X35Y49         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.912    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.563     0.563    sys_clk
    SLICE_X35Y49         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.912    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.563     0.563    sys_clk
    SLICE_X35Y49         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.912    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.563     0.563    sys_clk
    SLICE_X35Y49         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.912    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.563     0.563    sys_clk
    SLICE_X35Y49         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.912    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y49         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.563     0.563    sys_clk
    SLICE_X35Y49         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.912    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y49         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y49         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X34Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.563     0.563    sys_clk
    SLICE_X35Y49         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.912    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y49         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y49         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X34Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/d_dat_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_1_reg_2_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.447%)  route 0.223ns (54.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.557     0.557    lm32_cpu/load_store_unit/out
    SLICE_X55Y29         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  lm32_cpu/load_store_unit/d_dat_o_reg[18]/Q
                         net (fo=1, routed)           0.056     0.754    lm32_cpu/load_store_unit/d_dat_o_reg_n_0_[18]
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.799 r  lm32_cpu/load_store_unit/mem_1_reg_2_0_i_2/O
                         net (fo=1, routed)           0.167     0.966    shared_dat_w[18]
    RAMB36_X2Y6          RAMB36E1                                     r  mem_1_reg_2_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.872     0.872    sys_clk
    RAMB36_X2Y6          RAMB36E1                                     r  mem_1_reg_2_0/CLKARDCLK
                         clock pessimism             -0.234     0.638    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.934    mem_1_reg_2_0
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 basesoc_uart_phy_phase_accumulator_tx_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_uart_phy_phase_accumulator_tx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.564     0.564    sys_clk
    SLICE_X41Y49         FDRE                                         r  basesoc_uart_phy_phase_accumulator_tx_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_uart_phy_phase_accumulator_tx_reg[25]/Q
                         net (fo=2, routed)           0.067     0.772    basesoc_uart_phy_phase_accumulator_tx[25]
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.919 r  basesoc_uart_phy_phase_accumulator_tx_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.919    basesoc_uart_phy_phase_accumulator_tx_reg[27]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.973 r  basesoc_uart_phy_phase_accumulator_tx_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.973    basesoc_uart_phy_phase_accumulator_tx_reg[31]_i_2_n_7
    SLICE_X41Y50         FDRE                                         r  basesoc_uart_phy_phase_accumulator_tx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1953, routed)        0.832     0.832    sys_clk
    SLICE_X41Y50         FDRE                                         r  basesoc_uart_phy_phase_accumulator_tx_reg[28]/C
                         clock pessimism              0.000     0.832    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    basesoc_uart_phy_phase_accumulator_tx_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y15   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r2_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r2_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r2_0_31_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y34  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    rst_meta
    SLICE_X11Y105        FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1953, routed)        0.646     2.646    sys_clk
    SLICE_X11Y105        FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.646    
                         clock uncertainty           -0.025     2.621    
    SLICE_X11Y105        FDPE (Setup_fdpe_C_D)       -0.005     2.616    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.616    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.550    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     2.457 (r) | SLOW    |    -0.415 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     2.020 (r) | SLOW    |    -0.038 (r) | FAST    |          |
sys_clk   | user_btn0        | FDPE    | -     |     1.705 (r) | SLOW    |    -0.037 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      8.272 (r) | SLOW    |      2.808 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |      9.262 (r) | SLOW    |      3.038 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |      9.308 (r) | SLOW    |      3.079 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.621 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



