
ubuntu-preinstalled/wpa_passphrase:     file format elf32-littlearm


Disassembly of section .init:

00002160 <.init>:
    2160:	push	{r3, lr}
    2164:	bl	2cec <BN_free@plt+0x1d8>
    2168:	pop	{r3, pc}

Disassembly of section .plt:

0000216c <BN_div@plt-0x14>:
    216c:	push	{lr}		; (str lr, [sp, #-4]!)
    2170:	ldr	lr, [pc, #4]	; 217c <BN_div@plt-0x4>
    2174:	add	lr, pc, lr
    2178:	ldr	pc, [lr, #8]!
    217c:	andeq	r6, r1, r8, asr #22

00002180 <BN_div@plt>:
    2180:	add	ip, pc, #0, 12
    2184:	add	ip, ip, #90112	; 0x16000
    2188:	ldr	pc, [ip, #2888]!	; 0xb48

0000218c <open@plt>:
    218c:	add	ip, pc, #0, 12
    2190:	add	ip, ip, #90112	; 0x16000
    2194:	ldr	pc, [ip, #2880]!	; 0xb40

00002198 <HMAC_CTX_new@plt>:
    2198:	add	ip, pc, #0, 12
    219c:	add	ip, ip, #90112	; 0x16000
    21a0:	ldr	pc, [ip, #2872]!	; 0xb38

000021a4 <EVP_DigestInit_ex@plt>:
    21a4:	add	ip, pc, #0, 12
    21a8:	add	ip, ip, #90112	; 0x16000
    21ac:	ldr	pc, [ip, #2864]!	; 0xb30

000021b0 <qsort@plt>:
    21b0:	add	ip, pc, #0, 12
    21b4:	add	ip, ip, #90112	; 0x16000
    21b8:	ldr	pc, [ip, #2856]!	; 0xb28

000021bc <daemon@plt>:
    21bc:	add	ip, pc, #0, 12
    21c0:	add	ip, ip, #90112	; 0x16000
    21c4:	ldr	pc, [ip, #2848]!	; 0xb20

000021c8 <strerror@plt>:
    21c8:	add	ip, pc, #0, 12
    21cc:	add	ip, ip, #90112	; 0x16000
    21d0:	ldr	pc, [ip, #2840]!	; 0xb18

000021d4 <fileno@plt>:
    21d4:	add	ip, pc, #0, 12
    21d8:	add	ip, ip, #90112	; 0x16000
    21dc:	ldr	pc, [ip, #2832]!	; 0xb10

000021e0 <unsetenv@plt>:
    21e0:			; <UNDEFINED> instruction: 0xe7fd4778
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #90112	; 0x16000
    21ec:	ldr	pc, [ip, #2820]!	; 0xb04

000021f0 <EC_KEY_free@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #90112	; 0x16000
    21f8:	ldr	pc, [ip, #2812]!	; 0xafc

000021fc <abort@plt>:
    21fc:	add	ip, pc, #0, 12
    2200:	add	ip, ip, #90112	; 0x16000
    2204:	ldr	pc, [ip, #2804]!	; 0xaf4

00002208 <EVP_aes_192_ecb@plt>:
    2208:			; <UNDEFINED> instruction: 0xe7fd4778
    220c:	add	ip, pc, #0, 12
    2210:	add	ip, ip, #90112	; 0x16000
    2214:	ldr	pc, [ip, #2792]!	; 0xae8

00002218 <BN_set_flags@plt>:
    2218:	add	ip, pc, #0, 12
    221c:	add	ip, ip, #90112	; 0x16000
    2220:	ldr	pc, [ip, #2784]!	; 0xae0

00002224 <random@plt>:
    2224:			; <UNDEFINED> instruction: 0xe7fd4778
    2228:	add	ip, pc, #0, 12
    222c:	add	ip, ip, #90112	; 0x16000
    2230:	ldr	pc, [ip, #2772]!	; 0xad4

00002234 <ERR_get_error@plt>:
    2234:	add	ip, pc, #0, 12
    2238:	add	ip, ip, #90112	; 0x16000
    223c:	ldr	pc, [ip, #2764]!	; 0xacc

00002240 <EVP_CipherInit_ex@plt>:
    2240:	add	ip, pc, #0, 12
    2244:	add	ip, ip, #90112	; 0x16000
    2248:	ldr	pc, [ip, #2756]!	; 0xac4

0000224c <BN_bn2binpad@plt>:
    224c:			; <UNDEFINED> instruction: 0xe7fd4778
    2250:	add	ip, pc, #0, 12
    2254:	add	ip, ip, #90112	; 0x16000
    2258:	ldr	pc, [ip, #2744]!	; 0xab8

0000225c <localtime@plt>:
    225c:	add	ip, pc, #0, 12
    2260:	add	ip, ip, #90112	; 0x16000
    2264:	ldr	pc, [ip, #2736]!	; 0xab0

00002268 <BN_mod_mul@plt>:
    2268:	add	ip, pc, #0, 12
    226c:	add	ip, ip, #90112	; 0x16000
    2270:	ldr	pc, [ip, #2728]!	; 0xaa8

00002274 <memcmp@plt>:
    2274:	add	ip, pc, #0, 12
    2278:	add	ip, ip, #90112	; 0x16000
    227c:	ldr	pc, [ip, #2720]!	; 0xaa0

00002280 <BN_is_odd@plt>:
    2280:			; <UNDEFINED> instruction: 0xe7fd4778
    2284:	add	ip, pc, #0, 12
    2288:	add	ip, ip, #90112	; 0x16000
    228c:	ldr	pc, [ip, #2708]!	; 0xa94

00002290 <__libc_start_main@plt>:
    2290:	add	ip, pc, #0, 12
    2294:	add	ip, ip, #90112	; 0x16000
    2298:	ldr	pc, [ip, #2700]!	; 0xa8c

0000229c <BN_CTX_free@plt>:
    229c:	add	ip, pc, #0, 12
    22a0:	add	ip, ip, #90112	; 0x16000
    22a4:	ldr	pc, [ip, #2692]!	; 0xa84

000022a8 <EVP_PKEY_get1_EC_KEY@plt>:
    22a8:	add	ip, pc, #0, 12
    22ac:	add	ip, ip, #90112	; 0x16000
    22b0:	ldr	pc, [ip, #2684]!	; 0xa7c

000022b4 <BN_mod_inverse@plt>:
    22b4:	add	ip, pc, #0, 12
    22b8:	add	ip, ip, #90112	; 0x16000
    22bc:	ldr	pc, [ip, #2676]!	; 0xa74

000022c0 <BN_is_zero@plt>:
    22c0:			; <UNDEFINED> instruction: 0xe7fd4778
    22c4:	add	ip, pc, #0, 12
    22c8:	add	ip, ip, #90112	; 0x16000
    22cc:	ldr	pc, [ip, #2664]!	; 0xa68

000022d0 <clock_gettime@plt>:
    22d0:	add	ip, pc, #0, 12
    22d4:	add	ip, ip, #90112	; 0x16000
    22d8:	ldr	pc, [ip, #2656]!	; 0xa60

000022dc <BN_mod_exp_mont_consttime@plt>:
    22dc:	add	ip, pc, #0, 12
    22e0:	add	ip, ip, #90112	; 0x16000
    22e4:	ldr	pc, [ip, #2648]!	; 0xa58

000022e8 <EVP_sha384@plt>:
    22e8:	add	ip, pc, #0, 12
    22ec:	add	ip, ip, #90112	; 0x16000
    22f0:	ldr	pc, [ip, #2640]!	; 0xa50

000022f4 <__gmon_start__@plt>:
    22f4:	add	ip, pc, #0, 12
    22f8:	add	ip, ip, #90112	; 0x16000
    22fc:	ldr	pc, [ip, #2632]!	; 0xa48

00002300 <DH_get0_key@plt>:
    2300:	add	ip, pc, #0, 12
    2304:	add	ip, ip, #90112	; 0x16000
    2308:	ldr	pc, [ip, #2624]!	; 0xa40

0000230c <DH_size@plt>:
    230c:	add	ip, pc, #0, 12
    2310:	add	ip, ip, #90112	; 0x16000
    2314:	ldr	pc, [ip, #2616]!	; 0xa38

00002318 <EC_POINT_is_at_infinity@plt>:
    2318:			; <UNDEFINED> instruction: 0xe7fd4778
    231c:	add	ip, pc, #0, 12
    2320:	add	ip, ip, #90112	; 0x16000
    2324:	ldr	pc, [ip, #2604]!	; 0xa2c

00002328 <EC_GROUP_new_by_curve_name@plt>:
    2328:	add	ip, pc, #0, 12
    232c:	add	ip, ip, #90112	; 0x16000
    2330:	ldr	pc, [ip, #2596]!	; 0xa24

00002334 <EVP_PKEY_CTX_new@plt>:
    2334:	add	ip, pc, #0, 12
    2338:	add	ip, ip, #90112	; 0x16000
    233c:	ldr	pc, [ip, #2588]!	; 0xa1c

00002340 <DH_compute_key@plt>:
    2340:	add	ip, pc, #0, 12
    2344:	add	ip, ip, #90112	; 0x16000
    2348:	ldr	pc, [ip, #2580]!	; 0xa14

0000234c <fclose@plt>:
    234c:	add	ip, pc, #0, 12
    2350:	add	ip, ip, #90112	; 0x16000
    2354:	ldr	pc, [ip, #2572]!	; 0xa0c

00002358 <fgets@plt>:
    2358:	add	ip, pc, #0, 12
    235c:	add	ip, ip, #90112	; 0x16000
    2360:	ldr	pc, [ip, #2564]!	; 0xa04

00002364 <EVP_PKEY_new@plt>:
    2364:	add	ip, pc, #0, 12
    2368:	add	ip, ip, #90112	; 0x16000
    236c:	ldr	pc, [ip, #2556]!	; 0x9fc

00002370 <__printf_chk@plt>:
    2370:			; <UNDEFINED> instruction: 0xe7fd4778
    2374:	add	ip, pc, #0, 12
    2378:	add	ip, ip, #90112	; 0x16000
    237c:	ldr	pc, [ip, #2544]!	; 0x9f0

00002380 <strchr@plt>:
    2380:	add	ip, pc, #0, 12
    2384:	add	ip, ip, #90112	; 0x16000
    2388:	ldr	pc, [ip, #2536]!	; 0x9e8

0000238c <putchar@plt>:
    238c:			; <UNDEFINED> instruction: 0xe7fd4778
    2390:	add	ip, pc, #0, 12
    2394:	add	ip, ip, #90112	; 0x16000
    2398:	ldr	pc, [ip, #2524]!	; 0x9dc

0000239c <strcasecmp@plt>:
    239c:	add	ip, pc, #0, 12
    23a0:	add	ip, ip, #90112	; 0x16000
    23a4:	ldr	pc, [ip, #2516]!	; 0x9d4

000023a8 <HMAC_Update@plt>:
    23a8:			; <UNDEFINED> instruction: 0xe7fd4778
    23ac:	add	ip, pc, #0, 12
    23b0:	add	ip, ip, #90112	; 0x16000
    23b4:	ldr	pc, [ip, #2504]!	; 0x9c8

000023b8 <EC_KEY_get0_public_key@plt>:
    23b8:	add	ip, pc, #0, 12
    23bc:	add	ip, ip, #90112	; 0x16000
    23c0:	ldr	pc, [ip, #2496]!	; 0x9c0

000023c4 <calloc@plt>:
    23c4:			; <UNDEFINED> instruction: 0xe7fd4778
    23c8:	add	ip, pc, #0, 12
    23cc:	add	ip, ip, #90112	; 0x16000
    23d0:	ldr	pc, [ip, #2484]!	; 0x9b4

000023d4 <DES_set_key@plt>:
    23d4:	add	ip, pc, #0, 12
    23d8:	add	ip, ip, #90112	; 0x16000
    23dc:	ldr	pc, [ip, #2476]!	; 0x9ac

000023e0 <BN_set_word@plt>:
    23e0:	add	ip, pc, #0, 12
    23e4:	add	ip, ip, #90112	; 0x16000
    23e8:	ldr	pc, [ip, #2468]!	; 0x9a4

000023ec <fopen@plt>:
    23ec:	add	ip, pc, #0, 12
    23f0:	add	ip, ip, #90112	; 0x16000
    23f4:	ldr	pc, [ip, #2460]!	; 0x99c

000023f8 <BN_bin2bn@plt>:
    23f8:			; <UNDEFINED> instruction: 0xe7fd4778
    23fc:	add	ip, pc, #0, 12
    2400:	add	ip, ip, #90112	; 0x16000
    2404:	ldr	pc, [ip, #2448]!	; 0x990

00002408 <mktime@plt>:
    2408:	add	ip, pc, #0, 12
    240c:	add	ip, ip, #90112	; 0x16000
    2410:	ldr	pc, [ip, #2440]!	; 0x988

00002414 <memset@plt>:
    2414:	add	ip, pc, #0, 12
    2418:	add	ip, ip, #90112	; 0x16000
    241c:	ldr	pc, [ip, #2432]!	; 0x980

00002420 <EVP_DecryptInit_ex@plt>:
    2420:	add	ip, pc, #0, 12
    2424:	add	ip, ip, #90112	; 0x16000
    2428:	ldr	pc, [ip, #2424]!	; 0x978

0000242c <EC_GROUP_free@plt>:
    242c:	add	ip, pc, #0, 12
    2430:	add	ip, ip, #90112	; 0x16000
    2434:	ldr	pc, [ip, #2416]!	; 0x970

00002438 <EC_POINT_new@plt>:
    2438:			; <UNDEFINED> instruction: 0xe7fd4778
    243c:	add	ip, pc, #0, 12
    2440:	add	ip, ip, #90112	; 0x16000
    2444:	ldr	pc, [ip, #2404]!	; 0x964

00002448 <EC_KEY_set_public_key@plt>:
    2448:	add	ip, pc, #0, 12
    244c:	add	ip, ip, #90112	; 0x16000
    2450:	ldr	pc, [ip, #2396]!	; 0x95c

00002454 <strrchr@plt>:
    2454:	add	ip, pc, #0, 12
    2458:	add	ip, ip, #90112	; 0x16000
    245c:	ldr	pc, [ip, #2388]!	; 0x954

00002460 <EVP_md5@plt>:
    2460:	add	ip, pc, #0, 12
    2464:	add	ip, ip, #90112	; 0x16000
    2468:	ldr	pc, [ip, #2380]!	; 0x94c

0000246c <perror@plt>:
    246c:	add	ip, pc, #0, 12
    2470:	add	ip, ip, #90112	; 0x16000
    2474:	ldr	pc, [ip, #2372]!	; 0x944

00002478 <BN_num_bits@plt>:
    2478:			; <UNDEFINED> instruction: 0xe7fd4778
    247c:	add	ip, pc, #0, 12
    2480:	add	ip, ip, #90112	; 0x16000
    2484:	ldr	pc, [ip, #2360]!	; 0x938

00002488 <EC_POINT_set_compressed_coordinates_GFp@plt>:
    2488:	add	ip, pc, #0, 12
    248c:	add	ip, ip, #90112	; 0x16000
    2490:	ldr	pc, [ip, #2352]!	; 0x930

00002494 <EC_POINT_invert@plt>:
    2494:	add	ip, pc, #0, 12
    2498:	add	ip, ip, #90112	; 0x16000
    249c:	ldr	pc, [ip, #2344]!	; 0x928

000024a0 <EVP_DigestUpdate@plt>:
    24a0:	add	ip, pc, #0, 12
    24a4:	add	ip, ip, #90112	; 0x16000
    24a8:	ldr	pc, [ip, #2336]!	; 0x920

000024ac <DH_new@plt>:
    24ac:	add	ip, pc, #0, 12
    24b0:	add	ip, ip, #90112	; 0x16000
    24b4:	ldr	pc, [ip, #2328]!	; 0x918

000024b8 <BN_is_word@plt>:
    24b8:	add	ip, pc, #0, 12
    24bc:	add	ip, ip, #90112	; 0x16000
    24c0:	ldr	pc, [ip, #2320]!	; 0x910

000024c4 <PKCS5_PBKDF2_HMAC_SHA1@plt>:
    24c4:	add	ip, pc, #0, 12
    24c8:	add	ip, ip, #90112	; 0x16000
    24cc:	ldr	pc, [ip, #2312]!	; 0x908

000024d0 <usleep@plt>:
    24d0:			; <UNDEFINED> instruction: 0xe7fd4778
    24d4:	add	ip, pc, #0, 12
    24d8:	add	ip, ip, #90112	; 0x16000
    24dc:	ldr	pc, [ip, #2300]!	; 0x8fc

000024e0 <BN_sub@plt>:
    24e0:	add	ip, pc, #0, 12
    24e4:	add	ip, ip, #90112	; 0x16000
    24e8:	ldr	pc, [ip, #2292]!	; 0x8f4

000024ec <BN_rand_range@plt>:
    24ec:	add	ip, pc, #0, 12
    24f0:	add	ip, ip, #90112	; 0x16000
    24f4:	ldr	pc, [ip, #2284]!	; 0x8ec

000024f8 <BN_cmp@plt>:
    24f8:			; <UNDEFINED> instruction: 0xe7fd4778
    24fc:	add	ip, pc, #0, 12
    2500:	add	ip, ip, #90112	; 0x16000
    2504:	ldr	pc, [ip, #2272]!	; 0x8e0

00002508 <free@plt>:
    2508:			; <UNDEFINED> instruction: 0xe7fd4778
    250c:	add	ip, pc, #0, 12
    2510:	add	ip, ip, #90112	; 0x16000
    2514:	ldr	pc, [ip, #2260]!	; 0x8d4

00002518 <read@plt>:
    2518:	add	ip, pc, #0, 12
    251c:	add	ip, ip, #90112	; 0x16000
    2520:	ldr	pc, [ip, #2252]!	; 0x8cc

00002524 <access@plt>:
    2524:	add	ip, pc, #0, 12
    2528:	add	ip, ip, #90112	; 0x16000
    252c:	ldr	pc, [ip, #2244]!	; 0x8c4

00002530 <openlog@plt>:
    2530:	add	ip, pc, #0, 12
    2534:	add	ip, ip, #90112	; 0x16000
    2538:	ldr	pc, [ip, #2236]!	; 0x8bc

0000253c <gettimeofday@plt>:
    253c:	add	ip, pc, #0, 12
    2540:	add	ip, ip, #90112	; 0x16000
    2544:	ldr	pc, [ip, #2228]!	; 0x8b4

00002548 <fseek@plt>:
    2548:	add	ip, pc, #0, 12
    254c:	add	ip, ip, #90112	; 0x16000
    2550:	ldr	pc, [ip, #2220]!	; 0x8ac

00002554 <EVP_PKEY_keygen_init@plt>:
    2554:	add	ip, pc, #0, 12
    2558:	add	ip, ip, #90112	; 0x16000
    255c:	ldr	pc, [ip, #2212]!	; 0x8a4

00002560 <EVP_PKEY_set1_EC_KEY@plt>:
    2560:	add	ip, pc, #0, 12
    2564:	add	ip, ip, #90112	; 0x16000
    2568:	ldr	pc, [ip, #2204]!	; 0x89c

0000256c <DH_set0_pqg@plt>:
    256c:	add	ip, pc, #0, 12
    2570:	add	ip, ip, #90112	; 0x16000
    2574:	ldr	pc, [ip, #2196]!	; 0x894

00002578 <BN_clear_free@plt>:
    2578:			; <UNDEFINED> instruction: 0xe7fd4778
    257c:	add	ip, pc, #0, 12
    2580:	add	ip, ip, #90112	; 0x16000
    2584:	ldr	pc, [ip, #2184]!	; 0x888

00002588 <EVP_DigestFinal@plt>:
    2588:	add	ip, pc, #0, 12
    258c:	add	ip, ip, #90112	; 0x16000
    2590:	ldr	pc, [ip, #2176]!	; 0x880

00002594 <EVP_aes_256_ecb@plt>:
    2594:			; <UNDEFINED> instruction: 0xe7fd4778
    2598:	add	ip, pc, #0, 12
    259c:	add	ip, ip, #90112	; 0x16000
    25a0:	ldr	pc, [ip, #2164]!	; 0x874

000025a4 <EC_POINT_get_affine_coordinates_GFp@plt>:
    25a4:	add	ip, pc, #0, 12
    25a8:	add	ip, ip, #90112	; 0x16000
    25ac:	ldr	pc, [ip, #2156]!	; 0x86c

000025b0 <EC_POINT_clear_free@plt>:
    25b0:			; <UNDEFINED> instruction: 0xe7fd4778
    25b4:	add	ip, pc, #0, 12
    25b8:	add	ip, ip, #90112	; 0x16000
    25bc:	ldr	pc, [ip, #2144]!	; 0x860

000025c0 <DES_ecb_encrypt@plt>:
    25c0:	add	ip, pc, #0, 12
    25c4:	add	ip, ip, #90112	; 0x16000
    25c8:	ldr	pc, [ip, #2136]!	; 0x858

000025cc <fflush@plt>:
    25cc:	add	ip, pc, #0, 12
    25d0:	add	ip, ip, #90112	; 0x16000
    25d4:	ldr	pc, [ip, #2128]!	; 0x850

000025d8 <EVP_PKEY_derive@plt>:
    25d8:	add	ip, pc, #0, 12
    25dc:	add	ip, ip, #90112	; 0x16000
    25e0:	ldr	pc, [ip, #2120]!	; 0x848

000025e4 <AES_unwrap_key@plt>:
    25e4:	add	ip, pc, #0, 12
    25e8:	add	ip, ip, #90112	; 0x16000
    25ec:	ldr	pc, [ip, #2112]!	; 0x840

000025f0 <EC_GROUP_get_curve_GFp@plt>:
    25f0:	add	ip, pc, #0, 12
    25f4:	add	ip, ip, #90112	; 0x16000
    25f8:	ldr	pc, [ip, #2104]!	; 0x838

000025fc <AES_set_encrypt_key@plt>:
    25fc:	add	ip, pc, #0, 12
    2600:	add	ip, ip, #90112	; 0x16000
    2604:	ldr	pc, [ip, #2096]!	; 0x830

00002608 <EVP_PKEY_derive_set_peer@plt>:
    2608:	add	ip, pc, #0, 12
    260c:	add	ip, ip, #90112	; 0x16000
    2610:	ldr	pc, [ip, #2088]!	; 0x828

00002614 <BN_add@plt>:
    2614:	add	ip, pc, #0, 12
    2618:	add	ip, ip, #90112	; 0x16000
    261c:	ldr	pc, [ip, #2080]!	; 0x820

00002620 <strlen@plt>:
    2620:	add	ip, pc, #0, 12
    2624:	add	ip, ip, #90112	; 0x16000
    2628:	ldr	pc, [ip, #2072]!	; 0x818

0000262c <EVP_des_cbc@plt>:
    262c:	add	ip, pc, #0, 12
    2630:	add	ip, ip, #90112	; 0x16000
    2634:	ldr	pc, [ip, #2064]!	; 0x810

00002638 <unlink@plt>:
    2638:			; <UNDEFINED> instruction: 0xe7fd4778
    263c:	add	ip, pc, #0, 12
    2640:	add	ip, ip, #90112	; 0x16000
    2644:	ldr	pc, [ip, #2052]!	; 0x804

00002648 <EC_POINT_cmp@plt>:
    2648:			; <UNDEFINED> instruction: 0xe7fd4778
    264c:	add	ip, pc, #0, 12
    2650:	add	ip, ip, #90112	; 0x16000
    2654:	ldr	pc, [ip, #2040]!	; 0x7f8

00002658 <EC_POINT_set_affine_coordinates_GFp@plt>:
    2658:	add	ip, pc, #0, 12
    265c:	add	ip, ip, #90112	; 0x16000
    2660:	ldr	pc, [ip, #2032]!	; 0x7f0

00002664 <execv@plt>:
    2664:	add	ip, pc, #0, 12
    2668:	add	ip, ip, #90112	; 0x16000
    266c:	ldr	pc, [ip, #2024]!	; 0x7e8

00002670 <fdatasync@plt>:
    2670:			; <UNDEFINED> instruction: 0xe7fd4778
    2674:	add	ip, pc, #0, 12
    2678:	add	ip, ip, #90112	; 0x16000
    267c:	ldr	pc, [ip, #2012]!	; 0x7dc

00002680 <EC_KEY_new_by_curve_name@plt>:
    2680:	add	ip, pc, #0, 12
    2684:	add	ip, ip, #90112	; 0x16000
    2688:	ldr	pc, [ip, #2004]!	; 0x7d4

0000268c <memcpy@plt>:
    268c:	add	ip, pc, #0, 12
    2690:	add	ip, ip, #90112	; 0x16000
    2694:	ldr	pc, [ip, #1996]!	; 0x7cc

00002698 <BN_mod_sqr@plt>:
    2698:	add	ip, pc, #0, 12
    269c:	add	ip, ip, #90112	; 0x16000
    26a0:	ldr	pc, [ip, #1988]!	; 0x7c4

000026a4 <DH_generate_key@plt>:
    26a4:	add	ip, pc, #0, 12
    26a8:	add	ip, ip, #90112	; 0x16000
    26ac:	ldr	pc, [ip, #1980]!	; 0x7bc

000026b0 <EVP_MD_CTX_new@plt>:
    26b0:	add	ip, pc, #0, 12
    26b4:	add	ip, ip, #90112	; 0x16000
    26b8:	ldr	pc, [ip, #1972]!	; 0x7b4

000026bc <EVP_DecryptFinal_ex@plt>:
    26bc:	add	ip, pc, #0, 12
    26c0:	add	ip, ip, #90112	; 0x16000
    26c4:	ldr	pc, [ip, #1964]!	; 0x7ac

000026c8 <ftell@plt>:
    26c8:	add	ip, pc, #0, 12
    26cc:	add	ip, ip, #90112	; 0x16000
    26d0:	ldr	pc, [ip, #1956]!	; 0x7a4

000026d4 <BN_value_one@plt>:
    26d4:	add	ip, pc, #0, 12
    26d8:	add	ip, ip, #90112	; 0x16000
    26dc:	ldr	pc, [ip, #1948]!	; 0x79c

000026e0 <strtol@plt>:
    26e0:	add	ip, pc, #0, 12
    26e4:	add	ip, ip, #90112	; 0x16000
    26e8:	ldr	pc, [ip, #1940]!	; 0x794

000026ec <waitpid@plt>:
    26ec:	add	ip, pc, #0, 12
    26f0:	add	ip, ip, #90112	; 0x16000
    26f4:	ldr	pc, [ip, #1932]!	; 0x78c

000026f8 <__vsnprintf_chk@plt>:
    26f8:	add	ip, pc, #0, 12
    26fc:	add	ip, ip, #90112	; 0x16000
    2700:	ldr	pc, [ip, #1924]!	; 0x784

00002704 <BN_new@plt>:
    2704:			; <UNDEFINED> instruction: 0xe7fd4778
    2708:	add	ip, pc, #0, 12
    270c:	add	ip, ip, #90112	; 0x16000
    2710:	ldr	pc, [ip, #1912]!	; 0x778

00002714 <__vfprintf_chk@plt>:
    2714:	add	ip, pc, #0, 12
    2718:	add	ip, ip, #90112	; 0x16000
    271c:	ldr	pc, [ip, #1904]!	; 0x770

00002720 <BN_is_one@plt>:
    2720:			; <UNDEFINED> instruction: 0xe7fd4778
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #90112	; 0x16000
    272c:	ldr	pc, [ip, #1892]!	; 0x764

00002730 <EVP_sha1@plt>:
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #90112	; 0x16000
    2738:	ldr	pc, [ip, #1884]!	; 0x75c

0000273c <EVP_PKEY_CTX_free@plt>:
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #90112	; 0x16000
    2744:	ldr	pc, [ip, #1876]!	; 0x754

00002748 <ERR_error_string@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #90112	; 0x16000
    2750:	ldr	pc, [ip, #1868]!	; 0x74c

00002754 <EVP_CIPHER_CTX_set_key_length@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #90112	; 0x16000
    275c:	ldr	pc, [ip, #1860]!	; 0x744

00002760 <__snprintf_chk@plt>:
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #90112	; 0x16000
    2768:	ldr	pc, [ip, #1852]!	; 0x73c

0000276c <BN_get_rfc3526_prime_1536@plt>:
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #90112	; 0x16000
    2774:	ldr	pc, [ip, #1844]!	; 0x734

00002778 <fdopen@plt>:
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #90112	; 0x16000
    2780:	ldr	pc, [ip, #1836]!	; 0x72c

00002784 <EVP_CIPHER_CTX_new@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #90112	; 0x16000
    278c:	ldr	pc, [ip, #1828]!	; 0x724

00002790 <BN_CTX_new@plt>:
    2790:	add	ip, pc, #0, 12
    2794:	add	ip, ip, #90112	; 0x16000
    2798:	ldr	pc, [ip, #1820]!	; 0x71c

0000279c <__syslog_chk@plt>:
    279c:	add	ip, pc, #0, 12
    27a0:	add	ip, ip, #90112	; 0x16000
    27a4:	ldr	pc, [ip, #1812]!	; 0x714

000027a8 <strstr@plt>:
    27a8:	add	ip, pc, #0, 12
    27ac:	add	ip, ip, #90112	; 0x16000
    27b0:	ldr	pc, [ip, #1804]!	; 0x70c

000027b4 <close@plt>:
    27b4:	add	ip, pc, #0, 12
    27b8:	add	ip, ip, #90112	; 0x16000
    27bc:	ldr	pc, [ip, #1796]!	; 0x704

000027c0 <HMAC_CTX_free@plt>:
    27c0:	add	ip, pc, #0, 12
    27c4:	add	ip, ip, #90112	; 0x16000
    27c8:	ldr	pc, [ip, #1788]!	; 0x6fc

000027cc <EC_GROUP_get_order@plt>:
    27cc:	add	ip, pc, #0, 12
    27d0:	add	ip, ip, #90112	; 0x16000
    27d4:	ldr	pc, [ip, #1780]!	; 0x6f4

000027d8 <fwrite@plt>:
    27d8:	add	ip, pc, #0, 12
    27dc:	add	ip, ip, #90112	; 0x16000
    27e0:	ldr	pc, [ip, #1772]!	; 0x6ec

000027e4 <EC_POINT_mul@plt>:
    27e4:	add	ip, pc, #0, 12
    27e8:	add	ip, ip, #90112	; 0x16000
    27ec:	ldr	pc, [ip, #1764]!	; 0x6e4

000027f0 <EVP_PKEY_keygen@plt>:
    27f0:	add	ip, pc, #0, 12
    27f4:	add	ip, ip, #90112	; 0x16000
    27f8:	ldr	pc, [ip, #1756]!	; 0x6dc

000027fc <EVP_aes_256_cbc@plt>:
    27fc:	add	ip, pc, #0, 12
    2800:	add	ip, ip, #90112	; 0x16000
    2804:	ldr	pc, [ip, #1748]!	; 0x6d4

00002808 <EVP_des_ede3_cbc@plt>:
    2808:	add	ip, pc, #0, 12
    280c:	add	ip, ip, #90112	; 0x16000
    2810:	ldr	pc, [ip, #1740]!	; 0x6cc

00002814 <setvbuf@plt>:
    2814:			; <UNDEFINED> instruction: 0xe7fd4778
    2818:	add	ip, pc, #0, 12
    281c:	add	ip, ip, #90112	; 0x16000
    2820:	ldr	pc, [ip, #1728]!	; 0x6c0

00002824 <__ctype_b_loc@plt>:
    2824:	add	ip, pc, #0, 12
    2828:	add	ip, ip, #90112	; 0x16000
    282c:	ldr	pc, [ip, #1720]!	; 0x6b8

00002830 <BN_rshift@plt>:
    2830:	add	ip, pc, #0, 12
    2834:	add	ip, ip, #90112	; 0x16000
    2838:	ldr	pc, [ip, #1712]!	; 0x6b0

0000283c <__vsyslog_chk@plt>:
    283c:	add	ip, pc, #0, 12
    2840:	add	ip, ip, #90112	; 0x16000
    2844:	ldr	pc, [ip, #1704]!	; 0x6a8

00002848 <strdup@plt>:
    2848:			; <UNDEFINED> instruction: 0xe7fd4778
    284c:	add	ip, pc, #0, 12
    2850:	add	ip, ip, #90112	; 0x16000
    2854:	ldr	pc, [ip, #1692]!	; 0x69c

00002858 <malloc@plt>:
    2858:	add	ip, pc, #0, 12
    285c:	add	ip, ip, #90112	; 0x16000
    2860:	ldr	pc, [ip, #1684]!	; 0x694

00002864 <EVP_aes_128_cbc@plt>:
    2864:	add	ip, pc, #0, 12
    2868:	add	ip, ip, #90112	; 0x16000
    286c:	ldr	pc, [ip, #1676]!	; 0x68c

00002870 <__stack_chk_fail@plt>:
    2870:	add	ip, pc, #0, 12
    2874:	add	ip, ip, #90112	; 0x16000
    2878:	ldr	pc, [ip, #1668]!	; 0x684

0000287c <__fprintf_chk@plt>:
    287c:			; <UNDEFINED> instruction: 0xe7fd4778
    2880:	add	ip, pc, #0, 12
    2884:	add	ip, ip, #90112	; 0x16000
    2888:	ldr	pc, [ip, #1656]!	; 0x678

0000288c <fputc@plt>:
    288c:			; <UNDEFINED> instruction: 0xe7fd4778
    2890:	add	ip, pc, #0, 12
    2894:	add	ip, ip, #90112	; 0x16000
    2898:	ldr	pc, [ip, #1644]!	; 0x66c

0000289c <EVP_rc4@plt>:
    289c:	add	ip, pc, #0, 12
    28a0:	add	ip, ip, #90112	; 0x16000
    28a4:	ldr	pc, [ip, #1636]!	; 0x664

000028a8 <getcwd@plt>:
    28a8:	add	ip, pc, #0, 12
    28ac:	add	ip, ip, #90112	; 0x16000
    28b0:	ldr	pc, [ip, #1628]!	; 0x65c

000028b4 <DH_set0_key@plt>:
    28b4:	add	ip, pc, #0, 12
    28b8:	add	ip, ip, #90112	; 0x16000
    28bc:	ldr	pc, [ip, #1620]!	; 0x654

000028c0 <strtok_r@plt>:
    28c0:	add	ip, pc, #0, 12
    28c4:	add	ip, ip, #90112	; 0x16000
    28c8:	ldr	pc, [ip, #1612]!	; 0x64c

000028cc <DH_free@plt>:
    28cc:			; <UNDEFINED> instruction: 0xe7fd4778
    28d0:	add	ip, pc, #0, 12
    28d4:	add	ip, ip, #90112	; 0x16000
    28d8:	ldr	pc, [ip, #1600]!	; 0x640

000028dc <HMAC_Init_ex@plt>:
    28dc:	add	ip, pc, #0, 12
    28e0:	add	ip, ip, #90112	; 0x16000
    28e4:	ldr	pc, [ip, #1592]!	; 0x638

000028e8 <sleep@plt>:
    28e8:	add	ip, pc, #0, 12
    28ec:	add	ip, ip, #90112	; 0x16000
    28f0:	ldr	pc, [ip, #1584]!	; 0x630

000028f4 <memmove@plt>:
    28f4:	add	ip, pc, #0, 12
    28f8:	add	ip, ip, #90112	; 0x16000
    28fc:	ldr	pc, [ip, #1576]!	; 0x628

00002900 <OPENSSL_cleanse@plt>:
    2900:	add	ip, pc, #0, 12
    2904:	add	ip, ip, #90112	; 0x16000
    2908:	ldr	pc, [ip, #1568]!	; 0x620

0000290c <EVP_PKEY_derive_init@plt>:
    290c:	add	ip, pc, #0, 12
    2910:	add	ip, ip, #90112	; 0x16000
    2914:	ldr	pc, [ip, #1560]!	; 0x618

00002918 <BN_mod_add_quick@plt>:
    2918:	add	ip, pc, #0, 12
    291c:	add	ip, ip, #90112	; 0x16000
    2920:	ldr	pc, [ip, #1552]!	; 0x610

00002924 <EVP_CIPHER_CTX_free@plt>:
    2924:	add	ip, pc, #0, 12
    2928:	add	ip, ip, #90112	; 0x16000
    292c:	ldr	pc, [ip, #1544]!	; 0x608

00002930 <puts@plt>:
    2930:	add	ip, pc, #0, 12
    2934:	add	ip, ip, #90112	; 0x16000
    2938:	ldr	pc, [ip, #1536]!	; 0x600

0000293c <EVP_MD_CTX_free@plt>:
    293c:	add	ip, pc, #0, 12
    2940:	add	ip, ip, #90112	; 0x16000
    2944:	ldr	pc, [ip, #1528]!	; 0x5f8

00002948 <EVP_aes_192_cbc@plt>:
    2948:	add	ip, pc, #0, 12
    294c:	add	ip, ip, #90112	; 0x16000
    2950:	ldr	pc, [ip, #1520]!	; 0x5f0

00002954 <getpid@plt>:
    2954:	add	ip, pc, #0, 12
    2958:	add	ip, ip, #90112	; 0x16000
    295c:	ldr	pc, [ip, #1512]!	; 0x5e8

00002960 <EC_POINT_free@plt>:
    2960:			; <UNDEFINED> instruction: 0xe7fd4778
    2964:	add	ip, pc, #0, 12
    2968:	add	ip, ip, #90112	; 0x16000
    296c:	ldr	pc, [ip, #1500]!	; 0x5dc

00002970 <RAND_bytes@plt>:
    2970:	add	ip, pc, #0, 12
    2974:	add	ip, ip, #90112	; 0x16000
    2978:	ldr	pc, [ip, #1492]!	; 0x5d4

0000297c <AES_wrap_key@plt>:
    297c:	add	ip, pc, #0, 12
    2980:	add	ip, ip, #90112	; 0x16000
    2984:	ldr	pc, [ip, #1484]!	; 0x5cc

00002988 <closelog@plt>:
    2988:			; <UNDEFINED> instruction: 0xe7fd4778
    298c:	add	ip, pc, #0, 12
    2990:	add	ip, ip, #90112	; 0x16000
    2994:	ldr	pc, [ip, #1472]!	; 0x5c0

00002998 <EVP_PKEY_free@plt>:
    2998:	add	ip, pc, #0, 12
    299c:	add	ip, ip, #90112	; 0x16000
    29a0:	ldr	pc, [ip, #1464]!	; 0x5b8

000029a4 <fork@plt>:
    29a4:	add	ip, pc, #0, 12
    29a8:	add	ip, ip, #90112	; 0x16000
    29ac:	ldr	pc, [ip, #1456]!	; 0x5b0

000029b0 <HMAC_Final@plt>:
    29b0:	add	ip, pc, #0, 12
    29b4:	add	ip, ip, #90112	; 0x16000
    29b8:	ldr	pc, [ip, #1448]!	; 0x5a8

000029bc <EVP_CIPHER_CTX_set_padding@plt>:
    29bc:	add	ip, pc, #0, 12
    29c0:	add	ip, ip, #90112	; 0x16000
    29c4:	ldr	pc, [ip, #1440]!	; 0x5a0

000029c8 <BN_bn2bin@plt>:
    29c8:	add	ip, pc, #0, 12
    29cc:	add	ip, ip, #90112	; 0x16000
    29d0:	ldr	pc, [ip, #1432]!	; 0x598

000029d4 <BN_mod_exp@plt>:
    29d4:	add	ip, pc, #0, 12
    29d8:	add	ip, ip, #90112	; 0x16000
    29dc:	ldr	pc, [ip, #1424]!	; 0x590

000029e0 <EVP_md4@plt>:
    29e0:	add	ip, pc, #0, 12
    29e4:	add	ip, ip, #90112	; 0x16000
    29e8:	ldr	pc, [ip, #1416]!	; 0x588

000029ec <BN_rshift1@plt>:
    29ec:	add	ip, pc, #0, 12
    29f0:	add	ip, ip, #90112	; 0x16000
    29f4:	ldr	pc, [ip, #1408]!	; 0x580

000029f8 <EVP_sha512@plt>:
    29f8:	add	ip, pc, #0, 12
    29fc:	add	ip, ip, #90112	; 0x16000
    2a00:	ldr	pc, [ip, #1400]!	; 0x578

00002a04 <EVP_CipherUpdate@plt>:
    2a04:	add	ip, pc, #0, 12
    2a08:	add	ip, ip, #90112	; 0x16000
    2a0c:	ldr	pc, [ip, #1392]!	; 0x570

00002a10 <EVP_sha256@plt>:
    2a10:	add	ip, pc, #0, 12
    2a14:	add	ip, ip, #90112	; 0x16000
    2a18:	ldr	pc, [ip, #1384]!	; 0x568

00002a1c <fread@plt>:
    2a1c:	add	ip, pc, #0, 12
    2a20:	add	ip, ip, #90112	; 0x16000
    2a24:	ldr	pc, [ip, #1376]!	; 0x560

00002a28 <fcntl@plt>:
    2a28:	add	ip, pc, #0, 12
    2a2c:	add	ip, ip, #90112	; 0x16000
    2a30:	ldr	pc, [ip, #1368]!	; 0x558

00002a34 <strncmp@plt>:
    2a34:	add	ip, pc, #0, 12
    2a38:	add	ip, ip, #90112	; 0x16000
    2a3c:	ldr	pc, [ip, #1360]!	; 0x550

00002a40 <EC_POINT_is_on_curve@plt>:
    2a40:	add	ip, pc, #0, 12
    2a44:	add	ip, ip, #90112	; 0x16000
    2a48:	ldr	pc, [ip, #1352]!	; 0x548

00002a4c <gmtime@plt>:
    2a4c:	add	ip, pc, #0, 12
    2a50:	add	ip, ip, #90112	; 0x16000
    2a54:	ldr	pc, [ip, #1344]!	; 0x540

00002a58 <EC_KEY_set_asn1_flag@plt>:
    2a58:	add	ip, pc, #0, 12
    2a5c:	add	ip, ip, #90112	; 0x16000
    2a60:	ldr	pc, [ip, #1336]!	; 0x538

00002a64 <realloc@plt>:
    2a64:	add	ip, pc, #0, 12
    2a68:	add	ip, ip, #90112	; 0x16000
    2a6c:	ldr	pc, [ip, #1328]!	; 0x530

00002a70 <EVP_EncryptFinal_ex@plt>:
    2a70:	add	ip, pc, #0, 12
    2a74:	add	ip, ip, #90112	; 0x16000
    2a78:	ldr	pc, [ip, #1320]!	; 0x528

00002a7c <EVP_aes_128_ecb@plt>:
    2a7c:			; <UNDEFINED> instruction: 0xe7fd4778
    2a80:	add	ip, pc, #0, 12
    2a84:	add	ip, ip, #90112	; 0x16000
    2a88:	ldr	pc, [ip, #1308]!	; 0x51c

00002a8c <EC_POINT_add@plt>:
    2a8c:	add	ip, pc, #0, 12
    2a90:	add	ip, ip, #90112	; 0x16000
    2a94:	ldr	pc, [ip, #1300]!	; 0x514

00002a98 <EVP_DecryptUpdate@plt>:
    2a98:	add	ip, pc, #0, 12
    2a9c:	add	ip, ip, #90112	; 0x16000
    2aa0:	ldr	pc, [ip, #1292]!	; 0x50c

00002aa4 <AES_set_decrypt_key@plt>:
    2aa4:	add	ip, pc, #0, 12
    2aa8:	add	ip, ip, #90112	; 0x16000
    2aac:	ldr	pc, [ip, #1284]!	; 0x504

00002ab0 <setenv@plt>:
    2ab0:			; <UNDEFINED> instruction: 0xe7fd4778
    2ab4:	add	ip, pc, #0, 12
    2ab8:	add	ip, ip, #90112	; 0x16000
    2abc:	ldr	pc, [ip, #1272]!	; 0x4f8

00002ac0 <strcmp@plt>:
    2ac0:	add	ip, pc, #0, 12
    2ac4:	add	ip, ip, #90112	; 0x16000
    2ac8:	ldr	pc, [ip, #1264]!	; 0x4f0

00002acc <exit@plt>:
    2acc:	add	ip, pc, #0, 12
    2ad0:	add	ip, ip, #90112	; 0x16000
    2ad4:	ldr	pc, [ip, #1256]!	; 0x4e8

00002ad8 <__errno_location@plt>:
    2ad8:	add	ip, pc, #0, 12
    2adc:	add	ip, ip, #90112	; 0x16000
    2ae0:	ldr	pc, [ip, #1248]!	; 0x4e0

00002ae4 <EVP_rc2_ecb@plt>:
    2ae4:	add	ip, pc, #0, 12
    2ae8:	add	ip, ip, #90112	; 0x16000
    2aec:	ldr	pc, [ip, #1240]!	; 0x4d8

00002af0 <__cxa_finalize@plt>:
    2af0:	add	ip, pc, #0, 12
    2af4:	add	ip, ip, #90112	; 0x16000
    2af8:	ldr	pc, [ip, #1232]!	; 0x4d0

00002afc <EVP_EncryptInit_ex@plt>:
    2afc:	add	ip, pc, #0, 12
    2b00:	add	ip, ip, #90112	; 0x16000
    2b04:	ldr	pc, [ip, #1224]!	; 0x4c8

00002b08 <EVP_EncryptUpdate@plt>:
    2b08:	add	ip, pc, #0, 12
    2b0c:	add	ip, ip, #90112	; 0x16000
    2b10:	ldr	pc, [ip, #1216]!	; 0x4c0

00002b14 <BN_free@plt>:
    2b14:			; <UNDEFINED> instruction: 0xe7fd4778
    2b18:	add	ip, pc, #0, 12
    2b1c:	add	ip, ip, #90112	; 0x16000
    2b20:	ldr	pc, [ip, #1204]!	; 0x4b4

Disassembly of section .text:

00002b24 <.text>:
    2b24:	stmdacs	r1, {r0, r1, r2, r3, r6, r9, fp, lr}
    2b28:	ldrbtmi	r4, [sl], #-2895	; 0xfffff4b1
    2b2c:			; <UNDEFINED> instruction: 0xb09db5f0
    2b30:	mcrmi	8, 2, r5, cr14, cr3, {6}
    2b34:	tstls	fp, #1769472	; 0x1b0000
    2b38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b3c:	vqshl.u8	q10, q15, q0
    2b40:	stmdacs	r2, {r1, r7, pc}
    2b44:	subsle	r6, sp, ip, asr #16
    2b48:	strtmi	r6, [r8], -sp, lsl #17
    2b4c:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    2b50:	movweq	pc, #33184	; 0x81a0	; <UNPREDICTABLE>
    2b54:	blcs	dd4360 <BN_free@plt+0xdd184c>
    2b58:	strtmi	sp, [r8], -r8, asr #16
    2b5c:	ldc2l	0, cr15, [r6, #-0]
    2b60:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2b64:	strtmi	sp, [r0], -r8, asr #2
    2b68:			; <UNDEFINED> instruction: 0xf7ff4e41
    2b6c:			; <UNDEFINED> instruction: 0x4621ed5a
    2b70:	movwls	r2, #4896	; 0x1320
    2b74:	movwls	sl, #2819	; 0xb03
    2b78:	orrpl	pc, r0, #1325400064	; 0x4f000000
    2b7c:			; <UNDEFINED> instruction: 0x4602447e
    2b80:			; <UNDEFINED> instruction: 0xf0044628
    2b84:	ldmdami	fp!, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
    2b88:			; <UNDEFINED> instruction: 0xf7ff4478
    2b8c:	ldmdbmi	sl!, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2b90:	andcs	r4, r1, r2, lsr #12
    2b94:			; <UNDEFINED> instruction: 0xf10d4479
    2b98:			; <UNDEFINED> instruction: 0xf7ff040b
    2b9c:	ldmdbmi	r7!, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2ba0:	andcs	r4, r1, sl, lsr #12
    2ba4:			; <UNDEFINED> instruction: 0xf10d4479
    2ba8:			; <UNDEFINED> instruction: 0xf7ff052b
    2bac:	ldmdbmi	r4!, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2bb0:	ldrbtmi	r2, [r9], #-1
    2bb4:	bl	ff7c0bb8 <BN_free@plt+0xff7be0a4>
    2bb8:	svccs	0x0001f814
    2bbc:	andcs	r4, r1, r1, lsr r6
    2bc0:	bl	ff640bc4 <BN_free@plt+0xff63e0b0>
    2bc4:	mvnsle	r4, ip, lsr #5
    2bc8:			; <UNDEFINED> instruction: 0xf7ff200a
    2bcc:	stmdami	sp!, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2bd0:			; <UNDEFINED> instruction: 0xf7ff4478
    2bd4:	bmi	b3e694 <BN_free@plt+0xb3bb80>
    2bd8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2bdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2be0:	subsmi	r9, sl, fp, lsl fp
    2be4:			; <UNDEFINED> instruction: 0x4638d13b
    2be8:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    2bec:	strcs	r4, [r1, -r7, lsr #16]
    2bf0:			; <UNDEFINED> instruction: 0xf7ff4478
    2bf4:			; <UNDEFINED> instruction: 0xe7eeee9e
    2bf8:	strcs	r4, [r1, -r5, lsr #16]
    2bfc:			; <UNDEFINED> instruction: 0xf7ff4478
    2c00:			; <UNDEFINED> instruction: 0xe7e8ee98
    2c04:	stcge	8, cr4, [fp, #-140]	; 0xffffff74
    2c08:			; <UNDEFINED> instruction: 0xf7ff4478
    2c0c:	blmi	8be65c <BN_free@plt+0x8bbb48>
    2c10:	cmpcs	r0, r8, lsr #12
    2c14:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2c18:	bl	fe7c0c1c <BN_free@plt+0xfe7be108>
    2c1c:			; <UNDEFINED> instruction: 0xf89db1c8
    2c20:	andcs	r3, r0, #44	; 0x2c
    2c24:	rsbcs	pc, fp, sp, lsl #17
    2c28:	addle	r2, lr, r0, lsl #22
    2c2c:	and	r4, r3, sl, lsr #12
    2c30:	svccc	0x0001f812
    2c34:	addle	r2, r8, r0, lsl #22
    2c38:	svclt	0x00182b0a
    2c3c:	mvnsle	r2, sp, lsl #22
    2c40:	andsvc	r2, r3, r0, lsl #6
    2c44:	ldmdami	r5, {r0, r7, r8, r9, sl, sp, lr, pc}
    2c48:	ldrbtmi	r2, [r8], #-1793	; 0xfffff8ff
    2c4c:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
    2c50:	ldmdami	r3, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    2c54:	ldrbtmi	r2, [r8], #-1793	; 0xfffff8ff
    2c58:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    2c5c:			; <UNDEFINED> instruction: 0xf7ffe7bb
    2c60:	svclt	0x0000ee08
    2c64:	muleq	r1, r6, r1
    2c68:	andeq	r0, r0, r8, lsr #6
    2c6c:	andeq	r6, r1, r4, lsl #3
    2c70:	andeq	r5, r0, ip, asr r4
    2c74:	andeq	r5, r0, r4, lsr #8
    2c78:	andeq	r5, r0, r4, lsr #8
    2c7c:	andeq	r5, r0, r0, lsr #8
    2c80:	andeq	r5, r0, lr, lsl r4
    2c84:	andeq	r5, r0, r0, lsl r4
    2c88:	andeq	r6, r1, r6, ror #1
    2c8c:	andeq	r5, r0, r8, ror r3
    2c90:	muleq	r0, r0, r3
    2c94:	andeq	r5, r0, r4, lsr #6
    2c98:	andeq	r0, r0, ip, lsr #6
    2c9c:	andeq	r5, r0, lr, ror r2
    2ca0:	strdeq	r5, [r0], -r6
    2ca4:	bleq	3ede8 <BN_free@plt+0x3c2d4>
    2ca8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2cac:	strbtmi	fp, [sl], -r2, lsl #24
    2cb0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2cb4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2cb8:	ldrmi	sl, [sl], #776	; 0x308
    2cbc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2cc0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2cc4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2cc8:			; <UNDEFINED> instruction: 0xf85a4b06
    2ccc:	stmdami	r6, {r0, r1, ip, sp}
    2cd0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2cd4:	b	ff740cd8 <BN_free@plt+0xff73e1c4>
    2cd8:	b	fe440cdc <BN_free@plt+0xfe43e1c8>
    2cdc:	andeq	r5, r1, r8, ror #31
    2ce0:	andeq	r0, r0, r4, lsl r3
    2ce4:	andeq	r0, r0, r4, lsr #6
    2ce8:	andeq	r0, r0, r8, lsr r3
    2cec:	ldr	r3, [pc, #20]	; 2d08 <BN_free@plt+0x1f4>
    2cf0:	ldr	r2, [pc, #20]	; 2d0c <BN_free@plt+0x1f8>
    2cf4:	add	r3, pc, r3
    2cf8:	ldr	r2, [r3, r2]
    2cfc:	cmp	r2, #0
    2d00:	bxeq	lr
    2d04:	b	22f4 <__gmon_start__@plt>
    2d08:	andeq	r5, r1, r8, asr #31
    2d0c:	andeq	r0, r0, r8, lsl r3
    2d10:	blmi	1d4d30 <BN_free@plt+0x1d221c>
    2d14:	bmi	1d3efc <BN_free@plt+0x1d13e8>
    2d18:	addmi	r4, r3, #2063597568	; 0x7b000000
    2d1c:	andle	r4, r3, sl, ror r4
    2d20:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2d24:	ldrmi	fp, [r8, -r3, lsl #2]
    2d28:	svclt	0x00004770
    2d2c:	strdeq	r6, [r1], -ip
    2d30:	strdeq	r6, [r1], -r8
    2d34:	andeq	r5, r1, r4, lsr #31
    2d38:	andeq	r0, r0, ip, lsl r3
    2d3c:	stmdbmi	r9, {r3, fp, lr}
    2d40:	bmi	253f28 <BN_free@plt+0x251414>
    2d44:	bne	253f30 <BN_free@plt+0x25141c>
    2d48:	svceq	0x00cb447a
    2d4c:			; <UNDEFINED> instruction: 0x01a1eb03
    2d50:	andle	r1, r3, r9, asr #32
    2d54:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2d58:	ldrmi	fp, [r8, -r3, lsl #2]
    2d5c:	svclt	0x00004770
    2d60:	ldrdeq	r6, [r1], -r0
    2d64:	andeq	r6, r1, ip, asr #5
    2d68:	andeq	r5, r1, r8, ror pc
    2d6c:	andeq	r0, r0, r0, lsr #6
    2d70:	blmi	2b0198 <BN_free@plt+0x2ad684>
    2d74:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2d78:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2d7c:	blmi	271330 <BN_free@plt+0x26e81c>
    2d80:	ldrdlt	r5, [r3, -r3]!
    2d84:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2d88:			; <UNDEFINED> instruction: 0xf7ff6818
    2d8c:			; <UNDEFINED> instruction: 0xf7ffeeb2
    2d90:	blmi	1c2c94 <BN_free@plt+0x1c0180>
    2d94:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2d98:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2d9c:	muleq	r1, sl, r2
    2da0:	andeq	r5, r1, r8, asr #30
    2da4:	andeq	r0, r0, r4, lsr r3
    2da8:	andeq	r6, r1, sl, ror r2
    2dac:	andeq	r6, r1, sl, ror r2
    2db0:	svclt	0x0000e7c4
    2db4:	stmdavs	fp, {fp, sp, lr}
    2db8:	tstlt	fp, r0, lsl r1
    2dbc:	ldrbmi	r1, [r0, -r0, asr #21]!
    2dc0:	ldrbmi	r2, [r0, -r1]!
    2dc4:	rscscc	pc, pc, pc, asr #32
    2dc8:	svclt	0x00004770
    2dcc:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    2dd0:	bcs	26f940 <BN_free@plt+0x26ce2c>
    2dd4:			; <UNDEFINED> instruction: 0xf1a0d90d
    2dd8:	blcs	143b64 <BN_free@plt+0x141050>
    2ddc:			; <UNDEFINED> instruction: 0xf1a0d907
    2de0:	blcs	143aec <BN_free@plt+0x140fd8>
    2de4:	ldmdacc	r7!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    2de8:	rscscc	pc, pc, pc, asr #32
    2dec:	ldmdacc	r7, {r4, r5, r6, r8, r9, sl, lr}^
    2df0:			; <UNDEFINED> instruction: 0x46184770
    2df4:	svclt	0x00004770
    2df8:			; <UNDEFINED> instruction: 0x4601b510
    2dfc:			; <UNDEFINED> instruction: 0xf7ff7800
    2e00:	cdpne	15, 0, cr15, cr4, cr5, {7}
    2e04:	stmdavc	r8, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
    2e08:			; <UNDEFINED> instruction: 0xffe0f7ff
    2e0c:	blle	8ce14 <BN_free@plt+0x8a300>
    2e10:	andne	lr, r4, r0, asr #20
    2e14:			; <UNDEFINED> instruction: 0xf04fbd10
    2e18:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    2e1c:	mvnsmi	lr, sp, lsr #18
    2e20:			; <UNDEFINED> instruction: 0xf1001e4d
    2e24:			; <UNDEFINED> instruction: 0xf1000812
    2e28:	strmi	r0, [r6], -pc, lsl #14
    2e2c:	strtmi	r4, [r0], -r4, lsl #12
    2e30:			; <UNDEFINED> instruction: 0xffe2f7ff
    2e34:	blle	4ca648 <BN_free@plt+0x4c7b34>
    2e38:			; <UNDEFINED> instruction: 0xf80542bc
    2e3c:			; <UNDEFINED> instruction: 0xf1043f01
    2e40:	andle	r0, r8, r3, lsl #8
    2e44:	stccc	8, cr15, [r1], {20}
    2e48:	tstle	r9, sl, lsr fp
    2e4c:	mvnle	r4, r4, asr #10
    2e50:	pop	{r5, r9, sl, lr}
    2e54:			; <UNDEFINED> instruction: 0xf10681f0
    2e58:			; <UNDEFINED> instruction: 0x46200411
    2e5c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2e60:	strtmi	r2, [r0], -r0, lsl #8
    2e64:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2e68:			; <UNDEFINED> instruction: 0xf7ffb508
    2e6c:	blx	fec42dd0 <BN_free@plt+0xfec402bc>
    2e70:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    2e74:	sfmlt	f4, 4, [r8, #-256]	; 0xffffff00
    2e78:			; <UNDEFINED> instruction: 0x4615b5f8
    2e7c:			; <UNDEFINED> instruction: 0xf7ff461f
    2e80:	tstlt	r0, #820	; 0x334	; <UNPREDICTABLE>
    2e84:	strmi	r7, [r4], -r6, lsl #16
    2e88:			; <UNDEFINED> instruction: 0xf7ffb1ce
    2e8c:	stmdavs	r3, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
    2e90:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
    2e94:	ldrle	r0, [r2], #-1179	; 0xfffffb65
    2e98:	strteq	pc, [pc], -r6, lsr #3
    2e9c:	blx	fed8eaa4 <BN_free@plt+0xfed8bf90>
    2ea0:	b	14008c0 <BN_free@plt+0x13fddac>
    2ea4:	svclt	0x00081656
    2ea8:	cmnlt	r6, r0, lsl #12
    2eac:	strtmi	r1, [r9], -r0, ror #24
    2eb0:			; <UNDEFINED> instruction: 0xffb4f7ff
    2eb4:			; <UNDEFINED> instruction: 0xf080fab0
    2eb8:	submi	r0, r0, #64, 18	; 0x100000
    2ebc:			; <UNDEFINED> instruction: 0xf04fbdf8
    2ec0:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
    2ec4:	adchi	r6, fp, fp, lsr #32
    2ec8:			; <UNDEFINED> instruction: 0xf04fbdf8
    2ecc:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    2ed0:	cfstr32ne	mvfx11, [r5], {112}	; 0x70
    2ed4:			; <UNDEFINED> instruction: 0xf8151d8e
    2ed8:			; <UNDEFINED> instruction: 0xf7ff0c02
    2edc:	mcrne	15, 0, pc, cr4, cr7, {3}	; <UNPREDICTABLE>
    2ee0:			; <UNDEFINED> instruction: 0xf815db0e
    2ee4:	strcc	r0, [r2, #-3073]	; 0xfffff3ff
    2ee8:			; <UNDEFINED> instruction: 0xff70f7ff
    2eec:	b	10ca700 <BN_free@plt+0x10c7bec>
    2ef0:	blle	146f08 <BN_free@plt+0x1443f4>
    2ef4:	bleq	80f00 <BN_free@plt+0x7e3ec>
    2ef8:	strhle	r4, [ip, #33]!	; 0x21
    2efc:	ldcllt	0, cr2, [r0, #-0]
    2f00:	rscscc	pc, pc, pc, asr #32
    2f04:	svclt	0x0000bd70
    2f08:	cfstr32ne	mvfx11, [sp, #992]	; 0x3e0
    2f0c:	strmi	r4, [r4], -r6, lsl #12
    2f10:			; <UNDEFINED> instruction: 0xf1a07820
    2f14:	ldmdacs	sl!, {r0, r2, r3, r5, r8, r9}
    2f18:	blcs	72b80 <BN_free@plt+0x7006c>
    2f1c:			; <UNDEFINED> instruction: 0xf814d807
    2f20:			; <UNDEFINED> instruction: 0xf1a00f01
    2f24:	ldmdacs	sl!, {r0, r2, r3, r5, r8, r9}
    2f28:	blcs	72b90 <BN_free@plt+0x7007c>
    2f2c:			; <UNDEFINED> instruction: 0xf7ffd9f7
    2f30:	cdpne	15, 0, cr15, cr7, cr13, {2}
    2f34:	stmdavc	r0!, {r0, r2, r3, r8, r9, fp, ip, lr, pc}^
    2f38:			; <UNDEFINED> instruction: 0xf7ff3402
    2f3c:	cdpne	15, 0, cr15, cr3, cr7, {2}
    2f40:	b	10f9b64 <BN_free@plt+0x10f7050>
    2f44:			; <UNDEFINED> instruction: 0xf8011007
    2f48:	adcmi	r0, r9, #1024	; 0x400
    2f4c:	blne	fe8376d4 <BN_free@plt+0xfe834bc0>
    2f50:			; <UNDEFINED> instruction: 0xf04fbdf8
    2f54:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    2f58:	ldrblt	fp, [r0, #-410]!	; 0xfffffe66
    2f5c:	strmi	r1, [r4], -lr, lsl #17
    2f60:	and	r4, r3, sp, lsl #12
    2f64:	blcc	80f80 <BN_free@plt+0x7e46c>
    2f68:	andle	r4, r8, lr, lsr #5
    2f6c:	strcc	r4, [r2], #-1568	; 0xfffff9e0
    2f70:			; <UNDEFINED> instruction: 0xff42f7ff
    2f74:	ble	ffd4a788 <BN_free@plt+0xffd47c74>
    2f78:	rscscc	pc, pc, pc, asr #32
    2f7c:	andcs	fp, r0, r0, ror sp
    2f80:	andcs	fp, r0, r0, ror sp
    2f84:	svclt	0x00004770
    2f88:	mvnsmi	lr, sp, lsr #18
    2f8c:			; <UNDEFINED> instruction: 0x461f1e5c
    2f90:	movwcc	fp, #20622	; 0x508e
    2f94:	ldrmi	r4, [r6], -r8, lsl #13
    2f98:	svcpl	0x0001f814
    2f9c:	strdle	r2, [r4, -pc]!
    2fa0:			; <UNDEFINED> instruction: 0xd1f9429c
    2fa4:			; <UNDEFINED> instruction: 0xf04f7971
    2fa8:	ldmdbvc	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    2fac:	strdls	r7, [r6, -r4]
    2fb0:	andls	r7, r5, #11862016	; 0xb50000
    2fb4:	ldmdavc	r1!, {r1, r4, r5, r6, fp, ip, sp, lr}
    2fb8:	cfldrsmi	mvf9, [sp], {4}
    2fbc:	strcs	lr, [r2, #-2509]	; 0xfffff633
    2fc0:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    2fc4:	strls	r9, [r0], #-257	; 0xfffffeff
    2fc8:			; <UNDEFINED> instruction: 0xf7ff4641
    2fcc:	strmi	lr, [r0, #3018]	; 0xbca
    2fd0:			; <UNDEFINED> instruction: 0xf04fbf8c
    2fd4:			; <UNDEFINED> instruction: 0xf04f0800
    2fd8:	b	1604fe4 <BN_free@plt+0x16024d0>
    2fdc:	svclt	0x001873d0
    2fe0:	rscscc	pc, pc, pc, asr #32
    2fe4:	pop	{r1, r2, r3, ip, sp, pc}
    2fe8:	ldmdbvc	r4!, {r4, r5, r6, r7, r8, pc}^
    2fec:	mvnscc	pc, #79	; 0x4f
    2ff0:	ldmvc	r2!, {r0, r4, r5, r8, fp, ip, sp, lr}^
    2ff4:	strne	lr, [r5], #-2509	; 0xfffff633
    2ff8:	andls	r7, r4, #11862016	; 0xb50000
    2ffc:	ldmdavc	r4!, {r0, r9, sp}^
    3000:	stmib	sp, {r0, r4, r5, fp, ip, sp, lr}^
    3004:	tstls	r1, r2, lsl #10
    3008:	ldmdbvc	lr!, {r0, r6, r9, sl, lr}^
    300c:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    3010:	ldmdbvc	sp!, {sl, ip, pc}
    3014:	ldmvc	ip!, {r2, r3, r9, sl, ip, pc}^
    3018:	ldmvc	lr!, {r0, r1, r3, r8, sl, ip, pc}
    301c:	ldmdavc	sp!, {r1, r3, sl, ip, pc}^
    3020:	stmib	sp, {r2, r3, r4, r5, fp, ip, sp, lr}^
    3024:	strls	r5, [r7], #-1544	; 0xfffff9f8
    3028:	bl	fe6c102c <BN_free@plt+0xfe6be518>
    302c:	svclt	0x0000e7cf
    3030:	andeq	r5, r0, lr, asr r0
    3034:	ldrdeq	r4, [r0], -r6
    3038:	strle	r2, [ip], #-2305	; 0xfffff6ff
    303c:	and	r4, r1, r1, lsl #8
    3040:	strle	r2, [r8], #-2562	; 0xfffff5fe
    3044:			; <UNDEFINED> instruction: 0xf811460a
    3048:	bne	492454 <BN_free@plt+0x48f940>
    304c:	sbcslt	r3, fp, #67108864	; 0x4000000
    3050:	blcs	1f084 <BN_free@plt+0x1c570>
    3054:			; <UNDEFINED> instruction: 0x4770d0f4
    3058:	andsle	r3, r5, r1, lsl #18
    305c:	strmi	fp, [r1], #-1072	; 0xfffffbd0
    3060:	streq	pc, [r8, #-450]	; 0xfffffe3e
    3064:	stccc	8, cr15, [r1, #-68]	; 0xffffffbc
    3068:	stmdavc	ip, {r3, r7, r9, lr}^
    306c:	vpmax.u8	d15, d5, d3
    3070:	vst1.16	{d15-d16}, [r2], r4
    3074:	movweq	lr, #19011	; 0x4a43
    3078:	mvnsle	r7, fp, asr #32
    307c:	ldclt	8, cr7, [r0], #-12
    3080:	vpmax.s8	<illegal reg q7.5>, q1, <illegal reg q1.5>
    3084:	ldrbmi	r7, [r0, -r2]!
    3088:	blx	10e109c <BN_free@plt+0x10de588>
    308c:	andvc	pc, r2, r2, lsl #4
    3090:	svclt	0x00004770
    3094:	blmi	5d58f4 <BN_free@plt+0x5d2de0>
    3098:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    309c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    30a0:	stmdage	r1, {r2, r9, sl, lr}
    30a4:	movwls	r6, #14363	; 0x381b
    30a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    30ac:			; <UNDEFINED> instruction: 0xf9d0f002
    30b0:	vadd.i8	d25, d1, d2
    30b4:	stcls	3, cr0, [r1, #-796]	; 0xfffffce4
    30b8:	rscsmi	pc, sp, #1325400064	; 0x4f000000
    30bc:	adccc	pc, sl, #200, 4	; 0x8000000c
    30c0:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    30c4:	bl	459d0 <BN_free@plt+0x42ebc>
    30c8:	strtmi	r1, [sl], #-336	; 0xfffffeb0
    30cc:	eorvs	fp, r2, r2, lsl sl
    30d0:	bmi	249a44 <BN_free@plt+0x246f30>
    30d4:	rsbvs	fp, r3, fp, lsl sl
    30d8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    30dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    30e0:	subsmi	r9, sl, r3, lsl #22
    30e4:	andlt	sp, r5, r1, lsl #2
    30e8:			; <UNDEFINED> instruction: 0xf7ffbd30
    30ec:	svclt	0x0000ebc2
    30f0:	andeq	r5, r1, r8, lsr #24
    30f4:	andeq	r0, r0, r8, lsr #6
    30f8:	andeq	r5, r1, r6, ror #23
    30fc:	bmi	5b0134 <BN_free@plt+0x5ad620>
    3100:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    3104:	addlt	fp, r5, r0, lsr r5
    3108:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    310c:			; <UNDEFINED> instruction: 0xf04f9303
    3110:	blls	203d18 <BN_free@plt+0x201204>
    3114:	andcs	fp, r0, r9, ror #18
    3118:	blmi	415964 <BN_free@plt+0x412e50>
    311c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3120:	blls	dd190 <BN_free@plt+0xda67c>
    3124:	tstle	r5, sl, asr r0
    3128:	pop	{r0, r2, ip, sp, pc}
    312c:	andlt	r4, r2, r0, lsr r0
    3130:	stcge	7, cr4, [r9, #-448]	; 0xfffffe40
    3134:	andcs	r9, r1, #0, 6
    3138:	mvnscc	pc, #79	; 0x4f
    313c:	strmi	r9, [ip], -r1, lsl #10
    3140:			; <UNDEFINED> instruction: 0xf7ff9502
    3144:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    3148:	adcmi	sp, r0, #234496	; 0x39400
    314c:			; <UNDEFINED> instruction: 0xf104bf28
    3150:			; <UNDEFINED> instruction: 0xe7e130ff
    3154:	bl	fe341158 <BN_free@plt+0xfe33e644>
    3158:			; <UNDEFINED> instruction: 0x00015bbe
    315c:	andeq	r0, r0, r8, lsr #6
    3160:	andeq	r5, r1, r4, lsr #23
    3164:	svcmi	0x00f0e92d
    3168:			; <UNDEFINED> instruction: 0xf89db085
    316c:	cmnlt	r9, #56	; 0x38
    3170:			; <UNDEFINED> instruction: 0xb3bb4683
    3174:	ldrsbtge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3178:	mcrne	8, 2, r1, cr7, cr0, {6}
    317c:	stmdbeq	r1, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
    3180:	mrcne	4, 2, r4, cr6, cr10, {7}
    3184:	and	r4, r2, sp, asr r6
    3188:	strmi	r4, [r5], #-702	; 0xfffffd42
    318c:			; <UNDEFINED> instruction: 0xf816d022
    3190:	bl	fea4ed9c <BN_free@plt+0xfea4c288>
    3194:			; <UNDEFINED> instruction: 0xf04f0405
    3198:			; <UNDEFINED> instruction: 0x462833ff
    319c:			; <UNDEFINED> instruction: 0xf8cd4621
    31a0:	andls	r8, r1, #8
    31a4:			; <UNDEFINED> instruction: 0xf8cd2201
    31a8:			; <UNDEFINED> instruction: 0xf7ffa000
    31ac:	addmi	lr, r4, #892928	; 0xda000
    31b0:	strcs	fp, [r0], #-3980	; 0xfffff074
    31b4:	b	150c1c0 <BN_free@plt+0x15096ac>
    31b8:	ldrdle	r7, [r5], #48	; 0x30	; <UNPREDICTABLE>
    31bc:	andeq	lr, fp, r5, lsr #23
    31c0:			; <UNDEFINED> instruction: 0xf8092300
    31c4:	andlt	r3, r5, r1, lsl #24
    31c8:	svchi	0x00f0e8bd
    31cc:	andlt	r4, r5, r8, lsl #12
    31d0:	svchi	0x00f0e8bd
    31d4:	andeq	lr, fp, r5, lsr #23
    31d8:			; <UNDEFINED> instruction: 0xf8052300
    31dc:	andlt	r3, r5, r1, lsl #24
    31e0:	svchi	0x00f0e8bd
    31e4:	ldrmi	r4, [r8], -r5, lsl #12
    31e8:	svclt	0x0000e7f6
    31ec:	andeq	r4, r0, r0, asr #29
    31f0:	push	{r0, r4, r5, r6, r8, r9, ip, sp, pc}
    31f4:	bl	151bc <BN_free@plt+0x126a8>
    31f8:	addlt	r0, r2, r1, lsl #18
    31fc:	orrlt	r4, fp, #128, 12	; 0x8000000
    3200:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3204:	ldmdane	r6, {r3, r4, r6, r9, sl, fp, ip}
    3208:	ldrbtmi	r1, [sl], #3669	; 0xe55
    320c:	and	r4, r2, r4, asr #12
    3210:	strmi	r4, [r4], #-693	; 0xfffffd4b
    3214:			; <UNDEFINED> instruction: 0xf815d01e
    3218:	bl	fea46e24 <BN_free@plt+0xfea44310>
    321c:			; <UNDEFINED> instruction: 0xf04f0704
    3220:	andcs	r3, r1, #-67108861	; 0xfc000003
    3224:			; <UNDEFINED> instruction: 0xf8cd4639
    3228:	andls	sl, r1, r0
    322c:			; <UNDEFINED> instruction: 0xf7ff4620
    3230:	addmi	lr, r7, #152, 20	; 0x98000
    3234:	strcs	fp, [r0, -ip, lsl #31]
    3238:	b	15cce44 <BN_free@plt+0x15ca330>
    323c:	ldrdle	r7, [r7], #48	; 0x30	; <UNPREDICTABLE>
    3240:	andeq	lr, r8, r4, lsr #23
    3244:			; <UNDEFINED> instruction: 0xf8092300
    3248:	andlt	r3, r2, r1, lsl #24
    324c:			; <UNDEFINED> instruction: 0x87f0e8bd
    3250:	ldrbmi	r4, [r0, -r8, lsl #12]!
    3254:	andeq	lr, r8, r4, lsr #23
    3258:			; <UNDEFINED> instruction: 0xf8092300
    325c:	andlt	r3, r2, r1, lsl #24
    3260:			; <UNDEFINED> instruction: 0x87f0e8bd
    3264:			; <UNDEFINED> instruction: 0xe7f74618
    3268:	andeq	r4, r0, lr, asr #27
    326c:	push	{r0, r4, r5, r6, r8, r9, ip, sp, pc}
    3270:	bl	15238 <BN_free@plt+0x12724>
    3274:	addlt	r0, r2, r1, lsl #18
    3278:	orrlt	r4, fp, #128, 12	; 0x8000000
    327c:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3280:	ldmdane	r6, {r3, r4, r6, r9, sl, fp, ip}
    3284:	ldrbtmi	r1, [sl], #3669	; 0xe55
    3288:	and	r4, r2, r4, asr #12
    328c:	strmi	r4, [r4], #-693	; 0xfffffd4b
    3290:			; <UNDEFINED> instruction: 0xf815d01e
    3294:	bl	fea46ea0 <BN_free@plt+0xfea4438c>
    3298:			; <UNDEFINED> instruction: 0xf04f0704
    329c:	andcs	r3, r1, #-67108861	; 0xfc000003
    32a0:			; <UNDEFINED> instruction: 0xf8cd4639
    32a4:	andls	sl, r1, r0
    32a8:			; <UNDEFINED> instruction: 0xf7ff4620
    32ac:	addmi	lr, r7, #368640	; 0x5a000
    32b0:	strcs	fp, [r0, -ip, lsl #31]
    32b4:	b	15ccec0 <BN_free@plt+0x15ca3ac>
    32b8:	ldrdle	r7, [r7], #48	; 0x30	; <UNPREDICTABLE>
    32bc:	andeq	lr, r8, r4, lsr #23
    32c0:			; <UNDEFINED> instruction: 0xf8092300
    32c4:	andlt	r3, r2, r1, lsl #24
    32c8:			; <UNDEFINED> instruction: 0x87f0e8bd
    32cc:	ldrbmi	r4, [r0, -r8, lsl #12]!
    32d0:	andeq	lr, r8, r4, lsr #23
    32d4:			; <UNDEFINED> instruction: 0xf8092300
    32d8:	andlt	r3, r2, r1, lsl #24
    32dc:			; <UNDEFINED> instruction: 0x87f0e8bd
    32e0:			; <UNDEFINED> instruction: 0xe7f74618
    32e4:	andeq	r4, r0, r2, asr #27
    32e8:	mvnsmi	lr, sp, lsr #18
    32ec:	addlt	r1, r2, r7, asr #16
    32f0:	cmnlt	fp, #4, 12	; 0x400000
    32f4:	addmi	r1, pc, #1, 26	; 0x40
    32f8:			; <UNDEFINED> instruction: 0xf8dfd92a
    32fc:	ldrmi	r8, [r3], #-212	; 0xffffff2c
    3300:	mrcne	14, 2, r1, cr14, cr5, {2}
    3304:			; <UNDEFINED> instruction: 0xf81544f8
    3308:	blcs	892f14 <BN_free@plt+0x890400>
    330c:	blcs	239474 <BN_free@plt+0x236960>
    3310:			; <UNDEFINED> instruction: 0xf1a3d943
    3314:	bcs	643b40 <BN_free@plt+0x64102c>
    3318:	ldm	pc, {r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    331c:	cdpcs	0, 3, cr15, cr6, cr2, {0}
    3320:	mcrcc	14, 1, r3, cr6, cr14, {1}
    3324:	mrccc	14, 1, r3, cr14, cr14, {1}
    3328:	mrccc	14, 1, r3, cr14, cr14, {1}
    332c:	mrccc	14, 1, r3, cr14, cr14, {1}
    3330:	mrccc	14, 1, r3, cr14, cr14, {0}
    3334:	ldceq	14, cr3, [lr, #-248]!	; 0xffffff08
    3338:	subscs	r4, ip, #36700160	; 0x2300000
    333c:	blcs	c1350 <BN_free@plt+0xbe83c>
    3340:	rsbvc	r2, r2, r2, lsr #4
    3344:	adcsmi	r4, r5, #28, 12	; 0x1c00000
    3348:	stcne	0, cr13, [r3, #-8]!
    334c:	ldmle	sl, {r0, r1, r2, r3, r4, r7, r9, lr}^
    3350:	eorvc	r2, r3, r0, lsl #6
    3354:	pop	{r1, ip, sp, pc}
    3358:			; <UNDEFINED> instruction: 0x462381f0
    335c:			; <UNDEFINED> instruction: 0xf803225c
    3360:	rsbcs	r2, r5, #2048	; 0x800
    3364:	ldrmi	r7, [ip], -r2, rrx
    3368:	strtmi	lr, [r3], -sp, ror #15
    336c:			; <UNDEFINED> instruction: 0xf803225c
    3370:	rsbscs	r2, r2, #2048	; 0x800
    3374:	ldrmi	r7, [ip], -r2, rrx
    3378:	strtmi	lr, [r3], -r5, ror #15
    337c:			; <UNDEFINED> instruction: 0xf803225c
    3380:	rsbcs	r2, lr, #2048	; 0x800
    3384:	ldrmi	r7, [ip], -r2, rrx
    3388:			; <UNDEFINED> instruction: 0x4623e7dd
    338c:			; <UNDEFINED> instruction: 0xf803225c
    3390:	rsbscs	r2, r4, #2048	; 0x800
    3394:	ldrmi	r7, [ip], -r2, rrx
    3398:			; <UNDEFINED> instruction: 0xf1a3e7d5
    339c:	bcs	1783c24 <BN_free@plt+0x1781110>
    33a0:			; <UNDEFINED> instruction: 0xf804bf98
    33a4:	stmible	lr, {r0, r8, r9, fp, ip, sp}^
    33a8:			; <UNDEFINED> instruction: 0x46201b39
    33ac:	andcs	r9, r1, #67108864	; 0x4000000
    33b0:	mvnscc	pc, #79	; 0x4f
    33b4:	andhi	pc, r0, sp, asr #17
    33b8:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33bc:	strb	r4, [r2, r4, lsl #8]
    33c0:	mvnle	r2, ip, asr fp
    33c4:			; <UNDEFINED> instruction: 0xf8024622
    33c8:	rsbvc	r3, r3, r2, lsl #22
    33cc:			; <UNDEFINED> instruction: 0xe7ba4614
    33d0:	andeq	r4, r0, ip, asr #26
    33d4:	svcmi	0x00f8e92d
    33d8:	ldmdavc	r4, {r1, r7, r9, sl, lr}
    33dc:	stccs	6, cr4, [r0], {137}	; 0x89
    33e0:	addhi	pc, sp, r0
    33e4:	vmla.i8	d18, d0, d1
    33e8:	mrrccs	0, 8, r8, ip, cr10
    33ec:			; <UNDEFINED> instruction: 0xf04f4615
    33f0:			; <UNDEFINED> instruction: 0xf1050600
    33f4:			; <UNDEFINED> instruction: 0xf04f0801
    33f8:			; <UNDEFINED> instruction: 0xf04f0701
    33fc:			; <UNDEFINED> instruction: 0xf04f011b
    3400:			; <UNDEFINED> instruction: 0xf04f0209
    3404:			; <UNDEFINED> instruction: 0xf04f030d
    3408:	andle	r0, sp, sl, lsl #22
    340c:	andmi	pc, r6, sl, lsl #16
    3410:	stmdavc	ip!, {r1, r2, r3, r4, r5, r9, sl, lr}^
    3414:	rsbsle	r2, r3, r0, lsl #24
    3418:	strbmi	r1, [pc, #-3191]	; 27a9 <strstr@plt+0x1>
    341c:	lfmcs	f5, 3, [ip], {112}	; 0x70
    3420:			; <UNDEFINED> instruction: 0xf1054645
    3424:	mvnsle	r0, r1, lsl #16
    3428:	ldclcs	8, cr7, [r8], #-432	; 0xfffffe50
    342c:	mrrccs	8, 15, sp, fp, cr4
    3430:			; <UNDEFINED> instruction: 0xf1a4d944
    3434:	ldmdacs	ip, {r2, r3, r4, r6}
    3438:	vadd.i8	<illegal reg q6.5>, <illegal reg q15.5>, q15
    343c:			; <UNDEFINED> instruction: 0xf85c0c0c
    3440:	strmi	r0, [r4], #32
    3444:	svclt	0x00004760
    3448:	andeq	r0, r0, r3, lsr #2
    344c:			; <UNDEFINED> instruction: 0xffffffd1
    3450:			; <UNDEFINED> instruction: 0xffffffd1
    3454:			; <UNDEFINED> instruction: 0xffffffd1
    3458:			; <UNDEFINED> instruction: 0xffffffd1
    345c:			; <UNDEFINED> instruction: 0xffffffd1
    3460:			; <UNDEFINED> instruction: 0xffffffd1
    3464:			; <UNDEFINED> instruction: 0xffffffd1
    3468:			; <UNDEFINED> instruction: 0xffffffd1
    346c:	andeq	r0, r0, r5, lsl r1
    3470:			; <UNDEFINED> instruction: 0xffffffd1
    3474:			; <UNDEFINED> instruction: 0xffffffd1
    3478:			; <UNDEFINED> instruction: 0xffffffd1
    347c:			; <UNDEFINED> instruction: 0xffffffd1
    3480:			; <UNDEFINED> instruction: 0xffffffd1
    3484:			; <UNDEFINED> instruction: 0xffffffd1
    3488:			; <UNDEFINED> instruction: 0xffffffd1
    348c:			; <UNDEFINED> instruction: 0xffffffd1
    3490:	andeq	r0, r0, r7, lsl #2
    3494:			; <UNDEFINED> instruction: 0xffffffd1
    3498:			; <UNDEFINED> instruction: 0xffffffd1
    349c:			; <UNDEFINED> instruction: 0xffffffd1
    34a0:	strdeq	r0, [r0], -r9
    34a4:			; <UNDEFINED> instruction: 0xffffffd1
    34a8:	andeq	r0, r0, fp, ror #1
    34ac:			; <UNDEFINED> instruction: 0xffffffd1
    34b0:			; <UNDEFINED> instruction: 0xffffffd1
    34b4:			; <UNDEFINED> instruction: 0xffffffd1
    34b8:	andeq	r0, r0, r9, asr #1
    34bc:	subsle	r2, sp, r2, lsr #24
    34c0:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    34c4:			; <UNDEFINED> instruction: 0xf08cfa5f
    34c8:	stmiale	r3!, {r0, r1, r2, fp, sp}
    34cc:	ldmdacc	r0!, {r3, r5, r7, fp, ip, sp, lr}
    34d0:	sfmcs	f3, 1, [r7], {196}	; 0xc4
    34d4:	stmiavc	ip!, {r1, r3, r5, r6, fp, ip, lr, pc}^
    34d8:	vstmiaeq	ip, {d30-d29}
    34dc:	stmdaeq	r3, {r0, r2, r8, ip, sp, lr, pc}
    34e0:	eorseq	pc, r0, r4, lsr #3
    34e4:	sfmcs	f3, 1, [r7], {196}	; 0xc4
    34e8:			; <UNDEFINED> instruction: 0xf105bf9c
    34ec:	bl	5504 <BN_free@plt+0x29f0>
    34f0:			; <UNDEFINED> instruction: 0xf80a0ccc
    34f4:	ldrtmi	ip, [lr], -r6
    34f8:	mulmi	r0, r8, r8
    34fc:	strcs	lr, [r0], -sl, lsl #15
    3500:			; <UNDEFINED> instruction: 0x463045b1
    3504:	movwcs	fp, #3972	; 0xf84
    3508:	andcc	pc, r6, sl, lsl #16
    350c:	svchi	0x00f8e8bd
    3510:	stmdaeq	r2, {r0, r2, r8, ip, sp, lr, pc}
    3514:			; <UNDEFINED> instruction: 0xf7ff4640
    3518:	tstcs	fp, pc, ror #24	; <UNPREDICTABLE>
    351c:	movwcs	r2, #53769	; 0xd209
    3520:	blle	c8d528 <BN_free@plt+0xc8aa14>
    3524:	andeq	pc, r6, sl, lsl #16
    3528:	stmdaeq	r4, {r0, r2, r8, ip, sp, lr, pc}
    352c:	ldrtmi	r7, [lr], -ip, lsr #18
    3530:			; <UNDEFINED> instruction: 0xf80ae770
    3534:			; <UNDEFINED> instruction: 0xf1052006
    3538:	stmiavc	ip!, {r1, fp}
    353c:			; <UNDEFINED> instruction: 0xe769463e
    3540:	andcc	pc, r6, sl, lsl #16
    3544:	stmdaeq	r2, {r0, r2, r8, ip, sp, lr, pc}
    3548:	ldrtmi	r7, [lr], -ip, lsr #17
    354c:			; <UNDEFINED> instruction: 0xf80ae762
    3550:			; <UNDEFINED> instruction: 0xf105b006
    3554:	stmiavc	ip!, {r1, fp}
    3558:	smmlar	fp, lr, r6, r4
    355c:	andne	pc, r6, sl, lsl #16
    3560:	stmdaeq	r2, {r0, r2, r8, ip, sp, lr, pc}
    3564:	ldrtmi	r7, [lr], -ip, lsr #17
    3568:			; <UNDEFINED> instruction: 0xf04fe754
    356c:			; <UNDEFINED> instruction: 0xf105005c
    3570:			; <UNDEFINED> instruction: 0xf80a0802
    3574:	ldrtmi	r0, [lr], -r6
    3578:	strb	r7, [fp, -ip, lsr #17]
    357c:	andmi	pc, r6, sl, lsl #16
    3580:	stmdaeq	r2, {r0, r2, r8, ip, sp, lr, pc}
    3584:	ldrtmi	r7, [lr], -ip, lsr #17
    3588:	stmiavc	ip!, {r2, r6, r8, r9, sl, sp, lr, pc}
    358c:			; <UNDEFINED> instruction: 0xf7ff4620
    3590:	tstcs	fp, sp, lsl ip	; <UNPREDICTABLE>
    3594:	movwcs	r2, #53769	; 0xd209
    3598:			; <UNDEFINED> instruction: 0xf6ff2800
    359c:			; <UNDEFINED> instruction: 0xf80aaf3b
    35a0:			; <UNDEFINED> instruction: 0xf1050006
    35a4:	stmiavc	ip!, {r0, r1, fp}^
    35a8:			; <UNDEFINED> instruction: 0xe733463e
    35ac:	stmdaeq	r2, {r0, r2, r8, ip, sp, lr, pc}
    35b0:	andgt	pc, r6, sl, lsl #16
    35b4:			; <UNDEFINED> instruction: 0xf898463e
    35b8:	str	r4, [fp, -r0]!
    35bc:	strlt	r4, [r8, #-1538]	; 0xfffff9fe
    35c0:	stmdami	r6, {r6, r8, ip, sp, pc}
    35c4:	orrcs	r4, r1, fp, lsl #12
    35c8:			; <UNDEFINED> instruction: 0xf7ff4478
    35cc:	stmdami	r4, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    35d0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    35d4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    35d8:			; <UNDEFINED> instruction: 0xe7f87018
    35dc:	andeq	r5, r1, ip, asr #20
    35e0:	andeq	r5, r1, r4, asr #20
    35e4:	andeq	r5, r1, lr, lsr sl
    35e8:	svclt	0x00004770
    35ec:	strmi	fp, [r1], #-353	; 0xfffffe9f
    35f0:	cdpne	8, 4, cr3, cr10, cr1, {0}
    35f4:	addsmi	lr, r0, #1
    35f8:			; <UNDEFINED> instruction: 0xf810d006
    35fc:	blcc	813208 <BN_free@plt+0x8106f4>
    3600:	ldmible	r8!, {r1, r2, r3, r4, r6, r8, r9, fp, sp}^
    3604:	ldrbmi	r2, [r0, -r1]!
    3608:	ldrbmi	r2, [r0, -r0]!
    360c:	orrlt	r4, r9, r3, lsl #12
    3610:	blcc	54638 <BN_free@plt+0x51b24>
    3614:	and	r1, r1, r2, asr #28
    3618:	mulle	sl, r3, r2
    361c:	svceq	0x0001f813
    3620:	svclt	0x0018287f
    3624:	svclt	0x0094281f
    3628:	andcs	r2, r0, r1
    362c:	strdcs	sp, [r1], -r4
    3630:			; <UNDEFINED> instruction: 0x47704770
    3634:	ldrbmi	r4, [r0, -r8, lsl #12]!
    3638:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}
    363c:			; <UNDEFINED> instruction: 0xf810e008
    3640:			; <UNDEFINED> instruction: 0xb12b3f01
    3644:	svclt	0x00182b0d
    3648:	mvnsle	r2, sl, lsl #22
    364c:	ldrbmi	r2, [r0, -r1]!
    3650:			; <UNDEFINED> instruction: 0x47704618
    3654:	mvnsmi	lr, sp, lsr #18
    3658:			; <UNDEFINED> instruction: 0x460d4617
    365c:	tstcs	r0, sl, lsl #12
    3660:			; <UNDEFINED> instruction: 0x8018f8dd
    3664:			; <UNDEFINED> instruction: 0x4606461c
    3668:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    366c:	adcmi	fp, r5, #1543503872	; 0x5c000000
    3670:	ldmdble	r7, {r0, r3, r4, r5, r9, sl, lr}
    3674:	ldrtmi	r4, [r0], -r2, lsr #12
    3678:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    367c:			; <UNDEFINED> instruction: 0xf1b84627
    3680:	andle	r0, ip, r0, lsl #30
    3684:	ldmdbne	r0!, {r0, r1, r2, r8, r9, fp, ip, pc}
    3688:	adcmi	r1, pc, #15138816	; 0xe70000
    368c:	blne	ab3340 <BN_free@plt+0xab082c>
    3690:	strbmi	r9, [r1], -r7, lsl #20
    3694:	svclt	0x00284641
    3698:			; <UNDEFINED> instruction: 0xf7fe462f
    369c:	shsub8mi	lr, r8, r8
    36a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    36a4:			; <UNDEFINED> instruction: 0x462a4630
    36a8:			; <UNDEFINED> instruction: 0xf7fe462f
    36ac:	shsub8mi	lr, r8, r0
    36b0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    36b4:			; <UNDEFINED> instruction: 0xe7e1463c
    36b8:			; <UNDEFINED> instruction: 0x4606b570
    36bc:	cmplt	r8, r5, lsl #12
    36c0:	strmi	r1, [ip], -r8, asr #24
    36c4:	stmia	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    36c8:			; <UNDEFINED> instruction: 0xb1284605
    36cc:			; <UNDEFINED> instruction: 0x46224631
    36d0:	svc	0x00dcf7fe
    36d4:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    36d8:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    36dc:	mvnsmi	lr, #737280	; 0xb4000
    36e0:	stmdavc	r1, {r0, r3, r7, r9, sl, lr}
    36e4:	strmi	fp, [r4], -r3, lsl #1
    36e8:	subsle	r2, r4, r2, lsr #18
    36ec:	eorle	r2, r0, r0, asr r9
    36f0:			; <UNDEFINED> instruction: 0xf7fe4620
    36f4:	bfieq	lr, r6, (invalid: 31:3)
    36f8:	stmdaeq	r6, {r1, r2, r3, r4, r5, sl, ip, lr, pc}^
    36fc:			; <UNDEFINED> instruction: 0xf7ff1c70
    3700:	strmi	lr, [r0], ip, lsr #17
    3704:	cdpcs	3, 0, cr11, cr0, cr0, {6}
    3708:	bl	137800 <BN_free@plt+0x134cec>
    370c:	strmi	r0, [r5], -r6, asr #14
    3710:	adcsmi	lr, ip, #3
    3714:	blcc	81730 <BN_free@plt+0x7ec1c>
    3718:			; <UNDEFINED> instruction: 0x4620d034
    371c:			; <UNDEFINED> instruction: 0xf7ff3402
    3720:	vmlsne.f64	d15, d3, d27
    3724:			; <UNDEFINED> instruction: 0x4640daf5
    3728:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    372c:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3730:	stmdavc	r1, {r2, r5, sp, lr, pc}^
    3734:	bicsle	r2, fp, r2, lsr #18
    3738:	strtmi	r3, [r0], -r2, lsl #8
    373c:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    3740:	stmdavc	r3, {r4, r6, r7, r8, ip, sp, pc}^
    3744:	blne	171e58 <BN_free@plt+0x16f344>
    3748:	strtmi	r4, [r9], -r0, lsr #12
    374c:			; <UNDEFINED> instruction: 0xffb4f7ff
    3750:	orrlt	r4, r8, r4, lsl #12
    3754:	tstls	r1, r9, ror #24
    3758:			; <UNDEFINED> instruction: 0xf7ff4608
    375c:	stmdbls	r1, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    3760:	cmplt	r0, #128, 12	; 0x8000000
    3764:			; <UNDEFINED> instruction: 0xf7ff4622
    3768:			; <UNDEFINED> instruction: 0x4603fe35
    376c:			; <UNDEFINED> instruction: 0xf8c94620
    3770:			; <UNDEFINED> instruction: 0xf7fe3000
    3774:	and	lr, r1, ip, asr #29
    3778:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    377c:	andlt	r4, r3, r0, asr #12
    3780:	mvnshi	lr, #12386304	; 0xbd0000
    3784:	strbmi	r2, [r0], -r0, lsl #6
    3788:	andvs	pc, r0, r9, asr #17
    378c:	andcc	pc, r6, r8, lsl #16
    3790:	pop	{r0, r1, ip, sp, pc}
    3794:	strcc	r8, [r1], #-1008	; 0xfffffc10
    3798:			; <UNDEFINED> instruction: 0xf7fe4620
    379c:	stmdacs	r0, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    37a0:	stmdavc	r3, {r1, r3, r5, r6, r7, ip, lr, pc}^
    37a4:	mvnle	r2, r0, lsl #22
    37a8:	strtmi	r1, [r0], -r1, lsl #22
    37ac:	andne	pc, r0, r9, asr #17
    37b0:	pop	{r0, r1, ip, sp, pc}
    37b4:			; <UNDEFINED> instruction: 0xf7ff43f0
    37b8:	qsub16mi	fp, r0, pc	; <UNPREDICTABLE>
    37bc:	mcr	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    37c0:	svclt	0x0000e7dc
    37c4:	svcmi	0x00f8e92d
    37c8:	strmi	r4, [sp], -r0, lsl #13
    37cc:	strmi	r4, [r9], lr, lsl #12
    37d0:	eorsle	r2, fp, r0, lsl #18
    37d4:			; <UNDEFINED> instruction: 0xf04f782b
    37d8:	strbmi	r0, [sl], r0, lsl #18
    37dc:			; <UNDEFINED> instruction: 0xb3a34650
    37e0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    37e4:	strbeq	lr, [r9], #2639	; 0xa4f
    37e8:			; <UNDEFINED> instruction: 0x7759ea5f
    37ec:	teqle	lr, r1, lsr #12
    37f0:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37f4:	ldrtmi	r2, [r9], -sl, lsl #4
    37f8:	strtmi	r4, [r8], -r6, lsl #12
    37fc:	eorsle	r2, r6, r0, lsl #28
    3800:	svc	0x006ef7fe
    3804:			; <UNDEFINED> instruction: 0x212d3c08
    3808:	strtmi	r4, [r8], -r3, lsl #13
    380c:	andlt	pc, r4, r6, asr #16
    3810:			; <UNDEFINED> instruction: 0xf7fe4434
    3814:			; <UNDEFINED> instruction: 0x212cedb6
    3818:	strtmi	r4, [r8], -r2, lsl #13
    381c:	ldc	7, cr15, [r0, #1016]!	; 0x3f8
    3820:	strmi	r4, [r5], -r2, lsl #11
    3824:	movwcs	fp, #3884	; 0xf2c
    3828:	stmdacs	r0, {r0, r8, r9, sp}
    382c:	movwcs	fp, #7944	; 0x1f08
    3830:	svceq	0x0000f1ba
    3834:	ldmiblt	r3, {ip, lr, pc}
    3838:	andlt	pc, r4, r4, asr #17
    383c:	stmdavc	fp!, {r0, r2, r4, r5, r8, ip, sp, pc}^
    3840:	strcc	r4, [r1, #-1714]	; 0xfffff94e
    3844:	blcs	1518c <BN_free@plt+0x12678>
    3848:	ldrbmi	sp, [r6], -sl, asr #3
    384c:	ldrdeq	pc, [r0], -r8
    3850:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    3854:	stmib	r8, {sp}^
    3858:	pop	{r8, fp, sp, lr}
    385c:			; <UNDEFINED> instruction: 0xf10a8ff8
    3860:	ldrtmi	r0, [r9], -r1
    3864:			; <UNDEFINED> instruction: 0xf7fe220a
    3868:	rsbvs	lr, r0, ip, lsr pc
    386c:	ldrbmi	lr, [r0], -r6, ror #15
    3870:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    3874:	rscscc	pc, pc, pc, asr #32
    3878:	svchi	0x00f8e8bd
    387c:	ldrtlt	fp, [r0], #-432	; 0xfffffe50
    3880:	cmnlt	sp, r5, asr #16
    3884:	movwcs	r6, #2052	; 0x804
    3888:			; <UNDEFINED> instruction: 0xf8541d20
    388c:	addmi	r2, sl, #51	; 0x33
    3890:			; <UNDEFINED> instruction: 0xf850d803
    3894:	addmi	r2, sl, #51	; 0x33
    3898:	movwcc	sp, #4613	; 0x1205
    389c:	mvnsle	r4, fp, lsr #5
    38a0:	ldclt	0, cr2, [r0], #-0
    38a4:	andcs	r4, r1, r0, ror r7
    38a8:			; <UNDEFINED> instruction: 0x4770bc30
    38ac:	svclt	0x00004770
    38b0:	push	{r0, r1, r6, fp, sp, lr}
    38b4:	strdlt	r4, [r7], r0
    38b8:	rsble	r2, r2, r0, lsl #22
    38bc:	ldmdaeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    38c0:	blx	2150e6 <BN_free@plt+0x2125d2>
    38c4:	strbmi	pc, [r0], -r3, lsl #16	; <UNPREDICTABLE>
    38c8:	svc	0x00c6f7fe
    38cc:	subsle	r2, r8, r0, lsl #16
    38d0:	strmi	r4, [r0], #2863	; 0xb2f
    38d4:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
    38d8:			; <UNDEFINED> instruction: 0xf8df4606
    38dc:	ldrbtmi	fp, [fp], #-188	; 0xffffff44
    38e0:	strcs	r4, [r0], #-1274	; 0xfffffb06
    38e4:			; <UNDEFINED> instruction: 0x469944fb
    38e8:	ands	r9, r6, r5
    38ec:	stmib	sp, {sl, fp, sp}^
    38f0:	svclt	0x000cce02
    38f4:			; <UNDEFINED> instruction: 0x46dc46d4
    38f8:			; <UNDEFINED> instruction: 0x9c00e9cd
    38fc:	svc	0x0030f7fe
    3900:			; <UNDEFINED> instruction: 0xf10442a8
    3904:	strmi	r0, [r6], #-1025	; 0xfffffbff
    3908:	strcs	fp, [r0, #-3892]	; 0xfffff0cc
    390c:	b	154cd18 <BN_free@plt+0x154a204>
    3910:	ldrdle	r7, [r5, -r0]!
    3914:	adcmi	r6, r3, #8060928	; 0x7b0000
    3918:	ldmdavs	r9!, {r0, r2, r3, r5, r8, fp, ip, lr, pc}
    391c:	streq	lr, [r6, #-2984]	; 0xfffff458
    3920:			; <UNDEFINED> instruction: 0xf04f4630
    3924:	bl	50928 <BN_free@plt+0x4de14>
    3928:	andcs	r0, r1, #196, 28	; 0xc40
    392c:	eorsgt	pc, r4, r1, asr r8	; <UNPREDICTABLE>
    3930:			; <UNDEFINED> instruction: 0xf8de4629
    3934:	ldrbmi	lr, [r4, #4]!
    3938:	ldmdbmi	r8, {r3, r4, r6, r7, r8, ip, lr, pc}
    393c:	tstlt	ip, r9, ror r4
    3940:	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
    3944:			; <UNDEFINED> instruction: 0xf04f4817
    3948:	strdls	r3, [r1, -pc]
    394c:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    3950:	andls	r4, r0, r9, lsr #12
    3954:			; <UNDEFINED> instruction: 0xf8cd4630
    3958:			; <UNDEFINED> instruction: 0xf7fec008
    395c:	strb	lr, [pc, r2, lsl #30]
    3960:			; <UNDEFINED> instruction: 0x9014f8dd
    3964:			; <UNDEFINED> instruction: 0xf04f4648
    3968:			; <UNDEFINED> instruction: 0xf7fe0900
    396c:			; <UNDEFINED> instruction: 0x4648edd0
    3970:	pop	{r0, r1, r2, ip, sp, pc}
    3974:			; <UNDEFINED> instruction: 0xf8dd8ff0
    3978:			; <UNDEFINED> instruction: 0x46489014
    397c:	pop	{r0, r1, r2, ip, sp, pc}
    3980:			; <UNDEFINED> instruction: 0xf04f8ff0
    3984:	strbmi	r0, [r8], -r0, lsl #18
    3988:	pop	{r0, r1, r2, ip, sp, pc}
    398c:	svclt	0x00008ff0
    3990:	andeq	r4, r0, r6, lsl #15
    3994:	andeq	r4, r0, r8, lsl #19
    3998:	andeq	r4, r0, r4, ror r7
    399c:	andeq	r4, r0, ip, lsr #18
    39a0:	andeq	r4, r0, r6, lsl r7
    39a4:	andeq	r4, r0, lr, lsl #14
    39a8:	svcne	0x0003b138
    39ac:	and	r2, r0, r0
    39b0:			; <UNDEFINED> instruction: 0xf8533001
    39b4:	bcs	f5cc <BN_free@plt+0xcab8>
    39b8:			; <UNDEFINED> instruction: 0x4770d1fa
    39bc:			; <UNDEFINED> instruction: 0x4606b5f8
    39c0:	strmi	r6, [pc], -r0, lsl #16
    39c4:	svcne	0x0003b358
    39c8:	and	r2, r0, r0, lsl #10
    39cc:			; <UNDEFINED> instruction: 0xf8533501
    39d0:	stccs	15, cr4, [r0], {4}
    39d4:	movtlt	sp, #61946	; 0xf1fa
    39d8:	strcs	r1, [r0], #-3899	; 0xfffff0c5
    39dc:	strcc	lr, [r1], #-0
    39e0:	svccs	0x0004f853
    39e4:	mvnsle	r2, r0, lsl #20
    39e8:	tstcc	r1, r1, ror #18
    39ec:	tstle	r1, fp, lsl #31
    39f0:			; <UNDEFINED> instruction: 0xf7ff0089
    39f4:	cmnlt	r0, r8, lsr r8
    39f8:	streq	lr, [r5, #2816]	; 0xb00
    39fc:	streq	lr, [r4], #2823	; 0xb07
    3a00:			; <UNDEFINED> instruction: 0xf8511f39
    3a04:	addmi	r3, ip, #4, 30
    3a08:	blcc	141b24 <BN_free@plt+0x13f010>
    3a0c:	ldrshtvs	sp, [r0], -r9
    3a10:	ldmdavs	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    3a14:	ldcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3a18:	eorsvs	r2, r3, r0, lsl #6
    3a1c:	strdcs	fp, [r4, -r8]
    3a20:			; <UNDEFINED> instruction: 0x463c463d
    3a24:	rscle	r2, r4, r0, lsl #30
    3a28:	ldrb	r4, [r5, r5, lsl #12]
    3a2c:	ldrb	r4, [ip, r9, lsr #12]
    3a30:	stmdavs	r1, {r4, r5, r6, r8, r9, ip, sp, pc}
    3a34:			; <UNDEFINED> instruction: 0x4605b538
    3a38:			; <UNDEFINED> instruction: 0x4602b139
    3a3c:			; <UNDEFINED> instruction: 0xf8522300
    3a40:	movwcc	r4, #7940	; 0x1f04
    3a44:	stccs	6, cr4, [r0], {25}
    3a48:	blmi	4f8234 <BN_free@plt+0x4f5720>
    3a4c:	strtmi	r2, [r8], -r4, lsl #4
    3a50:			; <UNDEFINED> instruction: 0xf7fe447b
    3a54:	stmdavs	r9!, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    3a58:			; <UNDEFINED> instruction: 0x4628b1d9
    3a5c:			; <UNDEFINED> instruction: 0xf8502200
    3a60:	cmnlt	fp, r4, lsl #30
    3a64:	ldrmi	r4, [r9], -fp, lsl #5
    3a68:	andcc	fp, r1, #28, 30	; 0x70
    3a6c:	eorcc	pc, r2, r5, asr #16
    3a70:			; <UNDEFINED> instruction: 0xf855d1f5
    3a74:	bl	147b04 <BN_free@plt+0x144ff0>
    3a78:	stmdbcs	r0, {r1, r7, r8, r9}
    3a7c:	andcs	sp, r0, #-1073741765	; 0xc000003b
    3a80:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    3a84:	bl	150290 <BN_free@plt+0x14d77c>
    3a88:	andcs	r0, r0, #134217730	; 0x8000002
    3a8c:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    3a90:			; <UNDEFINED> instruction: 0x462b4770
    3a94:	svclt	0x0000e7f3
    3a98:			; <UNDEFINED> instruction: 0xfffff361
    3a9c:			; <UNDEFINED> instruction: 0x4606b570
    3aa0:	strmi	r6, [sp], -r0, lsl #16
    3aa4:	svcne	0x0002b1f8
    3aa8:	and	r2, r3, r0, lsl #8
    3aac:			; <UNDEFINED> instruction: 0xf10442ab
    3ab0:	andsle	r0, r1, r1, lsl #8
    3ab4:	svccc	0x0004f852
    3ab8:	mvnsle	r2, r0, lsl #22
    3abc:	svceq	0x008b1ca1
    3ac0:	addeq	sp, r9, ip, lsl #2
    3ac4:	svc	0x00cef7fe
    3ac8:	bl	2ffb0 <BN_free@plt+0x2d49c>
    3acc:			; <UNDEFINED> instruction: 0xf8400384
    3ad0:	andcs	r5, r0, #36	; 0x24
    3ad4:	eorsvs	r6, r0, sl, asr r0
    3ad8:	ldmdavs	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3adc:	ldc	7, cr15, [r6, #-1016]	; 0xfffffc08
    3ae0:	eorsvs	r2, r3, r0, lsl #6
    3ae4:	tstcs	r8, r0, ror sp
    3ae8:	strb	r4, [fp, r4, lsl #12]!
    3aec:	ldrlt	fp, [r0, #-376]	; 0xfffffe88
    3af0:			; <UNDEFINED> instruction: 0xf7fe4604
    3af4:	blmi	1bf154 <BN_free@plt+0x1bc640>
    3af8:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    3afc:			; <UNDEFINED> instruction: 0x4602681b
    3b00:	ldrmi	r4, [r8, r0, lsr #12]
    3b04:	pop	{r5, r9, sl, lr}
    3b08:			; <UNDEFINED> instruction: 0xf7fe4010
    3b0c:			; <UNDEFINED> instruction: 0x4770bcfd
    3b10:	andeq	r5, r1, sl, lsl #10
    3b14:	blmi	1f009c <BN_free@plt+0x1ed588>
    3b18:	ldrlt	r4, [r0, #-1546]	; 0xfffff9f6
    3b1c:			; <UNDEFINED> instruction: 0x4604447b
    3b20:	ldmdavs	fp, {r8, sp}
    3b24:			; <UNDEFINED> instruction: 0x46204798
    3b28:			; <UNDEFINED> instruction: 0x4010e8bd
    3b2c:	stcllt	7, cr15, [ip], #1016	; 0x3f8
    3b30:	svclt	0x00004770
    3b34:	andeq	r5, r1, r8, ror #9
    3b38:	tstcs	r6, r0, lsl r5
    3b3c:			; <UNDEFINED> instruction: 0xf0014604
    3b40:	stmdacs	r0, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3b44:	stmdavc	r3!, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    3b48:			; <UNDEFINED> instruction: 0xf04f2000
    3b4c:			; <UNDEFINED> instruction: 0xf02330ff
    3b50:	svclt	0x00a40301
    3b54:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    3b58:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
    3b5c:	ldrlt	r2, [r0, #-259]	; 0xfffffefd
    3b60:	strmi	r4, [r8], #-1540	; 0xfffff9fc
    3b64:	ldc2	0, cr15, [lr, #4]!
    3b68:	svclt	0x00a52800
    3b6c:	andcs	r7, r0, r3, lsr #16
    3b70:	rscscc	pc, pc, pc, asr #32
    3b74:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    3b78:			; <UNDEFINED> instruction: 0xf043bfa4
    3b7c:	eorvc	r0, r3, r2, lsl #6
    3b80:	svclt	0x0000bd10
    3b84:	blx	fecb136c <BN_free@plt+0xfecae858>
    3b88:	ldmdbeq	fp, {r1, r7, r8, r9, ip, sp, lr, pc}^
    3b8c:	svclt	0x00082900
    3b90:	stmdacs	r0, {r0, r8, r9, sp}
    3b94:	movwcs	fp, #7944	; 0x1f08
    3b98:	ldmdavs	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}
    3b9c:	ldrmi	r4, [r7], -sp, lsl #12
    3ba0:	svclt	0x00082c00
    3ba4:	stmdavc	r1!, {r2, r9, sl, lr}
    3ba8:	ands	fp, r4, r9, lsl #18
    3bac:			; <UNDEFINED> instruction: 0x4628b199
    3bb0:			; <UNDEFINED> instruction: 0xf7fe4626
    3bb4:	strcc	lr, [r1], #-3046	; 0xfffff41a
    3bb8:	stmdacs	r0, {r0, r5, fp, ip, sp, lr}
    3bbc:	teqlt	r9, r6	; <illegal shifter operand>
    3bc0:			; <UNDEFINED> instruction: 0xf7fe4628
    3bc4:	ldmdblt	r8, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    3bc8:	svcne	0x0001f814
    3bcc:	mvnsle	r2, r0, lsl #18
    3bd0:	eorsvs	r4, ip, r0, lsr r6
    3bd4:			; <UNDEFINED> instruction: 0x2600bdf8
    3bd8:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    3bdc:			; <UNDEFINED> instruction: 0x4614b510
    3be0:			; <UNDEFINED> instruction: 0xffd0f7ff
    3be4:	stmdavs	r3!, {r4, r5, r8, ip, sp, pc}
    3be8:	tstlt	sl, sl, lsl r8
    3bec:	andcs	r1, r0, #22784	; 0x5900
    3bf0:	andsvc	r6, sl, r1, lsr #32
    3bf4:	svclt	0x0000bd10
    3bf8:	svclt	0x00182a00
    3bfc:	eorsle	r2, r1, r0, lsl #16
    3c00:			; <UNDEFINED> instruction: 0x461fb5f8
    3c04:			; <UNDEFINED> instruction: 0x46044615
    3c08:	stmdavc	r3, {r0, r5, r6, r7, r8, ip, sp, pc}
    3c0c:	eorle	r2, fp, r7, lsr #22
    3c10:			; <UNDEFINED> instruction: 0xb1af1e4e
    3c14:	andcs	r1, r0, fp, ror #19
    3c18:	bcs	9e1ca8 <BN_free@plt+0x9df194>
    3c1c:	bcs	1737ca0 <BN_free@plt+0x173518c>
    3c20:	smlatbeq	r2, r1, r1, pc	; <UNPREDICTABLE>
    3c24:	shadd16mi	fp, r1, r8
    3c28:	cmplt	lr, r2, lsl #2
    3c2c:	strcc	r7, [r1], #-2146	; 0xfffff79e
    3c30:	strcc	r1, [r1], #-3662	; 0xfffff1b2
    3c34:			; <UNDEFINED> instruction: 0xf8053001
    3c38:	bicslt	r2, r1, r1, lsl #22
    3c3c:	mvnle	r4, fp, lsr #5
    3c40:	ldcllt	0, cr2, [r8]
    3c44:	stcl	7, cr15, [ip], #1016	; 0x3f8
    3c48:	blcs	9e1cdc <BN_free@plt+0x9df1c8>
    3c4c:	andle	r4, r2, r1, lsl #12
    3c50:	bicsle	r2, sp, r0, lsl #18
    3c54:	ldmdblt	r8!, {sp, lr, pc}
    3c58:	strmi	r4, [r8], -pc, lsl #5
    3c5c:	movwcs	sp, #2545	; 0x9f1
    3c60:	ldcllt	0, cr7, [r8, #172]!	; 0xac
    3c64:	ldrbmi	r2, [r0, -r0]!
    3c68:	strcc	r3, [r1], #-2305	; 0xfffff6ff
    3c6c:	bicle	r2, pc, r0, lsl #18
    3c70:			; <UNDEFINED> instruction: 0x4601e7f2
    3c74:	svclt	0x0000e7f0
    3c78:	svclt	0x00182a00
    3c7c:	eorsle	r2, r7, r0, lsl #16
    3c80:	mvnsmi	lr, #737280	; 0xb4000
    3c84:			; <UNDEFINED> instruction: 0x46144698
    3c88:	tstlt	r9, #135266304	; 0x8100000
    3c8c:	svceq	0x0000f1b8
    3c90:			; <UNDEFINED> instruction: 0xf109d02b
    3c94:			; <UNDEFINED> instruction: 0x270136ff
    3c98:	cmpcs	ip, #0
    3c9c:	strtmi	lr, [ip], -r9
    3ca0:	strbmi	r4, [sp], #-1013	; 0xfffffc0b
    3ca4:	sbcmi	r1, sp, #18176	; 0x4700
    3ca8:	blcs	81cc0 <BN_free@plt+0x7f1ac>
    3cac:	strbmi	sp, [r0, #-23]	; 0xffffffe9
    3cb0:			; <UNDEFINED> instruction: 0xf816d21b
    3cb4:	andcc	r2, r2, r1, lsl #30
    3cb8:	bcs	9d5554 <BN_free@plt+0x9d2a40>
    3cbc:	bcs	1737cd0 <BN_free@plt+0x17351bc>
    3cc0:	shadd16mi	fp, r8, r8
    3cc4:	ldrmi	sp, [r8, #491]!	; 0x1eb
    3cc8:	stmdble	lr, {r0, r2, r5, r9, sl, lr}
    3ccc:	blcc	81ce8 <BN_free@plt+0x7f1d4>
    3cd0:			; <UNDEFINED> instruction: 0xe7e47832
    3cd4:	stc	7, cr15, [r4], #1016	; 0x3f8
    3cd8:	stmdacs	r0, {r0, r9, sl, lr}
    3cdc:	strmi	sp, [r0, #470]	; 0x1d6
    3ce0:	movwcs	fp, #3972	; 0xf84
    3ce4:	pop	{r0, r1, r5, ip, sp, lr}
    3ce8:	strdcs	r8, [r0], -r8	; <UNPREDICTABLE>
    3cec:	mvnshi	lr, #12386304	; 0xbd0000
    3cf0:	ldrbmi	r2, [r0, -r0]!
    3cf4:	ldmdacs	lr, {r0, fp, ip, sp}
    3cf8:	andcs	fp, r0, ip, lsl #31
    3cfc:	ldrbmi	r2, [r0, -r1]!
    3d00:	blmi	a165a4 <BN_free@plt+0xa13a90>
    3d04:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    3d08:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    3d0c:	strmi	r2, [lr], -r0, lsl #10
    3d10:	movwls	r6, #6171	; 0x181b
    3d14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d18:			; <UNDEFINED> instruction: 0xf7fe620d
    3d1c:	stmdacs	r0, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    3d20:	stmdavc	r1, {r1, r3, r4, r5, ip, lr, pc}
    3d24:	stmdbcs	r2!, {r2, r9, sl, lr}
    3d28:			; <UNDEFINED> instruction: 0x2120d028
    3d2c:	bl	a41d2c <BN_free@plt+0xa3f218>
    3d30:	andvc	fp, r5, r0, lsl #2
    3d34:	strtmi	r4, [r0], -r9, ror #12
    3d38:	ldc2l	7, cr15, [r0], {255}	; 0xff
    3d3c:	tstlt	r0, r5, lsl #12
    3d40:	bcs	82a548 <BN_free@plt+0x827a34>
    3d44:			; <UNDEFINED> instruction: 0x4620d914
    3d48:	bl	ff841d48 <BN_free@plt+0xff83f234>
    3d4c:			; <UNDEFINED> instruction: 0xf7fe4628
    3d50:	bvs	c3ecd0 <BN_free@plt+0xc3c1bc>
    3d54:			; <UNDEFINED> instruction: 0xf080fab0
    3d58:	submi	r0, r0, #64, 18	; 0x100000
    3d5c:	blmi	4565ac <BN_free@plt+0x453a98>
    3d60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d64:	blls	5ddd4 <BN_free@plt+0x5b2c0>
    3d68:	tstle	r3, sl, asr r0
    3d6c:	ldcllt	0, cr11, [r0, #-8]!
    3d70:	eorsvs	r4, r2, #1048576	; 0x100000
    3d74:			; <UNDEFINED> instruction: 0xf7fe4630
    3d78:	strb	lr, [r4, sl, lsl #25]!
    3d7c:			; <UNDEFINED> instruction: 0xf7fe3001
    3d80:	tstlt	r8, r0, lsl #22
    3d84:	ldrb	r7, [r5, r5, asr #32]
    3d88:			; <UNDEFINED> instruction: 0xf7fe4620
    3d8c:			; <UNDEFINED> instruction: 0xf04febc0
    3d90:			; <UNDEFINED> instruction: 0xe7e330ff
    3d94:	stcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    3d98:	rscscc	pc, pc, pc, asr #32
    3d9c:	svclt	0x0000e7de
    3da0:			; <UNDEFINED> instruction: 0x00014fbc
    3da4:	andeq	r0, r0, r8, lsr #6
    3da8:	andeq	r4, r1, r0, ror #30
    3dac:	addlt	fp, r2, r0, lsl r5
    3db0:	strmi	r4, [r8], -r4, lsl #12
    3db4:			; <UNDEFINED> instruction: 0xf7fe9101
    3db8:	stmdbls	r1, {r2, r4, r5, sl, fp, sp, lr, pc}
    3dbc:	strtmi	r4, [r0], -r2, lsl #12
    3dc0:	mrc	7, 1, APSR_nzcv, cr8, cr14, {7}
    3dc4:			; <UNDEFINED> instruction: 0xf080fab0
    3dc8:	andlt	r0, r2, r0, asr #18
    3dcc:	svclt	0x0000bd10
    3dd0:			; <UNDEFINED> instruction: 0xf110b150
    3dd4:	blle	147b94 <BN_free@plt+0x145080>
    3dd8:	stcle	8, cr2, [r7], {-0}
    3ddc:	subeq	r3, r0, lr, rrx
    3de0:	ldrbmi	fp, [r0, -r0, asr #5]!
    3de4:	ldrbmi	r2, [r0, -r0]!
    3de8:			; <UNDEFINED> instruction: 0x477020ff
    3dec:			; <UNDEFINED> instruction: 0x477020dc
    3df0:			; <UNDEFINED> instruction: 0x460db570
    3df4:	ldcl	7, cr15, [r8], {254}	; 0xfe
    3df8:	lsllt	r4, r4, #12
    3dfc:			; <UNDEFINED> instruction: 0xf7fe4628
    3e00:			; <UNDEFINED> instruction: 0x2120ec10
    3e04:	ldrtmi	r1, [r0], -r6, lsr #16
    3e08:	b	feec1e08 <BN_free@plt+0xfeebf2f4>
    3e0c:	cmnlt	r0, r5, lsl #23
    3e10:			; <UNDEFINED> instruction: 0xf7fe1c68
    3e14:	strmi	lr, [r4], -r2, lsr #26
    3e18:	ldrtmi	fp, [r1], -r8, lsr #2
    3e1c:			; <UNDEFINED> instruction: 0xf7fe462a
    3e20:	movwcs	lr, #3126	; 0xc36
    3e24:	strtmi	r5, [r0], -r3, ror #10
    3e28:			; <UNDEFINED> instruction: 0x4630bd70
    3e2c:	bl	ffe41e2c <BN_free@plt+0xffe3f318>
    3e30:	strb	r4, [sp, r5, lsl #12]!
    3e34:	strmi	r4, [sl], -r2, lsl #22
    3e38:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    3e3c:			; <UNDEFINED> instruction: 0x4718681b
    3e40:	andeq	r5, r1, sl, asr #3
    3e44:	blmi	5d66a4 <BN_free@plt+0x5d3b90>
    3e48:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    3e4c:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    3e50:	ldmdavs	fp, {r0, r1, fp, sp, pc}
    3e54:			; <UNDEFINED> instruction: 0xf04f9305
    3e58:			; <UNDEFINED> instruction: 0xf0010300
    3e5c:	blmi	4c2a48 <BN_free@plt+0x4bff34>
    3e60:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3e64:	ldmib	sp, {r3, r7, r8, ip, sp, pc}^
    3e68:	tstcs	r1, r3, lsl #8
    3e6c:	strls	r4, [r0], #-2575	; 0xfffff5f1
    3e70:			; <UNDEFINED> instruction: 0xf7fe447a
    3e74:	bmi	3bf294 <BN_free@plt+0x3bc780>
    3e78:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    3e7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e80:	subsmi	r9, sl, r5, lsl #22
    3e84:	andlt	sp, r6, r9, lsl #2
    3e88:	stmdbmi	sl, {r4, r8, sl, fp, ip, sp, pc}
    3e8c:	blls	10be98 <BN_free@plt+0x109384>
    3e90:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    3e94:	b	1bc1e94 <BN_free@plt+0x1bbf380>
    3e98:			; <UNDEFINED> instruction: 0xf7fee7ed
    3e9c:	svclt	0x0000ecea
    3ea0:	andeq	r4, r1, r8, ror lr
    3ea4:	andeq	r0, r0, r8, lsr #6
    3ea8:	andeq	r5, r1, r8, lsr r2
    3eac:	strdeq	r4, [r0], -ip
    3eb0:	andeq	r4, r1, r6, asr #28
    3eb4:	ldrdeq	r4, [r0], -sl
    3eb8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    3ebc:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    3ec0:			; <UNDEFINED> instruction: 0xe7bf4770
    3ec4:	ldrdeq	r5, [r1], -lr
    3ec8:	andscs	r4, r8, #393216	; 0x60000
    3ecc:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    3ed0:			; <UNDEFINED> instruction: 0xf7fe2109
    3ed4:	bmi	13eb94 <BN_free@plt+0x13c080>
    3ed8:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    3edc:	addsvs	r3, r3, r1, lsl #6
    3ee0:	svclt	0x0000bd08
    3ee4:	andeq	r4, r0, sl, lsr #3
    3ee8:	andeq	r5, r1, r0, asr #3
    3eec:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    3ef0:	stmdblt	r3, {r0, r1, r3, r4, r7, fp, sp, lr}
    3ef4:			; <UNDEFINED> instruction: 0xf7fe4770
    3ef8:	svclt	0x0000bd47
    3efc:	andeq	r5, r1, sl, lsr #3
    3f00:	ldrbmi	lr, [r0, sp, lsr #18]!
    3f04:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    3f08:	addlt	r4, r6, r7, asr lr
    3f0c:	svcge	0x00064c57
    3f10:	strcs	r4, [r0, #-1150]	; 0xfffffb82
    3f14:	orrpl	pc, r0, #54525952	; 0x3400000
    3f18:	ldmdbpl	r4!, {r0, r3, r5, r9, sl, lr}
    3f1c:	rscsvc	pc, ip, #64, 12	; 0x4000000
    3f20:	tstcc	r4, #56, 12	; 0x3800000
    3f24:	andsvs	r6, ip, r4, lsr #16
    3f28:	streq	pc, [r0], #-79	; 0xffffffb1
    3f2c:	stcpl	8, cr15, [r4], {71}	; 0x47
    3f30:	b	1c41f30 <BN_free@plt+0x1c3f41c>
    3f34:	strtmi	r4, [r9], -lr, asr #16
    3f38:			; <UNDEFINED> instruction: 0xf7fe4478
    3f3c:	vmlane.f16	s28, s8, s17	; <UNPREDICTABLE>
    3f40:	addhi	pc, r9, r0, asr #5
    3f44:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
    3f48:	rscsvc	pc, pc, #64, 12	; 0x4000000
    3f4c:			; <UNDEFINED> instruction: 0xf7fe4641
    3f50:	strmi	lr, [r3], -r4, ror #21
    3f54:	ldrmi	r4, [ip], -r0, lsr #12
    3f58:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    3f5c:	blle	1ccef64 <BN_free@plt+0x1ccc450>
    3f60:	svccc	0x000c4944
    3f64:			; <UNDEFINED> instruction: 0xf8084640
    3f68:	ldrbtmi	r5, [r9], #-4
    3f6c:			; <UNDEFINED> instruction: 0xf7fe463a
    3f70:	tstlt	r0, #168, 24	; 0xa800
    3f74:	stcge	14, cr4, [r4, #-256]	; 0xffffff00
    3f78:	ldrdls	pc, [r0, -pc]
    3f7c:	ldrbtmi	r4, [r9], #1150	; 0x47e
    3f80:	ldrtmi	r4, [r1], -sl, lsr #12
    3f84:	ldc	7, cr15, [ip], {254}	; 0xfe
    3f88:	ldrtmi	r4, [r1], -sl, lsr #12
    3f8c:			; <UNDEFINED> instruction: 0xf7fe2000
    3f90:			; <UNDEFINED> instruction: 0x462aec98
    3f94:			; <UNDEFINED> instruction: 0x46824631
    3f98:			; <UNDEFINED> instruction: 0xf7fe2000
    3f9c:			; <UNDEFINED> instruction: 0xb120ec92
    3fa0:			; <UNDEFINED> instruction: 0xf7fe4649
    3fa4:	strmi	lr, [r4], -lr, lsl #27
    3fa8:	ldmdbmi	r5!, {r4, r5, r6, r7, r8, ip, sp, pc}
    3fac:	andcs	r4, r0, sl, lsr r6
    3fb0:			; <UNDEFINED> instruction: 0xf7fe4479
    3fb4:	stmdacs	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
    3fb8:	ldmdami	r2!, {r1, r5, r6, r7, r8, ip, lr, pc}
    3fbc:	ldrbtcc	pc, [pc], #79	; 3fc4 <BN_free@plt+0x14b0>	; <UNPREDICTABLE>
    3fc0:			; <UNDEFINED> instruction: 0xf7fe4478
    3fc4:	ldmdbmi	r0!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    3fc8:	orrpl	pc, r0, #54525952	; 0x3400000
    3fcc:	tstcc	r4, #159744	; 0x27000
    3fd0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3fd4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3fd8:	qdaddle	r4, r1, r3
    3fdc:			; <UNDEFINED> instruction: 0xf50d4620
    3fe0:	andlt	r5, r6, r0, lsl #27
    3fe4:			; <UNDEFINED> instruction: 0x87f0e8bd
    3fe8:	svceq	0x0000f1ba
    3fec:	stcmi	0, cr13, [r7, #-916]!	; 0xfffffc6c
    3ff0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    3ff4:			; <UNDEFINED> instruction: 0xf6402201
    3ff8:	ldrbtmi	r7, [sp], #-511	; 0xfffffe01
    3ffc:	strls	r4, [r0, #-1600]	; 0xfffff9c0
    4000:	andge	pc, r4, sp, asr #17
    4004:	bl	feb42004 <BN_free@plt+0xfeb3f4f0>
    4008:	tstcs	r1, r0, asr #12
    400c:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4010:	blle	48b82c <BN_free@plt+0x488d18>
    4014:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
    4018:	bl	febc2018 <BN_free@plt+0xfebbf504>
    401c:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    4020:	stmdacs	r0, {r3, r4, r6, r7, sp, lr}
    4024:	strtmi	sp, [r8], -pc, asr #3
    4028:	ldrbtcc	pc, [pc], #79	; 4030 <BN_free@plt+0x151c>	; <UNPREDICTABLE>
    402c:	bl	ff0c202c <BN_free@plt+0xff0bf518>
    4030:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    4034:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    4038:	ldmdami	r8, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    403c:	ldrbtcc	pc, [pc], #79	; 4044 <BN_free@plt+0x1530>	; <UNPREDICTABLE>
    4040:			; <UNDEFINED> instruction: 0xf7fe4478
    4044:			; <UNDEFINED> instruction: 0xe7beec76
    4048:			; <UNDEFINED> instruction: 0xf04f4815
    404c:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    4050:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    4054:	ldmdami	r3, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4058:	ldrbtcc	pc, [pc], #79	; 4060 <BN_free@plt+0x154c>	; <UNPREDICTABLE>
    405c:			; <UNDEFINED> instruction: 0xf7fe4478
    4060:	ldr	lr, [r0, r8, ror #24]!
    4064:	stc	7, cr15, [r4], {254}	; 0xfe
    4068:			; <UNDEFINED> instruction: 0x00014db0
    406c:	andeq	r0, r0, r8, lsr #6
    4070:	andeq	r4, r0, r0, asr r1
    4074:	andeq	r4, r0, lr, lsl r3
    4078:	andeq	r4, r0, r8, asr #2
    407c:	andeq	r4, r0, sl, asr #2
    4080:	ldrdeq	r4, [r0], -r8
    4084:	andeq	r4, r0, r0, lsl r1
    4088:	strdeq	r4, [r1], -r0
    408c:	strdeq	r4, [r0], -r6
    4090:	andeq	r4, r0, r6, lsl r1
    4094:	andeq	r5, r1, sl, ror r0
    4098:	strdeq	r4, [r0], -lr
    409c:	andeq	r4, r0, r8, asr #1
    40a0:	andeq	r4, r0, sl, asr r0
    40a4:	andeq	r4, r0, ip, lsr r0
    40a8:	cfstr32mi	mvfx11, [r4], {16}
    40ac:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    40b0:			; <UNDEFINED> instruction: 0xf7feb118
    40b4:	movwcs	lr, #2380	; 0x94c
    40b8:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    40bc:	andeq	r4, r1, ip, ror #31
    40c0:	blmi	f31100 <BN_free@plt+0xf2e5ec>
    40c4:	mvnsmi	lr, sp, lsr #18
    40c8:	addlt	r4, r3, fp, ror r4
    40cc:	vstrge.16	s8, [r9, #-116]	; 0xffffff8c	; <UNPREDICTABLE>
    40d0:	ldrbtmi	r4, [r9], #-2618	; 0xfffff5c6
    40d4:			; <UNDEFINED> instruction: 0xf855681b
    40d8:	strmi	r7, [r4], -r4, lsl #22
    40dc:	addmi	r5, r3, #9043968	; 0x8a0000
    40e0:	ldmdavs	r2, {r0, r1, r2, r4, r5, r9, sl, fp, lr}
    40e4:			; <UNDEFINED> instruction: 0xf04f9201
    40e8:	strls	r0, [r0, #-512]	; 0xfffffe00
    40ec:	cfstrsle	mvf4, [sp], {126}	; 0x7e
    40f0:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
    40f4:	cmnlt	r2, #10092544	; 0x9a0000
    40f8:	blcs	10ba0c <BN_free@plt+0x108ef8>
    40fc:	andcs	fp, r6, r8, lsl #31
    4100:	blls	3a5f8 <BN_free@plt+0x37ae4>
    4104:	tstcs	r1, sl, lsr r6
    4108:	bl	fe642108 <BN_free@plt+0xfe63f5f4>
    410c:	ldrbtmi	r4, [lr], #-3630	; 0xfffff1d2
    4110:			; <UNDEFINED> instruction: 0xb19868f0
    4114:	strtmi	r4, [r3], -sp, lsr #20
    4118:	strls	r2, [r0, #-257]	; 0xfffffeff
    411c:			; <UNDEFINED> instruction: 0xf7fe447a
    4120:	blls	3efe8 <BN_free@plt+0x3c4d4>
    4124:	tstcs	r1, sl, lsr r6
    4128:			; <UNDEFINED> instruction: 0xf7fe68f0
    412c:	ldmvs	r1!, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    4130:			; <UNDEFINED> instruction: 0xf7fe200a
    4134:	ldmvs	r0!, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    4138:	b	1242138 <BN_free@plt+0x123f624>
    413c:	blmi	7d69d4 <BN_free@plt+0x7d3ec0>
    4140:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4144:	blls	5e1b4 <BN_free@plt+0x5b6a0>
    4148:	teqle	r0, sl, asr r0
    414c:	pop	{r0, r1, ip, sp, pc}
    4150:	strdlt	r4, [r3], -r0
    4154:	ldmdavs	fp, {r4, r5, r6, r8, r9, sl, lr}^
    4158:			; <UNDEFINED> instruction: 0xf8dfb9d3
    415c:	ldrbtmi	r8, [r8], #120	; 0x78
    4160:	ldrdeq	pc, [r0], -r8
    4164:	blls	3084c <BN_free@plt+0x2dd38>
    4168:	tstcs	r1, sl, lsr r6
    416c:	b	ff4c216c <BN_free@plt+0xff4bf658>
    4170:	ldrdne	pc, [r0], -r8
    4174:			; <UNDEFINED> instruction: 0xf7fe200a
    4178:	strb	lr, [r7, ip, lsl #23]
    417c:	tstcs	r1, r6, lsl sl
    4180:			; <UNDEFINED> instruction: 0xf852447a
    4184:	ldrtmi	r0, [sl], -r3, lsr #32
    4188:			; <UNDEFINED> instruction: 0xf7fe9b00
    418c:	sbfx	lr, r8, #22, #30
    4190:	mrc2	7, 2, pc, cr8, cr15, {7}
    4194:	ldmdami	r1, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4198:	blls	15a88 <BN_free@plt+0x12f74>
    419c:	ldmdapl	r0!, {r0, r8, sp}
    41a0:			; <UNDEFINED> instruction: 0xf7fe6800
    41a4:			; <UNDEFINED> instruction: 0x200aeab8
    41a8:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41ac:			; <UNDEFINED> instruction: 0xf7fee7ae
    41b0:	svclt	0x0000eb60
    41b4:	andeq	r4, r1, r0, asr #30
    41b8:	andeq	r4, r1, lr, ror #23
    41bc:	andeq	r0, r0, r8, lsr #6
    41c0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    41c4:	andeq	r4, r1, r6, lsr #31
    41c8:	andeq	r4, r1, sl, lsl #31
    41cc:	andeq	r4, r0, r8, lsr #32
    41d0:	andeq	r4, r1, r0, lsl #23
    41d4:	andeq	r4, r1, sl, lsr pc
    41d8:	andeq	r4, r0, ip, asr #7
    41dc:	andeq	r0, r0, r0, lsr r3
    41e0:	svcmi	0x00f0e92d
    41e4:			; <UNDEFINED> instruction: 0xf8df4606
    41e8:	addlt	r8, r5, ip, asr r2
    41ec:	ldrmi	r4, [r4], -pc, lsl #12
    41f0:			; <UNDEFINED> instruction: 0xf8dd44f8
    41f4:			; <UNDEFINED> instruction: 0x461db038
    41f8:	ldrdeq	pc, [ip], -r8
    41fc:	bmi	fe4b0fe4 <BN_free@plt+0xfe4ae4d0>
    4200:	movwne	lr, #2509	; 0x9cd
    4204:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    4208:			; <UNDEFINED> instruction: 0xf7fe2101
    420c:			; <UNDEFINED> instruction: 0x2c00eb3a
    4210:	addshi	pc, r6, r0
    4214:	ldrdeq	pc, [ip], -r8
    4218:	svceq	0x0000f1bb
    421c:	adcshi	pc, r8, r0
    4220:	bmi	fe2b099c <BN_free@plt+0xfe2ade88>
    4224:	stmdbeq	r5, {r2, r8, r9, fp, sp, lr, pc}
    4228:	eorge	pc, r4, #14614528	; 0xdf0000
    422c:	ldmcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4230:	strls	r4, [r3], #-1146	; 0xfffffb86
    4234:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4238:			; <UNDEFINED> instruction: 0x461444fa
    423c:			; <UNDEFINED> instruction: 0xf8dae001
    4240:			; <UNDEFINED> instruction: 0xf818000c
    4244:	strtmi	r3, [r2], -r1, lsl #30
    4248:			; <UNDEFINED> instruction: 0xf7fe2101
    424c:	strbmi	lr, [r1, #2842]	; 0xb1a
    4250:	blmi	fe038a2c <BN_free@plt+0xfe035f18>
    4254:	ldrbtmi	r9, [fp], #-3075	; 0xfffff3fd
    4258:			; <UNDEFINED> instruction: 0xf7fe68d8
    425c:	blmi	1fbe944 <BN_free@plt+0x1fbbe30>
    4260:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4264:	sfmle	f4, 2, [r5], #-716	; 0xfffffd34
    4268:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    426c:	cmnlt	sl, #10092544	; 0x9a0000
    4270:	stmdbeq	r5, {r0, r2, r8, r9, fp, sp, lr, pc}^
    4274:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4278:			; <UNDEFINED> instruction: 0xf0002c00
    427c:	stccs	0, cr8, [r0, #-772]	; 0xfffffcfc
    4280:			; <UNDEFINED> instruction: 0xf1bbd069
    4284:			; <UNDEFINED> instruction: 0xf0000f00
    4288:	strbmi	r8, [r8], -sp, lsr #1
    428c:	b	ff94228c <BN_free@plt+0xff93f778>
    4290:	stmdacs	r0, {r1, r7, r9, sl, lr}
    4294:	sbchi	pc, sp, r0
    4298:	stmdbne	r3!, {r0, r4, r5, r6, r9, fp, lr}^
    429c:	blcc	6b0 <BN_div@plt-0x1ad0>
    42a0:	ldrbtmi	r3, [sl], #-3073	; 0xfffff3ff
    42a4:	strmi	r9, [r0], r3, lsl #10
    42a8:			; <UNDEFINED> instruction: 0xf8144615
    42ac:	strbmi	ip, [r0], -r1, lsl #30
    42b0:	mvnscc	pc, #79	; 0x4f
    42b4:	tstcs	r4, r1, lsl #4
    42b8:			; <UNDEFINED> instruction: 0xf8cd9500
    42bc:			; <UNDEFINED> instruction: 0xf108c004
    42c0:			; <UNDEFINED> instruction: 0xf7fe0803
    42c4:	strmi	lr, [r3, #2638]!	; 0xa4e
    42c8:	stflsd	f5, [r3, #-956]	; 0xfffffc44
    42cc:	sub	r4, r6, r4, asr r6
    42d0:	blcs	1e444 <BN_free@plt+0x1b930>
    42d4:	mcrmi	1, 3, sp, cr3, cr1, {1}
    42d8:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    42dc:	rsble	r2, r1, r0, lsl #16
    42e0:	ldrtmi	r4, [fp], -r1, ror #20
    42e4:	strls	r2, [r0, #-257]	; 0xfffffeff
    42e8:			; <UNDEFINED> instruction: 0xf7fe447a
    42ec:			; <UNDEFINED> instruction: 0x2c00eaca
    42f0:	addhi	pc, sl, r0
    42f4:			; <UNDEFINED> instruction: 0xf1bb6830
    42f8:	rsbsle	r0, r8, r0, lsl #30
    42fc:	mrcmi	1, 2, fp, cr11, cr13, {4}
    4300:	svcmi	0x005b4425
    4304:	ldrbtmi	r3, [lr], #-3329	; 0xfffff2ff
    4308:	ldrbtmi	r3, [pc], #-3073	; 4310 <BN_free@plt+0x17fc>
    430c:	ldmdavs	r8!, {sp, lr, pc}
    4310:	svccc	0x0001f814
    4314:	tstcs	r1, r2, lsr r6
    4318:	b	fecc2318 <BN_free@plt+0xfecbf804>
    431c:	mvnsle	r4, ip, lsr #5
    4320:	ldrbtmi	r4, [fp], #-2900	; 0xfffff4ac
    4324:			; <UNDEFINED> instruction: 0x46016818
    4328:	andlt	r2, r5, sl
    432c:	svcmi	0x00f0e8bd
    4330:	blt	feb42330 <BN_free@plt+0xfeb3f81c>
    4334:	pop	{r0, r2, ip, sp, pc}
    4338:			; <UNDEFINED> instruction: 0xf7ff8ff0
    433c:	strb	pc, [sl, r3, lsl #27]	; <UNPREDICTABLE>
    4340:	andcs	r4, r8, #5046272	; 0x4d0000
    4344:	ldrdcc	pc, [ip], -r8
    4348:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    434c:	b	114234c <BN_free@plt+0x113f838>
    4350:	ldrdeq	pc, [ip], -r8
    4354:			; <UNDEFINED> instruction: 0xf8dfe781
    4358:	strtmi	sl, [ip], -r4, lsr #2
    435c:	mcrcc	4, 0, r4, cr1, cr10, {7}
    4360:	svclt	0x00882e04
    4364:	stmdale	r3, {r1, r2, sp}
    4368:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    436c:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    4370:	ldrtmi	r4, [fp], -r4, asr #20
    4374:			; <UNDEFINED> instruction: 0xf8cd2101
    4378:	ldrbtmi	sl, [sl], #-4
    437c:			; <UNDEFINED> instruction: 0xf7fe9500
    4380:	strbmi	lr, [r9], -lr, lsl #20
    4384:	andlt	r4, r5, r0, lsr #12
    4388:	svcmi	0x00f0e8bd
    438c:	bllt	ff0c2390 <BN_free@plt+0xff0bf87c>
    4390:	ldmdami	sp!, {r0, r1, r9, sl, lr}
    4394:	tstcs	r1, fp, lsl #4
    4398:			; <UNDEFINED> instruction: 0xf7fe4478
    439c:			; <UNDEFINED> instruction: 0xf8d8ea1e
    43a0:	ldrb	r0, [sl, -ip]
    43a4:			; <UNDEFINED> instruction: 0x463a4939
    43a8:	andcs	r4, r1, fp, lsr #12
    43ac:			; <UNDEFINED> instruction: 0xf7fd4479
    43b0:	stccs	15, cr14, [r0], {226}	; 0xe2
    43b4:			; <UNDEFINED> instruction: 0xf1bbd037
    43b8:	eorle	r0, lr, r0, lsl #30
    43bc:	rndmisz	f3, f5
    43c0:	cfstrscc	mvf4, [r1, #-148]	; 0xffffff6c
    43c4:	ldrbtmi	r3, [lr], #-3073	; 0xfffff3ff
    43c8:	svccs	0x0001f814
    43cc:	andcs	r4, r1, r1, lsr r6
    43d0:	svc	0x00d0f7fd
    43d4:	mvnsle	r4, r5, lsr #5
    43d8:	andlt	r2, r5, sl
    43dc:	svcmi	0x00f0e8bd
    43e0:	svclt	0x00d4f7fd
    43e4:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    43e8:	ldrbtmi	r4, [sl], #1628	; 0x65c
    43ec:			; <UNDEFINED> instruction: 0x4603e7b7
    43f0:	andcs	r4, sl, #2686976	; 0x290000
    43f4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    43f8:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43fc:			; <UNDEFINED> instruction: 0xe7926830
    4400:			; <UNDEFINED> instruction: 0xa098f8df
    4404:			; <UNDEFINED> instruction: 0xe7aa44fa
    4408:	andcs	r4, r7, #2424832	; 0x250000
    440c:	tstcs	r1, r3, lsr r8
    4410:			; <UNDEFINED> instruction: 0xf7fe4478
    4414:	ldmdavs	r0!, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    4418:	stmdbmi	r2!, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
    441c:	ldrbtmi	r2, [r9], #-1
    4420:	svc	0x00a8f7fd
    4424:	stmdbmi	r0!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4428:	ldrbtmi	r2, [r9], #-1
    442c:	svc	0x00a2f7fd
    4430:	ldmdbmi	lr, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4434:	ldrbtmi	r2, [r9], #-5
    4438:	pop	{r0, r2, ip, sp, pc}
    443c:			; <UNDEFINED> instruction: 0xf7ff4ff0
    4440:	svclt	0x0000be3f
    4444:	andeq	r4, r1, r8, lsr #29
    4448:	andeq	r3, r0, lr, asr pc
    444c:	andeq	r3, r0, r8, asr pc
    4450:	andeq	r4, r1, r0, ror #28
    4454:	andeq	r4, r1, r2, asr #28
    4458:	andeq	r4, r1, r8, lsr #27
    445c:	andeq	r4, r1, lr, lsr #28
    4460:	andeq	r3, r0, r6, ror #29
    4464:	andeq	r4, r1, r0, asr #27
    4468:	strdeq	r3, [r0], -r4
    446c:	andeq	r3, r0, r2, lsl #29
    4470:	andeq	r4, r1, lr, lsl #27
    4474:	andeq	r4, r1, r6, ror sp
    4478:	andeq	r3, r0, r6, lsl pc
    447c:	andeq	r3, r0, ip, lsl #30
    4480:	andeq	r4, r0, r2, ror #3
    4484:	andeq	r3, r0, r6, asr #28
    4488:	andeq	r3, r0, r0, lsr #29
    448c:	andeq	r3, r0, r0, lsr lr
    4490:	andeq	r3, r0, r2, asr #27
    4494:	andeq	r3, r0, lr, ror #26
    4498:	andeq	r3, r0, r2, ror #26
    449c:	andeq	r3, r0, ip, asr #26
    44a0:	andeq	r3, r0, r0, asr #26
    44a4:	andeq	r3, r0, sl, lsr sp
    44a8:	andeq	r3, r0, r6, lsr #26
    44ac:	andeq	r3, r0, sl, asr sp
    44b0:	svcmi	0x00f0e92d
    44b4:	ldcmi	6, cr4, [lr, #24]!
    44b8:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    44bc:	ldrmi	r8, [r4], -r2, lsl #22
    44c0:	stmiavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    44c4:			; <UNDEFINED> instruction: 0xf8ddb085
    44c8:	movwls	sl, #8256	; 0x2040
    44cc:	bmi	fee71234 <BN_free@plt+0xfee6e720>
    44d0:	movwne	lr, #2509	; 0x9cd
    44d4:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    44d8:			; <UNDEFINED> instruction: 0xf7fe2101
    44dc:			; <UNDEFINED> instruction: 0x2c00e9d2
    44e0:	msrhi	CPSR_xc, r0
    44e4:			; <UNDEFINED> instruction: 0xf1ba68e8
    44e8:			; <UNDEFINED> instruction: 0xf0000f00
    44ec:	blls	a4990 <BN_free@plt+0xa1e7c>
    44f0:			; <UNDEFINED> instruction: 0xf8dfb1bb
    44f4:			; <UNDEFINED> instruction: 0xf103b2c4
    44f8:			; <UNDEFINED> instruction: 0xf8df38ff
    44fc:	cdpne	2, 6, cr9, cr5, cr0, {6}
    4500:	ldrbtmi	r4, [fp], #1184	; 0x4a0
    4504:	strd	r4, [r1], -r9
    4508:	ldrdeq	pc, [ip], -r9
    450c:	svccc	0x0001f815
    4510:	tstcs	r1, sl, asr r6
    4514:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4518:	mvnsle	r4, r8, lsr #11
    451c:	ldrbtmi	r4, [fp], #-2984	; 0xfffff458
    4520:			; <UNDEFINED> instruction: 0xf7fe68d8
    4524:	blmi	fe9fe67c <BN_free@plt+0xfe9fbb68>
    4528:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    452c:	vqsub.u8	d4, d16, d19
    4530:	blmi	fe964770 <BN_free@plt+0xfe961c5c>
    4534:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4538:			; <UNDEFINED> instruction: 0xf0402a00
    453c:	ldmdavs	fp, {r3, r8, pc}^
    4540:			; <UNDEFINED> instruction: 0xf0402b00
    4544:	stcmi	0, cr8, [r1, #548]!	; 0x224
    4548:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    454c:			; <UNDEFINED> instruction: 0xf0002800
    4550:			; <UNDEFINED> instruction: 0xf1ba8086
    4554:			; <UNDEFINED> instruction: 0xf0000f00
    4558:	stfcsd	f0, [r0], {6}
    455c:	tsthi	r0, r0	; <UNPREDICTABLE>
    4560:	ldrtmi	r9, [fp], -r2, lsl #28
    4564:			; <UNDEFINED> instruction: 0x21014a9a
    4568:			; <UNDEFINED> instruction: 0x9600447a
    456c:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4570:	rsble	r2, ip, r0, lsl #28
    4574:	ssatmi	r4, #19, r7, lsl #23
    4578:	mcr	4, 0, r4, cr8, cr11, {3}
    457c:			; <UNDEFINED> instruction: 0xf7fe3a10
    4580:	strls	lr, [r3, #-2386]	; 0xfffff6ae
    4584:	blls	d5f90 <BN_free@plt+0xd347c>
    4588:	cdp	2, 1, cr2, cr8, cr4, {0}
    458c:	tstcs	r1, r0, lsl sl
    4590:	subhi	pc, r4, #14614528	; 0xdf0000
    4594:	ldmdavs	fp, {r0, r1, r4, r6, r7, r9, sl, lr}
    4598:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    459c:	svceq	0x0010f1ba
    45a0:	ldrbtmi	r4, [r8], #3982	; 0xf8e
    45a4:			; <UNDEFINED> instruction: 0xf04fbf28
    45a8:	bl	1071f0 <BN_free@plt+0x1046dc>
    45ac:	stccc	3, cr0, [r1], {11}
    45b0:	ldrbtmi	r1, [pc], #-3678	; 45b8 <BN_free@plt+0x1aa4>
    45b4:	strtmi	r9, [r5], -r2, lsl #6
    45b8:	svccc	0x0001f815
    45bc:	ldmdavs	r8!, {r1, r6, r9, sl, lr}
    45c0:			; <UNDEFINED> instruction: 0xf7fe2101
    45c4:	adcmi	lr, lr, #1540096	; 0x178000
    45c8:			; <UNDEFINED> instruction: 0xf1bad1f6
    45cc:	stmdale	pc, {r0, r1, r2, r3, r8, r9, sl, fp}	; <UNPREDICTABLE>
    45d0:	andhi	pc, ip, #14614528	; 0xdf0000
    45d4:	svcmi	0x0083465d
    45d8:	ldrbtmi	r4, [pc], #-1272	; 45e0 <BN_free@plt+0x1acc>
    45dc:	ldrdcc	pc, [r0], -r8
    45e0:	andcs	r3, r3, #4194304	; 0x400000
    45e4:	ldrtmi	r2, [r8], -r1, lsl #2
    45e8:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45ec:	mvnsle	r2, r0, lsl sp
    45f0:	andcs	r4, r3, #8000	; 0x1f40
    45f4:	tstcs	r1, sp, ror r8
    45f8:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    45fc:			; <UNDEFINED> instruction: 0xf7fe682b
    4600:			; <UNDEFINED> instruction: 0xf814e8ec
    4604:	subscs	r3, pc, r1, lsl #30
    4608:	ldrdcs	pc, [r0], -r9
    460c:			; <UNDEFINED> instruction: 0xf8326829
    4610:	ldrbeq	r2, [r7], #-19	; 0xffffffed
    4614:	ldrmi	fp, [r8], -r8, asr #30
    4618:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    461c:	ldrhle	r4, [r0, #36]!	; 0x24
    4620:	svceq	0x000ff1ba
    4624:	ldclmi	8, cr13, [r2, #-36]!	; 0xffffffdc
    4628:	ldrbtmi	r4, [sp], #-1628	; 0xfffff9a4
    462c:	strcc	r6, [r1], #-2089	; 0xfffff7d7
    4630:			; <UNDEFINED> instruction: 0xf7fe2020
    4634:			; <UNDEFINED> instruction: 0x2c10e92e
    4638:	blmi	1bb8e20 <BN_free@plt+0x1bb630c>
    463c:	stcls	0, cr2, [r2], {10}
    4640:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    4644:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4648:	beq	2ff538 <BN_free@plt+0x2fca24>
    464c:	mullt	r5, fp, r1
    4650:	blhi	bf94c <BN_free@plt+0xbce38>
    4654:	svchi	0x00f0e8bd
    4658:	blx	ffd4265e <BN_free@plt+0xffd3fb4a>
    465c:			; <UNDEFINED> instruction: 0xf1bae773
    4660:			; <UNDEFINED> instruction: 0xf0000f00
    4664:	stccs	0, cr8, [r0], {147}	; 0x93
    4668:	addshi	pc, ip, r0
    466c:	svcls	0x0002463a
    4670:	andcs	r4, r1, r1, ror #18
    4674:			; <UNDEFINED> instruction: 0x463b4479
    4678:	mrc	7, 3, APSR_nzcv, cr12, cr13, {7}
    467c:	rscle	r2, r6, r0, lsl #30
    4680:	vmovmi.s8	r4, d15[2]
    4684:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    4688:	bcc	43feb0 <BN_free@plt+0x43d39c>
    468c:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4690:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx5
    4694:	andcs	r1, r1, r0, lsl sl
    4698:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    469c:	ssatmi	r2, #25, r0, lsl #30
    46a0:			; <UNDEFINED> instruction: 0xf04fbf28
    46a4:	bl	1066ec <BN_free@plt+0x103bd8>
    46a8:	stccc	3, cr0, [r1], {8}
    46ac:	blcc	ac0 <BN_div@plt-0x16c0>
    46b0:	strtmi	r9, [r1], r2, lsl #6
    46b4:	svccs	0x0001f819
    46b8:	andcs	r4, r1, r1, lsr r6
    46bc:	mrc	7, 2, APSR_nzcv, cr10, cr13, {7}
    46c0:	mvnsle	r4, fp, asr #11
    46c4:	stmdale	ip, {r0, r1, r2, r3, r8, r9, sl, fp, sp}
    46c8:	teqls	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    46cc:	ldrbtmi	r4, [r9], #1730	; 0x6c2
    46d0:	beq	80b00 <BN_free@plt+0x7dfec>
    46d4:	andcs	r4, r1, r9, asr #12
    46d8:	mcr	7, 2, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    46dc:	svceq	0x0010f1ba
    46e0:	stmdbmi	r9, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    46e4:	ldrbtmi	r2, [r9], #-1
    46e8:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    46ec:	svccc	0x0001f814
    46f0:	stmdavs	sl!, {r0, r1, r2, r3, r4, r6, sp}
    46f4:	andscs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    46f8:	svclt	0x00480452
    46fc:			; <UNDEFINED> instruction: 0xf7fd4618
    4700:	strmi	lr, [r3, #3656]!	; 0xe48
    4704:	svccs	0x000fd1f2
    4708:			; <UNDEFINED> instruction: 0x4644bf98
    470c:	strcc	sp, [r1], #-2053	; 0xfffff7fb
    4710:			; <UNDEFINED> instruction: 0xf7fd2020
    4714:	ldccs	14, cr14, [r0], {62}	; 0x3e
    4718:	strdcs	sp, [sl], -r9
    471c:			; <UNDEFINED> instruction: 0xf7fd9c02
    4720:	bl	fee00008 <BN_free@plt+0xfedfd4f4>
    4724:			; <UNDEFINED> instruction: 0xd1b40708
    4728:	ldmdami	r8!, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    472c:	stmiavs	fp!, {r3, r9, sp}^
    4730:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4734:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4738:	ldrbt	r6, [r2], r8, ror #17
    473c:	ldmdami	r4!, {r0, r1, r9, sl, lr}
    4740:	tstcs	r1, fp, lsl #4
    4744:			; <UNDEFINED> instruction: 0xf7fe4478
    4748:	stmiavs	r8!, {r3, r6, fp, sp, lr, pc}^
    474c:	blls	be2f8 <BN_free@plt+0xbb7e4>
    4750:	ldrtmi	r4, [r9], -r2, lsr #12
    4754:			; <UNDEFINED> instruction: 0xf8cd4630
    4758:	andlt	sl, r5, r0, asr #32
    475c:	blhi	bfa58 <BN_free@plt+0xbcf44>
    4760:	svcmi	0x00f0e8bd
    4764:	blls	bdc5c <BN_free@plt+0xbb148>
    4768:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
    476c:			; <UNDEFINED> instruction: 0x463b9310
    4770:	andlt	r2, r5, r1, lsl #2
    4774:	blhi	bfa70 <BN_free@plt+0xbcf5c>
    4778:	svcmi	0x00f0e8bd
    477c:	ldmdalt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4780:	bmi	96b390 <BN_free@plt+0x96887c>
    4784:	ldrbtmi	r9, [sl], #-784	; 0xfffffcf0
    4788:			; <UNDEFINED> instruction: 0xe7f1463b
    478c:	ldrtmi	r4, [sl], -r3, lsr #18
    4790:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    4794:	andlt	r2, r5, r1
    4798:	blhi	bfa94 <BN_free@plt+0xbcf80>
    479c:	svcmi	0x00f0e8bd
    47a0:	stcllt	7, cr15, [r6, #1012]!	; 0x3f4
    47a4:			; <UNDEFINED> instruction: 0x463a491e
    47a8:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    47ac:	svclt	0x0000e7f2
    47b0:	ldrdeq	r4, [r1], -r8
    47b4:	andeq	r3, r0, lr, lsl sp
    47b8:	andeq	r3, r0, r6, lsl #25
    47bc:	muleq	r1, r4, fp
    47c0:	andeq	r4, r1, sl, ror fp
    47c4:	andeq	r4, r1, r0, ror #21
    47c8:	andeq	r4, r1, r4, ror #22
    47cc:	andeq	r4, r1, r0, asr fp
    47d0:	andeq	r3, r0, r4, lsl #26
    47d4:	andeq	r3, r0, r4, lsl sp
    47d8:	andeq	r3, r0, r6, ror #23
    47dc:	andeq	r4, r1, r6, ror #21
    47e0:	andeq	r4, r1, r0, asr #21
    47e4:			; <UNDEFINED> instruction: 0x00003cba
    47e8:	andeq	r4, r1, r0, lsr #21
    47ec:	muleq	r0, sl, ip
    47f0:	andeq	r4, r1, lr, ror #20
    47f4:	andeq	r4, r1, r8, asr sl
    47f8:	strdeq	r3, [r0], -r8
    47fc:	andeq	r3, r0, r8, lsl #24
    4800:	andeq	r3, r0, r2, lsl #22
    4804:	andeq	r3, r0, r6, asr #23
    4808:	andeq	r3, r0, lr, lsr #23
    480c:	andeq	r3, r0, lr, lsr #22
    4810:	strdeq	r3, [r0], -r4
    4814:			; <UNDEFINED> instruction: 0x00003ab2
    4818:			; <UNDEFINED> instruction: 0x00003abe
    481c:	andeq	r3, r0, sl, lsl #21
    4820:	muleq	r0, sl, sl
    4824:	addlt	fp, r2, r0, lsl r5
    4828:	strls	r2, [r0], #-1025	; 0xfffffbff
    482c:	ldc2l	7, cr15, [r8], {255}	; 0xff
    4830:	ldclt	0, cr11, [r0, #-8]
    4834:	addlt	fp, r2, r0, lsl r5
    4838:	ldrbtmi	r4, [ip], #-3075	; 0xfffff3fd
    483c:	strls	r6, [r0], #-2340	; 0xfffff6dc
    4840:	stc2l	7, cr15, [lr], {255}	; 0xff
    4844:	ldclt	0, cr11, [r0, #-8]
    4848:	andeq	r4, r1, lr, asr r8
    484c:	addlt	fp, r2, r0, lsl r5
    4850:	strls	r2, [r0], #-1025	; 0xfffffbff
    4854:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4858:	ldclt	0, cr11, [r0, #-8]
    485c:	addlt	fp, r2, r0, lsl r5
    4860:	ldrbtmi	r4, [ip], #-3075	; 0xfffff3fd
    4864:	strls	r6, [r0], #-2340	; 0xfffff6dc
    4868:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    486c:	ldclt	0, cr11, [r0, #-8]
    4870:	andeq	r4, r1, r6, lsr r8
    4874:			; <UNDEFINED> instruction: 0x4604b538
    4878:	blmi	af1540 <BN_free@plt+0xaeea2c>
    487c:	ldmdbvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4880:			; <UNDEFINED> instruction: 0x4601b31d
    4884:			; <UNDEFINED> instruction: 0xf7fe4628
    4888:	ldmiblt	r0!, {r2, r3, r4, r8, fp, sp, lr, pc}^
    488c:	vst1.8	{d20-d22}, [pc :128], r0
    4890:	vqsub.s8	<illegal reg q11.5>, q8, q0
    4894:			; <UNDEFINED> instruction: 0xf7fd4141
    4898:	mcrne	12, 0, lr, cr4, cr10, {3}
    489c:	andcs	sp, r1, #47104	; 0xb800
    48a0:			; <UNDEFINED> instruction: 0xf7fe2102
    48a4:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
    48a8:	stmdbmi	r0!, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
    48ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    48b0:	svc	0x0062f7fd
    48b4:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
    48b8:	cmplt	r0, #16
    48bc:	andcs	r2, r1, #0, 6
    48c0:			; <UNDEFINED> instruction: 0xf7fd4619
    48c4:	andcs	lr, r0, sl, lsr #31
    48c8:			; <UNDEFINED> instruction: 0x4628bd38
    48cc:	mrc	7, 0, APSR_nzcv, cr14, cr13, {7}
    48d0:			; <UNDEFINED> instruction: 0xf7fd4620
    48d4:	blmi	6007cc <BN_free@plt+0x5fdcb8>
    48d8:	cmpvs	r8, fp, ror r4
    48dc:			; <UNDEFINED> instruction: 0xf7fee7d6
    48e0:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    48e4:	ldcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    48e8:	ldmdbmi	r4, {r0, r1, r4, r9, fp, lr}
    48ec:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    48f0:			; <UNDEFINED> instruction: 0x46033214
    48f4:			; <UNDEFINED> instruction: 0xf7ff2002
    48f8:	ldrb	pc, [r6, r3, ror #23]	; <UNPREDICTABLE>
    48fc:	andcs	r4, r5, r0, lsl sl
    4900:	ldrbtmi	r4, [sl], #-2320	; 0xfffff6f0
    4904:	andscc	r4, r4, #2030043136	; 0x79000000
    4908:	blx	ff6c290e <BN_free@plt+0xff6bfdfa>
    490c:	rscscc	pc, pc, pc, asr #32
    4910:	stmdbmi	sp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    4914:	ldrbtmi	r2, [r9], #-5
    4918:	blx	ff4c291e <BN_free@plt+0xff4bfe0a>
    491c:			; <UNDEFINED> instruction: 0xf7fd4620
    4920:			; <UNDEFINED> instruction: 0xf04fef4a
    4924:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    4928:	andeq	r4, r1, ip, lsl r8
    492c:	andeq	r3, r0, r2, ror #20
    4930:	andeq	r4, r1, r2, ror #15
    4934:	andeq	r4, r1, r0, asr #15
    4938:	andeq	r3, r0, r0, ror #24
    493c:	andeq	r3, r0, lr, ror #19
    4940:	andeq	r3, r0, sl, asr #24
    4944:	muleq	r0, r4, r9
    4948:	strdeq	r3, [r0], -lr
    494c:	cfstr32mi	mvfx11, [r6], {56}	; 0x38
    4950:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    4954:			; <UNDEFINED> instruction: 0xf7fdb138
    4958:	stmdbvs	r0!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    495c:	eorvs	r2, r5, r0, lsl #10
    4960:	ldcl	7, cr15, [r4, #1012]	; 0x3f4
    4964:	ldflts	f6, [r8, #-404]!	; 0xfffffe6c
    4968:	andeq	r4, r1, r8, asr #14
    496c:	blmi	2f1e54 <BN_free@plt+0x2ef340>
    4970:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4974:	cmnlt	r0, r4, lsl #12
    4978:	svc	0x0068f7fd
    497c:	cmplt	r0, r5, lsl #12
    4980:			; <UNDEFINED> instruction: 0xffe4f7ff
    4984:			; <UNDEFINED> instruction: 0xf7ff4628
    4988:			; <UNDEFINED> instruction: 0x4604ff75
    498c:			; <UNDEFINED> instruction: 0xf7fd4628
    4990:			; <UNDEFINED> instruction: 0x4620edbe
    4994:			; <UNDEFINED> instruction: 0xf04fbd38
    4998:	udf	#41807	; 0xa34f
    499c:	andeq	r4, r1, r8, lsr #14
    49a0:	movwcs	r4, #2054	; 0x806
    49a4:	ldrbtmi	fp, [r8], #-1040	; 0xfffffbf0
    49a8:	ldrmi	r4, [r9], -r5, lsl #24
    49ac:	stmdbpl	r0, {r0, r9, sp}
    49b0:	blmi	142b2c <BN_free@plt+0x140018>
    49b4:			; <UNDEFINED> instruction: 0xf7fd6800
    49b8:	svclt	0x0000bf2d
    49bc:	andeq	r4, r1, sl, lsl r3
    49c0:	andeq	r0, r0, r0, lsr r3
    49c4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    49c8:			; <UNDEFINED> instruction: 0x47706198
    49cc:	ldrdeq	r4, [r1], -r2
    49d0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    49d4:			; <UNDEFINED> instruction: 0x477061d8
    49d8:	andeq	r4, r1, r6, asr #13
    49dc:			; <UNDEFINED> instruction: 0xf04fb40c
    49e0:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    49e4:	strdlt	r4, [r7], r0	; <UNPREDICTABLE>
    49e8:	mrcmi	13, 1, sl, cr9, cr0, {1}
    49ec:			; <UNDEFINED> instruction: 0x460f4c39
    49f0:	blls	142b4c <BN_free@plt+0x140038>
    49f4:	tstcs	r0, lr, ror r4
    49f8:	andcs	r4, r1, #128, 12	; 0x8000000
    49fc:	stmib	sp, {r3, r9, sl, lr}^
    4a00:	ldmdbpl	r4!, {r8, sl, ip, pc}
    4a04:	strtls	r6, [r5], #-2084	; 0xfffff7dc
    4a08:	streq	pc, [r0], #-79	; 0xffffffb1
    4a0c:			; <UNDEFINED> instruction: 0xf7fd9503
    4a10:	mcrrne	14, 7, lr, r6, cr4
    4a14:			; <UNDEFINED> instruction: 0xf7fd4630
    4a18:	stmdacs	r0, {r5, r8, r9, sl, fp, sp, lr, pc}
    4a1c:	blmi	bb8b64 <BN_free@plt+0xbb6050>
    4a20:	beq	40b64 <BN_free@plt+0x3e050>
    4a24:	strls	r4, [r3, #-1540]	; 0xfffff9fc
    4a28:			; <UNDEFINED> instruction: 0xf88d447b
    4a2c:	ldmibvs	fp, {r4, sp, pc}^
    4a30:			; <UNDEFINED> instruction: 0x4640b19b
    4a34:			; <UNDEFINED> instruction: 0xb1804798
    4a38:			; <UNDEFINED> instruction: 0xf10d4a28
    4a3c:	orrcs	r0, r2, #16, 22	; 0x4000
    4a40:	ldrbtmi	r9, [sl], #-1
    4a44:	andls	r4, r0, #88, 12	; 0x5800000
    4a48:	andcs	r4, r1, #26214400	; 0x1900000
    4a4c:	mcr	7, 4, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    4a50:	svclt	0x00882881
    4a54:	andsge	pc, r0, sp, lsl #17
    4a58:			; <UNDEFINED> instruction: 0xf10de001
    4a5c:	vstrls	d0, [r3, #-64]	; 0xffffffc0
    4a60:	mvnscc	pc, #79	; 0x4f
    4a64:	ldrtmi	r2, [r1], -r1, lsl #4
    4a68:	andls	pc, r0, sp, asr #17
    4a6c:	strls	r4, [r1, #-1568]	; 0xfffff9e0
    4a70:	mcr	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4a74:			; <UNDEFINED> instruction: 0x4623491a
    4a78:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    4a7c:	ldrtmi	r4, [r8], -r5, lsl #12
    4a80:	blx	7c2a86 <BN_free@plt+0x7bff72>
    4a84:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    4a88:			; <UNDEFINED> instruction: 0x9018f8d3
    4a8c:	svceq	0x0000f1b9
    4a90:	ldrtmi	sp, [r9], -r5
    4a94:	strtmi	r4, [r3], -r0, asr #12
    4a98:	strls	r2, [r0, #-512]	; 0xfffffe00
    4a9c:	ldrtmi	r4, [r1], -r8, asr #15
    4aa0:			; <UNDEFINED> instruction: 0xf7ff4620
    4aa4:	bmi	442b88 <BN_free@plt+0x440074>
    4aa8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4aac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ab0:	subsmi	r9, sl, r5, lsr #22
    4ab4:	eorlt	sp, r7, sl, lsl #2
    4ab8:	svcmi	0x00f0e8bd
    4abc:	ldrbmi	fp, [r0, -r2]!
    4ac0:	andcs	r4, r5, sl, lsl #18
    4ac4:			; <UNDEFINED> instruction: 0xf7ff4479
    4ac8:			; <UNDEFINED> instruction: 0xe7ecfafb
    4acc:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    4ad0:	andeq	r4, r1, ip, asr #5
    4ad4:	andeq	r0, r0, r8, lsr #6
    4ad8:	andeq	r4, r1, r0, ror r6
    4adc:	andeq	r3, r0, r6, asr #18
    4ae0:	andeq	r3, r0, r6, lsl r9
    4ae4:	andeq	r4, r1, r2, lsl r6
    4ae8:	andeq	r4, r1, r6, lsl r2
    4aec:	muleq	r0, r8, r8
    4af0:	bmi	a71b28 <BN_free@plt+0xa6f014>
    4af4:	push	{r0, r3, r5, r8, r9, fp, lr}
    4af8:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    4afc:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    4b00:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4b04:			; <UNDEFINED> instruction: 0xf8dd44f9
    4b08:	ldmdavs	fp, {r4, r5, pc}
    4b0c:			; <UNDEFINED> instruction: 0xf04f9303
    4b10:			; <UNDEFINED> instruction: 0xf8d90300
    4b14:	movtlt	r3, #45080	; 0xb018
    4b18:	smlabbcs	r0, sl, r6, r4
    4b1c:			; <UNDEFINED> instruction: 0xf04faf0d
    4b20:	andcs	r3, r1, #-67108861	; 0xfc000003
    4b24:			; <UNDEFINED> instruction: 0xf8cd4606
    4b28:	strmi	r8, [r8], -r0
    4b2c:	strls	r9, [r2, -r1, lsl #14]
    4b30:	stcl	7, cr15, [r2, #1012]!	; 0x3f4
    4b34:	strtmi	r1, [r8], -r5, asr #24
    4b38:	mcr	7, 4, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    4b3c:			; <UNDEFINED> instruction: 0xb3204604
    4b40:	mvnscc	pc, #79	; 0x4f
    4b44:	strtmi	r2, [r9], -r1, lsl #4
    4b48:			; <UNDEFINED> instruction: 0xf8cd9701
    4b4c:	strls	r8, [r2, -r0]
    4b50:	ldcl	7, cr15, [r2, #1012]	; 0x3f4
    4b54:			; <UNDEFINED> instruction: 0x7018f8d9
    4b58:			; <UNDEFINED> instruction: 0x46234651
    4b5c:	andls	r2, r0, r0, lsl #4
    4b60:			; <UNDEFINED> instruction: 0x47b84630
    4b64:	strtmi	r4, [r0], -r9, lsr #12
    4b68:			; <UNDEFINED> instruction: 0xffd4f7fe
    4b6c:	blmi	2d73a8 <BN_free@plt+0x2d4894>
    4b70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4b74:	blls	debe4 <BN_free@plt+0xdc0d0>
    4b78:	qaddle	r4, sl, r4
    4b7c:	pop	{r2, ip, sp, pc}
    4b80:	strdlt	r4, [r2], -r0
    4b84:			; <UNDEFINED> instruction: 0xf7fd4770
    4b88:	stmdbmi	r7, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    4b8c:	ldrbtmi	r2, [r9], #-5
    4b90:	blx	fe5c2b94 <BN_free@plt+0xfe5c0080>
    4b94:	svclt	0x0000e7ea
    4b98:	andeq	r4, r1, r6, asr #3
    4b9c:	andeq	r0, r0, r8, lsr #6
    4ba0:	muleq	r1, r4, r5
    4ba4:	andeq	r4, r1, r0, asr r1
    4ba8:	andeq	r3, r0, sl, lsl #16
    4bac:			; <UNDEFINED> instruction: 0xf04fb40c
    4bb0:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    4bb4:	strdlt	r4, [r5], r0
    4bb8:	cdpmi	12, 2, cr10, cr8, cr12, {0}
    4bbc:	strmi	r4, [pc], -r8, lsr #26
    4bc0:	blls	142d18 <BN_free@plt+0x140204>
    4bc4:	tstcs	r0, lr, ror r4
    4bc8:	andcs	r4, r1, #128, 12	; 0x8000000
    4bcc:	stmib	sp, {r3, r9, sl, lr}^
    4bd0:	ldmdbpl	r5!, {sl, ip, pc}^
    4bd4:	strls	r6, [r3, #-2093]	; 0xfffff7d3
    4bd8:	streq	pc, [r0, #-79]	; 0xffffffb1
    4bdc:			; <UNDEFINED> instruction: 0xf7fd9402
    4be0:	mcrrne	13, 8, lr, r6, cr12
    4be4:			; <UNDEFINED> instruction: 0xf7fd4630
    4be8:	cmnlt	r8, #56, 28	; 0x380
    4bec:	mvnscc	pc, #79	; 0x4f
    4bf0:	ldrtmi	r2, [r1], -r1, lsl #4
    4bf4:			; <UNDEFINED> instruction: 0xf8cd9401
    4bf8:	strmi	r9, [r5], -r0
    4bfc:			; <UNDEFINED> instruction: 0xf7fd9402
    4c00:	ldmdbmi	r8, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    4c04:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    4c08:	ldrtmi	r4, [r8], -r4, lsl #12
    4c0c:	blx	1642c10 <BN_free@plt+0x16400fc>
    4c10:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    4c14:			; <UNDEFINED> instruction: 0x9018f8d3
    4c18:	svceq	0x0000f1b9
    4c1c:	ldrtmi	sp, [r9], -r5
    4c20:	strtmi	r4, [fp], -r0, asr #12
    4c24:	strls	r2, [r0], #-513	; 0xfffffdff
    4c28:	ldrtmi	r4, [r1], -r8, asr #15
    4c2c:			; <UNDEFINED> instruction: 0xf7fe4628
    4c30:	bmi	3c49fc <BN_free@plt+0x3c1ee8>
    4c34:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4c38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c3c:	subsmi	r9, sl, r3, lsl #22
    4c40:	andlt	sp, r5, sl, lsl #2
    4c44:	mvnsmi	lr, #12386304	; 0xbd0000
    4c48:	ldrbmi	fp, [r0, -r2]!
    4c4c:	andcs	r4, r5, r8, lsl #18
    4c50:			; <UNDEFINED> instruction: 0xf7ff4479
    4c54:			; <UNDEFINED> instruction: 0xe7ecfa35
    4c58:	mcr	7, 0, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4c5c:	strdeq	r4, [r1], -ip
    4c60:	andeq	r0, r0, r8, lsr #6
    4c64:	strdeq	r3, [r0], -r6
    4c68:	andeq	r4, r1, r6, lsl #9
    4c6c:	andeq	r4, r1, sl, lsl #1
    4c70:	andeq	r3, r0, r8, ror r7
    4c74:	bmi	a71cac <BN_free@plt+0xa6f198>
    4c78:	push	{r0, r3, r5, r8, r9, fp, lr}
    4c7c:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    4c80:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    4c84:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4c88:			; <UNDEFINED> instruction: 0xf8dd44f9
    4c8c:	ldmdavs	fp, {r4, r5, pc}
    4c90:			; <UNDEFINED> instruction: 0xf04f9303
    4c94:			; <UNDEFINED> instruction: 0xf8d90300
    4c98:	movtlt	r3, #45080	; 0xb018
    4c9c:	smlabbcs	r0, sl, r6, r4
    4ca0:			; <UNDEFINED> instruction: 0xf04faf0d
    4ca4:	andcs	r3, r1, #-67108861	; 0xfc000003
    4ca8:			; <UNDEFINED> instruction: 0xf8cd4606
    4cac:	strmi	r8, [r8], -r0
    4cb0:	strls	r9, [r2, -r1, lsl #14]
    4cb4:	stc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4cb8:	strtmi	r1, [r8], -r5, asr #24
    4cbc:	stcl	7, cr15, [ip, #1012]	; 0x3f4
    4cc0:			; <UNDEFINED> instruction: 0xb3204604
    4cc4:	mvnscc	pc, #79	; 0x4f
    4cc8:	strtmi	r2, [r9], -r1, lsl #4
    4ccc:			; <UNDEFINED> instruction: 0xf8cd9701
    4cd0:	strls	r8, [r2, -r0]
    4cd4:	ldc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    4cd8:			; <UNDEFINED> instruction: 0x7018f8d9
    4cdc:			; <UNDEFINED> instruction: 0x46234651
    4ce0:	andls	r2, r0, r1, lsl #4
    4ce4:			; <UNDEFINED> instruction: 0x47b84630
    4ce8:	strtmi	r4, [r0], -r9, lsr #12
    4cec:			; <UNDEFINED> instruction: 0xff12f7fe
    4cf0:	blmi	2d752c <BN_free@plt+0x2d4a18>
    4cf4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4cf8:	blls	ded68 <BN_free@plt+0xdc254>
    4cfc:	qaddle	r4, sl, r4
    4d00:	pop	{r2, ip, sp, pc}
    4d04:	strdlt	r4, [r2], -r0
    4d08:			; <UNDEFINED> instruction: 0xf7fd4770
    4d0c:	stmdbmi	r7, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    4d10:	ldrbtmi	r2, [r9], #-5
    4d14:			; <UNDEFINED> instruction: 0xf9d4f7ff
    4d18:	svclt	0x0000e7ea
    4d1c:	andeq	r4, r1, r2, asr #32
    4d20:	andeq	r0, r0, r8, lsr #6
    4d24:	andeq	r4, r1, r0, lsl r4
    4d28:	andeq	r3, r1, ip, asr #31
    4d2c:	andeq	r3, r0, sl, ror #13
    4d30:			; <UNDEFINED> instruction: 0xf04fb40c
    4d34:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    4d38:	strdlt	r4, [r5], r0
    4d3c:	cdpmi	12, 2, cr10, cr8, cr12, {0}
    4d40:	strmi	r4, [pc], -r8, lsr #26
    4d44:	blls	142e9c <BN_free@plt+0x140388>
    4d48:	tstcs	r0, lr, ror r4
    4d4c:	andcs	r4, r1, #128, 12	; 0x8000000
    4d50:	stmib	sp, {r3, r9, sl, lr}^
    4d54:	ldmdbpl	r5!, {sl, ip, pc}^
    4d58:	strls	r6, [r3, #-2093]	; 0xfffff7d3
    4d5c:	streq	pc, [r0, #-79]	; 0xffffffb1
    4d60:			; <UNDEFINED> instruction: 0xf7fd9402
    4d64:	mcrrne	12, 12, lr, r6, cr10
    4d68:			; <UNDEFINED> instruction: 0xf7fd4630
    4d6c:	cmnlt	r8, #7552	; 0x1d80
    4d70:	mvnscc	pc, #79	; 0x4f
    4d74:	ldrtmi	r2, [r1], -r1, lsl #4
    4d78:			; <UNDEFINED> instruction: 0xf8cd9401
    4d7c:	strmi	r9, [r5], -r0
    4d80:			; <UNDEFINED> instruction: 0xf7fd9402
    4d84:	ldmdbmi	r8, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    4d88:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    4d8c:	ldrtmi	r4, [r8], -r4, lsl #12
    4d90:			; <UNDEFINED> instruction: 0xf996f7ff
    4d94:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    4d98:			; <UNDEFINED> instruction: 0x9018f8d3
    4d9c:	svceq	0x0000f1b9
    4da0:	ldrtmi	sp, [r9], -r5
    4da4:	strtmi	r4, [fp], -r0, asr #12
    4da8:	strls	r2, [r0], #-514	; 0xfffffdfe
    4dac:	ldrtmi	r4, [r1], -r8, asr #15
    4db0:			; <UNDEFINED> instruction: 0xf7fe4628
    4db4:	bmi	3c4878 <BN_free@plt+0x3c1d64>
    4db8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4dbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4dc0:	subsmi	r9, sl, r3, lsl #22
    4dc4:	andlt	sp, r5, sl, lsl #2
    4dc8:	mvnsmi	lr, #12386304	; 0xbd0000
    4dcc:	ldrbmi	fp, [r0, -r2]!
    4dd0:	andcs	r4, r5, r8, lsl #18
    4dd4:			; <UNDEFINED> instruction: 0xf7ff4479
    4dd8:			; <UNDEFINED> instruction: 0xe7ecf973
    4ddc:	stcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    4de0:	andeq	r3, r1, r8, ror pc
    4de4:	andeq	r0, r0, r8, lsr #6
    4de8:	andeq	r3, r0, r2, ror r7
    4dec:	andeq	r4, r1, r2, lsl #6
    4df0:	andeq	r3, r1, r6, lsl #30
    4df4:	andeq	r3, r0, r0, ror #12
    4df8:			; <UNDEFINED> instruction: 0xf04fb40c
    4dfc:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    4e00:	strdlt	r4, [r6], r0
    4e04:			; <UNDEFINED> instruction: 0xf8dfac0c
    4e08:	stcmi	0, cr12, [sl, #-672]!	; 0xfffffd60
    4e0c:			; <UNDEFINED> instruction: 0xf854460e
    4e10:	ldrbtmi	r8, [ip], #2820	; 0xb04
    4e14:	andcs	r2, r1, #0, 2
    4e18:	strmi	r4, [r8], -r7, lsl #12
    4e1c:	strhi	lr, [r0], #-2509	; 0xfffff633
    4e20:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    4e24:	strls	r6, [r5, #-2093]	; 0xfffff7d3
    4e28:	streq	pc, [r0, #-79]	; 0xffffffb1
    4e2c:			; <UNDEFINED> instruction: 0xf7fd9404
    4e30:	mcrrne	12, 6, lr, r1, cr4
    4e34:	strmi	r9, [r8], -r3, lsl #2
    4e38:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    4e3c:	cmnlt	r0, #49152	; 0xc000
    4e40:	mvnscc	pc, #79	; 0x4f
    4e44:	strhi	lr, [r0], #-2509	; 0xfffff633
    4e48:	strmi	r2, [r5], -r1, lsl #4
    4e4c:			; <UNDEFINED> instruction: 0xf7fd9404
    4e50:	ldmdbmi	r9, {r2, r4, r6, sl, fp, sp, lr, pc}
    4e54:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    4e58:	ldrtmi	r4, [r0], -r4, lsl #12
    4e5c:			; <UNDEFINED> instruction: 0xf930f7ff
    4e60:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    4e64:			; <UNDEFINED> instruction: 0x8018f8d3
    4e68:	svceq	0x0000f1b8
    4e6c:	ldrtmi	sp, [r1], -r5
    4e70:			; <UNDEFINED> instruction: 0x462b4638
    4e74:	strls	r2, [r0], #-515	; 0xfffffdfd
    4e78:	strtmi	r4, [r8], -r0, asr #15
    4e7c:	bl	11c2e78 <BN_free@plt+0x11c0364>
    4e80:	blmi	3176c4 <BN_free@plt+0x314bb0>
    4e84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e88:	blls	15eef8 <BN_free@plt+0x15c3e4>
    4e8c:	qaddle	r4, sl, sp
    4e90:	pop	{r1, r2, ip, sp, pc}
    4e94:	strdlt	r4, [r2], -r0
    4e98:	bmi	296c60 <BN_free@plt+0x29414c>
    4e9c:	stmdbmi	sl, {r0, r2, sp}
    4ea0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4ea4:			; <UNDEFINED> instruction: 0xf7ff3228
    4ea8:	strb	pc, [r9, fp, lsl #18]!	; <UNPREDICTABLE>
    4eac:	stcl	7, cr15, [r0], #1012	; 0x3f4
    4eb0:	andeq	r3, r1, lr, lsr #29
    4eb4:	andeq	r0, r0, r8, lsr #6
    4eb8:	andeq	r3, r0, r6, lsr #13
    4ebc:	andeq	r4, r1, r6, lsr r2
    4ec0:	andeq	r3, r1, ip, lsr lr
    4ec4:	andeq	r3, r0, ip, lsr #13
    4ec8:	andeq	r3, r0, sl, asr #11
    4ecc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4ed0:			; <UNDEFINED> instruction: 0x47706218
    4ed4:	andeq	r4, r1, sl, asr #3
    4ed8:	svcmi	0x00f0e92d
    4edc:	ldcge	0, cr11, [r2], {137}	; 0x89
    4ee0:	ldcmi	14, cr4, [r3, #-200]!	; 0xffffff38
    4ee4:			; <UNDEFINED> instruction: 0xf854460f
    4ee8:	ldrbtmi	fp, [lr], #-2820	; 0xfffff4fc
    4eec:	strmi	r2, [r0], r0, lsl #2
    4ef0:			; <UNDEFINED> instruction: 0x469a4691
    4ef4:	strmi	r9, [r8], -r1, lsl #8
    4ef8:	andlt	pc, r0, sp, asr #17
    4efc:	mvnscc	pc, #79	; 0x4f
    4f00:	andcs	r5, r1, #1916928	; 0x1d4000
    4f04:	strls	r6, [r7, #-2093]	; 0xfffff7d3
    4f08:	streq	pc, [r0, #-79]	; 0xffffffb1
    4f0c:			; <UNDEFINED> instruction: 0xf7fd9406
    4f10:	mcrrne	11, 15, lr, r5, cr4
    4f14:			; <UNDEFINED> instruction: 0xf7fd4628
    4f18:	stmdacs	r0, {r5, r7, sl, fp, sp, lr, pc}
    4f1c:			; <UNDEFINED> instruction: 0x4629d03f
    4f20:			; <UNDEFINED> instruction: 0xf04f9401
    4f24:	andcs	r3, r1, #-67108861	; 0xfc000003
    4f28:	andlt	pc, r0, sp, asr #17
    4f2c:	strls	r4, [r6], #-1542	; 0xfffff9fa
    4f30:	bl	ff8c2f2c <BN_free@plt+0xff8c0418>
    4f34:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
    4f38:			; <UNDEFINED> instruction: 0xb1ac6a0c
    4f3c:	ldrbmi	r9, [r3], -r1
    4f40:	ldrtmi	r4, [r9], -sl, asr #12
    4f44:	strls	r4, [r0], -r0, asr #12
    4f48:	strtmi	r4, [r9], -r0, lsr #15
    4f4c:			; <UNDEFINED> instruction: 0xf7fe4630
    4f50:	bmi	6846dc <BN_free@plt+0x681bc8>
    4f54:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    4f58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f5c:	subsmi	r9, sl, r7, lsl #22
    4f60:	andlt	sp, r9, fp, lsl r1
    4f64:	svchi	0x00f0e8bd
    4f68:	ldmdbvc	r9!, {r0, r1, r2, r7, r8, ip, sp, pc}
    4f6c:	ldmvc	sl!, {r1, sp}^
    4f70:	ldmdbvc	ip!, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr}^
    4f74:	smlabtcs	r1, sp, r9, lr
    4f78:	stmib	sp, {r4, r8, fp, lr}^
    4f7c:	movwls	r4, #1539	; 0x603
    4f80:	ldmdavc	fp!, {r0, r3, r4, r5, r6, sl, lr}^
    4f84:			; <UNDEFINED> instruction: 0xf7ff783a
    4f88:	bfi	pc, fp, #17, #14	; <UNPREDICTABLE>
    4f8c:	ldrtmi	r4, [r2], -ip, lsl #18
    4f90:	ldrbtmi	r2, [r9], #-2
    4f94:			; <UNDEFINED> instruction: 0xf894f7ff
    4f98:			; <UNDEFINED> instruction: 0xf7fde7d7
    4f9c:	stmdbmi	r9, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    4fa0:	ldrbtmi	r2, [r9], #-5
    4fa4:			; <UNDEFINED> instruction: 0xf88cf7ff
    4fa8:	svclt	0x0000e7d3
    4fac:	ldrdeq	r3, [r1], -r6
    4fb0:	andeq	r0, r0, r8, lsr #6
    4fb4:	andeq	r4, r1, r2, ror #2
    4fb8:	andeq	r3, r1, sl, ror #26
    4fbc:	andeq	r3, r0, r8, asr #10
    4fc0:	andeq	r3, r0, lr, ror #10
    4fc4:	strdeq	r3, [r0], -r2
    4fc8:	ldmdale	r6, {r0, r2, fp, sp}
    4fcc:			; <UNDEFINED> instruction: 0xf000e8df
    4fd0:	svceq	0x000c0306
    4fd4:	stmdami	sl, {r1, r4, r8, fp}
    4fd8:			; <UNDEFINED> instruction: 0x47704478
    4fdc:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    4fe0:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    4fe4:			; <UNDEFINED> instruction: 0x47704478
    4fe8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    4fec:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    4ff0:			; <UNDEFINED> instruction: 0x47704478
    4ff4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    4ff8:	stmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
    4ffc:			; <UNDEFINED> instruction: 0x47704478
    5000:	andeq	r3, r0, ip, ror #10
    5004:	andeq	r3, r0, sl, lsr r5
    5008:	andeq	r3, r0, r8, asr r5
    500c:	andeq	r3, r0, sl, lsr r5
    5010:	andeq	r3, r0, ip, lsr r5
    5014:	andeq	r3, r0, lr, lsr r5
    5018:	andeq	r3, r0, r8, lsl r5
    501c:	ldrlt	r4, [r0, #-2328]	; 0xfffff6e8
    5020:			; <UNDEFINED> instruction: 0x46044479
    5024:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5028:	ldmdbmi	r6, {r3, r8, r9, ip, sp, pc}
    502c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5030:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5034:	ldmdbmi	r4, {r5, r6, r7, r8, ip, sp, pc}
    5038:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    503c:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5040:	ldmdbmi	r2, {r6, r7, r8, ip, sp, pc}
    5044:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5048:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    504c:	ldmdbmi	r0, {r5, r7, r8, ip, sp, pc}
    5050:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5054:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5058:	stmdbmi	lr, {r7, r8, ip, sp, pc}
    505c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5060:	ldmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5064:	svclt	0x00142800
    5068:	rscscc	pc, pc, pc, asr #32
    506c:	ldclt	0, cr2, [r0, #-20]	; 0xffffffec
    5070:	ldclt	0, cr2, [r0, #-4]
    5074:	ldclt	0, cr2, [r0, #-8]
    5078:	ldclt	0, cr2, [r0, #-12]
    507c:	ldclt	0, cr2, [r0, #-16]
    5080:	strdeq	r3, [r0], -r8
    5084:	andeq	r3, r0, r6, lsl r5
    5088:	andeq	r3, r0, sl, ror #9
    508c:	andeq	r3, r0, r6, ror #9
    5090:	andeq	r3, r0, r2, ror #9
    5094:	ldrdeq	r3, [r0], -lr
    5098:	addlt	fp, r3, r0, lsl #10
    509c:	tstls	r1, r2, lsl #12
    50a0:	stmdbmi	r4, {r2, r6, fp, sp, lr}
    50a4:	andcs	r6, r5, r3, lsl #16
    50a8:	strls	r4, [r0], #-1145	; 0xfffffb87
    50ac:			; <UNDEFINED> instruction: 0xf808f7ff
    50b0:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50b4:	andeq	r3, r0, r0, ror #9
    50b8:			; <UNDEFINED> instruction: 0x4607b5f8
    50bc:	strmi	r6, [sp], -r4, lsl #16
    50c0:	ldmib	r4, {r2, r3, r5, r6, r8, r9, ip, sp, pc}^
    50c4:	strtmi	r3, [r9], #-256	; 0xffffff00
    50c8:	svclt	0x00984299
    50cc:	ldmdble	r3, {sp}
    50d0:			; <UNDEFINED> instruction: 0xf01368e3
    50d4:	andsle	r0, r0, r1, lsl #12
    50d8:			; <UNDEFINED> instruction: 0xf7fd68a0
    50dc:	strmi	lr, [r6], -r4, asr #25
    50e0:	stmdavs	r0!, {r4, r5, r6, r8, r9, ip, sp, pc}^
    50e4:	tstcs	r0, sl, lsr #12
    50e8:			; <UNDEFINED> instruction: 0xf7fd4430
    50ec:	umlalvs	lr, r6, r4, r9
    50f0:	andcs	r6, r0, r1, ror #16
    50f4:	eorvs	r4, r1, r9, lsr #8
    50f8:			; <UNDEFINED> instruction: 0x4620bdf8
    50fc:			; <UNDEFINED> instruction: 0xf7fd3110
    5100:			; <UNDEFINED> instruction: 0x4604ecb2
    5104:	stmdavs	r0, {r5, r6, r7, r8, ip, sp, pc}^
    5108:			; <UNDEFINED> instruction: 0x462a4631
    510c:	strtmi	r3, [r0], #-16
    5110:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5114:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    5118:	eorsvs	r6, ip, r3, lsr #1
    511c:			; <UNDEFINED> instruction: 0xf101e7e8
    5120:			; <UNDEFINED> instruction: 0xf0000010
    5124:			; <UNDEFINED> instruction: 0x4603fbbf
    5128:			; <UNDEFINED> instruction: 0x4602b130
    512c:			; <UNDEFINED> instruction: 0xf8424620
    5130:	addsvs	r5, sl, r0, lsl fp
    5134:	ldcllt	0, cr6, [r8, #236]!	; 0xec
    5138:			; <UNDEFINED> instruction: 0xf04f6038
    513c:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    5140:	rscscc	pc, pc, pc, asr #32
    5144:	svclt	0x0000bdf8
    5148:			; <UNDEFINED> instruction: 0x4604b510
    514c:			; <UNDEFINED> instruction: 0xf0003010
    5150:	tstlt	r8, r9, lsr #23	; <UNPREDICTABLE>
    5154:			; <UNDEFINED> instruction: 0xf8434603
    5158:	addvs	r4, r3, r0, lsl fp
    515c:	svclt	0x0000bd10
    5160:			; <UNDEFINED> instruction: 0x4605b538
    5164:			; <UNDEFINED> instruction: 0x460c2010
    5168:	blx	fe741172 <BN_free@plt+0xfe73e65e>
    516c:	stmiavs	r3, {r4, r5, r8, ip, sp, pc}^
    5170:	strmi	lr, [r0], #-2496	; 0xfffff640
    5174:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5178:	movwpl	lr, #10688	; 0x29c0
    517c:	svclt	0x0000bd38
    5180:			; <UNDEFINED> instruction: 0x4606b570
    5184:	andseq	pc, r0, r1, lsl #2
    5188:			; <UNDEFINED> instruction: 0xf000460d
    518c:	strmi	pc, [r4], -fp, lsl #23
    5190:			; <UNDEFINED> instruction: 0x4603b178
    5194:	blpl	4432a8 <BN_free@plt+0x440794>
    5198:	cmplt	r6, r3, lsl #1
    519c:	stmdane	sl!, {r0, r6, fp, sp, lr}^
    51a0:	addsmi	r4, r5, #184549376	; 0xb000000
    51a4:	movwle	r6, #24642	; 0x6042
    51a8:	ldrtmi	r4, [r1], -sl, lsr #12
    51ac:			; <UNDEFINED> instruction: 0xf7fd4618
    51b0:	strtmi	lr, [r0], -lr, ror #20
    51b4:			; <UNDEFINED> instruction: 0x4629bd70
    51b8:			; <UNDEFINED> instruction: 0xff6ef7ff
    51bc:			; <UNDEFINED> instruction: 0x4605b5f8
    51c0:			; <UNDEFINED> instruction: 0xf1066846
    51c4:			; <UNDEFINED> instruction: 0xf0000010
    51c8:	strmi	pc, [r4], -sp, ror #22
    51cc:			; <UNDEFINED> instruction: 0x4603b178
    51d0:	blvs	4432e4 <BN_free@plt+0x4407d0>
    51d4:	stmiavs	r9!, {r0, r1, r7, sp, lr}
    51d8:	stmdavs	r7, {r0, r3, r6, r8, ip, sp, pc}^
    51dc:	ldrtmi	r6, [fp], #-2154	; 0xfffff796
    51e0:	ldrdvs	r1, [r5], #-149	; 0xffffff6b
    51e4:	movwle	r4, #17070	; 0x42ae
    51e8:			; <UNDEFINED> instruction: 0xf7fd4618
    51ec:			; <UNDEFINED> instruction: 0x4620ea50
    51f0:			; <UNDEFINED> instruction: 0x4611bdf8
    51f4:			; <UNDEFINED> instruction: 0xff50f7ff
    51f8:	stmiavs	r3, {r3, r7, r8, ip, sp, pc}^
    51fc:	bfieq	fp, r0, #10, #18
    5200:	strle	r4, [r4], #-1540	; 0xfffff9fc
    5204:	pop	{r5, r9, sl, lr}
    5208:			; <UNDEFINED> instruction: 0xf7fd4010
    520c:	stmvs	r0, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, pc}
    5210:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5214:	pop	{r5, r9, sl, lr}
    5218:			; <UNDEFINED> instruction: 0xf7fd4010
    521c:			; <UNDEFINED> instruction: 0x4770b975
    5220:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    5224:	strmi	r2, [r4], -r0, lsl #2
    5228:	stmvs	r0, {r1, r6, fp, sp, lr}
    522c:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5230:	pop	{r5, r9, sl, lr}
    5234:			; <UNDEFINED> instruction: 0xf7ff4010
    5238:			; <UNDEFINED> instruction: 0x4770bfdf
    523c:	ldmib	r0, {r4, r5, r6, r8, sl, ip, sp, pc}^
    5240:	stmdavs	r6, {r0, sl, ip, lr}
    5244:	strtmi	r1, [ip], #-2378	; 0xfffff6b6
    5248:	strhvs	r4, [r2], #-34	; 0xffffffde
    524c:	strtmi	sp, [r0], -r1, lsl #16
    5250:			; <UNDEFINED> instruction: 0xf7ffbd70
    5254:	svclt	0x0000ff21
    5258:			; <UNDEFINED> instruction: 0x4606b5f8
    525c:	eorsle	r2, pc, r0, lsl #18
    5260:	strmi	r6, [sp], -pc, asr #16
    5264:	stmdavs	r3, {r3, r4, r5, r6, r8, r9, ip, sp, pc}^
    5268:			; <UNDEFINED> instruction: 0xf107441f
    526c:			; <UNDEFINED> instruction: 0xf0000010
    5270:			; <UNDEFINED> instruction: 0x4604fb19
    5274:			; <UNDEFINED> instruction: 0x4603b390
    5278:	blvc	44338c <BN_free@plt+0x440878>
    527c:	ldmvs	r1!, {r0, r1, r7, sp, lr}
    5280:			; <UNDEFINED> instruction: 0xf8d4b161
    5284:	ldmdavs	r2!, {r2, sp, lr, pc}^
    5288:	bl	9645c <BN_free@plt+0x93948>
    528c:			; <UNDEFINED> instruction: 0xf8c40c0e
    5290:	ldrmi	ip, [ip, #4]!
    5294:	ldrmi	sp, [r8], -fp, lsr #16
    5298:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    529c:	cmplt	r1, r9, lsr #17
    52a0:	ldrdcc	lr, [r1], -r4
    52a4:	ldrmi	r6, [r8], #-2154	; 0xfffff796
    52a8:	stmdavs	r3!, {r0, r1, r2, r4, r6, r7, fp, ip}
    52ac:	addsmi	r6, pc, #103	; 0x67
    52b0:			; <UNDEFINED> instruction: 0xf7fdd819
    52b4:	ldrtmi	lr, [r0], -ip, ror #19
    52b8:			; <UNDEFINED> instruction: 0xff9ef7ff
    52bc:			; <UNDEFINED> instruction: 0xf7ff4628
    52c0:	qadd8mi	pc, r0, fp	; <UNPREDICTABLE>
    52c4:			; <UNDEFINED> instruction: 0xf107bdf8
    52c8:			; <UNDEFINED> instruction: 0xf0000010
    52cc:	strmi	pc, [r4], -fp, ror #21
    52d0:	strtmi	fp, [r3], -r0, lsr #2
    52d4:	blvc	4433e8 <BN_free@plt+0x4408d4>
    52d8:	ldrb	r6, [pc, r3, lsr #1]
    52dc:	strb	r2, [sl, r0, lsl #8]!
    52e0:	strtmi	r4, [r0], -r4, lsl #12
    52e4:			; <UNDEFINED> instruction: 0x4611bdf8
    52e8:			; <UNDEFINED> instruction: 0xf7ff4620
    52ec:			; <UNDEFINED> instruction: 0x4611fed5
    52f0:	mrc2	7, 6, pc, cr2, cr15, {7}
    52f4:			; <UNDEFINED> instruction: 0x4604b5f8
    52f8:	stmdavs	r6, {r3, r4, r8, ip, sp, pc}^
    52fc:	adcsmi	r4, r1, #13631488	; 0xd00000
    5300:	strtmi	sp, [r0], -r1, lsl #16
    5304:			; <UNDEFINED> instruction: 0xf101bdf8
    5308:			; <UNDEFINED> instruction: 0xf0000010
    530c:	strmi	pc, [r7], -fp, asr #21
    5310:			; <UNDEFINED> instruction: 0x4603b1d8
    5314:			; <UNDEFINED> instruction: 0xf8431baa
    5318:	stmdavs	r6, {r4, r8, r9, fp, ip, lr}^
    531c:	ldmibne	r1, {r0, r1, r7, sp, lr}
    5320:	addmi	r4, sp, #855638016	; 0x33000000
    5324:	tstle	r6, #65	; 0x41
    5328:	ldrmi	r2, [r8], -r0, lsl #2
    532c:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5330:	cmplt	r1, r1, lsr #17
    5334:	ldrdvs	lr, [r1], -r7
    5338:	ldmdavs	sp!, {r1, r5, r6, fp, sp, lr}
    533c:	ldmibne	r3, {r4, r5, sl, lr}
    5340:	adcmi	r6, fp, #123	; 0x7b
    5344:			; <UNDEFINED> instruction: 0xf7fdd80a
    5348:	strtmi	lr, [r0], -r2, lsr #19
    534c:			; <UNDEFINED> instruction: 0xf7ff463c
    5350:	qsaxmi	pc, r0, r3	; <UNPREDICTABLE>
    5354:			; <UNDEFINED> instruction: 0x4611bdf8
    5358:	mrc2	7, 4, pc, cr14, cr15, {7}
    535c:			; <UNDEFINED> instruction: 0x46384611
    5360:	mrc2	7, 4, pc, cr10, cr15, {7}
    5364:	ldmdbmi	fp, {r1, r2, r3, sl, ip, sp, pc}
    5368:	ldrlt	r4, [r0, #-2843]!	; 0xfffff4e5
    536c:	addlt	r4, r4, r9, ror r4
    5370:	stcge	6, cr4, [r7, #-16]
    5374:	stmvs	r0, {r0, r1, r3, r6, r7, fp, ip, lr}
    5378:	blcs	1434d4 <BN_free@plt+0x1409c0>
    537c:	movwls	r6, #14363	; 0x381b
    5380:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5384:	movwne	lr, #2516	; 0x9d4
    5388:	ldrmi	r9, [r8], #-512	; 0xfffffe00
    538c:	andcs	r1, r1, #823296	; 0xc9000
    5390:	mvnscc	pc, #79	; 0x4f
    5394:	strls	r9, [r2, #-1281]	; 0xfffffaff
    5398:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    539c:	blle	4cf3a4 <BN_free@plt+0x4cc890>
    53a0:	ldrdcc	lr, [r0, -r4]
    53a4:	addmi	r1, r3, #372736	; 0x5b000
    53a8:	bmi	33b7e8 <BN_free@plt+0x338cd4>
    53ac:	blmi	2963d4 <BN_free@plt+0x2938c0>
    53b0:	rsbvs	r4, r0, sl, ror r4
    53b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    53b8:	subsmi	r9, sl, r3, lsl #22
    53bc:	andlt	sp, r4, r8, lsl #2
    53c0:	ldrhtmi	lr, [r0], -sp
    53c4:	ldrbmi	fp, [r0, -r3]!
    53c8:	strtmi	r4, [r0], -r1, lsl #12
    53cc:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    53d0:	b	13c33cc <BN_free@plt+0x13c08b8>
    53d4:	andeq	r3, r1, r4, asr r9
    53d8:	andeq	r0, r0, r8, lsr #6
    53dc:	andeq	r3, r1, r0, lsl r9
    53e0:			; <UNDEFINED> instruction: 0x4606b5f8
    53e4:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53e8:	smuadeq	r1, r0, r0
    53ec:	stmdaeq	r4, {r0, r1, r2, r4, r8, ip, lr, pc}^
    53f0:	andseq	pc, r0, r4, lsl #2
    53f4:	blx	15c13fc <BN_free@plt+0x15be8e8>
    53f8:	orrlt	r4, r0, r5, lsl #12
    53fc:			; <UNDEFINED> instruction: 0xf8414601
    5400:	stmdavs	r2, {r4, r8, r9, fp, lr}^
    5404:	stmiane	r3!, {r0, r7, sp, lr}
    5408:	addsmi	r4, ip, #285212672	; 0x11000000
    540c:	movwle	r6, #57411	; 0xe043
    5410:	ldrtmi	r4, [r0], -r2, lsr #12
    5414:	stc2	7, cr15, [r0, #1012]!	; 0x3f4
    5418:	strtmi	fp, [r8], -r0, lsr #18
    541c:	strcs	fp, [r0, #-3576]	; 0xfffff208
    5420:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    5424:	ldrtmi	r4, [sp], -r8, lsr #12
    5428:	mcr2	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    542c:			; <UNDEFINED> instruction: 0x4621e7f5
    5430:	mrc2	7, 1, pc, cr2, cr15, {7}
    5434:			; <UNDEFINED> instruction: 0x460cb510
    5438:	stmdblt	r4!, {r3, r8, fp, ip, sp, pc}
    543c:			; <UNDEFINED> instruction: 0xf7fdbd10
    5440:			; <UNDEFINED> instruction: 0x2c00ea54
    5444:			; <UNDEFINED> instruction: 0x4620d0fa
    5448:			; <UNDEFINED> instruction: 0x4010e8bd
    544c:	stmdalt	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5450:	tstcs	r0, pc, lsl #20
    5454:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    5458:	addlt	fp, r4, r0, lsl r5
    545c:			; <UNDEFINED> instruction: 0x460458d3
    5460:	ldmdavs	fp, {r0, fp, sp, pc}
    5464:			; <UNDEFINED> instruction: 0xf04f9303
    5468:			; <UNDEFINED> instruction: 0xf7fd0300
    546c:	ldmib	sp, {r3, r5, r6, fp, sp, lr, pc}^
    5470:	stmib	r4, {r0, r8, r9, sp}^
    5474:	bmi	20e07c <BN_free@plt+0x20b568>
    5478:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    547c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5480:	subsmi	r9, sl, r3, lsl #22
    5484:	andlt	sp, r4, r1, lsl #2
    5488:			; <UNDEFINED> instruction: 0xf7fdbd10
    548c:	svclt	0x0000e9f2
    5490:	andeq	r3, r1, sl, ror #16
    5494:	andeq	r0, r0, r8, lsr #6
    5498:	andeq	r3, r1, r6, asr #16
    549c:	bmi	998138 <BN_free@plt+0x995624>
    54a0:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    54a4:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    54a8:	addlt	r6, r4, ip, lsl r8
    54ac:	vstrge	d4, [r1, #-140]	; 0xffffff74
    54b0:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    54b4:	strcs	r4, [r0, -r6, lsl #12]
    54b8:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    54bc:	movwls	r6, #14363	; 0x381b
    54c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    54c4:	strtmi	r4, [r0], -r9, lsr #12
    54c8:	svc	0x0002f7fc
    54cc:	stfcsd	f3, [r1], {232}	; 0xe8
    54d0:	stccs	0, cr13, [r7], {41}	; 0x29
    54d4:	stccs	0, cr13, [r0], {14}
    54d8:			; <UNDEFINED> instruction: 0xf04fd1f4
    54dc:	bmi	6518e0 <BN_free@plt+0x64edcc>
    54e0:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    54e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    54e8:	subsmi	r9, sl, r3, lsl #22
    54ec:	andlt	sp, r4, pc, lsl r1
    54f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    54f4:	andcs	r4, r1, #20, 22	; 0x5000
    54f8:			; <UNDEFINED> instruction: 0x46294614
    54fc:			; <UNDEFINED> instruction: 0x4620447b
    5500:			; <UNDEFINED> instruction: 0xf7fc601a
    5504:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    5508:	blls	b9c94 <BN_free@plt+0xb7180>
    550c:	sbcspl	pc, r3, #68, 12	; 0x4400000
    5510:	rsbeq	pc, r2, #268435468	; 0x1000000c
    5514:	blx	fe0ab922 <BN_free@plt+0xfe0a8e0e>
    5518:	ldrbne	r4, [fp, r3, lsl #4]
    551c:	bl	ff0dd5e8 <BN_free@plt+0xff0daad4>
    5520:	rsbsvs	r1, r3, r2, lsr #7
    5524:	strcs	lr, [r0], #-2011	; 0xfffff825
    5528:	andvc	pc, r0, r8, asr #17
    552c:			; <UNDEFINED> instruction: 0xf7fde7ca
    5530:	svclt	0x0000e9a0
    5534:	andeq	r3, r1, ip, ror #22
    5538:	andeq	r3, r1, sl, lsl r8
    553c:	andeq	r0, r0, r8, lsr #6
    5540:	andeq	r3, r1, r2, asr fp
    5544:	ldrdeq	r3, [r1], -lr
    5548:	andeq	r3, r1, r0, lsl fp
    554c:	vqrshl.s8	<illegal reg q13.5>, q8, q8
    5550:	mcrmi	4, 1, r7, cr13, cr1, {5}
    5554:	sfmmi	f4, 4, [sp, #-640]!	; 0xfffffd80
    5558:	mvnscc	pc, r1, lsl #2
    555c:	addlt	r4, pc, lr, ror r4	; <UNPREDICTABLE>
    5560:	strcs	fp, [r0], #-4044	; 0xfffff034
    5564:	ldmdbpl	r5!, {r0, sl, sp}^
    5568:	svclt	0x0088290b
    556c:	streq	pc, [r1], #-68	; 0xffffffbc
    5570:			; <UNDEFINED> instruction: 0xc714e9dd
    5574:	strls	r6, [sp, #-2093]	; 0xfffff7d3
    5578:	streq	pc, [r0, #-79]	; 0xffffffb1
    557c:	stccs	13, cr9, [r0], {22}
    5580:	mrcne	1, 2, sp, cr4, cr13, {1}
    5584:	ldmdale	sl!, {r1, r2, r3, r4, sl, fp, sp}
    5588:	ldmdale	r8!, {r0, r1, r2, r4, r8, r9, fp, sp}
    558c:	svclt	0x00982f3c
    5590:	svceq	0x003bf1bc
    5594:	strcs	fp, [r1], #-3980	; 0xfffff074
    5598:	ldmdale	r0!, {sl, sp}
    559c:	rsbvc	pc, ip, r0, lsr #5
    55a0:	stmdage	r2, {r0, r1, r2, ip, pc}
    55a4:	movwgt	lr, #14797	; 0x39cd
    55a8:	cdpge	4, 0, cr9, cr1, cr8, {0}
    55ac:	smlabtcs	r5, sp, r9, lr
    55b0:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    55b4:	stmib	sp, {r0, r3, sl, lr}^
    55b8:			; <UNDEFINED> instruction: 0xf7fc440b
    55bc:	strmi	lr, [r3], -r6, lsr #30
    55c0:	movwls	r4, #5680	; 0x1630
    55c4:	mcr	7, 2, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    55c8:			; <UNDEFINED> instruction: 0xf7fcb150
    55cc:			; <UNDEFINED> instruction: 0x4604ef1e
    55d0:			; <UNDEFINED> instruction: 0xf7fd4630
    55d4:	tstlt	r8, ip, lsr sl
    55d8:	svc	0x0016f7fc
    55dc:	and	r1, r0, r2, lsl #22
    55e0:	blls	4dde8 <BN_free@plt+0x4b2d4>
    55e4:	bne	fe6cd5ec <BN_free@plt+0xfe6caad8>
    55e8:	bmi	25d69c <BN_free@plt+0x25ab88>
    55ec:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    55f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    55f4:	subsmi	r9, sl, sp, lsl #22
    55f8:	andlt	sp, pc, r4, lsl #2
    55fc:			; <UNDEFINED> instruction: 0xf04fbdf0
    5600:	udf	#8975	; 0x230f
    5604:	ldmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5608:	andeq	r3, r1, r4, ror #14
    560c:	andeq	r0, r0, r8, lsr #6
    5610:	ldrdeq	r3, [r1], -r2
    5614:	addlt	fp, r2, r0, ror r5
    5618:			; <UNDEFINED> instruction: 0x46034a17
    561c:	strbtmi	r9, [r8], -r0, lsl #6
    5620:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    5624:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    5628:	movwls	r6, #6171	; 0x181b
    562c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5630:	b	34362c <BN_free@plt+0x340b18>
    5634:	stmdavs	r1, {r4, r6, r7, r8, ip, sp, pc}
    5638:	ldmdbvs	sl, {r0, r1, r9, sl, lr}
    563c:	ldmdavs	lr, {sp}^
    5640:	andcc	r6, r1, #10289152	; 0x9d0000
    5644:	ldmvs	r9, {r0, r5, sp, lr}^
    5648:	stmib	r4, {r0, r1, r3, r4, r6, r8, fp, sp, lr}^
    564c:	vrshl.s8	d6, d1, d3
    5650:	rscvs	r7, r1, ip, ror #6
    5654:	movwcs	lr, #18884	; 0x49c4
    5658:	blmi	217e84 <BN_free@plt+0x215370>
    565c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5660:	blls	5f6d0 <BN_free@plt+0x5cbbc>
    5664:	qaddle	r4, sl, r4
    5668:	ldcllt	0, cr11, [r0, #-8]!
    566c:	rscscc	pc, pc, pc, asr #32
    5670:			; <UNDEFINED> instruction: 0xf7fde7f2
    5674:	svclt	0x0000e8fe
    5678:	muleq	r1, lr, r6
    567c:	andeq	r0, r0, r8, lsr #6
    5680:	andeq	r3, r1, r4, ror #12
    5684:	ldrlt	r2, [r8, #-256]!	; 0xffffff00
    5688:	strmi	r4, [r8], -r5, lsl #12
    568c:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    5690:			; <UNDEFINED> instruction: 0x4604b9b0
    5694:	stmdbmi	lr, {r0, r2, r4, r7, r8, ip, sp, pc}
    5698:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    569c:	mcr	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    56a0:	cmplt	r8, r5, lsl #12
    56a4:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    56a8:	tstcs	r1, sl, lsl #20
    56ac:			; <UNDEFINED> instruction: 0x4603447a
    56b0:			; <UNDEFINED> instruction: 0xf7fd4628
    56b4:	strtmi	lr, [r8], -r6, ror #17
    56b8:	mcr	7, 2, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    56bc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    56c0:			; <UNDEFINED> instruction: 0xf04f4805
    56c4:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    56c8:	mrc	7, 6, APSR_nzcv, cr0, cr12, {7}
    56cc:	svclt	0x0000e7f6
    56d0:	muleq	r0, r2, sl
    56d4:	andeq	r2, r0, r4, lsl pc
    56d8:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    56dc:			; <UNDEFINED> instruction: 0xf7fcb108
    56e0:	ldrbmi	fp, [r0, -fp, lsr #31]!
    56e4:			; <UNDEFINED> instruction: 0x4606b570
    56e8:	stmdami	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    56ec:	ldrbtmi	r4, [r8], #-2319	; 0xfffff6f1
    56f0:			; <UNDEFINED> instruction: 0xf7fc4479
    56f4:	orrlt	lr, r0, ip, ror lr
    56f8:	strtmi	r4, [r2], -r5, lsl #12
    56fc:	tstcs	r1, fp, lsr #12
    5700:			; <UNDEFINED> instruction: 0xf7fd4630
    5704:	strmi	lr, [r3], -ip, lsl #19
    5708:	ldrmi	r4, [sp], -r8, lsr #12
    570c:	mrc	7, 0, APSR_nzcv, cr14, cr12, {7}
    5710:	svclt	0x00181b60
    5714:	rscscc	pc, pc, pc, asr #32
    5718:	stmdami	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    571c:			; <UNDEFINED> instruction: 0xf7fd4478
    5720:			; <UNDEFINED> instruction: 0xf04fe908
    5724:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    5728:	ldrdeq	r2, [r0], -sl
    572c:	ldrdeq	r2, [r0], -r4
    5730:			; <UNDEFINED> instruction: 0x00002ebc
    5734:	ldcllt	7, cr15, [r6, #-1008]!	; 0xfffffc10
    5738:	svcmi	0x00f8e92d
    573c:	stmdavc	r3, {r3, r4, r6, r7, r8, ip, sp, pc}
    5740:	blcs	bd7148 <BN_free@plt+0xbd4634>
    5744:	smladcs	r4, ip, pc, fp	; <UNPREDICTABLE>
    5748:	andsle	r2, r8, r0, lsl #13
    574c:			; <UNDEFINED> instruction: 0xf7fd4630
    5750:	ldrtmi	lr, [r1], -r4, lsl #17
    5754:	cmnlt	r0, r4, lsl #12
    5758:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    575c:	ldmiblt	r0, {r0, r2, r9, sl, lr}
    5760:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5764:	stmdavs	r5, {r1, r2, r4, r5, r6}
    5768:			; <UNDEFINED> instruction: 0xf7fc4620
    576c:	stccs	14, cr14, [r2, #-832]!	; 0xfffffcc0
    5770:	svccc	0x0001d101
    5774:	strcs	sp, [r0], -sl, ror #3
    5778:	pop	{r4, r5, r9, sl, lr}
    577c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5780:			; <UNDEFINED> instruction: 0xf7fd4ff8
    5784:	stmibne	r3!, {r0, r5, r6, fp, ip, sp, pc}
    5788:	beq	418cc <BN_free@plt+0x3edb8>
    578c:	stcge	8, cr15, [r1], {3}
    5790:	svc	0x0046f7fc
    5794:	strbmi	r4, [r0], -r7, lsl #12
    5798:	svc	0x0042f7fc
    579c:	stmdbeq	r0, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    57a0:			; <UNDEFINED> instruction: 0xf1094683
    57a4:			; <UNDEFINED> instruction: 0xf7fd0002
    57a8:			; <UNDEFINED> instruction: 0x4606e858
    57ac:			; <UNDEFINED> instruction: 0x4629b170
    57b0:			; <UNDEFINED> instruction: 0xf7fc463a
    57b4:	ldrtmi	lr, [r1], #3948	; 0xf6c
    57b8:			; <UNDEFINED> instruction: 0x232f1c78
    57bc:			; <UNDEFINED> instruction: 0x465a4430
    57c0:	ldrbpl	r4, [r3, #1601]!	; 0x641
    57c4:	svc	0x0062f7fc
    57c8:	andge	pc, r1, r9, lsl #17
    57cc:			; <UNDEFINED> instruction: 0xf7fc4620
    57d0:	bfi	lr, lr, (invalid: 29:17)
    57d4:	ldrbmi	r2, [r0, -r0]!
    57d8:	svclt	0x00004770
    57dc:	stmdblt	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57e0:	ldcllt	7, cr15, [lr], #1008	; 0x3f0
    57e4:			; <UNDEFINED> instruction: 0x460eb570
    57e8:	addlt	r4, r2, r1, lsr #18
    57ec:			; <UNDEFINED> instruction: 0xf7fc4479
    57f0:			; <UNDEFINED> instruction: 0x4604edfe
    57f4:			; <UNDEFINED> instruction: 0xb3204605
    57f8:	tstcs	r0, r2, lsl #4
    57fc:	mcr	7, 5, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5800:	blle	84f808 <BN_free@plt+0x84ccf4>
    5804:			; <UNDEFINED> instruction: 0xf7fc4620
    5808:	stmdacs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    580c:	andcs	sp, r0, #28, 22	; 0x7000
    5810:			; <UNDEFINED> instruction: 0x46116030
    5814:			; <UNDEFINED> instruction: 0xf7fc4620
    5818:	stmdacs	r0, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    581c:	ldmdavs	r2!, {r2, r4, r8, r9, fp, ip, lr, pc}
    5820:	andls	r4, r1, #16, 12	; 0x1000000
    5824:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5828:	strmi	r9, [r5], -r1, lsl #20
    582c:	strtmi	fp, [r3], -r0, ror #3
    5830:			; <UNDEFINED> instruction: 0xf7fd2101
    5834:	ldmdavs	r3!, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
    5838:	strtmi	r4, [r0], -r3, lsl #5
    583c:			; <UNDEFINED> instruction: 0xf7fcd10b
    5840:	strtmi	lr, [r8], -r6, lsl #27
    5844:	ldcllt	0, cr11, [r0, #-8]!
    5848:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
    584c:	ldcl	7, cr15, [lr, #-1008]!	; 0xfffffc10
    5850:	andlt	r4, r2, r8, lsr #12
    5854:			; <UNDEFINED> instruction: 0xf7fcbd70
    5858:			; <UNDEFINED> instruction: 0x4628ed7a
    585c:	mrc	7, 2, APSR_nzcv, cr6, cr12, {7}
    5860:	strtmi	r2, [r8], -r0, lsl #10
    5864:	ldcllt	0, cr11, [r0, #-8]!
    5868:			; <UNDEFINED> instruction: 0xf7fc4620
    586c:			; <UNDEFINED> instruction: 0xe7e8ed70
    5870:	ldrdeq	r2, [r0], -r8
    5874:	strlt	r2, [r8, #-256]	; 0xffffff00
    5878:	mrc	7, 2, APSR_nzcv, cr4, cr12, {7}
    587c:			; <UNDEFINED> instruction: 0xf080fab0
    5880:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    5884:			; <UNDEFINED> instruction: 0x4604b510
    5888:	mcr	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    588c:			; <UNDEFINED> instruction: 0x4620b930
    5890:	stc	7, cr15, [r0], #1008	; 0x3f0
    5894:			; <UNDEFINED> instruction: 0x4010e8bd
    5898:	mcrlt	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    589c:	rscscc	pc, pc, pc, asr #32
    58a0:	svclt	0x0000bd10
    58a4:	andcs	r4, r1, r1, lsl #12
    58a8:	stclt	7, cr15, [ip, #1008]	; 0x3f0
    58ac:	ldrbtlt	fp, [r0], #-474	; 0xfffffe26
    58b0:	cdpne	8, 6, cr1, cr14, cr5, {4}
    58b4:	strmi	r4, [fp], -r4, lsl #12
    58b8:			; <UNDEFINED> instruction: 0xf813e004
    58bc:			; <UNDEFINED> instruction: 0xf8042c01
    58c0:	cmnlt	r2, r1, lsl #22
    58c4:	ldrmi	r4, [sl], -r6, lsr #5
    58c8:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    58cc:			; <UNDEFINED> instruction: 0x4613d1f5
    58d0:			; <UNDEFINED> instruction: 0xf8052200
    58d4:			; <UNDEFINED> instruction: 0xf8132c01
    58d8:	bcs	104e4 <BN_free@plt+0xd9d0>
    58dc:	bne	163a0d0 <BN_free@plt+0x16375bc>
    58e0:	ldcllt	8, cr3, [r0], #-4
    58e4:			; <UNDEFINED> instruction: 0x460b4770
    58e8:	blcs	8393c <BN_free@plt+0x80e28>
    58ec:	mvnsle	r2, r0, lsl #20
    58f0:	stmdacc	r1, {r3, r4, r6, r9, fp, ip}
    58f4:	svclt	0x00004770
    58f8:	bcc	71f28 <BN_free@plt+0x6f414>
    58fc:	strmi	r3, [r2], #-2305	; 0xfffff6ff
    5900:	mcrne	4, 2, fp, cr4, cr0, {1}
    5904:			; <UNDEFINED> instruction: 0xf8142000
    5908:			; <UNDEFINED> instruction: 0xf8113f01
    590c:	adcmi	r5, r2, #1, 30
    5910:	movweq	lr, #23171	; 0x5a83
    5914:	andeq	lr, r3, r0, asr #20
    5918:	ldfltd	f5, [r0], #-980	; 0xfffffc2c
    591c:			; <UNDEFINED> instruction: 0x46104770
    5920:	svclt	0x00004770
    5924:			; <UNDEFINED> instruction: 0x4605b570
    5928:	strmi	r4, [lr], -r8, lsl #12
    592c:	svc	0x0094f7fc
    5930:	svclt	0x00182800
    5934:	strmi	r2, [r4], -r0, lsl #26
    5938:	strtmi	sp, [r0], -r1, lsl #2
    593c:			; <UNDEFINED> instruction: 0x4632bd70
    5940:			; <UNDEFINED> instruction: 0xf7fc4629
    5944:	strtmi	lr, [r0], -r4, lsr #29
    5948:	svclt	0x0000bd70
    594c:	svcmi	0x00f0e92d
    5950:	bmi	d571b0 <BN_free@plt+0xd5469c>
    5954:	blmi	d71b68 <BN_free@plt+0xd6f054>
    5958:	svcge	0x0000447a
    595c:	strmi	r4, [r9], r5, lsl #12
    5960:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5964:			; <UNDEFINED> instruction: 0xf04f607b
    5968:			; <UNDEFINED> instruction: 0xf7fd0300
    596c:	mcrne	8, 0, lr, cr4, cr12, {0}
    5970:	andsle	sp, r3, r1, asr fp
    5974:	bmi	bb3f14 <BN_free@plt+0xbb1400>
    5978:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    597c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5980:	subsmi	r6, sl, fp, ror r8
    5984:	ldrtmi	sp, [r0], -lr, asr #2
    5988:	ldrtmi	r3, [sp], ip, lsl #14
    598c:	svchi	0x00f0e8bd
    5990:	ldrtmi	r2, [r9], -r0, lsl #4
    5994:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5998:	strb	r2, [ip, r0, lsl #12]!
    599c:	strtmi	fp, [r8], -r0, lsr #1
    59a0:	svc	0x0054f7fc
    59a4:	strbmi	r4, [r8], -r0, lsl #13
    59a8:	svc	0x0050f7fc
    59ac:			; <UNDEFINED> instruction: 0xf8c946e9
    59b0:	strmi	r8, [r6], -r0
    59b4:	strbmi	fp, [fp], r0, ror #6
    59b8:	beq	81afc <BN_free@plt+0x7efe8>
    59bc:	orrslt	r7, fp, r3, lsl #16
    59c0:	tstle	r4, r0, lsr #22
    59c4:	svccc	0x0001f810
    59c8:	rscsle	r2, fp, r0, lsr #22
    59cc:			; <UNDEFINED> instruction: 0x2120b163
    59d0:	svceq	0x0004f84b
    59d4:	ldcl	7, cr15, [r4], {252}	; 0xfc
    59d8:	beq	81e08 <BN_free@plt+0x7f2f4>
    59dc:			; <UNDEFINED> instruction: 0xf1bab120
    59e0:			; <UNDEFINED> instruction: 0xf8000f1d
    59e4:			; <UNDEFINED> instruction: 0xdde94b01
    59e8:	strcs	r4, [r0], #-1609	; 0xfffff9b7
    59ec:			; <UNDEFINED> instruction: 0xf8494628
    59f0:			; <UNDEFINED> instruction: 0xf7fc402a
    59f4:	stmdami	pc, {r3, r4, r5, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    59f8:			; <UNDEFINED> instruction: 0xf7fc4478
    59fc:			; <UNDEFINED> instruction: 0x4640ed38
    5a00:	stc	7, cr15, [r4, #1008]	; 0x3f0
    5a04:			; <UNDEFINED> instruction: 0xf7fc4630
    5a08:	strtmi	lr, [r0], -r2, lsl #27
    5a0c:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a10:	beq	81b54 <BN_free@plt+0x7f040>
    5a14:	stmdami	r8, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5a18:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    5a1c:			; <UNDEFINED> instruction: 0xf7fc4478
    5a20:	str	lr, [r8, r6, lsr #26]!
    5a24:	svc	0x0024f7fc
    5a28:	andeq	r3, r1, r8, ror #6
    5a2c:	andeq	r0, r0, r8, lsr #6
    5a30:	andeq	r3, r1, r6, asr #6
    5a34:	andeq	r2, r0, r8, lsl #24
    5a38:	ldrdeq	r2, [r0], -ip
    5a3c:	ldrbmi	lr, [r0, sp, lsr #18]!
    5a40:	bmi	d97490 <BN_free@plt+0xd9497c>
    5a44:	blmi	d972c4 <BN_free@plt+0xd947b0>
    5a48:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
    5a4c:			; <UNDEFINED> instruction: 0xf8dd4604
    5a50:	strmi	r9, [r8], r8, lsr #32
    5a54:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a58:			; <UNDEFINED> instruction: 0xf04f9301
    5a5c:			; <UNDEFINED> instruction: 0xf7fc0300
    5a60:	stmdacs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    5a64:	strtmi	sp, [r1], -r3, asr #32
    5a68:	strmi	r2, [r7], -r0, lsl #4
    5a6c:	bl	fe6c3a64 <BN_free@plt+0xfe6c0f50>
    5a70:	stmdacs	r0, {r2, r9, sl, lr}
    5a74:			; <UNDEFINED> instruction: 0xf1aad03e
    5a78:	vmlacc.f32	s0, s8, s8
    5a7c:			; <UNDEFINED> instruction: 0xf1b82500
    5a80:	tstle	r3, r0, lsl #30
    5a84:	strcc	lr, [r1, #-29]	; 0xffffffe3
    5a88:	andsle	r4, sl, r8, lsr #11
    5a8c:	svccs	0x0004f856
    5a90:			; <UNDEFINED> instruction: 0xf85a4638
    5a94:			; <UNDEFINED> instruction: 0xf7fc1f04
    5a98:	strmi	lr, [r4], -r4, lsl #26
    5a9c:	mvnsle	r2, r0, lsl #16
    5aa0:	bl	ff243a98 <BN_free@plt+0xff240f84>
    5aa4:			; <UNDEFINED> instruction: 0xf7fc4621
    5aa8:	ldmdbmi	lr, {r4, r6, r9, sl, fp, sp, lr, pc}
    5aac:			; <UNDEFINED> instruction: 0x46024479
    5ab0:			; <UNDEFINED> instruction: 0xf7fe2005
    5ab4:	ldrtmi	pc, [r8], -r5, lsl #22	; <UNPREDICTABLE>
    5ab8:	svc	0x0040f7fc
    5abc:	rscscc	pc, pc, pc, asr #32
    5ac0:	strbmi	lr, [r9], -sl
    5ac4:	ldrtmi	r4, [r8], -sl, ror #12
    5ac8:	ldcl	7, cr15, [lr, #-1008]	; 0xfffffc10
    5acc:	bicslt	r4, r0, r4, lsl #12
    5ad0:			; <UNDEFINED> instruction: 0xf7fc4638
    5ad4:	andcs	lr, r0, r4, lsr pc
    5ad8:	blmi	45832c <BN_free@plt+0x455818>
    5adc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ae0:	blls	5fb50 <BN_free@plt+0x5d03c>
    5ae4:	tstle	r7, sl, asr r0
    5ae8:	pop	{r1, ip, sp, pc}
    5aec:			; <UNDEFINED> instruction: 0xf04f87f0
    5af0:	udf	#4879	; 0x130f
    5af4:	bl	fe7c3aec <BN_free@plt+0xfe7c0fd8>
    5af8:			; <UNDEFINED> instruction: 0xf7fc4621
    5afc:	stmdbmi	fp, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    5b00:			; <UNDEFINED> instruction: 0x46024479
    5b04:			; <UNDEFINED> instruction: 0xf7fce7d4
    5b08:			; <UNDEFINED> instruction: 0x4621eb96
    5b0c:	mrc	7, 0, APSR_nzcv, cr12, cr12, {7}
    5b10:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
    5b14:	strb	r4, [fp, r2, lsl #12]
    5b18:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5b1c:	andeq	r3, r1, r6, ror r2
    5b20:	andeq	r0, r0, r8, lsr #6
    5b24:	andeq	r2, r0, r4, lsl #23
    5b28:	andeq	r3, r1, r4, ror #3
    5b2c:	andeq	r2, r0, r8, lsl #22
    5b30:	andeq	r2, r0, r6, asr #22
    5b34:	andle	r2, r5, r8, lsl r8
    5b38:	andle	r2, r7, r0, lsr #16
    5b3c:	andle	r2, r3, r0, lsl r8
    5b40:	ldrbmi	r2, [r0, -r0]!
    5b44:	bllt	1843b3c <BN_free@plt+0x1841028>
    5b48:	svclt	0x0098f7fc
    5b4c:	stclt	7, cr15, [r2, #-1008]!	; 0xfffffc10
    5b50:	mvnsmi	lr, sp, lsr #18
    5b54:	strmi	fp, [r0], r2, lsl #1
    5b58:	ldrmi	r4, [r6], -ip, lsl #12
    5b5c:			; <UNDEFINED> instruction: 0xf7fc461f
    5b60:	cmplt	r8, #28, 22	; 0x7000
    5b64:	strbmi	r4, [r3], -r1, lsr #12
    5b68:	strcs	r4, [r0], #-1586	; 0xfffff9ce
    5b6c:	strmi	r9, [r5], -r0, lsl #8
    5b70:	mrc	7, 5, APSR_nzcv, cr4, cr12, {7}
    5b74:	tstle	lr, r1, lsl #16
    5b78:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r8, ip, sp, pc}^
    5b7c:	svcne	0x001e4308
    5b80:	streq	lr, [r7, r4, lsl #22]
    5b84:	blne	143cdc <BN_free@plt+0x1411c8>
    5b88:			; <UNDEFINED> instruction: 0xf8564628
    5b8c:			; <UNDEFINED> instruction: 0xf7fc2f04
    5b90:	adcsmi	lr, ip, #3584	; 0xe00
    5b94:	stmdbls	sl, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5b98:	strtmi	sl, [r8], -fp, lsl #20
    5b9c:	svc	0x0008f7fc
    5ba0:	strtmi	r4, [r8], -r4, lsl #12
    5ba4:	mcr	7, 0, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    5ba8:	svclt	0x00181e60
    5bac:	rscscc	pc, pc, pc, asr #32
    5bb0:	pop	{r1, ip, sp, pc}
    5bb4:			; <UNDEFINED> instruction: 0x462881f0
    5bb8:	mcr	7, 0, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5bbc:	rscscc	pc, pc, pc, asr #32
    5bc0:	svclt	0x0000e7f6
    5bc4:			; <UNDEFINED> instruction: 0x4604b510
    5bc8:			; <UNDEFINED> instruction: 0xf7fc6980
    5bcc:	stmdbvs	r0!, {r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    5bd0:	ldcl	7, cr15, [r4], {252}	; 0xfc
    5bd4:			; <UNDEFINED> instruction: 0xf7fc6920
    5bd8:	stmiavs	r0!, {r1, r4, r6, r7, sl, fp, sp, lr, pc}^
    5bdc:	stcl	7, cr15, [lr], {252}	; 0xfc
    5be0:			; <UNDEFINED> instruction: 0xf7fc6820
    5be4:	stmiavs	r0!, {r2, r5, sl, fp, sp, lr, pc}
    5be8:	bl	1643be0 <BN_free@plt+0x16410cc>
    5bec:	pop	{r5, r9, sl, lr}
    5bf0:			; <UNDEFINED> instruction: 0xf7fc4010
    5bf4:	svclt	0x0000bc89
    5bf8:	strdlt	fp, [r3], r0
    5bfc:	ldrmi	r4, [r6], -sp, lsl #12
    5c00:	ldrmi	r4, [pc], -r4, lsl #12
    5c04:	mcr	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    5c08:			; <UNDEFINED> instruction: 0x462a4633
    5c0c:	strls	r4, [r0, -r1, lsr #12]
    5c10:			; <UNDEFINED> instruction: 0xff14f7ff
    5c14:	ldcllt	0, cr11, [r0, #12]!
    5c18:	mvnsmi	lr, sp, lsr #18
    5c1c:	ldmdami	pc, {r0, r1, r2, r9, sl, lr}	; <UNPREDICTABLE>
    5c20:	blmi	7f1ec0 <BN_free@plt+0x7ef3ac>
    5c24:	stfeqd	f7, [ip], {13}
    5c28:	strcs	r4, [r0], #-1144	; 0xfffffb88
    5c2c:	ldrmi	r3, [r0], r1, lsl #18
    5c30:	strbtmi	r5, [r2], -r3, asr #17
    5c34:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
    5c38:			; <UNDEFINED> instruction: 0xf04f9325
    5c3c:			; <UNDEFINED> instruction: 0xf8110300
    5c40:			; <UNDEFINED> instruction: 0xf1c45f01
    5c44:	blx	1145c68 <BN_free@plt+0x1143154>
    5c48:	strcc	pc, [r1], #-772	; 0xfffffcfc
    5c4c:	stccs	0, cr4, [r7], {133}	; 0x85
    5c50:	movweq	lr, #27203	; 0x6a43
    5c54:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5c58:			; <UNDEFINED> instruction: 0xf802b2ee
    5c5c:	mvnle	r3, r1, lsl #22
    5c60:	strbtmi	sl, [r0], -r3, lsl #20
    5c64:	movweq	pc, #4166	; 0x1046	; <UNPREDICTABLE>
    5c68:	ldrmi	r9, [r1], -r1, lsl #4
    5c6c:	addscc	pc, r3, sp, lsl #17
    5c70:	bl	fec43c68 <BN_free@plt+0xfec41154>
    5c74:	movwcs	r9, #6657	; 0x1a01
    5c78:	ldrtmi	r4, [r8], -r1, asr #12
    5c7c:	stc	7, cr15, [r0], #1008	; 0x3f0
    5c80:	blmi	1d84a8 <BN_free@plt+0x1d5994>
    5c84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5c88:	blls	95fcf8 <BN_free@plt+0x95d1e4>
    5c8c:	qaddle	r4, sl, r3
    5c90:	eorlt	r2, r6, r0
    5c94:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5c98:	stcl	7, cr15, [sl, #1008]!	; 0x3f0
    5c9c:	muleq	r1, r8, r0
    5ca0:	andeq	r0, r0, r8, lsr #6
    5ca4:	andeq	r3, r1, ip, lsr r0
    5ca8:	mvnsmi	lr, #737280	; 0xb4000
    5cac:	bmi	d57504 <BN_free@plt+0xd549f0>
    5cb0:	blmi	d5771c <BN_free@plt+0xd54c08>
    5cb4:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    5cb8:	strmi	r4, [sp], -r7, lsl #12
    5cbc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5cc0:			; <UNDEFINED> instruction: 0xf04f9307
    5cc4:			; <UNDEFINED> instruction: 0xf7fc0300
    5cc8:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    5ccc:	qaddcs	sp, r5, r0
    5cd0:			; <UNDEFINED> instruction: 0xf7fc4606
    5cd4:	orrslt	lr, r0, #116, 28	; 0x740
    5cd8:	stcl	7, cr15, [r0, #1008]!	; 0x3f0
    5cdc:			; <UNDEFINED> instruction: 0xf04f2200
    5ce0:	ldrmi	r0, [r3], -r1, lsl #16
    5ce4:			; <UNDEFINED> instruction: 0xf8cd9200
    5ce8:	strmi	r8, [r1], -r4
    5cec:			; <UNDEFINED> instruction: 0xf7fc4630
    5cf0:			; <UNDEFINED> instruction: 0xb320eaa8
    5cf4:	ldrtmi	r4, [r0], -r9, lsr #12
    5cf8:	stc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    5cfc:	andcs	fp, r0, #248, 2	; 0x3e
    5d00:			; <UNDEFINED> instruction: 0x4611463b
    5d04:			; <UNDEFINED> instruction: 0xf8cd4630
    5d08:	andls	r8, r0, #4
    5d0c:	b	fe643d04 <BN_free@plt+0xfe6411f0>
    5d10:	stfcsd	f3, [pc], {168}	; 0xa8
    5d14:	svcge	0x0002bf98
    5d18:	vstrge.16	s26, [r3, #-68]	; 0xffffffbc	; <UNPREDICTABLE>
    5d1c:			; <UNDEFINED> instruction: 0xf04faf02
    5d20:	and	r0, r2, r0, lsl r8
    5d24:	stccs	12, cr3, [pc], {16}
    5d28:			; <UNDEFINED> instruction: 0x462bd91a
    5d2c:			; <UNDEFINED> instruction: 0x4629463a
    5d30:			; <UNDEFINED> instruction: 0xf8cd4630
    5d34:			; <UNDEFINED> instruction: 0xf7fc8000
    5d38:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    5d3c:			; <UNDEFINED> instruction: 0xf04fd1f2
    5d40:			; <UNDEFINED> instruction: 0x463034ff
    5d44:	stcl	7, cr15, [lr, #1008]!	; 0x3f0
    5d48:	blmi	3d8590 <BN_free@plt+0x3d5a7c>
    5d4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5d50:	blls	1dfdc0 <BN_free@plt+0x1dd2ac>
    5d54:	tstle	r3, sl, asr r0
    5d58:	andlt	r4, r9, r0, lsr #12
    5d5c:	mvnshi	lr, #12386304	; 0xbd0000
    5d60:			; <UNDEFINED> instruction: 0x463a9b10
    5d64:	ldrtmi	r4, [r0], -r9, asr #12
    5d68:	strbmi	r9, [fp], -r0, lsl #6
    5d6c:	mcr	7, 2, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5d70:			; <UNDEFINED> instruction: 0xf080fab0
    5d74:	submi	r0, r4, #64, 18	; 0x100000
    5d78:			; <UNDEFINED> instruction: 0xf04fe7e3
    5d7c:			; <UNDEFINED> instruction: 0xe7e334ff
    5d80:	ldcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    5d84:	andeq	r3, r1, sl
    5d88:	andeq	r0, r0, r8, lsr #6
    5d8c:	andeq	r2, r1, r4, ror pc
    5d90:	strdlt	fp, [r3], r0
    5d94:	ldrmi	r4, [r6], -sp, lsl #12
    5d98:	ldrmi	r4, [pc], -r4, lsl #12
    5d9c:	bl	1843d94 <BN_free@plt+0x1841280>
    5da0:			; <UNDEFINED> instruction: 0x462a4633
    5da4:	strls	r4, [r0, -r1, lsr #12]
    5da8:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    5dac:	ldcllt	0, cr11, [r0, #12]!
    5db0:	strdlt	fp, [r3], r0
    5db4:	ldrmi	r4, [r6], -sp, lsl #12
    5db8:	ldrmi	r4, [pc], -r4, lsl #12
    5dbc:	ldc	7, cr15, [r8], #1008	; 0x3f0
    5dc0:			; <UNDEFINED> instruction: 0x462a4633
    5dc4:	strls	r4, [r0, -r1, lsr #12]
    5dc8:	mrc2	7, 1, pc, cr8, cr15, {7}
    5dcc:	ldcllt	0, cr11, [r0, #12]!
    5dd0:	strdlt	fp, [r3], r0
    5dd4:	ldrmi	r4, [r6], -sp, lsl #12
    5dd8:	ldrmi	r4, [pc], -r4, lsl #12
    5ddc:	mrc	7, 0, APSR_nzcv, cr8, cr12, {7}
    5de0:			; <UNDEFINED> instruction: 0x462a4633
    5de4:	strls	r4, [r0, -r1, lsr #12]
    5de8:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    5dec:	ldcllt	0, cr11, [r0, #12]!
    5df0:	strdlt	fp, [r3], r0
    5df4:	ldrmi	r4, [r6], -sp, lsl #12
    5df8:	ldrmi	r4, [pc], -r4, lsl #12
    5dfc:	b	1d43df4 <BN_free@plt+0x1d412e0>
    5e00:			; <UNDEFINED> instruction: 0x462a4633
    5e04:	strls	r4, [r0, -r1, lsr #12]
    5e08:	mrc2	7, 0, pc, cr8, cr15, {7}
    5e0c:	ldcllt	0, cr11, [r0, #12]!
    5e10:	strdlt	fp, [r3], r0
    5e14:	ldrmi	r4, [r6], -sp, lsl #12
    5e18:	ldrmi	r4, [pc], -r4, lsl #12
    5e1c:	stcl	7, cr15, [ip, #1008]!	; 0x3f0
    5e20:			; <UNDEFINED> instruction: 0x462a4633
    5e24:	strls	r4, [r0, -r1, lsr #12]
    5e28:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    5e2c:	ldcllt	0, cr11, [r0, #12]!
    5e30:			; <UNDEFINED> instruction: 0x4606b5f0
    5e34:	strmi	fp, [r8], -r3, lsl #1
    5e38:			; <UNDEFINED> instruction: 0xf7ff460c
    5e3c:			; <UNDEFINED> instruction: 0x4605fe7b
    5e40:			; <UNDEFINED> instruction: 0xf7fcb1d0
    5e44:	strmi	lr, [r4], -r0, lsr #25
    5e48:	strcs	fp, [r0, -r0, ror #2]
    5e4c:			; <UNDEFINED> instruction: 0x46294633
    5e50:	smladxls	r0, sl, r6, r4
    5e54:	mrc	7, 2, APSR_nzcv, cr2, cr12, {7}
    5e58:	tstle	r6, r1, lsl #16
    5e5c:			; <UNDEFINED> instruction: 0x46204639
    5e60:	stc	7, cr15, [ip, #1008]!	; 0x3f0
    5e64:	andlt	r4, r3, r0, lsr #12
    5e68:			; <UNDEFINED> instruction: 0x4620bdf0
    5e6c:			; <UNDEFINED> instruction: 0xf7fc463c
    5e70:	strtmi	lr, [r0], -lr, asr #22
    5e74:	ldcllt	0, cr11, [r0, #12]!
    5e78:	strtmi	r4, [r3], -r4, lsl #20
    5e7c:	andcs	r4, r3, r4, lsl #18
    5e80:			; <UNDEFINED> instruction: 0x462c447a
    5e84:			; <UNDEFINED> instruction: 0xf7fe4479
    5e88:			; <UNDEFINED> instruction: 0xe7ebf91b
    5e8c:	andeq	r2, r0, r4, ror #22
    5e90:	strdeq	r2, [r0], -r8
    5e94:	addlt	fp, r4, r0, lsl r5
    5e98:	ldrd	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5e9c:			; <UNDEFINED> instruction: 0xf8df2410
    5ea0:	strmi	ip, [fp], -r4, rrx
    5ea4:	strls	r4, [r0], #-1278	; 0xfffffb02
    5ea8:	bge	976f4 <BN_free@plt+0x94be0>
    5eac:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    5eb0:	ldrdgt	pc, [r0], -ip
    5eb4:	andgt	pc, ip, sp, asr #17
    5eb8:	stceq	0, cr15, [r0], {79}	; 0x4f
    5ebc:			; <UNDEFINED> instruction: 0xf7fc9402
    5ec0:	stmdacs	r1, {r2, r5, r9, sl, fp, sp, lr, pc}
    5ec4:	andcs	fp, r0, r8, lsl #30
    5ec8:	bmi	3fa2f4 <BN_free@plt+0x3f77e0>
    5ecc:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    5ed0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ed4:	subsmi	r9, sl, r3, lsl #22
    5ed8:	andlt	sp, r4, pc, lsl #2
    5edc:			; <UNDEFINED> instruction: 0xf7fcbd10
    5ee0:	smlatbcs	r0, sl, r9, lr
    5ee4:	ldc	7, cr15, [r0], #-1008	; 0xfffffc10
    5ee8:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    5eec:	andcs	r4, r5, r2, lsl #12
    5ef0:			; <UNDEFINED> instruction: 0xf8e6f7fe
    5ef4:	rscscc	pc, pc, pc, asr #32
    5ef8:			; <UNDEFINED> instruction: 0xf7fce7e7
    5efc:	svclt	0x0000ecba
    5f00:	andeq	r2, r1, ip, lsl lr
    5f04:	andeq	r0, r0, r8, lsr #6
    5f08:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    5f0c:	andeq	r2, r0, sl, lsr #15
    5f10:	addlt	fp, r6, r0, lsl r5
    5f14:	stmdbge	r1, {r0, r3, r4, sl, fp, lr}
    5f18:			; <UNDEFINED> instruction: 0x466a4b19
    5f1c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    5f20:	ldmdavs	fp, {r2, r9, sl, lr}
    5f24:			; <UNDEFINED> instruction: 0xf04f9305
    5f28:	tstcs	r0, #0, 6
    5f2c:			; <UNDEFINED> instruction: 0xf7fc9300
    5f30:	stmdacs	r1, {r5, r7, r8, sl, fp, sp, lr, pc}
    5f34:			; <UNDEFINED> instruction: 0xf7fcd00a
    5f38:	tstcs	r0, lr, ror r9
    5f3c:	stc	7, cr15, [r4], {252}	; 0xfc
    5f40:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    5f44:	andcs	r4, r5, r2, lsl #12
    5f48:			; <UNDEFINED> instruction: 0xf8baf7fe
    5f4c:	stmdblt	r2!, {r9, fp, ip, pc}^
    5f50:			; <UNDEFINED> instruction: 0xf7fc4620
    5f54:	bmi	3412fc <BN_free@plt+0x33e7e8>
    5f58:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    5f5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5f60:	subsmi	r9, sl, r5, lsl #22
    5f64:	andlt	sp, r6, r7, lsl #2
    5f68:	stmdbmi	r8, {r4, r8, sl, fp, ip, sp, pc}
    5f6c:	ldrbtmi	r2, [r9], #-5
    5f70:			; <UNDEFINED> instruction: 0xf8a6f7fe
    5f74:			; <UNDEFINED> instruction: 0xf7fce7ec
    5f78:	svclt	0x0000ec7c
    5f7c:	andeq	r2, r1, r4, lsr #27
    5f80:	andeq	r0, r0, r8, lsr #6
    5f84:	andeq	r2, r0, sl, ror r7
    5f88:	andeq	r2, r1, r6, ror #26
    5f8c:	andeq	r2, r0, r6, ror r7
    5f90:			; <UNDEFINED> instruction: 0x4606b5f0
    5f94:	strmi	fp, [r8], -r3, lsl #1
    5f98:			; <UNDEFINED> instruction: 0xf7ff460c
    5f9c:	strmi	pc, [r5], -fp, asr #27
    5fa0:			; <UNDEFINED> instruction: 0xf7fcb1d0
    5fa4:			; <UNDEFINED> instruction: 0x4604ebf0
    5fa8:	strcs	fp, [r0, -r0, ror #2]
    5fac:			; <UNDEFINED> instruction: 0x46294633
    5fb0:	smladxls	r0, sl, r6, r4
    5fb4:	b	d43fac <BN_free@plt+0xd41498>
    5fb8:	tstle	r6, r1, lsl #16
    5fbc:			; <UNDEFINED> instruction: 0x46204639
    5fc0:	ldcl	7, cr15, [ip], #1008	; 0x3f0
    5fc4:	andlt	r4, r3, r0, lsr #12
    5fc8:			; <UNDEFINED> instruction: 0x4620bdf0
    5fcc:			; <UNDEFINED> instruction: 0xf7fc463c
    5fd0:	strtmi	lr, [r0], -sl, lsr #25
    5fd4:	ldcllt	0, cr11, [r0, #12]!
    5fd8:	strtmi	r4, [r3], -r5, lsl #20
    5fdc:	andcs	r4, r3, r5, lsl #18
    5fe0:			; <UNDEFINED> instruction: 0x462c447a
    5fe4:	andscc	r4, r4, #2030043136	; 0x79000000
    5fe8:			; <UNDEFINED> instruction: 0xf86af7fe
    5fec:	svclt	0x0000e7ea
    5ff0:	andeq	r2, r0, r4, lsl #20
    5ff4:	muleq	r0, r8, r6
    5ff8:	addlt	fp, r4, r0, lsl r5
    5ffc:	ldrd	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6000:			; <UNDEFINED> instruction: 0xf8df2410
    6004:	strmi	ip, [fp], -r4, rrx
    6008:	strls	r4, [r0], #-1278	; 0xfffffb02
    600c:	bge	97858 <BN_free@plt+0x94d44>
    6010:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    6014:	ldrdgt	pc, [r0], -ip
    6018:	andgt	pc, ip, sp, asr #17
    601c:	stceq	0, cr15, [r0], {79}	; 0x4f
    6020:			; <UNDEFINED> instruction: 0xf7fc9402
    6024:	stmdacs	r1, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    6028:	andcs	fp, r0, r8, lsl #30
    602c:	bmi	3fa458 <BN_free@plt+0x3f7944>
    6030:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    6034:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6038:	subsmi	r9, sl, r3, lsl #22
    603c:	andlt	sp, r4, pc, lsl #2
    6040:			; <UNDEFINED> instruction: 0xf7fcbd10
    6044:	strdcs	lr, [r0, -r8]
    6048:	bl	1fc4040 <BN_free@plt+0x1fc152c>
    604c:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    6050:	andcs	r4, r5, r2, lsl #12
    6054:			; <UNDEFINED> instruction: 0xf834f7fe
    6058:	rscscc	pc, pc, pc, asr #32
    605c:			; <UNDEFINED> instruction: 0xf7fce7e7
    6060:	svclt	0x0000ec08
    6064:			; <UNDEFINED> instruction: 0x00012cb8
    6068:	andeq	r0, r0, r8, lsr #6
    606c:	andeq	r2, r1, lr, lsl #25
    6070:	andeq	r2, r0, lr, asr #13
    6074:	addlt	fp, r6, r0, lsl r5
    6078:	stmdbge	r1, {r0, r3, r4, sl, fp, lr}
    607c:			; <UNDEFINED> instruction: 0x466a4b19
    6080:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    6084:	ldmdavs	fp, {r2, r9, sl, lr}
    6088:			; <UNDEFINED> instruction: 0xf04f9305
    608c:	tstcs	r0, #0, 6
    6090:			; <UNDEFINED> instruction: 0xf7fc9300
    6094:	stmdacs	r1, {r2, r4, r8, r9, fp, sp, lr, pc}
    6098:			; <UNDEFINED> instruction: 0xf7fcd00a
    609c:	smlabtcs	r0, ip, r8, lr
    60a0:	bl	14c4098 <BN_free@plt+0x14c1584>
    60a4:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    60a8:	andcs	r4, r5, r2, lsl #12
    60ac:			; <UNDEFINED> instruction: 0xf808f7fe
    60b0:	stmdblt	r2!, {r9, fp, ip, pc}^
    60b4:			; <UNDEFINED> instruction: 0xf7fc4620
    60b8:	bmi	341198 <BN_free@plt+0x33e684>
    60bc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    60c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    60c4:	subsmi	r9, sl, r5, lsl #22
    60c8:	andlt	sp, r6, r7, lsl #2
    60cc:	stmdbmi	r8, {r4, r8, sl, fp, ip, sp, pc}
    60d0:	ldrbtmi	r2, [r9], #-5
    60d4:			; <UNDEFINED> instruction: 0xfff4f7fd
    60d8:			; <UNDEFINED> instruction: 0xf7fce7ec
    60dc:	svclt	0x0000ebca
    60e0:	andeq	r2, r1, r0, asr #24
    60e4:	andeq	r0, r0, r8, lsr #6
    60e8:	muleq	r0, lr, r6
    60ec:	andeq	r2, r1, r2, lsl #24
    60f0:	muleq	r0, sl, r6
    60f4:			; <UNDEFINED> instruction: 0x461eb5f0
    60f8:	sbclt	r4, r1, r8, lsl pc
    60fc:	vstrge	d4, [r2, #-96]	; 0xffffffa0
    6100:			; <UNDEFINED> instruction: 0x4614447f
    6104:	strtmi	r0, [sl], -r9, asr #1
    6108:	svcls	0x004658fb
    610c:	teqls	pc, #1769472	; 0x1b0000
    6110:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6114:	b	1cc410c <BN_free@plt+0x1cc15f8>
    6118:			; <UNDEFINED> instruction: 0x4601b9d8
    611c:	ldrtmi	r0, [r3], -r4, ror #1
    6120:	strls	r4, [r0], #-1594	; 0xfffff9c6
    6124:			; <UNDEFINED> instruction: 0xf7fc4628
    6128:	mvnscs	lr, sl, lsr #24
    612c:	strtmi	r4, [r8], -r4, lsl #12
    6130:	bl	ff9c4128 <BN_free@plt+0xff9c1614>
    6134:			; <UNDEFINED> instruction: 0xf04f2c00
    6138:	svclt	0x00c830ff
    613c:	bmi	24e144 <BN_free@plt+0x24b630>
    6140:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6144:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6148:	subsmi	r9, sl, pc, lsr fp
    614c:	sublt	sp, r1, r4, lsl #2
    6150:			; <UNDEFINED> instruction: 0xf04fbdf0
    6154:	udf	#8975	; 0x230f
    6158:	bl	fe2c4150 <BN_free@plt+0xfe2c163c>
    615c:	andeq	r2, r1, r0, asr #23
    6160:	andeq	r0, r0, r8, lsr #6
    6164:	andeq	r2, r1, lr, ror fp
    6168:			; <UNDEFINED> instruction: 0x461eb5f0
    616c:	sbclt	r4, r1, r9, lsl pc
    6170:	vstrge	d4, [r2, #-100]	; 0xffffff9c
    6174:			; <UNDEFINED> instruction: 0x4614447f
    6178:	strtmi	r0, [sl], -r9, asr #1
    617c:	svcls	0x004658fb
    6180:	teqls	pc, #1769472	; 0x1b0000
    6184:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6188:	stc	7, cr15, [ip], {252}	; 0xfc
    618c:	strcc	fp, [r1], #-2528	; 0xfffff620
    6190:	ldrtmi	r4, [r3], -r1, lsl #12
    6194:	rsceq	r4, r4, sl, lsr r6
    6198:	strls	r4, [r0], #-1576	; 0xfffff9d8
    619c:	b	8c4194 <BN_free@plt+0x8c1680>
    61a0:			; <UNDEFINED> instruction: 0x460421f4
    61a4:			; <UNDEFINED> instruction: 0xf7fc4628
    61a8:			; <UNDEFINED> instruction: 0x2c00ebac
    61ac:	rscscc	pc, pc, pc, asr #32
    61b0:	andcs	fp, r0, r8, asr #31
    61b4:	blmi	2189e0 <BN_free@plt+0x215ecc>
    61b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    61bc:	blls	fe022c <BN_free@plt+0xfdd718>
    61c0:	qaddle	r4, sl, r4
    61c4:	ldcllt	0, cr11, [r0, #260]!	; 0x104
    61c8:	rscscc	pc, pc, pc, asr #32
    61cc:			; <UNDEFINED> instruction: 0xf7fce7f2
    61d0:	svclt	0x0000eb50
    61d4:	andeq	r2, r1, ip, asr #22
    61d8:	andeq	r0, r0, r8, lsr #6
    61dc:	andeq	r2, r1, r8, lsl #22
    61e0:	mvnsmi	lr, sp, lsr #18
    61e4:	bmi	a97a48 <BN_free@plt+0xa94f34>
    61e8:	blmi	a97a64 <BN_free@plt+0xa94f50>
    61ec:	ldrbtmi	fp, [sl], #-138	; 0xffffff76
    61f0:	strmi	r4, [r8], r6, lsl #12
    61f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    61f8:			; <UNDEFINED> instruction: 0xf04f9309
    61fc:			; <UNDEFINED> instruction: 0xf7fc0300
    6200:	stmdacs	r0, {r1, r6, r7, r9, fp, sp, lr, pc}
    6204:	tstcs	r0, #63	; 0x3f
    6208:	movwls	r4, #17924	; 0x4604
    620c:			; <UNDEFINED> instruction: 0xf7fc9503
    6210:	ldrtmi	lr, [r3], -sl, lsr #22
    6214:			; <UNDEFINED> instruction: 0xf8cd2200
    6218:	strmi	r8, [r1], -r0
    621c:			; <UNDEFINED> instruction: 0xf7fc4620
    6220:	stmdacs	r1, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    6224:			; <UNDEFINED> instruction: 0xf04fd010
    6228:			; <UNDEFINED> instruction: 0x462035ff
    622c:	bl	1ec4224 <BN_free@plt+0x1ec1710>
    6230:	blmi	618a9c <BN_free@plt+0x615f88>
    6234:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6238:	blls	2602a8 <BN_free@plt+0x25d794>
    623c:	qsuble	r4, sl, r5
    6240:	andlt	r4, sl, r8, lsr #12
    6244:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6248:	strtmi	r2, [r0], -r0, lsl #2
    624c:	bl	fedc4244 <BN_free@plt+0xfedc1730>
    6250:	mvnle	r2, r1, lsl #16
    6254:	ldrtmi	sl, [fp], -r3, lsl #20
    6258:			; <UNDEFINED> instruction: 0x46204639
    625c:			; <UNDEFINED> instruction: 0xf7fc9500
    6260:	stmdacs	r1, {r2, r4, r6, sl, fp, sp, lr, pc}
    6264:	blls	fa9e8 <BN_free@plt+0xf7ed4>
    6268:			; <UNDEFINED> instruction: 0xd1dc429d
    626c:	stmdbge	r5, {r2, r9, fp, sp, pc}
    6270:			; <UNDEFINED> instruction: 0xf7fc4620
    6274:	stmdacs	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    6278:	blls	13a9d4 <BN_free@plt+0x137ec0>
    627c:	svclt	0x00183b00
    6280:	subsmi	r2, sp, #67108864	; 0x4000000
    6284:			; <UNDEFINED> instruction: 0xf04fe7d1
    6288:			; <UNDEFINED> instruction: 0xe7d135ff
    628c:	b	ffc44284 <BN_free@plt+0xffc41770>
    6290:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    6294:	andeq	r0, r0, r8, lsr #6
    6298:	andeq	r2, r1, ip, lsl #21
    629c:	mvnsmi	lr, sp, lsr #18
    62a0:	bmi	a97b04 <BN_free@plt+0xa94ff0>
    62a4:	blmi	a97b20 <BN_free@plt+0xa9500c>
    62a8:	ldrbtmi	fp, [sl], #-138	; 0xffffff76
    62ac:	strmi	r4, [r8], r6, lsl #12
    62b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    62b4:			; <UNDEFINED> instruction: 0xf04f9309
    62b8:			; <UNDEFINED> instruction: 0xf7fc0300
    62bc:	stmdacs	r0, {r2, r5, r6, r9, fp, sp, lr, pc}
    62c0:	tstcs	r0, #63	; 0x3f
    62c4:	movwls	r4, #17924	; 0x4604
    62c8:			; <UNDEFINED> instruction: 0xf7fc9503
    62cc:	ldrtmi	lr, [r3], -ip, asr #21
    62d0:			; <UNDEFINED> instruction: 0xf8cd2200
    62d4:	strmi	r8, [r1], -r0
    62d8:			; <UNDEFINED> instruction: 0xf7fc4620
    62dc:	stmdacs	r1, {r1, r5, r7, fp, sp, lr, pc}
    62e0:			; <UNDEFINED> instruction: 0xf04fd010
    62e4:			; <UNDEFINED> instruction: 0x462035ff
    62e8:	bl	7442e0 <BN_free@plt+0x7417cc>
    62ec:	blmi	618b58 <BN_free@plt+0x616044>
    62f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    62f4:	blls	260364 <BN_free@plt+0x25d850>
    62f8:	qsuble	r4, sl, r5
    62fc:	andlt	r4, sl, r8, lsr #12
    6300:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6304:	strtmi	r2, [r0], -r0, lsl #2
    6308:	bl	1644300 <BN_free@plt+0x16417ec>
    630c:	mvnle	r2, r1, lsl #16
    6310:	ldrtmi	sl, [fp], -r3, lsl #20
    6314:			; <UNDEFINED> instruction: 0x46204639
    6318:			; <UNDEFINED> instruction: 0xf7fc9500
    631c:	stmdacs	r1, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    6320:	blls	faaa4 <BN_free@plt+0xf7f90>
    6324:			; <UNDEFINED> instruction: 0xd1dc429d
    6328:	stmdbge	r5, {r2, r9, fp, sp, pc}
    632c:			; <UNDEFINED> instruction: 0xf7fc4620
    6330:	stmdacs	r1, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    6334:	blls	13aa90 <BN_free@plt+0x137f7c>
    6338:	svclt	0x00183b00
    633c:	subsmi	r2, sp, #67108864	; 0x4000000
    6340:			; <UNDEFINED> instruction: 0xf04fe7d1
    6344:			; <UNDEFINED> instruction: 0xe7d135ff
    6348:	b	fe4c4340 <BN_free@plt+0xfe4c182c>
    634c:	andeq	r2, r1, r6, lsl sl
    6350:	andeq	r0, r0, r8, lsr #6
    6354:	ldrdeq	r2, [r1], -r0
    6358:	mvnsmi	lr, #737280	; 0xb4000
    635c:	strmi	fp, [r7], -r3, lsl #1
    6360:	ldrmi	r4, [r4], -r8, lsl #13
    6364:			; <UNDEFINED> instruction: 0xf7fc461e
    6368:	stmdacs	r0, {r2, r4, r9, fp, sp, lr, pc}
    636c:	strbmi	sp, [r1], -r7, asr #32
    6370:	strmi	r2, [r5], -r0, lsl #4
    6374:			; <UNDEFINED> instruction: 0xf7fc4638
    6378:	ldrtmi	lr, [r1], -r2, asr #16
    637c:	strmi	r2, [r7], -r0, lsl #4
    6380:			; <UNDEFINED> instruction: 0xf7fc4620
    6384:	andcs	lr, r0, #60, 16	; 0x3c0000
    6388:	ldmib	sp, {r1, r2, r9, sl, lr}^
    638c:			; <UNDEFINED> instruction: 0xf7fc010a
    6390:			; <UNDEFINED> instruction: 0x4680e836
    6394:	ldmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6398:	svclt	0x00182e00
    639c:	strmi	r2, [r1], r0, lsl #30
    63a0:	blx	fec3a3c8 <BN_free@plt+0xfec378b4>
    63a4:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    63a8:	svceq	0x0000f1b8
    63ac:	sadd16mi	fp, ip, r4
    63b0:			; <UNDEFINED> instruction: 0xb1a42401
    63b4:	ldrbtcc	pc, [pc], #79	; 63bc <BN_free@plt+0x38a8>	; <UNPREDICTABLE>
    63b8:			; <UNDEFINED> instruction: 0xf7fc4638
    63bc:	ldrtmi	lr, [r0], -r0, ror #17
    63c0:	ldm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    63c4:			; <UNDEFINED> instruction: 0xf7fc4640
    63c8:			; <UNDEFINED> instruction: 0x4648e8da
    63cc:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    63d0:			; <UNDEFINED> instruction: 0xf7fb4628
    63d4:	strtmi	lr, [r0], -r4, ror #30
    63d8:	pop	{r0, r1, ip, sp, pc}
    63dc:			; <UNDEFINED> instruction: 0x464383f0
    63e0:			; <UNDEFINED> instruction: 0x46394632
    63e4:	strls	r9, [r0, #-1025]	; 0xfffffbff
    63e8:	svc	0x0078f7fb
    63ec:	mvnle	r2, r1, lsl #16
    63f0:	strbmi	r9, [r8], -ip, lsl #18
    63f4:	b	ffa443ec <BN_free@plt+0xffa418d8>
    63f8:	andsvs	r9, r8, sp, lsl #22
    63fc:			; <UNDEFINED> instruction: 0xf04fe7dc
    6400:			; <UNDEFINED> instruction: 0xe7e834ff
    6404:	strdlt	fp, [r9], r0
    6408:			; <UNDEFINED> instruction: 0x460e4614
    640c:	bmi	957c58 <BN_free@plt+0x955144>
    6410:			; <UNDEFINED> instruction: 0x4603461d
    6414:	andscc	pc, r7, sp, lsl #17
    6418:	blmi	8d7608 <BN_free@plt+0x8d4af4>
    641c:	svcls	0x000e4628
    6420:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6424:			; <UNDEFINED> instruction: 0xf04f9307
    6428:			; <UNDEFINED> instruction: 0xf7ff0300
    642c:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    6430:			; <UNDEFINED> instruction: 0x4622db32
    6434:			; <UNDEFINED> instruction: 0x46284631
    6438:	svc	0x001cf7fb
    643c:	strtmi	sl, [sl], -r6, lsl #18
    6440:	stmdacs	r0, {r1, r2, sl, ip, pc}
    6444:	andseq	pc, r7, sp, lsl #2
    6448:	movwcs	fp, #4036	; 0xfc4
    644c:	tstls	r3, fp, lsr #32
    6450:	tstcs	r1, r3, lsr #12
    6454:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    6458:			; <UNDEFINED> instruction: 0xf7ff6400
    645c:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6460:	bls	1bd0d0 <BN_free@plt+0x1ba5bc>
    6464:	svclt	0x002842a2
    6468:	movwle	r2, #36864	; 0x9000
    646c:	blmi	398cb0 <BN_free@plt+0x39619c>
    6470:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6474:	blls	1e04e4 <BN_free@plt+0x1dd9d0>
    6478:	tstle	r0, sl, asr r0
    647c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    6480:	ldrtmi	r1, [r9], -r4, lsr #21
    6484:			; <UNDEFINED> instruction: 0xf7fc1938
    6488:			; <UNDEFINED> instruction: 0x4622ea36
    648c:	tstcs	r0, r8, lsr r6
    6490:	svc	0x00c0f7fb
    6494:	strb	r2, [r9, r0]!
    6498:	rscscc	pc, pc, pc, asr #32
    649c:			; <UNDEFINED> instruction: 0xf7fce7e6
    64a0:	svclt	0x0000e9e8
    64a4:	andeq	r2, r1, r8, lsr #17
    64a8:	andeq	r0, r0, r8, lsr #6
    64ac:	andeq	r2, r1, r0, asr r8
    64b0:	svcmi	0x00f0e92d
    64b4:	strmi	fp, [lr], -r7, lsl #1
    64b8:	ldmib	sp, {r0, r1, r2, r4, r9, sl, lr}^
    64bc:	andcs	sl, r0, #19456	; 0x4c00
    64c0:			; <UNDEFINED> instruction: 0x46594698
    64c4:			; <UNDEFINED> instruction: 0xf7fb4650
    64c8:	shadd8mi	lr, r9, sl
    64cc:	strmi	r2, [r4], -r0, lsl #4
    64d0:			; <UNDEFINED> instruction: 0xf7fb4630
    64d4:	stmdacs	r0, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    64d8:	stccs	15, cr11, [r0], {24}
    64dc:	rsble	r4, r4, r5, lsl #12
    64e0:			; <UNDEFINED> instruction: 0xf7fb4620
    64e4:	stmdacs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    64e8:			; <UNDEFINED> instruction: 0x4620d15f
    64ec:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64f0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    64f4:			; <UNDEFINED> instruction: 0x4629d159
    64f8:			; <UNDEFINED> instruction: 0xf7fc4620
    64fc:	stmdacs	r0, {fp, sp, lr, pc}
    6500:			; <UNDEFINED> instruction: 0xf1b8da53
    6504:	suble	r0, r2, r0, lsl #30
    6508:	ldmdbls	r0, {r1, r3, r6, r9, sl, lr}
    650c:			; <UNDEFINED> instruction: 0xf7fb4640
    6510:	andls	lr, r5, r6, ror pc
    6514:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6518:			; <UNDEFINED> instruction: 0xf7fc4680
    651c:	bls	1808fc <BN_free@plt+0x17dde8>
    6520:	svceq	0x0000f1b8
    6524:	bcs	3618c <BN_free@plt+0x33678>
    6528:	tstle	r4, r1, lsl #13
    652c:			; <UNDEFINED> instruction: 0xf04f4610
    6530:			; <UNDEFINED> instruction: 0xf7fc36ff
    6534:	strbmi	lr, [r8], -r4, lsr #16
    6538:	stmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    653c:			; <UNDEFINED> instruction: 0xf7fb4640
    6540:	strtmi	lr, [r0], -lr, lsr #29
    6544:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6548:			; <UNDEFINED> instruction: 0xf7fc4628
    654c:			; <UNDEFINED> instruction: 0x4630e818
    6550:	pop	{r0, r1, r2, ip, sp, pc}
    6554:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6558:	strtmi	sp, [fp], -r8, ror #1
    655c:			; <UNDEFINED> instruction: 0xf8cd4621
    6560:	andls	r8, r5, #0
    6564:	b	dc455c <BN_free@plt+0xdc1a48>
    6568:	stmdacs	r0, {r0, r2, r9, fp, ip, pc}
    656c:			; <UNDEFINED> instruction: 0x4648d0de
    6570:			; <UNDEFINED> instruction: 0xf7fc9205
    6574:	bls	1808dc <BN_free@plt+0x17ddc8>
    6578:	sbcsle	r2, r7, r0, lsl #16
    657c:			; <UNDEFINED> instruction: 0xf7fb4610
    6580:			; <UNDEFINED> instruction: 0x4648effe
    6584:	svc	0x00faf7fb
    6588:			; <UNDEFINED> instruction: 0xf7fb4640
    658c:	blls	5c1fb4 <BN_free@plt+0x5bf4a0>
    6590:			; <UNDEFINED> instruction: 0x96004659
    6594:	bls	457edc <BN_free@plt+0x4553c8>
    6598:	blls	56b1ac <BN_free@plt+0x568698>
    659c:	movwls	r9, #9985	; 0x2701
    65a0:			; <UNDEFINED> instruction: 0xf7ff9b12
    65a4:			; <UNDEFINED> instruction: 0x4606fed9
    65a8:			; <UNDEFINED> instruction: 0xf04fe7cb
    65ac:			; <UNDEFINED> instruction: 0xe7c836ff
    65b0:	mvnsmi	lr, #737280	; 0xb4000
    65b4:	addlt	r4, r3, r5, lsl #12
    65b8:	strmi	r2, [pc], -r8
    65bc:			; <UNDEFINED> instruction: 0x461e4690
    65c0:			; <UNDEFINED> instruction: 0xf970f7ff
    65c4:	stmdacs	r0, {r2, r9, sl, lr}
    65c8:	mcrne	0, 3, sp, cr8, cr0, {2}
    65cc:	stmdale	r9, {r2, fp, sp}^
    65d0:			; <UNDEFINED> instruction: 0xf000e8df
    65d4:	subsvs	r5, lr, #80, 20	; 0x50000
    65d8:			; <UNDEFINED> instruction: 0xf7fc0003
    65dc:	strmi	lr, [r5], -r0, ror #18
    65e0:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65e4:	stmdacs	r0, {r5, sp, lr}
    65e8:	tstcs	r0, ip, lsr r0
    65ec:	stmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65f0:	subsle	r2, r5, r0, lsl #16
    65f4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    65f8:	strbmi	r6, [fp], -r0, lsr #16
    65fc:	strtmi	r4, [r9], -sl, asr #12
    6600:	andls	pc, r0, sp, asr #17
    6604:	b	1ec45fc <BN_free@plt+0x1ec1ae8>
    6608:	suble	r2, r9, r0, lsl #16
    660c:	ldrtmi	r6, [r1], -r0, lsr #16
    6610:	stmia	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6614:	suble	r2, r3, r0, lsl #16
    6618:	strbmi	r6, [r3], -r0, lsr #16
    661c:	strbmi	r4, [r9], -sl, asr #12
    6620:			; <UNDEFINED> instruction: 0xf7fc9700
    6624:	stmdacs	r0, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    6628:			; <UNDEFINED> instruction: 0xf7fcd03a
    662c:	rsbvs	lr, r0, ip, lsr #17
    6630:	strbmi	fp, [r9], -r8, lsl #3
    6634:	stmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6638:	stmdavs	r0!, {r3, r5, r6, r8, ip, sp, pc}^
    663c:	strbmi	r4, [fp], -r9, lsr #12
    6640:			; <UNDEFINED> instruction: 0xf8cd464a
    6644:			; <UNDEFINED> instruction: 0xf7fb9000
    6648:			; <UNDEFINED> instruction: 0xb120eeec
    664c:	ldrtmi	r6, [r1], -r0, ror #16
    6650:	stm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6654:	stmdavs	r0!, {r5, r6, r8, r9, fp, ip, sp, pc}
    6658:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    665c:	tstlt	r8, r0, ror #16
    6660:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6664:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    6668:	svc	0x0050f7fb
    666c:	andlt	r4, r3, r0, lsr #12
    6670:	mvnshi	lr, #12386304	; 0xbd0000
    6674:	eorle	r2, r9, r8, lsl lr
    6678:	eorle	r2, r3, r0, lsr #28
    667c:	mvnsle	r2, r0, lsl lr
    6680:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6684:	str	r4, [fp, r5, lsl #12]!
    6688:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    668c:	str	r4, [r7, r5, lsl #12]!
    6690:	svc	0x00ccf7fb
    6694:	str	r4, [r3, r5, lsl #12]!
    6698:	b	944690 <BN_free@plt+0x941b7c>
    669c:	ldr	r4, [pc, r5, lsl #12]
    66a0:	stmdacs	r0, {r5, fp, sp, lr}
    66a4:			; <UNDEFINED> instruction: 0x4620d1dc
    66a8:			; <UNDEFINED> instruction: 0xf7fb2400
    66ac:			; <UNDEFINED> instruction: 0xe7ddef30
    66b0:	strbmi	r6, [r3], -r0, ror #16
    66b4:	strbmi	r4, [r9], -sl, asr #12
    66b8:			; <UNDEFINED> instruction: 0xf7fb9700
    66bc:	stmdacs	r0, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    66c0:			; <UNDEFINED> instruction: 0xe7c8d1d4
    66c4:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66c8:	str	r4, [r9, r5, lsl #12]
    66cc:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66d0:	str	r4, [r5, r5, lsl #12]
    66d4:	addlt	fp, r4, r0, lsl r5
    66d8:			; <UNDEFINED> instruction: 0xf8df460c
    66dc:	stmdavs	r0, {r6, lr, pc}
    66e0:	movwls	r4, #1553	; 0x611
    66e4:	stcmi	6, cr4, [lr], {35}	; 0x23
    66e8:	bge	97ae0 <BN_free@plt+0x94fcc>
    66ec:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    66f0:	strls	r6, [r3], #-2084	; 0xfffff7dc
    66f4:	streq	pc, [r0], #-79	; 0xffffffb1
    66f8:	b	1c46f0 <BN_free@plt+0x1c1bdc>
    66fc:	blmi	218f28 <BN_free@plt+0x216414>
    6700:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6704:	blls	e0774 <BN_free@plt+0xddc60>
    6708:	qaddle	r4, sl, r5
    670c:			; <UNDEFINED> instruction: 0xf080fab0
    6710:	submi	r0, r0, #64, 18	; 0x100000
    6714:	ldclt	0, cr11, [r0, #-16]
    6718:	stmia	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    671c:	ldrdeq	r2, [r1], -r8
    6720:	andeq	r0, r0, r8, lsr #6
    6724:	andeq	r2, r1, r0, asr #11
    6728:	addlt	fp, r4, r0, lsl r5
    672c:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    6730:	stmdavs	r0, {r2, r3, r4, r9, sl, lr}^
    6734:	strls	r4, [r0], #-1547	; 0xfffff9f5
    6738:	strls	r4, [r2], #-1276	; 0xfffffb04
    673c:	stcmi	6, cr4, [lr], {17}
    6740:			; <UNDEFINED> instruction: 0xf85caa02
    6744:	stmdavs	r4!, {r2, lr}
    6748:			; <UNDEFINED> instruction: 0xf04f9403
    674c:			; <UNDEFINED> instruction: 0xf7fc0400
    6750:	bmi	2c0de8 <BN_free@plt+0x2be2d4>
    6754:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    6758:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    675c:	subsmi	r9, sl, r3, lsl #22
    6760:	blx	fec3ab7c <BN_free@plt+0xfec38068>
    6764:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    6768:	andlt	r4, r4, r0, asr #4
    676c:			; <UNDEFINED> instruction: 0xf7fcbd10
    6770:	svclt	0x0000e880
    6774:	andeq	r2, r1, r8, lsl #11
    6778:	andeq	r0, r0, r8, lsr #6
    677c:	andeq	r2, r1, sl, ror #10
    6780:			; <UNDEFINED> instruction: 0x4604b510
    6784:			; <UNDEFINED> instruction: 0xf7fc6800
    6788:	stmdavs	r0!, {r1, r2, r3, r6, r7, fp, sp, lr, pc}^
    678c:	stmia	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6790:	pop	{r5, r9, sl, lr}
    6794:			; <UNDEFINED> instruction: 0xf7fb4010
    6798:	svclt	0x0000beb7
    679c:	blmi	1659104 <BN_free@plt+0x16565f0>
    67a0:	push	{r1, r3, r4, r5, r6, sl, lr}
    67a4:	strdlt	r4, [r5], r0
    67a8:			; <UNDEFINED> instruction: 0x460f58d3
    67ac:	strmi	r2, [r1], r0, lsl #10
    67b0:	movwls	r6, #14363	; 0x381b
    67b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    67b8:	stmdavs	r8, {r0, r2, sp, lr}
    67bc:	strpl	lr, [r1, #-2509]	; 0xfffff633
    67c0:	ldc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    67c4:			; <UNDEFINED> instruction: 0xf7fb603d
    67c8:			; <UNDEFINED> instruction: 0x4604ee72
    67cc:			; <UNDEFINED> instruction: 0xf0002800
    67d0:			; <UNDEFINED> instruction: 0xf7fb8081
    67d4:			; <UNDEFINED> instruction: 0x4606ef9a
    67d8:			; <UNDEFINED> instruction: 0xf7fb4628
    67dc:	blmi	12c2704 <BN_free@plt+0x12bfbf0>
    67e0:	biccs	r4, r0, sl, lsr #12
    67e4:	sxtab16mi	r4, r0, fp, ror #8
    67e8:	eoreq	pc, r8, r3, lsl #2
    67ec:	mcr	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    67f0:	cfmadd32cs	mvax4, mvfx4, mvfx0, mvfx2
    67f4:	tstcs	r2, ip, ror r0
    67f8:			; <UNDEFINED> instruction: 0xf7fb4630
    67fc:	stmdacs	r1, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6800:	blx	feebad5c <BN_free@plt+0xfeeb8248>
    6804:	ldmdbeq	fp, {r1, r3, r7, r8, r9, ip, sp, lr, pc}^
    6808:	svclt	0x001445a8
    680c:			; <UNDEFINED> instruction: 0xf04f469b
    6810:			; <UNDEFINED> instruction: 0xf1bb0b01
    6814:	cmple	sl, r0, lsl #30
    6818:			; <UNDEFINED> instruction: 0x46524633
    681c:	strtmi	r4, [r0], -r1, asr #12
    6820:	mcr	7, 5, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    6824:	cmnle	r1, r1, lsl #16
    6828:			; <UNDEFINED> instruction: 0xf7fb4620
    682c:	stmdacs	r1, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    6830:	bge	7ad18 <BN_free@plt+0x78204>
    6834:	strtmi	sl, [r0], -r2, lsl #18
    6838:	stcl	7, cr15, [r2, #-1004]!	; 0xfffffc14
    683c:			; <UNDEFINED> instruction: 0xf7fb9802
    6840:			; <UNDEFINED> instruction: 0xf100ee1e
    6844:	andcc	r0, r7, lr, lsl #12
    6848:	ldrtmi	fp, [r0], -r8, asr #30
    684c:	ldrtmi	r1, [r0], -r6, asr #1
    6850:	ldc2l	7, cr15, [sl], #-1016	; 0xfffffc08
    6854:			; <UNDEFINED> instruction: 0xb3284605
    6858:			; <UNDEFINED> instruction: 0xf7fb9801
    685c:			; <UNDEFINED> instruction: 0xf100ee10
    6860:	andcc	r0, r7, lr, lsl #20
    6864:	ldrbmi	fp, [r0], -r8, asr #30
    6868:	beq	ff8411ac <BN_free@plt+0xff83e698>
    686c:			; <UNDEFINED> instruction: 0xf7fe4650
    6870:	strmi	pc, [r0], fp, ror #24
    6874:	eorsle	r2, sp, r0, lsl #16
    6878:			; <UNDEFINED> instruction: 0x46284631
    687c:			; <UNDEFINED> instruction: 0xf7fe9e02
    6880:			; <UNDEFINED> instruction: 0x4601fcdd
    6884:			; <UNDEFINED> instruction: 0xf7fc4630
    6888:	ldrbmi	lr, [r1], -r0, lsr #17
    688c:	cfmadd32ls	mvax2, mvfx4, mvfx1, mvfx0
    6890:	ldc2l	7, cr15, [r4], {254}	; 0xfe
    6894:	ldrtmi	r4, [r0], -r1, lsl #12
    6898:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    689c:	andhi	pc, r0, r9, asr #17
    68a0:	ands	r6, r7, sp, lsr r0
    68a4:	beq	429e8 <BN_free@plt+0x3fed4>
    68a8:			; <UNDEFINED> instruction: 0x46d04656
    68ac:			; <UNDEFINED> instruction: 0x46404655
    68b0:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68b4:			; <UNDEFINED> instruction: 0xf7fc4650
    68b8:			; <UNDEFINED> instruction: 0x4630e930
    68bc:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68c0:			; <UNDEFINED> instruction: 0xf7fe4628
    68c4:	andcs	pc, r0, sp, lsr #25
    68c8:	stc2	7, cr15, [sl], #1016	; 0x3f8
    68cc:			; <UNDEFINED> instruction: 0xf7fc4620
    68d0:	strcs	lr, [r0], #-2048	; 0xfffff800
    68d4:	blmi	2d9110 <BN_free@plt+0x2d65fc>
    68d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    68dc:	blls	e094c <BN_free@plt+0xdde38>
    68e0:	qaddle	r4, sl, sl
    68e4:	andlt	r4, r5, r0, lsr #12
    68e8:	svchi	0x00f0e8bd
    68ec:			; <UNDEFINED> instruction: 0xe7de465d
    68f0:			; <UNDEFINED> instruction: 0xe7dc4635
    68f4:	strmi	r4, [r6], -r2, lsl #13
    68f8:			; <UNDEFINED> instruction: 0xf7fbe7d9
    68fc:	svclt	0x0000efba
    6900:	andeq	r2, r1, r0, lsr #10
    6904:	andeq	r0, r0, r8, lsr #6
    6908:	andeq	r2, r0, r0, lsl #4
    690c:	andeq	r2, r1, r8, ror #7
    6910:	mvnsmi	lr, sp, lsr #18
    6914:	strmi	r4, [pc], -r0, lsl #13
    6918:	stcl	7, cr15, [r8, #1004]	; 0x3ec
    691c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6920:			; <UNDEFINED> instruction: 0xf7fbd03c
    6924:			; <UNDEFINED> instruction: 0x4604eef2
    6928:			; <UNDEFINED> instruction: 0xf7fb2000
    692c:	strmi	lr, [r6], -r0, lsr #30
    6930:	subsle	r2, r1, r0, lsl #24
    6934:	strtmi	r2, [r0], -r2, lsl #2
    6938:	ldcl	7, cr15, [r2, #-1004]	; 0xfffffc14
    693c:	teqle	r0, r1, lsl #16
    6940:	suble	r2, r3, r0, lsl #28
    6944:	andcs	r4, r0, #36700160	; 0x2300000
    6948:			; <UNDEFINED> instruction: 0x46284631
    694c:	mcr	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    6950:			; <UNDEFINED> instruction: 0xd1262801
    6954:	ldrdne	lr, [r1], -r8
    6958:			; <UNDEFINED> instruction: 0xf7fb2200
    695c:	andcs	lr, r0, #80, 26	; 0x1400
    6960:	ldmib	r7, {r7, r9, sl, lr}^
    6964:			; <UNDEFINED> instruction: 0xf7fb1001
    6968:	blx	fec41e98 <BN_free@plt+0xfec3f384>
    696c:	strmi	pc, [r7], -r0, lsl #9
    6970:			; <UNDEFINED> instruction: 0xf1b80964
    6974:	svclt	0x00080f00
    6978:	bllt	150f984 <BN_free@plt+0x150ce70>
    697c:	strbmi	r4, [r2], -r1, lsl #12
    6980:			; <UNDEFINED> instruction: 0xf7fb4628
    6984:	stmdacs	r1, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    6988:	strtmi	sp, [r8], -r9, lsr #2
    698c:	mcr	7, 4, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6990:	svclt	0x001e2801
    6994:	ldrtmi	r4, [r8], r7, lsr #12
    6998:	tstle	r4, lr, lsr r6
    699c:	pop	{r3, r5, r9, sl, lr}
    69a0:			; <UNDEFINED> instruction: 0x270081f0
    69a4:			; <UNDEFINED> instruction: 0x463046b8
    69a8:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    69ac:			; <UNDEFINED> instruction: 0xf7fc4620
    69b0:			; <UNDEFINED> instruction: 0x4638e8b4
    69b4:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    69b8:			; <UNDEFINED> instruction: 0xf7fb4640
    69bc:	strtmi	lr, [r8], -r0, ror #27
    69c0:			; <UNDEFINED> instruction: 0xf7fb2500
    69c4:	strtmi	lr, [r8], -r6, lsl #31
    69c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    69cc:			; <UNDEFINED> instruction: 0x46b04637
    69d0:	strcs	lr, [r0], #-2025	; 0xfffff817
    69d4:	strb	r4, [r6, r6, lsr #12]!
    69d8:	strtmi	r4, [r0], r7, lsr #12
    69dc:	strtmi	lr, [r6], -r3, ror #15
    69e0:	svclt	0x0000e7e1
    69e4:	tstlt	r8, #112, 10	; 0x1c000000
    69e8:	andcs	r4, r0, #5242880	; 0x500000
    69ec:	ldrdne	lr, [r1], -r1
    69f0:	stc	7, cr15, [r4, #-1004]	; 0xfffffc14
    69f4:	bicslt	r4, r8, r6, lsl #12
    69f8:			; <UNDEFINED> instruction: 0xf7fb4628
    69fc:			; <UNDEFINED> instruction: 0xf7feec88
    6a00:	strmi	pc, [r4], -r3, lsr #23
    6a04:			; <UNDEFINED> instruction: 0x4631b170
    6a08:	strtmi	r6, [sl], -r0, lsl #17
    6a0c:	ldc	7, cr15, [r8], {251}	; 0xfb
    6a10:	blle	1ce21c <BN_free@plt+0x1cb708>
    6a14:			; <UNDEFINED> instruction: 0xf7fe4620
    6a18:			; <UNDEFINED> instruction: 0x4630fc11
    6a1c:	stc	7, cr15, [lr, #1004]!	; 0x3ec
    6a20:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    6a24:			; <UNDEFINED> instruction: 0xf7fb4630
    6a28:	strtmi	lr, [r0], -sl, lsr #27
    6a2c:	blx	ffe44a2e <BN_free@plt+0xffe41f1a>
    6a30:	strtmi	r2, [r0], -r0, lsl #8
    6a34:	svclt	0x0000bd70
    6a38:			; <UNDEFINED> instruction: 0xf7fbb108
    6a3c:	ldrbmi	fp, [r0, -r7, asr #30]!
    6a40:	ldrblt	r2, [r0, #2051]!	; 0x803
    6a44:	addlt	r4, r3, sp, lsl #12
    6a48:	andle	r4, r8, r6, lsl r6
    6a4c:	eorle	r2, sl, r5, lsl #16
    6a50:	svclt	0x00182802
    6a54:	eorle	r2, r2, r0, lsl #8
    6a58:	andlt	r4, r3, r0, lsr #12
    6a5c:			; <UNDEFINED> instruction: 0xf7fbbdf0
    6a60:	strmi	lr, [r7], -r8, ror #28
    6a64:			; <UNDEFINED> instruction: 0xf7fe2004
    6a68:			; <UNDEFINED> instruction: 0x4604ff1d
    6a6c:	rscsle	r2, r3, r0, lsl #16
    6a70:	bl	fe4c4a64 <BN_free@plt+0xfe4c1f50>
    6a74:	eorvs	r4, r0, r3, lsl #12
    6a78:	strtmi	fp, [r9], -r8, asr #3
    6a7c:			; <UNDEFINED> instruction: 0x4632463b
    6a80:	strls	r2, [r0, #-1280]	; 0xfffffb00
    6a84:	svc	0x002af7fb
    6a88:	rscle	r2, r5, r1, lsl #16
    6a8c:			; <UNDEFINED> instruction: 0xf7fb6820
    6a90:			; <UNDEFINED> instruction: 0x4620ee98
    6a94:	strtmi	r2, [ip], -r4, lsl #2
    6a98:			; <UNDEFINED> instruction: 0xf83cf7fd
    6a9c:			; <UNDEFINED> instruction: 0xf7fbe7dc
    6aa0:	strmi	lr, [r7], -r0, ror #25
    6aa4:			; <UNDEFINED> instruction: 0xf7fbe7de
    6aa8:			; <UNDEFINED> instruction: 0x4607efb4
    6aac:			; <UNDEFINED> instruction: 0x4620e7da
    6ab0:			; <UNDEFINED> instruction: 0xf7fb461c
    6ab4:	strb	lr, [pc, ip, lsr #26]
    6ab8:	stmdavs	r0, {r4, r8, ip, sp, pc}
    6abc:	ldcllt	7, cr15, [r4], #-1004	; 0xfffffc14
    6ac0:	svclt	0x00004770
    6ac4:			; <UNDEFINED> instruction: 0x4616b5f0
    6ac8:	addlt	r4, r3, pc, lsl sl
    6acc:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    6ad0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ad4:			; <UNDEFINED> instruction: 0xf04f9301
    6ad8:	orrlt	r0, r0, #0, 6
    6adc:			; <UNDEFINED> instruction: 0xf386fab6
    6ae0:	stmdavs	r0, {r0, r2, r9, sl, lr}
    6ae4:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
    6ae8:	sadd16mi	fp, ip, r4
    6aec:	ldmiblt	ip, {r0, sl, sp}^
    6af0:			; <UNDEFINED> instruction: 0x466a6833
    6af4:			; <UNDEFINED> instruction: 0xf7fb9300
    6af8:			; <UNDEFINED> instruction: 0x4607ef5c
    6afc:			; <UNDEFINED> instruction: 0xf7fb6828
    6b00:	strtmi	lr, [r8], -r0, ror #28
    6b04:			; <UNDEFINED> instruction: 0xf7fd2104
    6b08:	svccs	0x0001f805
    6b0c:	blls	3af64 <BN_free@plt+0x38450>
    6b10:	eorsvs	r4, r3, r0, lsr #12
    6b14:	blmi	359354 <BN_free@plt+0x356840>
    6b18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b1c:	blls	60b8c <BN_free@plt+0x5e078>
    6b20:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
    6b24:	ldcllt	0, cr11, [r0, #12]!
    6b28:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6b2c:	tstcs	r4, r8, lsr #12
    6b30:			; <UNDEFINED> instruction: 0xfff0f7fc
    6b34:	strb	r2, [sp, r0]!
    6b38:	rscscc	pc, pc, pc, asr #32
    6b3c:			; <UNDEFINED> instruction: 0xf06fe7ea
    6b40:	strb	r0, [r7, r1]!
    6b44:	mrc	7, 4, APSR_nzcv, cr4, cr11, {7}
    6b48:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    6b4c:	andeq	r0, r0, r8, lsr #6
    6b50:	andeq	r2, r1, r8, lsr #3
    6b54:	mvnsmi	lr, sp, lsr #18
    6b58:	strmi	fp, [pc], -r4, lsl #1
    6b5c:			; <UNDEFINED> instruction: 0x461d4690
    6b60:	strmi	r9, [r4], -fp, lsl #28
    6b64:	ldcl	7, cr15, [ip], #-1004	; 0xfffffc14
    6b68:	strtmi	r9, [r1], -r0, lsl #10
    6b6c:	strbmi	r9, [r3], -sl, lsl #26
    6b70:	ldrcs	r4, [r0], #-1594	; 0xfffff9c6
    6b74:	strls	r9, [r1, #-1538]	; 0xfffff9fe
    6b78:			; <UNDEFINED> instruction: 0xf7fe9403
    6b7c:	andlt	pc, r4, r9, ror #31
    6b80:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6b84:	addlt	fp, r6, r0, ror r5
    6b88:	strmi	r4, [r4], -sp, lsl #12
    6b8c:	stmib	sp, {r1, r3, r9, sl, fp, ip, pc}^
    6b90:			; <UNDEFINED> instruction: 0xf7fb3204
    6b94:	strtmi	lr, [r1], -r6, ror #24
    6b98:	stcge	6, cr4, [r5], {42}	; 0x2a
    6b9c:			; <UNDEFINED> instruction: 0x96022310
    6ba0:	strbtmi	r9, [fp], #-771	; 0xfffffcfd
    6ba4:	movwls	r9, #5120	; 0x1400
    6ba8:			; <UNDEFINED> instruction: 0xf7fe2301
    6bac:	ldrdlt	pc, [r6], -r1
    6bb0:	svclt	0x0000bd70
    6bb4:	mvnsmi	lr, sp, lsr #18
    6bb8:	strmi	fp, [pc], -r4, lsl #1
    6bbc:			; <UNDEFINED> instruction: 0x461d4690
    6bc0:			; <UNDEFINED> instruction: 0xf7fb4604
    6bc4:	cdpls	13, 0, cr14, cr10, cr14, {1}
    6bc8:	ldrtmi	r4, [sl], -r3, asr #12
    6bcc:	strls	r9, [r2], -r0, lsl #10
    6bd0:	strtmi	r4, [r0], -r1, lsl #12
    6bd4:	strls	r9, [r1], #-3083	; 0xfffff3f5
    6bd8:	ldcl	7, cr15, [r4], #-1004	; 0xfffffc14
    6bdc:	svclt	0x00183801
    6be0:	rscscc	pc, pc, pc, asr #32
    6be4:	pop	{r2, ip, sp, pc}
    6be8:	svclt	0x000081f0
    6bec:	mvnsmi	lr, sp, lsr #18
    6bf0:	strmi	fp, [pc], -r4, lsl #1
    6bf4:			; <UNDEFINED> instruction: 0x461d4690
    6bf8:	strmi	r9, [r4], -fp, lsl #28
    6bfc:	ldc	7, cr15, [r8, #1004]	; 0x3ec
    6c00:	strtmi	r9, [r1], -r0, lsl #10
    6c04:	strbmi	r9, [r3], -sl, lsl #26
    6c08:	ldrcs	r4, [r4], #-1594	; 0xfffff9c6
    6c0c:	strls	r9, [r1, #-1538]	; 0xfffff9fe
    6c10:			; <UNDEFINED> instruction: 0xf7fe9403
    6c14:	mullt	r4, sp, pc	; <UNPREDICTABLE>
    6c18:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6c1c:	addlt	fp, r6, r0, ror r5
    6c20:	strmi	r4, [r4], -sp, lsl #12
    6c24:	stmib	sp, {r1, r3, r9, sl, fp, ip, pc}^
    6c28:			; <UNDEFINED> instruction: 0xf7fb3204
    6c2c:	strtmi	lr, [r1], -r2, lsl #27
    6c30:	stcge	6, cr4, [r5], {42}	; 0x2a
    6c34:			; <UNDEFINED> instruction: 0x96022314
    6c38:	blge	12b84c <BN_free@plt+0x128d38>
    6c3c:	movwls	r9, #5120	; 0x1400
    6c40:			; <UNDEFINED> instruction: 0xf7fe2301
    6c44:	andlt	pc, r6, r5, lsl #31
    6c48:	svclt	0x0000bd70
    6c4c:	strdlt	fp, [r9], r0
    6c50:	ldmib	sp, {r0, r1, r2, r3, r4, r9, sl, lr}^
    6c54:	stmib	sp, {r1, r2, r3, r8, sl, lr}^
    6c58:	ldmib	sp, {r0, r2, r9, ip}^
    6c5c:	andls	r2, r7, r5, lsl #12
    6c60:	mrc	7, 6, APSR_nzcv, cr6, cr11, {7}
    6c64:	strmi	lr, [r1, #-2509]	; 0xfffff633
    6c68:	bls	14fcf0 <BN_free@plt+0x14d1dc>
    6c6c:	stmdbls	r7, {r0, r1, r4, r5, r9, sl, lr}
    6c70:	strls	r9, [r3], #-1792	; 0xfffff900
    6c74:			; <UNDEFINED> instruction: 0xff6cf7fe
    6c78:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    6c7c:	addlt	fp, r6, r0, ror r5
    6c80:	strmi	r4, [r4], -sp, lsl #12
    6c84:	stmib	sp, {r1, r3, r9, sl, fp, ip, pc}^
    6c88:			; <UNDEFINED> instruction: 0xf7fb3204
    6c8c:	strtmi	lr, [r1], -r2, asr #29
    6c90:	stcge	6, cr4, [r5], {42}	; 0x2a
    6c94:	strls	r2, [r2], -r0, lsr #6
    6c98:	blge	12b8ac <BN_free@plt+0x128d98>
    6c9c:	movwls	r9, #5120	; 0x1400
    6ca0:			; <UNDEFINED> instruction: 0xf7fe2301
    6ca4:	andlt	pc, r6, r5, asr pc	; <UNPREDICTABLE>
    6ca8:	svclt	0x0000bd70
    6cac:	strdlt	fp, [r9], r0
    6cb0:	ldmib	sp, {r0, r1, r2, r3, r4, r9, sl, lr}^
    6cb4:	stmib	sp, {r1, r2, r3, r8, sl, lr}^
    6cb8:	ldmib	sp, {r0, r2, r9, ip}^
    6cbc:	andls	r2, r7, r5, lsl #12
    6cc0:	bl	4c4cb4 <BN_free@plt+0x4c21a0>
    6cc4:	strmi	lr, [r1, #-2509]	; 0xfffff633
    6cc8:	bls	14fd90 <BN_free@plt+0x14d27c>
    6ccc:	stmdbls	r7, {r0, r1, r4, r5, r9, sl, lr}
    6cd0:	strls	r9, [r3], #-1792	; 0xfffff900
    6cd4:			; <UNDEFINED> instruction: 0xff3cf7fe
    6cd8:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    6cdc:	addlt	fp, r6, r0, ror r5
    6ce0:	strmi	r4, [r4], -sp, lsl #12
    6ce4:	stmib	sp, {r1, r3, r9, sl, fp, ip, pc}^
    6ce8:			; <UNDEFINED> instruction: 0xf7fb3204
    6cec:			; <UNDEFINED> instruction: 0x4621eafe
    6cf0:	stcge	6, cr4, [r5], {42}	; 0x2a
    6cf4:			; <UNDEFINED> instruction: 0x96022330
    6cf8:	blge	12b90c <BN_free@plt+0x128df8>
    6cfc:	movwls	r9, #5120	; 0x1400
    6d00:			; <UNDEFINED> instruction: 0xf7fe2301
    6d04:	andlt	pc, r6, r5, lsr #30
    6d08:	svclt	0x0000bd70
    6d0c:	strdlt	fp, [r9], r0
    6d10:	ldmib	sp, {r0, r1, r2, r3, r4, r9, sl, lr}^
    6d14:	stmib	sp, {r1, r2, r3, r8, sl, lr}^
    6d18:	ldmib	sp, {r0, r2, r9, ip}^
    6d1c:	andls	r2, r7, r5, lsl #12
    6d20:	mcr	7, 3, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6d24:	strmi	lr, [r1, #-2509]	; 0xfffff633
    6d28:	bls	14fe30 <BN_free@plt+0x14d31c>
    6d2c:	stmdbls	r7, {r0, r1, r4, r5, r9, sl, lr}
    6d30:	strls	r9, [r3], #-1792	; 0xfffff900
    6d34:			; <UNDEFINED> instruction: 0xff0cf7fe
    6d38:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    6d3c:	addlt	fp, r6, r0, ror r5
    6d40:	strmi	r4, [r4], -sp, lsl #12
    6d44:	stmib	sp, {r1, r3, r9, sl, fp, ip, pc}^
    6d48:			; <UNDEFINED> instruction: 0xf7fb3204
    6d4c:			; <UNDEFINED> instruction: 0x4621ee56
    6d50:	stcge	6, cr4, [r5], {42}	; 0x2a
    6d54:	strls	r2, [r2], -r0, asr #6
    6d58:	blge	12b96c <BN_free@plt+0x128e58>
    6d5c:	movwls	r9, #5120	; 0x1400
    6d60:			; <UNDEFINED> instruction: 0xf7fe2301
    6d64:	strdlt	pc, [r6], -r5
    6d68:	svclt	0x0000bd70
    6d6c:			; <UNDEFINED> instruction: 0xf7fbb508
    6d70:	stmdacc	r1, {r9, sl, fp, sp, lr, pc}
    6d74:			; <UNDEFINED> instruction: 0xf04fbf18
    6d78:	stclt	0, cr3, [r8, #-1020]	; 0xfffffc04
    6d7c:	stcllt	7, cr15, [r2], {251}	; 0xfb
    6d80:			; <UNDEFINED> instruction: 0xf7fb2200
    6d84:	svclt	0x0000bb39
    6d88:			; <UNDEFINED> instruction: 0xf7fbb109
    6d8c:			; <UNDEFINED> instruction: 0xf7fbbbf5
    6d90:	svclt	0x0000bec1
    6d94:	ldrblt	r4, [r8, #659]!	; 0x293
    6d98:	stmiblt	r3!, {r1, r3, r4, fp, ip, lr, pc}
    6d9c:			; <UNDEFINED> instruction: 0x46064614
    6da0:			; <UNDEFINED> instruction: 0xf7fb460d
    6da4:	vstrne	d30, [r3, #432]	; 0x1b0
    6da8:	andeq	pc, lr, #0, 2
    6dac:	ldrmi	fp, [r3], -r8, asr #30
    6db0:	svceq	0x00e3ebb4
    6db4:	strbeq	lr, [r3, pc, asr #20]!
    6db8:	strtmi	sp, [r9], -sl, lsl #6
    6dbc:			; <UNDEFINED> instruction: 0xf7fb4630
    6dc0:	ldrtmi	lr, [r8], -r4, lsl #28
    6dc4:			; <UNDEFINED> instruction: 0x461abdf8
    6dc8:	ldrhtmi	lr, [r8], #141	; 0x8d
    6dcc:	blt	fc4dc0 <BN_free@plt+0xfc22ac>
    6dd0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    6dd4:	svclt	0x0000e7f5
    6dd8:			; <UNDEFINED> instruction: 0xf7fbb508
    6ddc:	stmdacc	r1, {r3, r7, r8, r9, fp, sp, lr, pc}
    6de0:			; <UNDEFINED> instruction: 0xf04fbf18
    6de4:	stclt	0, cr3, [r8, #-1020]	; 0xfffffc04
    6de8:	ldrlt	r4, [r0, #-1555]	; 0xfffff9ed
    6dec:	strtmi	r4, [r2], -ip, lsl #12
    6df0:	ldrmi	r4, [r8], -r1, lsl #12
    6df4:	stc	7, cr15, [lr], {251}	; 0xfb
    6df8:			; <UNDEFINED> instruction: 0xf080fab0
    6dfc:	submi	r0, r0, #64, 18	; 0x100000
    6e00:	svclt	0x0000bd10
    6e04:	strdlt	fp, [r3], r0
    6e08:	strmi	r4, [pc], -r6, lsl #12
    6e0c:			; <UNDEFINED> instruction: 0xf7fb4614
    6e10:	orrlt	lr, r8, r0, asr #25
    6e14:	strmi	r4, [r5], -r1, lsr #12
    6e18:			; <UNDEFINED> instruction: 0x4632463b
    6e1c:	andcs	r9, r0, r0
    6e20:	stmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e24:	strtmi	r4, [r8], -r4, lsl #12
    6e28:	b	e44e1c <BN_free@plt+0xe42308>
    6e2c:			; <UNDEFINED> instruction: 0xf084fab4
    6e30:	submi	r0, r0, #64, 18	; 0x100000
    6e34:	ldcllt	0, cr11, [r0, #12]!
    6e38:	rscscc	pc, pc, pc, asr #32
    6e3c:	svclt	0x0000e7fa
    6e40:	mvnsmi	lr, sp, lsr #18
    6e44:	strmi	fp, [r6], -r2, lsl #1
    6e48:	ldrmi	r4, [r0], pc, lsl #12
    6e4c:			; <UNDEFINED> instruction: 0xf7fb461c
    6e50:	lsrlt	lr, r0, #25
    6e54:	strbmi	r4, [r3], -r5, lsl #12
    6e58:			; <UNDEFINED> instruction: 0x4631463a
    6e5c:	strtmi	r9, [r0], -r0
    6e60:	strls	r2, [r1], #-1024	; 0xfffffc00
    6e64:	b	ec4e58 <BN_free@plt+0xec2344>
    6e68:	strtmi	r4, [r8], -r4, lsl #12
    6e6c:	b	5c4e60 <BN_free@plt+0x5c234c>
    6e70:			; <UNDEFINED> instruction: 0xf084fab4
    6e74:	submi	r0, r0, #64, 18	; 0x100000
    6e78:	pop	{r1, ip, sp, pc}
    6e7c:			; <UNDEFINED> instruction: 0xf04f81f0
    6e80:	udf	#37647	; 0x930f
    6e84:			; <UNDEFINED> instruction: 0x4604b5f8
    6e88:	ldrmi	r4, [r6], -pc, lsl #12
    6e8c:	stc	7, cr15, [r0], {251}	; 0xfb
    6e90:			; <UNDEFINED> instruction: 0x4605b198
    6e94:	strtmi	r2, [r0], -r4, lsl #2
    6e98:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e9c:	strtmi	r4, [fp], -r1, lsr #12
    6ea0:			; <UNDEFINED> instruction: 0x4630463a
    6ea4:	b	1c4e98 <BN_free@plt+0x1c2384>
    6ea8:	strtmi	r4, [r8], -r4, lsl #12
    6eac:	ldmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6eb0:			; <UNDEFINED> instruction: 0xf084fab4
    6eb4:	submi	r0, r0, #64, 18	; 0x100000
    6eb8:			; <UNDEFINED> instruction: 0xf04fbdf8
    6ebc:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    6ec0:	ldrlt	r4, [r0, #-1555]	; 0xfffff9ed
    6ec4:	strtmi	r4, [r2], -ip, lsl #12
    6ec8:	ldrmi	r4, [r8], -r1, lsl #12
    6ecc:	bl	244ec0 <BN_free@plt+0x2423ac>
    6ed0:			; <UNDEFINED> instruction: 0xf080fab0
    6ed4:	submi	r0, r0, #64, 18	; 0x100000
    6ed8:	svclt	0x0000bd10
    6edc:	strdlt	fp, [r3], r0
    6ee0:	strmi	r4, [pc], -r4, lsl #12
    6ee4:			; <UNDEFINED> instruction: 0xf7fb4616
    6ee8:			; <UNDEFINED> instruction: 0xb1a8ec54
    6eec:	tstcs	r4, r5, lsl #12
    6ef0:			; <UNDEFINED> instruction: 0xf7fb4620
    6ef4:			; <UNDEFINED> instruction: 0x4622e992
    6ef8:	tstcs	r0, fp, lsr r6
    6efc:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    6f00:	ldmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f04:	strtmi	r4, [r8], -r4, lsl #12
    6f08:	stmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f0c:			; <UNDEFINED> instruction: 0xf084fab4
    6f10:	submi	r0, r0, #64, 18	; 0x100000
    6f14:	ldcllt	0, cr11, [r0, #12]!
    6f18:	rscscc	pc, pc, pc, asr #32
    6f1c:	svclt	0x0000e7fa
    6f20:	mvnsmi	lr, sp, lsr #18
    6f24:	strmi	fp, [r6], -r2, lsl #1
    6f28:	ldrmi	r4, [r0], pc, lsl #12
    6f2c:			; <UNDEFINED> instruction: 0xf7fb461c
    6f30:	orrslt	lr, r0, r0, lsr ip
    6f34:	strbmi	r4, [r3], -r5, lsl #12
    6f38:			; <UNDEFINED> instruction: 0x4631463a
    6f3c:	strtmi	r9, [r0], -r0
    6f40:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f44:	strtmi	r4, [r8], -r4, lsl #12
    6f48:	stmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f4c:			; <UNDEFINED> instruction: 0xf084fab4
    6f50:	submi	r0, r0, #64, 18	; 0x100000
    6f54:	pop	{r1, ip, sp, pc}
    6f58:			; <UNDEFINED> instruction: 0xf04f81f0
    6f5c:	udf	#37647	; 0x930f
    6f60:	strmi	fp, [fp], -r8, lsl #10
    6f64:			; <UNDEFINED> instruction: 0x461a4611
    6f68:	stcl	7, cr15, [r2], #-1004	; 0xfffffc14
    6f6c:	svclt	0x00183801
    6f70:	rscscc	pc, pc, pc, asr #32
    6f74:	svclt	0x0000bd08
    6f78:	blt	fefc4f6c <BN_free@plt+0xfefc2458>
    6f7c:	stmiblt	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f80:	bllt	ff3c4f74 <BN_free@plt+0xff3c2460>
    6f84:	ldmdblt	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f88:	mvnsmi	lr, #737280	; 0xb4000
    6f8c:	strmi	fp, [r7], -r3, lsl #1
    6f90:			; <UNDEFINED> instruction: 0xf7fb460e
    6f94:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    6f98:	pkhtbmi	sp, r1, r1, asr #32
    6f9c:	bl	fed44f90 <BN_free@plt+0xfed4247c>
    6fa0:			; <UNDEFINED> instruction: 0xf7fb4605
    6fa4:	blx	fec41e74 <BN_free@plt+0xfec3f360>
    6fa8:	strmi	pc, [r0], r0, lsl #7
    6fac:	vstrcs.16	s0, [r0, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
    6fb0:	sadd16mi	fp, ip, r4
    6fb4:	cmnlt	r4, r1, lsl #8
    6fb8:	streq	pc, [r1], #-111	; 0xffffff91
    6fbc:			; <UNDEFINED> instruction: 0xf7fb4640
    6fc0:			; <UNDEFINED> instruction: 0x4628eade
    6fc4:	b	ff6c4fb8 <BN_free@plt+0xff6c24a4>
    6fc8:			; <UNDEFINED> instruction: 0xf7fb4648
    6fcc:	strtmi	lr, [r0], -r8, ror #18
    6fd0:	pop	{r0, r1, ip, sp, pc}
    6fd4:			; <UNDEFINED> instruction: 0xf7fb83f0
    6fd8:			; <UNDEFINED> instruction: 0x4631eb7e
    6fdc:	strtmi	r4, [r8], -r2, lsl #12
    6fe0:	b	1fc4fd4 <BN_free@plt+0x1fc24c0>
    6fe4:	rscle	r2, r7, r0, lsl #16
    6fe8:	strtmi	r4, [r8], -r9, lsr #12
    6fec:	ldcl	7, cr15, [lr], #1004	; 0x3ec
    6ff0:	rscle	r2, r1, r0, lsl #16
    6ff4:			; <UNDEFINED> instruction: 0x46394633
    6ff8:	strbmi	r4, [r0], -sl, lsr #12
    6ffc:			; <UNDEFINED> instruction: 0xf8cd9401
    7000:			; <UNDEFINED> instruction: 0xf7fb9000
    7004:	stmdacs	r0, {r2, r3, r5, r6, r8, fp, sp, lr, pc}
    7008:	ldrdcs	sp, [r1, -r6]
    700c:			; <UNDEFINED> instruction: 0xf7fb4640
    7010:			; <UNDEFINED> instruction: 0x4604ea54
    7014:			; <UNDEFINED> instruction: 0xf7fb4640
    7018:			; <UNDEFINED> instruction: 0xf084e956
    701c:			; <UNDEFINED> instruction: 0xf06f0301
    7020:	blcc	4782c <BN_free@plt+0x44d18>
    7024:	andsmi	r4, ip, r4, asr r0
    7028:	andsmi	r1, r4, r4, ror #15
    702c:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    7030:	blcc	57178 <BN_free@plt+0x54664>
    7034:	b	111709c <BN_free@plt+0x1114588>
    7038:	mvnmi	r7, #224, 8	; 0xe0000000
    703c:			; <UNDEFINED> instruction: 0xf06fe7be
    7040:	strb	r0, [r4, r1, lsl #8]
    7044:	ldrlt	r3, [r0, #-2067]!	; 0xfffff7ed
    7048:	stmdacs	fp, {r0, r1, r7, ip, sp, pc}
    704c:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7050:	ldclpl	0, cr15, [sl, #-0]
    7054:	streq	r0, [r6], -sl, lsl #12
    7058:	cdpmi	7, 4, cr5, cr11, cr8, {2}
    705c:	strcs	r5, [r0], #-1105	; 0xfffffbaf
    7060:	andlt	r4, r3, r0, lsr #12
    7064:			; <UNDEFINED> instruction: 0xf44fbd30
    7068:	andscs	r7, ip, r3, lsr r5
    706c:	ldc2	7, cr15, [sl], {254}	; 0xfe
    7070:	stmdacs	r0, {r2, r9, sl, lr}
    7074:	strdvs	sp, [r5], #-4
    7078:	bl	fe2c506c <BN_free@plt+0xfe2c2558>
    707c:	strtmi	r4, [r8], -r3, lsl #12
    7080:			; <UNDEFINED> instruction: 0xf7fb60a3
    7084:	eorvs	lr, r0, r2, asr r9
    7088:	bl	fc507c <BN_free@plt+0xfc2568>
    708c:			; <UNDEFINED> instruction: 0xf7fb60e0
    7090:			; <UNDEFINED> instruction: 0x6120eb3c
    7094:	bl	e45088 <BN_free@plt+0xe42574>
    7098:			; <UNDEFINED> instruction: 0xf7fb6160
    709c:	stmdavs	r5!, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    70a0:			; <UNDEFINED> instruction: 0xb1bd61a0
    70a4:			; <UNDEFINED> instruction: 0xb1ab68a3
    70a8:	orrslt	r6, r9, r1, ror #17
    70ac:	orrlt	r6, sl, r2, lsr #18
    70b0:	bcs	21640 <BN_free@plt+0x1eb2c>
    70b4:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    70b8:	movwls	sp, #12
    70bc:	strtmi	r4, [r8], -r3, lsl #12
    70c0:	b	fe5c50b4 <BN_free@plt+0xfe5c25a0>
    70c4:	stmiavs	r2!, {r4, r5, r8, ip, sp, pc}
    70c8:	stmdavs	r0!, {r0, r5, r8, fp, sp, lr}
    70cc:	bl	1fc50c0 <BN_free@plt+0x1fc25ac>
    70d0:	bicle	r2, r5, r0, lsl #16
    70d4:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    70d8:	ldc2l	7, cr15, [r4, #-1016]!	; 0xfffffc08
    70dc:	andlt	r4, r3, r0, lsr #12
    70e0:	vmla.f32	d27, d0, d16
    70e4:	bfi	r1, r9, (invalid: 11:0)
    70e8:	ldrcc	pc, [sp, #576]	; 0x240
    70ec:	vaba.s8	d30, d16, d29
    70f0:			; <UNDEFINED> instruction: 0xe7ba359f
    70f4:	strcc	pc, [r3, #576]!	; 0x240
    70f8:	vaba.s8	d30, d16, d23
    70fc:	ldr	r3, [r4, r5, lsr #11]!
    7100:	strbcs	pc, [r9, #576]	; 0x240	; <UNPREDICTABLE>
    7104:	vaba.s8	d30, d16, d17
    7108:			; <UNDEFINED> instruction: 0xe7ae159f
    710c:	strbcs	pc, [fp, #576]	; 0x240	; <UNPREDICTABLE>
    7110:	svclt	0x0000e7ab
    7114:			; <UNDEFINED> instruction: 0xf7feb108
    7118:			; <UNDEFINED> instruction: 0x4770bd55
    711c:	stmdavs	r0, {r4, r8, ip, sp, pc}
    7120:	stmiblt	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7124:	svclt	0x00004770
    7128:	stmiavs	r0, {r3, r8, sl, ip, sp, pc}^
    712c:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7130:	movweq	pc, #57600	; 0xe100	; <UNPREDICTABLE>
    7134:	svclt	0x00483007
    7138:	sbcne	r4, r0, r8, lsl r6
    713c:	svclt	0x0000bd08
    7140:			; <UNDEFINED> instruction: 0xf7fb68c0
    7144:	svclt	0x0000b999
    7148:	stmdbvs	r0, {r3, r8, sl, ip, sp, pc}
    714c:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7150:	movweq	pc, #57600	; 0xe100	; <UNPREDICTABLE>
    7154:	svclt	0x00483007
    7158:	sbcne	r4, r0, r8, lsl r6
    715c:	svclt	0x0000bd08
    7160:	ldrbmi	r6, [r0, -r0, asr #17]!
    7164:	ldrbmi	r6, [r0, -r0, lsl #18]!
    7168:			; <UNDEFINED> instruction: 0xf7fbb109
    716c:			; <UNDEFINED> instruction: 0xf7fbba21
    7170:	svclt	0x0000bbf7
    7174:	addlt	fp, r2, r0, lsl r5
    7178:	movwcs	r6, #2180	; 0x884
    717c:	strls	r6, [r0], #-2048	; 0xfffff800
    7180:	b	445174 <BN_free@plt+0x442660>
    7184:	svclt	0x00183801
    7188:	rscscc	pc, pc, pc, asr #32
    718c:	ldclt	0, cr11, [r0, #-8]
    7190:	ldrbmi	lr, [r0, sp, lsr #18]!
    7194:	addlt	r4, r2, r7, lsl #12
    7198:	strmi	r6, [r9], r0, asr #17
    719c:			; <UNDEFINED> instruction: 0x461d4690
    71a0:	stmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71a4:	andcc	r4, lr, r4, lsl #12
    71a8:	svclt	0x00483407
    71ac:			; <UNDEFINED> instruction: 0xf7fb4604
    71b0:	strmi	lr, [r2], ip, lsr #21
    71b4:	b	fea451a8 <BN_free@plt+0xfea42694>
    71b8:	svceq	0x0000f1ba
    71bc:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    71c0:	eorle	r4, r6, r6, lsl #12
    71c4:	ldrdgt	pc, [r8], -r7
    71c8:	ldmdavs	r8!, {r0, r3, r6, r9, sl, lr}
    71cc:			; <UNDEFINED> instruction: 0x46524633
    71d0:	andgt	pc, r0, sp, asr #17
    71d4:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71d8:	ldrdne	fp, [r4], #24	; <UNPREDICTABLE>
    71dc:	svceq	0x0000f1b8
    71e0:	strbmi	sp, [r1], -r5
    71e4:	strtmi	r4, [r2], -r3, lsr #12
    71e8:			; <UNDEFINED> instruction: 0xf7ff4650
    71ec:	teqlt	r5, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    71f0:	strtmi	r4, [r3], -r9, lsr #12
    71f4:	ldrtmi	r4, [r0], -r2, lsr #12
    71f8:	stc2l	7, cr15, [ip, #1020]	; 0x3fc
    71fc:	ldrbmi	r2, [r0], -r0, lsl #10
    7200:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7204:			; <UNDEFINED> instruction: 0xf7fb4630
    7208:			; <UNDEFINED> instruction: 0x4628e9ba
    720c:	pop	{r1, ip, sp, pc}
    7210:			; <UNDEFINED> instruction: 0xf04f87f0
    7214:	udf	#9055	; 0x235f
    7218:			; <UNDEFINED> instruction: 0x4604b5f0
    721c:	stmiavs	r0, {r0, r2, r7, ip, sp, pc}^
    7220:			; <UNDEFINED> instruction: 0xf7fb460d
    7224:	vstrne.16	s29, [r3, #88]	; 0x58	; <UNPREDICTABLE>
    7228:	andeq	pc, lr, #0, 2
    722c:	svclt	0x00484628
    7230:	andcs	r4, r0, #19922944	; 0x1300000
    7234:	ldrdls	r1, [r3, -r9]
    7238:	stmia	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    723c:	andcs	r9, r0, #49152	; 0xc000
    7240:	stmdane	r8!, {r0, r1, r2, r9, sl, lr}^
    7244:	ldm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7248:	stmdavs	r0!, {r1, r2, r9, sl, lr}
    724c:	ldm	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7250:			; <UNDEFINED> instruction: 0xf386fab6
    7254:	svccs	0x0000095b
    7258:	movwcs	fp, #7944	; 0x1f08
    725c:	svclt	0x00082800
    7260:	strmi	r2, [r5], -r1, lsl #6
    7264:			; <UNDEFINED> instruction: 0xf8d4b9cb
    7268:	ldrtmi	ip, [r3], -r8
    726c:	ldrtmi	r6, [sl], -r0, lsr #16
    7270:			; <UNDEFINED> instruction: 0xf8cd4629
    7274:			; <UNDEFINED> instruction: 0xf7fbc000
    7278:			; <UNDEFINED> instruction: 0x4603e9f0
    727c:	ldrtmi	fp, [r8], -r0, asr #2
    7280:	ldmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7284:			; <UNDEFINED> instruction: 0xf7fb4630
    7288:			; <UNDEFINED> instruction: 0x4628e97a
    728c:	ldcllt	0, cr11, [r0, #20]!
    7290:	ldrmi	r4, [sp], -r8, lsr #12
    7294:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7298:			; <UNDEFINED> instruction: 0x4638e7f1
    729c:	stmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72a0:			; <UNDEFINED> instruction: 0xf7fb4630
    72a4:	strtmi	lr, [r8], -ip, ror #18
    72a8:	stmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72ac:	strtmi	r2, [r8], -r0, lsl #10
    72b0:	ldcllt	0, cr11, [r0, #20]!
    72b4:	addlt	fp, r2, r0, ror r5
    72b8:	strmi	r6, [lr], -r4, lsl #17
    72bc:			; <UNDEFINED> instruction: 0x46194615
    72c0:	ldrtmi	r6, [r2], -r0, lsl #16
    72c4:	strls	r4, [r0], #-1579	; 0xfffff9d5
    72c8:	bl	ff8452bc <BN_free@plt+0xff8427a8>
    72cc:			; <UNDEFINED> instruction: 0xf080fab0
    72d0:	submi	r0, r0, #64, 18	; 0x100000
    72d4:	ldcllt	0, cr11, [r0, #-8]!
    72d8:	addlt	fp, r3, r0, lsr r5
    72dc:	strmi	r6, [sp], -r4, lsl #17
    72e0:	ldrmi	r6, [r9], -r0, lsl #16
    72e4:	ldrmi	r4, [r5], -fp, lsr #12
    72e8:	stmib	sp, {r9, sp}^
    72ec:			; <UNDEFINED> instruction: 0xf7fb5400
    72f0:	blx	fec41ce0 <BN_free@plt+0xfec3f1cc>
    72f4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    72f8:	andlt	r4, r3, r0, asr #4
    72fc:	svclt	0x0000bd30
    7300:	strlt	r6, [r8, #-2178]	; 0xfffff77e
    7304:			; <UNDEFINED> instruction: 0xf7fb6800
    7308:	blx	fec41628 <BN_free@plt+0xfec3eb14>
    730c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    7310:	sfmlt	f4, 4, [r8, #-256]	; 0xffffff00
    7314:	addlt	fp, r2, r0, ror r5
    7318:	strmi	r6, [r4], -r6, lsl #17
    731c:	strmi	r6, [sp], -r0, lsl #16
    7320:			; <UNDEFINED> instruction: 0xf7fb9600
    7324:	ldrhlt	lr, [r0, #-130]	; 0xffffff7e
    7328:	strtmi	r6, [r9], -r2, lsr #17
    732c:			; <UNDEFINED> instruction: 0xf7fb6820
    7330:	blx	fec42158 <BN_free@plt+0xfec3f644>
    7334:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    7338:	andlt	r4, r2, r0, asr #4
    733c:			; <UNDEFINED> instruction: 0xf04fbd70
    7340:	udf	#41743	; 0xa30f
    7344:	mvnsmi	lr, sp, lsr #18
    7348:	strmi	fp, [r8], r2, lsl #1
    734c:			; <UNDEFINED> instruction: 0xf7fb4607
    7350:			; <UNDEFINED> instruction: 0x4605e9dc
    7354:	ldmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7358:	strmi	r1, [r6], -r3, lsl #28
    735c:	movwcs	fp, #7960	; 0x1f18
    7360:	svclt	0x00142d00
    7364:	strcs	r4, [r0], #-1564	; 0xfffff9e4
    7368:	ldmvs	fp!, {r2, r4, r6, r8, r9, ip, sp, pc}
    736c:	ldmvs	sl!, {r0, r6, r9, sl, lr}^
    7370:			; <UNDEFINED> instruction: 0xf7fb4628
    7374:	tstlt	r0, #2392064	; 0x248000
    7378:			; <UNDEFINED> instruction: 0x464268bc
    737c:			; <UNDEFINED> instruction: 0x462968fb
    7380:	strls	r4, [r0], #-1576	; 0xfffff9d8
    7384:	svc	0x0070f7fa
    7388:	ldmvs	ip!, {r3, r6, r7, r8, ip, sp, pc}
    738c:	ldmvs	fp!, {r1, r6, r9, sl, lr}^
    7390:	ldmdbvs	r9!, {r4, r5, r9, sl, lr}^
    7394:			; <UNDEFINED> instruction: 0xf7fa9400
    7398:	orrlt	lr, r0, r8, ror #30
    739c:			; <UNDEFINED> instruction: 0x462a68fb
    73a0:			; <UNDEFINED> instruction: 0x46304631
    73a4:	b	fee45398 <BN_free@plt+0xfee42884>
    73a8:	ldmvs	fp!, {r3, r6, r8, ip, sp, pc}^
    73ac:	ldmibvs	sl!, {r0, r4, r5, r9, sl, lr}
    73b0:			; <UNDEFINED> instruction: 0xf7fb4630
    73b4:			; <UNDEFINED> instruction: 0xb110eab2
    73b8:			; <UNDEFINED> instruction: 0x26004634
    73bc:	strmi	lr, [r4], -r0
    73c0:			; <UNDEFINED> instruction: 0xf7fb4628
    73c4:			; <UNDEFINED> instruction: 0x4630e8dc
    73c8:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73cc:	andlt	r4, r2, r0, lsr #12
    73d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    73d4:			; <UNDEFINED> instruction: 0xf7fa6800
    73d8:	svclt	0x0000bf9f
    73dc:	strlt	r6, [r8, #-2178]	; 0xfffff77e
    73e0:			; <UNDEFINED> instruction: 0xf7fb6800
    73e4:			; <UNDEFINED> instruction: 0xf1a0eb2e
    73e8:	blx	fec073f4 <BN_free@plt+0xfec048e0>
    73ec:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    73f0:	svclt	0x0000bd08
    73f4:	stmdavs	r0, {r0, r1, r7, fp, sp, lr}
    73f8:	stmdblt	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    73fc:	push	{r0, r1, fp, sp, lr}
    7400:			; <UNDEFINED> instruction: 0x46054ff0
    7404:	ldmvs	r8, {r0, r2, r7, ip, sp, pc}^
    7408:			; <UNDEFINED> instruction: 0xf7fb4688
    740c:			; <UNDEFINED> instruction: 0x4604e838
    7410:			; <UNDEFINED> instruction: 0xf7fa6868
    7414:	stmdacs	r0, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    7418:	strmi	sp, [r7], -r0, rrx
    741c:	svc	0x00ccf7fa
    7420:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7424:			; <UNDEFINED> instruction: 0xf104d05a
    7428:	strcc	r0, [r7], #-1550	; 0xfffff9f2
    742c:	svclt	0x004846c3
    7430:			; <UNDEFINED> instruction: 0xf7fb4634
    7434:	rscne	lr, r6, sl, ror #18
    7438:	ldrtmi	r4, [r0], -r1, lsl #13
    743c:	svceq	0x0000f1b8
    7440:			; <UNDEFINED> instruction: 0xf7fdd143
    7444:	blx	fec46e50 <BN_free@plt+0xfec4433c>
    7448:	strmi	pc, [r4], -r0, lsl #7
    744c:			; <UNDEFINED> instruction: 0xf1b9095b
    7450:	svclt	0x00080f00
    7454:	movwls	r2, #13057	; 0x3301
    7458:	strtmi	fp, [r0], -r3, lsl #3
    745c:			; <UNDEFINED> instruction: 0xf7fd2400
    7460:	strbmi	pc, [r8], -fp, asr #29	; <UNPREDICTABLE>
    7464:	stm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7468:			; <UNDEFINED> instruction: 0xf7fb4658
    746c:	ldrtmi	lr, [r8], -r8, lsl #17
    7470:	mrc	7, 5, APSR_nzcv, cr14, cr10, {7}
    7474:	andlt	r4, r5, r0, lsr #12
    7478:	svchi	0x00f0e8bd
    747c:	ldrbmi	r6, [r1], -sp, lsr #16
    7480:			; <UNDEFINED> instruction: 0x464a465b
    7484:	stmiavs	sp!, {r3, r5, fp, sp, lr}
    7488:			; <UNDEFINED> instruction: 0xf7fb9500
    748c:	stmdacs	r1, {r2, r3, r7, fp, sp, lr, pc}
    7490:	ldrtmi	sp, [r1], -r9, lsr #2
    7494:			; <UNDEFINED> instruction: 0xf7fd4620
    7498:			; <UNDEFINED> instruction: 0x4633fed1
    749c:			; <UNDEFINED> instruction: 0x46014632
    74a0:			; <UNDEFINED> instruction: 0xf7ff4648
    74a4:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    74a8:			; <UNDEFINED> instruction: 0xf1b8dbd7
    74ac:	sbcsle	r0, r8, r0, lsl #30
    74b0:			; <UNDEFINED> instruction: 0x46204631
    74b4:	mcr2	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    74b8:			; <UNDEFINED> instruction: 0x46324633
    74bc:	ldrbmi	r4, [r8], -r1, lsl #12
    74c0:	stc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    74c4:	ble	ff3114cc <BN_free@plt+0xff30e9b8>
    74c8:			; <UNDEFINED> instruction: 0xf7fbe7c7
    74cc:	pkhbtmi	lr, r3, lr, lsl #18
    74d0:			; <UNDEFINED> instruction: 0xf1bb0070
    74d4:			; <UNDEFINED> instruction: 0xd1b40f00
    74d8:	sbfx	r4, ip, #12, #31
    74dc:	strtmi	r2, [r0], -r0, lsl #8
    74e0:	pop	{r0, r2, ip, sp, pc}
    74e4:			; <UNDEFINED> instruction: 0xf7fa8ff0
    74e8:	stmdbls	r3, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    74ec:	stmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    74f0:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    74f4:	andcs	r4, r5, r2, lsl #12
    74f8:	stc2l	7, cr15, [r2, #1008]!	; 0x3f0
    74fc:	svclt	0x0000e7ad
    7500:			; <UNDEFINED> instruction: 0x000012b2
    7504:	svcmi	0x00f0e92d
    7508:	ldmmi	lr, {r0, r2, r9, sl, lr}
    750c:	bmi	fe798f54 <BN_free@plt+0xfe796440>
    7510:	ldrbtmi	fp, [r8], #-135	; 0xffffff79
    7514:	ldmdavs	r2, {r1, r7, fp, ip, lr}
    7518:			; <UNDEFINED> instruction: 0xf04f9205
    751c:	stmdbcs	r0, {r9}
    7520:	ldmdaeq	r9, {r0, r1, r2, r4, r5, ip, lr, pc}^
    7524:	strbmi	r2, [r0], -r0, lsl #4
    7528:			; <UNDEFINED> instruction: 0xf7fa9103
    752c:	stmdavs	fp!, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    7530:	ldmdavs	r8, {r0, r1, r2, r9, sl, lr}
    7534:	svc	0x0082f7fa
    7538:	blx	fec2d94c <BN_free@plt+0xfec2ae38>
    753c:	strmi	pc, [r6], -r0, lsl #5
    7540:	svccs	0x00000952
    7544:	andcs	fp, r1, #8, 30
    7548:			; <UNDEFINED> instruction: 0xf0402a00
    754c:	bl	22789c <BN_free@plt+0x224d88>
    7550:			; <UNDEFINED> instruction: 0xf7fa0001
    7554:	pkhtbmi	lr, r0, r4, asr #30
    7558:			; <UNDEFINED> instruction: 0xf0002800
    755c:	stmdavs	ip!, {r2, r3, r5, r6, r7, pc}
    7560:	ldrtmi	r4, [sl], -r3, lsl #12
    7564:	stmdavs	r0!, {r0, r4, r5, r9, sl, lr}
    7568:	strls	r6, [r0], #-2212	; 0xfffff75c
    756c:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7570:	bllt	fe618d88 <BN_free@plt+0xfe616274>
    7574:	mrc	7, 2, APSR_nzcv, cr14, cr10, {7}
    7578:			; <UNDEFINED> instruction: 0xf7fb4621
    757c:	stmibmi	r3, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    7580:	strtmi	r4, [r1], r5, lsr #12
    7584:	sxtabmi	r4, r2, r9, ror #8
    7588:	andcs	r4, r5, r2, lsl #12
    758c:	ldc2	7, cr15, [r8, #1008]	; 0x3f0
    7590:	strmi	lr, [ip], -sl, lsl #1
    7594:	ldrmi	r4, [r9], -r0, asr #12
    7598:			; <UNDEFINED> instruction: 0xf7fa4622
    759c:	stmdavs	fp!, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
    75a0:	ldmdavs	r8, {r0, r1, r2, r9, sl, lr}
    75a4:	svc	0x004af7fa
    75a8:			; <UNDEFINED> instruction: 0xf387fab7
    75ac:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    75b0:			; <UNDEFINED> instruction: 0x4698bf14
    75b4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    75b8:			; <UNDEFINED> instruction: 0xf1b84606
    75bc:			; <UNDEFINED> instruction: 0xf0400f00
    75c0:	stmdavs	ip!, {r1, r2, r3, r4, r7, pc}
    75c4:	strbmi	r4, [r3], -r1, lsl #12
    75c8:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    75cc:	strls	r6, [r0], #-2212	; 0xfffff75c
    75d0:	svc	0x005af7fa
    75d4:	stmdacs	r0, {r2, r9, sl, lr}
    75d8:	adcshi	pc, r5, r0
    75dc:	ldrtmi	r6, [r1], -fp, lsr #16
    75e0:	ldmdavs	r8, {r1, r3, r4, r7, fp, sp, lr}
    75e4:	b	b455d8 <BN_free@plt+0xb42ac4>
    75e8:			; <UNDEFINED> instruction: 0xf0002800
    75ec:	stmdavs	fp!, {r1, r3, r4, r7, pc}
    75f0:			; <UNDEFINED> instruction: 0xf7fb6858
    75f4:	strmi	lr, [r4], -r6, asr #16
    75f8:	suble	r2, r7, r0, lsl #16
    75fc:			; <UNDEFINED> instruction: 0xf7fa4631
    7600:	stmdacs	r1, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
    7604:			; <UNDEFINED> instruction: 0xf7fad142
    7608:	strmi	lr, [r1], lr, lsr #29
    760c:			; <UNDEFINED> instruction: 0xf0002800
    7610:			; <UNDEFINED> instruction: 0x46218097
    7614:	svc	0x00a4f7fa
    7618:	cmnle	r7, r1, lsl #16
    761c:	tstcs	r0, r8, ror #16
    7620:	mcr	7, 4, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    7624:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7628:			; <UNDEFINED> instruction: 0xf7fbd06e
    762c:	stmdacs	r1, {r4, r5, r6, r8, fp, sp, lr, pc}
    7630:	strbmi	sp, [r9], -sl, ror #2
    7634:			; <UNDEFINED> instruction: 0xf7fa4650
    7638:	stmdacs	r1, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    763c:			; <UNDEFINED> instruction: 0xf10dd164
    7640:	tstcs	r0, r0, lsl fp
    7644:			; <UNDEFINED> instruction: 0x465a4650
    7648:	svc	0x00c6f7fa
    764c:	cmple	fp, r1, lsl #16
    7650:			; <UNDEFINED> instruction: 0xf7fd9804
    7654:			; <UNDEFINED> instruction: 0x4605fd79
    7658:	tstcs	r0, r0, lsr r3
    765c:	stc2l	7, cr15, [lr, #1012]!	; 0x3f4
    7660:			; <UNDEFINED> instruction: 0x4601465a
    7664:			; <UNDEFINED> instruction: 0xf7fa4650
    7668:	stmdacs	r1, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    766c:	stmdavs	sl!, {r0, r1, r3, r4, r5, r6, r8, ip, lr, pc}
    7670:	addmi	r9, sl, #4, 18	; 0x10000
    7674:	strmi	sp, [fp], -r6
    7678:	andcs	r4, r2, r5, asr #18
    767c:			; <UNDEFINED> instruction: 0xf7fc4479
    7680:	stmdbls	r4, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    7684:			; <UNDEFINED> instruction: 0xf7fd4628
    7688:			; <UNDEFINED> instruction: 0xe011fdd9
    768c:	ldcl	7, cr15, [r2, #1000]	; 0x3e8
    7690:			; <UNDEFINED> instruction: 0xf7fb2100
    7694:	ldmdbmi	pc!, {r1, r3, r4, r6, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7698:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    769c:	strtmi	r4, [sl], r9, lsr #13
    76a0:	andcs	r4, r5, r2, lsl #12
    76a4:	stc2	7, cr15, [ip, #-1008]	; 0xfffffc10
    76a8:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    76ac:	stc2	7, cr15, [r4, #1012]!	; 0x3f4
    76b0:			; <UNDEFINED> instruction: 0xf7fb4638
    76b4:			; <UNDEFINED> instruction: 0x4640ea32
    76b8:	b	bc56ac <BN_free@plt+0xbc2b98>
    76bc:			; <UNDEFINED> instruction: 0xf7fa4620
    76c0:			; <UNDEFINED> instruction: 0x4630ed98
    76c4:	stmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76c8:			; <UNDEFINED> instruction: 0xf7fb4650
    76cc:			; <UNDEFINED> instruction: 0x4648e838
    76d0:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76d4:	blmi	b19f9c <BN_free@plt+0xb17488>
    76d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    76dc:	blls	16174c <BN_free@plt+0x15ec38>
    76e0:	qdaddle	r4, sl, ip
    76e4:	andlt	r4, r7, r8, lsr #12
    76e8:	svchi	0x00f0e8bd
    76ec:	strtmi	r2, [sl], r0, lsl #10
    76f0:	strcs	lr, [r0], #-2010	; 0xfffff826
    76f4:	strtmi	r4, [r1], r5, lsr #12
    76f8:	strtmi	r4, [r0], r2, lsr #13
    76fc:			; <UNDEFINED> instruction: 0x4625e7d4
    7700:	strtmi	r4, [r2], r1, lsr #13
    7704:	strb	r4, [pc, r0, lsr #13]
    7708:	ldc	7, cr15, [r4, #1000]	; 0x3e8
    770c:			; <UNDEFINED> instruction: 0xf7fb2100
    7710:	stmdbmi	r2!, {r2, r3, r4, fp, sp, lr, pc}
    7714:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    7718:	andcs	r4, r5, r2, lsl #12
    771c:	ldc2l	7, cr15, [r0], {252}	; 0xfc
    7720:	ldmdbmi	pc, {r1, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7724:	andcs	r4, r5, r4, lsl #12
    7728:	ldrbtmi	r4, [r9], #-1573	; 0xfffff9db
    772c:	strtmi	r4, [r2], r1, lsr #13
    7730:	stc2l	7, cr15, [r6], {252}	; 0xfc
    7734:			; <UNDEFINED> instruction: 0x4604e7b8
    7738:	strmi	r4, [r1], r5, lsl #12
    773c:	ldr	r4, [r3, r2, lsl #13]!
    7740:	strmi	r4, [r2], r5, lsl #12
    7744:			; <UNDEFINED> instruction: 0xf7fae7b0
    7748:			; <UNDEFINED> instruction: 0x4621ed76
    774c:	svc	0x00fcf7fa
    7750:			; <UNDEFINED> instruction: 0x46254914
    7754:	ldrbtmi	r4, [r9], #-1697	; 0xfffff95f
    7758:	strtmi	r4, [r0], r2, lsr #13
    775c:	andcs	r4, r5, r2, lsl #12
    7760:	stc2	7, cr15, [lr], #1008	; 0x3f0
    7764:			; <UNDEFINED> instruction: 0xf7fae7a0
    7768:	tstcs	r0, r6, ror #26
    776c:	svc	0x00ecf7fa
    7770:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    7774:	andcs	r4, r5, r2, lsl #12
    7778:	stc2	7, cr15, [r2], #1008	; 0x3f0
    777c:			; <UNDEFINED> instruction: 0xf7fbe794
    7780:	svclt	0x0000e878
    7784:	andeq	r1, r1, lr, lsr #15
    7788:	andeq	r0, r0, r8, lsr #6
    778c:	andeq	r1, r0, r8, asr r2
    7790:	andeq	r1, r0, r0, lsl #5
    7794:	andeq	r1, r0, r6, ror #3
    7798:	andeq	r1, r1, r8, ror #11
    779c:	muleq	r0, r6, r1
    77a0:	andeq	r1, r0, r6, lsr #2
    77a4:	strheq	r1, [r0], -lr
    77a8:	andeq	r1, r0, r2, ror #2
    77ac:	ldrlt	fp, [r0, #-360]	; 0xfffffe98
    77b0:	stmdavs	r0, {r2, r9, sl, lr}
    77b4:			; <UNDEFINED> instruction: 0xf7feb108
    77b8:	stmdavs	r0!, {r0, r2, r9, fp, ip, sp, lr, pc}^
    77bc:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    77c0:	pop	{r5, r9, sl, lr}
    77c4:			; <UNDEFINED> instruction: 0xf7fa4010
    77c8:			; <UNDEFINED> instruction: 0x4770be9f
    77cc:			; <UNDEFINED> instruction: 0x4605b5f8
    77d0:			; <UNDEFINED> instruction: 0xf7fe2008
    77d4:	strmi	pc, [r4], -r7, ror #16
    77d8:	suble	r2, r8, r0, lsl #16
    77dc:			; <UNDEFINED> instruction: 0xf7ff4628
    77e0:	eorvs	pc, r0, r1, lsr ip	; <UNPREDICTABLE>
    77e4:	suble	r2, r2, r0, lsl #16
    77e8:			; <UNDEFINED> instruction: 0xf7fa6840
    77ec:	strmi	lr, [r5], -sl, asr #30
    77f0:	suble	r2, ip, r0, lsl #16
    77f4:			; <UNDEFINED> instruction: 0xf7fb2101
    77f8:			; <UNDEFINED> instruction: 0xf7fae930
    77fc:			; <UNDEFINED> instruction: 0x4606edb4
    7800:	strtmi	fp, [r9], -r0, lsl #6
    7804:	mcr	7, 5, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    7808:	tstle	fp, r1, lsl #16
    780c:	ldrtmi	r2, [r0], -r0, lsl #2
    7810:	ldc	7, cr15, [r0, #1000]	; 0x3e8
    7814:	bicslt	r4, r8, r7, lsl #12
    7818:	mrc	7, 4, APSR_nzcv, cr12, cr10, {7}
    781c:			; <UNDEFINED> instruction: 0xd12a2801
    7820:	ldrtmi	r1, [r8], -r1, lsr #26
    7824:	svc	0x00e4f7fa
    7828:	andsle	r2, r5, r1, lsl #16
    782c:	stc	7, cr15, [r2, #-1000]	; 0xfffffc18
    7830:			; <UNDEFINED> instruction: 0xf7fa2100
    7834:	ldmdbmi	sl, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    7838:			; <UNDEFINED> instruction: 0x46024479
    783c:			; <UNDEFINED> instruction: 0xf7fc2005
    7840:	and	pc, r5, pc, lsr ip	; <UNPREDICTABLE>
    7844:	andcs	r4, r5, r7, lsl r9
    7848:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    784c:	ldc2	7, cr15, [r8], #-1008	; 0xfffffc10
    7850:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    7854:			; <UNDEFINED> instruction: 0xffaaf7ff
    7858:			; <UNDEFINED> instruction: 0xf7fa4628
    785c:	ldrtmi	lr, [r0], -sl, asr #25
    7860:	ldm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7864:			; <UNDEFINED> instruction: 0xf7fa4638
    7868:	strtmi	lr, [r0], -sl, ror #30
    786c:			; <UNDEFINED> instruction: 0x2700bdf8
    7870:			; <UNDEFINED> instruction: 0x463e463d
    7874:			; <UNDEFINED> instruction: 0xf7fae7ec
    7878:	ldrdcs	lr, [r0, -lr]
    787c:	svc	0x0064f7fa
    7880:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
    7884:	andcs	r4, r5, r2, lsl #12
    7888:	ldc2	7, cr15, [sl], {252}	; 0xfc
    788c:	stmdbmi	r7, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7890:	strtmi	r2, [pc], -r5
    7894:	ldrbtmi	r4, [r9], #-1582	; 0xfffff9d2
    7898:	ldc2	7, cr15, [r2], {252}	; 0xfc
    789c:	svclt	0x0000e7d8
    78a0:	andeq	r1, r0, r8, lsl #3
    78a4:	andeq	r1, r0, sl, lsl r1
    78a8:	andeq	r1, r0, r2, lsl r1
    78ac:	muleq	r0, lr, r0
    78b0:	svcmi	0x00f0e92d
    78b4:			; <UNDEFINED> instruction: 0x46064614
    78b8:	bmi	ed9100 <BN_free@plt+0xed65ec>
    78bc:	blmi	ed9324 <BN_free@plt+0xed6810>
    78c0:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
    78c4:	ldcls	6, cr4, [ip, #-60]	; 0xffffffc4
    78c8:	andcs	r5, r0, #13828096	; 0xd30000
    78cc:	movwls	r6, #63515	; 0xf81b
    78d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    78d4:	andcs	pc, pc, sp, lsl #17
    78d8:	mcr	7, 5, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    78dc:	tstcs	r1, sl, lsl fp
    78e0:	andshi	pc, r4, sp, asr #17
    78e4:	movwls	r9, #33796	; 0x8404
    78e8:	movweq	pc, #61709	; 0xf10d	; <UNPREDICTABLE>
    78ec:	ldrdhi	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    78f0:	tstls	r9, r6, lsl #6
    78f4:	andls	r3, r7, r1
    78f8:	eorsle	r2, r8, r0, lsl #26
    78fc:			; <UNDEFINED> instruction: 0xf04f2d13
    7900:	svclt	0x009f0200
    7904:	beq	443d40 <BN_free@plt+0x44122c>
    7908:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    790c:	ldrmi	r4, [r4], -fp, lsr #13
    7910:			; <UNDEFINED> instruction: 0xf10dd934
    7914:			; <UNDEFINED> instruction: 0xf10d0a10
    7918:			; <UNDEFINED> instruction: 0x4614091c
    791c:	ldrcc	lr, [r4], #-13
    7920:	mulcs	pc, sp, r8	; <UNPREDICTABLE>
    7924:			; <UNDEFINED> instruction: 0xf10242a5
    7928:			; <UNDEFINED> instruction: 0xf88d0201
    792c:	ldmdble	lr, {r0, r1, r2, r3, sp}
    7930:	bleq	1427cc <BN_free@plt+0x13fcb8>
    7934:	svceq	0x0013f1bb
    7938:	bl	23ddc0 <BN_free@plt+0x23b2ac>
    793c:	ldrbmi	r0, [r3], -r4, lsl #4
    7940:	ldrtmi	r9, [r9], -r1, lsl #4
    7944:	ldrtmi	r2, [r0], -r3, lsl #4
    7948:	andls	pc, r0, sp, asr #17
    794c:			; <UNDEFINED> instruction: 0xf94ef7ff
    7950:	rscle	r2, r4, r0, lsl #16
    7954:	rscscc	pc, pc, pc, asr #32
    7958:	blmi	51a1b4 <BN_free@plt+0x5176a0>
    795c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7960:	blls	3e19d0 <BN_free@plt+0x3deebc>
    7964:	tstle	ip, sl, asr r0
    7968:	pop	{r0, r4, ip, sp, pc}
    796c:	stcge	15, cr8, [sl, #-960]	; 0xfffffc40
    7970:	tstcs	r4, r8, lsr #12
    7974:	blx	17c596c <BN_free@plt+0x17c2e58>
    7978:	strb	r2, [sp, r0]!
    797c:	ldrbmi	sl, [r3], -sl, lsl #26
    7980:			; <UNDEFINED> instruction: 0x46304639
    7984:			; <UNDEFINED> instruction: 0xf8cd2203
    7988:	strls	r9, [r1, #-0]
    798c:			; <UNDEFINED> instruction: 0xf92ef7ff
    7990:	bicsle	r2, pc, r0, lsl #16
    7994:	andeq	lr, r4, r8, lsl #22
    7998:			; <UNDEFINED> instruction: 0x4629465a
    799c:	mrc	7, 3, APSR_nzcv, cr6, cr10, {7}
    79a0:			; <UNDEFINED> instruction: 0xf7fae7e6
    79a4:	svclt	0x0000ef66
    79a8:	strdeq	r1, [r1], -lr
    79ac:	andeq	r0, r0, r8, lsr #6
    79b0:	andeq	r1, r1, r4, ror #6
    79b4:	svcmi	0x00f0e92d
    79b8:	pkhbtmi	r4, r0, r6, lsl #12
    79bc:	bmi	e19204 <BN_free@plt+0xe166f0>
    79c0:	blmi	e19244 <BN_free@plt+0xe16730>
    79c4:	ldrbtmi	fp, [sl], #-149	; 0xffffff6b
    79c8:	strmi	r2, [r9], r0, lsl #8
    79cc:	ldmpl	r3, {r5, r8, sl, fp, ip, pc}^
    79d0:	tstls	r3, #1769472	; 0x1b0000
    79d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    79d8:	andmi	pc, fp, sp, lsl #17
    79dc:	mcr	7, 1, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    79e0:			; <UNDEFINED> instruction: 0xf8adba6b
    79e4:	andcs	r3, r2, #52	; 0x34
    79e8:	smladls	r5, lr, fp, r9
    79ec:	cfmadd32ge	mvax0, mvfx9, mvfx14, mvfx4
    79f0:	blge	36c620 <BN_free@plt+0x369b0c>
    79f4:	andcs	r9, r1, #-1342177280	; 0xb0000000
    79f8:			; <UNDEFINED> instruction: 0xf10d9306
    79fc:	svcls	0x001f030b
    7a00:	strls	r9, [r3], -r8, lsl #8
    7a04:	andls	r9, ip, #469762048	; 0x1c000000
    7a08:	andls	r3, r9, r1
    7a0c:			; <UNDEFINED> instruction: 0xf10db3ad
    7a10:			; <UNDEFINED> instruction: 0xf10d0b0c
    7a14:	strtmi	r0, [r4], r0, lsr #20
    7a18:	bcs	4ffa80 <BN_free@plt+0x4fcf6c>
    7a1c:	vmlaeq.f64	d14, d4, d7
    7a20:	ldrtmi	sp, [r4], r7, lsr #18
    7a24:	movwls	r2, #33556	; 0x8314
    7a28:			; <UNDEFINED> instruction: 0x000fe8bc
    7a2c:	ldrcc	r5, [r4], #-312	; 0xfffffec8
    7a30:	ldrdeq	pc, [r0], -ip
    7a34:			; <UNDEFINED> instruction: 0xf8ce42a5
    7a38:			; <UNDEFINED> instruction: 0xf8ce1004
    7a3c:			; <UNDEFINED> instruction: 0xf8ce2008
    7a40:			; <UNDEFINED> instruction: 0xf8ce0010
    7a44:	ldmdble	r8, {r2, r3, ip, sp}
    7a48:	mulgt	fp, sp, r8
    7a4c:	ldrbmi	r2, [fp], -r5, lsl #4
    7a50:	strbmi	r4, [r0], -r9, asr #12
    7a54:			; <UNDEFINED> instruction: 0xf10c9601
    7a58:			; <UNDEFINED> instruction: 0xf8cd0c01
    7a5c:			; <UNDEFINED> instruction: 0xf88da000
    7a60:			; <UNDEFINED> instruction: 0xf7ffc00b
    7a64:	blne	ac5d78 <BN_free@plt+0xac3264>
    7a68:	sbcsle	r2, r6, r0, lsl #16
    7a6c:	rscscc	pc, pc, pc, asr #32
    7a70:	ldrbtmi	lr, [r0], -r8
    7a74:			; <UNDEFINED> instruction: 0xf7fa4631
    7a78:	ldrtmi	lr, [r0], -sl, lsl #28
    7a7c:			; <UNDEFINED> instruction: 0xf7fc2114
    7a80:	ldrdcs	pc, [r0], -r9
    7a84:	blmi	1da2ac <BN_free@plt+0x1d7798>
    7a88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a8c:	blls	4e1afc <BN_free@plt+0x4defe8>
    7a90:	qaddle	r4, sl, r2
    7a94:	pop	{r0, r2, r4, ip, sp, pc}
    7a98:			; <UNDEFINED> instruction: 0xf7fa8ff0
    7a9c:	svclt	0x0000eeea
    7aa0:	strdeq	r1, [r1], -sl
    7aa4:	andeq	r0, r0, r8, lsr #6
    7aa8:	andeq	r1, r1, r8, lsr r2
    7aac:	svcmi	0x00f0e92d
    7ab0:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    7ab4:	ldrmi	r8, [r4], -r2, lsl #22
    7ab8:			; <UNDEFINED> instruction: 0x461e4610
    7abc:			; <UNDEFINED> instruction: 0x460d4b5c
    7ac0:			; <UNDEFINED> instruction: 0xf10db0a9
    7ac4:	andls	r0, sl, #84, 20	; 0x54000
    7ac8:	ldrbtmi	r4, [sl], #-2650	; 0xfffff5a6
    7acc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ad0:			; <UNDEFINED> instruction: 0xf04f9327
    7ad4:	tstcs	r0, #0, 6
    7ad8:	eorge	pc, r4, sp, asr #17
    7adc:			; <UNDEFINED> instruction: 0xf7fa930c
    7ae0:	blls	d43168 <BN_free@plt+0xd40654>
    7ae4:	bge	74ec90 <BN_free@plt+0x74c17c>
    7ae8:	stmdaeq	r9, {r4, sl, ip, pc}^
    7aec:	bl	22c300 <BN_free@plt+0x2297ec>
    7af0:	ldrmi	r0, [r4], -r1, lsl #22
    7af4:	andscs	r9, r4, #939524096	; 0x38000000
    7af8:			; <UNDEFINED> instruction: 0x07eb9314
    7afc:	blge	2ac34c <BN_free@plt+0x2a9838>
    7b00:			; <UNDEFINED> instruction: 0xf8cdaa0d
    7b04:	andls	sl, r0, #4
    7b08:	andeq	pc, r2, #79	; 0x4f
    7b0c:			; <UNDEFINED> instruction: 0xf10bbf48
    7b10:	strls	r3, [pc], #-3071	; 7b18 <BN_free@plt+0x5004>
    7b14:	ldmib	sp, {r2, r8, ip, pc}^
    7b18:			; <UNDEFINED> instruction: 0x960b7435
    7b1c:	andls	r9, sp, r1, lsl r6
    7b20:			; <UNDEFINED> instruction: 0x46409013
    7b24:			; <UNDEFINED> instruction: 0xf816f7ff
    7b28:	stmdbls	r4, {r0, r1, r8, r9, fp, ip, pc}
    7b2c:			; <UNDEFINED> instruction: 0x4658aa13
    7b30:	movwls	r9, #4608	; 0x1200
    7b34:	blge	410344 <BN_free@plt+0x40d830>
    7b38:			; <UNDEFINED> instruction: 0xf858f7ff
    7b3c:			; <UNDEFINED> instruction: 0x2c009904
    7b40:	blge	67bc90 <BN_free@plt+0x67917c>
    7b44:	blge	8ac75c <BN_free@plt+0x8a9c48>
    7b48:	blge	26c764 <BN_free@plt+0x269c50>
    7b4c:			; <UNDEFINED> instruction: 0xf104443c
    7b50:	svccc	0x000139ff
    7b54:	bcc	44337c <BN_free@plt+0x440868>
    7b58:	blge	3113b0 <BN_free@plt+0x30e89c>
    7b5c:	movwls	r2, #29968	; 0x7510
    7b60:	mrccs	0, 0, lr, cr4, cr2, {0}
    7b64:			; <UNDEFINED> instruction: 0xf105462c
    7b68:	eorle	r0, r8, r1, lsl #10
    7b6c:			; <UNDEFINED> instruction: 0x36014632
    7b70:	ldrmi	sl, [sl], #-2856	; 0xfffff4d8
    7b74:			; <UNDEFINED> instruction: 0xf812441c
    7b78:			; <UNDEFINED> instruction: 0xf8142c18
    7b7c:	subsmi	r3, r3, ip, lsr ip
    7b80:	svccc	0x0001f807
    7b84:	eorsle	r4, r3, pc, asr #10
    7b88:	mvnle	r2, r0, lsl sp
    7b8c:	strbmi	r9, [r0], -r4, lsl #22
    7b90:	strcs	r9, [r0], #-2567	; 0xfffff5f9
    7b94:	movwls	r9, #4358	; 0x1106
    7b98:	andcs	r9, r3, #0, 4
    7b9c:	bcc	443404 <BN_free@plt+0x4408f0>
    7ba0:			; <UNDEFINED> instruction: 0xffd8f7fe
    7ba4:	strtmi	r9, [fp], -r6, lsl #18
    7ba8:			; <UNDEFINED> instruction: 0x46404652
    7bac:	andge	pc, r0, sp, asr #17
    7bb0:			; <UNDEFINED> instruction: 0xffe8f7fe
    7bb4:	stmdbls	r6, {r2, r4, r9, sl, fp, sp}
    7bb8:	streq	pc, [r1, #-79]	; 0xffffffb1
    7bbc:	blls	17c31c <BN_free@plt+0x179808>
    7bc0:			; <UNDEFINED> instruction: 0x4658aa12
    7bc4:	andcs	r9, r3, #0, 4
    7bc8:	movwls	r9, #4358	; 0x1106
    7bcc:			; <UNDEFINED> instruction: 0xf7ffab0f
    7bd0:	bls	105c0c <BN_free@plt+0x1030f8>
    7bd4:	ldrtmi	r9, [r3], -r6, lsl #18
    7bd8:			; <UNDEFINED> instruction: 0x26014658
    7bdc:			; <UNDEFINED> instruction: 0xf7ff9200
    7be0:	stmdbls	r6, {r0, r2, r3, r4, fp, ip, sp, lr, pc}
    7be4:	strb	r2, [r3, r0, lsl #4]
    7be8:	movwls	sl, #19225	; 0x4b19
    7bec:	movwls	sl, #23330	; 0x5b22
    7bf0:	tstcs	r0, r0, asr r6
    7bf4:			; <UNDEFINED> instruction: 0xf91ef7fc
    7bf8:	tstcs	r0, r4, lsl #16
    7bfc:			; <UNDEFINED> instruction: 0xf91af7fc
    7c00:	tstcs	r4, r3, lsl #16
    7c04:			; <UNDEFINED> instruction: 0xf916f7fc
    7c08:	tstcs	r4, r5, lsl #16
    7c0c:			; <UNDEFINED> instruction: 0xf912f7fc
    7c10:	blmi	1da43c <BN_free@plt+0x1d7928>
    7c14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7c18:	blls	9e1c88 <BN_free@plt+0x9df174>
    7c1c:	qaddle	r4, sl, r5
    7c20:	eorlt	r2, r9, r0
    7c24:	blhi	c2f20 <BN_free@plt+0xc040c>
    7c28:	svchi	0x00f0e8bd
    7c2c:	mcr	7, 1, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7c30:	andeq	r0, r0, r8, lsr #6
    7c34:	strdeq	r1, [r1], -r6
    7c38:	andeq	r1, r1, ip, lsr #1
    7c3c:	svcmi	0x00f0e92d
    7c40:	pkhbtmi	fp, r0, r9, lsl #1
    7c44:	stmdals	r4!, {r0, r2, r3, r4, r9, sl, lr}
    7c48:	andls	r2, r6, #524288	; 0x80000
    7c4c:	ldrmi	r1, [r0], -r6, asr #27
    7c50:	blmi	131a584 <BN_free@plt+0x1317a70>
    7c54:	ldrbtmi	r0, [sl], #-2294	; 0xfffff70a
    7c58:	stflsd	f1, [r2], #-8
    7c5c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7c60:			; <UNDEFINED> instruction: 0xf04f9317
    7c64:	blge	34886c <BN_free@plt+0x345d58>
    7c68:	movwls	r9, #22281	; 0x5709
    7c6c:	ldcl	7, cr15, [r8], {250}	; 0xfa
    7c70:	ldrtmi	r9, [r2], -r4, lsr #22
    7c74:	ldrdls	pc, [ip], sp
    7c78:			; <UNDEFINED> instruction: 0xf8ad9902
    7c7c:	blge	393d64 <BN_free@plt+0x391250>
    7c80:	strls	r9, [ip, -r7, lsl #10]
    7c84:	stmib	sp, {r3, r8, r9, ip, pc}^
    7c88:	cfstrsge	mvf0, [pc], {10}
    7c8c:	suble	r2, r8, r0, lsl #28
    7c90:			; <UNDEFINED> instruction: 0xf04f2e1f
    7c94:			; <UNDEFINED> instruction: 0xf8ad0401
    7c98:	stmdble	r8!, {r2, r4, r5, lr}^
    7c9c:	beq	9440d8 <BN_free@plt+0x9415c4>
    7ca0:	streq	pc, [r0, -r6, lsr #3]!
    7ca4:	ldreq	pc, [pc, -r7, lsr #32]
    7ca8:	ldrbmi	r2, [r2], -r0, lsl #10
    7cac:	msreq	CPSR_, #-1073741823	; 0xc0000001
    7cb0:	movwls	r4, #14010	; 0x36ba
    7cb4:	blge	1596e8 <BN_free@plt+0x156bd4>
    7cb8:	and	r4, ip, r7, lsl r6
    7cbc:	eoreq	pc, r0, #1073741825	; 0x40000001
    7cc0:	addsmi	r3, r6, #16777216	; 0x1000000
    7cc4:	stmdble	ip, {r2, r5, r7, r9, ip, sp, pc}^
    7cc8:	bl	fe999224 <BN_free@plt+0xfe996710>
    7ccc:			; <UNDEFINED> instruction: 0xf8ad0102
    7cd0:	andsle	r4, r0, r4, lsr r0
    7cd4:	bl	259530 <BN_free@plt+0x256a1c>
    7cd8:	ldrbmi	r0, [r9], -r5, lsl #4
    7cdc:	movwcs	lr, #6605	; 0x19cd
    7ce0:	andcs	r4, r4, #64, 12	; 0x4000000
    7ce4:			; <UNDEFINED> instruction: 0xf7fe9700
    7ce8:	blls	c7bb4 <BN_free@plt+0xc50a0>
    7cec:	ble	ff951cf4 <BN_free@plt+0xff94f1e0>
    7cf0:	rscscc	pc, pc, pc, asr #32
    7cf4:			; <UNDEFINED> instruction: 0x465ae01e
    7cf8:			; <UNDEFINED> instruction: 0x468b46ba
    7cfc:	stcge	6, cr4, [pc], {17}
    7d00:	andcs	r4, r4, #64, 12	; 0x4000000
    7d04:	andge	pc, r0, sp, asr #17
    7d08:			; <UNDEFINED> instruction: 0xf7fe9401
    7d0c:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7d10:	blls	fecd0 <BN_free@plt+0xfc1bc>
    7d14:			; <UNDEFINED> instruction: 0x4621465a
    7d18:	ldrmi	r4, [r8], -fp, asr #8
    7d1c:	ldc	7, cr15, [r6], #1000	; 0x3e8
    7d20:	blls	9195f0 <BN_free@plt+0x916adc>
    7d24:	movweq	pc, #28691	; 0x7013	; <UNPREDICTABLE>
    7d28:	strtmi	sp, [r0], -pc, lsl #2
    7d2c:			; <UNDEFINED> instruction: 0xf7fc2120
    7d30:	andcs	pc, r0, r1, lsl #17
    7d34:	blmi	4da58c <BN_free@plt+0x4d7a78>
    7d38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7d3c:	blls	5e1dac <BN_free@plt+0x5df298>
    7d40:	tstle	fp, sl, asr r0
    7d44:	pop	{r0, r3, r4, ip, sp, pc}
    7d48:	bcc	6bd10 <BN_free@plt+0x691fc>
    7d4c:	movweq	pc, #33219	; 0x81c3	; <UNPREDICTABLE>
    7d50:			; <UNDEFINED> instruction: 0xf81921ff
    7d54:	blx	47d64 <BN_free@plt+0x45250>
    7d58:	andmi	pc, r3, r3, lsl #6
    7d5c:	andcc	pc, r2, r9, lsl #16
    7d60:	blls	941cf4 <BN_free@plt+0x93f1e0>
    7d64:			; <UNDEFINED> instruction: 0xf013ac0f
    7d68:	sbcsle	r0, lr, r7, lsl #6
    7d6c:	andcs	lr, r0, #62128128	; 0x3b40000
    7d70:			; <UNDEFINED> instruction: 0xf10dab05
    7d74:	ldrtmi	r0, [r3], r4, lsr #20
    7d78:	strb	r9, [r0, r3, lsl #4]
    7d7c:	ldcl	7, cr15, [r8, #-1000]!	; 0xfffffc18
    7d80:	andeq	r1, r1, sl, rrx
    7d84:	andeq	r0, r0, r8, lsr #6
    7d88:	andeq	r0, r1, r8, lsl #31
    7d8c:	cfstrsls	mvf11, [r3], {16}
    7d90:	strls	r0, [r3], #-228	; 0xffffff1c
    7d94:	blmi	145f10 <BN_free@plt+0x1433fc>
    7d98:	svclt	0x0050f7ff
    7d9c:	svcmi	0x00f0e92d
    7da0:			; <UNDEFINED> instruction: 0x4605b09d
    7da4:	andls	r4, r6, #16, 12	; 0x1000000
    7da8:	bmi	c59810 <BN_free@plt+0xc56cfc>
    7dac:	blmi	c739e0 <BN_free@plt+0xc70ecc>
    7db0:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    7db4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7db8:			; <UNDEFINED> instruction: 0xf04f931b
    7dbc:	nopcs	{0}	; <UNPREDICTABLE>
    7dc0:	movwls	r9, #34565	; 0x8705
    7dc4:	stc	7, cr15, [ip], #-1000	; 0xfffffc18
    7dc8:	ldrtmi	sl, [r1], -r9, lsl #22
    7dcc:	andcs	r9, r2, #0, 6
    7dd0:	strls	sl, [r1, -r6, lsl #22]
    7dd4:	andshi	pc, ip, sp, asr #17
    7dd8:	stmdage	r7!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    7ddc:	strls	r4, [r9], #-1540	; 0xfffff9fc
    7de0:	strtmi	r9, [r8], -r6, lsr #24
    7de4:			; <UNDEFINED> instruction: 0xf7fe940a
    7de8:	stmdacs	r0, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    7dec:			; <UNDEFINED> instruction: 0xf1b8db2f
    7df0:	eorsle	r0, r9, r0, lsl #30
    7df4:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
    7df8:	movwls	sl, #15112	; 0x3b08
    7dfc:			; <UNDEFINED> instruction: 0xf10d463b
    7e00:			; <UNDEFINED> instruction: 0x464f0b14
    7e04:	ldrmi	r2, [r9], r0, lsl #8
    7e08:			; <UNDEFINED> instruction: 0x2320e016
    7e0c:	ldrtmi	r4, [r1], -sl, asr #12
    7e10:			; <UNDEFINED> instruction: 0xf8cd4628
    7e14:			; <UNDEFINED> instruction: 0xf7fe9000
    7e18:	stmdacs	r0, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    7e1c:	bl	fea3ea80 <BN_free@plt+0xfea3bf6c>
    7e20:	bl	288638 <BN_free@plt+0x285b24>
    7e24:	bcs	807e3c <BN_free@plt+0x805328>
    7e28:	svclt	0x00284639
    7e2c:	ldrmi	r2, [r4], #-544	; 0xfffffde0
    7e30:	stc	7, cr15, [ip], #-1000	; 0xfffffc18
    7e34:	ldmdble	r7, {r5, r7, r8, sl, lr}
    7e38:	ldrbmi	r9, [fp], -r3, lsl #20
    7e3c:			; <UNDEFINED> instruction: 0x46284631
    7e40:	andls	r9, r0, #262144	; 0x40000
    7e44:			; <UNDEFINED> instruction: 0xf7fe2203
    7e48:	stmdacs	r0, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    7e4c:			; <UNDEFINED> instruction: 0xf04fdadd
    7e50:	bmi	254254 <BN_free@plt+0x251740>
    7e54:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7e58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7e5c:	subsmi	r9, sl, fp, lsl fp
    7e60:	andslt	sp, sp, r4, lsl #2
    7e64:	svchi	0x00f0e8bd
    7e68:	ldrb	r2, [r2, r0]!
    7e6c:	stc	7, cr15, [r0, #-1000]	; 0xfffffc18
    7e70:	andeq	r0, r1, lr, lsl #30
    7e74:	andeq	r0, r0, r8, lsr #6
    7e78:	andeq	r0, r1, sl, ror #28
    7e7c:	mvnsmi	lr, #737280	; 0xb4000
    7e80:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    7e84:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    7e88:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    7e8c:	stmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e90:	blne	1d9908c <BN_free@plt+0x1d96578>
    7e94:	strhle	r1, [sl], -r6
    7e98:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    7e9c:	svccc	0x0004f855
    7ea0:	strbmi	r3, [sl], -r1, lsl #8
    7ea4:	ldrtmi	r4, [r8], -r1, asr #12
    7ea8:	adcmi	r4, r6, #152, 14	; 0x2600000
    7eac:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7eb0:	svclt	0x000083f8
    7eb4:	andeq	r0, r1, sl, lsr #26
    7eb8:	andeq	r0, r1, r0, lsr #26
    7ebc:	svclt	0x00004770

Disassembly of section .fini:

00007ec0 <.fini>:
    7ec0:	push	{r3, lr}
    7ec4:	pop	{r3, pc}
