$date
    Sat May 28 00:16:35 2016
$end
$version
    MyHDL 0.9.0
$end
$timescale
    1ns
$end

$scope module AND_testbench $end
$var reg 1 ! r0 $end
$var reg 1 " r1 $end
$var reg 1 # r2 $end
$var reg 1 $ clk $end
$var reg 1 % r3 $end
$var reg 1 & a1 $end
$var reg 1 ' a0 $end
$var reg 1 ( a3 $end
$var reg 1 ) a2 $end
$var reg 1 * b0 $end
$var reg 1 + b1 $end
$var reg 1 , b2 $end
$var reg 1 - b3 $end
$var real 1 . cycles $end
$scope module AND_inst $end
$var reg 1 ! r0 $end
$var reg 1 " r1 $end
$var reg 1 # r2 $end
$var reg 1 % r3 $end
$var reg 1 & a1 $end
$var reg 1 ' a0 $end
$var reg 1 ( a3 $end
$var reg 1 ) a2 $end
$var reg 1 * b0 $end
$var reg 1 + b1 $end
$var reg 1 , b2 $end
$var reg 1 - b3 $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
s0 .
$end
#10
1$
1(
1*
1+
#20
0$
s1 .
#30
1$
1)
0(
1,
1-
1#
#40
0$
s2 .
#50
1$
0+
0,
0-
0#
#60
0$
s3 .
#70
1$
1(
0*
1+
#80
0$
s4 .
#90
1$
1'
1&
0)
0(
0+
1-
#100
0$
s5 .
#110
1$
0'
0&
1,
0-
#120
0$
s6 .
#130
1$
1&
1*
#140
0$
s7 .
#150
1$
1'
1)
1(
1+
1-
1!
1"
1#
1%
#160
0$
s8 .
#170
1$
0'
0+
0-
0!
0"
0%
#180
0$
s9 .
#190
1$
0)
0*
1+
1-
1"
0#
1%
#200
0$
s10 .
