static void F_1 ( unsigned int V_1 )\r\n{\r\nint V_2 , V_3 ;\r\nchar V_4 [ 64 ] ;\r\nmemset ( V_4 , 0 , 64 ) ;\r\nV_3 = 0 ;\r\nfor ( V_2 = 31 ; V_2 >= 0 ; V_2 -- ) {\r\nif ( V_1 & ( 1 << V_2 ) )\r\nV_4 [ V_3 ++ ] = '1' ;\r\nelse\r\nV_4 [ V_3 ++ ] = '0' ;\r\nif ( ( V_2 & 3 ) == 0 )\r\nV_4 [ V_3 ++ ] = ' ' ;\r\n}\r\nF_2 ( L_1 , V_4 ) ;\r\n}\r\nstatic int F_3 ( struct V_5 * V_6 , const struct V_7 * V_8 )\r\n{\r\nstruct V_9 * V_10 = & V_6 -> V_11 ;\r\nstruct V_12 * V_11 = NULL ;\r\nstruct V_13 * V_14 ;\r\nunsigned long V_15 ;\r\nunsigned short V_16 ;\r\nint V_17 ;\r\nV_17 = F_4 ( V_6 ) ;\r\nif ( V_17 < 0 )\r\ngoto V_18;\r\nF_5 ( V_6 , V_19 , 0x0000 ) ;\r\nF_6 ( V_6 ) ;\r\nF_7 ( V_6 , V_20 , & V_16 ) ;\r\nF_8 ( V_6 , V_20 , V_16 ) ;\r\nV_17 = F_9 ( V_6 , L_2 ) ;\r\nif ( V_17 < 0 ) {\r\nF_10 ( L_3 , V_21 ) ;\r\ngoto V_22;\r\n}\r\nV_17 = - V_23 ;\r\nV_11 = F_11 ( sizeof( struct V_13 ) ) ;\r\nif ( ! V_11 )\r\ngoto V_24;\r\nV_14 = F_12 ( V_11 ) ;\r\nV_14 -> V_25 = F_13 ( V_10 , 8192 ,\r\n& V_14 -> V_26 ,\r\nV_27 ) ;\r\nif ( V_14 -> V_25 == NULL )\r\ngoto V_28;\r\nV_14 -> V_29 = F_13 ( V_10 , 8192 ,\r\n& V_14 -> V_30 ,\r\nV_27 ) ;\r\nif ( V_14 -> V_29 == NULL )\r\ngoto V_31;\r\nF_14 ( V_11 , & V_6 -> V_11 ) ;\r\nV_14 -> V_11 = V_11 ;\r\nV_14 -> V_6 = V_6 ;\r\nV_14 -> V_32 = F_15 ( V_6 , 0 , 0 ) ;\r\nif ( ! V_14 -> V_32 )\r\ngoto V_33;\r\nF_16 ( & V_14 -> V_34 ) ;\r\nF_17 ( V_14 ) ;\r\nF_18 ( V_14 ) ;\r\nF_19 ( V_14 ) ;\r\nV_11 -> V_35 = & V_35 ;\r\nF_20 ( V_6 , V_11 ) ;\r\nV_17 = F_21 ( V_11 ) ;\r\nif ( V_17 < 0 ) {\r\nF_10 ( L_4 , V_21 ) ;\r\ngoto V_36;\r\n}\r\nF_22 ( V_11 , L_5 ,\r\nV_6 -> V_37 , V_6 -> V_38 ) ;\r\nF_23 ( V_14 ) ;\r\nF_24 ( & V_14 -> V_34 , V_15 ) ;\r\nF_25 ( V_14 ) ;\r\nF_26 ( V_14 ) ;\r\nF_27 ( & V_14 -> V_34 , V_15 ) ;\r\nF_28 ( V_14 ) ;\r\nV_18:\r\nreturn V_17 ;\r\nV_36:\r\nF_29 ( V_6 , V_14 -> V_32 ) ;\r\nV_33:\r\nF_20 ( V_6 , NULL ) ;\r\nF_30 ( V_10 , 8192 , V_14 -> V_29 , V_14 -> V_30 ) ;\r\nV_31:\r\nF_30 ( V_10 , 8192 , V_14 -> V_25 , V_14 -> V_26 ) ;\r\nV_28:\r\nF_31 ( V_11 ) ;\r\nV_24:\r\nF_32 ( V_6 ) ;\r\nV_22:\r\nF_33 ( V_6 ) ;\r\ngoto V_18;\r\n}\r\nstatic void F_34 ( struct V_5 * V_6 )\r\n{\r\nstruct V_12 * V_11 = F_35 ( V_6 ) ;\r\nstruct V_13 * V_39 = F_12 ( V_11 ) ;\r\nstruct V_9 * V_10 = & V_6 -> V_11 ;\r\nF_36 ( V_11 ) ;\r\nF_29 ( V_6 , V_39 -> V_32 ) ;\r\nF_20 ( V_6 , NULL ) ;\r\nF_30 ( V_10 , 8192 , V_39 -> V_29 , V_39 -> V_30 ) ;\r\nF_30 ( V_10 , 8192 , V_39 -> V_25 , V_39 -> V_26 ) ;\r\nF_31 ( V_11 ) ;\r\nF_32 ( V_6 ) ;\r\nF_33 ( V_6 ) ;\r\n}\r\nstatic T_1 F_37 ( int V_38 , void * V_40 )\r\n{\r\nstruct V_12 * V_11 = (struct V_12 * ) V_40 ;\r\nstruct V_13 * V_39 = F_12 ( V_11 ) ;\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_41 ;\r\nint V_2 ;\r\nF_38 ( & V_39 -> V_34 ) ;\r\nV_41 = F_39 ( V_42 ) ;\r\n#if V_43 V_44 && V_44 > 1\r\nF_1 ( V_41 ) ;\r\nF_2 ( L_6 ,\r\nV_39 -> V_29 [ 0 ] , V_39 -> V_29 [ 4 ] ) ;\r\nF_2 ( L_7 ,\r\nV_39 -> V_25 [ 0 ] , V_39 -> V_25 [ 4 ] ) ;\r\n#endif\r\nif ( V_41 == 0 || V_41 == 0xffffffff ) {\r\nF_40 ( & V_39 -> V_34 ) ;\r\nreturn V_45 ;\r\n}\r\nif ( F_41 ( V_39 ) ) {\r\nint V_46 ;\r\nF_42 ( V_11 , L_8 ) ;\r\nV_46 = F_43 ( V_39 ) ;\r\nF_22 ( V_11 , L_9 , V_46 ) ;\r\nif ( V_46 )\r\nF_44 ( V_11 ) ;\r\nelse\r\nF_45 ( V_11 ) ;\r\n}\r\nV_41 |= 0xffffffff ;\r\nF_46 ( V_42 , V_41 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_47 ; V_2 ++ )\r\nF_47 ( V_11 , V_39 , V_2 , V_48 [ V_2 ] ) ;\r\nfor ( V_2 = 0 ; V_2 < V_47 ; V_2 ++ )\r\nF_48 ( V_11 , V_39 , V_2 , V_48 [ V_2 ] ) ;\r\nF_40 ( & V_39 -> V_34 ) ;\r\nreturn V_49 ;\r\n}\r\nstatic T_3 F_49 ( struct V_50 * V_51 ,\r\nstruct V_12 * V_11 )\r\n{\r\nstruct V_13 * V_39 ;\r\nunsigned long V_15 ;\r\nint V_52 ;\r\nint V_53 ;\r\nV_39 = F_12 ( V_11 ) ;\r\nF_24 ( & V_39 -> V_34 , V_15 ) ;\r\nfor ( V_53 = 0 ; V_53 < V_47 ; V_53 ++ )\r\nF_47 ( V_11 , V_39 , V_53 , V_48 [ V_53 ] ) ;\r\nV_52 = ( V_39 -> V_54 + 1 ) % ( V_47 ) ;\r\nV_53 = V_39 -> V_54 ;\r\nif ( V_39 -> V_29 [ 4 * V_53 ] == 0 ) {\r\nmemset ( & V_39 -> V_29 [ V_48 [ V_53 ] / 4 ] , 0 , 1536 ) ;\r\nF_50 ( V_51 ,\r\n& ( V_39 -> V_29 [ V_48 [ V_53 ] / 4 ] ) ,\r\nV_51 -> V_55 ) ;\r\nV_39 -> V_29 [ 4 * V_53 + 1 ] = F_51 ( V_51 -> V_55 ) ;\r\nif ( V_53 == V_47 - 1 )\r\nV_39 -> V_29 [ 4 * V_53 + 1 ] |= F_51 ( 1 << 25 ) ;\r\nV_39 -> V_29 [ 4 * V_53 + 1 ] |= F_51 ( 0xF0000000 ) ;\r\nV_39 -> V_56 [ V_53 ] = V_51 ;\r\nF_52 () ;\r\nV_39 -> V_29 [ 4 * V_53 ] = F_51 ( 0x80000000 ) ;\r\nF_53 ( V_39 ) ;\r\nif ( V_39 -> V_29 [ V_52 * 4 ] & F_51 ( 0x8000000 ) ) {\r\nF_54 ( V_11 ) ;\r\n}\r\nV_39 -> V_54 = V_52 ;\r\nF_27 ( & V_39 -> V_34 , V_15 ) ;\r\nreturn V_57 ;\r\n}\r\nF_54 ( V_11 ) ;\r\nF_27 ( & V_39 -> V_34 , V_15 ) ;\r\nF_53 ( V_39 ) ;\r\nreturn V_58 ;\r\n}\r\nstatic int F_55 ( struct V_12 * V_11 )\r\n{\r\nstruct V_13 * V_59 = F_12 ( V_11 ) ;\r\nconst int V_38 = V_59 -> V_6 -> V_38 ;\r\nint V_60 ;\r\nF_22 ( V_11 , L_10 , V_38 ) ;\r\nV_60 = F_56 ( V_38 , F_37 , V_61 , V_11 -> V_62 , V_11 ) ;\r\nif ( V_60 )\r\nreturn V_60 ;\r\nF_57 ( V_59 ) ;\r\nV_59 -> V_63 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_58 ( struct V_12 * V_11 )\r\n{\r\nstruct V_13 * V_39 ;\r\nunsigned long V_15 ;\r\nV_39 = F_12 ( V_11 ) ;\r\nF_54 ( V_11 ) ;\r\nF_24 ( & V_39 -> V_34 , V_15 ) ;\r\nF_59 ( V_39 ) ;\r\n#if 0\r\ndeactivate_receiver(card);\r\ndeactivate_transmitter(card);\r\n#endif\r\nF_60 ( V_39 ) ;\r\nF_27 ( & V_39 -> V_34 , V_15 ) ;\r\nV_39 -> V_63 = 0 ;\r\nF_61 ( V_39 -> V_6 -> V_38 , V_11 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_62 ( struct V_12 * V_11 )\r\n{\r\nstruct V_13 * V_59 = F_12 ( V_11 ) ;\r\nconst int V_38 = V_59 -> V_6 -> V_38 ;\r\nF_63 ( V_38 ) ;\r\nF_37 ( V_38 , V_11 ) ;\r\nF_64 ( V_38 ) ;\r\n}\r\nstatic void F_17 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned long V_15 ;\r\nT_4 V_64 ;\r\nF_24 ( & V_39 -> V_34 , V_15 ) ;\r\nV_64 = F_39 ( V_65 ) ;\r\nV_64 |= 0x01 ;\r\nF_46 ( V_65 , V_64 ) ;\r\nF_65 ( 100 ) ;\r\nV_64 = F_39 ( V_65 ) ;\r\nV_64 &= ~ 0x01 ;\r\nF_46 ( V_65 , V_64 ) ;\r\nV_64 = 0 ;\r\nF_46 ( V_65 , V_64 ) ;\r\nF_59 ( V_39 ) ;\r\nF_66 ( V_39 ) ;\r\nF_67 ( V_39 ) ;\r\nF_27 ( & V_39 -> V_34 , V_15 ) ;\r\n}\r\nstatic void F_53 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nF_46 ( V_66 , 0 ) ;\r\n}\r\nstatic void F_28 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nF_46 ( V_67 , 0 ) ;\r\n}\r\nstatic void F_19 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nT_4 V_68 ;\r\nint V_2 ;\r\nF_68 ( V_39 -> V_25 == NULL ) ;\r\nF_68 ( V_39 -> V_29 == NULL ) ;\r\nmemset ( V_39 -> V_25 , 0 , 128 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_47 ; V_2 ++ ) {\r\nV_39 -> V_25 [ V_2 * 4 + 0 ] = F_51 ( 0x80000000 ) ;\r\nV_39 -> V_25 [ V_2 * 4 + 1 ] = F_51 ( 1536 ) ;\r\nif ( V_2 == V_47 - 1 )\r\nV_39 -> V_25 [ V_2 * 4 + 1 ] |= F_51 ( 1 << 25 ) ;\r\nV_68 = V_39 -> V_26 ;\r\nV_39 -> V_25 [ V_2 * 4 + 2 ] = F_51 ( V_68 + V_48 [ V_2 ] ) ;\r\nV_39 -> V_25 [ V_2 * 4 + 3 ] = 0 ;\r\n}\r\nF_52 () ;\r\nV_68 = V_39 -> V_26 ;\r\nF_46 ( V_69 , V_68 ) ;\r\nmemset ( V_39 -> V_29 , 0 , 128 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_47 ; V_2 ++ ) {\r\nV_39 -> V_29 [ V_2 * 4 + 0 ] = 0x00000000 ;\r\nV_39 -> V_29 [ V_2 * 4 + 1 ] = F_51 ( 1536 ) ;\r\nif ( V_2 == V_47 - 1 )\r\nV_39 -> V_29 [ V_2 * 4 + 1 ] |= F_51 ( 1 << 25 ) ;\r\nV_68 = V_39 -> V_30 ;\r\nV_39 -> V_29 [ V_2 * 4 + 2 ] = F_51 ( V_68 + V_48 [ V_2 ] ) ;\r\nV_39 -> V_29 [ V_2 * 4 + 3 ] = 0 ;\r\n}\r\nF_52 () ;\r\nV_68 = V_39 -> V_30 ;\r\nF_46 ( V_70 , V_68 ) ;\r\n}\r\nstatic void F_60 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nV_64 = 0 ;\r\nF_46 ( V_69 , V_64 ) ;\r\nF_46 ( V_70 , V_64 ) ;\r\n}\r\nstatic int F_41 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nV_64 = F_39 ( V_42 ) ;\r\nif ( ! ( V_64 & ( 1 << 27 ) ) )\r\nreturn 0 ;\r\nV_64 = ( 1 << 27 ) ;\r\nF_46 ( V_42 , V_64 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_69 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nif ( ! ( F_39 ( V_42 ) & ( 7 << 20 ) ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_70 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nif ( ! ( F_39 ( V_42 ) & ( 7 << 17 ) ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_26 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nint V_71 ;\r\nV_64 = F_39 ( V_72 ) ;\r\nif ( ( V_64 & 2 ) && ( F_70 ( V_39 ) ) )\r\nreturn;\r\nV_64 = V_64 & ~ 2 ;\r\nF_46 ( V_72 , V_64 ) ;\r\nV_71 = 10 ;\r\nwhile ( V_71 > 0 ) {\r\nif ( ! F_70 ( V_39 ) )\r\nbreak;\r\nF_65 ( 50 ) ;\r\nV_71 -- ;\r\nif ( V_71 <= 0 )\r\nF_71 ( V_39 -> V_11 , L_11 ) ;\r\n}\r\nV_64 = F_39 ( V_72 ) ;\r\nV_64 = V_64 | 2 ;\r\nF_46 ( V_72 , V_64 ) ;\r\nV_71 = 10 ;\r\nwhile ( V_71 > 0 ) {\r\nif ( F_70 ( V_39 ) )\r\nbreak;\r\nF_65 ( 50 ) ;\r\nV_71 -- ;\r\nif ( V_71 <= 0 )\r\nF_71 ( V_39 -> V_11 ,\r\nL_12 ) ;\r\n}\r\n}\r\nstatic void F_66 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nint V_71 ;\r\nV_64 = F_39 ( V_72 ) ;\r\nV_64 = V_64 & ~ 2 ;\r\nF_46 ( V_72 , V_64 ) ;\r\nV_71 = 10 ;\r\nwhile ( V_71 > 0 ) {\r\nif ( ! F_70 ( V_39 ) )\r\nbreak;\r\nF_65 ( 50 ) ;\r\nV_71 -- ;\r\nif ( V_71 <= 0 )\r\nF_71 ( V_39 -> V_11 , L_11 ) ;\r\n}\r\n}\r\nstatic void F_25 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nint V_71 ;\r\nV_64 = F_39 ( V_72 ) ;\r\nif ( ( V_64 & ( 1 << 13 ) ) && ( F_69 ( V_39 ) ) )\r\nreturn;\r\nV_64 = V_64 & ~ ( 1 << 13 ) ;\r\nF_46 ( V_72 , V_64 ) ;\r\nV_71 = 10 ;\r\nwhile ( V_71 > 0 ) {\r\nif ( ! F_69 ( V_39 ) )\r\nbreak;\r\nF_65 ( 50 ) ;\r\nV_71 -- ;\r\nif ( V_71 <= 0 )\r\nF_71 ( V_39 -> V_11 ,\r\nL_13 ) ;\r\n}\r\nV_64 = F_39 ( V_72 ) ;\r\nV_64 = V_64 | ( 1 << 13 ) ;\r\nF_46 ( V_72 , V_64 ) ;\r\nV_71 = 10 ;\r\nwhile ( V_71 > 0 ) {\r\nif ( F_69 ( V_39 ) )\r\nbreak;\r\nF_65 ( 50 ) ;\r\nV_71 -- ;\r\nif ( V_71 <= 0 )\r\nF_71 ( V_39 -> V_11 ,\r\nL_14 ) ;\r\n}\r\n}\r\nstatic void F_67 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nint V_71 ;\r\nV_64 = F_39 ( V_72 ) ;\r\nV_64 = V_64 & ~ 2 ;\r\nF_46 ( V_72 , V_64 ) ;\r\nV_71 = 20 ;\r\nwhile ( V_71 > 0 ) {\r\nif ( ! F_69 ( V_39 ) )\r\nbreak;\r\nF_65 ( 50 ) ;\r\nV_71 -- ;\r\nif ( V_71 <= 0 )\r\nF_71 ( V_39 -> V_11 ,\r\nL_13 ) ;\r\n}\r\n}\r\nstatic void F_72 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nV_64 = F_39 ( V_73 ) ;\r\nV_64 |= 1 ;\r\nF_46 ( V_73 , V_64 ) ;\r\n}\r\nstatic void F_73 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nV_64 = F_39 ( V_73 ) ;\r\nV_64 = V_64 | ( 1 << 6 ) ;\r\nF_46 ( V_73 , V_64 ) ;\r\n}\r\nstatic void F_74 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nV_64 = F_39 ( V_73 ) ;\r\nV_64 = V_64 | ( 1 << 27 ) ;\r\nF_46 ( V_73 , V_64 ) ;\r\n}\r\nstatic void F_59 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nF_46 ( V_73 , 0 ) ;\r\n}\r\nstatic void F_75 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nV_64 = F_39 ( V_73 ) ;\r\nV_64 |= ( 1 << 16 ) ;\r\nV_64 |= ( 1 << 15 ) ;\r\nV_64 |= ( 1 << 13 ) ;\r\nV_64 |= ( 1 << 8 ) ;\r\nV_64 |= ( 1 << 7 ) ;\r\nV_64 |= ( 1 << 5 ) ;\r\nV_64 |= ( 1 << 2 ) ;\r\nV_64 |= ( 1 << 1 ) ;\r\nF_46 ( V_73 , V_64 ) ;\r\n}\r\nstatic int F_76 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned int V_64 ;\r\nV_64 = F_39 ( V_72 ) ;\r\nV_64 = V_64 | ( 1 << 6 ) ;\r\nF_46 ( V_72 , V_64 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_43 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nT_5 V_64 ;\r\nV_64 = F_77 ( V_74 ) ;\r\nif ( ! ( V_64 & ( 1 << 2 ) ) )\r\nreturn 10 ;\r\nif ( ! ( V_64 & ( 1 << 1 ) ) )\r\nreturn 100 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_18 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned long V_15 ;\r\nT_5 V_75 ;\r\nint V_2 ;\r\nF_24 ( & V_39 -> V_34 , V_15 ) ;\r\nF_46 ( V_76 , 1 << 12 ) ;\r\nfor ( V_2 = 0x100 ; V_2 < 0x1f7 ; V_2 += V_75 + 2 ) {\r\nT_5 V_77 , V_78 , V_79 ;\r\nF_46 ( V_80 , V_2 ) ;\r\nV_77 = F_39 ( V_76 ) ;\r\nF_46 ( V_80 , V_2 + 1 ) ;\r\nV_75 = F_39 ( V_76 ) ;\r\nF_46 ( V_80 , V_2 + 2 ) ;\r\nV_78 = F_39 ( V_76 ) ;\r\nF_46 ( V_80 , V_2 + 3 ) ;\r\nV_79 = F_39 ( V_76 ) ;\r\nif ( ( V_77 == 0x22 ) && ( V_78 == 0x04 ) && ( V_79 == 0x06 ) ) {\r\nint V_81 ;\r\nfor ( V_81 = 0 ; V_81 < 6 ; V_81 ++ ) {\r\nF_46 ( V_80 , V_2 + V_81 + 4 ) ;\r\nV_39 -> V_11 -> V_82 [ V_81 ] = F_39 ( V_76 ) & 0xff ;\r\n}\r\nbreak;\r\n} else if ( V_75 == 0 ) {\r\nbreak;\r\n}\r\n}\r\nF_27 ( & V_39 -> V_34 , V_15 ) ;\r\nF_2 ( L_15 , V_39 -> V_11 -> V_82 ) ;\r\n}\r\nstatic void F_23 ( struct V_13 * V_39 )\r\n{\r\nvoid T_2 * V_32 = V_39 -> V_32 ;\r\nunsigned long V_15 ;\r\nF_5 ( V_39 -> V_6 , V_19 , 0x0000 ) ;\r\nF_19 ( V_39 ) ;\r\nF_24 ( & V_39 -> V_34 , V_15 ) ;\r\nF_46 ( V_83 , 0x0008 ) ;\r\nF_65 ( 25 ) ;\r\nF_46 ( V_83 , 0xa8050000 ) ;\r\nF_65 ( 25 ) ;\r\nF_46 ( V_83 , 0xa00f0000 ) ;\r\nF_65 ( 25 ) ;\r\nF_27 ( & V_39 -> V_34 , V_15 ) ;\r\nF_78 ( V_39 -> V_11 ) ;\r\n}\r\nstatic void F_57 ( struct V_13 * V_39 )\r\n{\r\nunsigned long V_15 ;\r\nint V_2 ;\r\nF_5 ( V_39 -> V_6 , V_19 , 0x0000 ) ;\r\nF_19 ( V_39 ) ;\r\nF_24 ( & V_39 -> V_34 , V_15 ) ;\r\nF_74 ( V_39 ) ;\r\nF_72 ( V_39 ) ;\r\nF_73 ( V_39 ) ;\r\nF_75 ( V_39 ) ;\r\nF_76 ( V_39 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_47 ; V_2 ++ )\r\nF_48 ( V_39 -> V_11 , V_39 , V_2 , V_48 [ V_2 ] ) ;\r\nF_27 ( & V_39 -> V_34 , V_15 ) ;\r\nF_28 ( V_39 ) ;\r\nF_53 ( V_39 ) ;\r\nF_78 ( V_39 -> V_11 ) ;\r\n}\r\nstatic void\r\nF_48 ( struct V_12 * V_11 , struct V_13 * V_39 ,\r\nint V_84 , unsigned int V_85 )\r\n{\r\nint V_41 ;\r\nV_41 = F_79 ( V_39 -> V_25 [ 4 * V_84 ] ) ;\r\nif ( V_41 > 0 ) {\r\nshort V_86 = ( ( V_41 >> 16 ) & 0x7ff ) - 4 ;\r\nstruct V_50 * V_51 ;\r\nif ( V_86 > 1518 ) {\r\nF_71 ( V_11 , L_16 , V_86 ) ;\r\nV_86 = 1518 ;\r\n}\r\nV_51 = F_80 ( V_11 , V_86 + 2 ) ;\r\nif ( V_51 == NULL ) {\r\nV_11 -> V_87 . V_88 ++ ;\r\ngoto V_18;\r\n}\r\nF_81 ( V_51 , 2 ) ;\r\nF_82 ( V_51 ,\r\n& V_39 -> V_25 [ V_85 / 4 ] ,\r\nV_86 ) ;\r\nF_83 ( V_51 , V_86 ) ;\r\nV_51 -> V_89 = F_84 ( V_51 , V_11 ) ;\r\nF_85 ( V_51 ) ;\r\nV_11 -> V_87 . V_90 ++ ;\r\nV_11 -> V_87 . V_91 += V_86 ;\r\nV_18:\r\nV_39 -> V_25 [ 4 * V_84 ] = F_51 ( 0x80000000 ) ;\r\nF_28 ( V_39 ) ;\r\n}\r\n}\r\nstatic void\r\nF_47 ( struct V_12 * V_11 ,\r\nstruct V_13 * V_39 ,\r\nint V_84 , unsigned int V_85 )\r\n{\r\nint V_41 ;\r\nV_41 = F_79 ( V_39 -> V_29 [ 4 * V_84 ] ) ;\r\n#if 0\r\nif (status & 0x8000) {\r\npr_err("Major transmit error status %x\n", status);\r\ncard->tx_buffer[4*descnr] = 0;\r\nnetif_wake_queue (dev);\r\n}\r\n#endif\r\nif ( V_41 > 0 ) {\r\nif ( V_39 -> V_56 [ V_84 ] != NULL ) {\r\nV_11 -> V_87 . V_92 += V_39 -> V_56 [ V_84 ] -> V_55 ;\r\nF_86 ( V_39 -> V_56 [ V_84 ] ) ;\r\n}\r\nV_39 -> V_56 [ V_84 ] = NULL ;\r\nif ( V_41 & ( 1 << 8 ) )\r\nV_11 -> V_87 . V_93 ++ ;\r\nV_39 -> V_29 [ 4 * V_84 ] = 0 ;\r\nF_87 ( V_11 ) ;\r\nV_11 -> V_87 . V_94 ++ ;\r\n}\r\n}
