

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sat Mar 19 20:36:34 2022

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.32
    14                           ; Generated 02/02/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PORTCbits	set	3970
    49  0000                     _TRISC	set	3988
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FC0                     __pcinit:
    55                           	callstack 0
    56  007FC0                     start_initialization:
    57                           	callstack 0
    58  007FC0                     __initialization:
    59                           	callstack 0
    60  007FC0                     end_of_initialization:
    61                           	callstack 0
    62  007FC0                     __end_of__initialization:
    63                           	callstack 0
    64  007FC0  0100               	movlb	0
    65  007FC2  EFE3  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	1
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 79 in file "newmain.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2, status,0
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          1       0       0       0       0       0       0       0       0
    97 ;;      Totals:         1       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        1 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FC6                     __ptext0:
   108                           	callstack 0
   109  007FC6                     _main:
   110                           	callstack 31
   111  007FC6                     
   112                           ;newmain.c: 81:     TRISC = 0;
   113  007FC6  0E00               	movlw	0
   114  007FC8  6E94               	movwf	148,c	;volatile
   115  007FCA                     l692:
   116                           
   117                           ;newmain.c: 84:     {;newmain.c: 85:         PORTCbits.RC0 = !PORTCbits.RC0;
   118  007FCA  A082               	btfss	130,0,c	;volatile
   119  007FCC  EFEA  F03F         	goto	u11
   120  007FD0  EFEE  F03F         	goto	u10
   121  007FD4                     u11:
   122  007FD4  6A01               	clrf	??_main^0,c
   123  007FD6  2A01               	incf	??_main^0,f,c
   124  007FD8  EFEF  F03F         	goto	u28
   125  007FDC                     u10:
   126  007FDC  6A01               	clrf	??_main^0,c
   127  007FDE                     u28:
   128  007FDE  5082               	movf	130,w,c	;volatile
   129  007FE0  1801               	xorwf	??_main^0,w,c
   130  007FE2  0BFE               	andlw	-2
   131  007FE4  1801               	xorwf	??_main^0,w,c
   132  007FE6  6E82               	movwf	130,c	;volatile
   133  007FE8                     
   134                           ;newmain.c: 86:         _delay((unsigned long)((200)*(48000000/4000000.0)));
   135  007FE8  0E04               	movlw	4
   136  007FEA  6E01               	movwf	??_main^0,c
   137  007FEC  0E1C               	movlw	28
   138  007FEE                     u37:
   139  007FEE  2EE8               	decfsz	wreg,f,c
   140  007FF0  D7FE               	bra	u37
   141  007FF2  2E01               	decfsz	??_main^0,f,c
   142  007FF4  D7FC               	bra	u37
   143  007FF6  D000               	nop2	
   144  007FF8  EFE5  F03F         	goto	l692
   145  007FFC  EF00  F000         	goto	start
   146  008000                     __end_of_main:
   147                           	callstack 0
   148  0000                     
   149                           	psect	rparam
   150  0000                     
   151                           	psect	idloc
   152                           
   153                           ;Config register IDLOC0 @ 0x200000
   154                           ;	unspecified, using default values
   155  200000                     	org	2097152
   156  200000  FF                 	db	255
   157                           
   158                           ;Config register IDLOC1 @ 0x200001
   159                           ;	unspecified, using default values
   160  200001                     	org	2097153
   161  200001  FF                 	db	255
   162                           
   163                           ;Config register IDLOC2 @ 0x200002
   164                           ;	unspecified, using default values
   165  200002                     	org	2097154
   166  200002  FF                 	db	255
   167                           
   168                           ;Config register IDLOC3 @ 0x200003
   169                           ;	unspecified, using default values
   170  200003                     	org	2097155
   171  200003  FF                 	db	255
   172                           
   173                           ;Config register IDLOC4 @ 0x200004
   174                           ;	unspecified, using default values
   175  200004                     	org	2097156
   176  200004  FF                 	db	255
   177                           
   178                           ;Config register IDLOC5 @ 0x200005
   179                           ;	unspecified, using default values
   180  200005                     	org	2097157
   181  200005  FF                 	db	255
   182                           
   183                           ;Config register IDLOC6 @ 0x200006
   184                           ;	unspecified, using default values
   185  200006                     	org	2097158
   186  200006  FF                 	db	255
   187                           
   188                           ;Config register IDLOC7 @ 0x200007
   189                           ;	unspecified, using default values
   190  200007                     	org	2097159
   191  200007  FF                 	db	255
   192                           
   193                           	psect	config
   194                           
   195                           ;Config register CONFIG1L @ 0x300000
   196                           ;	PLL Prescaler Selection bits
   197                           ;	PLLDIV = 5, Divide by 5 (20 MHz oscillator input)
   198                           ;	System Clock Postscaler Selection bits
   199                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   200                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   201                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   202  300000                     	org	3145728
   203  300000  24                 	db	36
   204                           
   205                           ;Config register CONFIG1H @ 0x300001
   206                           ;	Oscillator Selection bits
   207                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   208                           ;	Fail-Safe Clock Monitor Enable bit
   209                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   210                           ;	Internal/External Oscillator Switchover bit
   211                           ;	IESO = OFF, Oscillator Switchover mode disabled
   212  300001                     	org	3145729
   213  300001  0E                 	db	14
   214                           
   215                           ;Config register CONFIG2L @ 0x300002
   216                           ;	Power-up Timer Enable bit
   217                           ;	PWRT = OFF, PWRT disabled
   218                           ;	Brown-out Reset Enable bits
   219                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   220                           ;	Brown-out Reset Voltage bits
   221                           ;	BORV = 3, Minimum setting 2.05V
   222                           ;	USB Voltage Regulator Enable bit
   223                           ;	VREGEN = OFF, USB voltage regulator disabled
   224  300002                     	org	3145730
   225  300002  1F                 	db	31
   226                           
   227                           ;Config register CONFIG2H @ 0x300003
   228                           ;	Watchdog Timer Enable bit
   229                           ;	WDT = ON, WDT enabled
   230                           ;	Watchdog Timer Postscale Select bits
   231                           ;	WDTPS = 32768, 1:32768
   232  300003                     	org	3145731
   233  300003  1F                 	db	31
   234                           
   235                           ; Padding undefined space
   236  300004                     	org	3145732
   237  300004  FF                 	db	255
   238                           
   239                           ;Config register CONFIG3H @ 0x300005
   240                           ;	CCP2 MUX bit
   241                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   242                           ;	PORTB A/D Enable bit
   243                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   244                           ;	Low-Power Timer 1 Oscillator Enable bit
   245                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   246                           ;	MCLR Pin Enable bit
   247                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   248  300005                     	org	3145733
   249  300005  83                 	db	131
   250                           
   251                           ;Config register CONFIG4L @ 0x300006
   252                           ;	Stack Full/Underflow Reset Enable bit
   253                           ;	STVREN = ON, Stack full/underflow will cause Reset
   254                           ;	Single-Supply ICSP Enable bit
   255                           ;	LVP = ON, Single-Supply ICSP enabled
   256                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   257                           ;	ICPRT = OFF, ICPORT disabled
   258                           ;	Extended Instruction Set Enable bit
   259                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   260                           ;	Background Debugger Enable bit
   261                           ;	DEBUG = 0x1, unprogrammed default
   262  300006                     	org	3145734
   263  300006  85                 	db	133
   264                           
   265                           ; Padding undefined space
   266  300007                     	org	3145735
   267  300007  FF                 	db	255
   268                           
   269                           ;Config register CONFIG5L @ 0x300008
   270                           ;	Code Protection bit
   271                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   272                           ;	Code Protection bit
   273                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   274                           ;	Code Protection bit
   275                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   276                           ;	Code Protection bit
   277                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   278  300008                     	org	3145736
   279  300008  0F                 	db	15
   280                           
   281                           ;Config register CONFIG5H @ 0x300009
   282                           ;	Boot Block Code Protection bit
   283                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   284                           ;	Data EEPROM Code Protection bit
   285                           ;	CPD = OFF, Data EEPROM is not code-protected
   286  300009                     	org	3145737
   287  300009  C0                 	db	192
   288                           
   289                           ;Config register CONFIG6L @ 0x30000A
   290                           ;	Write Protection bit
   291                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   292                           ;	Write Protection bit
   293                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   294                           ;	Write Protection bit
   295                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   296                           ;	Write Protection bit
   297                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   298  30000A                     	org	3145738
   299  30000A  0F                 	db	15
   300                           
   301                           ;Config register CONFIG6H @ 0x30000B
   302                           ;	Configuration Register Write Protection bit
   303                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   304                           ;	Boot Block Write Protection bit
   305                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   306                           ;	Data EEPROM Write Protection bit
   307                           ;	WRTD = OFF, Data EEPROM is not write-protected
   308  30000B                     	org	3145739
   309  30000B  E0                 	db	224
   310                           
   311                           ;Config register CONFIG7L @ 0x30000C
   312                           ;	Table Read Protection bit
   313                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   314                           ;	Table Read Protection bit
   315                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   316                           ;	Table Read Protection bit
   317                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   318                           ;	Table Read Protection bit
   319                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   320  30000C                     	org	3145740
   321  30000C  0F                 	db	15
   322                           
   323                           ;Config register CONFIG7H @ 0x30000D
   324                           ;	Boot Block Table Read Protection bit
   325                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   326  30000D                     	org	3145741
   327  30000D  40                 	db	64
   328                           tosu	equ	0xFFF
   329                           tosh	equ	0xFFE
   330                           tosl	equ	0xFFD
   331                           stkptr	equ	0xFFC
   332                           pclatu	equ	0xFFB
   333                           pclath	equ	0xFFA
   334                           pcl	equ	0xFF9
   335                           tblptru	equ	0xFF8
   336                           tblptrh	equ	0xFF7
   337                           tblptrl	equ	0xFF6
   338                           tablat	equ	0xFF5
   339                           prodh	equ	0xFF4
   340                           prodl	equ	0xFF3
   341                           indf0	equ	0xFEF
   342                           postinc0	equ	0xFEE
   343                           postdec0	equ	0xFED
   344                           preinc0	equ	0xFEC
   345                           plusw0	equ	0xFEB
   346                           fsr0h	equ	0xFEA
   347                           fsr0l	equ	0xFE9
   348                           wreg	equ	0xFE8
   349                           indf1	equ	0xFE7
   350                           postinc1	equ	0xFE6
   351                           postdec1	equ	0xFE5
   352                           preinc1	equ	0xFE4
   353                           plusw1	equ	0xFE3
   354                           fsr1h	equ	0xFE2
   355                           fsr1l	equ	0xFE1
   356                           bsr	equ	0xFE0
   357                           indf2	equ	0xFDF
   358                           postinc2	equ	0xFDE
   359                           postdec2	equ	0xFDD
   360                           preinc2	equ	0xFDC
   361                           plusw2	equ	0xFDB
   362                           fsr2h	equ	0xFDA
   363                           fsr2l	equ	0xFD9
   364                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sat Mar 19 20:36:34 2022

                     u10 7FDC                       u11 7FD4                       u28 7FDE  
                     u37 7FEE                      l690 7FC6                      l692 7FCA  
                    l694 7FE8                      wreg 000FE8                     _main 7FC6  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISC 000F94          __initialization 7FC0             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FC0            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FC0                  __ramtop 0800                  __ptext0 7FC6  
   end_of_initialization 7FC0                _PORTCbits 000F82      start_initialization 7FC0  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 003A  
               isa$xinst 000000  
