DSCH3
VERSION 10/20/2024 5:06:56 PM
BB(0,0,94,55)
SYM  #light
BB(88,25,94,39)
TITLE 90 39  #light1
MODEL 49
PROP                                                                                                                                    
REC(89,26,4,4,r)
VIS 1
PIN(90,40,0.000,0.000)out1
LIG(93,31,93,26)
LIG(93,26,92,25)
LIG(89,26,89,31)
LIG(92,36,92,33)
LIG(91,36,94,36)
LIG(91,38,93,36)
LIG(92,38,94,36)
LIG(88,33,94,33)
LIG(90,33,90,40)
LIG(88,31,88,33)
LIG(94,31,88,31)
LIG(94,33,94,31)
LIG(90,25,89,26)
LIG(92,25,90,25)
FSYM
SYM  #xor2
BB(20,35,55,55)
TITLE 37 45  #xor2_1
MODEL 602
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(20,40,0.000,0.000)a
PIN(20,50,0.000,0.000)b
PIN(55,45,0.090,0.070)out
LIG(28,52,24,55)
LIG(32,52,28,55)
LIG(48,45,55,45)
LIG(47,47,44,51)
LIG(48,45,47,47)
LIG(47,43,48,45)
LIG(44,39,47,43)
LIG(39,36,44,39)
LIG(44,51,39,54)
LIG(39,54,28,55)
LIG(28,35,39,36)
LIG(34,48,32,52)
LIG(28,35,32,38)
LIG(32,38,34,42)
LIG(34,42,35,45)
LIG(35,45,34,48)
LIG(24,35,28,38)
LIG(28,38,30,42)
LIG(30,42,31,45)
LIG(31,45,30,48)
LIG(30,48,28,52)
LIG(20,40,29,40)
LIG(20,50,29,50)
VLG     xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(55,30,90,50)
TITLE 72 40  #xor2_2
MODEL 602
PROP                                                                                                                                    
REC(-15,10,0,0, )
VIS 0
PIN(55,35,0.000,0.000)a
PIN(55,45,0.000,0.000)b
PIN(90,40,0.090,0.070)out
LIG(63,47,59,50)
LIG(67,47,63,50)
LIG(83,40,90,40)
LIG(82,42,79,46)
LIG(83,40,82,42)
LIG(82,38,83,40)
LIG(79,34,82,38)
LIG(74,31,79,34)
LIG(79,46,74,49)
LIG(74,49,63,50)
LIG(63,30,74,31)
LIG(69,43,67,47)
LIG(63,30,67,33)
LIG(67,33,69,37)
LIG(69,37,70,40)
LIG(70,40,69,43)
LIG(59,30,63,33)
LIG(63,33,65,37)
LIG(65,37,66,40)
LIG(66,40,65,43)
LIG(65,43,63,47)
LIG(55,35,64,35)
LIG(55,45,64,45)
VLG     xor xor2(out,a,b);
FSYM
SYM  #clock
BB(0,12,15,18)
TITLE 5 15  #clock2
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(2,13,6,4,r)
VIS 1
PIN(15,15,1.500,0.070)clk2
LIG(10,15,15,15)
LIG(5,13,3,13)
LIG(9,13,7,13)
LIG(10,12,10,18)
LIG(0,18,0,12)
LIG(5,17,5,13)
LIG(7,13,7,17)
LIG(7,17,5,17)
LIG(3,17,1,17)
LIG(3,13,3,17)
LIG(10,18,0,18)
LIG(10,12,0,12)
FSYM
SYM  #clock
BB(0,2,15,8)
TITLE 5 5  #clock1
MODEL 69
PROP   10.00 10.00                                                                                                                                
REC(2,3,6,4,r)
VIS 1
PIN(15,5,1.500,0.070)clk1
LIG(10,5,15,5)
LIG(5,3,3,3)
LIG(9,3,7,3)
LIG(10,2,10,8)
LIG(0,8,0,2)
LIG(5,7,5,3)
LIG(7,3,7,7)
LIG(7,7,5,7)
LIG(3,7,1,7)
LIG(3,3,3,7)
LIG(10,8,0,8)
LIG(10,2,0,2)
FSYM
SYM  #clock
BB(5,37,20,43)
TITLE 10 40  #clock3
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(7,38,6,4,r)
VIS 1
PIN(20,40,1.500,0.070)clk3
LIG(15,40,20,40)
LIG(10,38,8,38)
LIG(14,38,12,38)
LIG(15,37,15,43)
LIG(5,43,5,37)
LIG(10,42,10,38)
LIG(12,38,12,42)
LIG(12,42,10,42)
LIG(8,42,6,42)
LIG(8,38,8,42)
LIG(15,43,5,43)
LIG(15,37,5,37)
FSYM
SYM  #clock
BB(5,47,20,53)
TITLE 10 50  #clock4
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(7,48,6,4,r)
VIS 1
PIN(20,50,1.500,0.070)clk4
LIG(15,50,20,50)
LIG(10,48,8,48)
LIG(14,48,12,48)
LIG(15,47,15,53)
LIG(5,53,5,47)
LIG(10,52,10,48)
LIG(12,48,12,52)
LIG(12,52,10,52)
LIG(8,52,6,52)
LIG(8,48,8,52)
LIG(15,53,5,53)
LIG(15,47,5,47)
FSYM
SYM  #xor2
BB(15,0,50,20)
TITLE 32 10  #xor2_3
MODEL 602
PROP                                                                                                                                    
REC(-10,0,0,0, )
VIS 0
PIN(15,5,0.000,0.000)a
PIN(15,15,0.000,0.000)b
PIN(50,10,0.090,0.070)out
LIG(23,17,19,20)
LIG(27,17,23,20)
LIG(43,10,50,10)
LIG(42,12,39,16)
LIG(43,10,42,12)
LIG(42,8,43,10)
LIG(39,4,42,8)
LIG(34,1,39,4)
LIG(39,16,34,19)
LIG(34,19,23,20)
LIG(23,0,34,1)
LIG(29,13,27,17)
LIG(23,0,27,3)
LIG(27,3,29,7)
LIG(29,7,30,10)
LIG(30,10,29,13)
LIG(19,0,23,3)
LIG(23,3,25,7)
LIG(25,7,26,10)
LIG(26,10,25,13)
LIG(25,13,23,17)
LIG(15,5,24,5)
LIG(15,15,24,15)
VLG     xor xor2(out,a,b);
FSYM
LIG(45,10,55,10)
LIG(55,10,55,35)
FFIG D:\download\VLSI1\DSCH1\DSCH\examples\xor4_lan3.sch
