vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ipshared/460f/srcs/main_fsm.vhd" \
"../../../bd/design_1/ipshared/460f/srcs/SPM.vhd" \
"../../../bd/design_1/ipshared/460f/srcs/w_sticker.vhd" \
"../../../bd/design_1/ipshared/460f/srcs/wgu.vhd" \
"../../../bd/design_1/ipshared/460f/srcs/acc_wrapper.vhd" \
"../../../bd/design_1/ipshared/460f/srcs/MyAccelerator_v2_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/460f/srcs/MyAccelerator_v2_0_M01_AXIS.vhd" \
"../../../bd/design_1/ip/design_1_myaccelerator_0_0/sim/design_1_myaccelerator_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
