V. Baumgarte , G. Ehlers , F. May , A. Nückel , M. Vorbach , M. Weinhardt, PACT XPP—A Self-Reconfigurable Data Processing Architecture, The Journal of Supercomputing, v.26 n.2, p.167-184, September 2003[doi>10.1023/A:1024499601571]
Srinivas Boppu , Frank Hannig , Jurgen Teich , Roberto Perez-Andrade, Towards Symbolic Run-Time Reconfiguration in Tightly-Coupled Processor Arrays, Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, p.392-397, November 30-December 02, 2011[doi>10.1109/ReConFig.2011.91]
Frank Bouwens , Mladen Berekovic , Bjorn De Sutter , Georgi Gaydadjiev, Architecture enhancements for the ADRES coarse-grained reconfigurable array, Proceedings of the 3rd international conference on High performance embedded architectures and compilers, January 27-29, 2008, Göteborg, Sweden
Mike Butts, Synchronization through Communication in a Massively Parallel Processor Array, IEEE Micro, v.27 n.5, p.32-40, September 2007[doi>10.1109/MM.2007.92]
Olivier Certner , Zheng Li , Pierre Palatin , Olivier Temam , Frederic Arzel , Nathalie Drach, A practical approach for reconciling high and predictable performance in non-regular parallel programs, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403555]
Lakshmi N. Chakrapani , John Gyllenhaal , Wen-mei W. Hwu , Scott A. Mahlke , Krishna V. Palem , Rodric M. Rabbah, Trimaran: an infrastructure for research in instruction-level parallelism, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.32-41, September 22-24, 2004, West Lafayette, IN[doi>10.1007/11532378_4]
Andrew Duller, Gajinder Panesar, and Daniel Towner. 2003. Parallel processing—The picoChip way&excl; In Communicating Process Architectures, IOS Press, 125--138.
Hritam Dutta , Frank Hannig , Jurgen Teich, Hierarchical Partitioning for Piecewise Linear Algorithms, Proceedings of the international symposium on Parallel Computing in Electrical Engineering, p.153-160, September 13-17, 2006[doi>10.1109/PARELEC.2006.43]
Paul Feautrier and Christian Lengauer. 2011. Polyhedron model. In Encyclopedia of Parallel Computing, David Padua, Ed., Springer, 1581--1592.
Martin Fowler, Domain Specific Languages, Addison-Wesley Professional, 2010
Gcc. 2013. The gnu compiler collection. http://gcc.gnu.org.
Nathan Goulding-Hotta , Jack Sampson , Ganesh Venkatesh , Saturnino Garcia , Joe Auricchio , Po-Chao Huang , Manish Arora , Siddhartha Nath , Vikram Bhatt , Jonathan Babb , Steven Swanson , Michael Taylor, The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future, IEEE Micro, v.31 n.2, p.86-95, March 2011[doi>10.1109/MM.2011.18]
Linley Gwennup. 2011. Adapteva: More flops, less watts: Epiphany offers floating-point accelerator for mobile processors. Microprocessor Report 2. http://www.linleygroup.com/newsletters/newsletter_detail.php&quest;num=4716
Frank Hannig , Holger Ruckdeschel , Hritam Dutta , Jürgen Teich, PARO: Synthesis of Hardware Accelerators for Multi-dimensional Dataflow-Intensive Applications, Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications, March 26-28, 2008, London, UK[doi>10.1007/978-3-540-78610-8_30]
Frank Hannig, Moritz Schmid, Jürgen Teich, and Heinz Hornegger. 2010. A deeply pipelined and parallel architecture for denoising medical images. In Proceedings of the IEEE International Conference on Field Programmable Technology (FPT'10). 485--490.
Frank Hannig , Jurgen Teich, Resource Constrained and Speculative Scheduling of an Algorithm Class with Run-Time Dependent Conditionals, Proceedings of the Application-Specific Systems, Architectures and Processors, 15th IEEE International Conference, p.17-27, September 27-29, 2004[doi>10.1109/ASAP.2004.36]
Jörg Henkel, Andreas Herkersdorf, Lars Bauer, Thomas Wild, Michael Hübner, Ravi Kumar Pujari, Artjom Grudnitsky, Jan Heisswolf, Aurang Zaib, Benjamin Vogel, Vahid Lari, and Sebastian Kobbe. 2012. Invasive manycore architectures. In Proceedings of the 17<sup>th</sup> Asia and South Pacific Design Automation Conference (ASP-DAC'12). 193--200.
Jason Howard, Saurabh Dighe, Yatin Hoskote, Sriram Vangal, David Finan, Gregory Ruhl, David Jenkins, Howard Wilson, Nitin Borkar, Gerhard Schrom, Fabrice Pailet, Shailendra Jain, Tiju Jacob, Satish Yada, Sraven Marella, Praveen Salihundam, Vasantha Erraguntla, Michael Konow, Michael Riepen, Guido Droege, Joerg Lindemann, Matthias Gries, Thomas Apel, Kersten Henriss, Tor Lund-Larsen, Sebastian Steibl, Shekhar Borkar, Vivek De, Rob Van Der Wijngaart, and Timothy Mattson. 2010. A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'10). 108--109.
Gilles Kahn. 1974. The semantics of a simple language for parallel programming. In Proceedings of the International Federation for Information Processing Congress (IFIP'74). 471--475.
Ron Kalla , Balaram Sinharoy , William J. Starke , Michael Floyd, Power7: IBM's Next-Generation Server Processor, IEEE Micro, v.30 n.2, p.7-15, March 2010[doi>10.1109/MM.2010.38]
Dmitrij Kissler, Frank Hannig, Alexey Kupriyanov, and Jürgen Teich. 2006. A highly parameterizable parallel processor array architecture. In Proceedings of the IEEE International Conference on Field Programmable Technology (FPT'06). 105--112.
Dmitrij Kissler, Andreas Strawetz, Frank Hannig, and Jürgen Teich. 2009. Power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures. J. Low Power Electron. 5, 1, 96--105.
Peter Kogge, Keren Bergman, Shekhar Borkar, Dan Campbell, William Carlson, William Dally, Monty Denneau, Paul Franzon, William Harrod, Kerry Hill, Jon Hiller, Sherman Karp, Stephen Keckler, Dean Klein, Robert Lucas, Mark Richards, Al Scarpelli, Steven Scott, Allan Snavely, Thomas Sterling, R. StanleyWilliams, and Katherine Yelick. 2008. Exascale computing study: Technology challenges in achieving exascale systems. http://www.cse.nd.edu/Reports/2008/TR-2008-13.pdf.
Alexey Kupriyanov, Frank Hannig, Dmitrij Kissler, and Jürgen Teich. 2008. MAML: An ADL for designing single and multiprocessor architectures. In Processor Description Languages, Morgan Kaufmann, 295--327.
Vahid Lari , Shravan Muddasani , Srinivas Boppu , Frank Hannig , Moritz Schmid , Jürgen Teich, Hierarchical power management for adaptive tightly-coupled processor arrays, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.1, p.1-25, January 2013[doi>10.1145/2390191.2390193]
V. Lari , A. Narovlyanskyy , F. Hannig , J. Teich, Decentralized dynamic resource management support for massively parallel processor arrays, Proceedings of the ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors, p.87-94, September 11-14, 2011[doi>10.1109/ASAP.2011.6043240]
Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
Jong-eun Lee , Kiyoung Choi , Nikil D. Dutt, An algorithm for mapping loops onto coarse-grained reconfigurable architectures, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780758]
Christian Lengauer , Michael Barnett , Duncan G. Hudson, Towards systolizing compilation, Distributed Computing, v.5 n.1, p.7-24, June 1991[doi>10.1007/BF02311229]
Erik Lindholm , John Nickolls , Stuart Oberman , John Montrym, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, v.28 n.2, p.39-55, March 2008[doi>10.1109/MM.2008.31]
Masato Motomura. 2002. A dynamically reconfigurable processor architecture. In Microprocessor Forum, October, In-Stat/MDR, San Jose, CA.
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Aaftab Munshi. 2012. The OpenCL specification version 1.2. Khronos OpenCL Working Group. http://developer.amd.com/wordpress/media/2012/10/opencl-1.2.pdf
Pierre Palatin , Yves Lhuillier , Olivier Temam, CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.247-258, December 09-13, 2006[doi>10.1109/MICRO.2006.13]
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
Karthikeyan Sankaralingam , Ramadass Nagarajan , Robert McDonald , Rajagopalan Desikan , Saurabh Drolia , M. S. Govindan , Paul Gratz , Divya Gulati , Heather Hanson , Changkyu Kim , Haiming Liu , Nitya Ranganathan , Simha Sethumadhavan , Sadia Sharif , Premkishore Shivakumar , Stephen W. Keckler , Doug Burger, Distributed Microarchitectural Protocols in the TRIPS Prototype Processor, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.480-491, December 09-13, 2006[doi>10.1109/MICRO.2006.19]
Vinay Saripalli, Guangyu Sun, Asit Mishra, Yuan Xie, Suman Datta, and Vijaykrishnan Narayanan. 2011. Exploiting heterogeneity for energy efficiency in chip multiprocessors. IEEE J. Emerg. Select. Topics Circ. Syst. 1, 2, 109--119.
Anand Lal Shimp. 2013. The ARM vs x86 wars have begun: In-depth power analysis of Atom, Krait and Cortex A15. http://www.anandtech.com/show/6536/arm-vs-x86-the-real-showdown/12.
Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000[doi>10.1109/12.859540]
Jürgen Teich. 2008. Invasive algorithms and architectures. it -- Inf. Technol. 50, 5, 300--310.
Jürgen Teich, Jörg Henkel, Andreas Herkersdorf, Doris Schmitt-Landsiedel, Wolfgang Schröder-Preikschat, and Gregor Snelting. 2011. Invasive computing: An overview. In Multiprocessor System-on-Chip: Hardware Design and Tool Integration, Springer, 241--268.
Alexandru Tanase , Frank Hannig , Jurgen Teich, Symbolic parallelization of loop programs for massively parallel processor arrays, Proceedings of the 2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP), p.1-9, June 05-07, 2013[doi>10.1109/ASAP.2013.6567543]
Lothar Thiele and Vwani Prasad Roychowdhury. 1991. Systematic design of local processor arrays for numerical algorithms. In Proceedings of the International Workshop on Algorithms and Parallel VLSI Architectures, vol. a: Tutorials, Ed F. Deprettere and A. J. van der Veen, Eds., Elsevier, 329--339.
Tilera Corporation. 2013. http://www.tilera.com.
Girish Venkataramani , Walid Najjar , Fadi Kurdahi , Nader Bagherzadeh , Wim Bohm , Jeff Hammes, Automatic compilation to a coarse-grained reconfigurable system-opn-chip, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.4, p.560-589, November 2003[doi>10.1145/950162.950167]
Michael Joseph Wolfe. 1996. High Performance Compilers for Parallel Computing. Addison-Wesley.
Jingling Xue, Unimodular transformations of non-perfectly nested loops, Parallel Computing, v.22 n.12, p.1621-1645, Feb. 1997[doi>10.1016/S0167-8191(96)00063-4]
Jingling Xue, Loop tiling for parallelism, Kluwer Academic Publishers, Norwell, MA, 2000
