Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri Apr 25 22:26:18 2025
| Host              : Kahu running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design            : toplevel
| Device            : xczu1cg-sbva484
| Speed File        : -1  PRODUCTION 1.30 03-25-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         64          
SYNTH-15   Warning           Byte wide write enable not inferred                 32          
TIMING-18  Warning           Missing input or output delay                       17          
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (15)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: processor/processor/csr_unit/time_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.962        0.000                      0                 7070        0.010        0.000                      0                 7070        2.000        0.000                       0                  2206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                               ------------       ----------      --------------
U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  system_clk_zynqTOclkwizard_clk_wiz_0_0            {0.000 5.000}      10.000          100.000         
clk_pl_0                                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  system_clk_zynqTOclkwizard_clk_wiz_0_0                  2.962        0.000                      0                 7070        0.010        0.000                      0                 7070        4.427        0.000                       0                  2205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                              
----------                              ----------                              --------                              
(none)                                                                                                                  
(none)                                  system_clk_zynqTOclkwizard_clk_wiz_0_0                                          
(none)                                                                          system_clk_zynqTOclkwizard_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
  To Clock:  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y2  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  system_clk_zynqTOclkwizard_clk_wiz_0_0
  To Clock:  system_clk_zynqTOclkwizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 processor/arbiter/FSM_sequential_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/read_data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@10.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 1.754ns (25.548%)  route 5.111ns (74.452%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 13.544 - 10.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.927ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.844ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.070     3.217    processor/arbiter/system_clk_0
    SLICE_X15Y88         FDRE                                         r  processor/arbiter/FSM_sequential_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.313 r  processor/arbiter/FSM_sequential_state_reg[0]_rep__0/Q
                         net (fo=318, routed)         0.666     3.979    processor/arbiter/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X14Y88         LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     4.115 f  processor/arbiter/FSM_sequential_wb_state[1]_i_3__0/O
                         net (fo=17, routed)          0.393     4.508    uart1/FSM_sequential_wb_state_reg[1]_0
    SLICE_X14Y73         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     4.656 r  uart1/mem_data_out[31]_i_13/O
                         net (fo=1, routed)           0.332     4.988    intercon_error/mem_data_out[31]_i_3_0
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     5.170 r  intercon_error/mem_data_out[31]_i_10/O
                         net (fo=1, routed)           0.173     5.343    processor/arbiter/FSM_sequential_state_reg[0]_7
    SLICE_X14Y88         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     5.383 r  processor/arbiter/mem_data_out[31]_i_3/O
                         net (fo=8, routed)           0.596     5.980    processor/arbiter/processor_ack_in
    SLICE_X11Y93         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     6.098 r  processor/arbiter/csr_addr[8]_i_8/O
                         net (fo=2, routed)           0.194     6.292    processor/processor/memory/wb_outputs_reg[dat][8]
    SLICE_X11Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.330 r  processor/processor/memory/csr_addr[8]_i_4/O
                         net (fo=176, routed)         0.391     6.720    processor/processor/memory/p_1_in
    SLICE_X9Y87          LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     6.782 r  processor/processor/memory/mem_op[2]_i_6/O
                         net (fo=93, routed)          0.447     7.230    processor/processor/decode/stall_ex
    SLICE_X9Y75          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     7.347 f  processor/processor/decode/csr_addr[6]_i_1/O
                         net (fo=18, routed)          0.371     7.717    processor/processor/decode/csr_read_address_p_reg[6]
    SLICE_X12Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     7.894 f  processor/processor/decode/read_data_out[30]_i_12/O
                         net (fo=1, routed)           0.260     8.154    processor/processor/decode/read_data_out[30]_i_12_n_0
    SLICE_X13Y72         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.331 f  processor/processor/decode/read_data_out[30]_i_9/O
                         net (fo=113, routed)         0.426     8.757    processor/processor/decode/read_data_out[30]_i_16_0
    SLICE_X4Y65          LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     8.893 r  processor/processor/decode/read_data_out[31]_i_11/O
                         net (fo=30, routed)          0.451     9.344    processor/processor/decode/read_data_out[31]_i_11_n_0
    SLICE_X5Y72          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     9.523 r  processor/processor/decode/read_data_out[16]_i_4/O
                         net (fo=1, routed)           0.352     9.875    processor/processor/decode/read_data_out[16]_i_4_n_0
    SLICE_X6Y64          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148    10.023 r  processor/processor/decode/read_data_out[16]_i_1/O
                         net (fo=1, routed)           0.059    10.082    processor/processor/csr_unit/D[16]
    SLICE_X6Y64          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    10.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850    10.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.798    13.544    processor/processor/csr_unit/system_clk_0
    SLICE_X6Y64          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[16]/C
                         clock pessimism             -0.458    13.086    
                         clock uncertainty           -0.068    13.018    
    SLICE_X6Y64          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    13.045    processor/processor/csr_unit/read_data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 processor/arbiter/FSM_sequential_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/read_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@10.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 1.686ns (24.697%)  route 5.141ns (75.303%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 13.548 - 10.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.927ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.844ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.070     3.217    processor/arbiter/system_clk_0
    SLICE_X15Y88         FDRE                                         r  processor/arbiter/FSM_sequential_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.313 r  processor/arbiter/FSM_sequential_state_reg[0]_rep__0/Q
                         net (fo=318, routed)         0.666     3.979    processor/arbiter/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X14Y88         LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     4.115 f  processor/arbiter/FSM_sequential_wb_state[1]_i_3__0/O
                         net (fo=17, routed)          0.393     4.508    uart1/FSM_sequential_wb_state_reg[1]_0
    SLICE_X14Y73         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     4.656 r  uart1/mem_data_out[31]_i_13/O
                         net (fo=1, routed)           0.332     4.988    intercon_error/mem_data_out[31]_i_3_0
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     5.170 r  intercon_error/mem_data_out[31]_i_10/O
                         net (fo=1, routed)           0.173     5.343    processor/arbiter/FSM_sequential_state_reg[0]_7
    SLICE_X14Y88         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     5.383 r  processor/arbiter/mem_data_out[31]_i_3/O
                         net (fo=8, routed)           0.596     5.980    processor/arbiter/processor_ack_in
    SLICE_X11Y93         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     6.098 r  processor/arbiter/csr_addr[8]_i_8/O
                         net (fo=2, routed)           0.194     6.292    processor/processor/memory/wb_outputs_reg[dat][8]
    SLICE_X11Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.330 r  processor/processor/memory/csr_addr[8]_i_4/O
                         net (fo=176, routed)         0.391     6.720    processor/processor/memory/p_1_in
    SLICE_X9Y87          LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     6.782 r  processor/processor/memory/mem_op[2]_i_6/O
                         net (fo=93, routed)          0.447     7.230    processor/processor/decode/stall_ex
    SLICE_X9Y75          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     7.347 r  processor/processor/decode/csr_addr[6]_i_1/O
                         net (fo=18, routed)          0.371     7.717    processor/processor/decode/csr_read_address_p_reg[6]
    SLICE_X12Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     7.894 r  processor/processor/decode/read_data_out[30]_i_12/O
                         net (fo=1, routed)           0.260     8.154    processor/processor/decode/read_data_out[30]_i_12_n_0
    SLICE_X13Y72         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.331 r  processor/processor/decode/read_data_out[30]_i_9/O
                         net (fo=113, routed)         0.617     8.948    processor/processor/decode/read_data_out[30]_i_16_0
    SLICE_X9Y65          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     9.068 r  processor/processor/decode/read_data_out[31]_i_10/O
                         net (fo=6, routed)           0.335     9.404    processor/processor/decode/read_data_out[31]_i_10_n_0
    SLICE_X12Y66         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     9.502 r  processor/processor/decode/read_data_out[1]_i_3/O
                         net (fo=1, routed)           0.307     9.809    processor/processor/decode/read_data_out[1]_i_3_n_0
    SLICE_X10Y64         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     9.986 r  processor/processor/decode/read_data_out[1]_i_1/O
                         net (fo=1, routed)           0.058    10.044    processor/processor/csr_unit/D[1]
    SLICE_X10Y64         FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    10.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850    10.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.802    13.548    processor/processor/csr_unit/system_clk_0
    SLICE_X10Y64         FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[1]/C
                         clock pessimism             -0.458    13.090    
                         clock uncertainty           -0.068    13.022    
    SLICE_X10Y64         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    13.049    processor/processor/csr_unit/read_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 processor/arbiter/FSM_sequential_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/read_data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@10.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 1.666ns (24.399%)  route 5.162ns (75.601%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 13.556 - 10.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.927ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.844ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.070     3.217    processor/arbiter/system_clk_0
    SLICE_X15Y88         FDRE                                         r  processor/arbiter/FSM_sequential_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.313 r  processor/arbiter/FSM_sequential_state_reg[0]_rep__0/Q
                         net (fo=318, routed)         0.666     3.979    processor/arbiter/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X14Y88         LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     4.115 f  processor/arbiter/FSM_sequential_wb_state[1]_i_3__0/O
                         net (fo=17, routed)          0.393     4.508    uart1/FSM_sequential_wb_state_reg[1]_0
    SLICE_X14Y73         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     4.656 r  uart1/mem_data_out[31]_i_13/O
                         net (fo=1, routed)           0.332     4.988    intercon_error/mem_data_out[31]_i_3_0
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     5.170 r  intercon_error/mem_data_out[31]_i_10/O
                         net (fo=1, routed)           0.173     5.343    processor/arbiter/FSM_sequential_state_reg[0]_7
    SLICE_X14Y88         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     5.383 r  processor/arbiter/mem_data_out[31]_i_3/O
                         net (fo=8, routed)           0.596     5.980    processor/arbiter/processor_ack_in
    SLICE_X11Y93         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     6.098 r  processor/arbiter/csr_addr[8]_i_8/O
                         net (fo=2, routed)           0.194     6.292    processor/processor/memory/wb_outputs_reg[dat][8]
    SLICE_X11Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.330 r  processor/processor/memory/csr_addr[8]_i_4/O
                         net (fo=176, routed)         0.391     6.720    processor/processor/memory/p_1_in
    SLICE_X9Y87          LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     6.782 r  processor/processor/memory/mem_op[2]_i_6/O
                         net (fo=93, routed)          0.447     7.230    processor/processor/decode/stall_ex
    SLICE_X9Y75          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     7.347 f  processor/processor/decode/csr_addr[6]_i_1/O
                         net (fo=18, routed)          0.371     7.717    processor/processor/decode/csr_read_address_p_reg[6]
    SLICE_X12Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     7.894 f  processor/processor/decode/read_data_out[30]_i_12/O
                         net (fo=1, routed)           0.260     8.154    processor/processor/decode/read_data_out[30]_i_12_n_0
    SLICE_X13Y72         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.331 f  processor/processor/decode/read_data_out[30]_i_9/O
                         net (fo=113, routed)         0.426     8.757    processor/processor/decode/read_data_out[30]_i_16_0
    SLICE_X4Y65          LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     8.893 r  processor/processor/decode/read_data_out[31]_i_11/O
                         net (fo=30, routed)          0.511     9.404    processor/processor/decode/read_data_out[31]_i_11_n_0
    SLICE_X7Y74          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     9.581 r  processor/processor/decode/read_data_out[26]_i_4/O
                         net (fo=1, routed)           0.325     9.906    processor/processor/decode/read_data_out[26]_i_4_n_0
    SLICE_X9Y68          LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     9.968 r  processor/processor/decode/read_data_out[26]_i_1/O
                         net (fo=1, routed)           0.077    10.045    processor/processor/csr_unit/D[26]
    SLICE_X9Y68          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    10.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850    10.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.810    13.556    processor/processor/csr_unit/system_clk_0
    SLICE_X9Y68          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[26]/C
                         clock pessimism             -0.458    13.098    
                         clock uncertainty           -0.068    13.030    
    SLICE_X9Y68          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    13.057    processor/processor/csr_unit/read_data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         13.057    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 processor/processor/memory/rd_write_out_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dmem_if/wb_outputs_reg[adr][1]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@10.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.522ns (22.478%)  route 5.249ns (77.522%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.927ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.844ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.028     3.175    processor/processor/memory/system_clk_0
    SLICE_X13Y88         FDRE                                         r  processor/processor/memory/rd_write_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.271 r  processor/processor/memory/rd_write_out_reg/Q
                         net (fo=2, routed)           0.515     3.786    processor/processor/memory/mem_rd_write
    SLICE_X10Y88         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.933 r  processor/processor/memory/dmem_data_out_p[31]_i_5/O
                         net (fo=2, routed)           0.151     4.083    processor/processor/memory/dmem_data_out_p[31]_i_5_n_0
    SLICE_X9Y87          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     4.121 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=35, routed)          0.563     4.685    processor/processor/memory/rd_addr_out_reg[3]_0
    SLICE_X7Y95          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     4.749 f  processor/processor/memory/dmem_data_out_p[21]_i_1/O
                         net (fo=11, routed)          0.512     5.260    processor/processor/execute/ex_dmem_data_out[16]
    SLICE_X13Y83         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.374 r  processor/processor/execute/i__carry__0_i_66/O
                         net (fo=1, routed)           0.099     5.473    processor/processor/execute/i__carry__0_i_66_n_0
    SLICE_X13Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     5.571 r  processor/processor/execute/i__carry__0_i_36/O
                         net (fo=6, routed)           0.550     6.121    processor/processor/execute/i__carry__0_i_36_n_0
    SLICE_X3Y85          LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.160 f  processor/processor/execute/i__carry__0_i_6/O
                         net (fo=2, routed)           0.222     6.382    processor/processor/execute/alu_instance/DI[2]
    SLICE_X2Y84          CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.142     6.524 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.418     6.942    processor/processor/execute/alu_instance/data3_0
    SLICE_X7Y82          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     7.005 r  processor/processor/execute/alu_instance/rd_data[0]_i_11/O
                         net (fo=2, routed)           0.171     7.176    processor/processor/execute/alu_instance/rd_data[0]_i_11_n_0
    SLICE_X6Y81          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     7.325 r  processor/processor/execute/alu_instance/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.048     7.373    processor/processor/execute/alu_instance/rd_data[0]_i_4_n_0
    SLICE_X6Y81          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     7.411 f  processor/processor/execute/alu_instance/rd_data[0]_i_1/O
                         net (fo=7, routed)           0.408     7.819    processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X12Y76         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     7.968 f  processor/processor/execute/alu_instance/mem_op[2]_i_10/O
                         net (fo=1, routed)           0.049     8.017    processor/processor/execute/alu_instance/mem_op[2]_i_10_n_0
    SLICE_X12Y76         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     8.081 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=148, routed)         0.599     8.679    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X10Y95         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     8.779 r  processor/processor/execute/alu_instance/FSM_sequential_state[1]_i_4/O
                         net (fo=6, routed)           0.178     8.957    processor/processor/execute/alu_instance/dmem_write_req_p_reg
    SLICE_X12Y94         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     9.057 r  processor/processor/execute/alu_instance/FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.181     9.238    processor/dmem_if/wb_outputs_reg[cyc]_0
    SLICE_X12Y95         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     9.359 r  processor/dmem_if/wb_outputs[adr][31]_i_1/O
                         net (fo=36, routed)          0.587     9.946    processor/dmem_if/wb_outputs[adr][31]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  processor/dmem_if/wb_outputs_reg[adr][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    10.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850    10.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.787    13.533    processor/dmem_if/system_clk_0
    SLICE_X12Y88         FDRE                                         r  processor/dmem_if/wb_outputs_reg[adr][1]/C
                         clock pessimism             -0.458    13.075    
                         clock uncertainty           -0.068    13.007    
    SLICE_X12Y88         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    12.964    processor/dmem_if/wb_outputs_reg[adr][1]
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 processor/processor/memory/rd_write_out_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dmem_if/wb_outputs_reg[adr][3]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@10.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 1.522ns (22.520%)  route 5.236ns (77.480%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 13.525 - 10.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.927ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.844ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.028     3.175    processor/processor/memory/system_clk_0
    SLICE_X13Y88         FDRE                                         r  processor/processor/memory/rd_write_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.271 r  processor/processor/memory/rd_write_out_reg/Q
                         net (fo=2, routed)           0.515     3.786    processor/processor/memory/mem_rd_write
    SLICE_X10Y88         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.933 r  processor/processor/memory/dmem_data_out_p[31]_i_5/O
                         net (fo=2, routed)           0.151     4.083    processor/processor/memory/dmem_data_out_p[31]_i_5_n_0
    SLICE_X9Y87          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     4.121 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=35, routed)          0.563     4.685    processor/processor/memory/rd_addr_out_reg[3]_0
    SLICE_X7Y95          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     4.749 f  processor/processor/memory/dmem_data_out_p[21]_i_1/O
                         net (fo=11, routed)          0.512     5.260    processor/processor/execute/ex_dmem_data_out[16]
    SLICE_X13Y83         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.374 r  processor/processor/execute/i__carry__0_i_66/O
                         net (fo=1, routed)           0.099     5.473    processor/processor/execute/i__carry__0_i_66_n_0
    SLICE_X13Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     5.571 r  processor/processor/execute/i__carry__0_i_36/O
                         net (fo=6, routed)           0.550     6.121    processor/processor/execute/i__carry__0_i_36_n_0
    SLICE_X3Y85          LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.160 f  processor/processor/execute/i__carry__0_i_6/O
                         net (fo=2, routed)           0.222     6.382    processor/processor/execute/alu_instance/DI[2]
    SLICE_X2Y84          CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.142     6.524 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.418     6.942    processor/processor/execute/alu_instance/data3_0
    SLICE_X7Y82          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     7.005 r  processor/processor/execute/alu_instance/rd_data[0]_i_11/O
                         net (fo=2, routed)           0.171     7.176    processor/processor/execute/alu_instance/rd_data[0]_i_11_n_0
    SLICE_X6Y81          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     7.325 r  processor/processor/execute/alu_instance/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.048     7.373    processor/processor/execute/alu_instance/rd_data[0]_i_4_n_0
    SLICE_X6Y81          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     7.411 f  processor/processor/execute/alu_instance/rd_data[0]_i_1/O
                         net (fo=7, routed)           0.408     7.819    processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X12Y76         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     7.968 f  processor/processor/execute/alu_instance/mem_op[2]_i_10/O
                         net (fo=1, routed)           0.049     8.017    processor/processor/execute/alu_instance/mem_op[2]_i_10_n_0
    SLICE_X12Y76         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     8.081 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=148, routed)         0.599     8.679    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X10Y95         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     8.779 r  processor/processor/execute/alu_instance/FSM_sequential_state[1]_i_4/O
                         net (fo=6, routed)           0.178     8.957    processor/processor/execute/alu_instance/dmem_write_req_p_reg
    SLICE_X12Y94         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     9.057 r  processor/processor/execute/alu_instance/FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.181     9.238    processor/dmem_if/wb_outputs_reg[cyc]_0
    SLICE_X12Y95         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     9.359 r  processor/dmem_if/wb_outputs[adr][31]_i_1/O
                         net (fo=36, routed)          0.574     9.933    processor/dmem_if/wb_outputs[adr][31]_i_1_n_0
    SLICE_X12Y87         FDRE                                         r  processor/dmem_if/wb_outputs_reg[adr][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    10.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850    10.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.779    13.525    processor/dmem_if/system_clk_0
    SLICE_X12Y87         FDRE                                         r  processor/dmem_if/wb_outputs_reg[adr][3]/C
                         clock pessimism             -0.458    13.067    
                         clock uncertainty           -0.068    12.999    
    SLICE_X12Y87         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    12.956    processor/dmem_if/wb_outputs_reg[adr][3]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 processor/processor/memory/rd_write_out_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dmem_if/wb_outputs_reg[dat][0]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@10.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.480ns (22.130%)  route 5.208ns (77.870%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 13.532 - 10.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.927ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.844ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.028     3.175    processor/processor/memory/system_clk_0
    SLICE_X13Y88         FDRE                                         r  processor/processor/memory/rd_write_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.271 r  processor/processor/memory/rd_write_out_reg/Q
                         net (fo=2, routed)           0.515     3.786    processor/processor/memory/mem_rd_write
    SLICE_X10Y88         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.933 r  processor/processor/memory/dmem_data_out_p[31]_i_5/O
                         net (fo=2, routed)           0.151     4.083    processor/processor/memory/dmem_data_out_p[31]_i_5_n_0
    SLICE_X9Y87          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     4.121 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=35, routed)          0.563     4.685    processor/processor/memory/rd_addr_out_reg[3]_0
    SLICE_X7Y95          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     4.749 f  processor/processor/memory/dmem_data_out_p[21]_i_1/O
                         net (fo=11, routed)          0.512     5.260    processor/processor/execute/ex_dmem_data_out[16]
    SLICE_X13Y83         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.374 r  processor/processor/execute/i__carry__0_i_66/O
                         net (fo=1, routed)           0.099     5.473    processor/processor/execute/i__carry__0_i_66_n_0
    SLICE_X13Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     5.571 r  processor/processor/execute/i__carry__0_i_36/O
                         net (fo=6, routed)           0.550     6.121    processor/processor/execute/i__carry__0_i_36_n_0
    SLICE_X3Y85          LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.160 f  processor/processor/execute/i__carry__0_i_6/O
                         net (fo=2, routed)           0.222     6.382    processor/processor/execute/alu_instance/DI[2]
    SLICE_X2Y84          CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.142     6.524 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.418     6.942    processor/processor/execute/alu_instance/data3_0
    SLICE_X7Y82          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     7.005 r  processor/processor/execute/alu_instance/rd_data[0]_i_11/O
                         net (fo=2, routed)           0.171     7.176    processor/processor/execute/alu_instance/rd_data[0]_i_11_n_0
    SLICE_X6Y81          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     7.325 r  processor/processor/execute/alu_instance/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.048     7.373    processor/processor/execute/alu_instance/rd_data[0]_i_4_n_0
    SLICE_X6Y81          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     7.411 f  processor/processor/execute/alu_instance/rd_data[0]_i_1/O
                         net (fo=7, routed)           0.408     7.819    processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X12Y76         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     7.968 f  processor/processor/execute/alu_instance/mem_op[2]_i_10/O
                         net (fo=1, routed)           0.049     8.017    processor/processor/execute/alu_instance/mem_op[2]_i_10_n_0
    SLICE_X12Y76         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     8.081 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=148, routed)         0.575     8.656    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X12Y89         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     8.694 r  processor/processor/execute/alu_instance/wb_outputs[adr][1]_i_1__0/O
                         net (fo=17, routed)          0.155     8.849    processor/processor/execute/alu_instance/dmem_address_p_reg[31][1]
    SLICE_X12Y91         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.948 f  processor/processor/execute/alu_instance/mem_data_out[23]_i_5/O
                         net (fo=34, routed)          0.203     9.150    processor/processor/execute/alu_instance/mem_size_reg[0]
    SLICE_X12Y94         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     9.292 r  processor/processor/execute/alu_instance/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.571     9.863    processor/dmem_if/wb_outputs_reg[dat][0]_1
    SLICE_X14Y90         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    10.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850    10.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.786    13.532    processor/dmem_if/system_clk_0
    SLICE_X14Y90         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][0]/C
                         clock pessimism             -0.458    13.074    
                         clock uncertainty           -0.068    13.006    
    SLICE_X14Y90         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    12.934    processor/dmem_if/wb_outputs_reg[dat][0]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 processor/processor/memory/rd_write_out_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dmem_if/wb_outputs_reg[dat][1]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@10.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.480ns (22.130%)  route 5.208ns (77.870%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 13.532 - 10.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.927ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.844ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.028     3.175    processor/processor/memory/system_clk_0
    SLICE_X13Y88         FDRE                                         r  processor/processor/memory/rd_write_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.271 r  processor/processor/memory/rd_write_out_reg/Q
                         net (fo=2, routed)           0.515     3.786    processor/processor/memory/mem_rd_write
    SLICE_X10Y88         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.933 r  processor/processor/memory/dmem_data_out_p[31]_i_5/O
                         net (fo=2, routed)           0.151     4.083    processor/processor/memory/dmem_data_out_p[31]_i_5_n_0
    SLICE_X9Y87          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     4.121 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=35, routed)          0.563     4.685    processor/processor/memory/rd_addr_out_reg[3]_0
    SLICE_X7Y95          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     4.749 f  processor/processor/memory/dmem_data_out_p[21]_i_1/O
                         net (fo=11, routed)          0.512     5.260    processor/processor/execute/ex_dmem_data_out[16]
    SLICE_X13Y83         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.374 r  processor/processor/execute/i__carry__0_i_66/O
                         net (fo=1, routed)           0.099     5.473    processor/processor/execute/i__carry__0_i_66_n_0
    SLICE_X13Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     5.571 r  processor/processor/execute/i__carry__0_i_36/O
                         net (fo=6, routed)           0.550     6.121    processor/processor/execute/i__carry__0_i_36_n_0
    SLICE_X3Y85          LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.160 f  processor/processor/execute/i__carry__0_i_6/O
                         net (fo=2, routed)           0.222     6.382    processor/processor/execute/alu_instance/DI[2]
    SLICE_X2Y84          CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.142     6.524 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.418     6.942    processor/processor/execute/alu_instance/data3_0
    SLICE_X7Y82          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     7.005 r  processor/processor/execute/alu_instance/rd_data[0]_i_11/O
                         net (fo=2, routed)           0.171     7.176    processor/processor/execute/alu_instance/rd_data[0]_i_11_n_0
    SLICE_X6Y81          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     7.325 r  processor/processor/execute/alu_instance/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.048     7.373    processor/processor/execute/alu_instance/rd_data[0]_i_4_n_0
    SLICE_X6Y81          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     7.411 f  processor/processor/execute/alu_instance/rd_data[0]_i_1/O
                         net (fo=7, routed)           0.408     7.819    processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X12Y76         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     7.968 f  processor/processor/execute/alu_instance/mem_op[2]_i_10/O
                         net (fo=1, routed)           0.049     8.017    processor/processor/execute/alu_instance/mem_op[2]_i_10_n_0
    SLICE_X12Y76         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     8.081 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=148, routed)         0.575     8.656    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X12Y89         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     8.694 r  processor/processor/execute/alu_instance/wb_outputs[adr][1]_i_1__0/O
                         net (fo=17, routed)          0.155     8.849    processor/processor/execute/alu_instance/dmem_address_p_reg[31][1]
    SLICE_X12Y91         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.948 f  processor/processor/execute/alu_instance/mem_data_out[23]_i_5/O
                         net (fo=34, routed)          0.203     9.150    processor/processor/execute/alu_instance/mem_size_reg[0]
    SLICE_X12Y94         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     9.292 r  processor/processor/execute/alu_instance/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.571     9.863    processor/dmem_if/wb_outputs_reg[dat][0]_1
    SLICE_X14Y90         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    10.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850    10.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.786    13.532    processor/dmem_if/system_clk_0
    SLICE_X14Y90         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][1]/C
                         clock pessimism             -0.458    13.074    
                         clock uncertainty           -0.068    13.006    
    SLICE_X14Y90         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072    12.934    processor/dmem_if/wb_outputs_reg[dat][1]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 processor/processor/memory/rd_write_out_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dmem_if/wb_outputs_reg[dat][2]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@10.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.480ns (22.130%)  route 5.208ns (77.870%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 13.532 - 10.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.927ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.844ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.028     3.175    processor/processor/memory/system_clk_0
    SLICE_X13Y88         FDRE                                         r  processor/processor/memory/rd_write_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.271 r  processor/processor/memory/rd_write_out_reg/Q
                         net (fo=2, routed)           0.515     3.786    processor/processor/memory/mem_rd_write
    SLICE_X10Y88         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.933 r  processor/processor/memory/dmem_data_out_p[31]_i_5/O
                         net (fo=2, routed)           0.151     4.083    processor/processor/memory/dmem_data_out_p[31]_i_5_n_0
    SLICE_X9Y87          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     4.121 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=35, routed)          0.563     4.685    processor/processor/memory/rd_addr_out_reg[3]_0
    SLICE_X7Y95          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     4.749 f  processor/processor/memory/dmem_data_out_p[21]_i_1/O
                         net (fo=11, routed)          0.512     5.260    processor/processor/execute/ex_dmem_data_out[16]
    SLICE_X13Y83         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.374 r  processor/processor/execute/i__carry__0_i_66/O
                         net (fo=1, routed)           0.099     5.473    processor/processor/execute/i__carry__0_i_66_n_0
    SLICE_X13Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     5.571 r  processor/processor/execute/i__carry__0_i_36/O
                         net (fo=6, routed)           0.550     6.121    processor/processor/execute/i__carry__0_i_36_n_0
    SLICE_X3Y85          LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.160 f  processor/processor/execute/i__carry__0_i_6/O
                         net (fo=2, routed)           0.222     6.382    processor/processor/execute/alu_instance/DI[2]
    SLICE_X2Y84          CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.142     6.524 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.418     6.942    processor/processor/execute/alu_instance/data3_0
    SLICE_X7Y82          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     7.005 r  processor/processor/execute/alu_instance/rd_data[0]_i_11/O
                         net (fo=2, routed)           0.171     7.176    processor/processor/execute/alu_instance/rd_data[0]_i_11_n_0
    SLICE_X6Y81          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     7.325 r  processor/processor/execute/alu_instance/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.048     7.373    processor/processor/execute/alu_instance/rd_data[0]_i_4_n_0
    SLICE_X6Y81          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     7.411 f  processor/processor/execute/alu_instance/rd_data[0]_i_1/O
                         net (fo=7, routed)           0.408     7.819    processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X12Y76         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     7.968 f  processor/processor/execute/alu_instance/mem_op[2]_i_10/O
                         net (fo=1, routed)           0.049     8.017    processor/processor/execute/alu_instance/mem_op[2]_i_10_n_0
    SLICE_X12Y76         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     8.081 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=148, routed)         0.575     8.656    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X12Y89         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     8.694 r  processor/processor/execute/alu_instance/wb_outputs[adr][1]_i_1__0/O
                         net (fo=17, routed)          0.155     8.849    processor/processor/execute/alu_instance/dmem_address_p_reg[31][1]
    SLICE_X12Y91         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.948 f  processor/processor/execute/alu_instance/mem_data_out[23]_i_5/O
                         net (fo=34, routed)          0.203     9.150    processor/processor/execute/alu_instance/mem_size_reg[0]
    SLICE_X12Y94         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     9.292 r  processor/processor/execute/alu_instance/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.571     9.863    processor/dmem_if/wb_outputs_reg[dat][0]_1
    SLICE_X14Y90         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    10.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850    10.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.786    13.532    processor/dmem_if/system_clk_0
    SLICE_X14Y90         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][2]/C
                         clock pessimism             -0.458    13.074    
                         clock uncertainty           -0.068    13.006    
    SLICE_X14Y90         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    12.934    processor/dmem_if/wb_outputs_reg[dat][2]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 processor/processor/memory/rd_write_out_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dmem_if/wb_outputs_reg[dat][3]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@10.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.480ns (22.130%)  route 5.208ns (77.870%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 13.532 - 10.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.927ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.844ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.028     3.175    processor/processor/memory/system_clk_0
    SLICE_X13Y88         FDRE                                         r  processor/processor/memory/rd_write_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.271 r  processor/processor/memory/rd_write_out_reg/Q
                         net (fo=2, routed)           0.515     3.786    processor/processor/memory/mem_rd_write
    SLICE_X10Y88         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.933 r  processor/processor/memory/dmem_data_out_p[31]_i_5/O
                         net (fo=2, routed)           0.151     4.083    processor/processor/memory/dmem_data_out_p[31]_i_5_n_0
    SLICE_X9Y87          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     4.121 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=35, routed)          0.563     4.685    processor/processor/memory/rd_addr_out_reg[3]_0
    SLICE_X7Y95          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     4.749 f  processor/processor/memory/dmem_data_out_p[21]_i_1/O
                         net (fo=11, routed)          0.512     5.260    processor/processor/execute/ex_dmem_data_out[16]
    SLICE_X13Y83         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.374 r  processor/processor/execute/i__carry__0_i_66/O
                         net (fo=1, routed)           0.099     5.473    processor/processor/execute/i__carry__0_i_66_n_0
    SLICE_X13Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     5.571 r  processor/processor/execute/i__carry__0_i_36/O
                         net (fo=6, routed)           0.550     6.121    processor/processor/execute/i__carry__0_i_36_n_0
    SLICE_X3Y85          LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.160 f  processor/processor/execute/i__carry__0_i_6/O
                         net (fo=2, routed)           0.222     6.382    processor/processor/execute/alu_instance/DI[2]
    SLICE_X2Y84          CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.142     6.524 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.418     6.942    processor/processor/execute/alu_instance/data3_0
    SLICE_X7Y82          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     7.005 r  processor/processor/execute/alu_instance/rd_data[0]_i_11/O
                         net (fo=2, routed)           0.171     7.176    processor/processor/execute/alu_instance/rd_data[0]_i_11_n_0
    SLICE_X6Y81          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     7.325 r  processor/processor/execute/alu_instance/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.048     7.373    processor/processor/execute/alu_instance/rd_data[0]_i_4_n_0
    SLICE_X6Y81          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     7.411 f  processor/processor/execute/alu_instance/rd_data[0]_i_1/O
                         net (fo=7, routed)           0.408     7.819    processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X12Y76         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     7.968 f  processor/processor/execute/alu_instance/mem_op[2]_i_10/O
                         net (fo=1, routed)           0.049     8.017    processor/processor/execute/alu_instance/mem_op[2]_i_10_n_0
    SLICE_X12Y76         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     8.081 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=148, routed)         0.575     8.656    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X12Y89         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     8.694 r  processor/processor/execute/alu_instance/wb_outputs[adr][1]_i_1__0/O
                         net (fo=17, routed)          0.155     8.849    processor/processor/execute/alu_instance/dmem_address_p_reg[31][1]
    SLICE_X12Y91         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.948 f  processor/processor/execute/alu_instance/mem_data_out[23]_i_5/O
                         net (fo=34, routed)          0.203     9.150    processor/processor/execute/alu_instance/mem_size_reg[0]
    SLICE_X12Y94         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     9.292 r  processor/processor/execute/alu_instance/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.571     9.863    processor/dmem_if/wb_outputs_reg[dat][0]_1
    SLICE_X14Y90         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    10.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850    10.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.786    13.532    processor/dmem_if/system_clk_0
    SLICE_X14Y90         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][3]/C
                         clock pessimism             -0.458    13.074    
                         clock uncertainty           -0.068    13.006    
    SLICE_X14Y90         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    12.934    processor/dmem_if/wb_outputs_reg[dat][3]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 processor/processor/memory/rd_write_out_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dmem_if/wb_outputs_reg[dat][4]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@10.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.480ns (22.130%)  route 5.208ns (77.870%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 13.532 - 10.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.927ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.844ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.028     3.175    processor/processor/memory/system_clk_0
    SLICE_X13Y88         FDRE                                         r  processor/processor/memory/rd_write_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.271 r  processor/processor/memory/rd_write_out_reg/Q
                         net (fo=2, routed)           0.515     3.786    processor/processor/memory/mem_rd_write
    SLICE_X10Y88         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     3.933 r  processor/processor/memory/dmem_data_out_p[31]_i_5/O
                         net (fo=2, routed)           0.151     4.083    processor/processor/memory/dmem_data_out_p[31]_i_5_n_0
    SLICE_X9Y87          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     4.121 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=35, routed)          0.563     4.685    processor/processor/memory/rd_addr_out_reg[3]_0
    SLICE_X7Y95          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     4.749 f  processor/processor/memory/dmem_data_out_p[21]_i_1/O
                         net (fo=11, routed)          0.512     5.260    processor/processor/execute/ex_dmem_data_out[16]
    SLICE_X13Y83         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.374 r  processor/processor/execute/i__carry__0_i_66/O
                         net (fo=1, routed)           0.099     5.473    processor/processor/execute/i__carry__0_i_66_n_0
    SLICE_X13Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     5.571 r  processor/processor/execute/i__carry__0_i_36/O
                         net (fo=6, routed)           0.550     6.121    processor/processor/execute/i__carry__0_i_36_n_0
    SLICE_X3Y85          LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.160 f  processor/processor/execute/i__carry__0_i_6/O
                         net (fo=2, routed)           0.222     6.382    processor/processor/execute/alu_instance/DI[2]
    SLICE_X2Y84          CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.142     6.524 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.418     6.942    processor/processor/execute/alu_instance/data3_0
    SLICE_X7Y82          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     7.005 r  processor/processor/execute/alu_instance/rd_data[0]_i_11/O
                         net (fo=2, routed)           0.171     7.176    processor/processor/execute/alu_instance/rd_data[0]_i_11_n_0
    SLICE_X6Y81          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     7.325 r  processor/processor/execute/alu_instance/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.048     7.373    processor/processor/execute/alu_instance/rd_data[0]_i_4_n_0
    SLICE_X6Y81          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     7.411 f  processor/processor/execute/alu_instance/rd_data[0]_i_1/O
                         net (fo=7, routed)           0.408     7.819    processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X12Y76         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     7.968 f  processor/processor/execute/alu_instance/mem_op[2]_i_10/O
                         net (fo=1, routed)           0.049     8.017    processor/processor/execute/alu_instance/mem_op[2]_i_10_n_0
    SLICE_X12Y76         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     8.081 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=148, routed)         0.575     8.656    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X12Y89         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     8.694 r  processor/processor/execute/alu_instance/wb_outputs[adr][1]_i_1__0/O
                         net (fo=17, routed)          0.155     8.849    processor/processor/execute/alu_instance/dmem_address_p_reg[31][1]
    SLICE_X12Y91         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.948 f  processor/processor/execute/alu_instance/mem_data_out[23]_i_5/O
                         net (fo=34, routed)          0.203     9.150    processor/processor/execute/alu_instance/mem_size_reg[0]
    SLICE_X12Y94         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     9.292 r  processor/processor/execute/alu_instance/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.571     9.863    processor/dmem_if/wb_outputs_reg[dat][0]_1
    SLICE_X14Y90         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000    10.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850    10.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.786    13.532    processor/dmem_if/system_clk_0
    SLICE_X14Y90         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][4]/C
                         clock pessimism             -0.458    13.074    
                         clock uncertainty           -0.068    13.006    
    SLICE_X14Y90         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    12.934    processor/dmem_if/wb_outputs_reg[dat][4]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  3.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 uart0/send_buffer_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/send_buffer/memory_reg_0_31_0_7/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.072ns (29.150%)  route 0.175ns (70.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.844ns (routing 0.844ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.927ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.844     3.590    uart0/system_clk_0
    SLICE_X15Y71         FDRE                                         r  uart0/send_buffer_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     3.662 r  uart0/send_buffer_input_reg[2]/Q
                         net (fo=1, routed)           0.175     3.837    uart0/send_buffer/memory_reg_0_31_0_7/DIB0
    SLICE_X16Y70         RAMD32                                       r  uart0/send_buffer/memory_reg_0_31_0_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.139     3.286    uart0/send_buffer/memory_reg_0_31_0_7/WCLK
    SLICE_X16Y70         RAMD32                                       r  uart0/send_buffer/memory_reg_0_31_0_7/RAMB/CLK
                         clock pessimism              0.459     3.745    
    SLICE_X16Y70         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     3.827    uart0/send_buffer/memory_reg_0_31_0_7/RAMB
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           3.837    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 uart0/rx_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/recv_buffer/memory_reg_0_31_0_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.073ns (42.941%)  route 0.097ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Net Delay (Source):      1.869ns (routing 0.844ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.927ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.869     3.615    uart0/system_clk_0
    SLICE_X17Y66         FDRE                                         r  uart0/rx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     3.688 r  uart0/rx_byte_reg[0]/Q
                         net (fo=1, routed)           0.097     3.785    uart0/recv_buffer/memory_reg_0_31_0_7/DIA0
    SLICE_X17Y69         RAMD32                                       r  uart0/recv_buffer/memory_reg_0_31_0_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.154     3.301    uart0/recv_buffer/memory_reg_0_31_0_7/WCLK
    SLICE_X17Y69         RAMD32                                       r  uart0/recv_buffer/memory_reg_0_31_0_7/RAMA/CLK
                         clock pessimism              0.394     3.695    
    SLICE_X17Y69         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     3.774    uart0/recv_buffer/memory_reg_0_31_0_7/RAMA
  -------------------------------------------------------------------
                         required time                         -3.774    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 processor/processor/writeback/exception_ctx_out_reg[cause][3]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mcause_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.070ns (39.106%)  route 0.109ns (60.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Net Delay (Source):      1.804ns (routing 0.844ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.927ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.804     3.550    processor/processor/writeback/system_clk_0
    SLICE_X12Y66         FDRE                                         r  processor/processor/writeback/exception_ctx_out_reg[cause][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     3.620 r  processor/processor/writeback/exception_ctx_out_reg[cause][3]/Q
                         net (fo=1, routed)           0.109     3.729    processor/processor/csr_unit/mcause_reg[5]_1[3]
    SLICE_X10Y66         FDRE                                         r  processor/processor/csr_unit/mcause_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.055     3.202    processor/processor/csr_unit/system_clk_0
    SLICE_X10Y66         FDRE                                         r  processor/processor/csr_unit/mcause_reg[3]/C
                         clock pessimism              0.458     3.660    
    SLICE_X10Y66         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     3.715    processor/processor/csr_unit/mcause_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.715    
                         arrival time                           3.729    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 processor/processor/writeback/exception_ctx_out_reg[badaddr][9]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mbadaddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      1.034ns (routing 0.474ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.528ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.034     1.920    processor/processor/writeback/system_clk_0
    SLICE_X7Y66          FDRE                                         r  processor/processor/writeback/exception_ctx_out_reg[badaddr][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.959 r  processor/processor/writeback/exception_ctx_out_reg[badaddr][9]/Q
                         net (fo=1, routed)           0.034     1.993    processor/processor/csr_unit/mbadaddr_reg[31]_2[9]
    SLICE_X7Y66          FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.168     1.612    processor/processor/csr_unit/system_clk_0
    SLICE_X7Y66          FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[9]/C
                         clock pessimism              0.314     1.926    
    SLICE_X7Y66          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.973    processor/processor/csr_unit/mbadaddr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 processor/processor/memory/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/writeback/rd_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.071ns (37.215%)  route 0.120ns (62.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Net Delay (Source):      1.779ns (routing 0.844ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.927ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.779     3.525    processor/processor/memory/system_clk_0
    SLICE_X12Y87         FDRE                                         r  processor/processor/memory/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     3.596 r  processor/processor/memory/rd_addr_out_reg[1]/Q
                         net (fo=4, routed)           0.120     3.716    processor/processor/writeback/rd_addr_out_reg[4]_1[1]
    SLICE_X10Y88         FDRE                                         r  processor/processor/writeback/rd_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.033     3.180    processor/processor/writeback/system_clk_0
    SLICE_X10Y88         FDRE                                         r  processor/processor/writeback/rd_addr_out_reg[1]/C
                         clock pessimism              0.458     3.638    
    SLICE_X10Y88         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     3.693    processor/processor/writeback/rd_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 processor/processor/csr_unit/mtvec_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/execute/mtvec_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.070ns (37.433%)  route 0.117ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Net Delay (Source):      1.797ns (routing 0.844ns, distribution 0.953ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.927ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.797     3.543    processor/processor/csr_unit/system_clk_0
    SLICE_X8Y72          FDRE                                         r  processor/processor/csr_unit/mtvec_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.613 r  processor/processor/csr_unit/mtvec_out_reg[17]/Q
                         net (fo=1, routed)           0.117     3.730    processor/processor/execute/mtvec_reg[31]_1[15]
    SLICE_X6Y74          FDRE                                         r  processor/processor/execute/mtvec_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.046     3.193    processor/processor/execute/system_clk_0
    SLICE_X6Y74          FDRE                                         r  processor/processor/execute/mtvec_reg[17]/C
                         clock pessimism              0.458     3.651    
    SLICE_X6Y74          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     3.706    processor/processor/execute/mtvec_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.706    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 processor/processor/writeback/csr_data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mtvec_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.070ns (36.232%)  route 0.123ns (63.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.205ns
    Source Clock Delay      (SCD):    3.548ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Net Delay (Source):      1.802ns (routing 0.844ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.927ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.802     3.548    processor/processor/writeback/system_clk_0
    SLICE_X10Y65         FDRE                                         r  processor/processor/writeback/csr_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.618 r  processor/processor/writeback/csr_data_out_reg[8]/Q
                         net (fo=8, routed)           0.123     3.741    processor/processor/csr_unit/mepc_reg[31]_1[8]
    SLICE_X8Y63          FDRE                                         r  processor/processor/csr_unit/mtvec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.058     3.205    processor/processor/csr_unit/system_clk_0
    SLICE_X8Y63          FDRE                                         r  processor/processor/csr_unit/mtvec_reg[8]/C
                         clock pessimism              0.458     3.663    
    SLICE_X8Y63          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.716    processor/processor/csr_unit/mtvec_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.716    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 processor/icache_disabled.imem_if/mem_data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/decode/instruction_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.073ns (39.037%)  route 0.114ns (60.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Net Delay (Source):      1.781ns (routing 0.844ns, distribution 0.937ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.927ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.781     3.527    processor/icache_disabled.imem_if/system_clk_0
    SLICE_X13Y90         FDRE                                         r  processor/icache_disabled.imem_if/mem_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     3.600 r  processor/icache_disabled.imem_if/mem_data_out_reg[4]/Q
                         net (fo=1, routed)           0.114     3.714    processor/processor/decode/instruction_reg[31]_1[2]
    SLICE_X13Y89         FDSE                                         r  processor/processor/decode/instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.026     3.173    processor/processor/decode/system_clk_0
    SLICE_X13Y89         FDSE                                         r  processor/processor/decode/instruction_reg[4]/C
                         clock pessimism              0.458     3.631    
    SLICE_X13Y89         FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     3.686    processor/processor/decode/instruction_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 processor/processor/memory/exception_context_out_reg[badaddr][18]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/writeback/exception_ctx_out_reg[badaddr][18]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Net Delay (Source):      1.026ns (routing 0.474ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.528ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.026     1.912    processor/processor/memory/system_clk_0
    SLICE_X6Y77          FDRE                                         r  processor/processor/memory/exception_context_out_reg[badaddr][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.951 r  processor/processor/memory/exception_context_out_reg[badaddr][18]/Q
                         net (fo=1, routed)           0.062     2.013    processor/processor/writeback/exception_ctx_out_reg[badaddr][31]_1[18]
    SLICE_X6Y76          FDRE                                         r  processor/processor/writeback/exception_ctx_out_reg[badaddr][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.164     1.608    processor/processor/writeback/system_clk_0
    SLICE_X6Y76          FDRE                                         r  processor/processor/writeback/exception_ctx_out_reg[badaddr][18]/C
                         clock pessimism              0.328     1.936    
    SLICE_X6Y76          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.983    processor/processor/writeback/exception_ctx_out_reg[badaddr][18]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 uart1/recv_buffer/top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/recv_buffer/memory_reg_0_31_0_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             system_clk_zynqTOclkwizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns - system_clk_zynqTOclkwizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.073ns (26.335%)  route 0.204ns (73.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.843ns (routing 0.844ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.140ns (routing 0.927ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.843     3.589    uart1/recv_buffer/system_clk_0
    SLICE_X15Y66         FDRE                                         r  uart1/recv_buffer/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     3.662 r  uart1/recv_buffer/top_reg[0]/Q
                         net (fo=23, routed)          0.204     3.866    uart1/recv_buffer/memory_reg_0_31_0_7/ADDRH0
    SLICE_X16Y67         RAMD32                                       r  uart1/recv_buffer/memory_reg_0_31_0_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.140     3.287    uart1/recv_buffer/memory_reg_0_31_0_7/WCLK
    SLICE_X16Y67         RAMD32                                       r  uart1/recv_buffer/memory_reg_0_31_0_7/RAMA/CLK
                         clock pessimism              0.459     3.746    
    SLICE_X16Y67         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.090     3.836    uart1/recv_buffer/memory_reg_0_31_0_7/RAMA
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_clk_zynqTOclkwizard_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y16  aee_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y19  aee_ram/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y18  aee_ram/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y18  aee_ram/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y4   main_memory/memory_reg_0_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y5   main_memory/memory_reg_0_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y6   main_memory/memory_reg_0_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y7   main_memory/memory_reg_0_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y8   main_memory/memory_reg_0_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y9   main_memory/memory_reg_0_bram_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y89   processor/processor/regfile/regfile.registers_reg_r1_0_31_0_13/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.166ns  (logic 0.529ns (45.373%)  route 0.637ns (54.627%))
  Logic Levels:           9  (CARRY8=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.410     0.507    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.655 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.683    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_0
    SLICE_X6Y67          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.706 r  processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.734    processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.757 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.785    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.808 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.836    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.859 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.887    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.910 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.938    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.961 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.989    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X6Y73          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     1.135 r  processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[7]
                         net (fo=1, routed)           0.031     1.166    processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_8
    SLICE_X6Y73          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[61]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.165ns  (logic 0.528ns (45.326%)  route 0.637ns (54.674%))
  Logic Levels:           9  (CARRY8=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.410     0.507    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.655 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.683    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_0
    SLICE_X6Y67          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.706 r  processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.734    processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.757 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.785    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.808 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.836    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.859 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.887    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.910 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.938    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.961 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.989    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X6Y73          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     1.134 r  processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[5]
                         net (fo=1, routed)           0.031     1.165    processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_10
    SLICE_X6Y73          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.150ns  (logic 0.512ns (44.526%)  route 0.638ns (55.474%))
  Logic Levels:           9  (CARRY8=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.410     0.507    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.655 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.683    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_0
    SLICE_X6Y67          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.706 r  processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.734    processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.757 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.785    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.808 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.836    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.859 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.887    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.910 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.938    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.961 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.989    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X6Y73          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     1.118 r  processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[6]
                         net (fo=1, routed)           0.032     1.150    processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_9
    SLICE_X6Y73          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[60]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.128ns  (logic 0.492ns (43.621%)  route 0.636ns (56.379%))
  Logic Levels:           9  (CARRY8=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.410     0.507    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.655 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.683    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_0
    SLICE_X6Y67          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.706 r  processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.734    processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.757 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.785    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.808 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.836    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.859 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.887    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.910 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.938    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.961 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.989    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X6Y73          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.098 r  processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[4]
                         net (fo=1, routed)           0.030     1.128    processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_11
    SLICE_X6Y73          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[59]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.125ns  (logic 0.487ns (43.293%)  route 0.638ns (56.707%))
  Logic Levels:           9  (CARRY8=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.410     0.507    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.655 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.683    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_0
    SLICE_X6Y67          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.706 r  processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.734    processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.757 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.785    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.808 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.836    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.859 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.887    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.910 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.938    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.961 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.989    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X6Y73          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     1.093 r  processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.032     1.125    processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_12
    SLICE_X6Y73          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.480ns (42.976%)  route 0.637ns (57.024%))
  Logic Levels:           9  (CARRY8=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.410     0.507    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.655 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.683    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_0
    SLICE_X6Y67          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.706 r  processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.734    processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.757 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.785    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.808 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.836    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.859 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.887    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.910 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.938    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.961 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.989    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X6Y73          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     1.086 r  processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.031     1.117    processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_14
    SLICE_X6Y73          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[55]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.115ns  (logic 0.506ns (45.386%)  route 0.609ns (54.614%))
  Logic Levels:           8  (CARRY8=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.410     0.507    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.655 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.683    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_0
    SLICE_X6Y67          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.706 r  processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.734    processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.757 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.785    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.808 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.836    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.859 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.887    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.910 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.938    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     1.084 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/O[7]
                         net (fo=1, routed)           0.031     1.115    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_8
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.114ns  (logic 0.505ns (45.337%)  route 0.609ns (54.663%))
  Logic Levels:           8  (CARRY8=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.410     0.507    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.655 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.683    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_0
    SLICE_X6Y67          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.706 r  processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.734    processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.757 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.785    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.808 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.836    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.859 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.887    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.910 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.938    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     1.083 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/O[5]
                         net (fo=1, routed)           0.031     1.114    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_10
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[58]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.107ns  (logic 0.469ns (42.371%)  route 0.638ns (57.629%))
  Logic Levels:           9  (CARRY8=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.410     0.507    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.655 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.683    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_0
    SLICE_X6Y67          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.706 r  processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.734    processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.757 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.785    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.808 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.836    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.859 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.887    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.910 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.938    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.961 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.989    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X6Y73          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     1.075 r  processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.032     1.107    processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_13
    SLICE_X6Y73          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.099ns  (logic 0.489ns (44.499%)  route 0.610ns (55.501%))
  Logic Levels:           8  (CARRY8=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.410     0.507    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.655 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.683    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_0
    SLICE_X6Y67          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.706 r  processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.734    processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.757 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.785    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.808 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.836    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.859 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.887    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.910 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.938    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     1.067 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/O[6]
                         net (fo=1, routed)           0.032     1.099    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_9
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[54]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[19]/C
    SLICE_X6Y68          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[19]/Q
                         net (fo=2, routed)           0.048     0.087    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[19]
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.111    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_12
    SLICE_X6Y68          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[3]/C
    SLICE_X6Y66          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[3]/Q
                         net (fo=2, routed)           0.048     0.087    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[3]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.111    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_12
    SLICE_X6Y66          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[43]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[43]/C
    SLICE_X6Y71          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[43]/Q
                         net (fo=2, routed)           0.048     0.087    processor/processor/csr_unit/timer_counter/data11[11]
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.111    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_12
    SLICE_X6Y71          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[59]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[59]/C
    SLICE_X6Y73          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[59]/Q
                         net (fo=2, routed)           0.048     0.087    processor/processor/csr_unit/timer_counter/data11[27]
    SLICE_X6Y73          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.111    processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_12
    SLICE_X6Y73          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[17]/C
    SLICE_X6Y68          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[17]/Q
                         net (fo=2, routed)           0.049     0.088    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[17]
    SLICE_X6Y68          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.112    processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_14
    SLICE_X6Y68          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[1]/C
    SLICE_X6Y66          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[1]/Q
                         net (fo=2, routed)           0.049     0.088    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[1]
    SLICE_X6Y66          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.112    processor/processor/csr_unit/timer_counter/current_count_reg[0]_i_1_n_14
    SLICE_X6Y66          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[25]/C
    SLICE_X6Y69          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[25]/Q
                         net (fo=2, routed)           0.049     0.088    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[25]
    SLICE_X6Y69          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.112    processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_14
    SLICE_X6Y69          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[33]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[33]/C
    SLICE_X6Y70          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[33]/Q
                         net (fo=2, routed)           0.049     0.088    processor/processor/csr_unit/timer_counter/data11[1]
    SLICE_X6Y70          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.112    processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_14
    SLICE_X6Y70          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[41]/C
    SLICE_X6Y71          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[41]/Q
                         net (fo=2, routed)           0.049     0.088    processor/processor/csr_unit/timer_counter/data11[9]
    SLICE_X6Y71          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.112    processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_14
    SLICE_X6Y71          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[49]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[49]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[49]/C
    SLICE_X6Y72          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[49]/Q
                         net (fo=2, routed)           0.049     0.088    processor/processor/csr_unit/timer_counter/data11[17]
    SLICE_X6Y72          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.112    processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_14
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[49]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  system_clk_zynqTOclkwizard_clk_wiz_0_0
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio/direction_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.442ns  (logic 5.878ns (78.985%)  route 1.564ns (21.015%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.060ns (routing 0.927ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.060     3.207    gpio/system_clk_0
    SLICE_X14Y75         FDRE                                         r  gpio/direction_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.303 r  gpio/direction_register_reg[11]/Q
                         net (fo=3, routed)           1.564     4.867    gpio_pins_IOBUF[11]_inst/T
    D5                   OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.782    10.649 r  gpio_pins_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.649    gpio_pins[11]
    D5                                                                r  gpio_pins[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/direction_register_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.314ns  (logic 5.837ns (79.800%)  route 1.478ns (20.200%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.081ns (routing 0.927ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.081     3.228    gpio/system_clk_0
    SLICE_X13Y56         FDSE                                         r  gpio/direction_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.325 r  gpio/direction_register_reg[6]/Q
                         net (fo=3, routed)           1.478     4.803    gpio_pins_IOBUF[6]_inst/T
    F7                   OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.740    10.543 r  gpio_pins_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.543    gpio_pins[6]
    F7                                                                r  gpio_pins[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/direction_register_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 5.837ns (81.874%)  route 1.292ns (18.126%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.092ns (routing 0.927ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.092     3.239    gpio/system_clk_0
    SLICE_X15Y65         FDSE                                         r  gpio/direction_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.335 r  gpio/direction_register_reg[1]/Q
                         net (fo=3, routed)           1.292     4.627    gpio_pins_IOBUF[1]_inst/T
    G7                   OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.741    10.369 r  gpio_pins_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.369    gpio_pins[1]
    G7                                                                r  gpio_pins[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/direction_register_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.859ns  (logic 5.835ns (85.066%)  route 1.024ns (14.934%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.083ns (routing 0.927ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.083     3.230    gpio/system_clk_0
    SLICE_X14Y56         FDSE                                         r  gpio/direction_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.325 r  gpio/direction_register_reg[3]/Q
                         net (fo=3, routed)           1.024     4.349    gpio_pins_IOBUF[3]_inst/T
    G6                   OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.740    10.089 r  gpio_pins_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.089    gpio_pins[3]
    G6                                                                r  gpio_pins[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/direction_register_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 5.838ns (85.587%)  route 0.983ns (14.413%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.083ns (routing 0.927ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.083     3.230    gpio/system_clk_0
    SLICE_X14Y56         FDSE                                         r  gpio/direction_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.326 r  gpio/direction_register_reg[2]/Q
                         net (fo=3, routed)           0.983     4.309    gpio_pins_IOBUF[2]_inst/T
    E5                   OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.742    10.051 r  gpio_pins_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.051    gpio_pins[2]
    E5                                                                r  gpio_pins[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/direction_register_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 5.859ns (86.124%)  route 0.944ns (13.876%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.081ns (routing 0.927ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.081     3.228    gpio/system_clk_0
    SLICE_X13Y56         FDSE                                         r  gpio/direction_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.324 r  gpio/direction_register_reg[4]/Q
                         net (fo=3, routed)           0.944     4.268    gpio_pins_IOBUF[4]_inst/T
    E8                   OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.763    10.031 r  gpio_pins_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.031    gpio_pins[4]
    E8                                                                r  gpio_pins[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/direction_register_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 5.836ns (86.519%)  route 0.909ns (13.481%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.083ns (routing 0.927ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.083     3.230    gpio/system_clk_0
    SLICE_X14Y56         FDSE                                         r  gpio/direction_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.325 r  gpio/direction_register_reg[5]/Q
                         net (fo=3, routed)           0.909     4.234    gpio_pins_IOBUF[5]_inst/T
    F8                   OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.741     9.975 r  gpio_pins_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.975    gpio_pins[5]
    F8                                                                r  gpio_pins[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/direction_register_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.677ns  (logic 5.860ns (87.762%)  route 0.817ns (12.238%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.083ns (routing 0.927ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.083     3.230    gpio/system_clk_0
    SLICE_X14Y56         FDSE                                         r  gpio/direction_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.328 r  gpio/direction_register_reg[0]/Q
                         net (fo=3, routed)           0.817     4.145    gpio_pins_IOBUF[0]_inst/T
    D8                   OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.762     9.907 r  gpio_pins_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.907    gpio_pins[0]
    D8                                                                r  gpio_pins[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/direction_register_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 5.877ns (89.772%)  route 0.670ns (10.228%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.081ns (routing 0.927ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.081     3.228    gpio/system_clk_0
    SLICE_X13Y56         FDSE                                         r  gpio/direction_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.324 r  gpio/direction_register_reg[7]/Q
                         net (fo=3, routed)           0.670     3.994    gpio_pins_IOBUF[7]_inst/T
    B6                   OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.781     9.775 r  gpio_pins_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.775    gpio_pins[7]
    B6                                                                r  gpio_pins[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio/direction_register_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.528ns  (logic 2.982ns (65.850%)  route 1.546ns (34.150%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.052ns (routing 0.927ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.968     0.968    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.862 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.119    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.147 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        2.052     3.199    gpio/system_clk_0
    SLICE_X15Y89         FDRE                                         r  gpio/direction_register_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.296 r  gpio/direction_register_reg[9]/Q
                         net (fo=3, routed)           1.546     4.842    gpio_pins_IOBUF[9]_inst/T
    D2                   OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.885     7.727 r  gpio_pins_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.727    gpio_pins[9]
    D2                                                                r  gpio_pins[9] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[48]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.080ns (11.524%)  route 0.614ns (88.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.035ns (routing 0.474ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.035     1.921    reset_controller/system_clk_0
    SLICE_X13Y62         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.960 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.030     1.989    reset_controller/fast_reset_reg_n_0
    SLICE_X13Y62         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     2.030 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1002, routed)        0.585     2.615    processor/processor/csr_unit/timer_counter/reset
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[48]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[49]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.080ns (11.524%)  route 0.614ns (88.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.035ns (routing 0.474ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.035     1.921    reset_controller/system_clk_0
    SLICE_X13Y62         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.960 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.030     1.989    reset_controller/fast_reset_reg_n_0
    SLICE_X13Y62         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     2.030 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1002, routed)        0.585     2.615    processor/processor/csr_unit/timer_counter/reset
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[49]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[50]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.080ns (11.524%)  route 0.614ns (88.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.035ns (routing 0.474ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.035     1.921    reset_controller/system_clk_0
    SLICE_X13Y62         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.960 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.030     1.989    reset_controller/fast_reset_reg_n_0
    SLICE_X13Y62         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     2.030 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1002, routed)        0.585     2.615    processor/processor/csr_unit/timer_counter/reset
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[50]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[51]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.080ns (11.524%)  route 0.614ns (88.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.035ns (routing 0.474ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.035     1.921    reset_controller/system_clk_0
    SLICE_X13Y62         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.960 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.030     1.989    reset_controller/fast_reset_reg_n_0
    SLICE_X13Y62         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     2.030 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1002, routed)        0.585     2.615    processor/processor/csr_unit/timer_counter/reset
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[51]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[52]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.080ns (11.524%)  route 0.614ns (88.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.035ns (routing 0.474ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.035     1.921    reset_controller/system_clk_0
    SLICE_X13Y62         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.960 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.030     1.989    reset_controller/fast_reset_reg_n_0
    SLICE_X13Y62         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     2.030 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1002, routed)        0.585     2.615    processor/processor/csr_unit/timer_counter/reset
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[52]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[53]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.080ns (11.524%)  route 0.614ns (88.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.035ns (routing 0.474ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.035     1.921    reset_controller/system_clk_0
    SLICE_X13Y62         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.960 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.030     1.989    reset_controller/fast_reset_reg_n_0
    SLICE_X13Y62         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     2.030 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1002, routed)        0.585     2.615    processor/processor/csr_unit/timer_counter/reset
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[53]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[54]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.080ns (11.524%)  route 0.614ns (88.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.035ns (routing 0.474ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.035     1.921    reset_controller/system_clk_0
    SLICE_X13Y62         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.960 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.030     1.989    reset_controller/fast_reset_reg_n_0
    SLICE_X13Y62         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     2.030 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1002, routed)        0.585     2.615    processor/processor/csr_unit/timer_counter/reset
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[54]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[55]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.080ns (11.524%)  route 0.614ns (88.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.035ns (routing 0.474ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.035     1.921    reset_controller/system_clk_0
    SLICE_X13Y62         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.960 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.030     1.989    reset_controller/fast_reset_reg_n_0
    SLICE_X13Y62         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     2.030 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1002, routed)        0.585     2.615    processor/processor/csr_unit/timer_counter/reset
    SLICE_X6Y72          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[55]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[56]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.080ns (11.524%)  route 0.614ns (88.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.035ns (routing 0.474ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.035     1.921    reset_controller/system_clk_0
    SLICE_X13Y62         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.960 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.030     1.989    reset_controller/fast_reset_reg_n_0
    SLICE_X13Y62         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     2.030 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1002, routed)        0.585     2.615    processor/processor/csr_unit/timer_counter/reset
    SLICE_X6Y73          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[56]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/timer_counter/current_count_reg[57]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.080ns (11.524%)  route 0.614ns (88.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.035ns (routing 0.474ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.493     0.493    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.723 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.869    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.886 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.035     1.921    reset_controller/system_clk_0
    SLICE_X13Y62         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.960 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.030     1.989    reset_controller/fast_reset_reg_n_0
    SLICE_X13Y62         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     2.030 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1002, routed)        0.585     2.615    processor/processor/csr_unit/timer_counter/reset
    SLICE_X6Y73          FDRE                                         r  processor/processor/csr_unit/timer_counter/current_count_reg[57]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  system_clk_zynqTOclkwizard_clk_wiz_0_0

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1_rxd
                            (input port)
  Destination:            uart1/rx_current_bit_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.222ns  (logic 1.209ns (37.521%)  route 2.013ns (62.478%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        3.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.855ns (routing 0.844ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E6                                                0.000     0.000 f  uart1_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart1_rxd_IBUF_inst/I
    E6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.109     1.109 f  uart1_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    uart1_rxd_IBUF_inst/OUT
    E6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.109 f  uart1_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.274     2.383    uart1/uart1_rxd_IBUF
    SLICE_X16Y64         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.483 r  uart1/rx_current_bit[2]_i_1__0/O
                         net (fo=3, routed)           0.739     3.222    uart1/rx_current_bit[2]_i_1__0_n_0
    SLICE_X16Y62         FDRE                                         r  uart1/rx_current_bit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.855     3.601    uart1/system_clk_0
    SLICE_X16Y62         FDRE                                         r  uart1/rx_current_bit_reg[0]/C

Slack:                    inf
  Source:                 uart0_rxd
                            (input port)
  Destination:            uart0/rx_sample_delay_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.951ns  (logic 1.311ns (44.417%)  route 1.640ns (55.583%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        3.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.862ns (routing 0.844ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D7                                                0.000     0.000 f  uart0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.134     1.134 f  uart0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.134    uart0_rxd_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.134 f  uart0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.347     2.480    uart0/uart0_rxd_IBUF
    SLICE_X18Y66         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     2.657 r  uart0/rx_sample_delay[2]_i_1/O
                         net (fo=3, routed)           0.293     2.951    uart0/rx_sample_delay[2]_i_1_n_0
    SLICE_X19Y66         FDRE                                         r  uart0/rx_sample_delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.862     3.608    uart0/system_clk_0
    SLICE_X19Y66         FDRE                                         r  uart0/rx_sample_delay_reg[1]/C

Slack:                    inf
  Source:                 uart0_rxd
                            (input port)
  Destination:            uart0/rx_sample_delay_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.950ns  (logic 1.311ns (44.432%)  route 1.639ns (55.568%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        3.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.862ns (routing 0.844ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D7                                                0.000     0.000 f  uart0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.134     1.134 f  uart0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.134    uart0_rxd_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.134 f  uart0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.347     2.480    uart0/uart0_rxd_IBUF
    SLICE_X18Y66         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     2.657 r  uart0/rx_sample_delay[2]_i_1/O
                         net (fo=3, routed)           0.292     2.950    uart0/rx_sample_delay[2]_i_1_n_0
    SLICE_X19Y66         FDRE                                         r  uart0/rx_sample_delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.862     3.608    uart0/system_clk_0
    SLICE_X19Y66         FDRE                                         r  uart0/rx_sample_delay_reg[0]/C

Slack:                    inf
  Source:                 uart0_rxd
                            (input port)
  Destination:            uart0/rx_sample_delay_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 1.311ns (45.448%)  route 1.573ns (54.552%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        3.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.862ns (routing 0.844ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D7                                                0.000     0.000 f  uart0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.134     1.134 f  uart0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.134    uart0_rxd_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.134 f  uart0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.347     2.480    uart0/uart0_rxd_IBUF
    SLICE_X18Y66         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     2.657 r  uart0/rx_sample_delay[2]_i_1/O
                         net (fo=3, routed)           0.226     2.884    uart0/rx_sample_delay[2]_i_1_n_0
    SLICE_X19Y66         FDRE                                         r  uart0/rx_sample_delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.862     3.608    uart0/system_clk_0
    SLICE_X19Y66         FDRE                                         r  uart0/rx_sample_delay_reg[2]/C

Slack:                    inf
  Source:                 uart0_rxd
                            (input port)
  Destination:            uart0/rx_sample_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.867ns  (logic 1.234ns (43.030%)  route 1.633ns (56.970%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        3.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.854ns (routing 0.844ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D7                                                0.000     0.000 f  uart0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.134     1.134 f  uart0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.134    uart0_rxd_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.134 f  uart0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.330     2.463    uart0/uart0_rxd_IBUF
    SLICE_X18Y66         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     2.563 r  uart0/rx_sample_value[3]_i_1/O
                         net (fo=4, routed)           0.303     2.867    uart0/rx_sample_value[3]_i_1_n_0
    SLICE_X18Y65         FDRE                                         r  uart0/rx_sample_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.854     3.600    uart0/system_clk_0
    SLICE_X18Y65         FDRE                                         r  uart0/rx_sample_value_reg[2]/C

Slack:                    inf
  Source:                 uart0_rxd
                            (input port)
  Destination:            uart0/rx_sample_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.866ns  (logic 1.234ns (43.045%)  route 1.632ns (56.955%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        3.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.854ns (routing 0.844ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D7                                                0.000     0.000 f  uart0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.134     1.134 f  uart0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.134    uart0_rxd_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.134 f  uart0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.330     2.463    uart0/uart0_rxd_IBUF
    SLICE_X18Y66         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     2.563 r  uart0/rx_sample_value[3]_i_1/O
                         net (fo=4, routed)           0.302     2.866    uart0/rx_sample_value[3]_i_1_n_0
    SLICE_X18Y65         FDRE                                         r  uart0/rx_sample_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.854     3.600    uart0/system_clk_0
    SLICE_X18Y65         FDRE                                         r  uart0/rx_sample_value_reg[1]/C

Slack:                    inf
  Source:                 uart0_rxd
                            (input port)
  Destination:            uart0/rx_sample_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.866ns  (logic 1.234ns (43.045%)  route 1.632ns (56.955%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        3.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.854ns (routing 0.844ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D7                                                0.000     0.000 f  uart0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.134     1.134 f  uart0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.134    uart0_rxd_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.134 f  uart0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.330     2.463    uart0/uart0_rxd_IBUF
    SLICE_X18Y66         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     2.563 r  uart0/rx_sample_value[3]_i_1/O
                         net (fo=4, routed)           0.302     2.866    uart0/rx_sample_value[3]_i_1_n_0
    SLICE_X18Y65         FDRE                                         r  uart0/rx_sample_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.854     3.600    uart0/system_clk_0
    SLICE_X18Y65         FDRE                                         r  uart0/rx_sample_value_reg[3]/C

Slack:                    inf
  Source:                 uart0_rxd
                            (input port)
  Destination:            uart0/rx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.859ns  (logic 1.134ns (39.644%)  route 1.726ns (60.356%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.863ns (routing 0.844ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D7                                                0.000     0.000 r  uart0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.134     1.134 r  uart0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.134    uart0_rxd_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.134 r  uart0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.726     2.859    uart0/uart0_rxd_IBUF
    SLICE_X17Y67         FDRE                                         r  uart0/rx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.863     3.609    uart0/system_clk_0
    SLICE_X17Y67         FDRE                                         r  uart0/rx_byte_reg[4]/C

Slack:                    inf
  Source:                 uart0_rxd
                            (input port)
  Destination:            uart0/rx_current_bit_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 1.174ns (41.976%)  route 1.622ns (58.024%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        3.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.864ns (routing 0.844ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D7                                                0.000     0.000 f  uart0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.134     1.134 f  uart0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.134    uart0_rxd_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.134 f  uart0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.257     2.391    uart0/uart0_rxd_IBUF
    SLICE_X18Y67         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     2.431 r  uart0/rx_current_bit[2]_i_1/O
                         net (fo=3, routed)           0.365     2.796    uart0/rx_current_bit[2]_i_1_n_0
    SLICE_X18Y66         FDRE                                         r  uart0/rx_current_bit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.864     3.610    uart0/system_clk_0
    SLICE_X18Y66         FDRE                                         r  uart0/rx_current_bit_reg[0]/C

Slack:                    inf
  Source:                 uart0_rxd
                            (input port)
  Destination:            uart0/rx_sample_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.790ns  (logic 1.234ns (44.205%)  route 1.557ns (55.795%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        3.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.864ns (routing 0.844ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D7                                                0.000     0.000 f  uart0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.134     1.134 f  uart0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.134    uart0_rxd_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.134 f  uart0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.330     2.463    uart0/uart0_rxd_IBUF
    SLICE_X18Y66         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     2.563 r  uart0/rx_sample_value[3]_i_1/O
                         net (fo=4, routed)           0.227     2.790    uart0/rx_sample_value[3]_i_1_n_0
    SLICE_X18Y66         FDRE                                         r  uart0/rx_sample_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.850     0.850    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.494 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.722    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.746 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.864     3.610    uart0/system_clk_0
    SLICE_X18Y66         FDRE                                         r  uart0/rx_sample_value_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[53]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/read_data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.131ns (46.439%)  route 0.151ns (53.561%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.163ns (routing 0.528ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[53]/C
    SLICE_X6Y72          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[53]/Q
                         net (fo=2, routed)           0.073     0.112    processor/processor/csr_unit/timer_counter/data11[21]
    SLICE_X7Y72          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     0.147 r  processor/processor/csr_unit/timer_counter/read_data_out[21]_i_6/O
                         net (fo=1, routed)           0.021     0.168    processor/processor/decode/read_data_out_reg[21]
    SLICE_X7Y72          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.203 r  processor/processor/decode/read_data_out[21]_i_3/O
                         net (fo=1, routed)           0.041     0.244    processor/processor/decode/read_data_out[21]_i_3_n_0
    SLICE_X7Y72          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.266 r  processor/processor/decode/read_data_out[21]_i_1/O
                         net (fo=1, routed)           0.016     0.282    processor/processor/csr_unit/D[21]
    SLICE_X7Y72          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.163     1.607    processor/processor/csr_unit/system_clk_0
    SLICE_X7Y72          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[21]/C

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[50]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/read_data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.152ns (51.162%)  route 0.145ns (48.838%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.160ns (routing 0.528ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[50]/C
    SLICE_X6Y72          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[50]/Q
                         net (fo=2, routed)           0.075     0.114    processor/processor/csr_unit/timer_counter/data11[18]
    SLICE_X5Y70          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.050     0.164 r  processor/processor/csr_unit/timer_counter/read_data_out[18]_i_6/O
                         net (fo=1, routed)           0.025     0.189    processor/processor/decode/read_data_out_reg[18]
    SLICE_X5Y70          LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     0.229 r  processor/processor/decode/read_data_out[18]_i_3/O
                         net (fo=1, routed)           0.024     0.253    processor/processor/decode/read_data_out[18]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     0.276 r  processor/processor/decode/read_data_out[18]_i_1/O
                         net (fo=1, routed)           0.021     0.297    processor/processor/csr_unit/D[18]
    SLICE_X5Y70          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.160     1.604    processor/processor/csr_unit/system_clk_0
    SLICE_X5Y70          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[18]/C

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[45]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/read_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.231%)  route 0.175ns (57.769%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.162ns (routing 0.528ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[45]/C
    SLICE_X6Y71          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[45]/Q
                         net (fo=2, routed)           0.073     0.112    processor/processor/csr_unit/timer_counter/data11[13]
    SLICE_X5Y69          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.035     0.147 r  processor/processor/csr_unit/timer_counter/read_data_out[13]_i_6/O
                         net (fo=1, routed)           0.026     0.173    processor/processor/decode/read_data_out_reg[13]
    SLICE_X5Y69          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     0.213 r  processor/processor/decode/read_data_out[13]_i_3/O
                         net (fo=1, routed)           0.050     0.263    processor/processor/decode/read_data_out[13]_i_3_n_0
    SLICE_X5Y67          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     0.277 r  processor/processor/decode/read_data_out[13]_i_1/O
                         net (fo=1, routed)           0.026     0.303    processor/processor/csr_unit/D[13]
    SLICE_X5Y67          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.162     1.606    processor/processor/csr_unit/system_clk_0
    SLICE_X5Y67          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[13]/C

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/read_data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.123ns (40.184%)  route 0.183ns (59.816%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.164ns (routing 0.528ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[23]/C
    SLICE_X6Y68          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[23]/Q
                         net (fo=2, routed)           0.101     0.140    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[23]
    SLICE_X7Y68          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.162 r  processor/processor/csr_unit/timer_counter/read_data_out[23]_i_6/O
                         net (fo=1, routed)           0.025     0.187    processor/processor/decode/read_data_out_reg[23]
    SLICE_X7Y68          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     0.227 r  processor/processor/decode/read_data_out[23]_i_3/O
                         net (fo=1, routed)           0.041     0.268    processor/processor/decode/read_data_out[23]_i_3_n_0
    SLICE_X7Y68          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.290 r  processor/processor/decode/read_data_out[23]_i_1/O
                         net (fo=1, routed)           0.016     0.306    processor/processor/csr_unit/D[23]
    SLICE_X7Y68          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.164     1.608    processor/processor/csr_unit/system_clk_0
    SLICE_X7Y68          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[23]/C

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[51]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/read_data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.116ns (37.502%)  route 0.193ns (62.498%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.168ns (routing 0.528ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[51]/C
    SLICE_X6Y72          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[51]/Q
                         net (fo=2, routed)           0.070     0.109    processor/processor/csr_unit/timer_counter/data11[19]
    SLICE_X5Y71          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.131 r  processor/processor/csr_unit/timer_counter/read_data_out[19]_i_8/O
                         net (fo=1, routed)           0.025     0.156    processor/processor/decode/read_data_out_reg[19]_0
    SLICE_X5Y71          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.040     0.196 r  processor/processor/decode/read_data_out[19]_i_4/O
                         net (fo=1, routed)           0.081     0.277    processor/processor/decode/read_data_out[19]_i_4_n_0
    SLICE_X7Y67          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.292 r  processor/processor/decode/read_data_out[19]_i_1/O
                         net (fo=1, routed)           0.017     0.309    processor/processor/csr_unit/D[19]
    SLICE_X7Y67          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.168     1.612    processor/processor/csr_unit/system_clk_0
    SLICE_X7Y67          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[19]/C

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[60]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/read_data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.151ns (46.881%)  route 0.171ns (53.119%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.162ns (routing 0.528ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[60]/C
    SLICE_X6Y73          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[60]/Q
                         net (fo=2, routed)           0.058     0.097    processor/processor/csr_unit/timer_counter/data11[28]
    SLICE_X7Y73          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     0.147 r  processor/processor/csr_unit/timer_counter/read_data_out[28]_i_6/O
                         net (fo=1, routed)           0.025     0.172    processor/processor/decode/read_data_out_reg[28]
    SLICE_X7Y73          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     0.212 r  processor/processor/decode/read_data_out[28]_i_3/O
                         net (fo=1, routed)           0.072     0.284    processor/processor/decode/read_data_out[28]_i_3_n_0
    SLICE_X8Y73          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.306 r  processor/processor/decode/read_data_out[28]_i_1/O
                         net (fo=1, routed)           0.016     0.322    processor/processor/csr_unit/D[28]
    SLICE_X8Y73          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.162     1.606    processor/processor/csr_unit/system_clk_0
    SLICE_X8Y73          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[28]/C

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/read_data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.153ns (46.491%)  route 0.176ns (53.509%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.164ns (routing 0.528ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[42]/C
    SLICE_X6Y71          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[42]/Q
                         net (fo=2, routed)           0.084     0.123    processor/processor/csr_unit/timer_counter/data11[10]
    SLICE_X6Y65          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.137 r  processor/processor/csr_unit/timer_counter/read_data_out[10]_i_8/O
                         net (fo=1, routed)           0.025     0.162    processor/processor/decode/read_data_out_reg[10]_0
    SLICE_X6Y65          LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.041     0.203 r  processor/processor/decode/read_data_out[10]_i_4/O
                         net (fo=1, routed)           0.051     0.254    processor/processor/decode/read_data_out[10]_i_4_n_0
    SLICE_X7Y65          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.059     0.313 r  processor/processor/decode/read_data_out[10]_i_1/O
                         net (fo=1, routed)           0.016     0.329    processor/processor/csr_unit/D[10]
    SLICE_X7Y65          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.164     1.608    processor/processor/csr_unit/system_clk_0
    SLICE_X7Y65          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[10]/C

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[49]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/read_data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.153ns (45.254%)  route 0.185ns (54.746%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.163ns (routing 0.528ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[49]/C
    SLICE_X6Y72          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[49]/Q
                         net (fo=2, routed)           0.072     0.111    processor/processor/csr_unit/timer_counter/data11[17]
    SLICE_X7Y71          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.125 r  processor/processor/csr_unit/timer_counter/read_data_out[17]_i_6/O
                         net (fo=1, routed)           0.048     0.173    processor/processor/decode/read_data_out_reg[17]
    SLICE_X7Y71          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.050     0.223 r  processor/processor/decode/read_data_out[17]_i_3/O
                         net (fo=1, routed)           0.049     0.272    processor/processor/decode/read_data_out[17]_i_3_n_0
    SLICE_X7Y70          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     0.322 r  processor/processor/decode/read_data_out[17]_i_1/O
                         net (fo=1, routed)           0.016     0.338    processor/processor/csr_unit/D[17]
    SLICE_X7Y70          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.163     1.607    processor/processor/csr_unit/system_clk_0
    SLICE_X7Y70          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[17]/C

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/read_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.154ns (44.806%)  route 0.190ns (55.194%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.171ns (routing 0.528ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
    SLICE_X6Y66          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.079     0.118    processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X9Y66          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     0.153 r  processor/processor/csr_unit/timer_counter/read_data_out[6]_i_6/O
                         net (fo=1, routed)           0.025     0.178    processor/processor/decode/read_data_out_reg[6]
    SLICE_X9Y66          LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     0.218 r  processor/processor/decode/read_data_out[6]_i_3/O
                         net (fo=1, routed)           0.068     0.286    processor/processor/decode/read_data_out[6]_i_3_n_0
    SLICE_X10Y67         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.040     0.326 r  processor/processor/decode/read_data_out[6]_i_1/O
                         net (fo=1, routed)           0.018     0.344    processor/processor/csr_unit/D[6]
    SLICE_X10Y67         FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.171     1.615    processor/processor/csr_unit/system_clk_0
    SLICE_X10Y67         FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[6]/C

Slack:                    inf
  Source:                 processor/processor/csr_unit/timer_counter/current_count_reg[56]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/processor/csr_unit/read_data_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_zynqTOclkwizard_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.138ns (40.105%)  route 0.206ns (59.895%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.166ns (routing 0.528ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE                         0.000     0.000 r  processor/processor/csr_unit/timer_counter/current_count_reg[56]/C
    SLICE_X6Y73          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  processor/processor/csr_unit/timer_counter/current_count_reg[56]/Q
                         net (fo=2, routed)           0.124     0.163    processor/processor/csr_unit/timer_counter/data11[24]
    SLICE_X7Y74          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     0.213 r  processor/processor/csr_unit/timer_counter/read_data_out[24]_i_8/O
                         net (fo=1, routed)           0.021     0.234    processor/processor/decode/read_data_out_reg[24]_0
    SLICE_X7Y74          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     0.248 r  processor/processor/decode/read_data_out[24]_i_4/O
                         net (fo=1, routed)           0.044     0.292    processor/processor/decode/read_data_out[24]_i_4_n_0
    SLICE_X8Y74          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     0.327 r  processor/processor/decode/read_data_out[24]_i_1/O
                         net (fo=1, routed)           0.017     0.344    processor/processor/csr_unit/D[24]
    SLICE_X8Y74          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_zynqTOclkwizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y59        BUFG_PS                      0.000     0.000 r  U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.554     0.554    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.259 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.425    U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/system_clk_zynqTOclkwizard_clk_wiz_0_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.444 r  U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=2203, routed)        1.166     1.610    processor/processor/csr_unit/system_clk_0
    SLICE_X8Y74          FDRE                                         r  processor/processor/csr_unit/read_data_out_reg[24]/C





