{
    "schemaVersion": {
        "major": "1",
        "minor": "0",
        "patch": "0"
    },
    "DdrBanks": [
        {
            "Name": "dynamic_region_memory_subsystem_memory_ddr4_mem00",
            "Type": "ddr4",
            "Size": "16GB",
            "LowestAddress": "0x0000004000000000",
            "HighestAddress": "0x00000043ffffffff",
            "AXI_ARBITRATION_SCHEME": "RD_PRI_REG",
            "BURST_LENGTH": "8",
            "APP_ADDR_WIDTH": "31",
            "APP_DATA_WIDTH": "512",
            "ControllerType": "DDR4_SDRAM",
            "DDR4_ADDR_WIDTH": "17",
            "DDR4_AXI_ADDR_WIDTH": "34",
            "DDR4_AXI_DATA_WIDTH": "512",
            "DDR4_AXI_ID_WIDTH": "1",
            "DDR4_AutoPrecharge": "false",
            "DDR4_AxiNarrowBurst": "false",
            "DDR4_BANK_GROUP_WIDTH": "2",
            "DDR4_BANK_WIDTH": "2",
            "DDR4_CL": "0",
            "DDR4_COLUMN_WIDTH": "10",
            "DDR4_CWL": "0",
            "DDR4_Mem_Add_Map": "ROW_COLUMN_BANK_INTLV",
            "DDR4_Ordering": "Normal",
            "DDR4_RANK_WIDTH": "1",
            "DDR4_ROW_WIDTH": "17",
            "DDR4_tCK": "833",
            "DDR4_tCKE": "0",
            "DDR4_tFAW": "16",
            "DDR4_tMRD": "2",
            "DDR4_tRAS": "39",
            "DDR4_tRCD": "17",
            "DDR4_tREFI": "9363",
            "DDR4_tRFC": "421",
            "DDR4_tRP": "17",
            "DDR4_tRRD_L": "6",
            "DDR4_tRRD_S": "4",
            "DDR4_tRTP": "10",
            "DDR4_tWR": "19",
            "DDR4_tWTR_L": "10",
            "DDR4_tWTR_S": "4",
            "DDR4_tXPR": "109",
            "DDR4_tZQCS": "128",
            "DDR4_tZQI": "0",
            "DDR4_tZQINIT": "256",
            "CAS_LATENCY": "17",
            "CAS_WRITE_LATENCY": "12",
            "DATA_WIDTH": "72",
            "MEMORY_PART": "MTA18ASF2G72PZ-2G3",
            "MEM_ADDR_MAP": "ROW_COLUMN_BANK_INTLV",
            "TIMEPERIOD_PS": "833"
        },
        {
            "Name": "dynamic_region_memory_subsystem_memory_ddr4_mem01",
            "Type": "ddr4",
            "Size": "16GB",
            "LowestAddress": "0x0000005000000000",
            "HighestAddress": "0x00000053ffffffff",
            "AXI_ARBITRATION_SCHEME": "RD_PRI_REG",
            "BURST_LENGTH": "8",
            "APP_ADDR_WIDTH": "31",
            "APP_DATA_WIDTH": "512",
            "ControllerType": "DDR4_SDRAM",
            "DDR4_ADDR_WIDTH": "17",
            "DDR4_AXI_ADDR_WIDTH": "34",
            "DDR4_AXI_DATA_WIDTH": "512",
            "DDR4_AXI_ID_WIDTH": "1",
            "DDR4_AutoPrecharge": "false",
            "DDR4_AxiNarrowBurst": "false",
            "DDR4_BANK_GROUP_WIDTH": "2",
            "DDR4_BANK_WIDTH": "2",
            "DDR4_CL": "0",
            "DDR4_COLUMN_WIDTH": "10",
            "DDR4_CWL": "0",
            "DDR4_Mem_Add_Map": "ROW_COLUMN_BANK_INTLV",
            "DDR4_Ordering": "Normal",
            "DDR4_RANK_WIDTH": "1",
            "DDR4_ROW_WIDTH": "17",
            "DDR4_tCK": "833",
            "DDR4_tCKE": "0",
            "DDR4_tFAW": "16",
            "DDR4_tMRD": "2",
            "DDR4_tRAS": "39",
            "DDR4_tRCD": "17",
            "DDR4_tREFI": "9363",
            "DDR4_tRFC": "421",
            "DDR4_tRP": "17",
            "DDR4_tRRD_L": "6",
            "DDR4_tRRD_S": "4",
            "DDR4_tRTP": "10",
            "DDR4_tWR": "19",
            "DDR4_tWTR_L": "10",
            "DDR4_tWTR_S": "4",
            "DDR4_tXPR": "109",
            "DDR4_tZQCS": "128",
            "DDR4_tZQI": "0",
            "DDR4_tZQINIT": "256",
            "CAS_LATENCY": "17",
            "CAS_WRITE_LATENCY": "12",
            "DATA_WIDTH": "72",
            "MEMORY_PART": "MTA18ASF2G72PZ-2G3",
            "MEM_ADDR_MAP": "ROW_COLUMN_BANK_INTLV",
            "TIMEPERIOD_PS": "833"
        },
        {
            "Name": "dynamic_region_memory_subsystem_memory_ddr4_mem02",
            "Type": "ddr4",
            "Size": "16GB",
            "LowestAddress": "0x0000006000000000",
            "HighestAddress": "0x00000063ffffffff",
            "AXI_ARBITRATION_SCHEME": "RD_PRI_REG",
            "BURST_LENGTH": "8",
            "APP_ADDR_WIDTH": "31",
            "APP_DATA_WIDTH": "512",
            "ControllerType": "DDR4_SDRAM",
            "DDR4_ADDR_WIDTH": "17",
            "DDR4_AXI_ADDR_WIDTH": "34",
            "DDR4_AXI_DATA_WIDTH": "512",
            "DDR4_AXI_ID_WIDTH": "1",
            "DDR4_AutoPrecharge": "false",
            "DDR4_AxiNarrowBurst": "false",
            "DDR4_BANK_GROUP_WIDTH": "2",
            "DDR4_BANK_WIDTH": "2",
            "DDR4_CL": "0",
            "DDR4_COLUMN_WIDTH": "10",
            "DDR4_CWL": "0",
            "DDR4_Mem_Add_Map": "ROW_COLUMN_BANK_INTLV",
            "DDR4_Ordering": "Normal",
            "DDR4_RANK_WIDTH": "1",
            "DDR4_ROW_WIDTH": "17",
            "DDR4_tCK": "833",
            "DDR4_tCKE": "0",
            "DDR4_tFAW": "16",
            "DDR4_tMRD": "2",
            "DDR4_tRAS": "39",
            "DDR4_tRCD": "17",
            "DDR4_tREFI": "9363",
            "DDR4_tRFC": "421",
            "DDR4_tRP": "17",
            "DDR4_tRRD_L": "6",
            "DDR4_tRRD_S": "4",
            "DDR4_tRTP": "10",
            "DDR4_tWR": "19",
            "DDR4_tWTR_L": "10",
            "DDR4_tWTR_S": "4",
            "DDR4_tXPR": "109",
            "DDR4_tZQCS": "128",
            "DDR4_tZQI": "0",
            "DDR4_tZQINIT": "256",
            "CAS_LATENCY": "17",
            "CAS_WRITE_LATENCY": "12",
            "DATA_WIDTH": "72",
            "MEMORY_PART": "MTA18ASF2G72PZ-2G3",
            "MEM_ADDR_MAP": "ROW_COLUMN_BANK_INTLV",
            "TIMEPERIOD_PS": "833"
        },
        {
            "Name": "dynamic_region_memory_subsystem_memory_ddr4_mem03",
            "Type": "ddr4",
            "Size": "16GB",
            "LowestAddress": "0x0000007000000000",
            "HighestAddress": "0x00000073ffffffff",
            "AXI_ARBITRATION_SCHEME": "RD_PRI_REG",
            "BURST_LENGTH": "8",
            "APP_ADDR_WIDTH": "31",
            "APP_DATA_WIDTH": "512",
            "ControllerType": "DDR4_SDRAM",
            "DDR4_ADDR_WIDTH": "17",
            "DDR4_AXI_ADDR_WIDTH": "34",
            "DDR4_AXI_DATA_WIDTH": "512",
            "DDR4_AXI_ID_WIDTH": "1",
            "DDR4_AutoPrecharge": "false",
            "DDR4_AxiNarrowBurst": "false",
            "DDR4_BANK_GROUP_WIDTH": "2",
            "DDR4_BANK_WIDTH": "2",
            "DDR4_CL": "0",
            "DDR4_COLUMN_WIDTH": "10",
            "DDR4_CWL": "0",
            "DDR4_Mem_Add_Map": "ROW_COLUMN_BANK_INTLV",
            "DDR4_Ordering": "Normal",
            "DDR4_RANK_WIDTH": "1",
            "DDR4_ROW_WIDTH": "17",
            "DDR4_tCK": "833",
            "DDR4_tCKE": "0",
            "DDR4_tFAW": "16",
            "DDR4_tMRD": "2",
            "DDR4_tRAS": "39",
            "DDR4_tRCD": "17",
            "DDR4_tREFI": "9363",
            "DDR4_tRFC": "421",
            "DDR4_tRP": "17",
            "DDR4_tRRD_L": "6",
            "DDR4_tRRD_S": "4",
            "DDR4_tRTP": "10",
            "DDR4_tWR": "19",
            "DDR4_tWTR_L": "10",
            "DDR4_tWTR_S": "4",
            "DDR4_tXPR": "109",
            "DDR4_tZQCS": "128",
            "DDR4_tZQI": "0",
            "DDR4_tZQINIT": "256",
            "CAS_LATENCY": "17",
            "CAS_WRITE_LATENCY": "12",
            "DATA_WIDTH": "72",
            "MEMORY_PART": "MTA18ASF2G72PZ-2G3",
            "MEM_ADDR_MAP": "ROW_COLUMN_BANK_INTLV",
            "TIMEPERIOD_PS": "833"
        }
    ],
    "SystemClocks": {
        "CPU": "1",
        "PL 1": "500.000000",
        "PL 0": "300.000000"
    },
    "DesignIpInstances": [
        {
            "VLNV": "xilinx.com:ip:sdx_memory_subsystem:1.0",
            "Instance": "dynamic_region_memory_subsystem",
            "Configuration": {
                "ADVANCED_PROPERTIES": "resource_access_constraints { S00_AXI {DDR4_MEM00 PLRAM_MEM00} S01_AXI {DDR4_MEM01 PLRAM_MEM01} S02_AXI {DDR4_MEM02 PLRAM_MEM02} S03_AXI {DDR4_MEM03 PLRAM_MEM03} } resource_map_replication { S00_AXI {} S01_AXI {} S02_AXI {} S03_AXI {} } plram_specifications {{ SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR3 }}",
                "C_BASEADDR": "0x01000000",
                "C_HIGHADDR": "0x017FFFFF",
                "Component_Name": "pfm_dynamic_memory_subsystem_0",
                "EDK_IPTYPE": "PERIPHERAL",
                "NUM_CLKS": "2",
                "NUM_SI": "4"
            }
        }
    ]
}
