#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000027457d79840 .scope module, "differentiator_tb" "differentiator_tb" 2 3;
 .timescale -9 -12;
v0000027457dd83d0_0 .var "clk", 0 0;
v0000027457dd80b0_0 .var "in", 3 0;
v0000027457dd7f70_0 .net "out", 15 0, v0000027457dd5070_0;  1 drivers
v0000027457dd6f30_0 .var "ready", 0 0;
v0000027457dd6ad0_0 .var "reset", 0 0;
v0000027457dd6b70_0 .var "s1", 0 0;
v0000027457dd7430_0 .var "s2", 0 0;
v0000027457dd6cb0_0 .var "s3", 0 0;
v0000027457dd72f0_0 .var "s4", 0 0;
v0000027457dd8470_0 .net "valid", 0 0, v0000027457d78f70_0;  1 drivers
E_0000027457d21a10 .event anyedge, v0000027457d78f70_0;
S_0000027457d799d0 .scope module, "dut" "differentiator" 2 11, 3 1 0, S_0000027457d79840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "s1";
    .port_info 4 /INPUT 1 "s2";
    .port_info 5 /INPUT 1 "s3";
    .port_info 6 /INPUT 1 "s4";
    .port_info 7 /INPUT 4 "in";
    .port_info 8 /OUTPUT 16 "out";
    .port_info 9 /OUTPUT 1 "valid";
v0000027457dd5570_0 .net "clk", 0 0, v0000027457dd83d0_0;  1 drivers
v0000027457dd5610_0 .net "continue_while", 0 0, v0000027457dd5bb0_0;  1 drivers
v0000027457dd4030_0 .net "in", 3 0, v0000027457dd80b0_0;  1 drivers
v0000027457dd57f0_0 .net "load_a", 0 0, v0000027457d79330_0;  1 drivers
v0000027457dd4170_0 .net "load_dx", 0 0, v0000027457d78d90_0;  1 drivers
v0000027457dd6fd0_0 .net "load_u", 0 0, v0000027457d78890_0;  1 drivers
v0000027457dd6990_0 .net "load_x", 0 0, v0000027457d78ed0_0;  1 drivers
v0000027457dd7bb0_0 .net "out", 15 0, v0000027457dd5070_0;  alias, 1 drivers
v0000027457dd79d0_0 .net "ready", 0 0, v0000027457dd6f30_0;  1 drivers
v0000027457dd7070_0 .net "reset", 0 0, v0000027457dd6ad0_0;  1 drivers
v0000027457dd6a30_0 .net "s1", 0 0, v0000027457dd6b70_0;  1 drivers
v0000027457dd8010_0 .net "s2", 0 0, v0000027457dd7430_0;  1 drivers
v0000027457dd6c10_0 .net "s3", 0 0, v0000027457dd6cb0_0;  1 drivers
v0000027457dd74d0_0 .net "s4", 0 0, v0000027457dd72f0_0;  1 drivers
v0000027457dd6e90_0 .net "state", 3 0, L_0000027457d63f40;  1 drivers
v0000027457dd7610_0 .net "valid", 0 0, v0000027457d78f70_0;  alias, 1 drivers
S_0000027457d5c3c0 .scope module, "ctrl" "controller" 3 12, 4 3 0, S_0000027457d799d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s1";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s3";
    .port_info 5 /INPUT 1 "s4";
    .port_info 6 /INPUT 1 "continue_while";
    .port_info 7 /INPUT 1 "ready";
    .port_info 8 /OUTPUT 4 "state";
    .port_info 9 /OUTPUT 1 "load_a";
    .port_info 10 /OUTPUT 1 "load_dx";
    .port_info 11 /OUTPUT 1 "load_x";
    .port_info 12 /OUTPUT 1 "load_u";
    .port_info 13 /OUTPUT 1 "valid";
P_0000027457d58440 .param/l "S_COMPUTE_1" 1 4 17, C4<0010>;
P_0000027457d58478 .param/l "S_COMPUTE_1_IS" 1 4 18, C4<0011>;
P_0000027457d584b0 .param/l "S_COMPUTE_1_IS_IS" 1 4 19, C4<0100>;
P_0000027457d584e8 .param/l "S_COMPUTE_2" 1 4 20, C4<0101>;
P_0000027457d58520 .param/l "S_COMPUTE_2_IS" 1 4 21, C4<0110>;
P_0000027457d58558 .param/l "S_COMPUTE_2_IS_IS" 1 4 22, C4<0111>;
P_0000027457d58590 .param/l "S_COMPUTE_3" 1 4 23, C4<1000>;
P_0000027457d585c8 .param/l "S_COMPUTE_3_IS" 1 4 24, C4<1001>;
P_0000027457d58600 .param/l "S_COMPUTE_3_IS_IS" 1 4 25, C4<1010>;
P_0000027457d58638 .param/l "S_COMPUTE_4" 1 4 26, C4<1011>;
P_0000027457d58670 .param/l "S_COMPUTE_4_IS" 1 4 27, C4<1100>;
P_0000027457d586a8 .param/l "S_COMPUTE_4_IS_IS" 1 4 28, C4<1101>;
P_0000027457d586e0 .param/l "S_DONE" 1 4 29, C4<1110>;
P_0000027457d58718 .param/l "S_IDLE" 1 4 15, C4<0000>;
P_0000027457d58750 .param/l "S_READ" 1 4 16, C4<0001>;
L_0000027457d63f40 .functor BUFZ 4, v0000027457d78930_0, C4<0000>, C4<0000>, C4<0000>;
v0000027457d791f0_0 .net "clk", 0 0, v0000027457dd83d0_0;  alias, 1 drivers
v0000027457d78cf0_0 .net "continue_while", 0 0, v0000027457dd5bb0_0;  alias, 1 drivers
v0000027457d78930_0 .var "current_state", 3 0;
v0000027457d79330_0 .var "load_a", 0 0;
v0000027457d78d90_0 .var "load_dx", 0 0;
v0000027457d78890_0 .var "load_u", 0 0;
v0000027457d78ed0_0 .var "load_x", 0 0;
v0000027457d786b0_0 .var "next_state", 3 0;
v0000027457d79150_0 .net "ready", 0 0, v0000027457dd6f30_0;  alias, 1 drivers
v0000027457d79290_0 .net "reset", 0 0, v0000027457dd6ad0_0;  alias, 1 drivers
v0000027457d78e30_0 .net "s1", 0 0, v0000027457dd6b70_0;  alias, 1 drivers
v0000027457d78750_0 .net "s2", 0 0, v0000027457dd7430_0;  alias, 1 drivers
v0000027457d787f0_0 .net "s3", 0 0, v0000027457dd6cb0_0;  alias, 1 drivers
v0000027457d79470_0 .net "s4", 0 0, v0000027457dd72f0_0;  alias, 1 drivers
v0000027457d789d0_0 .net "state", 3 0, L_0000027457d63f40;  alias, 1 drivers
v0000027457d78f70_0 .var "valid", 0 0;
E_0000027457d21e50 .event posedge, v0000027457d791f0_0;
S_0000027457d5c550 .scope module, "dp" "datapath" 3 30, 5 3 0, S_0000027457d799d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "state";
    .port_info 3 /INPUT 1 "load_a";
    .port_info 4 /INPUT 1 "load_dx";
    .port_info 5 /INPUT 1 "load_x";
    .port_info 6 /INPUT 1 "load_u";
    .port_info 7 /INPUT 4 "in";
    .port_info 8 /OUTPUT 1 "continue_while";
    .port_info 9 /OUTPUT 16 "out";
P_0000027457e3e010 .param/l "S_COMPUTE_1" 1 5 15, C4<0010>;
P_0000027457e3e048 .param/l "S_COMPUTE_1_IS" 1 5 16, C4<0011>;
P_0000027457e3e080 .param/l "S_COMPUTE_1_IS_IS" 1 5 17, C4<0100>;
P_0000027457e3e0b8 .param/l "S_COMPUTE_2" 1 5 18, C4<0101>;
P_0000027457e3e0f0 .param/l "S_COMPUTE_2_IS" 1 5 19, C4<0110>;
P_0000027457e3e128 .param/l "S_COMPUTE_2_IS_IS" 1 5 20, C4<0111>;
P_0000027457e3e160 .param/l "S_COMPUTE_3" 1 5 21, C4<1000>;
P_0000027457e3e198 .param/l "S_COMPUTE_3_IS" 1 5 22, C4<1001>;
P_0000027457e3e1d0 .param/l "S_COMPUTE_3_IS_IS" 1 5 23, C4<1010>;
P_0000027457e3e208 .param/l "S_COMPUTE_4" 1 5 24, C4<1011>;
P_0000027457e3e240 .param/l "S_COMPUTE_4_IS" 1 5 25, C4<1100>;
P_0000027457e3e278 .param/l "S_COMPUTE_4_IS_IS" 1 5 26, C4<1101>;
P_0000027457e3e2b0 .param/l "S_DONE" 1 5 27, C4<1110>;
P_0000027457e3e2e8 .param/l "S_IDLE" 1 5 13, C4<0000>;
P_0000027457e3e320 .param/l "S_READ" 1 5 14, C4<0001>;
v0000027457dd4a30_0 .var/s "a", 3 0;
v0000027457dd3db0_0 .var/s "a1", 32 0;
v0000027457dd42b0_0 .net/s "a1o", 32 0, L_0000027457dd7890;  1 drivers
v0000027457dd5750_0 .var/s "a2", 32 0;
v0000027457dd4350_0 .var "add_sub_ctrl", 0 0;
v0000027457dd4b70_0 .net "clk", 0 0, v0000027457dd83d0_0;  alias, 1 drivers
v0000027457dd5bb0_0 .var "continue_while", 0 0;
v0000027457dd4e90_0 .var/s "dx", 3 0;
v0000027457dd3e50_0 .net "in", 3 0, v0000027457dd80b0_0;  alias, 1 drivers
v0000027457dd4850_0 .net "load_a", 0 0, v0000027457d79330_0;  alias, 1 drivers
v0000027457dd4cb0_0 .net "load_dx", 0 0, v0000027457d78d90_0;  alias, 1 drivers
v0000027457dd5250_0 .net "load_u", 0 0, v0000027457d78890_0;  alias, 1 drivers
v0000027457dd4710_0 .net "load_x", 0 0, v0000027457d78ed0_0;  alias, 1 drivers
v0000027457dd59d0_0 .var/s "m1", 32 0;
v0000027457dd3ef0_0 .net/s "m1o", 32 0, L_0000027457dd7570;  1 drivers
v0000027457dd4c10_0 .var/s "m2", 32 0;
v0000027457dd5a70_0 .net/s "m2o", 32 0, L_0000027457dd7390;  1 drivers
v0000027457dd4df0_0 .var/s "m3", 32 0;
v0000027457dd4490_0 .var/s "m4", 32 0;
v0000027457dd5070_0 .var/s "out", 15 0;
v0000027457dd4670_0 .net "reset", 0 0, v0000027457dd6ad0_0;  alias, 1 drivers
v0000027457dd5110_0 .net "state", 3 0, L_0000027457d63f40;  alias, 1 drivers
v0000027457dd3f90_0 .var/s "t1", 32 0;
v0000027457dd43f0_0 .var/s "t2", 32 0;
v0000027457dd52f0_0 .var/s "t3", 32 0;
v0000027457dd4530_0 .var/s "t4", 32 0;
v0000027457dd4990_0 .var/s "t5", 32 0;
v0000027457dd4ad0_0 .var/s "t6", 32 0;
v0000027457dd47b0_0 .var/s "t7", 32 0;
v0000027457dd5b10_0 .var/s "t8", 32 0;
v0000027457dd5390_0 .var/s "u", 32 0;
v0000027457dd54d0_0 .var/s "x", 4 0;
v0000027457dd40d0_0 .var/s "y", 32 0;
E_0000027457d22010 .event posedge, v0000027457d789d0_0, v0000027457d791f0_0;
L_0000027457dd65d0 .part v0000027457dd59d0_0, 0, 32;
L_0000027457dd6d50 .part v0000027457dd4c10_0, 0, 32;
L_0000027457dd7570 .part L_0000027457dd7e30, 0, 33;
L_0000027457dd7110 .part v0000027457dd4df0_0, 0, 32;
L_0000027457dd7250 .part v0000027457dd4490_0, 0, 32;
L_0000027457dd7390 .part L_0000027457dd67b0, 0, 33;
L_0000027457dd8330 .part v0000027457dd3db0_0, 0, 32;
L_0000027457dd7a70 .part v0000027457dd5750_0, 0, 32;
S_0000027457d25dd0 .scope module, "a1_inst" "adder_subtractor" 5 70, 6 13 0, S_0000027457d5c550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "add_sub";
    .port_info 3 /OUTPUT 33 "out";
P_0000027457d222d0 .param/l "WIDTH" 0 6 14, +C4<00000000000000000000000000100000>;
v0000027457d79510_0 .net/s *"_ivl_0", 32 0, L_0000027457dd7c50;  1 drivers
v0000027457d790b0_0 .net/s *"_ivl_10", 32 0, L_0000027457dd77f0;  1 drivers
v0000027457d79010_0 .net/s *"_ivl_2", 32 0, L_0000027457dd76b0;  1 drivers
v0000027457d78bb0_0 .net/s *"_ivl_4", 32 0, L_0000027457dd8150;  1 drivers
v0000027457d78a70_0 .net/s *"_ivl_6", 32 0, L_0000027457dd81f0;  1 drivers
v0000027457d78c50_0 .net/s *"_ivl_8", 32 0, L_0000027457dd7d90;  1 drivers
v0000027457d793d0_0 .net "add_sub", 0 0, v0000027457dd4350_0;  1 drivers
v0000027457d78610_0 .net/s "in1", 31 0, L_0000027457dd8330;  1 drivers
v0000027457dd45d0_0 .net/s "in2", 31 0, L_0000027457dd7a70;  1 drivers
v0000027457dd48f0_0 .net/s "out", 32 0, L_0000027457dd7890;  alias, 1 drivers
E_0000027457d22410 .event anyedge, v0000027457dd48f0_0;
L_0000027457dd7c50 .extend/s 33, L_0000027457dd8330;
L_0000027457dd76b0 .extend/s 33, L_0000027457dd7a70;
L_0000027457dd8150 .arith/sub 33, L_0000027457dd7c50, L_0000027457dd76b0;
L_0000027457dd81f0 .extend/s 33, L_0000027457dd8330;
L_0000027457dd7d90 .extend/s 33, L_0000027457dd7a70;
L_0000027457dd77f0 .arith/sum 33, L_0000027457dd81f0, L_0000027457dd7d90;
L_0000027457dd7890 .functor MUXZ 33, L_0000027457dd77f0, L_0000027457dd8150, v0000027457dd4350_0, C4<>;
S_0000027457d25f60 .scope module, "m1_inst" "multiplier" 5 56, 6 3 0, S_0000027457d5c550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 64 "out";
P_0000027457d21bd0 .param/l "IN_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0000027457dd4210_0 .net/s *"_ivl_0", 63 0, L_0000027457dd7750;  1 drivers
v0000027457dd5c50_0 .net/s *"_ivl_2", 63 0, L_0000027457dd7cf0;  1 drivers
v0000027457dd4fd0_0 .net/s "in1", 31 0, L_0000027457dd65d0;  1 drivers
v0000027457dd4d50_0 .net/s "in2", 31 0, L_0000027457dd6d50;  1 drivers
v0000027457dd5890_0 .net/s "out", 63 0, L_0000027457dd7e30;  1 drivers
L_0000027457dd7750 .extend/s 64, L_0000027457dd65d0;
L_0000027457dd7cf0 .extend/s 64, L_0000027457dd6d50;
L_0000027457dd7e30 .arith/mult 64, L_0000027457dd7750, L_0000027457dd7cf0;
S_0000027457e367c0 .scope module, "m2_inst" "multiplier" 5 63, 6 3 0, S_0000027457d5c550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 64 "out";
P_0000027457d22050 .param/l "IN_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0000027457dd4f30_0 .net/s *"_ivl_0", 63 0, L_0000027457dd71b0;  1 drivers
v0000027457dd51b0_0 .net/s *"_ivl_2", 63 0, L_0000027457dd6df0;  1 drivers
v0000027457dd5930_0 .net/s "in1", 31 0, L_0000027457dd7110;  1 drivers
v0000027457dd56b0_0 .net/s "in2", 31 0, L_0000027457dd7250;  1 drivers
v0000027457dd5430_0 .net/s "out", 63 0, L_0000027457dd67b0;  1 drivers
L_0000027457dd71b0 .extend/s 64, L_0000027457dd7110;
L_0000027457dd6df0 .extend/s 64, L_0000027457dd7250;
L_0000027457dd67b0 .arith/mult 64, L_0000027457dd71b0, L_0000027457dd6df0;
    .scope S_0000027457d5c3c0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027457d78930_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d79330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78f70_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000027457d5c3c0;
T_1 ;
    %wait E_0000027457d21e50;
    %load/vec4 v0000027457d786b0_0;
    %store/vec4 v0000027457d78930_0, 0, 4;
    %load/vec4 v0000027457d79290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d79330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78f70_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027457d78930_0;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %load/vec4 v0000027457d78930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %jmp T_1.17;
T_1.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.3 ;
    %load/vec4 v0000027457d78e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457d78ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d79330_0, 0, 1;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0000027457d78750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457d78d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d79330_0, 0, 1;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0000027457d787f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457d79330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78890_0, 0, 1;
    %jmp T_1.23;
T_1.22 ;
    %load/vec4 v0000027457d79470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457d78890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d79330_0, 0, 1;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d78890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457d79330_0, 0, 1;
T_1.25 ;
T_1.23 ;
T_1.21 ;
T_1.19 ;
    %load/vec4 v0000027457d79150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
T_1.26 ;
    %jmp T_1.17;
T_1.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.11 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.12 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.17;
T_1.15 ;
    %load/vec4 v0000027457d78cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.28, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %jmp T_1.29;
T_1.28 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
T_1.29 ;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000027457d786b0_0, 0, 4;
    %vpi_call 4 132 "$display", "time: %0t Done!", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457d78f70_0, 0, 1;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027457d25dd0;
T_2 ;
    %wait E_0000027457d22410;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027457d5c550;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd5bb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027457dd54d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027457dd4e90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027457dd4a30_0, 0, 4;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd5390_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd4350_0, 0, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd40d0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd59d0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4c10_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4df0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4490_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd3db0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd5750_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd3f90_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd43f0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd52f0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4530_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4990_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4ad0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd47b0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd5b10_0, 0, 33;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027457dd5070_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0000027457d5c550;
T_4 ;
    %wait E_0000027457d22010;
    %load/vec4 v0000027457dd4670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd5bb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027457dd54d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027457dd4e90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027457dd4a30_0, 0, 4;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd5390_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd4350_0, 0, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd40d0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd59d0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4c10_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4df0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4490_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd3db0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd5750_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd3f90_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd43f0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd52f0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4530_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4990_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd4ad0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd47b0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027457dd5b10_0, 0, 33;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027457dd5070_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027457dd5110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.2 ;
    %jmp T_4.17;
T_4.3 ;
    %load/vec4 v0000027457dd4710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %vpi_call 5 131 "$display", "Time: %0t | INPUT: X loaded with value %d", $time, v0000027457dd3e50_0 {0 0 0};
    %load/vec4 v0000027457dd3e50_0;
    %pad/u 5;
    %store/vec4 v0000027457dd54d0_0, 0, 5;
T_4.18 ;
    %load/vec4 v0000027457dd4cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %vpi_call 5 135 "$display", "Time: %0t | INPUT: DX loaded with value %d", $time, v0000027457dd3e50_0 {0 0 0};
    %load/vec4 v0000027457dd3e50_0;
    %store/vec4 v0000027457dd4e90_0, 0, 4;
T_4.20 ;
    %load/vec4 v0000027457dd4850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %vpi_call 5 139 "$display", "Time: %0t | INPUT: A loaded with value %d", $time, v0000027457dd3e50_0 {0 0 0};
    %load/vec4 v0000027457dd3e50_0;
    %store/vec4 v0000027457dd4a30_0, 0, 4;
T_4.22 ;
    %load/vec4 v0000027457dd5250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %vpi_call 5 143 "$display", "Time: %0t | INPUT: U loaded with value %d", $time, v0000027457dd3e50_0 {0 0 0};
    %load/vec4 v0000027457dd3e50_0;
    %pad/u 33;
    %store/vec4 v0000027457dd5390_0, 0, 33;
T_4.24 ;
    %jmp T_4.17;
T_4.4 ;
    %pushi/vec4 3, 0, 33;
    %store/vec4 v0000027457dd59d0_0, 0, 33;
    %load/vec4 v0000027457dd4e90_0;
    %pad/s 33;
    %store/vec4 v0000027457dd4c10_0, 0, 33;
    %load/vec4 v0000027457dd5390_0;
    %store/vec4 v0000027457dd4df0_0, 0, 33;
    %load/vec4 v0000027457dd54d0_0;
    %pad/s 33;
    %store/vec4 v0000027457dd4490_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd4350_0, 0, 1;
    %load/vec4 v0000027457dd4e90_0;
    %pad/s 33;
    %store/vec4 v0000027457dd3db0_0, 0, 33;
    %load/vec4 v0000027457dd54d0_0;
    %pad/s 33;
    %store/vec4 v0000027457dd5750_0, 0, 33;
    %jmp T_4.17;
T_4.5 ;
    %load/vec4 v0000027457dd3ef0_0;
    %store/vec4 v0000027457dd3f90_0, 0, 33;
    %load/vec4 v0000027457dd5a70_0;
    %store/vec4 v0000027457dd43f0_0, 0, 33;
    %load/vec4 v0000027457dd42b0_0;
    %store/vec4 v0000027457dd52f0_0, 0, 33;
    %jmp T_4.17;
T_4.6 ;
    %jmp T_4.17;
T_4.7 ;
    %load/vec4 v0000027457dd5390_0;
    %store/vec4 v0000027457dd59d0_0, 0, 33;
    %load/vec4 v0000027457dd4e90_0;
    %pad/s 33;
    %store/vec4 v0000027457dd4c10_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd4350_0, 0, 1;
    %load/vec4 v0000027457dd43f0_0;
    %store/vec4 v0000027457dd3db0_0, 0, 33;
    %load/vec4 v0000027457dd40d0_0;
    %store/vec4 v0000027457dd5750_0, 0, 33;
    %jmp T_4.17;
T_4.8 ;
    %load/vec4 v0000027457dd3ef0_0;
    %store/vec4 v0000027457dd4530_0, 0, 33;
    %load/vec4 v0000027457dd42b0_0;
    %store/vec4 v0000027457dd4990_0, 0, 33;
    %jmp T_4.17;
T_4.9 ;
    %jmp T_4.17;
T_4.10 ;
    %load/vec4 v0000027457dd3f90_0;
    %store/vec4 v0000027457dd59d0_0, 0, 33;
    %load/vec4 v0000027457dd4990_0;
    %store/vec4 v0000027457dd4c10_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd4350_0, 0, 1;
    %load/vec4 v0000027457dd40d0_0;
    %store/vec4 v0000027457dd3db0_0, 0, 33;
    %load/vec4 v0000027457dd4530_0;
    %store/vec4 v0000027457dd5750_0, 0, 33;
    %jmp T_4.17;
T_4.11 ;
    %load/vec4 v0000027457dd3ef0_0;
    %store/vec4 v0000027457dd4ad0_0, 0, 33;
    %load/vec4 v0000027457dd42b0_0;
    %store/vec4 v0000027457dd47b0_0, 0, 33;
    %jmp T_4.17;
T_4.12 ;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd4350_0, 0, 1;
    %load/vec4 v0000027457dd5390_0;
    %store/vec4 v0000027457dd3db0_0, 0, 33;
    %load/vec4 v0000027457dd4ad0_0;
    %store/vec4 v0000027457dd5750_0, 0, 33;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0000027457dd42b0_0;
    %store/vec4 v0000027457dd5b10_0, 0, 33;
    %load/vec4 v0000027457dd52f0_0;
    %pad/s 5;
    %assign/vec4 v0000027457dd54d0_0, 0;
    %load/vec4 v0000027457dd47b0_0;
    %assign/vec4 v0000027457dd40d0_0, 0;
    %load/vec4 v0000027457dd5b10_0;
    %assign/vec4 v0000027457dd5390_0, 0;
    %load/vec4 v0000027457dd40d0_0;
    %pad/s 16;
    %assign/vec4 v0000027457dd5070_0, 0;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0000027457dd54d0_0;
    %pad/s 32;
    %addi 1, 0, 32;
    %load/vec4 v0000027457dd4a30_0;
    %pad/s 32;
    %cmp/s;
    %jmp/0xz  T_4.26, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd5bb0_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd5bb0_0, 0, 1;
T_4.27 ;
    %jmp T_4.17;
T_4.16 ;
    %vpi_call 5 222 "$display", "Time: %0t | OUTPUT: Y = %d", $time, v0000027457dd40d0_0 {0 0 0};
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027457d79840;
T_5 ;
    %delay 10000, 0;
    %load/vec4 v0000027457dd83d0_0;
    %inv;
    %store/vec4 v0000027457dd83d0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027457d79840;
T_6 ;
    %vpi_call 2 28 "$monitor", "| reset: %b | ready: %b | s1: %b | s2: %b | s3: %b | s4: %b | in: %b | out: %d | valid: %b", v0000027457dd6ad0_0, v0000027457dd6f30_0, v0000027457dd6b70_0, v0000027457dd7430_0, v0000027457dd6cb0_0, v0000027457dd72f0_0, v0000027457dd80b0_0, v0000027457dd7f70_0, v0000027457dd8470_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd83d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd6ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd6f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd6b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd7430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd6cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd72f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027457dd80b0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd6ad0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd6ad0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd6ad0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027457dd80b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd6b70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd6b70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd7430_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027457dd80b0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd7430_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd6cb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027457dd80b0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd6cb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd72f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027457dd80b0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027457dd72f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027457dd6f30_0, 0, 1;
    %vpi_call 2 61 "$display", "Computation started" {0 0 0};
T_6.0 ;
    %load/vec4 v0000027457dd8470_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0000027457d21a10;
    %jmp T_6.0;
T_6.1 ;
    %delay 10000, 0;
    %vpi_call 2 67 "$display", "Computation finished. Output: %d", v0000027457dd7f70_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "dtb.vl";
    "differentiator.vl";
    "controller.vl";
    "datapath.vl";
    "modular_units.vl";
