#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14bef90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14b1d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x14c0350 .functor NOT 1, L_0x14ffe70, C4<0>, C4<0>, C4<0>;
L_0x14ffcf0 .functor XOR 298, L_0x14ffa00, L_0x14ffc50, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x14ffe00 .functor XOR 298, L_0x14ffcf0, L_0x14ffd60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x14fce50_0 .net *"_ivl_10", 297 0, L_0x14ffd60;  1 drivers
v0x14fcf50_0 .net *"_ivl_12", 297 0, L_0x14ffe00;  1 drivers
v0x14fd030_0 .net *"_ivl_2", 297 0, L_0x14ff960;  1 drivers
v0x14fd0f0_0 .net *"_ivl_4", 297 0, L_0x14ffa00;  1 drivers
v0x14fd1d0_0 .net *"_ivl_6", 297 0, L_0x14ffc50;  1 drivers
v0x14fd300_0 .net *"_ivl_8", 297 0, L_0x14ffcf0;  1 drivers
v0x14fd3e0_0 .var "clk", 0 0;
v0x14fd480_0 .net "in", 99 0, v0x14fb7f0_0;  1 drivers
v0x14fd520_0 .net "out_any_dut", 99 1, L_0x14fefb0;  1 drivers
v0x14fd5e0_0 .net "out_any_ref", 99 1, L_0x14fe4f0;  1 drivers
v0x14fd6b0_0 .net "out_both_dut", 98 0, L_0x14feca0;  1 drivers
v0x14fd780_0 .net "out_both_ref", 98 0, L_0x14fe0e0;  1 drivers
v0x14fd850_0 .net "out_different_dut", 99 0, L_0x14ff770;  1 drivers
v0x14fd920_0 .net "out_different_ref", 99 0, L_0x14fea50;  1 drivers
v0x14fd9f0_0 .var/2u "stats1", 287 0;
v0x14fdab0_0 .var/2u "strobe", 0 0;
v0x14fdb70_0 .net "tb_match", 0 0, L_0x14ffe70;  1 drivers
v0x14fdd50_0 .net "tb_mismatch", 0 0, L_0x14c0350;  1 drivers
E_0x14c4f30/0 .event negedge, v0x14fb710_0;
E_0x14c4f30/1 .event posedge, v0x14fb710_0;
E_0x14c4f30 .event/or E_0x14c4f30/0, E_0x14c4f30/1;
L_0x14ff960 .concat [ 100 99 99 0], L_0x14fea50, L_0x14fe4f0, L_0x14fe0e0;
L_0x14ffa00 .concat [ 100 99 99 0], L_0x14fea50, L_0x14fe4f0, L_0x14fe0e0;
L_0x14ffc50 .concat [ 100 99 99 0], L_0x14ff770, L_0x14fefb0, L_0x14feca0;
L_0x14ffd60 .concat [ 100 99 99 0], L_0x14fea50, L_0x14fe4f0, L_0x14fe0e0;
L_0x14ffe70 .cmp/eeq 298, L_0x14ff960, L_0x14ffe00;
S_0x14b1aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x14b1d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x14fe020 .functor AND 100, v0x14fb7f0_0, L_0x14fdee0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x14fe430 .functor OR 100, v0x14fb7f0_0, L_0x14fe2f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x14fea50 .functor XOR 100, v0x14fb7f0_0, L_0x14fe910, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x14cbb70_0 .net *"_ivl_1", 98 0, L_0x14fde40;  1 drivers
v0x14fa780_0 .net *"_ivl_11", 98 0, L_0x14fe220;  1 drivers
v0x14fa860_0 .net *"_ivl_12", 99 0, L_0x14fe2f0;  1 drivers
L_0x7fb8ea655060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14fa920_0 .net *"_ivl_15", 0 0, L_0x7fb8ea655060;  1 drivers
v0x14faa00_0 .net *"_ivl_16", 99 0, L_0x14fe430;  1 drivers
v0x14fab30_0 .net *"_ivl_2", 99 0, L_0x14fdee0;  1 drivers
v0x14fac10_0 .net *"_ivl_21", 0 0, L_0x14fe670;  1 drivers
v0x14facf0_0 .net *"_ivl_23", 98 0, L_0x14fe820;  1 drivers
v0x14fadd0_0 .net *"_ivl_24", 99 0, L_0x14fe910;  1 drivers
L_0x7fb8ea655018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14faf40_0 .net *"_ivl_5", 0 0, L_0x7fb8ea655018;  1 drivers
v0x14fb020_0 .net *"_ivl_6", 99 0, L_0x14fe020;  1 drivers
v0x14fb100_0 .net "in", 99 0, v0x14fb7f0_0;  alias, 1 drivers
v0x14fb1e0_0 .net "out_any", 99 1, L_0x14fe4f0;  alias, 1 drivers
v0x14fb2c0_0 .net "out_both", 98 0, L_0x14fe0e0;  alias, 1 drivers
v0x14fb3a0_0 .net "out_different", 99 0, L_0x14fea50;  alias, 1 drivers
L_0x14fde40 .part v0x14fb7f0_0, 1, 99;
L_0x14fdee0 .concat [ 99 1 0 0], L_0x14fde40, L_0x7fb8ea655018;
L_0x14fe0e0 .part L_0x14fe020, 0, 99;
L_0x14fe220 .part v0x14fb7f0_0, 1, 99;
L_0x14fe2f0 .concat [ 99 1 0 0], L_0x14fe220, L_0x7fb8ea655060;
L_0x14fe4f0 .part L_0x14fe430, 0, 99;
L_0x14fe670 .part v0x14fb7f0_0, 0, 1;
L_0x14fe820 .part v0x14fb7f0_0, 1, 99;
L_0x14fe910 .concat [ 99 1 0 0], L_0x14fe820, L_0x14fe670;
S_0x14fb500 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x14b1d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x14fb710_0 .net "clk", 0 0, v0x14fd3e0_0;  1 drivers
v0x14fb7f0_0 .var "in", 99 0;
v0x14fb8b0_0 .net "tb_match", 0 0, L_0x14ffe70;  alias, 1 drivers
E_0x14c4ab0 .event posedge, v0x14fb710_0;
E_0x14c53c0 .event negedge, v0x14fb710_0;
S_0x14fb9b0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x14b1d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x14feca0 .functor AND 99, L_0x14fec00, L_0x14feb60, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x14feef0 .functor OR 100, v0x14fb7f0_0, L_0x14fee00, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x14ff2a0 .functor XOR 1, L_0x14ff120, L_0x14ff1c0, C4<0>, C4<0>;
L_0x14ff630 .functor XOR 99, L_0x14ff360, L_0x14ff4f0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x14fbc20_0 .net *"_ivl_10", 99 0, L_0x14feef0;  1 drivers
v0x14fbce0_0 .net *"_ivl_15", 0 0, L_0x14ff120;  1 drivers
v0x14fbdc0_0 .net *"_ivl_17", 0 0, L_0x14ff1c0;  1 drivers
v0x14fbeb0_0 .net *"_ivl_18", 0 0, L_0x14ff2a0;  1 drivers
v0x14fbf90_0 .net *"_ivl_21", 98 0, L_0x14ff360;  1 drivers
v0x14fc0c0_0 .net *"_ivl_23", 97 0, L_0x14ff400;  1 drivers
v0x14fc1a0_0 .net *"_ivl_24", 98 0, L_0x14ff4f0;  1 drivers
L_0x7fb8ea6550f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14fc280_0 .net *"_ivl_27", 0 0, L_0x7fb8ea6550f0;  1 drivers
v0x14fc360_0 .net *"_ivl_28", 98 0, L_0x14ff630;  1 drivers
v0x14fc4d0_0 .net *"_ivl_3", 98 0, L_0x14fec00;  1 drivers
v0x14fc5b0_0 .net *"_ivl_6", 99 0, L_0x14fee00;  1 drivers
L_0x7fb8ea6550a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14fc690_0 .net *"_ivl_9", 0 0, L_0x7fb8ea6550a8;  1 drivers
v0x14fc770_0 .net "in", 99 0, v0x14fb7f0_0;  alias, 1 drivers
v0x14fc830_0 .net "out_any", 99 1, L_0x14fefb0;  alias, 1 drivers
v0x14fc910_0 .net "out_both", 98 0, L_0x14feca0;  alias, 1 drivers
v0x14fc9f0_0 .net "out_different", 99 0, L_0x14ff770;  alias, 1 drivers
v0x14fcad0_0 .net "shifted_in", 98 0, L_0x14feb60;  1 drivers
L_0x14feb60 .part v0x14fb7f0_0, 1, 99;
L_0x14fec00 .part v0x14fb7f0_0, 0, 99;
L_0x14fee00 .concat [ 99 1 0 0], L_0x14feb60, L_0x7fb8ea6550a8;
L_0x14fefb0 .part L_0x14feef0, 0, 99;
L_0x14ff120 .part v0x14fb7f0_0, 0, 1;
L_0x14ff1c0 .part L_0x14feb60, 98, 1;
L_0x14ff360 .part v0x14fb7f0_0, 1, 99;
L_0x14ff400 .part L_0x14feb60, 0, 98;
L_0x14ff4f0 .concat [ 98 1 0 0], L_0x14ff400, L_0x7fb8ea6550f0;
L_0x14ff770 .concat [ 99 1 0 0], L_0x14ff630, L_0x14ff2a0;
S_0x14fcc30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x14b1d00;
 .timescale -12 -12;
E_0x14aea20 .event anyedge, v0x14fdab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14fdab0_0;
    %nor/r;
    %assign/vec4 v0x14fdab0_0, 0;
    %wait E_0x14aea20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14fb500;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x14fb7f0_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14c53c0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x14fb7f0_0, 0;
    %wait E_0x14c4ab0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x14fb7f0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14b1d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fd3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fdab0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x14b1d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x14fd3e0_0;
    %inv;
    %store/vec4 v0x14fd3e0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x14b1d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14fb710_0, v0x14fdd50_0, v0x14fd480_0, v0x14fd780_0, v0x14fd6b0_0, v0x14fd5e0_0, v0x14fd520_0, v0x14fd920_0, v0x14fd850_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x14b1d00;
T_5 ;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x14b1d00;
T_6 ;
    %wait E_0x14c4f30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14fd9f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fd9f0_0, 4, 32;
    %load/vec4 v0x14fdb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fd9f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14fd9f0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fd9f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x14fd780_0;
    %load/vec4 v0x14fd780_0;
    %load/vec4 v0x14fd6b0_0;
    %xor;
    %load/vec4 v0x14fd780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fd9f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fd9f0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x14fd5e0_0;
    %load/vec4 v0x14fd5e0_0;
    %load/vec4 v0x14fd520_0;
    %xor;
    %load/vec4 v0x14fd5e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fd9f0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fd9f0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x14fd920_0;
    %load/vec4 v0x14fd920_0;
    %load/vec4 v0x14fd850_0;
    %xor;
    %load/vec4 v0x14fd920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fd9f0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x14fd9f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14fd9f0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/gatesv100/iter0/response13/top_module.sv";
