<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Exploiting Fast On-Chip Wires</AwardTitle>
<AwardEffectiveDate>10/15/2004</AwardEffectiveDate>
<AwardExpirationDate>09/30/2007</AwardExpirationDate>
<AwardTotalIntnAmount>175000.00</AwardTotalIntnAmount>
<AwardAmount>175000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Chitaranjan Das</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Exploiting Fast On-Chip Wires&lt;br/&gt;Abstract&lt;br/&gt;&lt;br/&gt;As VLSI technology scales below 100 nanometer feature sizes, the performance of chip-based systems will be limited by the cost and delay associated with on-chip communication. An important problem facing future microprocessor designers is the efficient movement of data on a chip. The objective of the proposed research is to accurately characterize the cost and performance options for on-chip interconnect, and to develop micro-architectural approaches that use these options efficiently. The expected result is a novel class of hybrid architectures that utilize a small percentage of their wire budget on costly, low-latency long wires to achieve enhanced performance/cost. &lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>10/06/2004</MinAmdLetterDate>
<MaxAmdLetterDate>10/06/2004</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0430063</AwardID>
<Investigator>
<FirstName>Alan</FirstName>
<LastName>Davis</LastName>
<EmailAddress>ald@cs.utah.edu</EmailAddress>
<StartDate>10/06/2004</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Rajeev</FirstName>
<LastName>Balasubramonian</LastName>
<EmailAddress>rajeev@cs.utah.edu</EmailAddress>
<StartDate>10/06/2004</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Utah</Name>
<CityName>SALT LAKE CITY</CityName>
<ZipCode>841128930</ZipCode>
<PhoneNumber>8015816903</PhoneNumber>
<StreetAddress>75 S 2000 E</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Utah</StateName>
<StateCode>UT</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramElement>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
