<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file fpgasdr_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Mon Apr 06 13:41:25 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FPGASDR_impl1.tw1 -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1_map.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1_map.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#map_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "osc_clk" 88.670000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  65.824MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" (0 errors)</A></LI>            18 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.914ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_Byte_i5  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              15.026ns  (58.7% logic, 41.3% route), 37 logic levels.

 Constraint Details:

     15.026ns physical path delay SLICE_2289 to SLICE_55 exceeds
     11.278ns delay constraint less
      0.166ns DIN_SET requirement (totaling 11.112ns) by 3.914ns

 Physical Path Details:

      Data path SLICE_2289 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 SLICE_2289.CLK to  SLICE_2289.Q0 SLICE_2289 (from osc_clk)
ROUTE         4   e 1.234  SLICE_2289.Q0 to  SLICE_2475.A0 o_Rx_Byte_5
CTOF_DEL    ---     0.495  SLICE_2475.A0 to  SLICE_2475.F0 SLICE_2475
ROUTE         4   e 1.234  SLICE_2475.F0 to  SLICE_2449.A0 n8257
CTOF_DEL    ---     0.495  SLICE_2449.A0 to  SLICE_2449.F0 SLICE_2449
ROUTE         5   e 1.234  SLICE_2449.F0 to  SLICE_2387.C1 n12533
CTOF_DEL    ---     0.495  SLICE_2387.C1 to  SLICE_2387.F1 SLICE_2387
ROUTE        49   e 1.234  SLICE_2387.F1 to  SLICE_2414.D0 n2563
CTOF_DEL    ---     0.495  SLICE_2414.D0 to  SLICE_2414.F0 SLICE_2414
ROUTE         1   e 1.234  SLICE_2414.F0 to    SLICE_86.C1 n2361
C1TOFCO_DE  ---     0.889    SLICE_86.C1 to   SLICE_86.FCO SLICE_86
ROUTE         1   e 0.001   SLICE_86.FCO to   SLICE_85.FCI n10979
FCITOFCO_D  ---     0.162   SLICE_85.FCI to   SLICE_85.FCO SLICE_85
ROUTE         1   e 0.001   SLICE_85.FCO to   SLICE_84.FCI n10980
FCITOFCO_D  ---     0.162   SLICE_84.FCI to   SLICE_84.FCO SLICE_84
ROUTE         1   e 0.001   SLICE_84.FCO to   SLICE_83.FCI n10981
FCITOFCO_D  ---     0.162   SLICE_83.FCI to   SLICE_83.FCO SLICE_83
ROUTE         1   e 0.001   SLICE_83.FCO to   SLICE_82.FCI n10982
FCITOFCO_D  ---     0.162   SLICE_82.FCI to   SLICE_82.FCO SLICE_82
ROUTE         1   e 0.001   SLICE_82.FCO to   SLICE_81.FCI n10983
FCITOFCO_D  ---     0.162   SLICE_81.FCI to   SLICE_81.FCO SLICE_81
ROUTE         1   e 0.001   SLICE_81.FCO to   SLICE_80.FCI n10984
FCITOFCO_D  ---     0.162   SLICE_80.FCI to   SLICE_80.FCO SLICE_80
ROUTE         1   e 0.001   SLICE_80.FCO to   SLICE_79.FCI n10985
FCITOFCO_D  ---     0.162   SLICE_79.FCI to   SLICE_79.FCO SLICE_79
ROUTE         1   e 0.001   SLICE_79.FCO to   SLICE_78.FCI n10986
FCITOFCO_D  ---     0.162   SLICE_78.FCI to   SLICE_78.FCO SLICE_78
ROUTE         1   e 0.001   SLICE_78.FCO to   SLICE_77.FCI n10987
FCITOFCO_D  ---     0.162   SLICE_77.FCI to   SLICE_77.FCO SLICE_77
ROUTE         1   e 0.001   SLICE_77.FCO to   SLICE_76.FCI n10988
FCITOFCO_D  ---     0.162   SLICE_76.FCI to   SLICE_76.FCO SLICE_76
ROUTE         1   e 0.001   SLICE_76.FCO to   SLICE_75.FCI n10989
FCITOFCO_D  ---     0.162   SLICE_75.FCI to   SLICE_75.FCO SLICE_75
ROUTE         1   e 0.001   SLICE_75.FCO to   SLICE_74.FCI n10990
FCITOFCO_D  ---     0.162   SLICE_74.FCI to   SLICE_74.FCO SLICE_74
ROUTE         1   e 0.001   SLICE_74.FCO to   SLICE_73.FCI n10991
FCITOFCO_D  ---     0.162   SLICE_73.FCI to   SLICE_73.FCO SLICE_73
ROUTE         1   e 0.001   SLICE_73.FCO to   SLICE_72.FCI n10992
FCITOFCO_D  ---     0.162   SLICE_72.FCI to   SLICE_72.FCO SLICE_72
ROUTE         1   e 0.001   SLICE_72.FCO to   SLICE_71.FCI n10993
FCITOFCO_D  ---     0.162   SLICE_71.FCI to   SLICE_71.FCO SLICE_71
ROUTE         1   e 0.001   SLICE_71.FCO to   SLICE_70.FCI n10994
FCITOFCO_D  ---     0.162   SLICE_70.FCI to   SLICE_70.FCO SLICE_70
ROUTE         1   e 0.001   SLICE_70.FCO to   SLICE_69.FCI n10995
FCITOFCO_D  ---     0.162   SLICE_69.FCI to   SLICE_69.FCO SLICE_69
ROUTE         1   e 0.001   SLICE_69.FCO to   SLICE_68.FCI n10996
FCITOFCO_D  ---     0.162   SLICE_68.FCI to   SLICE_68.FCO SLICE_68
ROUTE         1   e 0.001   SLICE_68.FCO to   SLICE_67.FCI n10997
FCITOFCO_D  ---     0.162   SLICE_67.FCI to   SLICE_67.FCO SLICE_67
ROUTE         1   e 0.001   SLICE_67.FCO to   SLICE_66.FCI n10998
FCITOFCO_D  ---     0.162   SLICE_66.FCI to   SLICE_66.FCO SLICE_66
ROUTE         1   e 0.001   SLICE_66.FCO to   SLICE_65.FCI n10999
FCITOFCO_D  ---     0.162   SLICE_65.FCI to   SLICE_65.FCO SLICE_65
ROUTE         1   e 0.001   SLICE_65.FCO to   SLICE_64.FCI n11000
FCITOFCO_D  ---     0.162   SLICE_64.FCI to   SLICE_64.FCO SLICE_64
ROUTE         1   e 0.001   SLICE_64.FCO to   SLICE_63.FCI n11001
FCITOFCO_D  ---     0.162   SLICE_63.FCI to   SLICE_63.FCO SLICE_63
ROUTE         1   e 0.001   SLICE_63.FCO to   SLICE_62.FCI n11002
FCITOFCO_D  ---     0.162   SLICE_62.FCI to   SLICE_62.FCO SLICE_62
ROUTE         1   e 0.001   SLICE_62.FCO to   SLICE_61.FCI n11003
FCITOFCO_D  ---     0.162   SLICE_61.FCI to   SLICE_61.FCO SLICE_61
ROUTE         1   e 0.001   SLICE_61.FCO to   SLICE_60.FCI n11004
FCITOFCO_D  ---     0.162   SLICE_60.FCI to   SLICE_60.FCO SLICE_60
ROUTE         1   e 0.001   SLICE_60.FCO to   SLICE_59.FCI n11005
FCITOFCO_D  ---     0.162   SLICE_59.FCI to   SLICE_59.FCO SLICE_59
ROUTE         1   e 0.001   SLICE_59.FCO to   SLICE_58.FCI n11006
FCITOFCO_D  ---     0.162   SLICE_58.FCI to   SLICE_58.FCO SLICE_58
ROUTE         1   e 0.001   SLICE_58.FCO to   SLICE_57.FCI n11007
FCITOFCO_D  ---     0.162   SLICE_57.FCI to   SLICE_57.FCO SLICE_57
ROUTE         1   e 0.001   SLICE_57.FCO to   SLICE_56.FCI n11008
FCITOFCO_D  ---     0.162   SLICE_56.FCI to   SLICE_56.FCO SLICE_56
ROUTE         1   e 0.001   SLICE_56.FCO to   SLICE_55.FCI n11009
FCITOF1_DE  ---     0.643   SLICE_55.FCI to    SLICE_55.F1 SLICE_55
ROUTE         1   e 0.001    SLICE_55.F1 to   SLICE_55.DI1 n2817 (to osc_clk)
                  --------
                   15.026   (58.7% logic, 41.3% route), 37 logic levels.

Warning:  65.824MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 11.903ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutN1

   Data Path Delay:     6.863ns  (64.0% logic, 36.0% route), 3 logic levels.

   Clock Path Delay:    1.234ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.234ns delay OSCH_inst to PWM1/SLICE_6 and
      6.863ns delay PWM1/SLICE_6 to PWMOutN1 (totaling 8.097ns) meets
     20.000ns offset OSCH_inst to PWMOutN1 by 11.903ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 1.234  OSCH_inst.OSC to *1/SLICE_6.CLK osc_clk
                  --------
                    1.234   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutN1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *1/SLICE_6.CLK to *M1/SLICE_6.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6   e 1.234 *M1/SLICE_6.Q1 to  SLICE_2496.A0 PWMOutP4_c
CTOF_DEL    ---     0.495  SLICE_2496.A0 to  SLICE_2496.F0 SLICE_2496
ROUTE         4   e 1.234  SLICE_2496.F0 to       65.PADDO PWMOutN4_c
DOPAD_DEL   ---     3.448       65.PADDO to         65.PAD PWMOutN1
                  --------
                    6.863   (64.0% logic, 36.0% route), 3 logic levels.

Report:    8.097ns is the minimum offset for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |   88.670 MHz|   65.824 MHz|  37 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |    20.000 ns|     8.097 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n11000                                  |       1|    3718|     90.77%
                                        |        |        |
n10998                                  |       1|    3672|     89.65%
                                        |        |        |
n11001                                  |       1|    3667|     89.53%
                                        |        |        |
n10997                                  |       1|    3660|     89.36%
                                        |        |        |
n10999                                  |       1|    3651|     89.14%
                                        |        |        |
n10996                                  |       1|    3633|     88.70%
                                        |        |        |
n10995                                  |       1|    3600|     87.89%
                                        |        |        |
n11002                                  |       1|    3588|     87.60%
                                        |        |        |
n10994                                  |       1|    3567|     87.08%
                                        |        |        |
n10993                                  |       1|    3534|     86.28%
                                        |        |        |
n10992                                  |       1|    3495|     85.33%
                                        |        |        |
n11003                                  |       1|    3470|     84.72%
                                        |        |        |
n10991                                  |       1|    3438|     83.94%
                                        |        |        |
n10990                                  |       1|    3357|     81.96%
                                        |        |        |
n11004                                  |       1|    3311|     80.83%
                                        |        |        |
n10989                                  |       1|    3252|     79.39%
                                        |        |        |
n10988                                  |       1|    3123|     76.25%
                                        |        |        |
n11005                                  |       1|    3085|     75.32%
                                        |        |        |
n10987                                  |       1|    3002|     73.29%
                                        |        |        |
n10986                                  |       1|    2851|     69.60%
                                        |        |        |
n11006                                  |       1|    2831|     69.12%
                                        |        |        |
n8257                                   |       4|    2715|     66.28%
                                        |        |        |
n10985                                  |       1|    2524|     61.62%
                                        |        |        |
n11007                                  |       1|    2480|     60.55%
                                        |        |        |
n10984                                  |       1|    2313|     56.47%
                                        |        |        |
n12533                                  |       5|    2284|     55.76%
                                        |        |        |
n10983                                  |       1|    1999|     48.80%
                                        |        |        |
n11008                                  |       1|    1971|     48.12%
                                        |        |        |
n10982                                  |       1|    1619|     39.53%
                                        |        |        |
n10981                                  |       1|    1306|     31.88%
                                        |        |        |
n11009                                  |       1|    1138|     27.78%
                                        |        |        |
n13056                                  |      52|    1006|     24.56%
                                        |        |        |
n2563                                   |      49|     973|     23.75%
                                        |        |        |
n10810                                  |       1|     859|     20.97%
                                        |        |        |
n10811                                  |       1|     854|     20.85%
                                        |        |        |
n10809                                  |       1|     834|     20.36%
                                        |        |        |
o_Rx_Byte_5                             |       4|     803|     19.60%
                                        |        |        |
o_Rx_Byte_6                             |       6|     803|     19.60%
                                        |        |        |
o_Rx_DV                                 |       4|     803|     19.60%
                                        |        |        |
n10812                                  |       1|     770|     18.80%
                                        |        |        |
n10980                                  |       1|     745|     18.19%
                                        |        |        |
n10813                                  |       1|     743|     18.14%
                                        |        |        |
n10814                                  |       1|     727|     17.75%
                                        |        |        |
n10815                                  |       1|     709|     17.31%
                                        |        |        |
n10816                                  |       1|     676|     16.50%
                                        |        |        |
n10808                                  |       1|     658|     16.06%
                                        |        |        |
n10817                                  |       1|     643|     15.70%
                                        |        |        |
n10818                                  |       1|     610|     14.89%
                                        |        |        |
n2817                                   |       1|     608|     14.84%
                                        |        |        |
n10819                                  |       1|     577|     14.09%
                                        |        |        |
n10820                                  |       1|     544|     13.28%
                                        |        |        |
n2818                                   |       1|     530|     12.94%
                                        |        |        |
n10821                                  |       1|     511|     12.48%
                                        |        |        |
n10822                                  |       1|     478|     11.67%
                                        |        |        |
n10979                                  |       1|     468|     11.43%
                                        |        |        |
n2819                                   |       1|     461|     11.25%
                                        |        |        |
n10823                                  |       1|     445|     10.86%
                                        |        |        |
n13063                                  |      44|     419|     10.23%
                                        |        |        |
n10824                                  |       1|     412|     10.06%
                                        |        |        |
----------------------------------------------------------------------------


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1   Loads: 29
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: OSCH_inst.OSC   Loads: 1367
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2197.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2197.Q0   Loads: 153
   No transfer within this clock domain is found


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4096  Score: 9205729
Cumulative negative slack: 9205729

Constraints cover 1466977 paths, 1 nets, and 16496 connections (99.99% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Mon Apr 06 13:41:25 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FPGASDR_impl1.tw1 -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1_map.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1_map.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "osc_clk" 88.670000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" (0 errors)</A></LI>            18 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from osc_clk +)
   Destination:    FF         Data in        Mixer1/RFInR_14  (to osc_clk +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay Mixer1/SLICE_2223 to Mixer1/SLICE_2223 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path Mixer1/SLICE_2223 to Mixer1/SLICE_2223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *LICE_2223.CLK to *SLICE_2223.Q1 Mixer1/SLICE_2223 (from osc_clk)
ROUTE         2   e 0.199 *SLICE_2223.Q1 to *SLICE_2223.M0 DiffOut_c (to osc_clk)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.116ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i6  (from osc_clk +)
   Destination:    Port       Pad            MYLED[0]

   Data Path Delay:     1.601ns  (67.8% logic, 32.2% route), 2 logic levels.

   Clock Path Delay:    0.515ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.515ns delay OSCH_inst to CIC1Sin/SLICE_2218 and
      1.601ns delay CIC1Sin/SLICE_2218 to MYLED[0] (totaling 2.116ns) meets
      0.000ns hold offset OSCH_inst to MYLED[0] by 2.116ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.515  OSCH_inst.OSC to *LICE_2218.CLK osc_clk
                  --------
                    0.515   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2218 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *LICE_2218.CLK to *SLICE_2218.Q0 CIC1Sin/SLICE_2218 (from osc_clk)
ROUTE         2   e 0.515 *SLICE_2218.Q0 to       97.PADDO MYLED_c_0
DOPAD_DEL   ---     0.953       97.PADDO to         97.PAD MYLED[0]
                  --------
                    1.601   (67.8% logic, 32.2% route), 2 logic levels.

Report:    2.116ns is the maximum offset for this preference.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |     0.000 ns|     0.351 ns|   1  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |     0.000 ns|     2.116 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1   Loads: 29
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: OSCH_inst.OSC   Loads: 1367
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2197.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2197.Q0   Loads: 153
   No transfer within this clock domain is found


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1466977 paths, 1 nets, and 16496 connections (99.99% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 9205729 (setup), 0 (hold)
Cumulative negative slack: 9205729 (9205729+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
