
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000144  00800200  000049d6  00004a6a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000049d6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000024b  00800344  00800344  00004bae  2**0
                  ALLOC
  3 .debug_aranges 000002c0  00000000  00000000  00004bae  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000011d0  00000000  00000000  00004e6e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003942  00000000  00000000  0000603e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000162b  00000000  00000000  00009980  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003e8c  00000000  00000000  0000afab  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000840  00000000  00000000  0000ee38  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000010c8  00000000  00000000  0000f678  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d4a  00000000  00000000  00010740  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  0001148a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 6a 05 	jmp	0xad4	; 0xad4 <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 9e 05 	jmp	0xb3c	; 0xb3c <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 89 1c 	jmp	0x3912	; 0x3912 <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 34 1c 	jmp	0x3868	; 0x3868 <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 0b 01 	jmp	0x216	; 0x216 <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 0a 10 	jmp	0x2014	; 0x2014 <__vector_32>
      84:	0c 94 20 10 	jmp	0x2040	; 0x2040 <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 87 0f 	jmp	0x1f0e	; 0x1f0e <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 5b 0f 	jmp	0x1eb6	; 0x1eb6 <__vector_42>
      ac:	0c 94 71 0f 	jmp	0x1ee2	; 0x1ee2 <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 ce 0e 	jmp	0x1d9c	; 0x1d9c <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	c1 07       	cpc	r28, r17
      e6:	8f 07       	cpc	r24, r31
      e8:	d7 06       	cpc	r13, r23
      ea:	7f 07       	cpc	r23, r31
      ec:	65 07       	cpc	r22, r21
      ee:	ce 06       	cpc	r12, r30
      f0:	44 07       	cpc	r20, r20
      f2:	ad 07       	cpc	r26, r29
      f4:	05 07       	cpc	r16, r21
      f6:	9f 07       	cpc	r25, r31
      f8:	2d 08       	sbc	r2, r13
      fa:	2d 08       	sbc	r2, r13
      fc:	2d 08       	sbc	r2, r13
      fe:	2d 08       	sbc	r2, r13
     100:	2d 08       	sbc	r2, r13
     102:	2d 08       	sbc	r2, r13
     104:	04 08       	sbc	r0, r4
     106:	08 08       	sbc	r0, r8
     108:	2d 08       	sbc	r2, r13
     10a:	2d 08       	sbc	r2, r13
     10c:	2d 08       	sbc	r2, r13
     10e:	2d 08       	sbc	r2, r13
     110:	2d 08       	sbc	r2, r13
     112:	2d 08       	sbc	r2, r13
     114:	2d 08       	sbc	r2, r13
     116:	2d 08       	sbc	r2, r13
     118:	2d 08       	sbc	r2, r13
     11a:	2d 08       	sbc	r2, r13
     11c:	2d 08       	sbc	r2, r13
     11e:	2d 08       	sbc	r2, r13
     120:	05 07       	cpc	r16, r21
     122:	d7 06       	cpc	r13, r23
     124:	26 08       	sbc	r2, r6
     126:	1e 08       	sbc	r1, r14
     128:	2d 08       	sbc	r2, r13
     12a:	2d 08       	sbc	r2, r13
     12c:	2d 08       	sbc	r2, r13
     12e:	2d 08       	sbc	r2, r13
     130:	2d 08       	sbc	r2, r13
     132:	2d 08       	sbc	r2, r13
     134:	2d 08       	sbc	r2, r13
     136:	2d 08       	sbc	r2, r13
     138:	2d 08       	sbc	r2, r13
     13a:	2d 08       	sbc	r2, r13
     13c:	2d 08       	sbc	r2, r13
     13e:	2d 08       	sbc	r2, r13
     140:	65 07       	cpc	r22, r21
     142:	44 07       	cpc	r20, r20
     144:	2d 08       	sbc	r2, r13
     146:	2d 08       	sbc	r2, r13
     148:	c1 07       	cpc	r28, r17
     14a:	ce 06       	cpc	r12, r30
     14c:	0b 08       	sbc	r0, r11
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	e6 ed       	ldi	r30, 0xD6	; 214
     194:	f9 e4       	ldi	r31, 0x49	; 73
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 34       	cpi	r26, 0x44	; 68
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e4       	ldi	r26, 0x44	; 68
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	af 38       	cpi	r26, 0x8F	; 143
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 e9 24 	jmp	0x49d2	; 0x49d2 <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:
/*-----header files for ECE6970 Project ------*/ 
//#include "movement.h"

int main(void) {
//	initAdc();
	initPeripherals();
     1c2:	0e 94 a0 1c 	call	0x3940	; 0x3940 <initPeripherals>
	calibrateSensors();
     1c6:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <calibrateSensors>

	initBehaviors();
     1ca:	0e 94 47 05 	call	0xa8e	; 0xa8e <initBehaviors>

while(1) {
		getMap(); 
     1ce:	0e 94 f8 1d 	call	0x3bf0	; 0x3bf0 <getMap>
     1d2:	fd cf       	rjmp	.-6      	; 0x1ce <main+0xc>

000001d4 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     1d4:	ea e7       	ldi	r30, 0x7A	; 122
     1d6:	f0 e0       	ldi	r31, 0x00	; 0
     1d8:	10 82       	st	Z, r1
	ADCSRB = 0;
     1da:	2b e7       	ldi	r18, 0x7B	; 123
     1dc:	30 e0       	ldi	r19, 0x00	; 0
     1de:	d9 01       	movw	r26, r18
     1e0:	1c 92       	st	X, r1
	ADMUX = 0;
     1e2:	ac e7       	ldi	r26, 0x7C	; 124
     1e4:	b0 e0       	ldi	r27, 0x00	; 0
     1e6:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     1e8:	80 81       	ld	r24, Z
     1ea:	86 60       	ori	r24, 0x06	; 6
     1ec:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     1ee:	8c 91       	ld	r24, X
     1f0:	80 64       	ori	r24, 0x40	; 64
     1f2:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     1f4:	80 81       	ld	r24, Z
     1f6:	80 62       	ori	r24, 0x20	; 32
     1f8:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     1fa:	d9 01       	movw	r26, r18
     1fc:	8c 91       	ld	r24, X
     1fe:	88 7f       	andi	r24, 0xF8	; 248
     200:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     202:	80 81       	ld	r24, Z
     204:	88 60       	ori	r24, 0x08	; 8
     206:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     208:	80 81       	ld	r24, Z
     20a:	80 68       	ori	r24, 0x80	; 128
     20c:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     20e:	80 81       	ld	r24, Z
     210:	80 64       	ori	r24, 0x40	; 64
     212:	80 83       	st	Z, r24

}
     214:	08 95       	ret

00000216 <__vector_29>:

ISR(ADC_vect) {
     216:	1f 92       	push	r1
     218:	0f 92       	push	r0
     21a:	0f b6       	in	r0, 0x3f	; 63
     21c:	0f 92       	push	r0
     21e:	0b b6       	in	r0, 0x3b	; 59
     220:	0f 92       	push	r0
     222:	11 24       	eor	r1, r1
     224:	1f 93       	push	r17
     226:	2f 93       	push	r18
     228:	3f 93       	push	r19
     22a:	4f 93       	push	r20
     22c:	5f 93       	push	r21
     22e:	6f 93       	push	r22
     230:	7f 93       	push	r23
     232:	8f 93       	push	r24
     234:	9f 93       	push	r25
     236:	af 93       	push	r26
     238:	bf 93       	push	r27
     23a:	ef 93       	push	r30
     23c:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     23e:	80 91 56 05 	lds	r24, 0x0556
     242:	90 91 57 05 	lds	r25, 0x0557
     246:	a0 91 58 05 	lds	r26, 0x0558
     24a:	b0 91 59 05 	lds	r27, 0x0559
     24e:	01 96       	adiw	r24, 0x01	; 1
     250:	a1 1d       	adc	r26, r1
     252:	b1 1d       	adc	r27, r1
     254:	80 93 56 05 	sts	0x0556, r24
     258:	90 93 57 05 	sts	0x0557, r25
     25c:	a0 93 58 05 	sts	0x0558, r26
     260:	b0 93 59 05 	sts	0x0559, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     264:	80 91 78 00 	lds	r24, 0x0078
     268:	48 2f       	mov	r20, r24
     26a:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     26c:	20 91 79 00 	lds	r18, 0x0079
     270:	92 2f       	mov	r25, r18
     272:	80 e0       	ldi	r24, 0x00	; 0
     274:	48 2b       	or	r20, r24
     276:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     278:	80 91 df 03 	lds	r24, 0x03DF
     27c:	82 30       	cpi	r24, 0x02	; 2
     27e:	09 f4       	brne	.+2      	; 0x282 <__vector_29+0x6c>
     280:	f4 c0       	rjmp	.+488    	; 0x46a <__vector_29+0x254>
     282:	83 30       	cpi	r24, 0x03	; 3
     284:	30 f4       	brcc	.+12     	; 0x292 <__vector_29+0x7c>
     286:	88 23       	and	r24, r24
     288:	59 f0       	breq	.+22     	; 0x2a0 <__vector_29+0x8a>
     28a:	81 30       	cpi	r24, 0x01	; 1
     28c:	09 f0       	breq	.+2      	; 0x290 <__vector_29+0x7a>
     28e:	3f c1       	rjmp	.+638    	; 0x50e <__vector_29+0x2f8>
     290:	df c0       	rjmp	.+446    	; 0x450 <__vector_29+0x23a>
     292:	83 30       	cpi	r24, 0x03	; 3
     294:	09 f4       	brne	.+2      	; 0x298 <__vector_29+0x82>
     296:	0b c1       	rjmp	.+534    	; 0x4ae <__vector_29+0x298>
     298:	84 30       	cpi	r24, 0x04	; 4
     29a:	09 f0       	breq	.+2      	; 0x29e <__vector_29+0x88>
     29c:	38 c1       	rjmp	.+624    	; 0x50e <__vector_29+0x2f8>
     29e:	14 c1       	rjmp	.+552    	; 0x4c8 <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     2a0:	10 91 4a 03 	lds	r17, 0x034A
     2a4:	1e 30       	cpi	r17, 0x0E	; 14
     2a6:	61 f4       	brne	.+24     	; 0x2c0 <__vector_29+0xaa>
     2a8:	80 91 e5 03 	lds	r24, 0x03E5
     2ac:	82 30       	cpi	r24, 0x02	; 2
     2ae:	41 f4       	brne	.+16     	; 0x2c0 <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     2b0:	50 93 e4 03 	sts	0x03E4, r21
     2b4:	40 93 e3 03 	sts	0x03E3, r20
				measBattery = 0;
     2b8:	10 92 e5 03 	sts	0x03E5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     2bc:	46 98       	cbi	0x08, 6	; 8
     2be:	08 c0       	rjmp	.+16     	; 0x2d0 <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     2c0:	e1 2f       	mov	r30, r17
     2c2:	f0 e0       	ldi	r31, 0x00	; 0
     2c4:	ee 0f       	add	r30, r30
     2c6:	ff 1f       	adc	r31, r31
     2c8:	e1 5b       	subi	r30, 0xB1	; 177
     2ca:	fc 4f       	sbci	r31, 0xFC	; 252
     2cc:	51 83       	std	Z+1, r21	; 0x01
     2ce:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     2d0:	a1 2f       	mov	r26, r17
     2d2:	b0 e0       	ldi	r27, 0x00	; 0
     2d4:	10 ff       	sbrs	r17, 0
     2d6:	af c0       	rjmp	.+350    	; 0x436 <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     2d8:	aa 0f       	add	r26, r26
     2da:	bb 1f       	adc	r27, r27
     2dc:	fd 01       	movw	r30, r26
     2de:	e3 5b       	subi	r30, 0xB3	; 179
     2e0:	fc 4f       	sbci	r31, 0xFC	; 252
     2e2:	20 81       	ld	r18, Z
     2e4:	31 81       	ldd	r19, Z+1	; 0x01
     2e6:	a1 5b       	subi	r26, 0xB1	; 177
     2e8:	bc 4f       	sbci	r27, 0xFC	; 252
     2ea:	4d 91       	ld	r20, X+
     2ec:	5c 91       	ld	r21, X
     2ee:	81 2f       	mov	r24, r17
     2f0:	86 95       	lsr	r24
     2f2:	68 2f       	mov	r22, r24
     2f4:	70 e0       	ldi	r23, 0x00	; 0
     2f6:	24 1b       	sub	r18, r20
     2f8:	35 0b       	sbc	r19, r21
     2fa:	ab 01       	movw	r20, r22
     2fc:	44 0f       	add	r20, r20
     2fe:	55 1f       	adc	r21, r21
     300:	fa 01       	movw	r30, r20
     302:	e9 56       	subi	r30, 0x69	; 105
     304:	fc 4f       	sbci	r31, 0xFC	; 252
     306:	80 81       	ld	r24, Z
     308:	91 81       	ldd	r25, Z+1	; 0x01
     30a:	28 1b       	sub	r18, r24
     30c:	39 0b       	sbc	r19, r25
     30e:	fa 01       	movw	r30, r20
     310:	e1 58       	subi	r30, 0x81	; 129
     312:	fc 4f       	sbci	r31, 0xFC	; 252
     314:	31 83       	std	Z+1, r19	; 0x01
     316:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     318:	37 ff       	sbrs	r19, 7
     31a:	02 c0       	rjmp	.+4      	; 0x320 <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     31c:	11 82       	std	Z+1, r1	; 0x01
     31e:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     320:	fb 01       	movw	r30, r22
     322:	ee 0f       	add	r30, r30
     324:	ff 1f       	adc	r31, r31
     326:	e1 58       	subi	r30, 0x81	; 129
     328:	fc 4f       	sbci	r31, 0xFC	; 252
     32a:	80 81       	ld	r24, Z
     32c:	91 81       	ldd	r25, Z+1	; 0x01
     32e:	81 50       	subi	r24, 0x01	; 1
     330:	94 40       	sbci	r25, 0x04	; 4
     332:	24 f0       	brlt	.+8      	; 0x33c <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	94 e0       	ldi	r25, 0x04	; 4
     338:	91 83       	std	Z+1, r25	; 0x01
     33a:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     33c:	10 31       	cpi	r17, 0x10	; 16
     33e:	e8 f5       	brcc	.+122    	; 0x3ba <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     340:	db 01       	movw	r26, r22
     342:	aa 0f       	add	r26, r26
     344:	bb 1f       	adc	r27, r27
     346:	fd 01       	movw	r30, r26
     348:	e1 58       	subi	r30, 0x81	; 129
     34a:	fc 4f       	sbci	r31, 0xFC	; 252
     34c:	01 90       	ld	r0, Z+
     34e:	f0 81       	ld	r31, Z
     350:	e0 2d       	mov	r30, r0
     352:	ec 33       	cpi	r30, 0x3C	; 60
     354:	f1 05       	cpc	r31, r1
     356:	1c f4       	brge	.+6      	; 0x35e <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     358:	a9 51       	subi	r26, 0x19	; 25
     35a:	bc 4f       	sbci	r27, 0xFC	; 252
     35c:	2c c0       	rjmp	.+88     	; 0x3b6 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     35e:	cf 01       	movw	r24, r30
     360:	cc 96       	adiw	r24, 0x3c	; 60
     362:	95 95       	asr	r25
     364:	87 95       	ror	r24
     366:	88 37       	cpi	r24, 0x78	; 120
     368:	91 05       	cpc	r25, r1
     36a:	3c f4       	brge	.+14     	; 0x37a <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     36c:	a9 51       	subi	r26, 0x19	; 25
     36e:	bc 4f       	sbci	r27, 0xFC	; 252
     370:	fc 97       	sbiw	r30, 0x3c	; 60
     372:	f5 95       	asr	r31
     374:	e7 95       	ror	r30
     376:	fc 96       	adiw	r30, 0x3c	; 60
     378:	1e c0       	rjmp	.+60     	; 0x3b6 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     37a:	cf 01       	movw	r24, r30
     37c:	84 5d       	subi	r24, 0xD4	; 212
     37e:	9e 4f       	sbci	r25, 0xFE	; 254
     380:	95 95       	asr	r25
     382:	87 95       	ror	r24
     384:	95 95       	asr	r25
     386:	87 95       	ror	r24
     388:	a9 51       	subi	r26, 0x19	; 25
     38a:	bc 4f       	sbci	r27, 0xFC	; 252
     38c:	84 3b       	cpi	r24, 0xB4	; 180
     38e:	91 05       	cpc	r25, r1
     390:	4c f4       	brge	.+18     	; 0x3a4 <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     392:	e4 5b       	subi	r30, 0xB4	; 180
     394:	f0 40       	sbci	r31, 0x00	; 0
     396:	f5 95       	asr	r31
     398:	e7 95       	ror	r30
     39a:	f5 95       	asr	r31
     39c:	e7 95       	ror	r30
     39e:	e8 58       	subi	r30, 0x88	; 136
     3a0:	ff 4f       	sbci	r31, 0xFF	; 255
     3a2:	09 c0       	rjmp	.+18     	; 0x3b6 <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     3a4:	e4 5a       	subi	r30, 0xA4	; 164
     3a6:	f1 40       	sbci	r31, 0x01	; 1
     3a8:	43 e0       	ldi	r20, 0x03	; 3
     3aa:	f5 95       	asr	r31
     3ac:	e7 95       	ror	r30
     3ae:	4a 95       	dec	r20
     3b0:	e1 f7       	brne	.-8      	; 0x3aa <__vector_29+0x194>
     3b2:	ec 54       	subi	r30, 0x4C	; 76
     3b4:	ff 4f       	sbci	r31, 0xFF	; 255
     3b6:	ed 93       	st	X+, r30
     3b8:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     3ba:	80 91 5f 05 	lds	r24, 0x055F
     3be:	88 23       	and	r24, r24
     3c0:	c1 f1       	breq	.+112    	; 0x432 <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     3c2:	80 91 8f 03 	lds	r24, 0x038F
     3c6:	90 91 90 03 	lds	r25, 0x0390
     3ca:	84 5a       	subi	r24, 0xA4	; 164
     3cc:	91 40       	sbci	r25, 0x01	; 1
     3ce:	ac f0       	brlt	.+42     	; 0x3fa <__vector_29+0x1e4>
     3d0:	80 91 91 03 	lds	r24, 0x0391
     3d4:	90 91 92 03 	lds	r25, 0x0392
     3d8:	84 5a       	subi	r24, 0xA4	; 164
     3da:	91 40       	sbci	r25, 0x01	; 1
     3dc:	74 f0       	brlt	.+28     	; 0x3fa <__vector_29+0x1e4>
     3de:	80 91 93 03 	lds	r24, 0x0393
     3e2:	90 91 94 03 	lds	r25, 0x0394
     3e6:	84 5a       	subi	r24, 0xA4	; 164
     3e8:	91 40       	sbci	r25, 0x01	; 1
     3ea:	3c f0       	brlt	.+14     	; 0x3fa <__vector_29+0x1e4>
     3ec:	80 91 95 03 	lds	r24, 0x0395
     3f0:	90 91 96 03 	lds	r25, 0x0396
     3f4:	84 5a       	subi	r24, 0xA4	; 164
     3f6:	91 40       	sbci	r25, 0x01	; 1
     3f8:	e4 f4       	brge	.+56     	; 0x432 <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     3fa:	81 e0       	ldi	r24, 0x01	; 1
     3fc:	80 93 60 05 	sts	0x0560, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     400:	10 92 16 04 	sts	0x0416, r1
     404:	10 92 15 04 	sts	0x0415, r1
						OCR4A = 0;
     408:	10 92 a9 00 	sts	0x00A9, r1
     40c:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     410:	10 92 ab 00 	sts	0x00AB, r1
     414:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     418:	10 92 14 04 	sts	0x0414, r1
     41c:	10 92 13 04 	sts	0x0413, r1
						OCR3A = 0;
     420:	10 92 99 00 	sts	0x0099, r1
     424:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     428:	10 92 9b 00 	sts	0x009B, r1
     42c:	10 92 9a 00 	sts	0x009A, r1
     430:	02 c0       	rjmp	.+4      	; 0x436 <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     432:	10 92 60 05 	sts	0x0560, r1
				}

			}

			currentProx++;
     436:	81 2f       	mov	r24, r17
     438:	8f 5f       	subi	r24, 0xFF	; 255
     43a:	80 93 4a 03 	sts	0x034A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     43e:	88 31       	cpi	r24, 0x18	; 24
     440:	08 f4       	brcc	.+2      	; 0x444 <__vector_29+0x22e>
     442:	65 c0       	rjmp	.+202    	; 0x50e <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     444:	10 92 4a 03 	sts	0x034A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     448:	81 e0       	ldi	r24, 0x01	; 1
     44a:	80 93 e6 03 	sts	0x03E6, r24
     44e:	5f c0       	rjmp	.+190    	; 0x50e <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     450:	80 91 01 04 	lds	r24, 0x0401
     454:	90 91 02 04 	lds	r25, 0x0402
     458:	48 0f       	add	r20, r24
     45a:	59 1f       	adc	r21, r25
     45c:	56 95       	lsr	r21
     45e:	47 95       	ror	r20
     460:	50 93 02 04 	sts	0x0402, r21
     464:	40 93 01 04 	sts	0x0401, r20
     468:	52 c0       	rjmp	.+164    	; 0x50e <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     46a:	80 91 09 02 	lds	r24, 0x0209
     46e:	88 23       	and	r24, r24
     470:	09 f4       	brne	.+2      	; 0x474 <__vector_29+0x25e>
     472:	4d c0       	rjmp	.+154    	; 0x50e <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     474:	63 99       	sbic	0x0c, 3	; 12
     476:	4b c0       	rjmp	.+150    	; 0x50e <__vector_29+0x2f8>
     478:	64 99       	sbic	0x0c, 4	; 12
     47a:	49 c0       	rjmp	.+146    	; 0x50e <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     47c:	28 2f       	mov	r18, r24
     47e:	2f 5f       	subi	r18, 0xFF	; 255
     480:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     484:	25 30       	cpi	r18, 0x05	; 5
     486:	08 f4       	brcc	.+2      	; 0x48a <__vector_29+0x274>
     488:	42 c0       	rjmp	.+132    	; 0x50e <__vector_29+0x2f8>
					right_vel_sum += value;
     48a:	80 91 0d 04 	lds	r24, 0x040D
     48e:	90 91 0e 04 	lds	r25, 0x040E
     492:	84 0f       	add	r24, r20
     494:	95 1f       	adc	r25, r21
     496:	90 93 0e 04 	sts	0x040E, r25
     49a:	80 93 0d 04 	sts	0x040D, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     49e:	28 30       	cpi	r18, 0x08	; 8
     4a0:	b1 f5       	brne	.+108    	; 0x50e <__vector_29+0x2f8>
						firstSampleRight = 0;
     4a2:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     4a6:	81 e0       	ldi	r24, 0x01	; 1
     4a8:	80 93 08 02 	sts	0x0208, r24
     4ac:	30 c0       	rjmp	.+96     	; 0x50e <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     4ae:	80 91 ff 03 	lds	r24, 0x03FF
     4b2:	90 91 00 04 	lds	r25, 0x0400
     4b6:	48 0f       	add	r20, r24
     4b8:	59 1f       	adc	r21, r25
     4ba:	56 95       	lsr	r21
     4bc:	47 95       	ror	r20
     4be:	50 93 00 04 	sts	0x0400, r21
     4c2:	40 93 ff 03 	sts	0x03FF, r20
     4c6:	23 c0       	rjmp	.+70     	; 0x50e <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     4c8:	90 91 0a 02 	lds	r25, 0x020A
     4cc:	99 23       	and	r25, r25
     4ce:	f9 f0       	breq	.+62     	; 0x50e <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     4d0:	80 91 00 01 	lds	r24, 0x0100
     4d4:	83 fd       	sbrc	r24, 3
     4d6:	1b c0       	rjmp	.+54     	; 0x50e <__vector_29+0x2f8>
     4d8:	80 91 00 01 	lds	r24, 0x0100
     4dc:	84 fd       	sbrc	r24, 4
     4de:	17 c0       	rjmp	.+46     	; 0x50e <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     4e0:	29 2f       	mov	r18, r25
     4e2:	2f 5f       	subi	r18, 0xFF	; 255
     4e4:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     4e8:	25 30       	cpi	r18, 0x05	; 5
     4ea:	88 f0       	brcs	.+34     	; 0x50e <__vector_29+0x2f8>
					left_vel_sum += value;
     4ec:	80 91 0b 04 	lds	r24, 0x040B
     4f0:	90 91 0c 04 	lds	r25, 0x040C
     4f4:	84 0f       	add	r24, r20
     4f6:	95 1f       	adc	r25, r21
     4f8:	90 93 0c 04 	sts	0x040C, r25
     4fc:	80 93 0b 04 	sts	0x040B, r24
					if(firstSampleLeft==8) {
     500:	28 30       	cpi	r18, 0x08	; 8
     502:	29 f4       	brne	.+10     	; 0x50e <__vector_29+0x2f8>
						firstSampleLeft = 0;
     504:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     508:	81 e0       	ldi	r24, 0x01	; 1
     50a:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     50e:	90 91 e0 03 	lds	r25, 0x03E0
     512:	92 30       	cpi	r25, 0x02	; 2
     514:	81 f1       	breq	.+96     	; 0x576 <__vector_29+0x360>
     516:	93 30       	cpi	r25, 0x03	; 3
     518:	30 f4       	brcc	.+12     	; 0x526 <__vector_29+0x310>
     51a:	99 23       	and	r25, r25
     51c:	51 f0       	breq	.+20     	; 0x532 <__vector_29+0x31c>
     51e:	91 30       	cpi	r25, 0x01	; 1
     520:	09 f0       	breq	.+2      	; 0x524 <__vector_29+0x30e>
     522:	b0 c0       	rjmp	.+352    	; 0x684 <__vector_29+0x46e>
     524:	1a c0       	rjmp	.+52     	; 0x55a <__vector_29+0x344>
     526:	93 30       	cpi	r25, 0x03	; 3
     528:	e9 f1       	breq	.+122    	; 0x5a4 <__vector_29+0x38e>
     52a:	94 30       	cpi	r25, 0x04	; 4
     52c:	09 f0       	breq	.+2      	; 0x530 <__vector_29+0x31a>
     52e:	aa c0       	rjmp	.+340    	; 0x684 <__vector_29+0x46e>
     530:	50 c0       	rjmp	.+160    	; 0x5d2 <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     532:	80 91 4a 03 	lds	r24, 0x034A
     536:	86 95       	lsr	r24
     538:	80 93 49 03 	sts	0x0349, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     53c:	80 91 e1 03 	lds	r24, 0x03E1
     540:	88 23       	and	r24, r24
     542:	11 f4       	brne	.+4      	; 0x548 <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     544:	81 e0       	ldi	r24, 0x01	; 1
     546:	05 c0       	rjmp	.+10     	; 0x552 <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     548:	81 30       	cpi	r24, 0x01	; 1
     54a:	11 f4       	brne	.+4      	; 0x550 <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     54c:	82 e0       	ldi	r24, 0x02	; 2
     54e:	01 c0       	rjmp	.+2      	; 0x552 <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     550:	85 e0       	ldi	r24, 0x05	; 5
     552:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 1;
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	0b c0       	rjmp	.+22     	; 0x570 <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     55a:	80 91 4b 03 	lds	r24, 0x034B
     55e:	80 93 49 03 	sts	0x0349, r24
			leftChannelPhase = leftMotorPhase;
     562:	80 91 4e 03 	lds	r24, 0x034E
     566:	80 93 e2 03 	sts	0x03E2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     56a:	10 92 df 03 	sts	0x03DF, r1
			adcSamplingState = 2;
     56e:	82 e0       	ldi	r24, 0x02	; 2
     570:	80 93 e0 03 	sts	0x03E0, r24
     574:	87 c0       	rjmp	.+270    	; 0x684 <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     576:	80 91 4c 03 	lds	r24, 0x034C
     57a:	80 93 49 03 	sts	0x0349, r24
			rightChannelPhase = rightMotorPhase;
     57e:	80 91 4d 03 	lds	r24, 0x034D
     582:	80 93 e1 03 	sts	0x03E1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     586:	80 91 e2 03 	lds	r24, 0x03E2
     58a:	88 23       	and	r24, r24
     58c:	11 f4       	brne	.+4      	; 0x592 <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     58e:	83 e0       	ldi	r24, 0x03	; 3
     590:	05 c0       	rjmp	.+10     	; 0x59c <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     592:	81 30       	cpi	r24, 0x01	; 1
     594:	11 f4       	brne	.+4      	; 0x59a <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     596:	84 e0       	ldi	r24, 0x04	; 4
     598:	01 c0       	rjmp	.+2      	; 0x59c <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     59a:	85 e0       	ldi	r24, 0x05	; 5
     59c:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 3;
     5a0:	83 e0       	ldi	r24, 0x03	; 3
     5a2:	e6 cf       	rjmp	.-52     	; 0x570 <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5a4:	80 91 4b 03 	lds	r24, 0x034B
     5a8:	80 93 49 03 	sts	0x0349, r24
			leftChannelPhase = leftMotorPhase;
     5ac:	80 91 4e 03 	lds	r24, 0x034E
     5b0:	80 93 e2 03 	sts	0x03E2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     5b4:	80 91 e1 03 	lds	r24, 0x03E1
     5b8:	88 23       	and	r24, r24
     5ba:	11 f4       	brne	.+4      	; 0x5c0 <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     5bc:	81 e0       	ldi	r24, 0x01	; 1
     5be:	05 c0       	rjmp	.+10     	; 0x5ca <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     5c0:	81 30       	cpi	r24, 0x01	; 1
     5c2:	11 f4       	brne	.+4      	; 0x5c8 <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     5c4:	82 e0       	ldi	r24, 0x02	; 2
     5c6:	01 c0       	rjmp	.+2      	; 0x5ca <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5c8:	85 e0       	ldi	r24, 0x05	; 5
     5ca:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 4;
     5ce:	84 e0       	ldi	r24, 0x04	; 4
     5d0:	cf cf       	rjmp	.-98     	; 0x570 <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     5d2:	80 91 4c 03 	lds	r24, 0x034C
     5d6:	80 93 49 03 	sts	0x0349, r24
			rightChannelPhase = rightMotorPhase;
     5da:	80 91 4d 03 	lds	r24, 0x034D
     5de:	80 93 e1 03 	sts	0x03E1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     5e2:	80 91 e2 03 	lds	r24, 0x03E2
     5e6:	88 23       	and	r24, r24
     5e8:	11 f4       	brne	.+4      	; 0x5ee <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     5ea:	83 e0       	ldi	r24, 0x03	; 3
     5ec:	06 c0       	rjmp	.+12     	; 0x5fa <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     5ee:	81 30       	cpi	r24, 0x01	; 1
     5f0:	19 f4       	brne	.+6      	; 0x5f8 <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     5f2:	90 93 df 03 	sts	0x03DF, r25
     5f6:	03 c0       	rjmp	.+6      	; 0x5fe <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5f8:	85 e0       	ldi	r24, 0x05	; 5
     5fa:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 0;
     5fe:	10 92 e0 03 	sts	0x03E0, r1

			if(currentProx==14 && measBattery==1) {
     602:	20 91 4a 03 	lds	r18, 0x034A
     606:	2e 30       	cpi	r18, 0x0E	; 14
     608:	41 f4       	brne	.+16     	; 0x61a <__vector_29+0x404>
     60a:	80 91 e5 03 	lds	r24, 0x03E5
     60e:	81 30       	cpi	r24, 0x01	; 1
     610:	21 f4       	brne	.+8      	; 0x61a <__vector_29+0x404>
				measBattery=2;
     612:	82 e0       	ldi	r24, 0x02	; 2
     614:	80 93 e5 03 	sts	0x03E5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     618:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     61a:	42 2f       	mov	r20, r18
     61c:	50 e0       	ldi	r21, 0x00	; 0
     61e:	20 ff       	sbrs	r18, 0
     620:	31 c0       	rjmp	.+98     	; 0x684 <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     622:	20 31       	cpi	r18, 0x10	; 16
     624:	50 f4       	brcc	.+20     	; 0x63a <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     626:	26 95       	lsr	r18
     628:	81 e0       	ldi	r24, 0x01	; 1
     62a:	90 e0       	ldi	r25, 0x00	; 0
     62c:	02 c0       	rjmp	.+4      	; 0x632 <__vector_29+0x41c>
     62e:	88 0f       	add	r24, r24
     630:	99 1f       	adc	r25, r25
     632:	2a 95       	dec	r18
     634:	e2 f7       	brpl	.-8      	; 0x62e <__vector_29+0x418>
     636:	82 b9       	out	0x02, r24	; 2
     638:	25 c0       	rjmp	.+74     	; 0x684 <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     63a:	80 91 5d 05 	lds	r24, 0x055D
     63e:	88 23       	and	r24, r24
     640:	61 f4       	brne	.+24     	; 0x65a <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     642:	40 51       	subi	r20, 0x10	; 16
     644:	50 40       	sbci	r21, 0x00	; 0
     646:	55 95       	asr	r21
     648:	47 95       	ror	r20
     64a:	81 e0       	ldi	r24, 0x01	; 1
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	02 c0       	rjmp	.+4      	; 0x654 <__vector_29+0x43e>
     650:	88 0f       	add	r24, r24
     652:	99 1f       	adc	r25, r25
     654:	4a 95       	dec	r20
     656:	e2 f7       	brpl	.-8      	; 0x650 <__vector_29+0x43a>
     658:	13 c0       	rjmp	.+38     	; 0x680 <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     65a:	81 30       	cpi	r24, 0x01	; 1
     65c:	11 f0       	breq	.+4      	; 0x662 <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     65e:	82 30       	cpi	r24, 0x02	; 2
     660:	89 f4       	brne	.+34     	; 0x684 <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     662:	20 91 05 01 	lds	r18, 0x0105
     666:	40 51       	subi	r20, 0x10	; 16
     668:	50 40       	sbci	r21, 0x00	; 0
     66a:	55 95       	asr	r21
     66c:	47 95       	ror	r20
     66e:	81 e0       	ldi	r24, 0x01	; 1
     670:	90 e0       	ldi	r25, 0x00	; 0
     672:	02 c0       	rjmp	.+4      	; 0x678 <__vector_29+0x462>
     674:	88 0f       	add	r24, r24
     676:	99 1f       	adc	r25, r25
     678:	4a 95       	dec	r20
     67a:	e2 f7       	brpl	.-8      	; 0x674 <__vector_29+0x45e>
     67c:	80 95       	com	r24
     67e:	82 23       	and	r24, r18
     680:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     684:	80 91 49 03 	lds	r24, 0x0349
     688:	88 30       	cpi	r24, 0x08	; 8
     68a:	48 f4       	brcc	.+18     	; 0x69e <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     68c:	80 91 7b 00 	lds	r24, 0x007B
     690:	87 7f       	andi	r24, 0xF7	; 247
     692:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     696:	80 91 49 03 	lds	r24, 0x0349
     69a:	80 5c       	subi	r24, 0xC0	; 192
     69c:	08 c0       	rjmp	.+16     	; 0x6ae <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     69e:	80 91 7b 00 	lds	r24, 0x007B
     6a2:	88 60       	ori	r24, 0x08	; 8
     6a4:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     6a8:	80 91 49 03 	lds	r24, 0x0349
     6ac:	88 5c       	subi	r24, 0xC8	; 200
     6ae:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     6b2:	80 91 e0 03 	lds	r24, 0x03E0
     6b6:	82 30       	cpi	r24, 0x02	; 2
     6b8:	81 f4       	brne	.+32     	; 0x6da <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     6ba:	80 91 5d 05 	lds	r24, 0x055D
     6be:	88 23       	and	r24, r24
     6c0:	21 f4       	brne	.+8      	; 0x6ca <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     6c2:	80 91 05 01 	lds	r24, 0x0105
     6c6:	80 7f       	andi	r24, 0xF0	; 240
     6c8:	05 c0       	rjmp	.+10     	; 0x6d4 <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     6ca:	81 30       	cpi	r24, 0x01	; 1
     6cc:	11 f0       	breq	.+4      	; 0x6d2 <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     6ce:	82 30       	cpi	r24, 0x02	; 2
     6d0:	21 f4       	brne	.+8      	; 0x6da <__vector_29+0x4c4>
			PORTJ = 0xFF;
     6d2:	8f ef       	ldi	r24, 0xFF	; 255
     6d4:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     6d8:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     6da:	ff 91       	pop	r31
     6dc:	ef 91       	pop	r30
     6de:	bf 91       	pop	r27
     6e0:	af 91       	pop	r26
     6e2:	9f 91       	pop	r25
     6e4:	8f 91       	pop	r24
     6e6:	7f 91       	pop	r23
     6e8:	6f 91       	pop	r22
     6ea:	5f 91       	pop	r21
     6ec:	4f 91       	pop	r20
     6ee:	3f 91       	pop	r19
     6f0:	2f 91       	pop	r18
     6f2:	1f 91       	pop	r17
     6f4:	0f 90       	pop	r0
     6f6:	0b be       	out	0x3b, r0	; 59
     6f8:	0f 90       	pop	r0
     6fa:	0f be       	out	0x3f, r0	; 63
     6fc:	0f 90       	pop	r0
     6fe:	1f 90       	pop	r1
     700:	18 95       	reti

00000702 <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     702:	80 91 8f 03 	lds	r24, 0x038F
     706:	90 91 90 03 	lds	r25, 0x0390
     70a:	84 5a       	subi	r24, 0xA4	; 164
     70c:	91 40       	sbci	r25, 0x01	; 1
     70e:	b4 f0       	brlt	.+44     	; 0x73c <cliffDetected+0x3a>
     710:	80 91 91 03 	lds	r24, 0x0391
     714:	90 91 92 03 	lds	r25, 0x0392
     718:	84 5a       	subi	r24, 0xA4	; 164
     71a:	91 40       	sbci	r25, 0x01	; 1
     71c:	7c f0       	brlt	.+30     	; 0x73c <cliffDetected+0x3a>
     71e:	80 91 93 03 	lds	r24, 0x0393
     722:	90 91 94 03 	lds	r25, 0x0394
     726:	84 5a       	subi	r24, 0xA4	; 164
     728:	91 40       	sbci	r25, 0x01	; 1
     72a:	44 f0       	brlt	.+16     	; 0x73c <cliffDetected+0x3a>
     72c:	20 e0       	ldi	r18, 0x00	; 0
     72e:	80 91 95 03 	lds	r24, 0x0395
     732:	90 91 96 03 	lds	r25, 0x0396
     736:	84 5a       	subi	r24, 0xA4	; 164
     738:	91 40       	sbci	r25, 0x01	; 1
     73a:	0c f4       	brge	.+2      	; 0x73e <cliffDetected+0x3c>
     73c:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     73e:	82 2f       	mov	r24, r18
     740:	08 95       	ret

00000742 <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     742:	81 e0       	ldi	r24, 0x01	; 1
     744:	80 93 5e 05 	sts	0x055E, r24
}
     748:	08 95       	ret

0000074a <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     74a:	10 92 5e 05 	sts	0x055E, r1
}
     74e:	08 95       	ret

00000750 <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     750:	81 e0       	ldi	r24, 0x01	; 1
     752:	80 93 5f 05 	sts	0x055F, r24
}
     756:	08 95       	ret

00000758 <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     758:	10 92 5f 05 	sts	0x055F, r1
}
     75c:	08 95       	ret

0000075e <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     75e:	2f 92       	push	r2
     760:	3f 92       	push	r3
     762:	4f 92       	push	r4
     764:	5f 92       	push	r5
     766:	6f 92       	push	r6
     768:	7f 92       	push	r7
     76a:	8f 92       	push	r8
     76c:	9f 92       	push	r9
     76e:	af 92       	push	r10
     770:	bf 92       	push	r11
     772:	cf 92       	push	r12
     774:	df 92       	push	r13
     776:	ef 92       	push	r14
     778:	ff 92       	push	r15
     77a:	0f 93       	push	r16
     77c:	1f 93       	push	r17
     77e:	df 93       	push	r29
     780:	cf 93       	push	r28
     782:	cd b7       	in	r28, 0x3d	; 61
     784:	de b7       	in	r29, 0x3e	; 62
     786:	2a 97       	sbiw	r28, 0x0a	; 10
     788:	0f b6       	in	r0, 0x3f	; 63
     78a:	f8 94       	cli
     78c:	de bf       	out	0x3e, r29	; 62
     78e:	0f be       	out	0x3f, r0	; 63
     790:	cd bf       	out	0x3d, r28	; 61
     792:	98 87       	std	Y+8, r25	; 0x08
     794:	8f 83       	std	Y+7, r24	; 0x07
     796:	7a 87       	std	Y+10, r23	; 0x0a
     798:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     79a:	dc 01       	movw	r26, r24
     79c:	0d 90       	ld	r0, X+
     79e:	bc 91       	ld	r27, X
     7a0:	a0 2d       	mov	r26, r0
     7a2:	bc 83       	std	Y+4, r27	; 0x04
     7a4:	ab 83       	std	Y+3, r26	; 0x03
     7a6:	fb 01       	movw	r30, r22
     7a8:	01 90       	ld	r0, Z+
     7aa:	f0 81       	ld	r31, Z
     7ac:	e0 2d       	mov	r30, r0
     7ae:	fa 83       	std	Y+2, r31	; 0x02
     7b0:	e9 83       	std	Y+1, r30	; 0x01
     7b2:	e7 ee       	ldi	r30, 0xE7	; 231
     7b4:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     7b6:	80 81       	ld	r24, Z
     7b8:	91 81       	ldd	r25, Z+1	; 0x01
     7ba:	05 97       	sbiw	r24, 0x05	; 5
     7bc:	14 f4       	brge	.+4      	; 0x7c2 <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     7be:	11 82       	std	Z+1, r1	; 0x01
     7c0:	10 82       	st	Z, r1
     7c2:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     7c4:	23 e0       	ldi	r18, 0x03	; 3
     7c6:	e7 3f       	cpi	r30, 0xF7	; 247
     7c8:	f2 07       	cpc	r31, r18
     7ca:	a9 f7       	brne	.-22     	; 0x7b6 <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     7cc:	a0 90 e7 03 	lds	r10, 0x03E7
     7d0:	b0 90 e8 03 	lds	r11, 0x03E8
     7d4:	b0 94       	com	r11
     7d6:	a1 94       	neg	r10
     7d8:	b1 08       	sbc	r11, r1
     7da:	b3 94       	inc	r11
     7dc:	52 ef       	ldi	r21, 0xF2	; 242
     7de:	65 2e       	mov	r6, r21
     7e0:	5f ef       	ldi	r21, 0xFF	; 255
     7e2:	75 2e       	mov	r7, r21
     7e4:	6e 0e       	add	r6, r30
     7e6:	7f 1e       	adc	r7, r31
     7e8:	d3 01       	movw	r26, r6
     7ea:	8d 90       	ld	r8, X+
     7ec:	9c 90       	ld	r9, X
     7ee:	95 94       	asr	r9
     7f0:	87 94       	ror	r8
     7f2:	ad ee       	ldi	r26, 0xED	; 237
     7f4:	b3 e0       	ldi	r27, 0x03	; 3
     7f6:	cd 90       	ld	r12, X+
     7f8:	dc 90       	ld	r13, X
     7fa:	d5 94       	asr	r13
     7fc:	c7 94       	ror	r12
     7fe:	20 91 ef 03 	lds	r18, 0x03EF
     802:	30 91 f0 03 	lds	r19, 0x03F0
     806:	3e 83       	std	Y+6, r19	; 0x06
     808:	2d 83       	std	Y+5, r18	; 0x05
     80a:	2a ef       	ldi	r18, 0xFA	; 250
     80c:	22 2e       	mov	r2, r18
     80e:	2f ef       	ldi	r18, 0xFF	; 255
     810:	32 2e       	mov	r3, r18
     812:	2e 0e       	add	r2, r30
     814:	3f 1e       	adc	r3, r31
     816:	d1 01       	movw	r26, r2
     818:	ed 90       	ld	r14, X+
     81a:	fc 90       	ld	r15, X
     81c:	f5 94       	asr	r15
     81e:	e7 94       	ror	r14
     820:	12 91       	ld	r17, -Z
     822:	02 91       	ld	r16, -Z
     824:	2f 01       	movw	r4, r30
     826:	15 95       	asr	r17
     828:	07 95       	ror	r16
     82a:	0e 94 60 22 	call	0x44c0	; 0x44c0 <rand>
     82e:	2d 81       	ldd	r18, Y+5	; 0x05
     830:	3e 81       	ldd	r19, Y+6	; 0x06
     832:	2e 51       	subi	r18, 0x1E	; 30
     834:	30 40       	sbci	r19, 0x00	; 0
     836:	2a 0d       	add	r18, r10
     838:	3b 1d       	adc	r19, r11
     83a:	2c 0d       	add	r18, r12
     83c:	3d 1d       	adc	r19, r13
     83e:	2e 0d       	add	r18, r14
     840:	3f 1d       	adc	r19, r15
     842:	20 1b       	sub	r18, r16
     844:	31 0b       	sbc	r19, r17
     846:	28 19       	sub	r18, r8
     848:	39 09       	sbc	r19, r9
     84a:	6c e3       	ldi	r22, 0x3C	; 60
     84c:	70 e0       	ldi	r23, 0x00	; 0
     84e:	0e 94 bb 21 	call	0x4376	; 0x4376 <__divmodhi4>
     852:	28 0f       	add	r18, r24
     854:	39 1f       	adc	r19, r25
     856:	3e 83       	std	Y+6, r19	; 0x06
     858:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     85a:	d3 01       	movw	r26, r6
     85c:	6d 90       	ld	r6, X+
     85e:	7c 90       	ld	r7, X
     860:	75 94       	asr	r7
     862:	67 94       	ror	r6
     864:	c0 90 eb 03 	lds	r12, 0x03EB
     868:	d0 90 ec 03 	lds	r13, 0x03EC
     86c:	d5 94       	asr	r13
     86e:	c7 94       	ror	r12
     870:	d5 94       	asr	r13
     872:	c7 94       	ror	r12
     874:	ed ee       	ldi	r30, 0xED	; 237
     876:	f3 e0       	ldi	r31, 0x03	; 3
     878:	a0 80       	ld	r10, Z
     87a:	b1 80       	ldd	r11, Z+1	; 0x01
     87c:	b5 94       	asr	r11
     87e:	a7 94       	ror	r10
     880:	d1 01       	movw	r26, r2
     882:	8d 90       	ld	r8, X+
     884:	9c 90       	ld	r9, X
     886:	95 94       	asr	r9
     888:	87 94       	ror	r8
     88a:	00 91 f3 03 	lds	r16, 0x03F3
     88e:	10 91 f4 03 	lds	r17, 0x03F4
     892:	15 95       	asr	r17
     894:	07 95       	ror	r16
     896:	15 95       	asr	r17
     898:	07 95       	ror	r16
     89a:	f2 01       	movw	r30, r4
     89c:	e0 80       	ld	r14, Z
     89e:	f1 80       	ldd	r15, Z+1	; 0x01
     8a0:	f5 94       	asr	r15
     8a2:	e7 94       	ror	r14
     8a4:	0e 94 60 22 	call	0x44c0	; 0x44c0 <rand>
     8a8:	c6 0c       	add	r12, r6
     8aa:	d7 1c       	adc	r13, r7
     8ac:	22 ee       	ldi	r18, 0xE2	; 226
     8ae:	3f ef       	ldi	r19, 0xFF	; 255
     8b0:	c2 0e       	add	r12, r18
     8b2:	d3 1e       	adc	r13, r19
     8b4:	ca 0c       	add	r12, r10
     8b6:	db 1c       	adc	r13, r11
     8b8:	c0 1a       	sub	r12, r16
     8ba:	d1 0a       	sbc	r13, r17
     8bc:	c8 18       	sub	r12, r8
     8be:	d9 08       	sbc	r13, r9
     8c0:	ce 18       	sub	r12, r14
     8c2:	df 08       	sbc	r13, r15
     8c4:	6c e3       	ldi	r22, 0x3C	; 60
     8c6:	70 e0       	ldi	r23, 0x00	; 0
     8c8:	0e 94 bb 21 	call	0x4376	; 0x4376 <__divmodhi4>
     8cc:	c8 0e       	add	r12, r24
     8ce:	d9 1e       	adc	r13, r25
     8d0:	8d 81       	ldd	r24, Y+5	; 0x05
     8d2:	9e 81       	ldd	r25, Y+6	; 0x06
     8d4:	9c 01       	movw	r18, r24
     8d6:	44 27       	eor	r20, r20
     8d8:	37 fd       	sbrc	r19, 7
     8da:	40 95       	com	r20
     8dc:	54 2f       	mov	r21, r20
     8de:	b6 01       	movw	r22, r12
     8e0:	88 27       	eor	r24, r24
     8e2:	77 fd       	sbrc	r23, 7
     8e4:	80 95       	com	r24
     8e6:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     8e8:	ab 81       	ldd	r26, Y+3	; 0x03
     8ea:	bc 81       	ldd	r27, Y+4	; 0x04
     8ec:	b7 fd       	sbrc	r27, 7
     8ee:	1b c0       	rjmp	.+54     	; 0x926 <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     8f0:	7d 01       	movw	r14, r26
     8f2:	00 27       	eor	r16, r16
     8f4:	f7 fc       	sbrc	r15, 7
     8f6:	00 95       	com	r16
     8f8:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     8fa:	26 1b       	sub	r18, r22
     8fc:	37 0b       	sbc	r19, r23
     8fe:	48 0b       	sbc	r20, r24
     900:	59 0b       	sbc	r21, r25
     902:	ca 01       	movw	r24, r20
     904:	b9 01       	movw	r22, r18
     906:	a8 01       	movw	r20, r16
     908:	97 01       	movw	r18, r14
     90a:	0e 94 88 21 	call	0x4310	; 0x4310 <__mulsi3>
     90e:	57 e0       	ldi	r21, 0x07	; 7
     910:	95 95       	asr	r25
     912:	87 95       	ror	r24
     914:	77 95       	ror	r23
     916:	67 95       	ror	r22
     918:	5a 95       	dec	r21
     91a:	d1 f7       	brne	.-12     	; 0x910 <obstacleAvoidance+0x1b2>
     91c:	e6 0e       	add	r14, r22
     91e:	f7 1e       	adc	r15, r23
     920:	08 1f       	adc	r16, r24
     922:	19 1f       	adc	r17, r25
     924:	1a c0       	rjmp	.+52     	; 0x95a <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     926:	a9 81       	ldd	r26, Y+1	; 0x01
     928:	ba 81       	ldd	r27, Y+2	; 0x02
     92a:	7d 01       	movw	r14, r26
     92c:	00 27       	eor	r16, r16
     92e:	f7 fc       	sbrc	r15, 7
     930:	00 95       	com	r16
     932:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     934:	62 0f       	add	r22, r18
     936:	73 1f       	adc	r23, r19
     938:	84 1f       	adc	r24, r20
     93a:	95 1f       	adc	r25, r21
     93c:	a8 01       	movw	r20, r16
     93e:	97 01       	movw	r18, r14
     940:	0e 94 88 21 	call	0x4310	; 0x4310 <__mulsi3>
     944:	47 e0       	ldi	r20, 0x07	; 7
     946:	95 95       	asr	r25
     948:	87 95       	ror	r24
     94a:	77 95       	ror	r23
     94c:	67 95       	ror	r22
     94e:	4a 95       	dec	r20
     950:	d1 f7       	brne	.-12     	; 0x946 <obstacleAvoidance+0x1e8>
     952:	e6 1a       	sub	r14, r22
     954:	f7 0a       	sbc	r15, r23
     956:	08 0b       	sbc	r16, r24
     958:	19 0b       	sbc	r17, r25
     95a:	ef 81       	ldd	r30, Y+7	; 0x07
     95c:	f8 85       	ldd	r31, Y+8	; 0x08
     95e:	f1 82       	std	Z+1, r15	; 0x01
     960:	e0 82       	st	Z, r14
     962:	8d 81       	ldd	r24, Y+5	; 0x05
     964:	9e 81       	ldd	r25, Y+6	; 0x06
     966:	9c 01       	movw	r18, r24
     968:	44 27       	eor	r20, r20
     96a:	37 fd       	sbrc	r19, 7
     96c:	40 95       	com	r20
     96e:	54 2f       	mov	r21, r20
     970:	b6 01       	movw	r22, r12
     972:	88 27       	eor	r24, r24
     974:	77 fd       	sbrc	r23, 7
     976:	80 95       	com	r24
     978:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     97a:	a9 81       	ldd	r26, Y+1	; 0x01
     97c:	ba 81       	ldd	r27, Y+2	; 0x02
     97e:	b7 fd       	sbrc	r27, 7
     980:	19 c0       	rjmp	.+50     	; 0x9b4 <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     982:	7d 01       	movw	r14, r26
     984:	00 27       	eor	r16, r16
     986:	f7 fc       	sbrc	r15, 7
     988:	00 95       	com	r16
     98a:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     98c:	62 0f       	add	r22, r18
     98e:	73 1f       	adc	r23, r19
     990:	84 1f       	adc	r24, r20
     992:	95 1f       	adc	r25, r21
     994:	a8 01       	movw	r20, r16
     996:	97 01       	movw	r18, r14
     998:	0e 94 88 21 	call	0x4310	; 0x4310 <__mulsi3>
     99c:	37 e0       	ldi	r19, 0x07	; 7
     99e:	95 95       	asr	r25
     9a0:	87 95       	ror	r24
     9a2:	77 95       	ror	r23
     9a4:	67 95       	ror	r22
     9a6:	3a 95       	dec	r19
     9a8:	d1 f7       	brne	.-12     	; 0x99e <obstacleAvoidance+0x240>
     9aa:	e6 0e       	add	r14, r22
     9ac:	f7 1e       	adc	r15, r23
     9ae:	08 1f       	adc	r16, r24
     9b0:	19 1f       	adc	r17, r25
     9b2:	1c c0       	rjmp	.+56     	; 0x9ec <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     9b4:	ab 81       	ldd	r26, Y+3	; 0x03
     9b6:	bc 81       	ldd	r27, Y+4	; 0x04
     9b8:	7d 01       	movw	r14, r26
     9ba:	00 27       	eor	r16, r16
     9bc:	f7 fc       	sbrc	r15, 7
     9be:	00 95       	com	r16
     9c0:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     9c2:	26 1b       	sub	r18, r22
     9c4:	37 0b       	sbc	r19, r23
     9c6:	48 0b       	sbc	r20, r24
     9c8:	59 0b       	sbc	r21, r25
     9ca:	ca 01       	movw	r24, r20
     9cc:	b9 01       	movw	r22, r18
     9ce:	a8 01       	movw	r20, r16
     9d0:	97 01       	movw	r18, r14
     9d2:	0e 94 88 21 	call	0x4310	; 0x4310 <__mulsi3>
     9d6:	27 e0       	ldi	r18, 0x07	; 7
     9d8:	95 95       	asr	r25
     9da:	87 95       	ror	r24
     9dc:	77 95       	ror	r23
     9de:	67 95       	ror	r22
     9e0:	2a 95       	dec	r18
     9e2:	d1 f7       	brne	.-12     	; 0x9d8 <obstacleAvoidance+0x27a>
     9e4:	e6 1a       	sub	r14, r22
     9e6:	f7 0a       	sbc	r15, r23
     9e8:	08 0b       	sbc	r16, r24
     9ea:	19 0b       	sbc	r17, r25
     9ec:	e9 85       	ldd	r30, Y+9	; 0x09
     9ee:	fa 85       	ldd	r31, Y+10	; 0x0a
     9f0:	f1 82       	std	Z+1, r15	; 0x01
     9f2:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     9f4:	a9 85       	ldd	r26, Y+9	; 0x09
     9f6:	ba 85       	ldd	r27, Y+10	; 0x0a
     9f8:	8d 91       	ld	r24, X+
     9fa:	9c 91       	ld	r25, X
     9fc:	81 50       	subi	r24, 0x01	; 1
     9fe:	92 40       	sbci	r25, 0x02	; 2
     a00:	34 f0       	brlt	.+12     	; 0xa0e <obstacleAvoidance+0x2b0>
     a02:	80 e0       	ldi	r24, 0x00	; 0
     a04:	92 e0       	ldi	r25, 0x02	; 2
     a06:	e9 85       	ldd	r30, Y+9	; 0x09
     a08:	fa 85       	ldd	r31, Y+10	; 0x0a
     a0a:	91 83       	std	Z+1, r25	; 0x01
     a0c:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     a0e:	af 81       	ldd	r26, Y+7	; 0x07
     a10:	b8 85       	ldd	r27, Y+8	; 0x08
     a12:	8d 91       	ld	r24, X+
     a14:	9c 91       	ld	r25, X
     a16:	81 50       	subi	r24, 0x01	; 1
     a18:	92 40       	sbci	r25, 0x02	; 2
     a1a:	34 f0       	brlt	.+12     	; 0xa28 <obstacleAvoidance+0x2ca>
     a1c:	80 e0       	ldi	r24, 0x00	; 0
     a1e:	92 e0       	ldi	r25, 0x02	; 2
     a20:	ef 81       	ldd	r30, Y+7	; 0x07
     a22:	f8 85       	ldd	r31, Y+8	; 0x08
     a24:	91 83       	std	Z+1, r25	; 0x01
     a26:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     a28:	a9 85       	ldd	r26, Y+9	; 0x09
     a2a:	ba 85       	ldd	r27, Y+10	; 0x0a
     a2c:	8d 91       	ld	r24, X+
     a2e:	9c 91       	ld	r25, X
     a30:	80 50       	subi	r24, 0x00	; 0
     a32:	9e 4f       	sbci	r25, 0xFE	; 254
     a34:	34 f4       	brge	.+12     	; 0xa42 <obstacleAvoidance+0x2e4>
     a36:	80 e0       	ldi	r24, 0x00	; 0
     a38:	9e ef       	ldi	r25, 0xFE	; 254
     a3a:	e9 85       	ldd	r30, Y+9	; 0x09
     a3c:	fa 85       	ldd	r31, Y+10	; 0x0a
     a3e:	91 83       	std	Z+1, r25	; 0x01
     a40:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     a42:	af 81       	ldd	r26, Y+7	; 0x07
     a44:	b8 85       	ldd	r27, Y+8	; 0x08
     a46:	8d 91       	ld	r24, X+
     a48:	9c 91       	ld	r25, X
     a4a:	80 50       	subi	r24, 0x00	; 0
     a4c:	9e 4f       	sbci	r25, 0xFE	; 254
     a4e:	34 f4       	brge	.+12     	; 0xa5c <obstacleAvoidance+0x2fe>
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	9e ef       	ldi	r25, 0xFE	; 254
     a54:	ef 81       	ldd	r30, Y+7	; 0x07
     a56:	f8 85       	ldd	r31, Y+8	; 0x08
     a58:	91 83       	std	Z+1, r25	; 0x01
     a5a:	80 83       	st	Z, r24

}
     a5c:	2a 96       	adiw	r28, 0x0a	; 10
     a5e:	0f b6       	in	r0, 0x3f	; 63
     a60:	f8 94       	cli
     a62:	de bf       	out	0x3e, r29	; 62
     a64:	0f be       	out	0x3f, r0	; 63
     a66:	cd bf       	out	0x3d, r28	; 61
     a68:	cf 91       	pop	r28
     a6a:	df 91       	pop	r29
     a6c:	1f 91       	pop	r17
     a6e:	0f 91       	pop	r16
     a70:	ff 90       	pop	r15
     a72:	ef 90       	pop	r14
     a74:	df 90       	pop	r13
     a76:	cf 90       	pop	r12
     a78:	bf 90       	pop	r11
     a7a:	af 90       	pop	r10
     a7c:	9f 90       	pop	r9
     a7e:	8f 90       	pop	r8
     a80:	7f 90       	pop	r7
     a82:	6f 90       	pop	r6
     a84:	5f 90       	pop	r5
     a86:	4f 90       	pop	r4
     a88:	3f 90       	pop	r3
     a8a:	2f 90       	pop	r2
     a8c:	08 95       	ret

00000a8e <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     a8e:	80 91 94 00 	lds	r24, 0x0094
     a92:	90 91 95 00 	lds	r25, 0x0095
     a96:	0e 94 65 22 	call	0x44ca	; 0x44ca <srand>

}
     a9a:	08 95       	ret

00000a9c <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     a9c:	cf 93       	push	r28
     a9e:	df 93       	push	r29

	PCICR = 0;
     aa0:	e8 e6       	ldi	r30, 0x68	; 104
     aa2:	f0 e0       	ldi	r31, 0x00	; 0
     aa4:	10 82       	st	Z, r1
	PCMSK1 = 0;
     aa6:	ac e6       	ldi	r26, 0x6C	; 108
     aa8:	b0 e0       	ldi	r27, 0x00	; 0
     aaa:	1c 92       	st	X, r1
	TCCR2A = 0;
     aac:	20 eb       	ldi	r18, 0xB0	; 176
     aae:	30 e0       	ldi	r19, 0x00	; 0
     ab0:	e9 01       	movw	r28, r18
     ab2:	18 82       	st	Y, r1
	TCCR2B = 0;
     ab4:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     ab8:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     abc:	80 81       	ld	r24, Z
     abe:	82 60       	ori	r24, 0x02	; 2
     ac0:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     ac2:	8c 91       	ld	r24, X
     ac4:	80 68       	ori	r24, 0x80	; 128
     ac6:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     ac8:	88 81       	ld	r24, Y
     aca:	82 60       	ori	r24, 0x02	; 2
     acc:	88 83       	st	Y, r24

}
     ace:	df 91       	pop	r29
     ad0:	cf 91       	pop	r28
     ad2:	08 95       	ret

00000ad4 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     ad4:	1f 92       	push	r1
     ad6:	0f 92       	push	r0
     ad8:	0f b6       	in	r0, 0x3f	; 63
     ada:	0f 92       	push	r0
     adc:	11 24       	eor	r1, r1
     ade:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     ae0:	80 91 11 02 	lds	r24, 0x0211
     ae4:	88 23       	and	r24, r24
     ae6:	21 f1       	breq	.+72     	; 0xb30 <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     ae8:	80 91 03 01 	lds	r24, 0x0103
     aec:	86 fd       	sbrc	r24, 6
     aee:	20 c0       	rjmp	.+64     	; 0xb30 <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     af0:	80 91 68 00 	lds	r24, 0x0068
     af4:	8d 7f       	andi	r24, 0xFD	; 253
     af6:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     afa:	80 91 6c 00 	lds	r24, 0x006C
     afe:	8f 77       	andi	r24, 0x7F	; 127
     b00:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     b04:	81 e0       	ldi	r24, 0x01	; 1
     b06:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     b0a:	8d e0       	ldi	r24, 0x0D	; 13
     b0c:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     b10:	80 91 b1 00 	lds	r24, 0x00B1
     b14:	86 60       	ori	r24, 0x06	; 6
     b16:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     b1a:	80 91 70 00 	lds	r24, 0x0070
     b1e:	82 60       	ori	r24, 0x02	; 2
     b20:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     b24:	10 92 46 03 	sts	0x0346, r1
     b28:	10 92 47 03 	sts	0x0347, r1
     b2c:	10 92 48 03 	sts	0x0348, r1

		}

	}
	
}
     b30:	8f 91       	pop	r24
     b32:	0f 90       	pop	r0
     b34:	0f be       	out	0x3f, r0	; 63
     b36:	0f 90       	pop	r0
     b38:	1f 90       	pop	r1
     b3a:	18 95       	reti

00000b3c <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     b3c:	1f 92       	push	r1
     b3e:	0f 92       	push	r0
     b40:	0f b6       	in	r0, 0x3f	; 63
     b42:	0f 92       	push	r0
     b44:	11 24       	eor	r1, r1
     b46:	2f 93       	push	r18
     b48:	3f 93       	push	r19
     b4a:	4f 93       	push	r20
     b4c:	5f 93       	push	r21
     b4e:	8f 93       	push	r24
     b50:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     b52:	80 91 b1 00 	lds	r24, 0x00B1
     b56:	88 7f       	andi	r24, 0xF8	; 248
     b58:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     b5c:	80 91 12 02 	lds	r24, 0x0212
     b60:	88 23       	and	r24, r24
     b62:	c9 f0       	breq	.+50     	; 0xb96 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     b64:	80 91 03 01 	lds	r24, 0x0103
     b68:	86 ff       	sbrs	r24, 6
     b6a:	11 c0       	rjmp	.+34     	; 0xb8e <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     b6c:	80 91 68 00 	lds	r24, 0x0068
     b70:	82 60       	ori	r24, 0x02	; 2
     b72:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     b76:	80 91 6c 00 	lds	r24, 0x006C
     b7a:	80 68       	ori	r24, 0x80	; 128
     b7c:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     b80:	8f ef       	ldi	r24, 0xFF	; 255
     b82:	9f ef       	ldi	r25, 0xFF	; 255
     b84:	90 93 02 02 	sts	0x0202, r25
     b88:	80 93 01 02 	sts	0x0201, r24
     b8c:	c8 c0       	rjmp	.+400    	; 0xd1e <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     b8e:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     b92:	83 e3       	ldi	r24, 0x33	; 51
     b94:	3f c0       	rjmp	.+126    	; 0xc14 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     b96:	40 91 01 02 	lds	r20, 0x0201
     b9a:	50 91 02 02 	lds	r21, 0x0202
     b9e:	2f ef       	ldi	r18, 0xFF	; 255
     ba0:	4f 3f       	cpi	r20, 0xFF	; 255
     ba2:	52 07       	cpc	r21, r18
     ba4:	39 f5       	brne	.+78     	; 0xbf4 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     ba6:	80 91 03 01 	lds	r24, 0x0103
     baa:	86 ff       	sbrs	r24, 6
     bac:	0b c0       	rjmp	.+22     	; 0xbc4 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bae:	80 91 68 00 	lds	r24, 0x0068
     bb2:	82 60       	ori	r24, 0x02	; 2
     bb4:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     bb8:	80 91 6c 00 	lds	r24, 0x006C
     bbc:	80 68       	ori	r24, 0x80	; 128
     bbe:	80 93 6c 00 	sts	0x006C, r24
     bc2:	ad c0       	rjmp	.+346    	; 0xd1e <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     bc4:	8c e1       	ldi	r24, 0x1C	; 28
     bc6:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     bca:	80 91 b1 00 	lds	r24, 0x00B1
     bce:	86 60       	ori	r24, 0x06	; 6
     bd0:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     bd4:	80 91 70 00 	lds	r24, 0x0070
     bd8:	82 60       	ori	r24, 0x02	; 2
     bda:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     bde:	10 92 46 03 	sts	0x0346, r1
     be2:	10 92 47 03 	sts	0x0347, r1
     be6:	10 92 48 03 	sts	0x0348, r1
					i=0;
     bea:	10 92 02 02 	sts	0x0202, r1
     bee:	10 92 01 02 	sts	0x0201, r1
     bf2:	95 c0       	rjmp	.+298    	; 0xd1e <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     bf4:	41 30       	cpi	r20, 0x01	; 1
     bf6:	51 05       	cpc	r21, r1
     bf8:	d1 f4       	brne	.+52     	; 0xc2e <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     bfa:	80 91 03 01 	lds	r24, 0x0103
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	80 74       	andi	r24, 0x40	; 64
     c02:	90 70       	andi	r25, 0x00	; 0
     c04:	26 e0       	ldi	r18, 0x06	; 6
     c06:	95 95       	asr	r25
     c08:	87 95       	ror	r24
     c0a:	2a 95       	dec	r18
     c0c:	e1 f7       	brne	.-8      	; 0xc06 <__vector_13+0xca>
     c0e:	80 93 48 03 	sts	0x0348, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     c12:	86 e3       	ldi	r24, 0x36	; 54
     c14:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c18:	80 91 b1 00 	lds	r24, 0x00B1
     c1c:	86 60       	ori	r24, 0x06	; 6
     c1e:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     c22:	80 91 70 00 	lds	r24, 0x0070
     c26:	82 60       	ori	r24, 0x02	; 2
     c28:	80 93 70 00 	sts	0x0070, r24
     c2c:	78 c0       	rjmp	.+240    	; 0xd1e <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     c2e:	ca 01       	movw	r24, r20
     c30:	02 97       	sbiw	r24, 0x02	; 2
     c32:	05 97       	sbiw	r24, 0x05	; 5
     c34:	30 f5       	brcc	.+76     	; 0xc82 <__vector_13+0x146>
		
				OCR2A = 54;
     c36:	86 e3       	ldi	r24, 0x36	; 54
     c38:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     c3c:	80 91 b1 00 	lds	r24, 0x00B1
     c40:	86 60       	ori	r24, 0x06	; 6
     c42:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     c46:	80 91 70 00 	lds	r24, 0x0070
     c4a:	82 60       	ori	r24, 0x02	; 2
     c4c:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     c50:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     c54:	30 e0       	ldi	r19, 0x00	; 0
     c56:	20 74       	andi	r18, 0x40	; 64
     c58:	30 70       	andi	r19, 0x00	; 0
     c5a:	96 e0       	ldi	r25, 0x06	; 6
     c5c:	36 95       	lsr	r19
     c5e:	27 95       	ror	r18
     c60:	9a 95       	dec	r25
     c62:	e1 f7       	brne	.-8      	; 0xc5c <__vector_13+0x120>
     c64:	86 e0       	ldi	r24, 0x06	; 6
     c66:	90 e0       	ldi	r25, 0x00	; 0
     c68:	84 1b       	sub	r24, r20
     c6a:	95 0b       	sbc	r25, r21
     c6c:	02 c0       	rjmp	.+4      	; 0xc72 <__vector_13+0x136>
     c6e:	22 0f       	add	r18, r18
     c70:	33 1f       	adc	r19, r19
     c72:	8a 95       	dec	r24
     c74:	e2 f7       	brpl	.-8      	; 0xc6e <__vector_13+0x132>
				address_temp += temp;
     c76:	80 91 47 03 	lds	r24, 0x0347
     c7a:	82 0f       	add	r24, r18
     c7c:	80 93 47 03 	sts	0x0347, r24
     c80:	4e c0       	rjmp	.+156    	; 0xd1e <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     c82:	ca 01       	movw	r24, r20
     c84:	07 97       	sbiw	r24, 0x07	; 7
     c86:	06 97       	sbiw	r24, 0x06	; 6
     c88:	30 f5       	brcc	.+76     	; 0xcd6 <__vector_13+0x19a>

				OCR2A = 54;
     c8a:	86 e3       	ldi	r24, 0x36	; 54
     c8c:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     c90:	80 91 b1 00 	lds	r24, 0x00B1
     c94:	86 60       	ori	r24, 0x06	; 6
     c96:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     c9a:	80 91 70 00 	lds	r24, 0x0070
     c9e:	82 60       	ori	r24, 0x02	; 2
     ca0:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     ca4:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     ca8:	30 e0       	ldi	r19, 0x00	; 0
     caa:	20 74       	andi	r18, 0x40	; 64
     cac:	30 70       	andi	r19, 0x00	; 0
     cae:	86 e0       	ldi	r24, 0x06	; 6
     cb0:	36 95       	lsr	r19
     cb2:	27 95       	ror	r18
     cb4:	8a 95       	dec	r24
     cb6:	e1 f7       	brne	.-8      	; 0xcb0 <__vector_13+0x174>
     cb8:	8c e0       	ldi	r24, 0x0C	; 12
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	84 1b       	sub	r24, r20
     cbe:	95 0b       	sbc	r25, r21
     cc0:	02 c0       	rjmp	.+4      	; 0xcc6 <__vector_13+0x18a>
     cc2:	22 0f       	add	r18, r18
     cc4:	33 1f       	adc	r19, r19
     cc6:	8a 95       	dec	r24
     cc8:	e2 f7       	brpl	.-8      	; 0xcc2 <__vector_13+0x186>
				data_temp += temp;
     cca:	80 91 46 03 	lds	r24, 0x0346
     cce:	82 0f       	add	r24, r18
     cd0:	80 93 46 03 	sts	0x0346, r24
     cd4:	24 c0       	rjmp	.+72     	; 0xd1e <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     cd6:	4d 30       	cpi	r20, 0x0D	; 13
     cd8:	51 05       	cpc	r21, r1
     cda:	09 f5       	brne	.+66     	; 0xd1e <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     cdc:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     ce0:	80 91 68 00 	lds	r24, 0x0068
     ce4:	82 60       	ori	r24, 0x02	; 2
     ce6:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     cea:	80 91 6c 00 	lds	r24, 0x006C
     cee:	80 68       	ori	r24, 0x80	; 128
     cf0:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     cf4:	8f ef       	ldi	r24, 0xFF	; 255
     cf6:	9f ef       	ldi	r25, 0xFF	; 255
     cf8:	90 93 02 02 	sts	0x0202, r25
     cfc:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     d00:	80 91 48 03 	lds	r24, 0x0348
     d04:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     d08:	80 91 47 03 	lds	r24, 0x0347
     d0c:	80 93 44 03 	sts	0x0344, r24
				data_ir = data_temp;
     d10:	80 91 46 03 	lds	r24, 0x0346
     d14:	80 93 45 03 	sts	0x0345, r24
				command_received=1;
     d18:	81 e0       	ldi	r24, 0x01	; 1
     d1a:	80 93 37 05 	sts	0x0537, r24

			} 

		}
	
		if(i!=-1) {
     d1e:	80 91 01 02 	lds	r24, 0x0201
     d22:	90 91 02 02 	lds	r25, 0x0202
     d26:	2f ef       	ldi	r18, 0xFF	; 255
     d28:	8f 3f       	cpi	r24, 0xFF	; 255
     d2a:	92 07       	cpc	r25, r18
     d2c:	29 f0       	breq	.+10     	; 0xd38 <__vector_13+0x1fc>

			i++;
     d2e:	01 96       	adiw	r24, 0x01	; 1
     d30:	90 93 02 02 	sts	0x0202, r25
     d34:	80 93 01 02 	sts	0x0201, r24

		}

}
     d38:	9f 91       	pop	r25
     d3a:	8f 91       	pop	r24
     d3c:	5f 91       	pop	r21
     d3e:	4f 91       	pop	r20
     d40:	3f 91       	pop	r19
     d42:	2f 91       	pop	r18
     d44:	0f 90       	pop	r0
     d46:	0f be       	out	0x3f, r0	; 63
     d48:	0f 90       	pop	r0
     d4a:	1f 90       	pop	r1
     d4c:	18 95       	reti

00000d4e <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     d4e:	80 91 00 02 	lds	r24, 0x0200
     d52:	08 95       	ret

00000d54 <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     d54:	80 91 44 03 	lds	r24, 0x0344
     d58:	08 95       	ret

00000d5a <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     d5a:	80 91 45 03 	lds	r24, 0x0345
     d5e:	08 95       	ret

00000d60 <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     d60:	80 91 11 02 	lds	r24, 0x0211
     d64:	88 23       	and	r24, r24
     d66:	09 f4       	brne	.+2      	; 0xd6a <handleIRRemoteCommands+0xa>
     d68:	ae c1       	rjmp	.+860    	; 0x10c6 <handleIRRemoteCommands+0x366>

		if(command_received) {
     d6a:	80 91 37 05 	lds	r24, 0x0537
     d6e:	88 23       	and	r24, r24
     d70:	09 f4       	brne	.+2      	; 0xd74 <handleIRRemoteCommands+0x14>
     d72:	a9 c1       	rjmp	.+850    	; 0x10c6 <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     d74:	80 91 45 03 	lds	r24, 0x0345

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     d78:	80 93 36 05 	sts	0x0536, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     d7c:	10 92 37 05 	sts	0x0537, r1

			switch(irCommand) {
     d80:	e8 2f       	mov	r30, r24
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	e5 33       	cpi	r30, 0x35	; 53
     d86:	f1 05       	cpc	r31, r1
     d88:	08 f0       	brcs	.+2      	; 0xd8c <handleIRRemoteCommands+0x2c>
     d8a:	67 c1       	rjmp	.+718    	; 0x105a <handleIRRemoteCommands+0x2fa>
     d8c:	ee 58       	subi	r30, 0x8E	; 142
     d8e:	ff 4f       	sbci	r31, 0xFF	; 255
     d90:	ee 0f       	add	r30, r30
     d92:	ff 1f       	adc	r31, r31
     d94:	05 90       	lpm	r0, Z+
     d96:	f4 91       	lpm	r31, Z+
     d98:	e0 2d       	mov	r30, r0
     d9a:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     d9c:	10 92 18 04 	sts	0x0418, r1
     da0:	10 92 17 04 	sts	0x0417, r1
					pwm_left_desired = 0;
     da4:	10 92 1a 04 	sts	0x041A, r1
     da8:	10 92 19 04 	sts	0x0419, r1
     dac:	56 c1       	rjmp	.+684    	; 0x105a <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     dae:	20 91 17 04 	lds	r18, 0x0417
     db2:	30 91 18 04 	lds	r19, 0x0418
     db6:	80 91 19 04 	lds	r24, 0x0419
     dba:	90 91 1a 04 	lds	r25, 0x041A
     dbe:	82 17       	cp	r24, r18
     dc0:	93 07       	cpc	r25, r19
     dc2:	2c f4       	brge	.+10     	; 0xdce <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     dc4:	30 93 1a 04 	sts	0x041A, r19
     dc8:	20 93 19 04 	sts	0x0419, r18
     dcc:	04 c0       	rjmp	.+8      	; 0xdd6 <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     dce:	90 93 18 04 	sts	0x0418, r25
     dd2:	80 93 17 04 	sts	0x0417, r24
					}
					pwm_right_desired += STEP_MOTORS;
     dd6:	80 91 17 04 	lds	r24, 0x0417
     dda:	90 91 18 04 	lds	r25, 0x0418
     dde:	4e 96       	adiw	r24, 0x1e	; 30
     de0:	90 93 18 04 	sts	0x0418, r25
     de4:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired += STEP_MOTORS;
     de8:	20 91 19 04 	lds	r18, 0x0419
     dec:	30 91 1a 04 	lds	r19, 0x041A
     df0:	22 5e       	subi	r18, 0xE2	; 226
     df2:	3f 4f       	sbci	r19, 0xFF	; 255
     df4:	30 93 1a 04 	sts	0x041A, r19
     df8:	20 93 19 04 	sts	0x0419, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     dfc:	81 50       	subi	r24, 0x01	; 1
     dfe:	92 40       	sbci	r25, 0x02	; 2
     e00:	0c f4       	brge	.+2      	; 0xe04 <handleIRRemoteCommands+0xa4>
     e02:	5e c0       	rjmp	.+188    	; 0xec0 <handleIRRemoteCommands+0x160>
     e04:	80 e0       	ldi	r24, 0x00	; 0
     e06:	92 e0       	ldi	r25, 0x02	; 2
     e08:	57 c0       	rjmp	.+174    	; 0xeb8 <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     e0a:	20 91 17 04 	lds	r18, 0x0417
     e0e:	30 91 18 04 	lds	r19, 0x0418
     e12:	80 91 15 04 	lds	r24, 0x0415
     e16:	90 91 16 04 	lds	r25, 0x0416
     e1a:	28 17       	cp	r18, r24
     e1c:	39 07       	cpc	r19, r25
     e1e:	2c f4       	brge	.+10     	; 0xe2a <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     e20:	30 93 1a 04 	sts	0x041A, r19
     e24:	20 93 19 04 	sts	0x0419, r18
     e28:	08 c0       	rjmp	.+16     	; 0xe3a <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     e2a:	80 91 19 04 	lds	r24, 0x0419
     e2e:	90 91 1a 04 	lds	r25, 0x041A
     e32:	90 93 18 04 	sts	0x0418, r25
     e36:	80 93 17 04 	sts	0x0417, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     e3a:	80 91 17 04 	lds	r24, 0x0417
     e3e:	90 91 18 04 	lds	r25, 0x0418
     e42:	4e 97       	sbiw	r24, 0x1e	; 30
     e44:	90 93 18 04 	sts	0x0418, r25
     e48:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired -= STEP_MOTORS;
     e4c:	20 91 19 04 	lds	r18, 0x0419
     e50:	30 91 1a 04 	lds	r19, 0x041A
     e54:	2e 51       	subi	r18, 0x1E	; 30
     e56:	30 40       	sbci	r19, 0x00	; 0
     e58:	30 93 1a 04 	sts	0x041A, r19
     e5c:	20 93 19 04 	sts	0x0419, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     e60:	80 50       	subi	r24, 0x00	; 0
     e62:	9e 4f       	sbci	r25, 0xFE	; 254
     e64:	34 f4       	brge	.+12     	; 0xe72 <handleIRRemoteCommands+0x112>
     e66:	80 e0       	ldi	r24, 0x00	; 0
     e68:	9e ef       	ldi	r25, 0xFE	; 254
     e6a:	90 93 18 04 	sts	0x0418, r25
     e6e:	80 93 17 04 	sts	0x0417, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     e72:	20 50       	subi	r18, 0x00	; 0
     e74:	3e 4f       	sbci	r19, 0xFE	; 254
     e76:	0c f0       	brlt	.+2      	; 0xe7a <handleIRRemoteCommands+0x11a>
     e78:	f0 c0       	rjmp	.+480    	; 0x105a <handleIRRemoteCommands+0x2fa>
     e7a:	80 e0       	ldi	r24, 0x00	; 0
     e7c:	9e ef       	ldi	r25, 0xFE	; 254
     e7e:	90 93 1a 04 	sts	0x041A, r25
     e82:	80 93 19 04 	sts	0x0419, r24
     e86:	e9 c0       	rjmp	.+466    	; 0x105a <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     e88:	80 91 17 04 	lds	r24, 0x0417
     e8c:	90 91 18 04 	lds	r25, 0x0418
     e90:	4e 97       	sbiw	r24, 0x1e	; 30
     e92:	90 93 18 04 	sts	0x0418, r25
     e96:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired += STEP_MOTORS;
     e9a:	20 91 19 04 	lds	r18, 0x0419
     e9e:	30 91 1a 04 	lds	r19, 0x041A
     ea2:	22 5e       	subi	r18, 0xE2	; 226
     ea4:	3f 4f       	sbci	r19, 0xFF	; 255
     ea6:	30 93 1a 04 	sts	0x041A, r19
     eaa:	20 93 19 04 	sts	0x0419, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     eae:	80 50       	subi	r24, 0x00	; 0
     eb0:	9e 4f       	sbci	r25, 0xFE	; 254
     eb2:	34 f4       	brge	.+12     	; 0xec0 <handleIRRemoteCommands+0x160>
     eb4:	80 e0       	ldi	r24, 0x00	; 0
     eb6:	9e ef       	ldi	r25, 0xFE	; 254
     eb8:	90 93 18 04 	sts	0x0418, r25
     ebc:	80 93 17 04 	sts	0x0417, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     ec0:	21 50       	subi	r18, 0x01	; 1
     ec2:	32 40       	sbci	r19, 0x02	; 2
     ec4:	0c f4       	brge	.+2      	; 0xec8 <handleIRRemoteCommands+0x168>
     ec6:	c9 c0       	rjmp	.+402    	; 0x105a <handleIRRemoteCommands+0x2fa>
     ec8:	27 c0       	rjmp	.+78     	; 0xf18 <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     eca:	80 91 17 04 	lds	r24, 0x0417
     ece:	90 91 18 04 	lds	r25, 0x0418
     ed2:	4e 96       	adiw	r24, 0x1e	; 30
     ed4:	90 93 18 04 	sts	0x0418, r25
     ed8:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired -= STEP_MOTORS;
     edc:	20 91 19 04 	lds	r18, 0x0419
     ee0:	30 91 1a 04 	lds	r19, 0x041A
     ee4:	2e 51       	subi	r18, 0x1E	; 30
     ee6:	30 40       	sbci	r19, 0x00	; 0
     ee8:	30 93 1a 04 	sts	0x041A, r19
     eec:	20 93 19 04 	sts	0x0419, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     ef0:	81 50       	subi	r24, 0x01	; 1
     ef2:	92 40       	sbci	r25, 0x02	; 2
     ef4:	0c f4       	brge	.+2      	; 0xef8 <handleIRRemoteCommands+0x198>
     ef6:	bd cf       	rjmp	.-134    	; 0xe72 <handleIRRemoteCommands+0x112>
     ef8:	80 e0       	ldi	r24, 0x00	; 0
     efa:	92 e0       	ldi	r25, 0x02	; 2
     efc:	b6 cf       	rjmp	.-148    	; 0xe6a <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     efe:	80 91 19 04 	lds	r24, 0x0419
     f02:	90 91 1a 04 	lds	r25, 0x041A
     f06:	4e 96       	adiw	r24, 0x1e	; 30
     f08:	90 93 1a 04 	sts	0x041A, r25
     f0c:	80 93 19 04 	sts	0x0419, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f10:	81 50       	subi	r24, 0x01	; 1
     f12:	92 40       	sbci	r25, 0x02	; 2
     f14:	0c f4       	brge	.+2      	; 0xf18 <handleIRRemoteCommands+0x1b8>
     f16:	a1 c0       	rjmp	.+322    	; 0x105a <handleIRRemoteCommands+0x2fa>
     f18:	80 e0       	ldi	r24, 0x00	; 0
     f1a:	92 e0       	ldi	r25, 0x02	; 2
     f1c:	b0 cf       	rjmp	.-160    	; 0xe7e <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     f1e:	80 91 17 04 	lds	r24, 0x0417
     f22:	90 91 18 04 	lds	r25, 0x0418
     f26:	4e 96       	adiw	r24, 0x1e	; 30
     f28:	90 93 18 04 	sts	0x0418, r25
     f2c:	80 93 17 04 	sts	0x0417, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f30:	81 50       	subi	r24, 0x01	; 1
     f32:	92 40       	sbci	r25, 0x02	; 2
     f34:	0c f4       	brge	.+2      	; 0xf38 <handleIRRemoteCommands+0x1d8>
     f36:	91 c0       	rjmp	.+290    	; 0x105a <handleIRRemoteCommands+0x2fa>
     f38:	80 e0       	ldi	r24, 0x00	; 0
     f3a:	92 e0       	ldi	r25, 0x02	; 2
     f3c:	1d c0       	rjmp	.+58     	; 0xf78 <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     f3e:	80 91 19 04 	lds	r24, 0x0419
     f42:	90 91 1a 04 	lds	r25, 0x041A
     f46:	4e 97       	sbiw	r24, 0x1e	; 30
     f48:	90 93 1a 04 	sts	0x041A, r25
     f4c:	80 93 19 04 	sts	0x0419, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     f50:	80 50       	subi	r24, 0x00	; 0
     f52:	9e 4f       	sbci	r25, 0xFE	; 254
     f54:	0c f0       	brlt	.+2      	; 0xf58 <handleIRRemoteCommands+0x1f8>
     f56:	81 c0       	rjmp	.+258    	; 0x105a <handleIRRemoteCommands+0x2fa>
     f58:	90 cf       	rjmp	.-224    	; 0xe7a <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
     f5a:	80 91 17 04 	lds	r24, 0x0417
     f5e:	90 91 18 04 	lds	r25, 0x0418
     f62:	4e 97       	sbiw	r24, 0x1e	; 30
     f64:	90 93 18 04 	sts	0x0418, r25
     f68:	80 93 17 04 	sts	0x0417, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     f6c:	80 50       	subi	r24, 0x00	; 0
     f6e:	9e 4f       	sbci	r25, 0xFE	; 254
     f70:	0c f0       	brlt	.+2      	; 0xf74 <handleIRRemoteCommands+0x214>
     f72:	73 c0       	rjmp	.+230    	; 0x105a <handleIRRemoteCommands+0x2fa>
     f74:	80 e0       	ldi	r24, 0x00	; 0
     f76:	9e ef       	ldi	r25, 0xFE	; 254
     f78:	90 93 18 04 	sts	0x0418, r25
     f7c:	80 93 17 04 	sts	0x0417, r24
     f80:	6c c0       	rjmp	.+216    	; 0x105a <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
     f82:	80 91 38 05 	lds	r24, 0x0538
     f86:	90 e0       	ldi	r25, 0x00	; 0
     f88:	01 96       	adiw	r24, 0x01	; 1
     f8a:	65 e0       	ldi	r22, 0x05	; 5
     f8c:	70 e0       	ldi	r23, 0x00	; 0
     f8e:	0e 94 bb 21 	call	0x4376	; 0x4376 <__divmodhi4>
     f92:	80 93 38 05 	sts	0x0538, r24

					if(colorState==0) {			// turn on blue and off all IRs
     f96:	88 23       	and	r24, r24
     f98:	31 f4       	brne	.+12     	; 0xfa6 <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
     f9a:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
     f9c:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
     f9e:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
     fa2:	8f ef       	ldi	r24, 0xFF	; 255
     fa4:	20 c0       	rjmp	.+64     	; 0xfe6 <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
     fa6:	81 30       	cpi	r24, 0x01	; 1
     fa8:	31 f4       	brne	.+12     	; 0xfb6 <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
     faa:	8f ef       	ldi	r24, 0xFF	; 255
     fac:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
     fb0:	10 92 0d 02 	sts	0x020D, r1
     fb4:	1a c0       	rjmp	.+52     	; 0xfea <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
     fb6:	82 30       	cpi	r24, 0x02	; 2
     fb8:	41 f4       	brne	.+16     	; 0xfca <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
     fba:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
     fbc:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
     fbe:	8f ef       	ldi	r24, 0xFF	; 255
     fc0:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
     fc4:	80 93 0d 02 	sts	0x020D, r24
     fc8:	06 c0       	rjmp	.+12     	; 0xfd6 <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
     fca:	83 30       	cpi	r24, 0x03	; 3
     fcc:	39 f4       	brne	.+14     	; 0xfdc <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
     fce:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
     fd2:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
     fd6:	10 92 0c 02 	sts	0x020C, r1
     fda:	09 c0       	rjmp	.+18     	; 0xfee <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
     fdc:	84 30       	cpi	r24, 0x04	; 4
     fde:	39 f4       	brne	.+14     	; 0xfee <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
     fe0:	8f ef       	ldi	r24, 0xFF	; 255
     fe2:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
     fe6:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
     fea:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
     fee:	80 91 0c 02 	lds	r24, 0x020C
     ff2:	0e 94 a1 08 	call	0x1142	; 0x1142 <updateRedLed>
					updateGreenLed(pwm_green);
     ff6:	80 91 0d 02 	lds	r24, 0x020D
     ffa:	0e 94 b7 08 	call	0x116e	; 0x116e <updateGreenLed>
					updateBlueLed(pwm_blue);
     ffe:	80 91 0e 02 	lds	r24, 0x020E
    1002:	0e 94 cd 08 	call	0x119a	; 0x119a <updateBlueLed>
    1006:	29 c0       	rjmp	.+82     	; 0x105a <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    1008:	81 e0       	ldi	r24, 0x01	; 1
    100a:	80 93 5e 05 	sts	0x055E, r24
    100e:	25 c0       	rjmp	.+74     	; 0x105a <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    1010:	10 92 5e 05 	sts	0x055E, r1
    1014:	22 c0       	rjmp	.+68     	; 0x105a <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    1016:	80 91 39 05 	lds	r24, 0x0539
    101a:	90 e0       	ldi	r25, 0x00	; 0
    101c:	01 96       	adiw	r24, 0x01	; 1
    101e:	83 70       	andi	r24, 0x03	; 3
    1020:	90 70       	andi	r25, 0x00	; 0
    1022:	80 93 39 05 	sts	0x0539, r24
					switch(behaviorState) {
    1026:	81 30       	cpi	r24, 0x01	; 1
    1028:	61 f0       	breq	.+24     	; 0x1042 <handleIRRemoteCommands+0x2e2>
    102a:	81 30       	cpi	r24, 0x01	; 1
    102c:	28 f0       	brcs	.+10     	; 0x1038 <handleIRRemoteCommands+0x2d8>
    102e:	82 30       	cpi	r24, 0x02	; 2
    1030:	59 f0       	breq	.+22     	; 0x1048 <handleIRRemoteCommands+0x2e8>
    1032:	83 30       	cpi	r24, 0x03	; 3
    1034:	91 f4       	brne	.+36     	; 0x105a <handleIRRemoteCommands+0x2fa>
    1036:	0c c0       	rjmp	.+24     	; 0x1050 <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    1038:	10 92 5e 05 	sts	0x055E, r1
							cliffAvoidanceEnabled = 0;
    103c:	10 92 5f 05 	sts	0x055F, r1
    1040:	0c c0       	rjmp	.+24     	; 0x105a <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    1042:	80 93 5e 05 	sts	0x055E, r24
    1046:	fa cf       	rjmp	.-12     	; 0x103c <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    1048:	10 92 5e 05 	sts	0x055E, r1
							cliffAvoidanceEnabled = 1;
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	03 c0       	rjmp	.+6      	; 0x1056 <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    1050:	81 e0       	ldi	r24, 0x01	; 1
    1052:	80 93 5e 05 	sts	0x055E, r24
							cliffAvoidanceEnabled = 1;
    1056:	80 93 5f 05 	sts	0x055F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    105a:	20 91 17 04 	lds	r18, 0x0417
    105e:	30 91 18 04 	lds	r19, 0x0418
    1062:	37 fd       	sbrc	r19, 7
    1064:	09 c0       	rjmp	.+18     	; 0x1078 <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    1066:	35 95       	asr	r19
    1068:	27 95       	ror	r18
    106a:	35 95       	asr	r19
    106c:	27 95       	ror	r18
    106e:	30 93 2a 04 	sts	0x042A, r19
    1072:	20 93 29 04 	sts	0x0429, r18
    1076:	0c c0       	rjmp	.+24     	; 0x1090 <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    1078:	88 27       	eor	r24, r24
    107a:	99 27       	eor	r25, r25
    107c:	82 1b       	sub	r24, r18
    107e:	93 0b       	sbc	r25, r19
    1080:	95 95       	asr	r25
    1082:	87 95       	ror	r24
    1084:	95 95       	asr	r25
    1086:	87 95       	ror	r24
    1088:	90 93 2a 04 	sts	0x042A, r25
    108c:	80 93 29 04 	sts	0x0429, r24
			}
			if(pwm_left_desired >= 0) {
    1090:	20 91 19 04 	lds	r18, 0x0419
    1094:	30 91 1a 04 	lds	r19, 0x041A
    1098:	37 fd       	sbrc	r19, 7
    109a:	09 c0       	rjmp	.+18     	; 0x10ae <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    109c:	35 95       	asr	r19
    109e:	27 95       	ror	r18
    10a0:	35 95       	asr	r19
    10a2:	27 95       	ror	r18
    10a4:	30 93 28 04 	sts	0x0428, r19
    10a8:	20 93 27 04 	sts	0x0427, r18
    10ac:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    10ae:	88 27       	eor	r24, r24
    10b0:	99 27       	eor	r25, r25
    10b2:	82 1b       	sub	r24, r18
    10b4:	93 0b       	sbc	r25, r19
    10b6:	95 95       	asr	r25
    10b8:	87 95       	ror	r24
    10ba:	95 95       	asr	r25
    10bc:	87 95       	ror	r24
    10be:	90 93 28 04 	sts	0x0428, r25
    10c2:	80 93 27 04 	sts	0x0427, r24
    10c6:	08 95       	ret

000010c8 <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    10c8:	e0 e8       	ldi	r30, 0x80	; 128
    10ca:	f0 e0       	ldi	r31, 0x00	; 0
    10cc:	10 82       	st	Z, r1
	TCCR1B = 0;
    10ce:	a1 e8       	ldi	r26, 0x81	; 129
    10d0:	b0 e0       	ldi	r27, 0x00	; 0
    10d2:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    10d4:	80 81       	ld	r24, Z
    10d6:	89 6a       	ori	r24, 0xA9	; 169
    10d8:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    10da:	8c 91       	ld	r24, X
    10dc:	89 60       	ori	r24, 0x09	; 9
    10de:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    10e0:	80 91 0c 02 	lds	r24, 0x020C
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	90 93 89 00 	sts	0x0089, r25
    10ea:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    10ee:	80 91 0d 02 	lds	r24, 0x020D
    10f2:	90 e0       	ldi	r25, 0x00	; 0
    10f4:	90 93 8b 00 	sts	0x008B, r25
    10f8:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    10fc:	80 91 0e 02 	lds	r24, 0x020E
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	90 93 8d 00 	sts	0x008D, r25
    1106:	80 93 8c 00 	sts	0x008C, r24

}
    110a:	08 95       	ret

0000110c <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    110c:	81 e0       	ldi	r24, 0x01	; 1
    110e:	90 91 2f 04 	lds	r25, 0x042F
    1112:	89 1b       	sub	r24, r25
    1114:	80 93 2f 04 	sts	0x042F, r24

	if(blinkState) {
    1118:	88 23       	and	r24, r24
    111a:	61 f0       	breq	.+24     	; 0x1134 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    111c:	80 91 80 00 	lds	r24, 0x0080
    1120:	88 60       	ori	r24, 0x08	; 8
    1122:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    1126:	8f ef       	ldi	r24, 0xFF	; 255
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	90 93 8d 00 	sts	0x008D, r25
    112e:	80 93 8c 00 	sts	0x008C, r24
    1132:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    1134:	80 91 80 00 	lds	r24, 0x0080
    1138:	87 7f       	andi	r24, 0xF7	; 247
    113a:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    113e:	2f 98       	cbi	0x05, 7	; 5
    1140:	08 95       	ret

00001142 <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    1142:	98 2f       	mov	r25, r24

	if(value == 0) {
    1144:	88 23       	and	r24, r24
    1146:	39 f4       	brne	.+14     	; 0x1156 <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    1148:	80 91 80 00 	lds	r24, 0x0080
    114c:	8f 77       	andi	r24, 0x7F	; 127
    114e:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    1152:	2d 98       	cbi	0x05, 5	; 5
    1154:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    1156:	80 91 80 00 	lds	r24, 0x0080
    115a:	80 68       	ori	r24, 0x80	; 128
    115c:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    1160:	89 2f       	mov	r24, r25
    1162:	90 e0       	ldi	r25, 0x00	; 0
    1164:	90 93 89 00 	sts	0x0089, r25
    1168:	80 93 88 00 	sts	0x0088, r24
    116c:	08 95       	ret

0000116e <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    116e:	98 2f       	mov	r25, r24

	if(value == 0) {
    1170:	88 23       	and	r24, r24
    1172:	39 f4       	brne	.+14     	; 0x1182 <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    1174:	80 91 80 00 	lds	r24, 0x0080
    1178:	8f 7d       	andi	r24, 0xDF	; 223
    117a:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    117e:	2e 98       	cbi	0x05, 6	; 5
    1180:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    1182:	80 91 80 00 	lds	r24, 0x0080
    1186:	80 62       	ori	r24, 0x20	; 32
    1188:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    118c:	89 2f       	mov	r24, r25
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	90 93 8b 00 	sts	0x008B, r25
    1194:	80 93 8a 00 	sts	0x008A, r24
    1198:	08 95       	ret

0000119a <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    119a:	98 2f       	mov	r25, r24

	if(value == 0) {
    119c:	88 23       	and	r24, r24
    119e:	39 f4       	brne	.+14     	; 0x11ae <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    11a0:	80 91 80 00 	lds	r24, 0x0080
    11a4:	87 7f       	andi	r24, 0xF7	; 247
    11a6:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    11aa:	2f 98       	cbi	0x05, 7	; 5
    11ac:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    11ae:	80 91 80 00 	lds	r24, 0x0080
    11b2:	88 60       	ori	r24, 0x08	; 8
    11b4:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    11b8:	89 2f       	mov	r24, r25
    11ba:	90 e0       	ldi	r25, 0x00	; 0
    11bc:	90 93 8d 00 	sts	0x008D, r25
    11c0:	80 93 8c 00 	sts	0x008C, r24
    11c4:	08 95       	ret

000011c6 <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    11c6:	83 30       	cpi	r24, 0x03	; 3
    11c8:	79 f1       	breq	.+94     	; 0x1228 <setGreenLed+0x62>
    11ca:	84 30       	cpi	r24, 0x04	; 4
    11cc:	28 f4       	brcc	.+10     	; 0x11d8 <setGreenLed+0x12>
    11ce:	81 30       	cpi	r24, 0x01	; 1
    11d0:	b9 f0       	breq	.+46     	; 0x1200 <setGreenLed+0x3a>
    11d2:	82 30       	cpi	r24, 0x02	; 2
    11d4:	f8 f4       	brcc	.+62     	; 0x1214 <setGreenLed+0x4e>
    11d6:	0a c0       	rjmp	.+20     	; 0x11ec <setGreenLed+0x26>
    11d8:	85 30       	cpi	r24, 0x05	; 5
    11da:	b9 f1       	breq	.+110    	; 0x124a <setGreenLed+0x84>
    11dc:	85 30       	cpi	r24, 0x05	; 5
    11de:	58 f1       	brcs	.+86     	; 0x1236 <setGreenLed+0x70>
    11e0:	86 30       	cpi	r24, 0x06	; 6
    11e2:	e9 f1       	breq	.+122    	; 0x125e <setGreenLed+0x98>
    11e4:	87 30       	cpi	r24, 0x07	; 7
    11e6:	09 f0       	breq	.+2      	; 0x11ea <setGreenLed+0x24>
    11e8:	55 c0       	rjmp	.+170    	; 0x1294 <setGreenLed+0xce>
    11ea:	43 c0       	rjmp	.+134    	; 0x1272 <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    11ec:	66 23       	and	r22, r22
    11ee:	21 f0       	breq	.+8      	; 0x11f8 <setGreenLed+0x32>
    11f0:	80 91 0b 01 	lds	r24, 0x010B
    11f4:	8e 7f       	andi	r24, 0xFE	; 254
    11f6:	42 c0       	rjmp	.+132    	; 0x127c <setGreenLed+0xb6>
    11f8:	80 91 0b 01 	lds	r24, 0x010B
    11fc:	81 60       	ori	r24, 0x01	; 1
    11fe:	3e c0       	rjmp	.+124    	; 0x127c <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    1200:	66 23       	and	r22, r22
    1202:	21 f0       	breq	.+8      	; 0x120c <setGreenLed+0x46>
    1204:	80 91 0b 01 	lds	r24, 0x010B
    1208:	8d 7f       	andi	r24, 0xFD	; 253
    120a:	38 c0       	rjmp	.+112    	; 0x127c <setGreenLed+0xb6>
    120c:	80 91 0b 01 	lds	r24, 0x010B
    1210:	82 60       	ori	r24, 0x02	; 2
    1212:	34 c0       	rjmp	.+104    	; 0x127c <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    1214:	66 23       	and	r22, r22
    1216:	21 f0       	breq	.+8      	; 0x1220 <setGreenLed+0x5a>
    1218:	80 91 0b 01 	lds	r24, 0x010B
    121c:	8b 7f       	andi	r24, 0xFB	; 251
    121e:	2e c0       	rjmp	.+92     	; 0x127c <setGreenLed+0xb6>
    1220:	80 91 0b 01 	lds	r24, 0x010B
    1224:	84 60       	ori	r24, 0x04	; 4
    1226:	2a c0       	rjmp	.+84     	; 0x127c <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    1228:	66 23       	and	r22, r22
    122a:	11 f0       	breq	.+4      	; 0x1230 <setGreenLed+0x6a>
    122c:	a3 98       	cbi	0x14, 3	; 20
    122e:	01 c0       	rjmp	.+2      	; 0x1232 <setGreenLed+0x6c>
    1230:	a3 9a       	sbi	0x14, 3	; 20
    1232:	84 b3       	in	r24, 0x14	; 20
    1234:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    1236:	66 23       	and	r22, r22
    1238:	21 f0       	breq	.+8      	; 0x1242 <setGreenLed+0x7c>
    123a:	80 91 0b 01 	lds	r24, 0x010B
    123e:	8f 7e       	andi	r24, 0xEF	; 239
    1240:	1d c0       	rjmp	.+58     	; 0x127c <setGreenLed+0xb6>
    1242:	80 91 0b 01 	lds	r24, 0x010B
    1246:	80 61       	ori	r24, 0x10	; 16
    1248:	19 c0       	rjmp	.+50     	; 0x127c <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    124a:	66 23       	and	r22, r22
    124c:	21 f0       	breq	.+8      	; 0x1256 <setGreenLed+0x90>
    124e:	80 91 0b 01 	lds	r24, 0x010B
    1252:	8f 7d       	andi	r24, 0xDF	; 223
    1254:	13 c0       	rjmp	.+38     	; 0x127c <setGreenLed+0xb6>
    1256:	80 91 0b 01 	lds	r24, 0x010B
    125a:	80 62       	ori	r24, 0x20	; 32
    125c:	0f c0       	rjmp	.+30     	; 0x127c <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    125e:	66 23       	and	r22, r22
    1260:	21 f0       	breq	.+8      	; 0x126a <setGreenLed+0xa4>
    1262:	80 91 0b 01 	lds	r24, 0x010B
    1266:	8f 7b       	andi	r24, 0xBF	; 191
    1268:	09 c0       	rjmp	.+18     	; 0x127c <setGreenLed+0xb6>
    126a:	80 91 0b 01 	lds	r24, 0x010B
    126e:	80 64       	ori	r24, 0x40	; 64
    1270:	05 c0       	rjmp	.+10     	; 0x127c <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    1272:	66 23       	and	r22, r22
    1274:	41 f0       	breq	.+16     	; 0x1286 <setGreenLed+0xc0>
    1276:	80 91 0b 01 	lds	r24, 0x010B
    127a:	8f 77       	andi	r24, 0x7F	; 127
    127c:	80 93 0b 01 	sts	0x010B, r24
    1280:	80 91 0b 01 	lds	r24, 0x010B
    1284:	08 95       	ret
    1286:	80 91 0b 01 	lds	r24, 0x010B
    128a:	80 68       	ori	r24, 0x80	; 128
    128c:	80 93 0b 01 	sts	0x010B, r24
    1290:	80 91 0b 01 	lds	r24, 0x010B
    1294:	08 95       	ret

00001296 <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    1296:	eb e0       	ldi	r30, 0x0B	; 11
    1298:	f1 e0       	ldi	r31, 0x01	; 1
    129a:	80 81       	ld	r24, Z
    129c:	81 60       	ori	r24, 0x01	; 1
    129e:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    12a0:	80 81       	ld	r24, Z
    12a2:	82 60       	ori	r24, 0x02	; 2
    12a4:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    12a6:	80 81       	ld	r24, Z
    12a8:	84 60       	ori	r24, 0x04	; 4
    12aa:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    12ac:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    12ae:	80 81       	ld	r24, Z
    12b0:	80 61       	ori	r24, 0x10	; 16
    12b2:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    12b4:	80 81       	ld	r24, Z
    12b6:	80 62       	ori	r24, 0x20	; 32
    12b8:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    12ba:	80 81       	ld	r24, Z
    12bc:	80 64       	ori	r24, 0x40	; 64
    12be:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    12c0:	80 81       	ld	r24, Z
    12c2:	80 68       	ori	r24, 0x80	; 128
    12c4:	80 83       	st	Z, r24

}
    12c6:	08 95       	ret

000012c8 <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    12c8:	eb e0       	ldi	r30, 0x0B	; 11
    12ca:	f1 e0       	ldi	r31, 0x01	; 1
    12cc:	80 81       	ld	r24, Z
    12ce:	8e 7f       	andi	r24, 0xFE	; 254
    12d0:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    12d2:	80 81       	ld	r24, Z
    12d4:	8d 7f       	andi	r24, 0xFD	; 253
    12d6:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    12d8:	80 81       	ld	r24, Z
    12da:	8b 7f       	andi	r24, 0xFB	; 251
    12dc:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    12de:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    12e0:	80 81       	ld	r24, Z
    12e2:	8f 7e       	andi	r24, 0xEF	; 239
    12e4:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    12e6:	80 81       	ld	r24, Z
    12e8:	8f 7d       	andi	r24, 0xDF	; 223
    12ea:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    12ec:	80 81       	ld	r24, Z
    12ee:	8f 7b       	andi	r24, 0xBF	; 191
    12f0:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    12f2:	80 81       	ld	r24, Z
    12f4:	8f 77       	andi	r24, 0x7F	; 127
    12f6:	80 83       	st	Z, r24

}
    12f8:	08 95       	ret

000012fa <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    12fa:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    12fc:	81 ee       	ldi	r24, 0xE1	; 225
    12fe:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    mirf_CSN_hi;
    1302:	28 9a       	sbi	0x05, 0	; 5

}
    1304:	08 95       	ret

00001306 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    1306:	ff 92       	push	r15
    1308:	0f 93       	push	r16
    130a:	1f 93       	push	r17
    130c:	cf 93       	push	r28
    130e:	df 93       	push	r29
    1310:	18 2f       	mov	r17, r24
    1312:	09 2f       	mov	r16, r25
    1314:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    1316:	0e 94 7d 09 	call	0x12fa	; 0x12fa <flushTxFifo>

    mirf_CSN_lo;
    131a:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    131c:	88 ea       	ldi	r24, 0xA8	; 168
    131e:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    1322:	21 2f       	mov	r18, r17
    1324:	30 2f       	mov	r19, r16
    1326:	c9 01       	movw	r24, r18
    1328:	ec 01       	movw	r28, r24
    132a:	10 e0       	ldi	r17, 0x00	; 0
    132c:	04 c0       	rjmp	.+8      	; 0x1336 <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    132e:	89 91       	ld	r24, Y+
    1330:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    1334:	1f 5f       	subi	r17, 0xFF	; 255
    1336:	1f 15       	cp	r17, r15
    1338:	d0 f3       	brcs	.-12     	; 0x132e <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    133a:	28 9a       	sbi	0x05, 0	; 5


}
    133c:	df 91       	pop	r29
    133e:	cf 91       	pop	r28
    1340:	1f 91       	pop	r17
    1342:	0f 91       	pop	r16
    1344:	ff 90       	pop	r15
    1346:	08 95       	ret

00001348 <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    1348:	1f 93       	push	r17
    134a:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    134c:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    134e:	8f 71       	andi	r24, 0x1F	; 31
    1350:	80 62       	ori	r24, 0x20	; 32
    1352:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    1356:	81 2f       	mov	r24, r17
    1358:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    mirf_CSN_hi;
    135c:	28 9a       	sbi	0x05, 0	; 5
}
    135e:	1f 91       	pop	r17
    1360:	08 95       	ret

00001362 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    1362:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    1364:	82 ee       	ldi	r24, 0xE2	; 226
    1366:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    mirf_CSN_hi;
    136a:	28 9a       	sbi	0x05, 0	; 5

}
    136c:	08 95       	ret

0000136e <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    136e:	80 91 61 05 	lds	r24, 0x0561
    1372:	88 23       	and	r24, r24
    1374:	11 f0       	breq	.+4      	; 0x137a <mirf_data_ready+0xc>
    1376:	80 e0       	ldi	r24, 0x00	; 0
    1378:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    137a:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    137c:	8f ef       	ldi	r24, 0xFF	; 255
    137e:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    1382:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    1384:	80 74       	andi	r24, 0x40	; 64

}
    1386:	08 95       	ret

00001388 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    1388:	1f 93       	push	r17
    138a:	cf 93       	push	r28
    138c:	df 93       	push	r29
    138e:	ec 01       	movw	r28, r24
    1390:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    1392:	80 91 61 05 	lds	r24, 0x0561
    1396:	88 23       	and	r24, r24
    1398:	e1 f7       	brne	.-8      	; 0x1392 <mirf_send+0xa>

    mirf_CE_lo;
    139a:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    139c:	81 e0       	ldi	r24, 0x01	; 1
    139e:	80 93 61 05 	sts	0x0561, r24
    TX_POWERUP;                     // Power up
    13a2:	80 e0       	ldi	r24, 0x00	; 0
    13a4:	6a e4       	ldi	r22, 0x4A	; 74
    13a6:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    13aa:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    13ac:	81 ee       	ldi	r24, 0xE1	; 225
    13ae:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    13b2:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    13b4:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    13b6:	80 ea       	ldi	r24, 0xA0	; 160
    13b8:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    13bc:	ce 01       	movw	r24, r28
    13be:	61 2f       	mov	r22, r17
    13c0:	0e 94 22 1b 	call	0x3644	; 0x3644 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    13c4:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    13c6:	2c 9a       	sbi	0x05, 4	; 5
}
    13c8:	df 91       	pop	r29
    13ca:	cf 91       	pop	r28
    13cc:	1f 91       	pop	r17
    13ce:	08 95       	ret

000013d0 <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    13d0:	ff 92       	push	r15
    13d2:	0f 93       	push	r16
    13d4:	1f 93       	push	r17
    13d6:	8b 01       	movw	r16, r22
    13d8:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    13da:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    13dc:	8f 71       	andi	r24, 0x1F	; 31
    13de:	80 62       	ori	r24, 0x20	; 32
    13e0:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    13e4:	c8 01       	movw	r24, r16
    13e6:	6f 2d       	mov	r22, r15
    13e8:	0e 94 22 1b 	call	0x3644	; 0x3644 <SPI_Write_Block>
    mirf_CSN_hi;
    13ec:	28 9a       	sbi	0x05, 0	; 5
}
    13ee:	1f 91       	pop	r17
    13f0:	0f 91       	pop	r16
    13f2:	ff 90       	pop	r15
    13f4:	08 95       	ret

000013f6 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    13f6:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    13f8:	80 e1       	ldi	r24, 0x10	; 16
    13fa:	45 e0       	ldi	r20, 0x05	; 5
    13fc:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <mirf_write_register>
}
    1400:	08 95       	ret

00001402 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    1402:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    1404:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    1406:	8a e0       	ldi	r24, 0x0A	; 10
    1408:	45 e0       	ldi	r20, 0x05	; 5
    140a:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <mirf_write_register>
    mirf_CE_hi;
    140e:	2c 9a       	sbi	0x05, 4	; 5
}
    1410:	08 95       	ret

00001412 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    1412:	0f 93       	push	r16
    1414:	1f 93       	push	r17
    1416:	df 93       	push	r29
    1418:	cf 93       	push	r28
    141a:	00 d0       	rcall	.+0      	; 0x141c <mirf_config+0xa>
    141c:	cd b7       	in	r28, 0x3d	; 61
    141e:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    1420:	80 e0       	ldi	r24, 0x00	; 0
    1422:	6d e0       	ldi	r22, 0x0D	; 13
    1424:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    1428:	83 e0       	ldi	r24, 0x03	; 3
    142a:	61 e0       	ldi	r22, 0x01	; 1
    142c:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    1430:	80 91 2b 04 	lds	r24, 0x042B
    1434:	90 91 2c 04 	lds	r25, 0x042C
    1438:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    143a:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    143c:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    143e:	80 e1       	ldi	r24, 0x10	; 16
    1440:	8e 01       	movw	r16, r28
    1442:	0f 5f       	subi	r16, 0xFF	; 255
    1444:	1f 4f       	sbci	r17, 0xFF	; 255
    1446:	b8 01       	movw	r22, r16
    1448:	43 e0       	ldi	r20, 0x03	; 3
    144a:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    144e:	8a e0       	ldi	r24, 0x0A	; 10
    1450:	b8 01       	movw	r22, r16
    1452:	43 e0       	ldi	r20, 0x03	; 3
    1454:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    1458:	81 e0       	ldi	r24, 0x01	; 1
    145a:	61 e0       	ldi	r22, 0x01	; 1
    145c:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    1460:	82 e0       	ldi	r24, 0x02	; 2
    1462:	61 e0       	ldi	r22, 0x01	; 1
    1464:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    1468:	84 e0       	ldi	r24, 0x04	; 4
    146a:	62 e1       	ldi	r22, 0x12	; 18
    146c:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    1470:	85 e0       	ldi	r24, 0x05	; 5
    1472:	68 e2       	ldi	r22, 0x28	; 40
    1474:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    1478:	81 e1       	ldi	r24, 0x11	; 17
    147a:	6d e0       	ldi	r22, 0x0D	; 13
    147c:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    1480:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    1482:	80 e5       	ldi	r24, 0x50	; 80
    1484:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    1488:	83 e7       	ldi	r24, 0x73	; 115
    148a:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    mirf_CSN_hi;
    148e:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    1490:	8c e1       	ldi	r24, 0x1C	; 28
    1492:	61 e0       	ldi	r22, 0x01	; 1
    1494:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    1498:	8d e1       	ldi	r24, 0x1D	; 29
    149a:	66 e0       	ldi	r22, 0x06	; 6
    149c:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    14a0:	80 e0       	ldi	r24, 0x00	; 0
    14a2:	6f e0       	ldi	r22, 0x0F	; 15
    14a4:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    14a8:	0f 90       	pop	r0
    14aa:	0f 90       	pop	r0
    14ac:	0f 90       	pop	r0
    14ae:	cf 91       	pop	r28
    14b0:	df 91       	pop	r29
    14b2:	1f 91       	pop	r17
    14b4:	0f 91       	pop	r16
    14b6:	08 95       	ret

000014b8 <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    14b8:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    14ba:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    14bc:	0e 94 09 0a 	call	0x1412	; 0x1412 <mirf_config>
}
    14c0:	08 95       	ret

000014c2 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    14c2:	ff 92       	push	r15
    14c4:	0f 93       	push	r16
    14c6:	1f 93       	push	r17
    14c8:	8b 01       	movw	r16, r22
    14ca:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    14cc:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    14ce:	8f 71       	andi	r24, 0x1F	; 31
    14d0:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    14d4:	c8 01       	movw	r24, r16
    14d6:	b8 01       	movw	r22, r16
    14d8:	4f 2d       	mov	r20, r15
    14da:	0e 94 fb 1a 	call	0x35f6	; 0x35f6 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    14de:	28 9a       	sbi	0x05, 0	; 5
}
    14e0:	1f 91       	pop	r17
    14e2:	0f 91       	pop	r16
    14e4:	ff 90       	pop	r15
    14e6:	08 95       	ret

000014e8 <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    14e8:	df 93       	push	r29
    14ea:	cf 93       	push	r28
    14ec:	0f 92       	push	r0
    14ee:	cd b7       	in	r28, 0x3d	; 61
    14f0:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    14f2:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    14f4:	87 e1       	ldi	r24, 0x17	; 23
    14f6:	be 01       	movw	r22, r28
    14f8:	6f 5f       	subi	r22, 0xFF	; 255
    14fa:	7f 4f       	sbci	r23, 0xFF	; 255
    14fc:	41 e0       	ldi	r20, 0x01	; 1
    14fe:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <mirf_read_register>
    1502:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    1504:	81 70       	andi	r24, 0x01	; 1
    1506:	0f 90       	pop	r0
    1508:	cf 91       	pop	r28
    150a:	df 91       	pop	r29
    150c:	08 95       	ret

0000150e <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    150e:	0f 93       	push	r16
    1510:	1f 93       	push	r17
    1512:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    1514:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    1516:	81 e6       	ldi	r24, 0x61	; 97
    1518:	0e 94 3a 1b 	call	0x3674	; 0x3674 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    151c:	c8 01       	movw	r24, r16
    151e:	b8 01       	movw	r22, r16
    1520:	4d e0       	ldi	r20, 0x0D	; 13
    1522:	0e 94 fb 1a 	call	0x35f6	; 0x35f6 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    1526:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    1528:	87 e0       	ldi	r24, 0x07	; 7
    152a:	60 e4       	ldi	r22, 0x40	; 64
    152c:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>
}
    1530:	1f 91       	pop	r17
    1532:	0f 91       	pop	r16
    1534:	08 95       	ret

00001536 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    1536:	0f 93       	push	r16
    1538:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    153a:	0e 94 b7 09 	call	0x136e	; 0x136e <mirf_data_ready>
    153e:	88 23       	and	r24, r24
    1540:	09 f4       	brne	.+2      	; 0x1544 <handleRFCommands+0xe>
    1542:	53 c3       	rjmp	.+1702   	; 0x1bea <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    1544:	80 91 2d 04 	lds	r24, 0x042D
    1548:	82 60       	ori	r24, 0x02	; 2
    154a:	80 93 2d 04 	sts	0x042D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    154e:	87 e0       	ldi	r24, 0x07	; 7
    1550:	60 e7       	ldi	r22, 0x70	; 112
    1552:	0e 94 a4 09 	call	0x1348	; 0x1348 <mirf_config_register>

		mirf_get_data(rfData);
    1556:	8f e7       	ldi	r24, 0x7F	; 127
    1558:	95 e0       	ldi	r25, 0x05	; 5
    155a:	0e 94 87 0a 	call	0x150e	; 0x150e <mirf_get_data>
		flush_rx_fifo();
    155e:	0e 94 b1 09 	call	0x1362	; 0x1362 <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    1562:	80 91 7f 05 	lds	r24, 0x057F
    1566:	88 23       	and	r24, r24
    1568:	b9 f4       	brne	.+46     	; 0x1598 <handleRFCommands+0x62>
    156a:	80 91 80 05 	lds	r24, 0x0580
    156e:	88 23       	and	r24, r24
    1570:	99 f4       	brne	.+38     	; 0x1598 <handleRFCommands+0x62>
    1572:	80 91 81 05 	lds	r24, 0x0581
    1576:	88 23       	and	r24, r24
    1578:	79 f4       	brne	.+30     	; 0x1598 <handleRFCommands+0x62>
    157a:	80 91 82 05 	lds	r24, 0x0582
    157e:	88 30       	cpi	r24, 0x08	; 8
    1580:	59 f4       	brne	.+22     	; 0x1598 <handleRFCommands+0x62>
    1582:	80 91 83 05 	lds	r24, 0x0583
    1586:	88 23       	and	r24, r24
    1588:	39 f4       	brne	.+14     	; 0x1598 <handleRFCommands+0x62>
    158a:	80 91 84 05 	lds	r24, 0x0584
    158e:	88 23       	and	r24, r24
    1590:	19 f4       	brne	.+6      	; 0x1598 <handleRFCommands+0x62>

			sleep(60);
    1592:	8c e3       	ldi	r24, 0x3C	; 60
    1594:	0e 94 fa 1c 	call	0x39f4	; 0x39f4 <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    1598:	20 91 83 05 	lds	r18, 0x0583
    159c:	82 2f       	mov	r24, r18
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	8f 77       	andi	r24, 0x7F	; 127
    15a2:	90 70       	andi	r25, 0x00	; 0
    15a4:	90 93 2a 04 	sts	0x042A, r25
    15a8:	80 93 29 04 	sts	0x0429, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    15ac:	e0 91 84 05 	lds	r30, 0x0584
    15b0:	4e 2f       	mov	r20, r30
    15b2:	50 e0       	ldi	r21, 0x00	; 0
    15b4:	4f 77       	andi	r20, 0x7F	; 127
    15b6:	50 70       	andi	r21, 0x00	; 0
    15b8:	50 93 28 04 	sts	0x0428, r21
    15bc:	40 93 27 04 	sts	0x0427, r20
    15c0:	bc 01       	movw	r22, r24
    15c2:	66 0f       	add	r22, r22
    15c4:	77 1f       	adc	r23, r23
    15c6:	66 0f       	add	r22, r22
    15c8:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    15ca:	27 ff       	sbrs	r18, 7
    15cc:	05 c0       	rjmp	.+10     	; 0x15d8 <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    15ce:	70 93 18 04 	sts	0x0418, r23
    15d2:	60 93 17 04 	sts	0x0417, r22
    15d6:	08 c0       	rjmp	.+16     	; 0x15e8 <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    15d8:	88 27       	eor	r24, r24
    15da:	99 27       	eor	r25, r25
    15dc:	86 1b       	sub	r24, r22
    15de:	97 0b       	sbc	r25, r23
    15e0:	90 93 18 04 	sts	0x0418, r25
    15e4:	80 93 17 04 	sts	0x0417, r24
    15e8:	9a 01       	movw	r18, r20
    15ea:	22 0f       	add	r18, r18
    15ec:	33 1f       	adc	r19, r19
    15ee:	22 0f       	add	r18, r18
    15f0:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    15f2:	e7 ff       	sbrs	r30, 7
    15f4:	05 c0       	rjmp	.+10     	; 0x1600 <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    15f6:	30 93 1a 04 	sts	0x041A, r19
    15fa:	20 93 19 04 	sts	0x0419, r18
    15fe:	08 c0       	rjmp	.+16     	; 0x1610 <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    1600:	88 27       	eor	r24, r24
    1602:	99 27       	eor	r25, r25
    1604:	82 1b       	sub	r24, r18
    1606:	93 0b       	sbc	r25, r19
    1608:	90 93 1a 04 	sts	0x041A, r25
    160c:	80 93 19 04 	sts	0x0419, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1610:	80 91 17 04 	lds	r24, 0x0417
    1614:	90 91 18 04 	lds	r25, 0x0418
    1618:	81 50       	subi	r24, 0x01	; 1
    161a:	92 40       	sbci	r25, 0x02	; 2
    161c:	34 f0       	brlt	.+12     	; 0x162a <handleRFCommands+0xf4>
    161e:	80 e0       	ldi	r24, 0x00	; 0
    1620:	92 e0       	ldi	r25, 0x02	; 2
    1622:	90 93 18 04 	sts	0x0418, r25
    1626:	80 93 17 04 	sts	0x0417, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    162a:	80 91 19 04 	lds	r24, 0x0419
    162e:	90 91 1a 04 	lds	r25, 0x041A
    1632:	81 50       	subi	r24, 0x01	; 1
    1634:	92 40       	sbci	r25, 0x02	; 2
    1636:	34 f0       	brlt	.+12     	; 0x1644 <handleRFCommands+0x10e>
    1638:	80 e0       	ldi	r24, 0x00	; 0
    163a:	92 e0       	ldi	r25, 0x02	; 2
    163c:	90 93 1a 04 	sts	0x041A, r25
    1640:	80 93 19 04 	sts	0x0419, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1644:	80 91 17 04 	lds	r24, 0x0417
    1648:	90 91 18 04 	lds	r25, 0x0418
    164c:	80 50       	subi	r24, 0x00	; 0
    164e:	9e 4f       	sbci	r25, 0xFE	; 254
    1650:	34 f4       	brge	.+12     	; 0x165e <handleRFCommands+0x128>
    1652:	80 e0       	ldi	r24, 0x00	; 0
    1654:	9e ef       	ldi	r25, 0xFE	; 254
    1656:	90 93 18 04 	sts	0x0418, r25
    165a:	80 93 17 04 	sts	0x0417, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    165e:	80 91 19 04 	lds	r24, 0x0419
    1662:	90 91 1a 04 	lds	r25, 0x041A
    1666:	80 50       	subi	r24, 0x00	; 0
    1668:	9e 4f       	sbci	r25, 0xFE	; 254
    166a:	34 f4       	brge	.+12     	; 0x1678 <handleRFCommands+0x142>
    166c:	80 e0       	ldi	r24, 0x00	; 0
    166e:	9e ef       	ldi	r25, 0xFE	; 254
    1670:	90 93 1a 04 	sts	0x041A, r25
    1674:	80 93 19 04 	sts	0x0419, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    1678:	80 91 7f 05 	lds	r24, 0x057F
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	90 93 78 05 	sts	0x0578, r25
    1682:	80 93 77 05 	sts	0x0577, r24
    1686:	20 91 80 05 	lds	r18, 0x0580
    168a:	30 e0       	ldi	r19, 0x00	; 0
    168c:	30 93 7a 05 	sts	0x057A, r19
    1690:	20 93 79 05 	sts	0x0579, r18
    1694:	e0 91 81 05 	lds	r30, 0x0581
    1698:	f0 e0       	ldi	r31, 0x00	; 0
    169a:	f0 93 7c 05 	sts	0x057C, r31
    169e:	e0 93 7b 05 	sts	0x057B, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    16a2:	0f ef       	ldi	r16, 0xFF	; 255
    16a4:	10 e0       	ldi	r17, 0x00	; 0
    16a6:	ac 01       	movw	r20, r24
    16a8:	40 9f       	mul	r20, r16
    16aa:	c0 01       	movw	r24, r0
    16ac:	41 9f       	mul	r20, r17
    16ae:	90 0d       	add	r25, r0
    16b0:	50 9f       	mul	r21, r16
    16b2:	90 0d       	add	r25, r0
    16b4:	11 24       	eor	r1, r1
    16b6:	64 e6       	ldi	r22, 0x64	; 100
    16b8:	70 e0       	ldi	r23, 0x00	; 0
    16ba:	0e 94 a7 21 	call	0x434e	; 0x434e <__udivmodhi4>
    16be:	46 2f       	mov	r20, r22
    16c0:	40 95       	com	r20
    16c2:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    16c6:	20 9f       	mul	r18, r16
    16c8:	c0 01       	movw	r24, r0
    16ca:	21 9f       	mul	r18, r17
    16cc:	90 0d       	add	r25, r0
    16ce:	30 9f       	mul	r19, r16
    16d0:	90 0d       	add	r25, r0
    16d2:	11 24       	eor	r1, r1
    16d4:	64 e6       	ldi	r22, 0x64	; 100
    16d6:	70 e0       	ldi	r23, 0x00	; 0
    16d8:	0e 94 a7 21 	call	0x434e	; 0x434e <__udivmodhi4>
    16dc:	60 95       	com	r22
    16de:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    16e2:	e0 9f       	mul	r30, r16
    16e4:	c0 01       	movw	r24, r0
    16e6:	e1 9f       	mul	r30, r17
    16e8:	90 0d       	add	r25, r0
    16ea:	f0 9f       	mul	r31, r16
    16ec:	90 0d       	add	r25, r0
    16ee:	11 24       	eor	r1, r1
    16f0:	64 e6       	ldi	r22, 0x64	; 100
    16f2:	70 e0       	ldi	r23, 0x00	; 0
    16f4:	0e 94 a7 21 	call	0x434e	; 0x434e <__udivmodhi4>
    16f8:	60 95       	com	r22
    16fa:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    16fe:	84 2f       	mov	r24, r20
    1700:	0e 94 a1 08 	call	0x1142	; 0x1142 <updateRedLed>
		updateGreenLed(pwm_green);
    1704:	80 91 0d 02 	lds	r24, 0x020D
    1708:	0e 94 b7 08 	call	0x116e	; 0x116e <updateGreenLed>
		updateBlueLed(pwm_blue);
    170c:	80 91 0e 02 	lds	r24, 0x020E
    1710:	0e 94 cd 08 	call	0x119a	; 0x119a <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    1714:	80 91 82 05 	lds	r24, 0x0582
    1718:	98 2f       	mov	r25, r24
    171a:	80 ff       	sbrs	r24, 0
    171c:	02 c0       	rjmp	.+4      	; 0x1722 <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    171e:	44 98       	cbi	0x08, 4	; 8
    1720:	01 c0       	rjmp	.+2      	; 0x1724 <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    1722:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    1724:	91 ff       	sbrs	r25, 1
    1726:	02 c0       	rjmp	.+4      	; 0x172c <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    1728:	45 98       	cbi	0x08, 5	; 8
    172a:	01 c0       	rjmp	.+2      	; 0x172e <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    172c:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    172e:	92 ff       	sbrs	r25, 2
    1730:	04 c0       	rjmp	.+8      	; 0x173a <handleRFCommands+0x204>
			irEnabled = 1;
    1732:	81 e0       	ldi	r24, 0x01	; 1
    1734:	80 93 11 02 	sts	0x0211, r24
    1738:	02 c0       	rjmp	.+4      	; 0x173e <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    173a:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    173e:	94 ff       	sbrs	r25, 4
    1740:	02 c0       	rjmp	.+4      	; 0x1746 <handleRFCommands+0x210>
			calibrateSensors();
    1742:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    1746:	90 91 82 05 	lds	r25, 0x0582
    174a:	96 ff       	sbrs	r25, 6
    174c:	04 c0       	rjmp	.+8      	; 0x1756 <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    174e:	81 e0       	ldi	r24, 0x01	; 1
    1750:	80 93 5e 05 	sts	0x055E, r24
    1754:	02 c0       	rjmp	.+4      	; 0x175a <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    1756:	10 92 5e 05 	sts	0x055E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    175a:	97 ff       	sbrs	r25, 7
    175c:	04 c0       	rjmp	.+8      	; 0x1766 <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    175e:	81 e0       	ldi	r24, 0x01	; 1
    1760:	80 93 5f 05 	sts	0x055F, r24
    1764:	02 c0       	rjmp	.+4      	; 0x176a <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    1766:	10 92 5f 05 	sts	0x055F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    176a:	80 91 85 05 	lds	r24, 0x0585
    176e:	80 ff       	sbrs	r24, 0
    1770:	04 c0       	rjmp	.+8      	; 0x177a <handleRFCommands+0x244>
				GREEN_LED0_ON;
    1772:	80 91 0b 01 	lds	r24, 0x010B
    1776:	8e 7f       	andi	r24, 0xFE	; 254
    1778:	03 c0       	rjmp	.+6      	; 0x1780 <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    177a:	80 91 0b 01 	lds	r24, 0x010B
    177e:	81 60       	ori	r24, 0x01	; 1
    1780:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    1784:	80 91 85 05 	lds	r24, 0x0585
    1788:	81 ff       	sbrs	r24, 1
    178a:	04 c0       	rjmp	.+8      	; 0x1794 <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    178c:	80 91 0b 01 	lds	r24, 0x010B
    1790:	8d 7f       	andi	r24, 0xFD	; 253
    1792:	03 c0       	rjmp	.+6      	; 0x179a <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    1794:	80 91 0b 01 	lds	r24, 0x010B
    1798:	82 60       	ori	r24, 0x02	; 2
    179a:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    179e:	80 91 85 05 	lds	r24, 0x0585
    17a2:	82 ff       	sbrs	r24, 2
    17a4:	04 c0       	rjmp	.+8      	; 0x17ae <handleRFCommands+0x278>
				GREEN_LED2_ON;
    17a6:	80 91 0b 01 	lds	r24, 0x010B
    17aa:	8b 7f       	andi	r24, 0xFB	; 251
    17ac:	03 c0       	rjmp	.+6      	; 0x17b4 <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    17ae:	80 91 0b 01 	lds	r24, 0x010B
    17b2:	84 60       	ori	r24, 0x04	; 4
    17b4:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    17b8:	80 91 85 05 	lds	r24, 0x0585
    17bc:	83 ff       	sbrs	r24, 3
    17be:	02 c0       	rjmp	.+4      	; 0x17c4 <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    17c0:	a3 98       	cbi	0x14, 3	; 20
    17c2:	01 c0       	rjmp	.+2      	; 0x17c6 <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    17c4:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    17c6:	80 91 85 05 	lds	r24, 0x0585
    17ca:	84 ff       	sbrs	r24, 4
    17cc:	04 c0       	rjmp	.+8      	; 0x17d6 <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    17ce:	80 91 0b 01 	lds	r24, 0x010B
    17d2:	8f 7e       	andi	r24, 0xEF	; 239
    17d4:	03 c0       	rjmp	.+6      	; 0x17dc <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    17d6:	80 91 0b 01 	lds	r24, 0x010B
    17da:	80 61       	ori	r24, 0x10	; 16
    17dc:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    17e0:	80 91 85 05 	lds	r24, 0x0585
    17e4:	85 ff       	sbrs	r24, 5
    17e6:	04 c0       	rjmp	.+8      	; 0x17f0 <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    17e8:	80 91 0b 01 	lds	r24, 0x010B
    17ec:	8f 7d       	andi	r24, 0xDF	; 223
    17ee:	03 c0       	rjmp	.+6      	; 0x17f6 <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    17f0:	80 91 0b 01 	lds	r24, 0x010B
    17f4:	80 62       	ori	r24, 0x20	; 32
    17f6:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    17fa:	80 91 85 05 	lds	r24, 0x0585
    17fe:	86 ff       	sbrs	r24, 6
    1800:	04 c0       	rjmp	.+8      	; 0x180a <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    1802:	80 91 0b 01 	lds	r24, 0x010B
    1806:	8f 7b       	andi	r24, 0xBF	; 191
    1808:	03 c0       	rjmp	.+6      	; 0x1810 <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    180a:	80 91 0b 01 	lds	r24, 0x010B
    180e:	80 64       	ori	r24, 0x40	; 64
    1810:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    1814:	80 91 85 05 	lds	r24, 0x0585
    1818:	87 ff       	sbrs	r24, 7
    181a:	04 c0       	rjmp	.+8      	; 0x1824 <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    181c:	80 91 0b 01 	lds	r24, 0x010B
    1820:	8f 77       	andi	r24, 0x7F	; 127
    1822:	03 c0       	rjmp	.+6      	; 0x182a <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    1824:	80 91 0b 01 	lds	r24, 0x010B
    1828:	80 68       	ori	r24, 0x80	; 128
    182a:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    182e:	80 91 0b 02 	lds	r24, 0x020B
    1832:	80 93 67 05 	sts	0x0567, r24

		switch(packetId) {
    1836:	85 30       	cpi	r24, 0x05	; 5
    1838:	09 f4       	brne	.+2      	; 0x183c <handleRFCommands+0x306>
    183a:	d2 c0       	rjmp	.+420    	; 0x19e0 <handleRFCommands+0x4aa>
    183c:	86 30       	cpi	r24, 0x06	; 6
    183e:	30 f4       	brcc	.+12     	; 0x184c <handleRFCommands+0x316>
    1840:	83 30       	cpi	r24, 0x03	; 3
    1842:	59 f0       	breq	.+22     	; 0x185a <handleRFCommands+0x324>
    1844:	84 30       	cpi	r24, 0x04	; 4
    1846:	09 f0       	breq	.+2      	; 0x184a <handleRFCommands+0x314>
    1848:	cb c1       	rjmp	.+918    	; 0x1be0 <handleRFCommands+0x6aa>
    184a:	77 c0       	rjmp	.+238    	; 0x193a <handleRFCommands+0x404>
    184c:	86 30       	cpi	r24, 0x06	; 6
    184e:	09 f4       	brne	.+2      	; 0x1852 <handleRFCommands+0x31c>
    1850:	21 c1       	rjmp	.+578    	; 0x1a94 <handleRFCommands+0x55e>
    1852:	87 30       	cpi	r24, 0x07	; 7
    1854:	09 f0       	breq	.+2      	; 0x1858 <handleRFCommands+0x322>
    1856:	c4 c1       	rjmp	.+904    	; 0x1be0 <handleRFCommands+0x6aa>
    1858:	70 c1       	rjmp	.+736    	; 0x1b3a <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    185a:	80 91 7f 03 	lds	r24, 0x037F
    185e:	90 91 80 03 	lds	r25, 0x0380
    1862:	80 93 68 05 	sts	0x0568, r24
				ackPayload[2] = proximityResult[0]>>8;
    1866:	89 2f       	mov	r24, r25
    1868:	99 0f       	add	r25, r25
    186a:	99 0b       	sbc	r25, r25
    186c:	80 93 69 05 	sts	0x0569, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    1870:	80 91 81 03 	lds	r24, 0x0381
    1874:	90 91 82 03 	lds	r25, 0x0382
    1878:	80 93 6a 05 	sts	0x056A, r24
				ackPayload[4] = proximityResult[1]>>8;
    187c:	89 2f       	mov	r24, r25
    187e:	99 0f       	add	r25, r25
    1880:	99 0b       	sbc	r25, r25
    1882:	80 93 6b 05 	sts	0x056B, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    1886:	80 91 83 03 	lds	r24, 0x0383
    188a:	90 91 84 03 	lds	r25, 0x0384
    188e:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[6] = proximityResult[2]>>8;
    1892:	89 2f       	mov	r24, r25
    1894:	99 0f       	add	r25, r25
    1896:	99 0b       	sbc	r25, r25
    1898:	80 93 6d 05 	sts	0x056D, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    189c:	80 91 85 03 	lds	r24, 0x0385
    18a0:	90 91 86 03 	lds	r25, 0x0386
    18a4:	80 93 6e 05 	sts	0x056E, r24
				ackPayload[8] = proximityResult[3]>>8;
    18a8:	89 2f       	mov	r24, r25
    18aa:	99 0f       	add	r25, r25
    18ac:	99 0b       	sbc	r25, r25
    18ae:	80 93 6f 05 	sts	0x056F, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    18b2:	80 91 89 03 	lds	r24, 0x0389
    18b6:	90 91 8a 03 	lds	r25, 0x038A
    18ba:	80 93 70 05 	sts	0x0570, r24
				ackPayload[10] = proximityResult[5]>>8;
    18be:	89 2f       	mov	r24, r25
    18c0:	99 0f       	add	r25, r25
    18c2:	99 0b       	sbc	r25, r25
    18c4:	80 93 71 05 	sts	0x0571, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    18c8:	80 91 8b 03 	lds	r24, 0x038B
    18cc:	90 91 8c 03 	lds	r25, 0x038C
    18d0:	80 93 72 05 	sts	0x0572, r24
				ackPayload[12] = proximityResult[6]>>8;
    18d4:	89 2f       	mov	r24, r25
    18d6:	99 0f       	add	r25, r25
    18d8:	99 0b       	sbc	r25, r25
    18da:	80 93 73 05 	sts	0x0573, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    18de:	80 91 8d 03 	lds	r24, 0x038D
    18e2:	90 91 8e 03 	lds	r25, 0x038E
    18e6:	80 93 74 05 	sts	0x0574, r24
				ackPayload[14] = proximityResult[7]>>8;
    18ea:	89 2f       	mov	r24, r25
    18ec:	99 0f       	add	r25, r25
    18ee:	99 0b       	sbc	r25, r25
    18f0:	80 93 75 05 	sts	0x0575, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    18f4:	20 91 03 01 	lds	r18, 0x0103
    18f8:	80 91 03 01 	lds	r24, 0x0103
    18fc:	40 91 03 01 	lds	r20, 0x0103
    1900:	90 e0       	ldi	r25, 0x00	; 0
    1902:	80 72       	andi	r24, 0x20	; 32
    1904:	90 70       	andi	r25, 0x00	; 0
    1906:	75 e0       	ldi	r23, 0x05	; 5
    1908:	95 95       	asr	r25
    190a:	87 95       	ror	r24
    190c:	7a 95       	dec	r23
    190e:	e1 f7       	brne	.-8      	; 0x1908 <handleRFCommands+0x3d2>
    1910:	88 0f       	add	r24, r24
    1912:	99 1f       	adc	r25, r25
    1914:	44 1f       	adc	r20, r20
    1916:	44 27       	eor	r20, r20
    1918:	44 1f       	adc	r20, r20
    191a:	44 0f       	add	r20, r20
    191c:	44 0f       	add	r20, r20
    191e:	48 2b       	or	r20, r24
    1920:	30 e0       	ldi	r19, 0x00	; 0
    1922:	20 71       	andi	r18, 0x10	; 16
    1924:	30 70       	andi	r19, 0x00	; 0
    1926:	54 e0       	ldi	r21, 0x04	; 4
    1928:	35 95       	asr	r19
    192a:	27 95       	ror	r18
    192c:	5a 95       	dec	r21
    192e:	e1 f7       	brne	.-8      	; 0x1928 <handleRFCommands+0x3f2>
    1930:	42 2b       	or	r20, r18
    1932:	40 93 76 05 	sts	0x0576, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    1936:	84 e0       	ldi	r24, 0x04	; 4
    1938:	51 c1       	rjmp	.+674    	; 0x1bdc <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    193a:	80 91 87 03 	lds	r24, 0x0387
    193e:	90 91 88 03 	lds	r25, 0x0388
    1942:	80 93 68 05 	sts	0x0568, r24
				ackPayload[2] = proximityResult[4]>>8;
    1946:	89 2f       	mov	r24, r25
    1948:	99 0f       	add	r25, r25
    194a:	99 0b       	sbc	r25, r25
    194c:	80 93 69 05 	sts	0x0569, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    1950:	80 91 8f 03 	lds	r24, 0x038F
    1954:	90 91 90 03 	lds	r25, 0x0390
    1958:	80 93 6a 05 	sts	0x056A, r24
				ackPayload[4] = proximityResult[8]>>8;
    195c:	89 2f       	mov	r24, r25
    195e:	99 0f       	add	r25, r25
    1960:	99 0b       	sbc	r25, r25
    1962:	80 93 6b 05 	sts	0x056B, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    1966:	80 91 91 03 	lds	r24, 0x0391
    196a:	90 91 92 03 	lds	r25, 0x0392
    196e:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[6] = proximityResult[9]>>8;
    1972:	89 2f       	mov	r24, r25
    1974:	99 0f       	add	r25, r25
    1976:	99 0b       	sbc	r25, r25
    1978:	80 93 6d 05 	sts	0x056D, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    197c:	80 91 93 03 	lds	r24, 0x0393
    1980:	90 91 94 03 	lds	r25, 0x0394
    1984:	80 93 6e 05 	sts	0x056E, r24
				ackPayload[8] = proximityResult[10]>>8;
    1988:	89 2f       	mov	r24, r25
    198a:	99 0f       	add	r25, r25
    198c:	99 0b       	sbc	r25, r25
    198e:	80 93 6f 05 	sts	0x056F, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    1992:	80 91 95 03 	lds	r24, 0x0395
    1996:	90 91 96 03 	lds	r25, 0x0396
    199a:	80 93 70 05 	sts	0x0570, r24
				ackPayload[10] = proximityResult[11]>>8;
    199e:	89 2f       	mov	r24, r25
    19a0:	99 0f       	add	r25, r25
    19a2:	99 0b       	sbc	r25, r25
    19a4:	80 93 71 05 	sts	0x0571, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    19a8:	80 91 3b 05 	lds	r24, 0x053B
    19ac:	90 91 3c 05 	lds	r25, 0x053C
    19b0:	80 93 72 05 	sts	0x0572, r24
				ackPayload[12] = accX>>8;
    19b4:	89 2f       	mov	r24, r25
    19b6:	99 0f       	add	r25, r25
    19b8:	99 0b       	sbc	r25, r25
    19ba:	80 93 73 05 	sts	0x0573, r24
				ackPayload[13] = accY&0xFF;
    19be:	80 91 3d 05 	lds	r24, 0x053D
    19c2:	90 91 3e 05 	lds	r25, 0x053E
    19c6:	80 93 74 05 	sts	0x0574, r24
				ackPayload[14] = accY>>8;
    19ca:	89 2f       	mov	r24, r25
    19cc:	99 0f       	add	r25, r25
    19ce:	99 0b       	sbc	r25, r25
    19d0:	80 93 75 05 	sts	0x0575, r24
				ackPayload[15] = irCommand;
    19d4:	80 91 36 05 	lds	r24, 0x0536
    19d8:	80 93 76 05 	sts	0x0576, r24
				packetId = 5;
    19dc:	85 e0       	ldi	r24, 0x05	; 5
    19de:	fe c0       	rjmp	.+508    	; 0x1bdc <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    19e0:	80 91 4f 03 	lds	r24, 0x034F
    19e4:	90 91 50 03 	lds	r25, 0x0350
    19e8:	80 93 68 05 	sts	0x0568, r24
				ackPayload[2] = proximityValue[0]>>8;
    19ec:	80 91 4f 03 	lds	r24, 0x034F
    19f0:	90 91 50 03 	lds	r25, 0x0350
    19f4:	90 93 69 05 	sts	0x0569, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    19f8:	80 91 53 03 	lds	r24, 0x0353
    19fc:	90 91 54 03 	lds	r25, 0x0354
    1a00:	80 93 6a 05 	sts	0x056A, r24
				ackPayload[4] = proximityValue[2]>>8;
    1a04:	80 91 53 03 	lds	r24, 0x0353
    1a08:	90 91 54 03 	lds	r25, 0x0354
    1a0c:	90 93 6b 05 	sts	0x056B, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1a10:	80 91 57 03 	lds	r24, 0x0357
    1a14:	90 91 58 03 	lds	r25, 0x0358
    1a18:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[6] = proximityValue[4]>>8;
    1a1c:	80 91 57 03 	lds	r24, 0x0357
    1a20:	90 91 58 03 	lds	r25, 0x0358
    1a24:	90 93 6d 05 	sts	0x056D, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1a28:	80 91 5b 03 	lds	r24, 0x035B
    1a2c:	90 91 5c 03 	lds	r25, 0x035C
    1a30:	80 93 6e 05 	sts	0x056E, r24
				ackPayload[8] = proximityValue[6]>>8;
    1a34:	80 91 5b 03 	lds	r24, 0x035B
    1a38:	90 91 5c 03 	lds	r25, 0x035C
    1a3c:	90 93 6f 05 	sts	0x056F, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1a40:	80 91 63 03 	lds	r24, 0x0363
    1a44:	90 91 64 03 	lds	r25, 0x0364
    1a48:	80 93 70 05 	sts	0x0570, r24
				ackPayload[10] = proximityValue[10]>>8;
    1a4c:	80 91 63 03 	lds	r24, 0x0363
    1a50:	90 91 64 03 	lds	r25, 0x0364
    1a54:	90 93 71 05 	sts	0x0571, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1a58:	80 91 67 03 	lds	r24, 0x0367
    1a5c:	90 91 68 03 	lds	r25, 0x0368
    1a60:	80 93 72 05 	sts	0x0572, r24
				ackPayload[12] = proximityValue[12]>>8;
    1a64:	80 91 67 03 	lds	r24, 0x0367
    1a68:	90 91 68 03 	lds	r25, 0x0368
    1a6c:	90 93 73 05 	sts	0x0573, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1a70:	80 91 6b 03 	lds	r24, 0x036B
    1a74:	90 91 6c 03 	lds	r25, 0x036C
    1a78:	80 93 74 05 	sts	0x0574, r24
				ackPayload[14] = proximityValue[14]>>8;
    1a7c:	80 91 6b 03 	lds	r24, 0x036B
    1a80:	90 91 6c 03 	lds	r25, 0x036C
    1a84:	90 93 75 05 	sts	0x0575, r25
				ackPayload[15] = currentSelector;
    1a88:	80 91 5a 05 	lds	r24, 0x055A
    1a8c:	80 93 76 05 	sts	0x0576, r24
				packetId = 6;
    1a90:	86 e0       	ldi	r24, 0x06	; 6
    1a92:	a4 c0       	rjmp	.+328    	; 0x1bdc <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1a94:	80 91 5f 03 	lds	r24, 0x035F
    1a98:	90 91 60 03 	lds	r25, 0x0360
    1a9c:	80 93 68 05 	sts	0x0568, r24
				ackPayload[2] = proximityValue[8]>>8;
    1aa0:	80 91 5f 03 	lds	r24, 0x035F
    1aa4:	90 91 60 03 	lds	r25, 0x0360
    1aa8:	90 93 69 05 	sts	0x0569, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1aac:	80 91 6f 03 	lds	r24, 0x036F
    1ab0:	90 91 70 03 	lds	r25, 0x0370
    1ab4:	80 93 6a 05 	sts	0x056A, r24
				ackPayload[4] = proximityValue[16]>>8;
    1ab8:	80 91 6f 03 	lds	r24, 0x036F
    1abc:	90 91 70 03 	lds	r25, 0x0370
    1ac0:	90 93 6b 05 	sts	0x056B, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1ac4:	80 91 73 03 	lds	r24, 0x0373
    1ac8:	90 91 74 03 	lds	r25, 0x0374
    1acc:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[6] = proximityValue[18]>>8;
    1ad0:	80 91 73 03 	lds	r24, 0x0373
    1ad4:	90 91 74 03 	lds	r25, 0x0374
    1ad8:	90 93 6d 05 	sts	0x056D, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1adc:	80 91 77 03 	lds	r24, 0x0377
    1ae0:	90 91 78 03 	lds	r25, 0x0378
    1ae4:	80 93 6e 05 	sts	0x056E, r24
				ackPayload[8] = proximityValue[20]>>8;
    1ae8:	80 91 77 03 	lds	r24, 0x0377
    1aec:	90 91 78 03 	lds	r25, 0x0378
    1af0:	90 93 6f 05 	sts	0x056F, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1af4:	80 91 7b 03 	lds	r24, 0x037B
    1af8:	90 91 7c 03 	lds	r25, 0x037C
    1afc:	80 93 70 05 	sts	0x0570, r24
				ackPayload[10] = proximityValue[22]>>8;
    1b00:	80 91 7b 03 	lds	r24, 0x037B
    1b04:	90 91 7c 03 	lds	r25, 0x037C
    1b08:	90 93 71 05 	sts	0x0571, r25
				ackPayload[11] = accZ&0xFF;
    1b0c:	80 91 3f 05 	lds	r24, 0x053F
    1b10:	90 91 40 05 	lds	r25, 0x0540
    1b14:	80 93 72 05 	sts	0x0572, r24
				ackPayload[12] = accZ>>8;
    1b18:	89 2f       	mov	r24, r25
    1b1a:	99 0f       	add	r25, r25
    1b1c:	99 0b       	sbc	r25, r25
    1b1e:	80 93 73 05 	sts	0x0573, r24
				ackPayload[13] = batteryLevel&0xFF;
    1b22:	80 91 e3 03 	lds	r24, 0x03E3
    1b26:	90 91 e4 03 	lds	r25, 0x03E4
    1b2a:	80 93 74 05 	sts	0x0574, r24
				ackPayload[14] = batteryLevel>>8;
    1b2e:	90 93 75 05 	sts	0x0575, r25
				ackPayload[15] = 0;
    1b32:	10 92 76 05 	sts	0x0576, r1
				packetId = 7;
    1b36:	87 e0       	ldi	r24, 0x07	; 7
    1b38:	51 c0       	rjmp	.+162    	; 0x1bdc <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1b3a:	80 91 fb 03 	lds	r24, 0x03FB
    1b3e:	90 91 fc 03 	lds	r25, 0x03FC
    1b42:	a0 91 fd 03 	lds	r26, 0x03FD
    1b46:	b0 91 fe 03 	lds	r27, 0x03FE
    1b4a:	80 93 68 05 	sts	0x0568, r24
				ackPayload[2] = leftMotSteps>>8;
    1b4e:	29 2f       	mov	r18, r25
    1b50:	3a 2f       	mov	r19, r26
    1b52:	4b 2f       	mov	r20, r27
    1b54:	55 27       	eor	r21, r21
    1b56:	47 fd       	sbrc	r20, 7
    1b58:	5a 95       	dec	r21
    1b5a:	20 93 69 05 	sts	0x0569, r18
				ackPayload[3] = leftMotSteps>>16;
    1b5e:	9d 01       	movw	r18, r26
    1b60:	55 27       	eor	r21, r21
    1b62:	37 fd       	sbrc	r19, 7
    1b64:	50 95       	com	r21
    1b66:	45 2f       	mov	r20, r21
    1b68:	20 93 6a 05 	sts	0x056A, r18
				ackPayload[4] = leftMotSteps>>24;
    1b6c:	8b 2f       	mov	r24, r27
    1b6e:	bb 27       	eor	r27, r27
    1b70:	87 fd       	sbrc	r24, 7
    1b72:	b0 95       	com	r27
    1b74:	9b 2f       	mov	r25, r27
    1b76:	ab 2f       	mov	r26, r27
    1b78:	80 93 6b 05 	sts	0x056B, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1b7c:	80 91 f7 03 	lds	r24, 0x03F7
    1b80:	90 91 f8 03 	lds	r25, 0x03F8
    1b84:	a0 91 f9 03 	lds	r26, 0x03F9
    1b88:	b0 91 fa 03 	lds	r27, 0x03FA
    1b8c:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[6] = rightMotSteps>>8;
    1b90:	29 2f       	mov	r18, r25
    1b92:	3a 2f       	mov	r19, r26
    1b94:	4b 2f       	mov	r20, r27
    1b96:	55 27       	eor	r21, r21
    1b98:	47 fd       	sbrc	r20, 7
    1b9a:	5a 95       	dec	r21
    1b9c:	20 93 6d 05 	sts	0x056D, r18
				ackPayload[7] = rightMotSteps>>16;
    1ba0:	9d 01       	movw	r18, r26
    1ba2:	55 27       	eor	r21, r21
    1ba4:	37 fd       	sbrc	r19, 7
    1ba6:	50 95       	com	r21
    1ba8:	45 2f       	mov	r20, r21
    1baa:	20 93 6e 05 	sts	0x056E, r18
				ackPayload[8] = rightMotSteps>>24;
    1bae:	8b 2f       	mov	r24, r27
    1bb0:	bb 27       	eor	r27, r27
    1bb2:	87 fd       	sbrc	r24, 7
    1bb4:	b0 95       	com	r27
    1bb6:	9b 2f       	mov	r25, r27
    1bb8:	ab 2f       	mov	r26, r27
    1bba:	80 93 6f 05 	sts	0x056F, r24
				ackPayload[9] = 0;
    1bbe:	10 92 70 05 	sts	0x0570, r1
				ackPayload[10] = 0;
    1bc2:	10 92 71 05 	sts	0x0571, r1
				ackPayload[11] = 0;
    1bc6:	10 92 72 05 	sts	0x0572, r1
				ackPayload[12] = 0;
    1bca:	10 92 73 05 	sts	0x0573, r1
				ackPayload[13] = 0;
    1bce:	10 92 74 05 	sts	0x0574, r1
				ackPayload[14] = 0;
    1bd2:	10 92 75 05 	sts	0x0575, r1
				ackPayload[15] = 0;
    1bd6:	10 92 76 05 	sts	0x0576, r1
				packetId = 3;
    1bda:	83 e0       	ldi	r24, 0x03	; 3
    1bdc:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1be0:	87 e6       	ldi	r24, 0x67	; 103
    1be2:	95 e0       	ldi	r25, 0x05	; 5
    1be4:	60 e1       	ldi	r22, 0x10	; 16
    1be6:	0e 94 83 09 	call	0x1306	; 0x1306 <writeAckPayload>

	}

}
    1bea:	1f 91       	pop	r17
    1bec:	0f 91       	pop	r16
    1bee:	08 95       	ret

00001bf0 <initMotors>:

#include "motors.h"

void initMotors() {
    1bf0:	0f 93       	push	r16
    1bf2:	1f 93       	push	r17
    1bf4:	cf 93       	push	r28
    1bf6:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1bf8:	e0 e9       	ldi	r30, 0x90	; 144
    1bfa:	f0 e0       	ldi	r31, 0x00	; 0
    1bfc:	10 82       	st	Z, r1
	TCCR3B = 0;
    1bfe:	a1 e9       	ldi	r26, 0x91	; 145
    1c00:	b0 e0       	ldi	r27, 0x00	; 0
    1c02:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1c04:	21 e7       	ldi	r18, 0x71	; 113
    1c06:	30 e0       	ldi	r19, 0x00	; 0
    1c08:	e9 01       	movw	r28, r18
    1c0a:	18 82       	st	Y, r1
	TCCR4A = 0;
    1c0c:	40 ea       	ldi	r20, 0xA0	; 160
    1c0e:	50 e0       	ldi	r21, 0x00	; 0
    1c10:	ea 01       	movw	r28, r20
    1c12:	18 82       	st	Y, r1
	TCCR4B = 0;
    1c14:	61 ea       	ldi	r22, 0xA1	; 161
    1c16:	70 e0       	ldi	r23, 0x00	; 0
    1c18:	eb 01       	movw	r28, r22
    1c1a:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1c1c:	02 e7       	ldi	r16, 0x72	; 114
    1c1e:	10 e0       	ldi	r17, 0x00	; 0
    1c20:	e8 01       	movw	r28, r16
    1c22:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1c24:	80 81       	ld	r24, Z
    1c26:	83 68       	ori	r24, 0x83	; 131
    1c28:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1c2a:	80 81       	ld	r24, Z
    1c2c:	83 60       	ori	r24, 0x03	; 3
    1c2e:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c30:	8c 91       	ld	r24, X
    1c32:	8b 60       	ori	r24, 0x0B	; 11
    1c34:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1c36:	80 91 13 04 	lds	r24, 0x0413
    1c3a:	90 91 14 04 	lds	r25, 0x0414
    1c3e:	90 93 99 00 	sts	0x0099, r25
    1c42:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1c46:	10 92 9b 00 	sts	0x009B, r1
    1c4a:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1c4e:	d9 01       	movw	r26, r18
    1c50:	8c 91       	ld	r24, X
    1c52:	81 60       	ori	r24, 0x01	; 1
    1c54:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1c56:	80 81       	ld	r24, Z
    1c58:	8f 75       	andi	r24, 0x5F	; 95
    1c5a:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1c5c:	8e b1       	in	r24, 0x0e	; 14
    1c5e:	87 7e       	andi	r24, 0xE7	; 231
    1c60:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1c62:	ea 01       	movw	r28, r20
    1c64:	88 81       	ld	r24, Y
    1c66:	83 68       	ori	r24, 0x83	; 131
    1c68:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c6a:	fb 01       	movw	r30, r22
    1c6c:	80 81       	ld	r24, Z
    1c6e:	8b 60       	ori	r24, 0x0B	; 11
    1c70:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1c72:	80 91 15 04 	lds	r24, 0x0415
    1c76:	90 91 16 04 	lds	r25, 0x0416
    1c7a:	90 93 a9 00 	sts	0x00A9, r25
    1c7e:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1c82:	10 92 ab 00 	sts	0x00AB, r1
    1c86:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1c8a:	d8 01       	movw	r26, r16
    1c8c:	8c 91       	ld	r24, X
    1c8e:	81 60       	ori	r24, 0x01	; 1
    1c90:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1c92:	88 81       	ld	r24, Y
    1c94:	8f 75       	andi	r24, 0x5F	; 95
    1c96:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1c98:	e2 e0       	ldi	r30, 0x02	; 2
    1c9a:	f1 e0       	ldi	r31, 0x01	; 1
    1c9c:	80 81       	ld	r24, Z
    1c9e:	87 7e       	andi	r24, 0xE7	; 231
    1ca0:	80 83       	st	Z, r24


}
    1ca2:	df 91       	pop	r29
    1ca4:	cf 91       	pop	r28
    1ca6:	1f 91       	pop	r17
    1ca8:	0f 91       	pop	r16
    1caa:	08 95       	ret

00001cac <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1cac:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1cae:	99 27       	eor	r25, r25
    1cb0:	87 fd       	sbrc	r24, 7
    1cb2:	90 95       	com	r25
    1cb4:	97 ff       	sbrs	r25, 7
    1cb6:	03 c0       	rjmp	.+6      	; 0x1cbe <setLeftSpeed+0x12>
    1cb8:	90 95       	com	r25
    1cba:	81 95       	neg	r24
    1cbc:	9f 4f       	sbci	r25, 0xFF	; 255
    1cbe:	90 93 28 04 	sts	0x0428, r25
    1cc2:	80 93 27 04 	sts	0x0427, r24
    1cc6:	9c 01       	movw	r18, r24
    1cc8:	22 0f       	add	r18, r18
    1cca:	33 1f       	adc	r19, r19
    1ccc:	22 0f       	add	r18, r18
    1cce:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1cd0:	47 fd       	sbrc	r20, 7
    1cd2:	05 c0       	rjmp	.+10     	; 0x1cde <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1cd4:	30 93 1a 04 	sts	0x041A, r19
    1cd8:	20 93 19 04 	sts	0x0419, r18
    1cdc:	08 c0       	rjmp	.+16     	; 0x1cee <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1cde:	88 27       	eor	r24, r24
    1ce0:	99 27       	eor	r25, r25
    1ce2:	82 1b       	sub	r24, r18
    1ce4:	93 0b       	sbc	r25, r19
    1ce6:	90 93 1a 04 	sts	0x041A, r25
    1cea:	80 93 19 04 	sts	0x0419, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1cee:	80 91 19 04 	lds	r24, 0x0419
    1cf2:	90 91 1a 04 	lds	r25, 0x041A
    1cf6:	81 50       	subi	r24, 0x01	; 1
    1cf8:	92 40       	sbci	r25, 0x02	; 2
    1cfa:	34 f0       	brlt	.+12     	; 0x1d08 <setLeftSpeed+0x5c>
    1cfc:	80 e0       	ldi	r24, 0x00	; 0
    1cfe:	92 e0       	ldi	r25, 0x02	; 2
    1d00:	90 93 1a 04 	sts	0x041A, r25
    1d04:	80 93 19 04 	sts	0x0419, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1d08:	80 91 19 04 	lds	r24, 0x0419
    1d0c:	90 91 1a 04 	lds	r25, 0x041A
    1d10:	80 50       	subi	r24, 0x00	; 0
    1d12:	9e 4f       	sbci	r25, 0xFE	; 254
    1d14:	34 f4       	brge	.+12     	; 0x1d22 <setLeftSpeed+0x76>
    1d16:	80 e0       	ldi	r24, 0x00	; 0
    1d18:	9e ef       	ldi	r25, 0xFE	; 254
    1d1a:	90 93 1a 04 	sts	0x041A, r25
    1d1e:	80 93 19 04 	sts	0x0419, r24
    1d22:	08 95       	ret

00001d24 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1d24:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1d26:	99 27       	eor	r25, r25
    1d28:	87 fd       	sbrc	r24, 7
    1d2a:	90 95       	com	r25
    1d2c:	97 ff       	sbrs	r25, 7
    1d2e:	03 c0       	rjmp	.+6      	; 0x1d36 <setRightSpeed+0x12>
    1d30:	90 95       	com	r25
    1d32:	81 95       	neg	r24
    1d34:	9f 4f       	sbci	r25, 0xFF	; 255
    1d36:	90 93 2a 04 	sts	0x042A, r25
    1d3a:	80 93 29 04 	sts	0x0429, r24
    1d3e:	9c 01       	movw	r18, r24
    1d40:	22 0f       	add	r18, r18
    1d42:	33 1f       	adc	r19, r19
    1d44:	22 0f       	add	r18, r18
    1d46:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d48:	47 fd       	sbrc	r20, 7
    1d4a:	05 c0       	rjmp	.+10     	; 0x1d56 <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1d4c:	30 93 18 04 	sts	0x0418, r19
    1d50:	20 93 17 04 	sts	0x0417, r18
    1d54:	08 c0       	rjmp	.+16     	; 0x1d66 <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1d56:	88 27       	eor	r24, r24
    1d58:	99 27       	eor	r25, r25
    1d5a:	82 1b       	sub	r24, r18
    1d5c:	93 0b       	sbc	r25, r19
    1d5e:	90 93 18 04 	sts	0x0418, r25
    1d62:	80 93 17 04 	sts	0x0417, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1d66:	80 91 17 04 	lds	r24, 0x0417
    1d6a:	90 91 18 04 	lds	r25, 0x0418
    1d6e:	81 50       	subi	r24, 0x01	; 1
    1d70:	92 40       	sbci	r25, 0x02	; 2
    1d72:	34 f0       	brlt	.+12     	; 0x1d80 <setRightSpeed+0x5c>
    1d74:	80 e0       	ldi	r24, 0x00	; 0
    1d76:	92 e0       	ldi	r25, 0x02	; 2
    1d78:	90 93 18 04 	sts	0x0418, r25
    1d7c:	80 93 17 04 	sts	0x0417, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1d80:	80 91 17 04 	lds	r24, 0x0417
    1d84:	90 91 18 04 	lds	r25, 0x0418
    1d88:	80 50       	subi	r24, 0x00	; 0
    1d8a:	9e 4f       	sbci	r25, 0xFE	; 254
    1d8c:	34 f4       	brge	.+12     	; 0x1d9a <setRightSpeed+0x76>
    1d8e:	80 e0       	ldi	r24, 0x00	; 0
    1d90:	9e ef       	ldi	r25, 0xFE	; 254
    1d92:	90 93 18 04 	sts	0x0418, r25
    1d96:	80 93 17 04 	sts	0x0417, r24
    1d9a:	08 95       	ret

00001d9c <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1d9c:	1f 92       	push	r1
    1d9e:	0f 92       	push	r0
    1da0:	0f b6       	in	r0, 0x3f	; 63
    1da2:	0f 92       	push	r0
    1da4:	11 24       	eor	r1, r1
    1da6:	8f 93       	push	r24
    1da8:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1daa:	80 91 60 05 	lds	r24, 0x0560
    1dae:	88 23       	and	r24, r24
    1db0:	61 f0       	breq	.+24     	; 0x1dca <__vector_45+0x2e>
		pwm_left = 0;
    1db2:	10 92 16 04 	sts	0x0416, r1
    1db6:	10 92 15 04 	sts	0x0415, r1
		OCR4A = 0;
    1dba:	10 92 a9 00 	sts	0x00A9, r1
    1dbe:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1dc2:	10 92 ab 00 	sts	0x00AB, r1
    1dc6:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1dca:	10 92 00 04 	sts	0x0400, r1
    1dce:	10 92 ff 03 	sts	0x03FF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1dd2:	80 91 15 04 	lds	r24, 0x0415
    1dd6:	90 91 16 04 	lds	r25, 0x0416
    1dda:	00 97       	sbiw	r24, 0x00	; 0
    1ddc:	39 f5       	brne	.+78     	; 0x1e2c <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1dde:	80 91 09 04 	lds	r24, 0x0409
    1de2:	90 91 0a 04 	lds	r25, 0x040A
    1de6:	97 fd       	sbrc	r25, 7
    1de8:	05 c0       	rjmp	.+10     	; 0x1df4 <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1dea:	81 e0       	ldi	r24, 0x01	; 1
    1dec:	80 93 4e 03 	sts	0x034E, r24
			currentMotLeftChannel = 14;
    1df0:	8e e0       	ldi	r24, 0x0E	; 14
    1df2:	04 c0       	rjmp	.+8      	; 0x1dfc <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1df4:	81 e0       	ldi	r24, 0x01	; 1
    1df6:	80 93 4e 03 	sts	0x034E, r24
			currentMotLeftChannel = 15;
    1dfa:	8f e0       	ldi	r24, 0x0F	; 15
    1dfc:	80 93 4b 03 	sts	0x034B, r24
		}
		firstSampleLeft = 1;
    1e00:	81 e0       	ldi	r24, 0x01	; 1
    1e02:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1e06:	80 91 a0 00 	lds	r24, 0x00A0
    1e0a:	8f 75       	andi	r24, 0x5F	; 95
    1e0c:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1e10:	80 91 02 01 	lds	r24, 0x0102
    1e14:	87 7e       	andi	r24, 0xE7	; 231
    1e16:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1e1a:	80 91 72 00 	lds	r24, 0x0072
    1e1e:	89 7f       	andi	r24, 0xF9	; 249
    1e20:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1e24:	89 b3       	in	r24, 0x19	; 25
    1e26:	86 60       	ori	r24, 0x06	; 6
    1e28:	89 bb       	out	0x19, r24	; 25
    1e2a:	3e c0       	rjmp	.+124    	; 0x1ea8 <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1e2c:	18 16       	cp	r1, r24
    1e2e:	19 06       	cpc	r1, r25
    1e30:	ec f4       	brge	.+58     	; 0x1e6c <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1e32:	10 92 4e 03 	sts	0x034E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1e36:	8f e0       	ldi	r24, 0x0F	; 15
    1e38:	80 93 4b 03 	sts	0x034B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1e3c:	80 91 a0 00 	lds	r24, 0x00A0
    1e40:	8f 7d       	andi	r24, 0xDF	; 223
    1e42:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1e46:	80 91 72 00 	lds	r24, 0x0072
    1e4a:	8b 7f       	andi	r24, 0xFB	; 251
    1e4c:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1e50:	80 91 02 01 	lds	r24, 0x0102
    1e54:	8f 7e       	andi	r24, 0xEF	; 239
    1e56:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1e5a:	80 91 a0 00 	lds	r24, 0x00A0
    1e5e:	80 68       	ori	r24, 0x80	; 128
    1e60:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1e64:	80 91 72 00 	lds	r24, 0x0072
    1e68:	82 60       	ori	r24, 0x02	; 2
    1e6a:	1c c0       	rjmp	.+56     	; 0x1ea4 <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1e6c:	10 92 4e 03 	sts	0x034E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1e70:	8e e0       	ldi	r24, 0x0E	; 14
    1e72:	80 93 4b 03 	sts	0x034B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1e76:	80 91 a0 00 	lds	r24, 0x00A0
    1e7a:	8f 77       	andi	r24, 0x7F	; 127
    1e7c:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1e80:	80 91 72 00 	lds	r24, 0x0072
    1e84:	8d 7f       	andi	r24, 0xFD	; 253
    1e86:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1e8a:	80 91 02 01 	lds	r24, 0x0102
    1e8e:	87 7f       	andi	r24, 0xF7	; 247
    1e90:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1e94:	80 91 a0 00 	lds	r24, 0x00A0
    1e98:	80 62       	ori	r24, 0x20	; 32
    1e9a:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1e9e:	80 91 72 00 	lds	r24, 0x0072
    1ea2:	84 60       	ori	r24, 0x04	; 4
    1ea4:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1ea8:	9f 91       	pop	r25
    1eaa:	8f 91       	pop	r24
    1eac:	0f 90       	pop	r0
    1eae:	0f be       	out	0x3f, r0	; 63
    1eb0:	0f 90       	pop	r0
    1eb2:	1f 90       	pop	r1
    1eb4:	18 95       	reti

00001eb6 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1eb6:	1f 92       	push	r1
    1eb8:	0f 92       	push	r0
    1eba:	0f b6       	in	r0, 0x3f	; 63
    1ebc:	0f 92       	push	r0
    1ebe:	11 24       	eor	r1, r1
    1ec0:	8f 93       	push	r24
    1ec2:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1ec4:	91 e0       	ldi	r25, 0x01	; 1
    1ec6:	90 93 4e 03 	sts	0x034E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1eca:	8e e0       	ldi	r24, 0x0E	; 14
    1ecc:	80 93 4b 03 	sts	0x034B, r24

	firstSampleLeft = 1;
    1ed0:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1ed4:	9f 91       	pop	r25
    1ed6:	8f 91       	pop	r24
    1ed8:	0f 90       	pop	r0
    1eda:	0f be       	out	0x3f, r0	; 63
    1edc:	0f 90       	pop	r0
    1ede:	1f 90       	pop	r1
    1ee0:	18 95       	reti

00001ee2 <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1ee2:	1f 92       	push	r1
    1ee4:	0f 92       	push	r0
    1ee6:	0f b6       	in	r0, 0x3f	; 63
    1ee8:	0f 92       	push	r0
    1eea:	11 24       	eor	r1, r1
    1eec:	8f 93       	push	r24
    1eee:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1ef0:	91 e0       	ldi	r25, 0x01	; 1
    1ef2:	90 93 4e 03 	sts	0x034E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1ef6:	8f e0       	ldi	r24, 0x0F	; 15
    1ef8:	80 93 4b 03 	sts	0x034B, r24

	firstSampleLeft = 1;
    1efc:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f00:	9f 91       	pop	r25
    1f02:	8f 91       	pop	r24
    1f04:	0f 90       	pop	r0
    1f06:	0f be       	out	0x3f, r0	; 63
    1f08:	0f 90       	pop	r0
    1f0a:	1f 90       	pop	r1
    1f0c:	18 95       	reti

00001f0e <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1f0e:	1f 92       	push	r1
    1f10:	0f 92       	push	r0
    1f12:	0f b6       	in	r0, 0x3f	; 63
    1f14:	0f 92       	push	r0
    1f16:	11 24       	eor	r1, r1
    1f18:	8f 93       	push	r24
    1f1a:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1f1c:	80 91 60 05 	lds	r24, 0x0560
    1f20:	88 23       	and	r24, r24
    1f22:	61 f0       	breq	.+24     	; 0x1f3c <__vector_35+0x2e>
		pwm_right = 0;
    1f24:	10 92 14 04 	sts	0x0414, r1
    1f28:	10 92 13 04 	sts	0x0413, r1
		OCR3A = 0;
    1f2c:	10 92 99 00 	sts	0x0099, r1
    1f30:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1f34:	10 92 9b 00 	sts	0x009B, r1
    1f38:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1f3c:	10 92 02 04 	sts	0x0402, r1
    1f40:	10 92 01 04 	sts	0x0401, r1


	if(pwm_right == 0) {
    1f44:	80 91 13 04 	lds	r24, 0x0413
    1f48:	90 91 14 04 	lds	r25, 0x0414
    1f4c:	00 97       	sbiw	r24, 0x00	; 0
    1f4e:	29 f5       	brne	.+74     	; 0x1f9a <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1f50:	80 91 07 04 	lds	r24, 0x0407
    1f54:	90 91 08 04 	lds	r25, 0x0408
    1f58:	97 fd       	sbrc	r25, 7
    1f5a:	05 c0       	rjmp	.+10     	; 0x1f66 <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1f5c:	81 e0       	ldi	r24, 0x01	; 1
    1f5e:	80 93 4d 03 	sts	0x034D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    1f62:	8c e0       	ldi	r24, 0x0C	; 12
    1f64:	04 c0       	rjmp	.+8      	; 0x1f6e <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    1f66:	81 e0       	ldi	r24, 0x01	; 1
    1f68:	80 93 4d 03 	sts	0x034D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1f6c:	8d e0       	ldi	r24, 0x0D	; 13
    1f6e:	80 93 4c 03 	sts	0x034C, r24
		}
		firstSampleRight = 1;
    1f72:	81 e0       	ldi	r24, 0x01	; 1
    1f74:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1f78:	80 91 90 00 	lds	r24, 0x0090
    1f7c:	8f 75       	andi	r24, 0x5F	; 95
    1f7e:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1f82:	8e b1       	in	r24, 0x0e	; 14
    1f84:	87 7e       	andi	r24, 0xE7	; 231
    1f86:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    1f88:	80 91 71 00 	lds	r24, 0x0071
    1f8c:	89 7f       	andi	r24, 0xF9	; 249
    1f8e:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    1f92:	88 b3       	in	r24, 0x18	; 24
    1f94:	86 60       	ori	r24, 0x06	; 6
    1f96:	88 bb       	out	0x18, r24	; 24
    1f98:	36 c0       	rjmp	.+108    	; 0x2006 <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    1f9a:	18 16       	cp	r1, r24
    1f9c:	19 06       	cpc	r1, r25
    1f9e:	cc f4       	brge	.+50     	; 0x1fd2 <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    1fa0:	10 92 4d 03 	sts	0x034D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    1fa4:	8d e0       	ldi	r24, 0x0D	; 13
    1fa6:	80 93 4c 03 	sts	0x034C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    1faa:	80 91 90 00 	lds	r24, 0x0090
    1fae:	8f 7d       	andi	r24, 0xDF	; 223
    1fb0:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    1fb4:	80 91 71 00 	lds	r24, 0x0071
    1fb8:	8b 7f       	andi	r24, 0xFB	; 251
    1fba:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    1fbe:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    1fc0:	80 91 90 00 	lds	r24, 0x0090
    1fc4:	80 68       	ori	r24, 0x80	; 128
    1fc6:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    1fca:	80 91 71 00 	lds	r24, 0x0071
    1fce:	82 60       	ori	r24, 0x02	; 2
    1fd0:	18 c0       	rjmp	.+48     	; 0x2002 <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    1fd2:	10 92 4d 03 	sts	0x034D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    1fd6:	8c e0       	ldi	r24, 0x0C	; 12
    1fd8:	80 93 4c 03 	sts	0x034C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    1fdc:	80 91 90 00 	lds	r24, 0x0090
    1fe0:	8f 77       	andi	r24, 0x7F	; 127
    1fe2:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    1fe6:	80 91 71 00 	lds	r24, 0x0071
    1fea:	8d 7f       	andi	r24, 0xFD	; 253
    1fec:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    1ff0:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    1ff2:	80 91 90 00 	lds	r24, 0x0090
    1ff6:	80 62       	ori	r24, 0x20	; 32
    1ff8:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    1ffc:	80 91 71 00 	lds	r24, 0x0071
    2000:	84 60       	ori	r24, 0x04	; 4
    2002:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    2006:	9f 91       	pop	r25
    2008:	8f 91       	pop	r24
    200a:	0f 90       	pop	r0
    200c:	0f be       	out	0x3f, r0	; 63
    200e:	0f 90       	pop	r0
    2010:	1f 90       	pop	r1
    2012:	18 95       	reti

00002014 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    2014:	1f 92       	push	r1
    2016:	0f 92       	push	r0
    2018:	0f b6       	in	r0, 0x3f	; 63
    201a:	0f 92       	push	r0
    201c:	11 24       	eor	r1, r1
    201e:	8f 93       	push	r24
    2020:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2022:	91 e0       	ldi	r25, 0x01	; 1
    2024:	90 93 4d 03 	sts	0x034D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    2028:	8c e0       	ldi	r24, 0x0C	; 12
    202a:	80 93 4c 03 	sts	0x034C, r24

	firstSampleRight = 1;
    202e:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    2032:	9f 91       	pop	r25
    2034:	8f 91       	pop	r24
    2036:	0f 90       	pop	r0
    2038:	0f be       	out	0x3f, r0	; 63
    203a:	0f 90       	pop	r0
    203c:	1f 90       	pop	r1
    203e:	18 95       	reti

00002040 <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    2040:	1f 92       	push	r1
    2042:	0f 92       	push	r0
    2044:	0f b6       	in	r0, 0x3f	; 63
    2046:	0f 92       	push	r0
    2048:	11 24       	eor	r1, r1
    204a:	8f 93       	push	r24
    204c:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    204e:	91 e0       	ldi	r25, 0x01	; 1
    2050:	90 93 4d 03 	sts	0x034D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    2054:	8d e0       	ldi	r24, 0x0D	; 13
    2056:	80 93 4c 03 	sts	0x034C, r24

	firstSampleRight = 1;
    205a:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    205e:	9f 91       	pop	r25
    2060:	8f 91       	pop	r24
    2062:	0f 90       	pop	r0
    2064:	0f be       	out	0x3f, r0	; 63
    2066:	0f 90       	pop	r0
    2068:	1f 90       	pop	r1
    206a:	18 95       	reti

0000206c <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    206c:	80 91 07 02 	lds	r24, 0x0207
    2070:	88 23       	and	r24, r24
    2072:	09 f4       	brne	.+2      	; 0x2076 <handleMotorsWithNoController+0xa>
    2074:	41 c0       	rjmp	.+130    	; 0x20f8 <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    2076:	80 91 0b 04 	lds	r24, 0x040B
    207a:	90 91 0c 04 	lds	r25, 0x040C
    207e:	96 95       	lsr	r25
    2080:	87 95       	ror	r24
    2082:	96 95       	lsr	r25
    2084:	87 95       	ror	r24
    2086:	90 93 10 04 	sts	0x0410, r25
    208a:	80 93 0f 04 	sts	0x040F, r24
		compute_left_vel = 0;
    208e:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2092:	10 92 0c 04 	sts	0x040C, r1
    2096:	10 92 0b 04 	sts	0x040B, r1

		if(pwm_left_desired >= 0) {
    209a:	20 91 19 04 	lds	r18, 0x0419
    209e:	30 91 1a 04 	lds	r19, 0x041A
    20a2:	fc 01       	movw	r30, r24
    20a4:	63 e0       	ldi	r22, 0x03	; 3
    20a6:	f5 95       	asr	r31
    20a8:	e7 95       	ror	r30
    20aa:	6a 95       	dec	r22
    20ac:	e1 f7       	brne	.-8      	; 0x20a6 <handleMotorsWithNoController+0x3a>
    20ae:	40 91 fb 03 	lds	r20, 0x03FB
    20b2:	50 91 fc 03 	lds	r21, 0x03FC
    20b6:	60 91 fd 03 	lds	r22, 0x03FD
    20ba:	70 91 fe 03 	lds	r23, 0x03FE
    20be:	37 fd       	sbrc	r19, 7
    20c0:	0a c0       	rjmp	.+20     	; 0x20d6 <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    20c2:	cf 01       	movw	r24, r30
    20c4:	aa 27       	eor	r26, r26
    20c6:	97 fd       	sbrc	r25, 7
    20c8:	a0 95       	com	r26
    20ca:	ba 2f       	mov	r27, r26
    20cc:	48 0f       	add	r20, r24
    20ce:	59 1f       	adc	r21, r25
    20d0:	6a 1f       	adc	r22, r26
    20d2:	7b 1f       	adc	r23, r27
    20d4:	09 c0       	rjmp	.+18     	; 0x20e8 <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    20d6:	cf 01       	movw	r24, r30
    20d8:	aa 27       	eor	r26, r26
    20da:	97 fd       	sbrc	r25, 7
    20dc:	a0 95       	com	r26
    20de:	ba 2f       	mov	r27, r26
    20e0:	48 1b       	sub	r20, r24
    20e2:	59 0b       	sbc	r21, r25
    20e4:	6a 0b       	sbc	r22, r26
    20e6:	7b 0b       	sbc	r23, r27
    20e8:	40 93 fb 03 	sts	0x03FB, r20
    20ec:	50 93 fc 03 	sts	0x03FC, r21
    20f0:	60 93 fd 03 	sts	0x03FD, r22
    20f4:	70 93 fe 03 	sts	0x03FE, r23
		}
	}

	if(compute_right_vel) {
    20f8:	80 91 08 02 	lds	r24, 0x0208
    20fc:	88 23       	and	r24, r24
    20fe:	09 f4       	brne	.+2      	; 0x2102 <handleMotorsWithNoController+0x96>
    2100:	41 c0       	rjmp	.+130    	; 0x2184 <handleMotorsWithNoController+0x118>
		last_right_vel = right_vel_sum>>2;
    2102:	80 91 0d 04 	lds	r24, 0x040D
    2106:	90 91 0e 04 	lds	r25, 0x040E
    210a:	96 95       	lsr	r25
    210c:	87 95       	ror	r24
    210e:	96 95       	lsr	r25
    2110:	87 95       	ror	r24
    2112:	90 93 12 04 	sts	0x0412, r25
    2116:	80 93 11 04 	sts	0x0411, r24
		compute_right_vel = 0;
    211a:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    211e:	10 92 0e 04 	sts	0x040E, r1
    2122:	10 92 0d 04 	sts	0x040D, r1

		if(pwm_right_desired >= 0) {
    2126:	20 91 17 04 	lds	r18, 0x0417
    212a:	30 91 18 04 	lds	r19, 0x0418
    212e:	fc 01       	movw	r30, r24
    2130:	43 e0       	ldi	r20, 0x03	; 3
    2132:	f5 95       	asr	r31
    2134:	e7 95       	ror	r30
    2136:	4a 95       	dec	r20
    2138:	e1 f7       	brne	.-8      	; 0x2132 <handleMotorsWithNoController+0xc6>
    213a:	40 91 f7 03 	lds	r20, 0x03F7
    213e:	50 91 f8 03 	lds	r21, 0x03F8
    2142:	60 91 f9 03 	lds	r22, 0x03F9
    2146:	70 91 fa 03 	lds	r23, 0x03FA
    214a:	37 fd       	sbrc	r19, 7
    214c:	0a c0       	rjmp	.+20     	; 0x2162 <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    214e:	cf 01       	movw	r24, r30
    2150:	aa 27       	eor	r26, r26
    2152:	97 fd       	sbrc	r25, 7
    2154:	a0 95       	com	r26
    2156:	ba 2f       	mov	r27, r26
    2158:	48 0f       	add	r20, r24
    215a:	59 1f       	adc	r21, r25
    215c:	6a 1f       	adc	r22, r26
    215e:	7b 1f       	adc	r23, r27
    2160:	09 c0       	rjmp	.+18     	; 0x2174 <handleMotorsWithNoController+0x108>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    2162:	cf 01       	movw	r24, r30
    2164:	aa 27       	eor	r26, r26
    2166:	97 fd       	sbrc	r25, 7
    2168:	a0 95       	com	r26
    216a:	ba 2f       	mov	r27, r26
    216c:	48 1b       	sub	r20, r24
    216e:	59 0b       	sbc	r21, r25
    2170:	6a 0b       	sbc	r22, r26
    2172:	7b 0b       	sbc	r23, r27
    2174:	40 93 f7 03 	sts	0x03F7, r20
    2178:	50 93 f8 03 	sts	0x03F8, r21
    217c:	60 93 f9 03 	sts	0x03F9, r22
    2180:	70 93 fa 03 	sts	0x03FA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    2184:	80 91 17 04 	lds	r24, 0x0417
    2188:	90 91 18 04 	lds	r25, 0x0418
    218c:	90 93 24 04 	sts	0x0424, r25
    2190:	80 93 23 04 	sts	0x0423, r24
	pwm_left_working = pwm_left_desired;
    2194:	80 91 19 04 	lds	r24, 0x0419
    2198:	90 91 1a 04 	lds	r25, 0x041A
    219c:	90 93 26 04 	sts	0x0426, r25
    21a0:	80 93 25 04 	sts	0x0425, r24
	if(obstacleAvoidanceEnabled) {
    21a4:	80 91 5e 05 	lds	r24, 0x055E
    21a8:	88 23       	and	r24, r24
    21aa:	31 f0       	breq	.+12     	; 0x21b8 <handleMotorsWithNoController+0x14c>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    21ac:	85 e2       	ldi	r24, 0x25	; 37
    21ae:	94 e0       	ldi	r25, 0x04	; 4
    21b0:	63 e2       	ldi	r22, 0x23	; 35
    21b2:	74 e0       	ldi	r23, 0x04	; 4
    21b4:	0e 94 af 03 	call	0x75e	; 0x75e <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    21b8:	40 91 25 04 	lds	r20, 0x0425
    21bc:	50 91 26 04 	lds	r21, 0x0426
    21c0:	50 93 0a 04 	sts	0x040A, r21
    21c4:	40 93 09 04 	sts	0x0409, r20
	pwm_right_desired_to_control = pwm_right_working;
    21c8:	20 91 23 04 	lds	r18, 0x0423
    21cc:	30 91 24 04 	lds	r19, 0x0424
    21d0:	30 93 08 04 	sts	0x0408, r19
    21d4:	20 93 07 04 	sts	0x0407, r18

	pwm_left = pwm_left_working;
    21d8:	50 93 16 04 	sts	0x0416, r21
    21dc:	40 93 15 04 	sts	0x0415, r20
	pwm_right = pwm_right_working;
    21e0:	30 93 14 04 	sts	0x0414, r19
    21e4:	20 93 13 04 	sts	0x0413, r18

	if(pwm_right > 0) {
    21e8:	12 16       	cp	r1, r18
    21ea:	13 06       	cpc	r1, r19
    21ec:	2c f4       	brge	.+10     	; 0x21f8 <handleMotorsWithNoController+0x18c>
		OCR3A = (unsigned int)pwm_right;
    21ee:	30 93 99 00 	sts	0x0099, r19
    21f2:	20 93 98 00 	sts	0x0098, r18
    21f6:	14 c0       	rjmp	.+40     	; 0x2220 <__stack+0x21>
	} else if(pwm_right < 0) {
    21f8:	21 15       	cp	r18, r1
    21fa:	31 05       	cpc	r19, r1
    21fc:	49 f0       	breq	.+18     	; 0x2210 <__stack+0x11>
		OCR3B = (unsigned int)(-pwm_right);
    21fe:	88 27       	eor	r24, r24
    2200:	99 27       	eor	r25, r25
    2202:	82 1b       	sub	r24, r18
    2204:	93 0b       	sbc	r25, r19
    2206:	90 93 9b 00 	sts	0x009B, r25
    220a:	80 93 9a 00 	sts	0x009A, r24
    220e:	08 c0       	rjmp	.+16     	; 0x2220 <__stack+0x21>
	} else {
		OCR3A = 0;
    2210:	10 92 99 00 	sts	0x0099, r1
    2214:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    2218:	10 92 9b 00 	sts	0x009B, r1
    221c:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    2220:	14 16       	cp	r1, r20
    2222:	15 06       	cpc	r1, r21
    2224:	2c f4       	brge	.+10     	; 0x2230 <__stack+0x31>
		OCR4A = (unsigned int)pwm_left;
    2226:	50 93 a9 00 	sts	0x00A9, r21
    222a:	40 93 a8 00 	sts	0x00A8, r20
    222e:	08 95       	ret
	} else if(pwm_left < 0) {
    2230:	41 15       	cp	r20, r1
    2232:	51 05       	cpc	r21, r1
    2234:	49 f0       	breq	.+18     	; 0x2248 <__stack+0x49>
		OCR4B =(unsigned int)( -pwm_left);
    2236:	88 27       	eor	r24, r24
    2238:	99 27       	eor	r25, r25
    223a:	84 1b       	sub	r24, r20
    223c:	95 0b       	sbc	r25, r21
    223e:	90 93 ab 00 	sts	0x00AB, r25
    2242:	80 93 aa 00 	sts	0x00AA, r24
    2246:	08 95       	ret
	} else {
		OCR4A = 0;
    2248:	10 92 a9 00 	sts	0x00A9, r1
    224c:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    2250:	10 92 ab 00 	sts	0x00AB, r1
    2254:	10 92 aa 00 	sts	0x00AA, r1
    2258:	08 95       	ret

0000225a <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    225a:	80 91 19 04 	lds	r24, 0x0419
    225e:	90 91 1a 04 	lds	r25, 0x041A
    2262:	90 93 26 04 	sts	0x0426, r25
    2266:	80 93 25 04 	sts	0x0425, r24
	pwm_right_working = pwm_right_desired;
    226a:	80 91 17 04 	lds	r24, 0x0417
    226e:	90 91 18 04 	lds	r25, 0x0418
    2272:	90 93 24 04 	sts	0x0424, r25
    2276:	80 93 23 04 	sts	0x0423, r24
	if(obstacleAvoidanceEnabled) {
    227a:	80 91 5e 05 	lds	r24, 0x055E
    227e:	88 23       	and	r24, r24
    2280:	31 f0       	breq	.+12     	; 0x228e <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    2282:	85 e2       	ldi	r24, 0x25	; 37
    2284:	94 e0       	ldi	r25, 0x04	; 4
    2286:	63 e2       	ldi	r22, 0x23	; 35
    2288:	74 e0       	ldi	r23, 0x04	; 4
    228a:	0e 94 af 03 	call	0x75e	; 0x75e <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    228e:	e0 91 25 04 	lds	r30, 0x0425
    2292:	f0 91 26 04 	lds	r31, 0x0426
    2296:	f0 93 0a 04 	sts	0x040A, r31
    229a:	e0 93 09 04 	sts	0x0409, r30
	pwm_right_desired_to_control = pwm_right_working;
    229e:	80 91 23 04 	lds	r24, 0x0423
    22a2:	90 91 24 04 	lds	r25, 0x0424
    22a6:	90 93 08 04 	sts	0x0408, r25
    22aa:	80 93 07 04 	sts	0x0407, r24

	if(compute_left_vel) {
    22ae:	80 91 07 02 	lds	r24, 0x0207
    22b2:	88 23       	and	r24, r24
    22b4:	09 f4       	brne	.+2      	; 0x22b8 <handleMotorsWithSpeedController+0x5e>
    22b6:	6e c0       	rjmp	.+220    	; 0x2394 <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    22b8:	80 91 0b 04 	lds	r24, 0x040B
    22bc:	90 91 0c 04 	lds	r25, 0x040C
    22c0:	96 95       	lsr	r25
    22c2:	87 95       	ror	r24
    22c4:	96 95       	lsr	r25
    22c6:	87 95       	ror	r24
    22c8:	90 93 10 04 	sts	0x0410, r25
    22cc:	80 93 0f 04 	sts	0x040F, r24
		compute_left_vel = 0;
    22d0:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    22d4:	10 92 0c 04 	sts	0x040C, r1
    22d8:	10 92 0b 04 	sts	0x040B, r1
    22dc:	bc 01       	movw	r22, r24
    22de:	83 e0       	ldi	r24, 0x03	; 3
    22e0:	75 95       	asr	r23
    22e2:	67 95       	ror	r22
    22e4:	8a 95       	dec	r24
    22e6:	e1 f7       	brne	.-8      	; 0x22e0 <handleMotorsWithSpeedController+0x86>
    22e8:	20 91 fb 03 	lds	r18, 0x03FB
    22ec:	30 91 fc 03 	lds	r19, 0x03FC
    22f0:	40 91 fd 03 	lds	r20, 0x03FD
    22f4:	50 91 fe 03 	lds	r21, 0x03FE

		if(pwm_left_desired_to_control >= 0) {
    22f8:	f7 fd       	sbrc	r31, 7
    22fa:	0a c0       	rjmp	.+20     	; 0x2310 <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    22fc:	cb 01       	movw	r24, r22
    22fe:	aa 27       	eor	r26, r26
    2300:	97 fd       	sbrc	r25, 7
    2302:	a0 95       	com	r26
    2304:	ba 2f       	mov	r27, r26
    2306:	28 0f       	add	r18, r24
    2308:	39 1f       	adc	r19, r25
    230a:	4a 1f       	adc	r20, r26
    230c:	5b 1f       	adc	r21, r27
    230e:	09 c0       	rjmp	.+18     	; 0x2322 <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2310:	cb 01       	movw	r24, r22
    2312:	aa 27       	eor	r26, r26
    2314:	97 fd       	sbrc	r25, 7
    2316:	a0 95       	com	r26
    2318:	ba 2f       	mov	r27, r26
    231a:	28 1b       	sub	r18, r24
    231c:	39 0b       	sbc	r19, r25
    231e:	4a 0b       	sbc	r20, r26
    2320:	5b 0b       	sbc	r21, r27
    2322:	20 93 fb 03 	sts	0x03FB, r18
    2326:	30 93 fc 03 	sts	0x03FC, r19
    232a:	40 93 fd 03 	sts	0x03FD, r20
    232e:	50 93 fe 03 	sts	0x03FE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    2332:	80 91 16 02 	lds	r24, 0x0216
    2336:	81 30       	cpi	r24, 0x01	; 1
    2338:	29 f4       	brne	.+10     	; 0x2344 <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    233a:	85 e2       	ldi	r24, 0x25	; 37
    233c:	94 e0       	ldi	r25, 0x04	; 4
    233e:	0e 94 0a 1a 	call	0x3414	; 0x3414 <start_horizontal_speed_control_left>
    2342:	04 c0       	rjmp	.+8      	; 0x234c <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    2344:	85 e2       	ldi	r24, 0x25	; 37
    2346:	94 e0       	ldi	r25, 0x04	; 4
    2348:	0e 94 02 17 	call	0x2e04	; 0x2e04 <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    234c:	20 91 25 04 	lds	r18, 0x0425
    2350:	30 91 26 04 	lds	r19, 0x0426
    2354:	30 93 16 04 	sts	0x0416, r19
    2358:	20 93 15 04 	sts	0x0415, r18

		if(pwm_left > 0) {
    235c:	12 16       	cp	r1, r18
    235e:	13 06       	cpc	r1, r19
    2360:	2c f4       	brge	.+10     	; 0x236c <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    2362:	30 93 a9 00 	sts	0x00A9, r19
    2366:	20 93 a8 00 	sts	0x00A8, r18
    236a:	14 c0       	rjmp	.+40     	; 0x2394 <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    236c:	21 15       	cp	r18, r1
    236e:	31 05       	cpc	r19, r1
    2370:	49 f0       	breq	.+18     	; 0x2384 <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    2372:	88 27       	eor	r24, r24
    2374:	99 27       	eor	r25, r25
    2376:	82 1b       	sub	r24, r18
    2378:	93 0b       	sbc	r25, r19
    237a:	90 93 ab 00 	sts	0x00AB, r25
    237e:	80 93 aa 00 	sts	0x00AA, r24
    2382:	08 c0       	rjmp	.+16     	; 0x2394 <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    2384:	10 92 a9 00 	sts	0x00A9, r1
    2388:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    238c:	10 92 ab 00 	sts	0x00AB, r1
    2390:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    2394:	80 91 08 02 	lds	r24, 0x0208
    2398:	88 23       	and	r24, r24
    239a:	09 f4       	brne	.+2      	; 0x239e <handleMotorsWithSpeedController+0x144>
    239c:	72 c0       	rjmp	.+228    	; 0x2482 <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    239e:	80 91 0d 04 	lds	r24, 0x040D
    23a2:	90 91 0e 04 	lds	r25, 0x040E
    23a6:	96 95       	lsr	r25
    23a8:	87 95       	ror	r24
    23aa:	96 95       	lsr	r25
    23ac:	87 95       	ror	r24
    23ae:	90 93 12 04 	sts	0x0412, r25
    23b2:	80 93 11 04 	sts	0x0411, r24
		compute_right_vel = 0;
    23b6:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    23ba:	10 92 0e 04 	sts	0x040E, r1
    23be:	10 92 0d 04 	sts	0x040D, r1

		if(pwm_right_desired_to_control >= 0) {
    23c2:	20 91 07 04 	lds	r18, 0x0407
    23c6:	30 91 08 04 	lds	r19, 0x0408
    23ca:	fc 01       	movw	r30, r24
    23cc:	a3 e0       	ldi	r26, 0x03	; 3
    23ce:	f5 95       	asr	r31
    23d0:	e7 95       	ror	r30
    23d2:	aa 95       	dec	r26
    23d4:	e1 f7       	brne	.-8      	; 0x23ce <handleMotorsWithSpeedController+0x174>
    23d6:	40 91 f7 03 	lds	r20, 0x03F7
    23da:	50 91 f8 03 	lds	r21, 0x03F8
    23de:	60 91 f9 03 	lds	r22, 0x03F9
    23e2:	70 91 fa 03 	lds	r23, 0x03FA
    23e6:	37 fd       	sbrc	r19, 7
    23e8:	0a c0       	rjmp	.+20     	; 0x23fe <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    23ea:	cf 01       	movw	r24, r30
    23ec:	aa 27       	eor	r26, r26
    23ee:	97 fd       	sbrc	r25, 7
    23f0:	a0 95       	com	r26
    23f2:	ba 2f       	mov	r27, r26
    23f4:	48 0f       	add	r20, r24
    23f6:	59 1f       	adc	r21, r25
    23f8:	6a 1f       	adc	r22, r26
    23fa:	7b 1f       	adc	r23, r27
    23fc:	09 c0       	rjmp	.+18     	; 0x2410 <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    23fe:	cf 01       	movw	r24, r30
    2400:	aa 27       	eor	r26, r26
    2402:	97 fd       	sbrc	r25, 7
    2404:	a0 95       	com	r26
    2406:	ba 2f       	mov	r27, r26
    2408:	48 1b       	sub	r20, r24
    240a:	59 0b       	sbc	r21, r25
    240c:	6a 0b       	sbc	r22, r26
    240e:	7b 0b       	sbc	r23, r27
    2410:	40 93 f7 03 	sts	0x03F7, r20
    2414:	50 93 f8 03 	sts	0x03F8, r21
    2418:	60 93 f9 03 	sts	0x03F9, r22
    241c:	70 93 fa 03 	sts	0x03FA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    2420:	80 91 16 02 	lds	r24, 0x0216
    2424:	81 30       	cpi	r24, 0x01	; 1
    2426:	29 f4       	brne	.+10     	; 0x2432 <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    2428:	83 e2       	ldi	r24, 0x23	; 35
    242a:	94 e0       	ldi	r25, 0x04	; 4
    242c:	0e 94 38 19 	call	0x3270	; 0x3270 <start_horizontal_speed_control_right>
    2430:	04 c0       	rjmp	.+8      	; 0x243a <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    2432:	83 e2       	ldi	r24, 0x23	; 35
    2434:	94 e0       	ldi	r25, 0x04	; 4
    2436:	0e 94 1d 18 	call	0x303a	; 0x303a <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    243a:	20 91 23 04 	lds	r18, 0x0423
    243e:	30 91 24 04 	lds	r19, 0x0424
    2442:	30 93 14 04 	sts	0x0414, r19
    2446:	20 93 13 04 	sts	0x0413, r18

		if(pwm_right > 0) {
    244a:	12 16       	cp	r1, r18
    244c:	13 06       	cpc	r1, r19
    244e:	2c f4       	brge	.+10     	; 0x245a <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    2450:	30 93 99 00 	sts	0x0099, r19
    2454:	20 93 98 00 	sts	0x0098, r18
    2458:	08 95       	ret
		} else if(pwm_right < 0) {
    245a:	21 15       	cp	r18, r1
    245c:	31 05       	cpc	r19, r1
    245e:	49 f0       	breq	.+18     	; 0x2472 <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    2460:	88 27       	eor	r24, r24
    2462:	99 27       	eor	r25, r25
    2464:	82 1b       	sub	r24, r18
    2466:	93 0b       	sbc	r25, r19
    2468:	90 93 9b 00 	sts	0x009B, r25
    246c:	80 93 9a 00 	sts	0x009A, r24
    2470:	08 95       	ret
		} else {
			OCR3A = 0;
    2472:	10 92 99 00 	sts	0x0099, r1
    2476:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    247a:	10 92 9b 00 	sts	0x009B, r1
    247e:	10 92 9a 00 	sts	0x009A, r1
    2482:	08 95       	ret

00002484 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    2484:	85 b7       	in	r24, 0x35	; 53
    2486:	80 61       	ori	r24, 0x10	; 16
    2488:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    248a:	9f ef       	ldi	r25, 0xFF	; 255
    248c:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    248e:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    2490:	87 ef       	ldi	r24, 0xF7	; 247
    2492:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    2494:	80 ee       	ldi	r24, 0xE0	; 224
    2496:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    2498:	80 ef       	ldi	r24, 0xF0	; 240
    249a:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    249c:	80 eb       	ldi	r24, 0xB0	; 176
    249e:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    24a0:	8c ef       	ldi	r24, 0xFC	; 252
    24a2:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    24a4:	83 e0       	ldi	r24, 0x03	; 3
    24a6:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    24a8:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    24aa:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    24ac:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    24ae:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    24b0:	90 91 5d 05 	lds	r25, 0x055D
    24b4:	99 23       	and	r25, r25
    24b6:	11 f0       	breq	.+4      	; 0x24bc <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    24b8:	91 30       	cpi	r25, 0x01	; 1
    24ba:	11 f4       	brne	.+4      	; 0x24c0 <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    24bc:	14 ba       	out	0x14, r1	; 20
    24be:	04 c0       	rjmp	.+8      	; 0x24c8 <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    24c0:	92 30       	cpi	r25, 0x02	; 2
    24c2:	11 f4       	brne	.+4      	; 0x24c8 <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    24c4:	88 e0       	ldi	r24, 0x08	; 8
    24c6:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    24c8:	8f ef       	ldi	r24, 0xFF	; 255
    24ca:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    24ce:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    24d2:	8f e0       	ldi	r24, 0x0F	; 15
    24d4:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    24d8:	99 23       	and	r25, r25
    24da:	29 f4       	brne	.+10     	; 0x24e6 <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    24dc:	80 91 05 01 	lds	r24, 0x0105
    24e0:	10 92 05 01 	sts	0x0105, r1
    24e4:	06 c0       	rjmp	.+12     	; 0x24f2 <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    24e6:	91 30       	cpi	r25, 0x01	; 1
    24e8:	11 f0       	breq	.+4      	; 0x24ee <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    24ea:	92 30       	cpi	r25, 0x02	; 2
    24ec:	11 f4       	brne	.+4      	; 0x24f2 <initPortsIO+0x6e>
		PORTJ = 0x0F;
    24ee:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    24f2:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    24f6:	8f ef       	ldi	r24, 0xFF	; 255
    24f8:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    24fc:	99 23       	and	r25, r25
    24fe:	11 f0       	breq	.+4      	; 0x2504 <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    2500:	91 30       	cpi	r25, 0x01	; 1
    2502:	19 f4       	brne	.+6      	; 0x250a <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    2504:	10 92 0b 01 	sts	0x010B, r1
    2508:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    250a:	92 30       	cpi	r25, 0x02	; 2
    250c:	19 f4       	brne	.+6      	; 0x2514 <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    250e:	87 ef       	ldi	r24, 0xF7	; 247
    2510:	80 93 0b 01 	sts	0x010B, r24
    2514:	08 95       	ret

00002516 <computeAngle>:

	}

}

void computeAngle() {
    2516:	ef 92       	push	r14
    2518:	ff 92       	push	r15
    251a:	0f 93       	push	r16
    251c:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    251e:	80 91 3f 05 	lds	r24, 0x053F
    2522:	90 91 40 05 	lds	r25, 0x0540
    2526:	97 ff       	sbrs	r25, 7
    2528:	03 c0       	rjmp	.+6      	; 0x2530 <computeAngle+0x1a>
    252a:	90 95       	com	r25
    252c:	81 95       	neg	r24
    252e:	9f 4f       	sbci	r25, 0xFF	; 255
    2530:	40 97       	sbiw	r24, 0x10	; 16
    2532:	20 f4       	brcc	.+8      	; 0x253c <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    2534:	81 e0       	ldi	r24, 0x01	; 1
    2536:	80 93 15 02 	sts	0x0215, r24
    253a:	02 c0       	rjmp	.+4      	; 0x2540 <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    253c:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    2540:	80 91 14 02 	lds	r24, 0x0214
    2544:	90 91 15 02 	lds	r25, 0x0215
    2548:	89 17       	cp	r24, r25
    254a:	61 f4       	brne	.+24     	; 0x2564 <computeAngle+0x4e>
		timesInSamePos++;
    254c:	80 91 4f 05 	lds	r24, 0x054F
    2550:	8f 5f       	subi	r24, 0xFF	; 255
    2552:	80 93 4f 05 	sts	0x054F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    2556:	85 30       	cpi	r24, 0x05	; 5
    2558:	38 f0       	brcs	.+14     	; 0x2568 <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    255a:	10 92 4f 05 	sts	0x054F, r1
			robotPosition = currPosition;
    255e:	90 93 16 02 	sts	0x0216, r25
    2562:	02 c0       	rjmp	.+4      	; 0x2568 <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    2564:	10 92 4f 05 	sts	0x054F, r1
	}
	prevPosition = currPosition;
    2568:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    256c:	60 91 3b 05 	lds	r22, 0x053B
    2570:	70 91 3c 05 	lds	r23, 0x053C
    2574:	88 27       	eor	r24, r24
    2576:	77 fd       	sbrc	r23, 7
    2578:	80 95       	com	r24
    257a:	98 2f       	mov	r25, r24
    257c:	0e 94 3a 1f 	call	0x3e74	; 0x3e74 <__floatsisf>
    2580:	7b 01       	movw	r14, r22
    2582:	8c 01       	movw	r16, r24
    2584:	60 91 3d 05 	lds	r22, 0x053D
    2588:	70 91 3e 05 	lds	r23, 0x053E
    258c:	88 27       	eor	r24, r24
    258e:	77 fd       	sbrc	r23, 7
    2590:	80 95       	com	r24
    2592:	98 2f       	mov	r25, r24
    2594:	0e 94 3a 1f 	call	0x3e74	; 0x3e74 <__floatsisf>
    2598:	9b 01       	movw	r18, r22
    259a:	ac 01       	movw	r20, r24
    259c:	c8 01       	movw	r24, r16
    259e:	b7 01       	movw	r22, r14
    25a0:	0e 94 7f 22 	call	0x44fe	; 0x44fe <atan2>
    25a4:	21 ee       	ldi	r18, 0xE1	; 225
    25a6:	3e e2       	ldi	r19, 0x2E	; 46
    25a8:	45 e6       	ldi	r20, 0x65	; 101
    25aa:	52 e4       	ldi	r21, 0x42	; 66
    25ac:	0e 94 40 1e 	call	0x3c80	; 0x3c80 <__mulsf3>
    25b0:	0e 94 98 1f 	call	0x3f30	; 0x3f30 <__fixsfsi>
    25b4:	cb 01       	movw	r24, r22
    25b6:	70 93 4e 05 	sts	0x054E, r23
    25ba:	60 93 4d 05 	sts	0x054D, r22

	if(currentAngle < 0) {
    25be:	77 ff       	sbrs	r23, 7
    25c0:	06 c0       	rjmp	.+12     	; 0x25ce <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    25c2:	88 59       	subi	r24, 0x98	; 152
    25c4:	9e 4f       	sbci	r25, 0xFE	; 254
    25c6:	90 93 4e 05 	sts	0x054E, r25
    25ca:	80 93 4d 05 	sts	0x054D, r24
	}

}
    25ce:	1f 91       	pop	r17
    25d0:	0f 91       	pop	r16
    25d2:	ff 90       	pop	r15
    25d4:	ef 90       	pop	r14
    25d6:	08 95       	ret

000025d8 <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    25d8:	80 91 3a 05 	lds	r24, 0x053A
    25dc:	88 23       	and	r24, r24
    25de:	09 f0       	breq	.+2      	; 0x25e2 <readAccelXYZ_2+0xa>
    25e0:	70 c0       	rjmp	.+224    	; 0x26c2 <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    25e2:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    25e6:	80 93 52 05 	sts	0x0552, r24
    25ea:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    25ee:	80 93 53 05 	sts	0x0553, r24
    25f2:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    25f6:	80 93 54 05 	sts	0x0554, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    25fa:	0e 94 c1 1b 	call	0x3782	; 0x3782 <i2c_readNak>
    25fe:	80 93 55 05 	sts	0x0555, r24
		i2c_stop();													// set stop conditon = release bus
    2602:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2606:	80 91 8e 05 	lds	r24, 0x058E
    260a:	40 91 53 05 	lds	r20, 0x0553
    260e:	70 91 52 05 	lds	r23, 0x0552
    2612:	50 91 55 05 	lds	r21, 0x0555
    2616:	60 91 54 05 	lds	r22, 0x0554
    261a:	88 23       	and	r24, r24
    261c:	19 f1       	breq	.+70     	; 0x2664 <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    261e:	80 91 51 05 	lds	r24, 0x0551
    2622:	99 27       	eor	r25, r25
    2624:	87 fd       	sbrc	r24, 7
    2626:	90 95       	com	r25
    2628:	98 2f       	mov	r25, r24
    262a:	88 27       	eor	r24, r24
    262c:	20 91 50 05 	lds	r18, 0x0550
    2630:	33 27       	eor	r19, r19
    2632:	27 fd       	sbrc	r18, 7
    2634:	30 95       	com	r19
    2636:	82 2b       	or	r24, r18
    2638:	93 2b       	or	r25, r19
    263a:	90 93 3c 05 	sts	0x053C, r25
    263e:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2642:	84 2f       	mov	r24, r20
    2644:	99 27       	eor	r25, r25
    2646:	87 fd       	sbrc	r24, 7
    2648:	90 95       	com	r25
    264a:	98 2f       	mov	r25, r24
    264c:	88 27       	eor	r24, r24
    264e:	27 2f       	mov	r18, r23
    2650:	33 27       	eor	r19, r19
    2652:	27 fd       	sbrc	r18, 7
    2654:	30 95       	com	r19
    2656:	82 2b       	or	r24, r18
    2658:	93 2b       	or	r25, r19
    265a:	90 93 3e 05 	sts	0x053E, r25
    265e:	80 93 3d 05 	sts	0x053D, r24
    2662:	6d c0       	rjmp	.+218    	; 0x273e <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2664:	20 91 51 05 	lds	r18, 0x0551
    2668:	33 27       	eor	r19, r19
    266a:	27 fd       	sbrc	r18, 7
    266c:	30 95       	com	r19
    266e:	32 2f       	mov	r19, r18
    2670:	22 27       	eor	r18, r18
    2672:	80 91 50 05 	lds	r24, 0x0550
    2676:	99 27       	eor	r25, r25
    2678:	87 fd       	sbrc	r24, 7
    267a:	90 95       	com	r25
    267c:	28 2b       	or	r18, r24
    267e:	39 2b       	or	r19, r25
    2680:	80 91 41 05 	lds	r24, 0x0541
    2684:	90 91 42 05 	lds	r25, 0x0542
    2688:	28 1b       	sub	r18, r24
    268a:	39 0b       	sbc	r19, r25
    268c:	30 93 3c 05 	sts	0x053C, r19
    2690:	20 93 3b 05 	sts	0x053B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2694:	84 2f       	mov	r24, r20
    2696:	99 27       	eor	r25, r25
    2698:	87 fd       	sbrc	r24, 7
    269a:	90 95       	com	r25
    269c:	98 2f       	mov	r25, r24
    269e:	88 27       	eor	r24, r24
    26a0:	27 2f       	mov	r18, r23
    26a2:	33 27       	eor	r19, r19
    26a4:	27 fd       	sbrc	r18, 7
    26a6:	30 95       	com	r19
    26a8:	82 2b       	or	r24, r18
    26aa:	93 2b       	or	r25, r19
    26ac:	20 91 43 05 	lds	r18, 0x0543
    26b0:	30 91 44 05 	lds	r19, 0x0544
    26b4:	82 1b       	sub	r24, r18
    26b6:	93 0b       	sbc	r25, r19
    26b8:	90 93 3e 05 	sts	0x053E, r25
    26bc:	80 93 3d 05 	sts	0x053D, r24
    26c0:	7a c0       	rjmp	.+244    	; 0x27b6 <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    26c2:	81 30       	cpi	r24, 0x01	; 1
    26c4:	09 f0       	breq	.+2      	; 0x26c8 <readAccelXYZ_2+0xf0>
    26c6:	8e c0       	rjmp	.+284    	; 0x27e4 <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    26c8:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    26cc:	80 93 53 05 	sts	0x0553, r24
    26d0:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    26d4:	80 93 54 05 	sts	0x0554, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    26d8:	0e 94 c1 1b 	call	0x3782	; 0x3782 <i2c_readNak>
    26dc:	80 93 55 05 	sts	0x0555, r24
		i2c_stop();													// set stop conditon = release bus
    26e0:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    26e4:	80 91 8e 05 	lds	r24, 0x058E
    26e8:	40 91 53 05 	lds	r20, 0x0553
    26ec:	50 91 55 05 	lds	r21, 0x0555
    26f0:	60 91 54 05 	lds	r22, 0x0554
    26f4:	88 23       	and	r24, r24
    26f6:	81 f1       	breq	.+96     	; 0x2758 <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    26f8:	80 91 51 05 	lds	r24, 0x0551
    26fc:	99 27       	eor	r25, r25
    26fe:	87 fd       	sbrc	r24, 7
    2700:	90 95       	com	r25
    2702:	98 2f       	mov	r25, r24
    2704:	88 27       	eor	r24, r24
    2706:	20 91 50 05 	lds	r18, 0x0550
    270a:	33 27       	eor	r19, r19
    270c:	27 fd       	sbrc	r18, 7
    270e:	30 95       	com	r19
    2710:	82 2b       	or	r24, r18
    2712:	93 2b       	or	r25, r19
    2714:	90 93 3c 05 	sts	0x053C, r25
    2718:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    271c:	24 2f       	mov	r18, r20
    271e:	33 27       	eor	r19, r19
    2720:	27 fd       	sbrc	r18, 7
    2722:	30 95       	com	r19
    2724:	32 2f       	mov	r19, r18
    2726:	22 27       	eor	r18, r18
    2728:	80 91 52 05 	lds	r24, 0x0552
    272c:	99 27       	eor	r25, r25
    272e:	87 fd       	sbrc	r24, 7
    2730:	90 95       	com	r25
    2732:	28 2b       	or	r18, r24
    2734:	39 2b       	or	r19, r25
    2736:	30 93 3e 05 	sts	0x053E, r19
    273a:	20 93 3d 05 	sts	0x053D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    273e:	85 2f       	mov	r24, r21
    2740:	99 27       	eor	r25, r25
    2742:	87 fd       	sbrc	r24, 7
    2744:	90 95       	com	r25
    2746:	98 2f       	mov	r25, r24
    2748:	88 27       	eor	r24, r24
    274a:	26 2f       	mov	r18, r22
    274c:	33 27       	eor	r19, r19
    274e:	27 fd       	sbrc	r18, 7
    2750:	30 95       	com	r19
    2752:	82 2b       	or	r24, r18
    2754:	93 2b       	or	r25, r19
    2756:	41 c0       	rjmp	.+130    	; 0x27da <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2758:	20 91 51 05 	lds	r18, 0x0551
    275c:	33 27       	eor	r19, r19
    275e:	27 fd       	sbrc	r18, 7
    2760:	30 95       	com	r19
    2762:	32 2f       	mov	r19, r18
    2764:	22 27       	eor	r18, r18
    2766:	80 91 50 05 	lds	r24, 0x0550
    276a:	99 27       	eor	r25, r25
    276c:	87 fd       	sbrc	r24, 7
    276e:	90 95       	com	r25
    2770:	28 2b       	or	r18, r24
    2772:	39 2b       	or	r19, r25
    2774:	80 91 41 05 	lds	r24, 0x0541
    2778:	90 91 42 05 	lds	r25, 0x0542
    277c:	28 1b       	sub	r18, r24
    277e:	39 0b       	sbc	r19, r25
    2780:	30 93 3c 05 	sts	0x053C, r19
    2784:	20 93 3b 05 	sts	0x053B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2788:	24 2f       	mov	r18, r20
    278a:	33 27       	eor	r19, r19
    278c:	27 fd       	sbrc	r18, 7
    278e:	30 95       	com	r19
    2790:	32 2f       	mov	r19, r18
    2792:	22 27       	eor	r18, r18
    2794:	80 91 52 05 	lds	r24, 0x0552
    2798:	99 27       	eor	r25, r25
    279a:	87 fd       	sbrc	r24, 7
    279c:	90 95       	com	r25
    279e:	28 2b       	or	r18, r24
    27a0:	39 2b       	or	r19, r25
    27a2:	80 91 43 05 	lds	r24, 0x0543
    27a6:	90 91 44 05 	lds	r25, 0x0544
    27aa:	28 1b       	sub	r18, r24
    27ac:	39 0b       	sbc	r19, r25
    27ae:	30 93 3e 05 	sts	0x053E, r19
    27b2:	20 93 3d 05 	sts	0x053D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    27b6:	85 2f       	mov	r24, r21
    27b8:	99 27       	eor	r25, r25
    27ba:	87 fd       	sbrc	r24, 7
    27bc:	90 95       	com	r25
    27be:	98 2f       	mov	r25, r24
    27c0:	88 27       	eor	r24, r24
    27c2:	26 2f       	mov	r18, r22
    27c4:	33 27       	eor	r19, r19
    27c6:	27 fd       	sbrc	r18, 7
    27c8:	30 95       	com	r19
    27ca:	82 2b       	or	r24, r18
    27cc:	93 2b       	or	r25, r19
    27ce:	20 91 45 05 	lds	r18, 0x0545
    27d2:	30 91 46 05 	lds	r19, 0x0546
    27d6:	82 1b       	sub	r24, r18
    27d8:	93 0b       	sbc	r25, r19
    27da:	90 93 40 05 	sts	0x0540, r25
    27de:	80 93 3f 05 	sts	0x053F, r24
    27e2:	08 95       	ret
		}

	} else {

		accX = 0;
    27e4:	10 92 3c 05 	sts	0x053C, r1
    27e8:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    27ec:	10 92 3e 05 	sts	0x053E, r1
    27f0:	10 92 3d 05 	sts	0x053D, r1
		accZ = 0;
    27f4:	10 92 40 05 	sts	0x0540, r1
    27f8:	10 92 3f 05 	sts	0x053F, r1
    27fc:	08 95       	ret

000027fe <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    27fe:	80 91 13 02 	lds	r24, 0x0213
    2802:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2806:	88 23       	and	r24, r24
    2808:	e1 f4       	brne	.+56     	; 0x2842 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    280a:	8d e2       	ldi	r24, 0x2D	; 45
    280c:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
        i2c_write(0x08);	// measurement mode
    2810:	88 e0       	ldi	r24, 0x08	; 8
    2812:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2816:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    281a:	80 91 13 02 	lds	r24, 0x0213
    281e:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2822:	88 23       	and	r24, r24
    2824:	71 f4       	brne	.+28     	; 0x2842 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    2826:	81 e3       	ldi	r24, 0x31	; 49
    2828:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    282c:	80 e0       	ldi	r24, 0x00	; 0
    282e:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2832:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2836:	80 91 13 02 	lds	r24, 0x0213
    283a:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    283e:	88 23       	and	r24, r24
    2840:	21 f0       	breq	.+8      	; 0x284a <initADXL345+0x4c>
        i2c_stop();
    2842:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>
    2846:	81 e0       	ldi	r24, 0x01	; 1
    2848:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    284a:	8c e2       	ldi	r24, 0x2C	; 44
    284c:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    2850:	89 e0       	ldi	r24, 0x09	; 9
    2852:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2856:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>
    285a:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    285c:	08 95       	ret

0000285e <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    285e:	80 91 13 02 	lds	r24, 0x0213
    2862:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2866:	88 23       	and	r24, r24
    2868:	21 f0       	breq	.+8      	; 0x2872 <initMMA7455L+0x14>
        i2c_stop();
    286a:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>
    286e:	81 e0       	ldi	r24, 0x01	; 1
    2870:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    2872:	86 e1       	ldi	r24, 0x16	; 22
    2874:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    2878:	85 e4       	ldi	r24, 0x45	; 69
    287a:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    287e:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>
    2882:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    2884:	08 95       	ret

00002886 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    2886:	80 91 3a 05 	lds	r24, 0x053A
    288a:	88 23       	and	r24, r24
    288c:	a9 f4       	brne	.+42     	; 0x28b8 <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    288e:	80 91 13 02 	lds	r24, 0x0213
    2892:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2896:	80 e0       	ldi	r24, 0x00	; 0
    2898:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    289c:	80 91 13 02 	lds	r24, 0x0213
    28a0:	8f 5f       	subi	r24, 0xFF	; 255
    28a2:	0e 94 9a 1b 	call	0x3734	; 0x3734 <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    28a6:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    28aa:	80 93 50 05 	sts	0x0550, r24
    28ae:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    28b2:	80 93 51 05 	sts	0x0551, r24
    28b6:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    28b8:	81 30       	cpi	r24, 0x01	; 1
    28ba:	c9 f4       	brne	.+50     	; 0x28ee <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    28bc:	80 91 13 02 	lds	r24, 0x0213
    28c0:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    28c4:	82 e3       	ldi	r24, 0x32	; 50
    28c6:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    28ca:	80 91 13 02 	lds	r24, 0x0213
    28ce:	8f 5f       	subi	r24, 0xFF	; 255
    28d0:	0e 94 9a 1b 	call	0x3734	; 0x3734 <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    28d4:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    28d8:	80 93 50 05 	sts	0x0550, r24
    28dc:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    28e0:	80 93 51 05 	sts	0x0551, r24
    28e4:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    28e8:	80 93 52 05 	sts	0x0552, r24
    28ec:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    28ee:	10 92 3c 05 	sts	0x053C, r1
    28f2:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    28f6:	10 92 3e 05 	sts	0x053E, r1
    28fa:	10 92 3d 05 	sts	0x053D, r1
		accZ = 0;
    28fe:	10 92 40 05 	sts	0x0540, r1
    2902:	10 92 3f 05 	sts	0x053F, r1
    2906:	08 95       	ret

00002908 <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    2908:	ef 92       	push	r14
    290a:	ff 92       	push	r15
    290c:	0f 93       	push	r16
    290e:	1f 93       	push	r17
    2910:	df 93       	push	r29
    2912:	cf 93       	push	r28
    2914:	00 d0       	rcall	.+0      	; 0x2916 <readAccelXYZ+0xe>
    2916:	00 d0       	rcall	.+0      	; 0x2918 <readAccelXYZ+0x10>
    2918:	cd b7       	in	r28, 0x3d	; 61
    291a:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    291c:	80 91 3a 05 	lds	r24, 0x053A
    2920:	88 23       	and	r24, r24
    2922:	71 f5       	brne	.+92     	; 0x2980 <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2924:	80 91 13 02 	lds	r24, 0x0213
    2928:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    292c:	80 e0       	ldi	r24, 0x00	; 0
    292e:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2932:	80 91 13 02 	lds	r24, 0x0213
    2936:	8f 5f       	subi	r24, 0xFF	; 255
    2938:	0e 94 9a 1b 	call	0x3734	; 0x3734 <i2c_rep_start>
    293c:	8e 01       	movw	r16, r28
    293e:	0f 5f       	subi	r16, 0xFF	; 255
    2940:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2942:	96 e0       	ldi	r25, 0x06	; 6
    2944:	e9 2e       	mov	r14, r25
    2946:	f1 2c       	mov	r15, r1
    2948:	ec 0e       	add	r14, r28
    294a:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    294c:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    2950:	f8 01       	movw	r30, r16
    2952:	81 93       	st	Z+, r24
    2954:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2956:	ee 15       	cp	r30, r14
    2958:	ff 05       	cpc	r31, r15
    295a:	c1 f7       	brne	.-16     	; 0x294c <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    295c:	0e 94 c1 1b 	call	0x3782	; 0x3782 <i2c_readNak>
    2960:	18 2f       	mov	r17, r24
    2962:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2964:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2968:	80 91 8e 05 	lds	r24, 0x058E
    296c:	9a 81       	ldd	r25, Y+2	; 0x02
    296e:	29 81       	ldd	r18, Y+1	; 0x01
    2970:	4c 81       	ldd	r20, Y+4	; 0x04
    2972:	5b 81       	ldd	r21, Y+3	; 0x03
    2974:	61 2f       	mov	r22, r17
    2976:	77 27       	eor	r23, r23
    2978:	67 fd       	sbrc	r22, 7
    297a:	70 95       	com	r23
    297c:	ed 81       	ldd	r30, Y+5	; 0x05
    297e:	30 c0       	rjmp	.+96     	; 0x29e0 <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2980:	81 30       	cpi	r24, 0x01	; 1
    2982:	09 f0       	breq	.+2      	; 0x2986 <readAccelXYZ+0x7e>
    2984:	95 c0       	rjmp	.+298    	; 0x2ab0 <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2986:	80 91 13 02 	lds	r24, 0x0213
    298a:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    298e:	82 e3       	ldi	r24, 0x32	; 50
    2990:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2994:	80 91 13 02 	lds	r24, 0x0213
    2998:	8f 5f       	subi	r24, 0xFF	; 255
    299a:	0e 94 9a 1b 	call	0x3734	; 0x3734 <i2c_rep_start>
    299e:	8e 01       	movw	r16, r28
    29a0:	0f 5f       	subi	r16, 0xFF	; 255
    29a2:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29a4:	86 e0       	ldi	r24, 0x06	; 6
    29a6:	e8 2e       	mov	r14, r24
    29a8:	f1 2c       	mov	r15, r1
    29aa:	ec 0e       	add	r14, r28
    29ac:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29ae:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    29b2:	f8 01       	movw	r30, r16
    29b4:	81 93       	st	Z+, r24
    29b6:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    29b8:	ee 15       	cp	r30, r14
    29ba:	ff 05       	cpc	r31, r15
    29bc:	c1 f7       	brne	.-16     	; 0x29ae <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    29be:	0e 94 c1 1b 	call	0x3782	; 0x3782 <i2c_readNak>
    29c2:	18 2f       	mov	r17, r24
    29c4:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    29c6:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    29ca:	80 91 8e 05 	lds	r24, 0x058E
    29ce:	9a 81       	ldd	r25, Y+2	; 0x02
    29d0:	29 81       	ldd	r18, Y+1	; 0x01
    29d2:	4c 81       	ldd	r20, Y+4	; 0x04
    29d4:	5b 81       	ldd	r21, Y+3	; 0x03
    29d6:	ed 81       	ldd	r30, Y+5	; 0x05
    29d8:	61 2f       	mov	r22, r17
    29da:	77 27       	eor	r23, r23
    29dc:	67 fd       	sbrc	r22, 7
    29de:	70 95       	com	r23
    29e0:	88 23       	and	r24, r24
    29e2:	41 f1       	breq	.+80     	; 0x2a34 <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    29e4:	89 2f       	mov	r24, r25
    29e6:	99 27       	eor	r25, r25
    29e8:	87 fd       	sbrc	r24, 7
    29ea:	90 95       	com	r25
    29ec:	98 2f       	mov	r25, r24
    29ee:	88 27       	eor	r24, r24
    29f0:	33 27       	eor	r19, r19
    29f2:	27 fd       	sbrc	r18, 7
    29f4:	30 95       	com	r19
    29f6:	82 2b       	or	r24, r18
    29f8:	93 2b       	or	r25, r19
    29fa:	90 93 3c 05 	sts	0x053C, r25
    29fe:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2a02:	84 2f       	mov	r24, r20
    2a04:	99 27       	eor	r25, r25
    2a06:	87 fd       	sbrc	r24, 7
    2a08:	90 95       	com	r25
    2a0a:	98 2f       	mov	r25, r24
    2a0c:	88 27       	eor	r24, r24
    2a0e:	25 2f       	mov	r18, r21
    2a10:	33 27       	eor	r19, r19
    2a12:	27 fd       	sbrc	r18, 7
    2a14:	30 95       	com	r19
    2a16:	82 2b       	or	r24, r18
    2a18:	93 2b       	or	r25, r19
    2a1a:	90 93 3e 05 	sts	0x053E, r25
    2a1e:	80 93 3d 05 	sts	0x053D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2a22:	96 2f       	mov	r25, r22
    2a24:	88 27       	eor	r24, r24
    2a26:	2e 2f       	mov	r18, r30
    2a28:	33 27       	eor	r19, r19
    2a2a:	27 fd       	sbrc	r18, 7
    2a2c:	30 95       	com	r19
    2a2e:	82 2b       	or	r24, r18
    2a30:	93 2b       	or	r25, r19
    2a32:	39 c0       	rjmp	.+114    	; 0x2aa6 <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2a34:	89 2f       	mov	r24, r25
    2a36:	99 27       	eor	r25, r25
    2a38:	87 fd       	sbrc	r24, 7
    2a3a:	90 95       	com	r25
    2a3c:	98 2f       	mov	r25, r24
    2a3e:	88 27       	eor	r24, r24
    2a40:	33 27       	eor	r19, r19
    2a42:	27 fd       	sbrc	r18, 7
    2a44:	30 95       	com	r19
    2a46:	82 2b       	or	r24, r18
    2a48:	93 2b       	or	r25, r19
    2a4a:	20 91 41 05 	lds	r18, 0x0541
    2a4e:	30 91 42 05 	lds	r19, 0x0542
    2a52:	82 1b       	sub	r24, r18
    2a54:	93 0b       	sbc	r25, r19
    2a56:	90 93 3c 05 	sts	0x053C, r25
    2a5a:	80 93 3b 05 	sts	0x053B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2a5e:	84 2f       	mov	r24, r20
    2a60:	99 27       	eor	r25, r25
    2a62:	87 fd       	sbrc	r24, 7
    2a64:	90 95       	com	r25
    2a66:	98 2f       	mov	r25, r24
    2a68:	88 27       	eor	r24, r24
    2a6a:	25 2f       	mov	r18, r21
    2a6c:	33 27       	eor	r19, r19
    2a6e:	27 fd       	sbrc	r18, 7
    2a70:	30 95       	com	r19
    2a72:	82 2b       	or	r24, r18
    2a74:	93 2b       	or	r25, r19
    2a76:	20 91 43 05 	lds	r18, 0x0543
    2a7a:	30 91 44 05 	lds	r19, 0x0544
    2a7e:	82 1b       	sub	r24, r18
    2a80:	93 0b       	sbc	r25, r19
    2a82:	90 93 3e 05 	sts	0x053E, r25
    2a86:	80 93 3d 05 	sts	0x053D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2a8a:	96 2f       	mov	r25, r22
    2a8c:	88 27       	eor	r24, r24
    2a8e:	2e 2f       	mov	r18, r30
    2a90:	33 27       	eor	r19, r19
    2a92:	27 fd       	sbrc	r18, 7
    2a94:	30 95       	com	r19
    2a96:	82 2b       	or	r24, r18
    2a98:	93 2b       	or	r25, r19
    2a9a:	20 91 45 05 	lds	r18, 0x0545
    2a9e:	30 91 46 05 	lds	r19, 0x0546
    2aa2:	82 1b       	sub	r24, r18
    2aa4:	93 0b       	sbc	r25, r19
    2aa6:	90 93 40 05 	sts	0x0540, r25
    2aaa:	80 93 3f 05 	sts	0x053F, r24
    2aae:	0c c0       	rjmp	.+24     	; 0x2ac8 <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2ab0:	10 92 3c 05 	sts	0x053C, r1
    2ab4:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    2ab8:	10 92 3e 05 	sts	0x053E, r1
    2abc:	10 92 3d 05 	sts	0x053D, r1
		accZ = 0;
    2ac0:	10 92 40 05 	sts	0x0540, r1
    2ac4:	10 92 3f 05 	sts	0x053F, r1

	}

}
    2ac8:	26 96       	adiw	r28, 0x06	; 6
    2aca:	0f b6       	in	r0, 0x3f	; 63
    2acc:	f8 94       	cli
    2ace:	de bf       	out	0x3e, r29	; 62
    2ad0:	0f be       	out	0x3f, r0	; 63
    2ad2:	cd bf       	out	0x3d, r28	; 61
    2ad4:	cf 91       	pop	r28
    2ad6:	df 91       	pop	r29
    2ad8:	1f 91       	pop	r17
    2ada:	0f 91       	pop	r16
    2adc:	ff 90       	pop	r15
    2ade:	ef 90       	pop	r14
    2ae0:	08 95       	ret

00002ae2 <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2ae2:	ef 92       	push	r14
    2ae4:	ff 92       	push	r15
    2ae6:	0f 93       	push	r16
    2ae8:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2aea:	80 91 3a 05 	lds	r24, 0x053A
    2aee:	88 23       	and	r24, r24
    2af0:	31 f4       	brne	.+12     	; 0x2afe <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2af2:	80 91 13 02 	lds	r24, 0x0213
    2af6:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2afa:	80 e0       	ldi	r24, 0x00	; 0
    2afc:	08 c0       	rjmp	.+16     	; 0x2b0e <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2afe:	81 30       	cpi	r24, 0x01	; 1
    2b00:	09 f0       	breq	.+2      	; 0x2b04 <readAccelXY+0x22>
    2b02:	58 c0       	rjmp	.+176    	; 0x2bb4 <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b04:	80 91 13 02 	lds	r24, 0x0213
    2b08:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2b0c:	82 e3       	ldi	r24, 0x32	; 50
    2b0e:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2b12:	80 91 13 02 	lds	r24, 0x0213
    2b16:	8f 5f       	subi	r24, 0xFF	; 255
    2b18:	0e 94 9a 1b 	call	0x3734	; 0x3734 <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2b1c:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    2b20:	e8 2e       	mov	r14, r24
    2b22:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    2b26:	08 2f       	mov	r16, r24
    2b28:	0e 94 b7 1b 	call	0x376e	; 0x376e <i2c_readAck>
    2b2c:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2b2e:	0e 94 c1 1b 	call	0x3782	; 0x3782 <i2c_readNak>
    2b32:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2b34:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2b38:	80 91 8e 05 	lds	r24, 0x058E
    2b3c:	20 2f       	mov	r18, r16
    2b3e:	33 27       	eor	r19, r19
    2b40:	27 fd       	sbrc	r18, 7
    2b42:	30 95       	com	r19
    2b44:	4e 2d       	mov	r20, r14
    2b46:	55 27       	eor	r21, r21
    2b48:	47 fd       	sbrc	r20, 7
    2b4a:	50 95       	com	r21
    2b4c:	61 2f       	mov	r22, r17
    2b4e:	77 27       	eor	r23, r23
    2b50:	67 fd       	sbrc	r22, 7
    2b52:	70 95       	com	r23
    2b54:	ef 2d       	mov	r30, r15
    2b56:	ff 27       	eor	r31, r31
    2b58:	e7 fd       	sbrc	r30, 7
    2b5a:	f0 95       	com	r31
    2b5c:	88 23       	and	r24, r24
    2b5e:	69 f0       	breq	.+26     	; 0x2b7a <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2b60:	92 2f       	mov	r25, r18
    2b62:	88 27       	eor	r24, r24
    2b64:	84 2b       	or	r24, r20
    2b66:	95 2b       	or	r25, r21
    2b68:	90 93 3c 05 	sts	0x053C, r25
    2b6c:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2b70:	96 2f       	mov	r25, r22
    2b72:	88 27       	eor	r24, r24
    2b74:	8e 2b       	or	r24, r30
    2b76:	9f 2b       	or	r25, r31
    2b78:	18 c0       	rjmp	.+48     	; 0x2baa <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2b7a:	92 2f       	mov	r25, r18
    2b7c:	88 27       	eor	r24, r24
    2b7e:	84 2b       	or	r24, r20
    2b80:	95 2b       	or	r25, r21
    2b82:	20 91 41 05 	lds	r18, 0x0541
    2b86:	30 91 42 05 	lds	r19, 0x0542
    2b8a:	82 1b       	sub	r24, r18
    2b8c:	93 0b       	sbc	r25, r19
    2b8e:	90 93 3c 05 	sts	0x053C, r25
    2b92:	80 93 3b 05 	sts	0x053B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2b96:	96 2f       	mov	r25, r22
    2b98:	88 27       	eor	r24, r24
    2b9a:	8e 2b       	or	r24, r30
    2b9c:	9f 2b       	or	r25, r31
    2b9e:	20 91 43 05 	lds	r18, 0x0543
    2ba2:	30 91 44 05 	lds	r19, 0x0544
    2ba6:	82 1b       	sub	r24, r18
    2ba8:	93 0b       	sbc	r25, r19
    2baa:	90 93 3e 05 	sts	0x053E, r25
    2bae:	80 93 3d 05 	sts	0x053D, r24
    2bb2:	08 c0       	rjmp	.+16     	; 0x2bc4 <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2bb4:	10 92 3c 05 	sts	0x053C, r1
    2bb8:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    2bbc:	10 92 3e 05 	sts	0x053E, r1
    2bc0:	10 92 3d 05 	sts	0x053D, r1

	}

}
    2bc4:	1f 91       	pop	r17
    2bc6:	0f 91       	pop	r16
    2bc8:	ff 90       	pop	r15
    2bca:	ef 90       	pop	r14
    2bcc:	08 95       	ret

00002bce <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2bce:	0e 94 44 1b 	call	0x3688	; 0x3688 <i2c_init>

	ret = initMMA7455L();
    2bd2:	0e 94 2f 14 	call	0x285e	; 0x285e <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2bd6:	88 23       	and	r24, r24
    2bd8:	89 f0       	breq	.+34     	; 0x2bfc <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2bda:	86 ea       	ldi	r24, 0xA6	; 166
    2bdc:	90 e0       	ldi	r25, 0x00	; 0
    2bde:	90 93 14 02 	sts	0x0214, r25
    2be2:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2be6:	0e 94 ff 13 	call	0x27fe	; 0x27fe <initADXL345>
		if(ret) {	// accelerometer not available
    2bea:	88 23       	and	r24, r24
    2bec:	21 f0       	breq	.+8      	; 0x2bf6 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2bee:	82 e0       	ldi	r24, 0x02	; 2
    2bf0:	80 93 3a 05 	sts	0x053A, r24
    2bf4:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2bf6:	81 e0       	ldi	r24, 0x01	; 1
    2bf8:	80 93 3a 05 	sts	0x053A, r24
    2bfc:	08 95       	ret

00002bfe <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2bfe:	0f 93       	push	r16
    2c00:	1f 93       	push	r17
    2c02:	cf 93       	push	r28
    2c04:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2c06:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2c0a:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2c0e:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2c12:	80 e0       	ldi	r24, 0x00	; 0
    2c14:	0e 94 a1 08 	call	0x1142	; 0x1142 <updateRedLed>
	updateGreenLed(pwm_green);
    2c18:	80 91 0d 02 	lds	r24, 0x020D
    2c1c:	0e 94 b7 08 	call	0x116e	; 0x116e <updateGreenLed>
	updateBlueLed(pwm_blue);
    2c20:	80 91 0e 02 	lds	r24, 0x020E
    2c24:	0e 94 cd 08 	call	0x119a	; 0x119a <updateBlueLed>

	calibrationCycle = 0;
    2c28:	10 92 5c 05 	sts	0x055C, r1
    2c2c:	10 92 5b 05 	sts	0x055B, r1
	startCalibration = 1;
    2c30:	81 e0       	ldi	r24, 0x01	; 1
    2c32:	80 93 8e 05 	sts	0x058E, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2c36:	01 e0       	ldi	r16, 0x01	; 1
    2c38:	10 e0       	ldi	r17, 0x00	; 0
    2c3a:	c8 c0       	rjmp	.+400    	; 0x2dcc <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2c3c:	0e 94 84 14 	call	0x2908	; 0x2908 <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2c40:	60 91 5b 05 	lds	r22, 0x055B
    2c44:	70 91 5c 05 	lds	r23, 0x055C
    2c48:	61 31       	cpi	r22, 0x11	; 17
    2c4a:	71 05       	cpc	r23, r1
    2c4c:	0c f0       	brlt	.+2      	; 0x2c50 <calibrateSensors+0x52>
    2c4e:	74 c0       	rjmp	.+232    	; 0x2d38 <calibrateSensors+0x13a>

			if(proxUpdated) {
    2c50:	80 91 e6 03 	lds	r24, 0x03E6
    2c54:	88 23       	and	r24, r24
    2c56:	09 f4       	brne	.+2      	; 0x2c5a <calibrateSensors+0x5c>
    2c58:	b9 c0       	rjmp	.+370    	; 0x2dcc <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2c5a:	10 92 e6 03 	sts	0x03E6, r1

				if(calibrationCycle==0) {		// reset all variables
    2c5e:	61 15       	cp	r22, r1
    2c60:	71 05       	cpc	r23, r1
    2c62:	f9 f4       	brne	.+62     	; 0x2ca2 <calibrateSensors+0xa4>
    2c64:	ef ea       	ldi	r30, 0xAF	; 175
    2c66:	f3 e0       	ldi	r31, 0x03	; 3
    2c68:	a7 e9       	ldi	r26, 0x97	; 151
    2c6a:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2c6c:	11 92       	st	Z+, r1
    2c6e:	11 92       	st	Z+, r1
    2c70:	11 92       	st	Z+, r1
    2c72:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2c74:	1d 92       	st	X+, r1
    2c76:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2c78:	83 e0       	ldi	r24, 0x03	; 3
    2c7a:	ef 3d       	cpi	r30, 0xDF	; 223
    2c7c:	f8 07       	cpc	r31, r24
    2c7e:	b1 f7       	brne	.-20     	; 0x2c6c <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2c80:	10 92 48 05 	sts	0x0548, r1
    2c84:	10 92 47 05 	sts	0x0547, r1
					accOffsetYSum = 0;
    2c88:	10 92 4a 05 	sts	0x054A, r1
    2c8c:	10 92 49 05 	sts	0x0549, r1
					accOffsetZSum = 0;
    2c90:	10 92 4c 05 	sts	0x054C, r1
    2c94:	10 92 4b 05 	sts	0x054B, r1

					calibrationCycle++;
    2c98:	10 93 5c 05 	sts	0x055C, r17
    2c9c:	00 93 5b 05 	sts	0x055B, r16
    2ca0:	95 c0       	rjmp	.+298    	; 0x2dcc <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2ca2:	ef ea       	ldi	r30, 0xAF	; 175
    2ca4:	f3 e0       	ldi	r31, 0x03	; 3
    2ca6:	cf e7       	ldi	r28, 0x7F	; 127
    2ca8:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2caa:	29 91       	ld	r18, Y+
    2cac:	39 91       	ld	r19, Y+
    2cae:	44 27       	eor	r20, r20
    2cb0:	37 fd       	sbrc	r19, 7
    2cb2:	40 95       	com	r20
    2cb4:	54 2f       	mov	r21, r20
    2cb6:	80 81       	ld	r24, Z
    2cb8:	91 81       	ldd	r25, Z+1	; 0x01
    2cba:	a2 81       	ldd	r26, Z+2	; 0x02
    2cbc:	b3 81       	ldd	r27, Z+3	; 0x03
    2cbe:	82 0f       	add	r24, r18
    2cc0:	93 1f       	adc	r25, r19
    2cc2:	a4 1f       	adc	r26, r20
    2cc4:	b5 1f       	adc	r27, r21
    2cc6:	81 93       	st	Z+, r24
    2cc8:	91 93       	st	Z+, r25
    2cca:	a1 93       	st	Z+, r26
    2ccc:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2cce:	83 e0       	ldi	r24, 0x03	; 3
    2cd0:	ef 3d       	cpi	r30, 0xDF	; 223
    2cd2:	f8 07       	cpc	r31, r24
    2cd4:	51 f7       	brne	.-44     	; 0x2caa <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2cd6:	80 91 47 05 	lds	r24, 0x0547
    2cda:	90 91 48 05 	lds	r25, 0x0548
    2cde:	20 91 3b 05 	lds	r18, 0x053B
    2ce2:	30 91 3c 05 	lds	r19, 0x053C
    2ce6:	82 0f       	add	r24, r18
    2ce8:	93 1f       	adc	r25, r19
    2cea:	90 93 48 05 	sts	0x0548, r25
    2cee:	80 93 47 05 	sts	0x0547, r24
				accOffsetYSum += accY;
    2cf2:	80 91 49 05 	lds	r24, 0x0549
    2cf6:	90 91 4a 05 	lds	r25, 0x054A
    2cfa:	20 91 3d 05 	lds	r18, 0x053D
    2cfe:	30 91 3e 05 	lds	r19, 0x053E
    2d02:	82 0f       	add	r24, r18
    2d04:	93 1f       	adc	r25, r19
    2d06:	90 93 4a 05 	sts	0x054A, r25
    2d0a:	80 93 49 05 	sts	0x0549, r24
				accOffsetZSum += accZ;
    2d0e:	80 91 4b 05 	lds	r24, 0x054B
    2d12:	90 91 4c 05 	lds	r25, 0x054C
    2d16:	20 91 3f 05 	lds	r18, 0x053F
    2d1a:	30 91 40 05 	lds	r19, 0x0540
    2d1e:	82 0f       	add	r24, r18
    2d20:	93 1f       	adc	r25, r19
    2d22:	90 93 4c 05 	sts	0x054C, r25
    2d26:	80 93 4b 05 	sts	0x054B, r24

				calibrationCycle++;
    2d2a:	6f 5f       	subi	r22, 0xFF	; 255
    2d2c:	7f 4f       	sbci	r23, 0xFF	; 255
    2d2e:	70 93 5c 05 	sts	0x055C, r23
    2d32:	60 93 5b 05 	sts	0x055B, r22
    2d36:	4a c0       	rjmp	.+148    	; 0x2dcc <calibrateSensors+0x1ce>
    2d38:	ef ea       	ldi	r30, 0xAF	; 175
    2d3a:	f3 e0       	ldi	r31, 0x03	; 3
    2d3c:	c7 e9       	ldi	r28, 0x97	; 151
    2d3e:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2d40:	81 91       	ld	r24, Z+
    2d42:	91 91       	ld	r25, Z+
    2d44:	a1 91       	ld	r26, Z+
    2d46:	b1 91       	ld	r27, Z+
    2d48:	54 e0       	ldi	r21, 0x04	; 4
    2d4a:	b6 95       	lsr	r27
    2d4c:	a7 95       	ror	r26
    2d4e:	97 95       	ror	r25
    2d50:	87 95       	ror	r24
    2d52:	5a 95       	dec	r21
    2d54:	d1 f7       	brne	.-12     	; 0x2d4a <calibrateSensors+0x14c>
    2d56:	89 93       	st	Y+, r24
    2d58:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2d5a:	83 e0       	ldi	r24, 0x03	; 3
    2d5c:	ef 3d       	cpi	r30, 0xDF	; 223
    2d5e:	f8 07       	cpc	r31, r24
    2d60:	79 f7       	brne	.-34     	; 0x2d40 <calibrateSensors+0x142>
    2d62:	e7 ea       	ldi	r30, 0xA7	; 167
    2d64:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2d66:	80 81       	ld	r24, Z
    2d68:	91 81       	ldd	r25, Z+1	; 0x01
    2d6a:	80 50       	subi	r24, 0x00	; 0
    2d6c:	92 40       	sbci	r25, 0x02	; 2
    2d6e:	81 93       	st	Z+, r24
    2d70:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2d72:	83 e0       	ldi	r24, 0x03	; 3
    2d74:	ef 3a       	cpi	r30, 0xAF	; 175
    2d76:	f8 07       	cpc	r31, r24
    2d78:	b1 f7       	brne	.-20     	; 0x2d66 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2d7a:	80 91 47 05 	lds	r24, 0x0547
    2d7e:	90 91 48 05 	lds	r25, 0x0548
    2d82:	44 e0       	ldi	r20, 0x04	; 4
    2d84:	95 95       	asr	r25
    2d86:	87 95       	ror	r24
    2d88:	4a 95       	dec	r20
    2d8a:	e1 f7       	brne	.-8      	; 0x2d84 <calibrateSensors+0x186>
    2d8c:	90 93 42 05 	sts	0x0542, r25
    2d90:	80 93 41 05 	sts	0x0541, r24
			accOffsetY = accOffsetYSum>>4;
    2d94:	80 91 49 05 	lds	r24, 0x0549
    2d98:	90 91 4a 05 	lds	r25, 0x054A
    2d9c:	34 e0       	ldi	r19, 0x04	; 4
    2d9e:	95 95       	asr	r25
    2da0:	87 95       	ror	r24
    2da2:	3a 95       	dec	r19
    2da4:	e1 f7       	brne	.-8      	; 0x2d9e <calibrateSensors+0x1a0>
    2da6:	90 93 44 05 	sts	0x0544, r25
    2daa:	80 93 43 05 	sts	0x0543, r24
			accOffsetZ = accOffsetZSum>>4;
    2dae:	80 91 4b 05 	lds	r24, 0x054B
    2db2:	90 91 4c 05 	lds	r25, 0x054C
    2db6:	24 e0       	ldi	r18, 0x04	; 4
    2db8:	95 95       	asr	r25
    2dba:	87 95       	ror	r24
    2dbc:	2a 95       	dec	r18
    2dbe:	e1 f7       	brne	.-8      	; 0x2db8 <calibrateSensors+0x1ba>
    2dc0:	90 93 46 05 	sts	0x0546, r25
    2dc4:	80 93 45 05 	sts	0x0545, r24

			startCalibration = 0;
    2dc8:	10 92 8e 05 	sts	0x058E, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2dcc:	80 91 8e 05 	lds	r24, 0x058E
    2dd0:	88 23       	and	r24, r24
    2dd2:	09 f0       	breq	.+2      	; 0x2dd6 <calibrateSensors+0x1d8>
    2dd4:	33 cf       	rjmp	.-410    	; 0x2c3c <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2dd6:	8f ef       	ldi	r24, 0xFF	; 255
    2dd8:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2ddc:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2de0:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2de4:	0e 94 a1 08 	call	0x1142	; 0x1142 <updateRedLed>
	updateGreenLed(pwm_green);
    2de8:	80 91 0d 02 	lds	r24, 0x020D
    2dec:	0e 94 b7 08 	call	0x116e	; 0x116e <updateGreenLed>
	updateBlueLed(pwm_blue);
    2df0:	80 91 0e 02 	lds	r24, 0x020E
    2df4:	0e 94 cd 08 	call	0x119a	; 0x119a <updateBlueLed>

}
    2df8:	df 91       	pop	r29
    2dfa:	cf 91       	pop	r28
    2dfc:	1f 91       	pop	r17
    2dfe:	0f 91       	pop	r16
    2e00:	08 95       	ret

00002e02 <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2e02:	08 95       	ret

00002e04 <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2e04:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2e06:	8d 91       	ld	r24, X+
    2e08:	9c 91       	ld	r25, X
    2e0a:	11 97       	sbiw	r26, 0x01	; 1
    2e0c:	00 97       	sbiw	r24, 0x00	; 0
    2e0e:	69 f4       	brne	.+26     	; 0x2e2a <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2e10:	10 92 20 04 	sts	0x0420, r1
    2e14:	10 92 1f 04 	sts	0x041F, r1
		delta_left_speed_current = 0;
    2e18:	10 92 64 05 	sts	0x0564, r1
    2e1c:	10 92 63 05 	sts	0x0563, r1
		delta_left_speed_prev = 0;
    2e20:	10 92 7e 05 	sts	0x057E, r1
    2e24:	10 92 7d 05 	sts	0x057D, r1
    2e28:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2e2a:	40 91 4d 05 	lds	r20, 0x054D
    2e2e:	50 91 4e 05 	lds	r21, 0x054E
    2e32:	21 e0       	ldi	r18, 0x01	; 1
    2e34:	4e 30       	cpi	r20, 0x0E	; 14
    2e36:	52 07       	cpc	r21, r18
    2e38:	4c f0       	brlt	.+18     	; 0x2e4c <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2e3a:	18 16       	cp	r1, r24
    2e3c:	19 06       	cpc	r1, r25
    2e3e:	1c f4       	brge	.+6      	; 0x2e46 <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2e40:	28 e6       	ldi	r18, 0x68	; 104
    2e42:	31 e0       	ldi	r19, 0x01	; 1
    2e44:	18 c0       	rjmp	.+48     	; 0x2e76 <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2e46:	88 e6       	ldi	r24, 0x68	; 104
    2e48:	91 e0       	ldi	r25, 0x01	; 1
    2e4a:	0b c0       	rjmp	.+22     	; 0x2e62 <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2e4c:	44 3b       	cpi	r20, 0xB4	; 180
    2e4e:	51 05       	cpc	r21, r1
    2e50:	1c f4       	brge	.+6      	; 0x2e58 <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2e52:	4a 35       	cpi	r20, 0x5A	; 90
    2e54:	51 05       	cpc	r21, r1
    2e56:	b4 f0       	brlt	.+44     	; 0x2e84 <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2e58:	18 16       	cp	r1, r24
    2e5a:	19 06       	cpc	r1, r25
    2e5c:	54 f4       	brge	.+20     	; 0x2e72 <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2e5e:	84 eb       	ldi	r24, 0xB4	; 180
    2e60:	90 e0       	ldi	r25, 0x00	; 0
    2e62:	84 1b       	sub	r24, r20
    2e64:	95 0b       	sbc	r25, r21
    2e66:	95 95       	asr	r25
    2e68:	87 95       	ror	r24
    2e6a:	95 95       	asr	r25
    2e6c:	87 95       	ror	r24
    2e6e:	49 96       	adiw	r24, 0x19	; 25
    2e70:	1c c0       	rjmp	.+56     	; 0x2eaa <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2e72:	24 eb       	ldi	r18, 0xB4	; 180
    2e74:	30 e0       	ldi	r19, 0x00	; 0
    2e76:	24 1b       	sub	r18, r20
    2e78:	35 0b       	sbc	r19, r21
    2e7a:	35 95       	asr	r19
    2e7c:	27 95       	ror	r18
    2e7e:	35 95       	asr	r19
    2e80:	27 95       	ror	r18
    2e82:	0f c0       	rjmp	.+30     	; 0x2ea2 <start_vertical_speed_control_left+0x9e>
    2e84:	9a 01       	movw	r18, r20
    2e86:	35 95       	asr	r19
    2e88:	27 95       	ror	r18
    2e8a:	35 95       	asr	r19
    2e8c:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2e8e:	18 16       	cp	r1, r24
    2e90:	19 06       	cpc	r1, r25
    2e92:	3c f4       	brge	.+14     	; 0x2ea2 <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2e94:	27 5e       	subi	r18, 0xE7	; 231
    2e96:	3f 4f       	sbci	r19, 0xFF	; 255
    2e98:	30 93 04 02 	sts	0x0204, r19
    2e9c:	20 93 03 02 	sts	0x0203, r18
    2ea0:	08 c0       	rjmp	.+16     	; 0x2eb2 <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2ea2:	89 e1       	ldi	r24, 0x19	; 25
    2ea4:	90 e0       	ldi	r25, 0x00	; 0
    2ea6:	82 1b       	sub	r24, r18
    2ea8:	93 0b       	sbc	r25, r19
    2eaa:	90 93 04 02 	sts	0x0204, r25
    2eae:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2eb2:	e0 91 63 05 	lds	r30, 0x0563
    2eb6:	f0 91 64 05 	lds	r31, 0x0564
    2eba:	f0 93 7e 05 	sts	0x057E, r31
    2ebe:	e0 93 7d 05 	sts	0x057D, r30
	if(*pwm_left >= 0) {
    2ec2:	8d 91       	ld	r24, X+
    2ec4:	9c 91       	ld	r25, X
    2ec6:	11 97       	sbiw	r26, 0x01	; 1
    2ec8:	20 91 0f 04 	lds	r18, 0x040F
    2ecc:	30 91 10 04 	lds	r19, 0x0410
    2ed0:	97 fd       	sbrc	r25, 7
    2ed2:	03 c0       	rjmp	.+6      	; 0x2eda <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2ed4:	82 1b       	sub	r24, r18
    2ed6:	93 0b       	sbc	r25, r19
    2ed8:	02 c0       	rjmp	.+4      	; 0x2ede <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2eda:	82 0f       	add	r24, r18
    2edc:	93 1f       	adc	r25, r19
    2ede:	90 93 64 05 	sts	0x0564, r25
    2ee2:	80 93 63 05 	sts	0x0563, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2ee6:	60 91 63 05 	lds	r22, 0x0563
    2eea:	70 91 64 05 	lds	r23, 0x0564
    2eee:	80 91 1f 04 	lds	r24, 0x041F
    2ef2:	90 91 20 04 	lds	r25, 0x0420
    2ef6:	86 0f       	add	r24, r22
    2ef8:	97 1f       	adc	r25, r23
    2efa:	90 93 20 04 	sts	0x0420, r25
    2efe:	80 93 1f 04 	sts	0x041F, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2f02:	26 e0       	ldi	r18, 0x06	; 6
    2f04:	81 34       	cpi	r24, 0x41	; 65
    2f06:	92 07       	cpc	r25, r18
    2f08:	1c f0       	brlt	.+6      	; 0x2f10 <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2f0a:	80 e4       	ldi	r24, 0x40	; 64
    2f0c:	96 e0       	ldi	r25, 0x06	; 6
    2f0e:	05 c0       	rjmp	.+10     	; 0x2f1a <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2f10:	80 5c       	subi	r24, 0xC0	; 192
    2f12:	99 4f       	sbci	r25, 0xF9	; 249
    2f14:	34 f4       	brge	.+12     	; 0x2f22 <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2f16:	80 ec       	ldi	r24, 0xC0	; 192
    2f18:	99 ef       	ldi	r25, 0xF9	; 249
    2f1a:	90 93 20 04 	sts	0x0420, r25
    2f1e:	80 93 1f 04 	sts	0x041F, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2f22:	80 91 1f 04 	lds	r24, 0x041F
    2f26:	90 91 20 04 	lds	r25, 0x0420
    2f2a:	ac 01       	movw	r20, r24
    2f2c:	44 0f       	add	r20, r20
    2f2e:	55 1f       	adc	r21, r21
    2f30:	48 0f       	add	r20, r24
    2f32:	59 1f       	adc	r21, r25
    2f34:	cb 01       	movw	r24, r22
    2f36:	88 0f       	add	r24, r24
    2f38:	99 1f       	adc	r25, r25
    2f3a:	9b 01       	movw	r18, r22
    2f3c:	22 0f       	add	r18, r18
    2f3e:	33 1f       	adc	r19, r19
    2f40:	22 0f       	add	r18, r18
    2f42:	33 1f       	adc	r19, r19
    2f44:	22 0f       	add	r18, r18
    2f46:	33 1f       	adc	r19, r19
    2f48:	82 0f       	add	r24, r18
    2f4a:	93 1f       	adc	r25, r19
    2f4c:	48 0f       	add	r20, r24
    2f4e:	59 1f       	adc	r21, r25
    2f50:	e6 1b       	sub	r30, r22
    2f52:	f7 0b       	sbc	r31, r23
    2f54:	ee 0f       	add	r30, r30
    2f56:	ff 1f       	adc	r31, r31
    2f58:	4e 0f       	add	r20, r30
    2f5a:	5f 1f       	adc	r21, r31
    2f5c:	2d 91       	ld	r18, X+
    2f5e:	3c 91       	ld	r19, X
    2f60:	11 97       	sbiw	r26, 0x01	; 1
    2f62:	80 91 03 02 	lds	r24, 0x0203
    2f66:	90 91 04 02 	lds	r25, 0x0204
    2f6a:	bc 01       	movw	r22, r24
    2f6c:	26 9f       	mul	r18, r22
    2f6e:	c0 01       	movw	r24, r0
    2f70:	27 9f       	mul	r18, r23
    2f72:	90 0d       	add	r25, r0
    2f74:	36 9f       	mul	r19, r22
    2f76:	90 0d       	add	r25, r0
    2f78:	11 24       	eor	r1, r1
    2f7a:	48 0f       	add	r20, r24
    2f7c:	59 1f       	adc	r21, r25
    2f7e:	50 93 1e 04 	sts	0x041E, r21
    2f82:	40 93 1d 04 	sts	0x041D, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    2f86:	57 ff       	sbrs	r21, 7
    2f88:	0f c0       	rjmp	.+30     	; 0x2fa8 <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    2f8a:	11 96       	adiw	r26, 0x01	; 1
    2f8c:	8c 91       	ld	r24, X
    2f8e:	11 97       	sbiw	r26, 0x01	; 1
    2f90:	99 27       	eor	r25, r25
    2f92:	87 fd       	sbrc	r24, 7
    2f94:	90 95       	com	r25
    2f96:	99 0f       	add	r25, r25
    2f98:	88 0b       	sbc	r24, r24
    2f9a:	98 2f       	mov	r25, r24
    2f9c:	84 23       	and	r24, r20
    2f9e:	95 23       	and	r25, r21
    2fa0:	90 93 1e 04 	sts	0x041E, r25
    2fa4:	80 93 1d 04 	sts	0x041D, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    2fa8:	80 91 1d 04 	lds	r24, 0x041D
    2fac:	90 91 1e 04 	lds	r25, 0x041E
    2fb0:	18 16       	cp	r1, r24
    2fb2:	19 06       	cpc	r1, r25
    2fb4:	4c f4       	brge	.+18     	; 0x2fc8 <start_vertical_speed_control_left+0x1c4>
    2fb6:	8d 91       	ld	r24, X+
    2fb8:	9c 91       	ld	r25, X
    2fba:	11 97       	sbiw	r26, 0x01	; 1
    2fbc:	97 ff       	sbrs	r25, 7
    2fbe:	04 c0       	rjmp	.+8      	; 0x2fc8 <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    2fc0:	10 92 1e 04 	sts	0x041E, r1
    2fc4:	10 92 1d 04 	sts	0x041D, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    2fc8:	80 91 1d 04 	lds	r24, 0x041D
    2fcc:	90 91 1e 04 	lds	r25, 0x041E
    2fd0:	81 5c       	subi	r24, 0xC1	; 193
    2fd2:	9d 45       	sbci	r25, 0x5D	; 93
    2fd4:	34 f0       	brlt	.+12     	; 0x2fe2 <start_vertical_speed_control_left+0x1de>
    2fd6:	80 ec       	ldi	r24, 0xC0	; 192
    2fd8:	9d e5       	ldi	r25, 0x5D	; 93
    2fda:	90 93 1e 04 	sts	0x041E, r25
    2fde:	80 93 1d 04 	sts	0x041D, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    2fe2:	80 91 1d 04 	lds	r24, 0x041D
    2fe6:	90 91 1e 04 	lds	r25, 0x041E
    2fea:	80 54       	subi	r24, 0x40	; 64
    2fec:	92 4a       	sbci	r25, 0xA2	; 162
    2fee:	34 f4       	brge	.+12     	; 0x2ffc <start_vertical_speed_control_left+0x1f8>
    2ff0:	80 e4       	ldi	r24, 0x40	; 64
    2ff2:	92 ea       	ldi	r25, 0xA2	; 162
    2ff4:	90 93 1e 04 	sts	0x041E, r25
    2ff8:	80 93 1d 04 	sts	0x041D, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    2ffc:	80 91 1d 04 	lds	r24, 0x041D
    3000:	90 91 1e 04 	lds	r25, 0x041E
    3004:	24 e0       	ldi	r18, 0x04	; 4
    3006:	95 95       	asr	r25
    3008:	87 95       	ror	r24
    300a:	2a 95       	dec	r18
    300c:	e1 f7       	brne	.-8      	; 0x3006 <start_vertical_speed_control_left+0x202>
    300e:	11 96       	adiw	r26, 0x01	; 1
    3010:	9c 93       	st	X, r25
    3012:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3014:	81 50       	subi	r24, 0x01	; 1
    3016:	92 40       	sbci	r25, 0x02	; 2
    3018:	2c f0       	brlt	.+10     	; 0x3024 <start_vertical_speed_control_left+0x220>
    301a:	80 e0       	ldi	r24, 0x00	; 0
    301c:	92 e0       	ldi	r25, 0x02	; 2
    301e:	11 96       	adiw	r26, 0x01	; 1
    3020:	9c 93       	st	X, r25
    3022:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3024:	8d 91       	ld	r24, X+
    3026:	9c 91       	ld	r25, X
    3028:	11 97       	sbiw	r26, 0x01	; 1
    302a:	80 50       	subi	r24, 0x00	; 0
    302c:	9e 4f       	sbci	r25, 0xFE	; 254
    302e:	24 f4       	brge	.+8      	; 0x3038 <start_vertical_speed_control_left+0x234>
    3030:	80 e0       	ldi	r24, 0x00	; 0
    3032:	9e ef       	ldi	r25, 0xFE	; 254
    3034:	8d 93       	st	X+, r24
    3036:	9c 93       	st	X, r25
    3038:	08 95       	ret

0000303a <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    303a:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    303c:	8d 91       	ld	r24, X+
    303e:	9c 91       	ld	r25, X
    3040:	11 97       	sbiw	r26, 0x01	; 1
    3042:	00 97       	sbiw	r24, 0x00	; 0
    3044:	69 f4       	brne	.+26     	; 0x3060 <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    3046:	10 92 22 04 	sts	0x0422, r1
    304a:	10 92 21 04 	sts	0x0421, r1
		delta_right_speed_current = 0;
    304e:	10 92 8d 05 	sts	0x058D, r1
    3052:	10 92 8c 05 	sts	0x058C, r1
		delta_right_speed_prev = 0;
    3056:	10 92 66 05 	sts	0x0566, r1
    305a:	10 92 65 05 	sts	0x0565, r1
    305e:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    3060:	40 91 4d 05 	lds	r20, 0x054D
    3064:	50 91 4e 05 	lds	r21, 0x054E
    3068:	21 e0       	ldi	r18, 0x01	; 1
    306a:	4e 30       	cpi	r20, 0x0E	; 14
    306c:	52 07       	cpc	r21, r18
    306e:	4c f0       	brlt	.+18     	; 0x3082 <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    3070:	18 16       	cp	r1, r24
    3072:	19 06       	cpc	r1, r25
    3074:	1c f4       	brge	.+6      	; 0x307c <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    3076:	28 e6       	ldi	r18, 0x68	; 104
    3078:	31 e0       	ldi	r19, 0x01	; 1
    307a:	18 c0       	rjmp	.+48     	; 0x30ac <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    307c:	88 e6       	ldi	r24, 0x68	; 104
    307e:	91 e0       	ldi	r25, 0x01	; 1
    3080:	0b c0       	rjmp	.+22     	; 0x3098 <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    3082:	44 3b       	cpi	r20, 0xB4	; 180
    3084:	51 05       	cpc	r21, r1
    3086:	1c f4       	brge	.+6      	; 0x308e <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    3088:	4a 35       	cpi	r20, 0x5A	; 90
    308a:	51 05       	cpc	r21, r1
    308c:	b4 f0       	brlt	.+44     	; 0x30ba <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    308e:	18 16       	cp	r1, r24
    3090:	19 06       	cpc	r1, r25
    3092:	54 f4       	brge	.+20     	; 0x30a8 <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    3094:	84 eb       	ldi	r24, 0xB4	; 180
    3096:	90 e0       	ldi	r25, 0x00	; 0
    3098:	84 1b       	sub	r24, r20
    309a:	95 0b       	sbc	r25, r21
    309c:	95 95       	asr	r25
    309e:	87 95       	ror	r24
    30a0:	95 95       	asr	r25
    30a2:	87 95       	ror	r24
    30a4:	49 96       	adiw	r24, 0x19	; 25
    30a6:	1c c0       	rjmp	.+56     	; 0x30e0 <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    30a8:	24 eb       	ldi	r18, 0xB4	; 180
    30aa:	30 e0       	ldi	r19, 0x00	; 0
    30ac:	24 1b       	sub	r18, r20
    30ae:	35 0b       	sbc	r19, r21
    30b0:	35 95       	asr	r19
    30b2:	27 95       	ror	r18
    30b4:	35 95       	asr	r19
    30b6:	27 95       	ror	r18
    30b8:	0f c0       	rjmp	.+30     	; 0x30d8 <start_vertical_speed_control_right+0x9e>
    30ba:	9a 01       	movw	r18, r20
    30bc:	35 95       	asr	r19
    30be:	27 95       	ror	r18
    30c0:	35 95       	asr	r19
    30c2:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    30c4:	18 16       	cp	r1, r24
    30c6:	19 06       	cpc	r1, r25
    30c8:	3c f4       	brge	.+14     	; 0x30d8 <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    30ca:	27 5e       	subi	r18, 0xE7	; 231
    30cc:	3f 4f       	sbci	r19, 0xFF	; 255
    30ce:	30 93 06 02 	sts	0x0206, r19
    30d2:	20 93 05 02 	sts	0x0205, r18
    30d6:	08 c0       	rjmp	.+16     	; 0x30e8 <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    30d8:	89 e1       	ldi	r24, 0x19	; 25
    30da:	90 e0       	ldi	r25, 0x00	; 0
    30dc:	82 1b       	sub	r24, r18
    30de:	93 0b       	sbc	r25, r19
    30e0:	90 93 06 02 	sts	0x0206, r25
    30e4:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    30e8:	e0 91 8c 05 	lds	r30, 0x058C
    30ec:	f0 91 8d 05 	lds	r31, 0x058D
    30f0:	f0 93 66 05 	sts	0x0566, r31
    30f4:	e0 93 65 05 	sts	0x0565, r30
	if(*pwm_right >= 0) {
    30f8:	8d 91       	ld	r24, X+
    30fa:	9c 91       	ld	r25, X
    30fc:	11 97       	sbiw	r26, 0x01	; 1
    30fe:	20 91 11 04 	lds	r18, 0x0411
    3102:	30 91 12 04 	lds	r19, 0x0412
    3106:	97 fd       	sbrc	r25, 7
    3108:	03 c0       	rjmp	.+6      	; 0x3110 <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    310a:	82 1b       	sub	r24, r18
    310c:	93 0b       	sbc	r25, r19
    310e:	02 c0       	rjmp	.+4      	; 0x3114 <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    3110:	82 0f       	add	r24, r18
    3112:	93 1f       	adc	r25, r19
    3114:	90 93 8d 05 	sts	0x058D, r25
    3118:	80 93 8c 05 	sts	0x058C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    311c:	60 91 8c 05 	lds	r22, 0x058C
    3120:	70 91 8d 05 	lds	r23, 0x058D
    3124:	80 91 21 04 	lds	r24, 0x0421
    3128:	90 91 22 04 	lds	r25, 0x0422
    312c:	86 0f       	add	r24, r22
    312e:	97 1f       	adc	r25, r23
    3130:	90 93 22 04 	sts	0x0422, r25
    3134:	80 93 21 04 	sts	0x0421, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    3138:	26 e0       	ldi	r18, 0x06	; 6
    313a:	81 34       	cpi	r24, 0x41	; 65
    313c:	92 07       	cpc	r25, r18
    313e:	1c f0       	brlt	.+6      	; 0x3146 <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    3140:	80 e4       	ldi	r24, 0x40	; 64
    3142:	96 e0       	ldi	r25, 0x06	; 6
    3144:	05 c0       	rjmp	.+10     	; 0x3150 <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    3146:	80 5c       	subi	r24, 0xC0	; 192
    3148:	99 4f       	sbci	r25, 0xF9	; 249
    314a:	34 f4       	brge	.+12     	; 0x3158 <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    314c:	80 ec       	ldi	r24, 0xC0	; 192
    314e:	99 ef       	ldi	r25, 0xF9	; 249
    3150:	90 93 22 04 	sts	0x0422, r25
    3154:	80 93 21 04 	sts	0x0421, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    3158:	80 91 21 04 	lds	r24, 0x0421
    315c:	90 91 22 04 	lds	r25, 0x0422
    3160:	ac 01       	movw	r20, r24
    3162:	44 0f       	add	r20, r20
    3164:	55 1f       	adc	r21, r21
    3166:	48 0f       	add	r20, r24
    3168:	59 1f       	adc	r21, r25
    316a:	cb 01       	movw	r24, r22
    316c:	88 0f       	add	r24, r24
    316e:	99 1f       	adc	r25, r25
    3170:	9b 01       	movw	r18, r22
    3172:	22 0f       	add	r18, r18
    3174:	33 1f       	adc	r19, r19
    3176:	22 0f       	add	r18, r18
    3178:	33 1f       	adc	r19, r19
    317a:	22 0f       	add	r18, r18
    317c:	33 1f       	adc	r19, r19
    317e:	82 0f       	add	r24, r18
    3180:	93 1f       	adc	r25, r19
    3182:	48 0f       	add	r20, r24
    3184:	59 1f       	adc	r21, r25
    3186:	e6 1b       	sub	r30, r22
    3188:	f7 0b       	sbc	r31, r23
    318a:	ee 0f       	add	r30, r30
    318c:	ff 1f       	adc	r31, r31
    318e:	4e 0f       	add	r20, r30
    3190:	5f 1f       	adc	r21, r31
    3192:	2d 91       	ld	r18, X+
    3194:	3c 91       	ld	r19, X
    3196:	11 97       	sbiw	r26, 0x01	; 1
    3198:	80 91 05 02 	lds	r24, 0x0205
    319c:	90 91 06 02 	lds	r25, 0x0206
    31a0:	bc 01       	movw	r22, r24
    31a2:	26 9f       	mul	r18, r22
    31a4:	c0 01       	movw	r24, r0
    31a6:	27 9f       	mul	r18, r23
    31a8:	90 0d       	add	r25, r0
    31aa:	36 9f       	mul	r19, r22
    31ac:	90 0d       	add	r25, r0
    31ae:	11 24       	eor	r1, r1
    31b0:	48 0f       	add	r20, r24
    31b2:	59 1f       	adc	r21, r25
    31b4:	50 93 1c 04 	sts	0x041C, r21
    31b8:	40 93 1b 04 	sts	0x041B, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    31bc:	57 ff       	sbrs	r21, 7
    31be:	0f c0       	rjmp	.+30     	; 0x31de <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    31c0:	11 96       	adiw	r26, 0x01	; 1
    31c2:	8c 91       	ld	r24, X
    31c4:	11 97       	sbiw	r26, 0x01	; 1
    31c6:	99 27       	eor	r25, r25
    31c8:	87 fd       	sbrc	r24, 7
    31ca:	90 95       	com	r25
    31cc:	99 0f       	add	r25, r25
    31ce:	88 0b       	sbc	r24, r24
    31d0:	98 2f       	mov	r25, r24
    31d2:	84 23       	and	r24, r20
    31d4:	95 23       	and	r25, r21
    31d6:	90 93 1c 04 	sts	0x041C, r25
    31da:	80 93 1b 04 	sts	0x041B, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    31de:	80 91 1b 04 	lds	r24, 0x041B
    31e2:	90 91 1c 04 	lds	r25, 0x041C
    31e6:	18 16       	cp	r1, r24
    31e8:	19 06       	cpc	r1, r25
    31ea:	4c f4       	brge	.+18     	; 0x31fe <start_vertical_speed_control_right+0x1c4>
    31ec:	8d 91       	ld	r24, X+
    31ee:	9c 91       	ld	r25, X
    31f0:	11 97       	sbiw	r26, 0x01	; 1
    31f2:	97 ff       	sbrs	r25, 7
    31f4:	04 c0       	rjmp	.+8      	; 0x31fe <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    31f6:	10 92 1c 04 	sts	0x041C, r1
    31fa:	10 92 1b 04 	sts	0x041B, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    31fe:	80 91 1b 04 	lds	r24, 0x041B
    3202:	90 91 1c 04 	lds	r25, 0x041C
    3206:	81 5c       	subi	r24, 0xC1	; 193
    3208:	9d 45       	sbci	r25, 0x5D	; 93
    320a:	34 f0       	brlt	.+12     	; 0x3218 <start_vertical_speed_control_right+0x1de>
    320c:	80 ec       	ldi	r24, 0xC0	; 192
    320e:	9d e5       	ldi	r25, 0x5D	; 93
    3210:	90 93 1c 04 	sts	0x041C, r25
    3214:	80 93 1b 04 	sts	0x041B, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    3218:	80 91 1b 04 	lds	r24, 0x041B
    321c:	90 91 1c 04 	lds	r25, 0x041C
    3220:	80 54       	subi	r24, 0x40	; 64
    3222:	92 4a       	sbci	r25, 0xA2	; 162
    3224:	34 f4       	brge	.+12     	; 0x3232 <start_vertical_speed_control_right+0x1f8>
    3226:	80 e4       	ldi	r24, 0x40	; 64
    3228:	92 ea       	ldi	r25, 0xA2	; 162
    322a:	90 93 1c 04 	sts	0x041C, r25
    322e:	80 93 1b 04 	sts	0x041B, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3232:	80 91 1b 04 	lds	r24, 0x041B
    3236:	90 91 1c 04 	lds	r25, 0x041C
    323a:	74 e0       	ldi	r23, 0x04	; 4
    323c:	95 95       	asr	r25
    323e:	87 95       	ror	r24
    3240:	7a 95       	dec	r23
    3242:	e1 f7       	brne	.-8      	; 0x323c <start_vertical_speed_control_right+0x202>
    3244:	11 96       	adiw	r26, 0x01	; 1
    3246:	9c 93       	st	X, r25
    3248:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    324a:	81 50       	subi	r24, 0x01	; 1
    324c:	92 40       	sbci	r25, 0x02	; 2
    324e:	2c f0       	brlt	.+10     	; 0x325a <start_vertical_speed_control_right+0x220>
    3250:	80 e0       	ldi	r24, 0x00	; 0
    3252:	92 e0       	ldi	r25, 0x02	; 2
    3254:	11 96       	adiw	r26, 0x01	; 1
    3256:	9c 93       	st	X, r25
    3258:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    325a:	8d 91       	ld	r24, X+
    325c:	9c 91       	ld	r25, X
    325e:	11 97       	sbiw	r26, 0x01	; 1
    3260:	80 50       	subi	r24, 0x00	; 0
    3262:	9e 4f       	sbci	r25, 0xFE	; 254
    3264:	24 f4       	brge	.+8      	; 0x326e <start_vertical_speed_control_right+0x234>
    3266:	80 e0       	ldi	r24, 0x00	; 0
    3268:	9e ef       	ldi	r25, 0xFE	; 254
    326a:	8d 93       	st	X+, r24
    326c:	9c 93       	st	X, r25
    326e:	08 95       	ret

00003270 <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    3270:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3272:	80 81       	ld	r24, Z
    3274:	91 81       	ldd	r25, Z+1	; 0x01
    3276:	89 2b       	or	r24, r25
    3278:	69 f4       	brne	.+26     	; 0x3294 <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    327a:	10 92 22 04 	sts	0x0422, r1
    327e:	10 92 21 04 	sts	0x0421, r1
		delta_right_speed_current = 0;
    3282:	10 92 8d 05 	sts	0x058D, r1
    3286:	10 92 8c 05 	sts	0x058C, r1
		delta_right_speed_prev = 0;
    328a:	10 92 66 05 	sts	0x0566, r1
    328e:	10 92 65 05 	sts	0x0565, r1
    3292:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3294:	60 91 8c 05 	lds	r22, 0x058C
    3298:	70 91 8d 05 	lds	r23, 0x058D
    329c:	70 93 66 05 	sts	0x0566, r23
    32a0:	60 93 65 05 	sts	0x0565, r22
	if(*pwm_right >= 0) {
    32a4:	80 81       	ld	r24, Z
    32a6:	91 81       	ldd	r25, Z+1	; 0x01
    32a8:	40 91 11 04 	lds	r20, 0x0411
    32ac:	50 91 12 04 	lds	r21, 0x0412
    32b0:	97 fd       	sbrc	r25, 7
    32b2:	03 c0       	rjmp	.+6      	; 0x32ba <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    32b4:	84 1b       	sub	r24, r20
    32b6:	95 0b       	sbc	r25, r21
    32b8:	02 c0       	rjmp	.+4      	; 0x32be <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    32ba:	84 0f       	add	r24, r20
    32bc:	95 1f       	adc	r25, r21
    32be:	90 93 8d 05 	sts	0x058D, r25
    32c2:	80 93 8c 05 	sts	0x058C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    32c6:	20 91 8c 05 	lds	r18, 0x058C
    32ca:	30 91 8d 05 	lds	r19, 0x058D
    32ce:	80 91 21 04 	lds	r24, 0x0421
    32d2:	90 91 22 04 	lds	r25, 0x0422
    32d6:	82 0f       	add	r24, r18
    32d8:	93 1f       	adc	r25, r19
    32da:	90 93 22 04 	sts	0x0422, r25
    32de:	80 93 21 04 	sts	0x0421, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    32e2:	46 e0       	ldi	r20, 0x06	; 6
    32e4:	81 34       	cpi	r24, 0x41	; 65
    32e6:	94 07       	cpc	r25, r20
    32e8:	1c f0       	brlt	.+6      	; 0x32f0 <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    32ea:	80 e4       	ldi	r24, 0x40	; 64
    32ec:	96 e0       	ldi	r25, 0x06	; 6
    32ee:	05 c0       	rjmp	.+10     	; 0x32fa <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    32f0:	80 5c       	subi	r24, 0xC0	; 192
    32f2:	99 4f       	sbci	r25, 0xF9	; 249
    32f4:	34 f4       	brge	.+12     	; 0x3302 <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    32f6:	80 ec       	ldi	r24, 0xC0	; 192
    32f8:	99 ef       	ldi	r25, 0xF9	; 249
    32fa:	90 93 22 04 	sts	0x0422, r25
    32fe:	80 93 21 04 	sts	0x0421, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    3302:	40 91 21 04 	lds	r20, 0x0421
    3306:	50 91 22 04 	lds	r21, 0x0422
    330a:	44 0f       	add	r20, r20
    330c:	55 1f       	adc	r21, r21
    330e:	89 e1       	ldi	r24, 0x19	; 25
    3310:	90 e0       	ldi	r25, 0x00	; 0
    3312:	dc 01       	movw	r26, r24
    3314:	2a 9f       	mul	r18, r26
    3316:	c0 01       	movw	r24, r0
    3318:	2b 9f       	mul	r18, r27
    331a:	90 0d       	add	r25, r0
    331c:	3a 9f       	mul	r19, r26
    331e:	90 0d       	add	r25, r0
    3320:	11 24       	eor	r1, r1
    3322:	48 0f       	add	r20, r24
    3324:	59 1f       	adc	r21, r25
    3326:	cb 01       	movw	r24, r22
    3328:	82 1b       	sub	r24, r18
    332a:	93 0b       	sbc	r25, r19
    332c:	9c 01       	movw	r18, r24
    332e:	88 0f       	add	r24, r24
    3330:	99 1f       	adc	r25, r25
    3332:	82 0f       	add	r24, r18
    3334:	93 1f       	adc	r25, r19
    3336:	48 0f       	add	r20, r24
    3338:	59 1f       	adc	r21, r25
    333a:	80 81       	ld	r24, Z
    333c:	91 81       	ldd	r25, Z+1	; 0x01
    333e:	b3 e0       	ldi	r27, 0x03	; 3
    3340:	88 0f       	add	r24, r24
    3342:	99 1f       	adc	r25, r25
    3344:	ba 95       	dec	r27
    3346:	e1 f7       	brne	.-8      	; 0x3340 <start_horizontal_speed_control_right+0xd0>
    3348:	48 0f       	add	r20, r24
    334a:	59 1f       	adc	r21, r25
    334c:	50 93 1c 04 	sts	0x041C, r21
    3350:	40 93 1b 04 	sts	0x041B, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    3354:	57 ff       	sbrs	r21, 7
    3356:	0d c0       	rjmp	.+26     	; 0x3372 <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    3358:	81 81       	ldd	r24, Z+1	; 0x01
    335a:	99 27       	eor	r25, r25
    335c:	87 fd       	sbrc	r24, 7
    335e:	90 95       	com	r25
    3360:	99 0f       	add	r25, r25
    3362:	88 0b       	sbc	r24, r24
    3364:	98 2f       	mov	r25, r24
    3366:	84 23       	and	r24, r20
    3368:	95 23       	and	r25, r21
    336a:	90 93 1c 04 	sts	0x041C, r25
    336e:	80 93 1b 04 	sts	0x041B, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    3372:	80 91 1b 04 	lds	r24, 0x041B
    3376:	90 91 1c 04 	lds	r25, 0x041C
    337a:	18 16       	cp	r1, r24
    337c:	19 06       	cpc	r1, r25
    337e:	44 f4       	brge	.+16     	; 0x3390 <start_horizontal_speed_control_right+0x120>
    3380:	80 81       	ld	r24, Z
    3382:	91 81       	ldd	r25, Z+1	; 0x01
    3384:	97 ff       	sbrs	r25, 7
    3386:	04 c0       	rjmp	.+8      	; 0x3390 <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    3388:	10 92 1c 04 	sts	0x041C, r1
    338c:	10 92 1b 04 	sts	0x041B, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    3390:	80 91 1b 04 	lds	r24, 0x041B
    3394:	90 91 1c 04 	lds	r25, 0x041C
    3398:	81 5c       	subi	r24, 0xC1	; 193
    339a:	9d 45       	sbci	r25, 0x5D	; 93
    339c:	34 f0       	brlt	.+12     	; 0x33aa <start_horizontal_speed_control_right+0x13a>
    339e:	80 ec       	ldi	r24, 0xC0	; 192
    33a0:	9d e5       	ldi	r25, 0x5D	; 93
    33a2:	90 93 1c 04 	sts	0x041C, r25
    33a6:	80 93 1b 04 	sts	0x041B, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    33aa:	80 91 1b 04 	lds	r24, 0x041B
    33ae:	90 91 1c 04 	lds	r25, 0x041C
    33b2:	80 54       	subi	r24, 0x40	; 64
    33b4:	92 4a       	sbci	r25, 0xA2	; 162
    33b6:	34 f4       	brge	.+12     	; 0x33c4 <start_horizontal_speed_control_right+0x154>
    33b8:	80 e4       	ldi	r24, 0x40	; 64
    33ba:	92 ea       	ldi	r25, 0xA2	; 162
    33bc:	90 93 1c 04 	sts	0x041C, r25
    33c0:	80 93 1b 04 	sts	0x041B, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    33c4:	80 91 1b 04 	lds	r24, 0x041B
    33c8:	90 91 1c 04 	lds	r25, 0x041C
    33cc:	74 e0       	ldi	r23, 0x04	; 4
    33ce:	95 95       	asr	r25
    33d0:	87 95       	ror	r24
    33d2:	7a 95       	dec	r23
    33d4:	e1 f7       	brne	.-8      	; 0x33ce <start_horizontal_speed_control_right+0x15e>
    33d6:	91 83       	std	Z+1, r25	; 0x01
    33d8:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    33da:	18 16       	cp	r1, r24
    33dc:	19 06       	cpc	r1, r25
    33de:	14 f4       	brge	.+4      	; 0x33e4 <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    33e0:	4e 96       	adiw	r24, 0x1e	; 30
    33e2:	03 c0       	rjmp	.+6      	; 0x33ea <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    33e4:	00 97       	sbiw	r24, 0x00	; 0
    33e6:	19 f0       	breq	.+6      	; 0x33ee <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    33e8:	4e 97       	sbiw	r24, 0x1e	; 30
    33ea:	91 83       	std	Z+1, r25	; 0x01
    33ec:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    33ee:	80 81       	ld	r24, Z
    33f0:	91 81       	ldd	r25, Z+1	; 0x01
    33f2:	81 50       	subi	r24, 0x01	; 1
    33f4:	92 40       	sbci	r25, 0x02	; 2
    33f6:	24 f0       	brlt	.+8      	; 0x3400 <start_horizontal_speed_control_right+0x190>
    33f8:	80 e0       	ldi	r24, 0x00	; 0
    33fa:	92 e0       	ldi	r25, 0x02	; 2
    33fc:	91 83       	std	Z+1, r25	; 0x01
    33fe:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    3400:	80 81       	ld	r24, Z
    3402:	91 81       	ldd	r25, Z+1	; 0x01
    3404:	80 50       	subi	r24, 0x00	; 0
    3406:	9e 4f       	sbci	r25, 0xFE	; 254
    3408:	24 f4       	brge	.+8      	; 0x3412 <start_horizontal_speed_control_right+0x1a2>
    340a:	80 e0       	ldi	r24, 0x00	; 0
    340c:	9e ef       	ldi	r25, 0xFE	; 254
    340e:	91 83       	std	Z+1, r25	; 0x01
    3410:	80 83       	st	Z, r24
    3412:	08 95       	ret

00003414 <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    3414:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    3416:	80 81       	ld	r24, Z
    3418:	91 81       	ldd	r25, Z+1	; 0x01
    341a:	89 2b       	or	r24, r25
    341c:	69 f4       	brne	.+26     	; 0x3438 <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    341e:	10 92 20 04 	sts	0x0420, r1
    3422:	10 92 1f 04 	sts	0x041F, r1
		delta_left_speed_current = 0;
    3426:	10 92 64 05 	sts	0x0564, r1
    342a:	10 92 63 05 	sts	0x0563, r1
		delta_left_speed_prev = 0;
    342e:	10 92 7e 05 	sts	0x057E, r1
    3432:	10 92 7d 05 	sts	0x057D, r1
    3436:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    3438:	60 91 63 05 	lds	r22, 0x0563
    343c:	70 91 64 05 	lds	r23, 0x0564
    3440:	70 93 7e 05 	sts	0x057E, r23
    3444:	60 93 7d 05 	sts	0x057D, r22
	if(*pwm_left >= 0) {
    3448:	80 81       	ld	r24, Z
    344a:	91 81       	ldd	r25, Z+1	; 0x01
    344c:	40 91 0f 04 	lds	r20, 0x040F
    3450:	50 91 10 04 	lds	r21, 0x0410
    3454:	97 fd       	sbrc	r25, 7
    3456:	03 c0       	rjmp	.+6      	; 0x345e <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    3458:	84 1b       	sub	r24, r20
    345a:	95 0b       	sbc	r25, r21
    345c:	02 c0       	rjmp	.+4      	; 0x3462 <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    345e:	84 0f       	add	r24, r20
    3460:	95 1f       	adc	r25, r21
    3462:	90 93 64 05 	sts	0x0564, r25
    3466:	80 93 63 05 	sts	0x0563, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    346a:	20 91 63 05 	lds	r18, 0x0563
    346e:	30 91 64 05 	lds	r19, 0x0564
    3472:	80 91 1f 04 	lds	r24, 0x041F
    3476:	90 91 20 04 	lds	r25, 0x0420
    347a:	82 0f       	add	r24, r18
    347c:	93 1f       	adc	r25, r19
    347e:	90 93 20 04 	sts	0x0420, r25
    3482:	80 93 1f 04 	sts	0x041F, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    3486:	46 e0       	ldi	r20, 0x06	; 6
    3488:	81 34       	cpi	r24, 0x41	; 65
    348a:	94 07       	cpc	r25, r20
    348c:	1c f0       	brlt	.+6      	; 0x3494 <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    348e:	80 e4       	ldi	r24, 0x40	; 64
    3490:	96 e0       	ldi	r25, 0x06	; 6
    3492:	05 c0       	rjmp	.+10     	; 0x349e <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    3494:	80 5c       	subi	r24, 0xC0	; 192
    3496:	99 4f       	sbci	r25, 0xF9	; 249
    3498:	34 f4       	brge	.+12     	; 0x34a6 <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    349a:	80 ec       	ldi	r24, 0xC0	; 192
    349c:	99 ef       	ldi	r25, 0xF9	; 249
    349e:	90 93 20 04 	sts	0x0420, r25
    34a2:	80 93 1f 04 	sts	0x041F, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    34a6:	40 91 1f 04 	lds	r20, 0x041F
    34aa:	50 91 20 04 	lds	r21, 0x0420
    34ae:	44 0f       	add	r20, r20
    34b0:	55 1f       	adc	r21, r21
    34b2:	89 e1       	ldi	r24, 0x19	; 25
    34b4:	90 e0       	ldi	r25, 0x00	; 0
    34b6:	dc 01       	movw	r26, r24
    34b8:	2a 9f       	mul	r18, r26
    34ba:	c0 01       	movw	r24, r0
    34bc:	2b 9f       	mul	r18, r27
    34be:	90 0d       	add	r25, r0
    34c0:	3a 9f       	mul	r19, r26
    34c2:	90 0d       	add	r25, r0
    34c4:	11 24       	eor	r1, r1
    34c6:	48 0f       	add	r20, r24
    34c8:	59 1f       	adc	r21, r25
    34ca:	cb 01       	movw	r24, r22
    34cc:	82 1b       	sub	r24, r18
    34ce:	93 0b       	sbc	r25, r19
    34d0:	9c 01       	movw	r18, r24
    34d2:	88 0f       	add	r24, r24
    34d4:	99 1f       	adc	r25, r25
    34d6:	82 0f       	add	r24, r18
    34d8:	93 1f       	adc	r25, r19
    34da:	48 0f       	add	r20, r24
    34dc:	59 1f       	adc	r21, r25
    34de:	80 81       	ld	r24, Z
    34e0:	91 81       	ldd	r25, Z+1	; 0x01
    34e2:	33 e0       	ldi	r19, 0x03	; 3
    34e4:	88 0f       	add	r24, r24
    34e6:	99 1f       	adc	r25, r25
    34e8:	3a 95       	dec	r19
    34ea:	e1 f7       	brne	.-8      	; 0x34e4 <start_horizontal_speed_control_left+0xd0>
    34ec:	48 0f       	add	r20, r24
    34ee:	59 1f       	adc	r21, r25
    34f0:	50 93 1e 04 	sts	0x041E, r21
    34f4:	40 93 1d 04 	sts	0x041D, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    34f8:	57 ff       	sbrs	r21, 7
    34fa:	0d c0       	rjmp	.+26     	; 0x3516 <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    34fc:	81 81       	ldd	r24, Z+1	; 0x01
    34fe:	99 27       	eor	r25, r25
    3500:	87 fd       	sbrc	r24, 7
    3502:	90 95       	com	r25
    3504:	99 0f       	add	r25, r25
    3506:	88 0b       	sbc	r24, r24
    3508:	98 2f       	mov	r25, r24
    350a:	84 23       	and	r24, r20
    350c:	95 23       	and	r25, r21
    350e:	90 93 1e 04 	sts	0x041E, r25
    3512:	80 93 1d 04 	sts	0x041D, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3516:	80 91 1d 04 	lds	r24, 0x041D
    351a:	90 91 1e 04 	lds	r25, 0x041E
    351e:	18 16       	cp	r1, r24
    3520:	19 06       	cpc	r1, r25
    3522:	44 f4       	brge	.+16     	; 0x3534 <start_horizontal_speed_control_left+0x120>
    3524:	80 81       	ld	r24, Z
    3526:	91 81       	ldd	r25, Z+1	; 0x01
    3528:	97 ff       	sbrs	r25, 7
    352a:	04 c0       	rjmp	.+8      	; 0x3534 <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    352c:	10 92 1e 04 	sts	0x041E, r1
    3530:	10 92 1d 04 	sts	0x041D, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3534:	80 91 1d 04 	lds	r24, 0x041D
    3538:	90 91 1e 04 	lds	r25, 0x041E
    353c:	81 5c       	subi	r24, 0xC1	; 193
    353e:	9d 45       	sbci	r25, 0x5D	; 93
    3540:	34 f0       	brlt	.+12     	; 0x354e <start_horizontal_speed_control_left+0x13a>
    3542:	80 ec       	ldi	r24, 0xC0	; 192
    3544:	9d e5       	ldi	r25, 0x5D	; 93
    3546:	90 93 1e 04 	sts	0x041E, r25
    354a:	80 93 1d 04 	sts	0x041D, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    354e:	80 91 1d 04 	lds	r24, 0x041D
    3552:	90 91 1e 04 	lds	r25, 0x041E
    3556:	80 54       	subi	r24, 0x40	; 64
    3558:	92 4a       	sbci	r25, 0xA2	; 162
    355a:	34 f4       	brge	.+12     	; 0x3568 <start_horizontal_speed_control_left+0x154>
    355c:	80 e4       	ldi	r24, 0x40	; 64
    355e:	92 ea       	ldi	r25, 0xA2	; 162
    3560:	90 93 1e 04 	sts	0x041E, r25
    3564:	80 93 1d 04 	sts	0x041D, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    3568:	80 91 1d 04 	lds	r24, 0x041D
    356c:	90 91 1e 04 	lds	r25, 0x041E
    3570:	b4 e0       	ldi	r27, 0x04	; 4
    3572:	95 95       	asr	r25
    3574:	87 95       	ror	r24
    3576:	ba 95       	dec	r27
    3578:	e1 f7       	brne	.-8      	; 0x3572 <start_horizontal_speed_control_left+0x15e>
    357a:	91 83       	std	Z+1, r25	; 0x01
    357c:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    357e:	18 16       	cp	r1, r24
    3580:	19 06       	cpc	r1, r25
    3582:	14 f4       	brge	.+4      	; 0x3588 <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    3584:	4e 96       	adiw	r24, 0x1e	; 30
    3586:	03 c0       	rjmp	.+6      	; 0x358e <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    3588:	00 97       	sbiw	r24, 0x00	; 0
    358a:	19 f0       	breq	.+6      	; 0x3592 <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    358c:	4e 97       	sbiw	r24, 0x1e	; 30
    358e:	91 83       	std	Z+1, r25	; 0x01
    3590:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3592:	80 81       	ld	r24, Z
    3594:	91 81       	ldd	r25, Z+1	; 0x01
    3596:	81 50       	subi	r24, 0x01	; 1
    3598:	92 40       	sbci	r25, 0x02	; 2
    359a:	24 f0       	brlt	.+8      	; 0x35a4 <start_horizontal_speed_control_left+0x190>
    359c:	80 e0       	ldi	r24, 0x00	; 0
    359e:	92 e0       	ldi	r25, 0x02	; 2
    35a0:	91 83       	std	Z+1, r25	; 0x01
    35a2:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    35a4:	80 81       	ld	r24, Z
    35a6:	91 81       	ldd	r25, Z+1	; 0x01
    35a8:	80 50       	subi	r24, 0x00	; 0
    35aa:	9e 4f       	sbci	r25, 0xFE	; 254
    35ac:	24 f4       	brge	.+8      	; 0x35b6 <start_horizontal_speed_control_left+0x1a2>
    35ae:	80 e0       	ldi	r24, 0x00	; 0
    35b0:	9e ef       	ldi	r25, 0xFE	; 254
    35b2:	91 83       	std	Z+1, r25	; 0x01
    35b4:	80 83       	st	Z, r24
    35b6:	08 95       	ret

000035b8 <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    35b8:	20 91 2e 04 	lds	r18, 0x042E
    35bc:	80 e0       	ldi	r24, 0x00	; 0
    35be:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    35c0:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    35c2:	37 e2       	ldi	r19, 0x27	; 39
    35c4:	80 31       	cpi	r24, 0x10	; 16
    35c6:	93 07       	cpc	r25, r19
    35c8:	08 f0       	brcs	.+2      	; 0x35cc <SPI_WAIT+0x14>
    35ca:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    35cc:	0d b4       	in	r0, 0x2d	; 45
    35ce:	07 fe       	sbrs	r0, 7
    35d0:	f7 cf       	rjmp	.-18     	; 0x35c0 <SPI_WAIT+0x8>
    35d2:	20 93 2e 04 	sts	0x042E, r18
			return;
		}
	}
}
    35d6:	08 95       	ret

000035d8 <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    35d8:	84 b1       	in	r24, 0x04	; 4
    35da:	80 7f       	andi	r24, 0xF0	; 240
    35dc:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    35de:	84 b1       	in	r24, 0x04	; 4
    35e0:	87 60       	ori	r24, 0x07	; 7
    35e2:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    35e4:	80 e5       	ldi	r24, 0x50	; 80
    35e6:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    35e8:	8d b5       	in	r24, 0x2d	; 45
    35ea:	81 60       	ori	r24, 0x01	; 1
    35ec:	8d bd       	out	0x2d, r24	; 45

}
    35ee:	08 95       	ret

000035f0 <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    35f0:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    35f2:	1d bc       	out	0x2d, r1	; 45
}
    35f4:	08 95       	ret

000035f6 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    35f6:	df 92       	push	r13
    35f8:	ef 92       	push	r14
    35fa:	ff 92       	push	r15
    35fc:	0f 93       	push	r16
    35fe:	1f 93       	push	r17
    3600:	cf 93       	push	r28
    3602:	df 93       	push	r29
    3604:	7c 01       	movw	r14, r24
    3606:	d4 2e       	mov	r13, r20
    3608:	8b 01       	movw	r16, r22
    360a:	c0 e0       	ldi	r28, 0x00	; 0
    360c:	d0 e0       	ldi	r29, 0x00	; 0
    360e:	10 c0       	rjmp	.+32     	; 0x3630 <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3610:	f7 01       	movw	r30, r14
    3612:	ec 0f       	add	r30, r28
    3614:	fd 1f       	adc	r31, r29
    3616:	80 81       	ld	r24, Z
    3618:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    361a:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <SPI_WAIT>
		  if(spiCommError) {
    361e:	80 91 2e 04 	lds	r24, 0x042E
    3622:	88 23       	and	r24, r24
    3624:	39 f4       	brne	.+14     	; 0x3634 <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    3626:	8e b5       	in	r24, 0x2e	; 46
    3628:	f8 01       	movw	r30, r16
    362a:	81 93       	st	Z+, r24
    362c:	8f 01       	movw	r16, r30
    362e:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    3630:	cd 15       	cp	r28, r13
    3632:	70 f3       	brcs	.-36     	; 0x3610 <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    3634:	df 91       	pop	r29
    3636:	cf 91       	pop	r28
    3638:	1f 91       	pop	r17
    363a:	0f 91       	pop	r16
    363c:	ff 90       	pop	r15
    363e:	ef 90       	pop	r14
    3640:	df 90       	pop	r13
    3642:	08 95       	ret

00003644 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    3644:	0f 93       	push	r16
    3646:	1f 93       	push	r17
    3648:	cf 93       	push	r28
    364a:	df 93       	push	r29
    364c:	06 2f       	mov	r16, r22
    364e:	ec 01       	movw	r28, r24
    3650:	10 e0       	ldi	r17, 0x00	; 0
    3652:	09 c0       	rjmp	.+18     	; 0x3666 <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3654:	89 91       	ld	r24, Y+
    3656:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3658:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <SPI_WAIT>
		  if(spiCommError) {
    365c:	80 91 2e 04 	lds	r24, 0x042E
    3660:	88 23       	and	r24, r24
    3662:	19 f4       	brne	.+6      	; 0x366a <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    3664:	1f 5f       	subi	r17, 0xFF	; 255
    3666:	10 17       	cp	r17, r16
    3668:	a8 f3       	brcs	.-22     	; 0x3654 <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    366a:	df 91       	pop	r29
    366c:	cf 91       	pop	r28
    366e:	1f 91       	pop	r17
    3670:	0f 91       	pop	r16
    3672:	08 95       	ret

00003674 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    3674:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    3676:	0e 94 dc 1a 	call	0x35b8	; 0x35b8 <SPI_WAIT>
    return SPDR;
    367a:	8e b5       	in	r24, 0x2e	; 46
}
    367c:	08 95       	ret

0000367e <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    367e:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    3682:	10 92 bc 00 	sts	0x00BC, r1
}
    3686:	08 95       	ret

00003688 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    3688:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    368a:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    368c:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    3690:	81 e0       	ldi	r24, 0x01	; 1
    3692:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    3696:	08 95       	ret

00003698 <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    3698:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    369a:	84 ea       	ldi	r24, 0xA4	; 164
    369c:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    36a0:	80 91 bc 00 	lds	r24, 0x00BC
    36a4:	87 ff       	sbrs	r24, 7
    36a6:	fc cf       	rjmp	.-8      	; 0x36a0 <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    36a8:	80 91 b9 00 	lds	r24, 0x00B9
    36ac:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    36ae:	88 30       	cpi	r24, 0x08	; 8
    36b0:	21 f0       	breq	.+8      	; 0x36ba <i2c_start+0x22>
    36b2:	80 31       	cpi	r24, 0x10	; 16
    36b4:	11 f0       	breq	.+4      	; 0x36ba <i2c_start+0x22>
    36b6:	81 e0       	ldi	r24, 0x01	; 1
    36b8:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    36ba:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    36be:	84 e8       	ldi	r24, 0x84	; 132
    36c0:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    36c4:	80 91 bc 00 	lds	r24, 0x00BC
    36c8:	87 ff       	sbrs	r24, 7
    36ca:	fc cf       	rjmp	.-8      	; 0x36c4 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    36cc:	90 91 b9 00 	lds	r25, 0x00B9
    36d0:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    36d2:	98 31       	cpi	r25, 0x18	; 24
    36d4:	11 f4       	brne	.+4      	; 0x36da <i2c_start+0x42>
    36d6:	80 e0       	ldi	r24, 0x00	; 0
    36d8:	08 95       	ret
    36da:	80 e0       	ldi	r24, 0x00	; 0
    36dc:	90 34       	cpi	r25, 0x40	; 64
    36de:	09 f0       	breq	.+2      	; 0x36e2 <i2c_start+0x4a>
    36e0:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    36e2:	08 95       	ret

000036e4 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    36e4:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36e6:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    36e8:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    36ea:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36ec:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    36f0:	80 91 bc 00 	lds	r24, 0x00BC
    36f4:	87 ff       	sbrs	r24, 7
    36f6:	fc cf       	rjmp	.-8      	; 0x36f0 <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    36f8:	80 91 b9 00 	lds	r24, 0x00B9
    36fc:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    36fe:	88 30       	cpi	r24, 0x08	; 8
    3700:	11 f0       	breq	.+4      	; 0x3706 <i2c_start_wait+0x22>
    3702:	80 31       	cpi	r24, 0x10	; 16
    3704:	99 f7       	brne	.-26     	; 0x36ec <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    3706:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    370a:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    370e:	80 91 bc 00 	lds	r24, 0x00BC
    3712:	87 ff       	sbrs	r24, 7
    3714:	fc cf       	rjmp	.-8      	; 0x370e <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3716:	80 91 b9 00 	lds	r24, 0x00B9
    371a:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    371c:	80 32       	cpi	r24, 0x20	; 32
    371e:	11 f0       	breq	.+4      	; 0x3724 <i2c_start_wait+0x40>
    3720:	88 35       	cpi	r24, 0x58	; 88
    3722:	39 f4       	brne	.+14     	; 0x3732 <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3724:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    3728:	80 91 bc 00 	lds	r24, 0x00BC
    372c:	84 fd       	sbrc	r24, 4
    372e:	fc cf       	rjmp	.-8      	; 0x3728 <i2c_start_wait+0x44>
    3730:	dd cf       	rjmp	.-70     	; 0x36ec <i2c_start_wait+0x8>
    3732:	08 95       	ret

00003734 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    3734:	0e 94 4c 1b 	call	0x3698	; 0x3698 <i2c_start>

}/* i2c_rep_start */
    3738:	08 95       	ret

0000373a <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    373a:	84 e9       	ldi	r24, 0x94	; 148
    373c:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    3740:	80 91 bc 00 	lds	r24, 0x00BC
    3744:	84 fd       	sbrc	r24, 4
    3746:	fc cf       	rjmp	.-8      	; 0x3740 <i2c_stop+0x6>

}/* i2c_stop */
    3748:	08 95       	ret

0000374a <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    374a:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    374e:	84 e8       	ldi	r24, 0x84	; 132
    3750:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3754:	80 91 bc 00 	lds	r24, 0x00BC
    3758:	87 ff       	sbrs	r24, 7
    375a:	fc cf       	rjmp	.-8      	; 0x3754 <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    375c:	80 91 b9 00 	lds	r24, 0x00B9
    3760:	90 e0       	ldi	r25, 0x00	; 0
    3762:	88 7f       	andi	r24, 0xF8	; 248
    3764:	88 32       	cpi	r24, 0x28	; 40
    3766:	09 f0       	breq	.+2      	; 0x376a <i2c_write+0x20>
    3768:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    376a:	89 2f       	mov	r24, r25
    376c:	08 95       	ret

0000376e <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    376e:	84 ec       	ldi	r24, 0xC4	; 196
    3770:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    3774:	80 91 bc 00 	lds	r24, 0x00BC
    3778:	87 ff       	sbrs	r24, 7
    377a:	fc cf       	rjmp	.-8      	; 0x3774 <i2c_readAck+0x6>

    return TWDR;
    377c:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    3780:	08 95       	ret

00003782 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    3782:	84 e8       	ldi	r24, 0x84	; 132
    3784:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    3788:	80 91 bc 00 	lds	r24, 0x00BC
    378c:	87 ff       	sbrs	r24, 7
    378e:	fc cf       	rjmp	.-8      	; 0x3788 <i2c_readNak+0x6>
	
    return TWDR;
    3790:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    3794:	08 95       	ret

00003796 <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    3796:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    379a:	80 e1       	ldi	r24, 0x10	; 16
    379c:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    37a0:	e0 ec       	ldi	r30, 0xC0	; 192
    37a2:	f0 e0       	ldi	r31, 0x00	; 0
    37a4:	80 81       	ld	r24, Z
    37a6:	82 60       	ori	r24, 0x02	; 2
    37a8:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    37aa:	e1 ec       	ldi	r30, 0xC1	; 193
    37ac:	f0 e0       	ldi	r31, 0x00	; 0
    37ae:	80 81       	ld	r24, Z
    37b0:	88 69       	ori	r24, 0x98	; 152
    37b2:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    37b4:	e2 ec       	ldi	r30, 0xC2	; 194
    37b6:	f0 e0       	ldi	r31, 0x00	; 0
    37b8:	80 81       	ld	r24, Z
    37ba:	86 60       	ori	r24, 0x06	; 6
    37bc:	80 83       	st	Z, r24



}
    37be:	08 95       	ret

000037c0 <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    37c0:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    37c4:	80 e1       	ldi	r24, 0x10	; 16
    37c6:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    37ca:	e8 ec       	ldi	r30, 0xC8	; 200
    37cc:	f0 e0       	ldi	r31, 0x00	; 0
    37ce:	80 81       	ld	r24, Z
    37d0:	82 60       	ori	r24, 0x02	; 2
    37d2:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    37d4:	e9 ec       	ldi	r30, 0xC9	; 201
    37d6:	f0 e0       	ldi	r31, 0x00	; 0
    37d8:	80 81       	ld	r24, Z
    37da:	88 61       	ori	r24, 0x18	; 24
    37dc:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    37de:	ea ec       	ldi	r30, 0xCA	; 202
    37e0:	f0 e0       	ldi	r31, 0x00	; 0
    37e2:	80 81       	ld	r24, Z
    37e4:	86 60       	ori	r24, 0x06	; 6
    37e6:	80 83       	st	Z, r24

}
    37e8:	08 95       	ret

000037ea <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    37ea:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    37ee:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    37f2:	10 92 c2 00 	sts	0x00C2, r1

}
    37f6:	08 95       	ret

000037f8 <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    37f8:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    37fa:	80 91 c0 00 	lds	r24, 0x00C0
    37fe:	85 ff       	sbrs	r24, 5
    3800:	fc cf       	rjmp	.-8      	; 0x37fa <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    3802:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    3806:	66 23       	and	r22, r22
    3808:	21 f0       	breq	.+8      	; 0x3812 <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    380a:	80 91 c0 00 	lds	r24, 0x00C0
    380e:	86 ff       	sbrs	r24, 6
    3810:	fc cf       	rjmp	.-8      	; 0x380a <usart0Transmit+0x12>
    3812:	08 95       	ret

00003814 <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    3814:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    3816:	80 91 c8 00 	lds	r24, 0x00C8
    381a:	85 ff       	sbrs	r24, 5
    381c:	fc cf       	rjmp	.-8      	; 0x3816 <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    381e:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    3822:	66 23       	and	r22, r22
    3824:	21 f0       	breq	.+8      	; 0x382e <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    3826:	80 91 c8 00 	lds	r24, 0x00C8
    382a:	86 ff       	sbrs	r24, 6
    382c:	fc cf       	rjmp	.-8      	; 0x3826 <usart1Transmit+0x12>
    382e:	08 95       	ret

00003830 <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    3830:	80 91 c0 00 	lds	r24, 0x00C0
    3834:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    3836:	88 1f       	adc	r24, r24
    3838:	88 27       	eor	r24, r24
    383a:	88 1f       	adc	r24, r24
    383c:	08 95       	ret

0000383e <usart0Receive>:

unsigned char usart0Receive() {
    383e:	20 e0       	ldi	r18, 0x00	; 0
    3840:	30 e0       	ldi	r19, 0x00	; 0
    3842:	05 c0       	rjmp	.+10     	; 0x384e <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    3844:	81 e0       	ldi	r24, 0x01	; 1
    3846:	80 93 31 04 	sts	0x0431, r24
    384a:	80 e0       	ldi	r24, 0x00	; 0
    384c:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    384e:	80 91 c0 00 	lds	r24, 0x00C0
    3852:	87 ff       	sbrs	r24, 7
    3854:	03 c0       	rjmp	.+6      	; 0x385c <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    3856:	80 91 c6 00 	lds	r24, 0x00C6

}
    385a:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    385c:	2f 5f       	subi	r18, 0xFF	; 255
    385e:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    3860:	27 39       	cpi	r18, 0x97	; 151
    3862:	31 05       	cpc	r19, r1
    3864:	a1 f7       	brne	.-24     	; 0x384e <usart0Receive+0x10>
    3866:	ee cf       	rjmp	.-36     	; 0x3844 <usart0Receive+0x6>

00003868 <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    3868:	1f 92       	push	r1
    386a:	0f 92       	push	r0
    386c:	0f b6       	in	r0, 0x3f	; 63
    386e:	0f 92       	push	r0
    3870:	0b b6       	in	r0, 0x3b	; 59
    3872:	0f 92       	push	r0
    3874:	11 24       	eor	r1, r1
    3876:	2f 93       	push	r18
    3878:	8f 93       	push	r24
    387a:	9f 93       	push	r25
    387c:	ef 93       	push	r30
    387e:	ff 93       	push	r31
	byteCount++;
    3880:	80 91 32 04 	lds	r24, 0x0432
    3884:	90 91 33 04 	lds	r25, 0x0433
    3888:	01 96       	adiw	r24, 0x01	; 1
    388a:	90 93 33 04 	sts	0x0433, r25
    388e:	80 93 32 04 	sts	0x0432, r24
	if(byteCount <= UART_BUFF_SIZE) {
    3892:	81 50       	subi	r24, 0x01	; 1
    3894:	91 40       	sbci	r25, 0x01	; 1
    3896:	60 f4       	brcc	.+24     	; 0x38b0 <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    3898:	80 91 34 05 	lds	r24, 0x0534
    389c:	90 91 c6 00 	lds	r25, 0x00C6
    38a0:	e8 2f       	mov	r30, r24
    38a2:	f0 e0       	ldi	r31, 0x00	; 0
    38a4:	ec 5c       	subi	r30, 0xCC	; 204
    38a6:	fb 4f       	sbci	r31, 0xFB	; 251
    38a8:	90 83       	st	Z, r25
		nextByteIndex++;
    38aa:	8f 5f       	subi	r24, 0xFF	; 255
    38ac:	80 93 34 05 	sts	0x0534, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    38b0:	ff 91       	pop	r31
    38b2:	ef 91       	pop	r30
    38b4:	9f 91       	pop	r25
    38b6:	8f 91       	pop	r24
    38b8:	2f 91       	pop	r18
    38ba:	0f 90       	pop	r0
    38bc:	0b be       	out	0x3b, r0	; 59
    38be:	0f 90       	pop	r0
    38c0:	0f be       	out	0x3f, r0	; 63
    38c2:	0f 90       	pop	r0
    38c4:	1f 90       	pop	r1
    38c6:	18 95       	reti

000038c8 <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    38c8:	86 b1       	in	r24, 0x06	; 6
    38ca:	46 b1       	in	r20, 0x06	; 6
    38cc:	26 b1       	in	r18, 0x06	; 6
    38ce:	66 b1       	in	r22, 0x06	; 6
    38d0:	30 e0       	ldi	r19, 0x00	; 0
    38d2:	28 70       	andi	r18, 0x08	; 8
    38d4:	30 70       	andi	r19, 0x00	; 0
    38d6:	f3 e0       	ldi	r31, 0x03	; 3
    38d8:	35 95       	asr	r19
    38da:	27 95       	ror	r18
    38dc:	fa 95       	dec	r31
    38de:	e1 f7       	brne	.-8      	; 0x38d8 <getSelector+0x10>
    38e0:	22 0f       	add	r18, r18
    38e2:	33 1f       	adc	r19, r19
    38e4:	50 e0       	ldi	r21, 0x00	; 0
    38e6:	44 70       	andi	r20, 0x04	; 4
    38e8:	50 70       	andi	r21, 0x00	; 0
    38ea:	55 95       	asr	r21
    38ec:	47 95       	ror	r20
    38ee:	55 95       	asr	r21
    38f0:	47 95       	ror	r20
    38f2:	24 0f       	add	r18, r20
    38f4:	35 1f       	adc	r19, r21
    38f6:	22 0f       	add	r18, r18
    38f8:	33 1f       	adc	r19, r19
    38fa:	70 e0       	ldi	r23, 0x00	; 0
    38fc:	62 70       	andi	r22, 0x02	; 2
    38fe:	70 70       	andi	r23, 0x00	; 0
    3900:	75 95       	asr	r23
    3902:	67 95       	ror	r22
    3904:	26 0f       	add	r18, r22
    3906:	37 1f       	adc	r19, r23
    3908:	22 0f       	add	r18, r18
    390a:	33 1f       	adc	r19, r19
    390c:	81 70       	andi	r24, 0x01	; 1
}
    390e:	82 0f       	add	r24, r18
    3910:	08 95       	ret

00003912 <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    3912:	1f 92       	push	r1
    3914:	0f 92       	push	r0
    3916:	0f b6       	in	r0, 0x3f	; 63
    3918:	0f 92       	push	r0
    391a:	11 24       	eor	r1, r1

}
    391c:	0f 90       	pop	r0
    391e:	0f be       	out	0x3f, r0	; 63
    3920:	0f 90       	pop	r0
    3922:	1f 90       	pop	r1
    3924:	18 95       	reti

00003926 <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    3926:	60 91 56 05 	lds	r22, 0x0556
    392a:	70 91 57 05 	lds	r23, 0x0557
	return clockTick;
}
    392e:	80 91 58 05 	lds	r24, 0x0558
    3932:	90 91 59 05 	lds	r25, 0x0559
    3936:	08 95       	ret

00003938 <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    3938:	81 e0       	ldi	r24, 0x01	; 1
    393a:	80 93 e5 03 	sts	0x03E5, r24
}
    393e:	08 95       	ret

00003940 <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    3940:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    3942:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    3944:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    3946:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    394a:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    394e:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    3952:	8e ef       	ldi	r24, 0xFE	; 254
    3954:	9f e0       	ldi	r25, 0x0F	; 15
    3956:	0e 94 21 24 	call	0x4842	; 0x4842 <__eerd_word_m2560>
    395a:	90 93 2c 04 	sts	0x042C, r25
    395e:	80 93 2b 04 	sts	0x042B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    3962:	8d ef       	ldi	r24, 0xFD	; 253
    3964:	9f e0       	ldi	r25, 0x0F	; 15
    3966:	0e 94 19 24 	call	0x4832	; 0x4832 <__eerd_byte_m2560>
    396a:	98 2f       	mov	r25, r24
    396c:	80 93 62 05 	sts	0x0562, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    3970:	81 50       	subi	r24, 0x01	; 1
    3972:	8e 3f       	cpi	r24, 0xFE	; 254
    3974:	18 f4       	brcc	.+6      	; 0x397c <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    3976:	90 93 66 00 	sts	0x0066, r25
    397a:	08 c0       	rjmp	.+16     	; 0x398c <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    397c:	60 91 66 00 	lds	r22, 0x0066
    3980:	60 93 62 05 	sts	0x0562, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    3984:	8d ef       	ldi	r24, 0xFD	; 253
    3986:	9f e0       	ldi	r25, 0x0F	; 15
    3988:	0e 94 27 24 	call	0x484e	; 0x484e <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    398c:	20 91 2b 04 	lds	r18, 0x042B
    3990:	30 91 2c 04 	lds	r19, 0x042C
    3994:	c9 01       	movw	r24, r18
    3996:	81 58       	subi	r24, 0x81	; 129
    3998:	9c 40       	sbci	r25, 0x0C	; 12
    399a:	03 97       	sbiw	r24, 0x03	; 3
    399c:	10 f4       	brcc	.+4      	; 0x39a2 <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    399e:	10 92 5d 05 	sts	0x055D, r1
	}

	if(rfAddress == 3200) {
    39a2:	8c e0       	ldi	r24, 0x0C	; 12
    39a4:	20 38       	cpi	r18, 0x80	; 128
    39a6:	38 07       	cpc	r19, r24
    39a8:	11 f4       	brne	.+4      	; 0x39ae <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    39aa:	81 e0       	ldi	r24, 0x01	; 1
    39ac:	04 c0       	rjmp	.+8      	; 0x39b6 <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    39ae:	24 58       	subi	r18, 0x84	; 132
    39b0:	3c 40       	sbci	r19, 0x0C	; 12
    39b2:	18 f0       	brcs	.+6      	; 0x39ba <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    39b4:	82 e0       	ldi	r24, 0x02	; 2
    39b6:	80 93 5d 05 	sts	0x055D, r24
	}

	initPortsIO();
    39ba:	0e 94 42 12 	call	0x2484	; 0x2484 <initPortsIO>
	initAdc();
    39be:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <initAdc>
	initMotors();
    39c2:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <initMotors>
	initRGBleds();
    39c6:	0e 94 64 08 	call	0x10c8	; 0x10c8 <initRGBleds>
	initSPI();
    39ca:	0e 94 ec 1a 	call	0x35d8	; 0x35d8 <initSPI>
	mirf_init();
    39ce:	0e 94 5c 0a 	call	0x14b8	; 0x14b8 <mirf_init>
	if(spiCommError==0) {
    39d2:	80 91 2e 04 	lds	r24, 0x042E
    39d6:	88 23       	and	r24, r24
    39d8:	29 f4       	brne	.+10     	; 0x39e4 <initPeripherals+0xa4>
		rfFlags |= 1;
    39da:	80 91 2d 04 	lds	r24, 0x042D
    39de:	81 60       	ori	r24, 0x01	; 1
    39e0:	80 93 2d 04 	sts	0x042D, r24
	}
	initUsart0();
    39e4:	0e 94 cb 1b 	call	0x3796	; 0x3796 <initUsart0>
	initAccelerometer();
    39e8:	0e 94 e7 15 	call	0x2bce	; 0x2bce <initAccelerometer>
	init_ir_remote_control();
    39ec:	0e 94 4e 05 	call	0xa9c	; 0xa9c <init_ir_remote_control>

	sei();			// enable global interrupts
    39f0:	78 94       	sei

	
}
    39f2:	08 95       	ret

000039f4 <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    39f4:	cf 93       	push	r28
    39f6:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    39f8:	9e e1       	ldi	r25, 0x1E	; 30
    39fa:	89 9f       	mul	r24, r25
    39fc:	e0 01       	movw	r28, r0
    39fe:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3a00:	80 91 68 00 	lds	r24, 0x0068
    3a04:	8d 7f       	andi	r24, 0xFD	; 253
    3a06:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3a0a:	80 91 6c 00 	lds	r24, 0x006C
    3a0e:	8f 77       	andi	r24, 0x7F	; 127
    3a10:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3a14:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3a16:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3a1a:	80 91 7a 00 	lds	r24, 0x007A
    3a1e:	80 61       	ori	r24, 0x10	; 16
    3a20:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3a24:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3a28:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3a2c:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3a30:	88 b3       	in	r24, 0x18	; 24
    3a32:	87 60       	ori	r24, 0x07	; 7
    3a34:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3a36:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3a3a:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3a3e:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3a42:	89 b3       	in	r24, 0x19	; 25
    3a44:	87 60       	ori	r24, 0x07	; 7
    3a46:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3a48:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3a4c:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3a50:	0e 94 f5 1b 	call	0x37ea	; 0x37ea <closeUsart>
	closeSPI();
    3a54:	0e 94 f8 1a 	call	0x35f0	; 0x35f0 <closeSPI>
	i2c_close();
    3a58:	0e 94 3f 1b 	call	0x367e	; 0x367e <i2c_close>

	// set port pins
	initPortsIO();
    3a5c:	0e 94 42 12 	call	0x2484	; 0x2484 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3a60:	83 b7       	in	r24, 0x33	; 51
    3a62:	8f 60       	ori	r24, 0x0F	; 15
    3a64:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3a66:	81 e0       	ldi	r24, 0x01	; 1
    3a68:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3a6c:	80 91 b0 00 	lds	r24, 0x00B0
    3a70:	8d 7f       	andi	r24, 0xFD	; 253
    3a72:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3a76:	80 91 b1 00 	lds	r24, 0x00B1
    3a7a:	87 60       	ori	r24, 0x07	; 7
    3a7c:	80 93 b1 00 	sts	0x00B1, r24
    3a80:	02 c0       	rjmp	.+4      	; 0x3a86 <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3a82:	88 95       	sleep
		pause--;
    3a84:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3a86:	20 97       	sbiw	r28, 0x00	; 0
    3a88:	e1 f7       	brne	.-8      	; 0x3a82 <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3a8a:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3a8c:	80 91 b1 00 	lds	r24, 0x00B1
    3a90:	88 7f       	andi	r24, 0xF8	; 248
    3a92:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3a96:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3a9a:	80 91 b0 00 	lds	r24, 0x00B0
    3a9e:	82 60       	ori	r24, 0x02	; 2
    3aa0:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3aa4:	8f ef       	ldi	r24, 0xFF	; 255
    3aa6:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3aaa:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3aae:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3ab2:	10 92 14 04 	sts	0x0414, r1
    3ab6:	10 92 13 04 	sts	0x0413, r1
	pwm_left = 0;
    3aba:	10 92 16 04 	sts	0x0416, r1
    3abe:	10 92 15 04 	sts	0x0415, r1
	initPeripherals();
    3ac2:	0e 94 a0 1c 	call	0x3940	; 0x3940 <initPeripherals>

}
    3ac6:	df 91       	pop	r29
    3ac8:	cf 91       	pop	r28
    3aca:	08 95       	ret

00003acc <gridEdgeDetected>:
*/

char gridEdgeDetected() {

	// tell whether a gridEdge is detected or not
	if(proximityResult[9] > CLIFF_THR || proximityResult[10] > CLIFF_THR) {
    3acc:	80 91 91 03 	lds	r24, 0x0391
    3ad0:	90 91 92 03 	lds	r25, 0x0392
    3ad4:	85 5a       	subi	r24, 0xA5	; 165
    3ad6:	91 40       	sbci	r25, 0x01	; 1
    3ad8:	44 f4       	brge	.+16     	; 0x3aea <gridEdgeDetected+0x1e>
    3ada:	20 e0       	ldi	r18, 0x00	; 0
    3adc:	80 91 93 03 	lds	r24, 0x0393
    3ae0:	90 91 94 03 	lds	r25, 0x0394
    3ae4:	85 5a       	subi	r24, 0xA5	; 165
    3ae6:	91 40       	sbci	r25, 0x01	; 1
    3ae8:	0c f0       	brlt	.+2      	; 0x3aec <gridEdgeDetected+0x20>
    3aea:	21 e0       	ldi	r18, 0x01	; 1
		return 1; //it sees the white line
	} else {
		return 0;
	}
}
    3aec:	82 2f       	mov	r24, r18
    3aee:	08 95       	ret

00003af0 <moveForwardOne>:


/*move forwared 1 grid step
*/
void moveForwardOne(){
    3af0:	cf 93       	push	r28
    3af2:	df 93       	push	r29
    3af4:	c0 e0       	ldi	r28, 0x00	; 0
    3af6:	d0 e0       	ldi	r29, 0x00	; 0

//	while(gridEdgeDetected()) {
	for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
			setLeftSpeed(15);
    3af8:	8f e0       	ldi	r24, 0x0F	; 15
    3afa:	0e 94 56 0e 	call	0x1cac	; 0x1cac <setLeftSpeed>
			setRightSpeed(15);
    3afe:	8f e0       	ldi	r24, 0x0F	; 15
    3b00:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <setRightSpeed>
			handleMotorsWithSpeedController();
    3b04:	0e 94 2d 11 	call	0x225a	; 0x225a <handleMotorsWithSpeedController>
/*move forwared 1 grid step
*/
void moveForwardOne(){

//	while(gridEdgeDetected()) {
	for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
    3b08:	21 96       	adiw	r28, 0x01	; 1
    3b0a:	80 e8       	ldi	r24, 0x80	; 128
    3b0c:	c8 3e       	cpi	r28, 0xE8	; 232
    3b0e:	d8 07       	cpc	r29, r24
    3b10:	99 f7       	brne	.-26     	; 0x3af8 <moveForwardOne+0x8>
			handleMotorsWithSpeedController();
	}

//	stopWait(1);
	
}
    3b12:	df 91       	pop	r29
    3b14:	cf 91       	pop	r28
    3b16:	08 95       	ret

00003b18 <moveForward>:
}


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
    3b18:	0f 93       	push	r16
    3b1a:	1f 93       	push	r17
    3b1c:	cf 93       	push	r28
    3b1e:	df 93       	push	r29
    3b20:	8c 01       	movw	r16, r24
    3b22:	c0 e0       	ldi	r28, 0x00	; 0
    3b24:	d0 e0       	ldi	r29, 0x00	; 0
    3b26:	03 c0       	rjmp	.+6      	; 0x3b2e <moveForward+0x16>
	for (int gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter ++) {
		moveForwardOne();
    3b28:	0e 94 78 1d 	call	0x3af0	; 0x3af0 <moveForwardOne>


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
	for (int gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter ++) {
    3b2c:	21 96       	adiw	r28, 0x01	; 1
    3b2e:	c0 17       	cp	r28, r16
    3b30:	d1 07       	cpc	r29, r17
    3b32:	d4 f3       	brlt	.-12     	; 0x3b28 <moveForward+0x10>
		moveForwardOne();
	}
}
    3b34:	df 91       	pop	r29
    3b36:	cf 91       	pop	r28
    3b38:	1f 91       	pop	r17
    3b3a:	0f 91       	pop	r16
    3b3c:	08 95       	ret

00003b3e <stopWait>:


/*stop where robot is and set motor speed to 0, wait if stop = 1
*/
void stopWait(char stop) {
	if(stop) {
    3b3e:	88 23       	and	r24, r24
    3b40:	41 f0       	breq	.+16     	; 0x3b52 <stopWait+0x14>
			setLeftSpeed(0);
    3b42:	80 e0       	ldi	r24, 0x00	; 0
    3b44:	0e 94 56 0e 	call	0x1cac	; 0x1cac <setLeftSpeed>
			setRightSpeed(0);
    3b48:	80 e0       	ldi	r24, 0x00	; 0
    3b4a:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <setRightSpeed>
			handleMotorsWithSpeedController();
    3b4e:	0e 94 2d 11 	call	0x225a	; 0x225a <handleMotorsWithSpeedController>
    3b52:	08 95       	ret

00003b54 <turn180>:
}

/*
turn 180 degrees and face the direction it came from
*/
void turn180() {
    3b54:	cf 93       	push	r28
    3b56:	df 93       	push	r29
    3b58:	c0 e0       	ldi	r28, 0x00	; 0
    3b5a:	d0 e0       	ldi	r29, 0x00	; 0
		//stopWait(0); //run
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter < (turn90count*2); turnCounter ++ ){
			setLeftSpeed(10);
    3b5c:	8a e0       	ldi	r24, 0x0A	; 10
    3b5e:	0e 94 56 0e 	call	0x1cac	; 0x1cac <setLeftSpeed>
			setRightSpeed(-10);
    3b62:	86 ef       	ldi	r24, 0xF6	; 246
    3b64:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3b68:	0e 94 2d 11 	call	0x225a	; 0x225a <handleMotorsWithSpeedController>
*/
void turn180() {
		//stopWait(0); //run
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter < (turn90count*2); turnCounter ++ ){
    3b6c:	21 96       	adiw	r28, 0x01	; 1
    3b6e:	86 ed       	ldi	r24, 0xD6	; 214
    3b70:	c8 3d       	cpi	r28, 0xD8	; 216
    3b72:	d8 07       	cpc	r29, r24
    3b74:	99 f7       	brne	.-26     	; 0x3b5c <turn180+0x8>
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}
		

}
    3b76:	df 91       	pop	r29
    3b78:	cf 91       	pop	r28
    3b7a:	08 95       	ret

00003b7c <turnRight>:

}

/*turns 90 degrees to the right
*/
void turnRight() {
    3b7c:	cf 93       	push	r28
    3b7e:	df 93       	push	r29
    3b80:	c0 e0       	ldi	r28, 0x00	; 0
    3b82:	d0 e0       	ldi	r29, 0x00	; 0

		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
			setLeftSpeed(10);
    3b84:	8a e0       	ldi	r24, 0x0A	; 10
    3b86:	0e 94 56 0e 	call	0x1cac	; 0x1cac <setLeftSpeed>
			setRightSpeed(-10);
    3b8a:	86 ef       	ldi	r24, 0xF6	; 246
    3b8c:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3b90:	0e 94 2d 11 	call	0x225a	; 0x225a <handleMotorsWithSpeedController>
/*turns 90 degrees to the right
*/
void turnRight() {

		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
    3b94:	21 96       	adiw	r28, 0x01	; 1
    3b96:	8b e6       	ldi	r24, 0x6B	; 107
    3b98:	cc 36       	cpi	r28, 0x6C	; 108
    3b9a:	d8 07       	cpc	r29, r24
    3b9c:	99 f7       	brne	.-26     	; 0x3b84 <turnRight+0x8>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}

}
    3b9e:	df 91       	pop	r29
    3ba0:	cf 91       	pop	r28
    3ba2:	08 95       	ret

00003ba4 <turnLeft>:
static uint16_t gridMoveCount = 33000; 


/*turns 90 degrees to the left
*/
void turnLeft() {
    3ba4:	cf 93       	push	r28
    3ba6:	df 93       	push	r29
    3ba8:	c0 e0       	ldi	r28, 0x00	; 0
    3baa:	d0 e0       	ldi	r29, 0x00	; 0
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
			setLeftSpeed(-10);
    3bac:	86 ef       	ldi	r24, 0xF6	; 246
    3bae:	0e 94 56 0e 	call	0x1cac	; 0x1cac <setLeftSpeed>
			setRightSpeed(10);
    3bb2:	8a e0       	ldi	r24, 0x0A	; 10
    3bb4:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3bb8:	0e 94 2d 11 	call	0x225a	; 0x225a <handleMotorsWithSpeedController>
/*turns 90 degrees to the left
*/
void turnLeft() {
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
    3bbc:	21 96       	adiw	r28, 0x01	; 1
    3bbe:	8b e6       	ldi	r24, 0x6B	; 107
    3bc0:	cc 36       	cpi	r28, 0x6C	; 108
    3bc2:	d8 07       	cpc	r29, r24
    3bc4:	99 f7       	brne	.-26     	; 0x3bac <turnLeft+0x8>
			setLeftSpeed(-10);
			setRightSpeed(10);
			handleMotorsWithSpeedController();  
		}

}
    3bc6:	df 91       	pop	r29
    3bc8:	cf 91       	pop	r28
    3bca:	08 95       	ret

00003bcc <delaym>:
	  	 
    
}

void delaym ()
{
    3bcc:	cf 93       	push	r28
    3bce:	df 93       	push	r29
    3bd0:	c0 e0       	ldi	r28, 0x00	; 0
    3bd2:	d0 e0       	ldi	r29, 0x00	; 0
	for (uint16_t counter = 0; counter<27500; counter ++ )
	{
		 setLeftSpeed(0);
    3bd4:	80 e0       	ldi	r24, 0x00	; 0
    3bd6:	0e 94 56 0e 	call	0x1cac	; 0x1cac <setLeftSpeed>
		setRightSpeed(0);
    3bda:	80 e0       	ldi	r24, 0x00	; 0
    3bdc:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <setRightSpeed>
    
}

void delaym ()
{
	for (uint16_t counter = 0; counter<27500; counter ++ )
    3be0:	21 96       	adiw	r28, 0x01	; 1
    3be2:	8b e6       	ldi	r24, 0x6B	; 107
    3be4:	cc 36       	cpi	r28, 0x6C	; 108
    3be6:	d8 07       	cpc	r29, r24
    3be8:	a9 f7       	brne	.-22     	; 0x3bd4 <delaym+0x8>
	{
		 setLeftSpeed(0);
		setRightSpeed(0);
	}
}
    3bea:	df 91       	pop	r29
    3bec:	cf 91       	pop	r28
    3bee:	08 95       	ret

00003bf0 <getMap>:
int myArray[cols][rows] = { 	{0, 0, 1, 0},
                        		{0, 1, 0, 0},
                        		{0, 1, 0, 0},
                        		{0, 0, 0, 0}  };							

void getMap() {
    3bf0:	ef 92       	push	r14
    3bf2:	ff 92       	push	r15
    3bf4:	0f 93       	push	r16
    3bf6:	1f 93       	push	r17
    3bf8:	cf 93       	push	r28
    3bfa:	df 93       	push	r29
    3bfc:	00 e0       	ldi	r16, 0x00	; 0
    3bfe:	10 e0       	ldi	r17, 0x00	; 0
    3c00:	2d c0       	rjmp	.+90     	; 0x3c5c <getMap+0x6c>
     }
*/
   for (int i = 0; i < cols; i++) {
    	for (int j = 0; j < rows; j++) {
	      	   
    		if (myArray[i][j] == 0)
    3c02:	88 81       	ld	r24, Y
    3c04:	99 81       	ldd	r25, Y+1	; 0x01
    3c06:	00 97       	sbiw	r24, 0x00	; 0
    3c08:	51 f4       	brne	.+20     	; 0x3c1e <getMap+0x2e>
				{
       			    setLeftSpeed(10);
    3c0a:	8a e0       	ldi	r24, 0x0A	; 10
    3c0c:	0e 94 56 0e 	call	0x1cac	; 0x1cac <setLeftSpeed>
					setRightSpeed(10);	
    3c10:	8a e0       	ldi	r24, 0x0A	; 10
    3c12:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <setRightSpeed>
					GREEN_LED1_ON;
    3c16:	80 91 0b 01 	lds	r24, 0x010B
    3c1a:	8d 7f       	andi	r24, 0xFD	; 253
    3c1c:	0b c0       	rjmp	.+22     	; 0x3c34 <getMap+0x44>
					
							
	 			}                 
    		else  if (myArray[i][j] == 1)
    3c1e:	01 97       	sbiw	r24, 0x01	; 1
    3c20:	59 f4       	brne	.+22     	; 0x3c38 <getMap+0x48>
				{
	    		
				    setLeftSpeed(0);
    3c22:	80 e0       	ldi	r24, 0x00	; 0
    3c24:	0e 94 56 0e 	call	0x1cac	; 0x1cac <setLeftSpeed>
					setRightSpeed(0);
    3c28:	80 e0       	ldi	r24, 0x00	; 0
    3c2a:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <setRightSpeed>
			        GREEN_LED1_OFF;
    3c2e:	80 91 0b 01 	lds	r24, 0x010B
    3c32:	82 60       	ori	r24, 0x02	; 2
    3c34:	80 93 0b 01 	sts	0x010B, r24
				
					
	 			}
	 	
   			handleMotorsWithSpeedController();
    3c38:	0e 94 2d 11 	call	0x225a	; 0x225a <handleMotorsWithSpeedController>
		    stopWait(1); 
    3c3c:	81 e0       	ldi	r24, 0x01	; 1
    3c3e:	0e 94 9f 1d 	call	0x3b3e	; 0x3b3e <stopWait>
		}
        //delaym();
     }
*/
   for (int i = 0; i < cols; i++) {
    	for (int j = 0; j < rows; j++) {
    3c42:	08 94       	sec
    3c44:	e1 1c       	adc	r14, r1
    3c46:	f1 1c       	adc	r15, r1
    3c48:	22 96       	adiw	r28, 0x02	; 2
    3c4a:	84 e0       	ldi	r24, 0x04	; 4
    3c4c:	e8 16       	cp	r14, r24
    3c4e:	f1 04       	cpc	r15, r1
    3c50:	c1 f6       	brne	.-80     	; 0x3c02 <getMap+0x12>
		handleMotorsWithSpeedController();
		}
        //delaym();
     }
*/
   for (int i = 0; i < cols; i++) {
    3c52:	0f 5f       	subi	r16, 0xFF	; 255
    3c54:	1f 4f       	sbci	r17, 0xFF	; 255
    3c56:	04 30       	cpi	r16, 0x04	; 4
    3c58:	11 05       	cpc	r17, r1
    3c5a:	59 f0       	breq	.+22     	; 0x3c72 <getMap+0x82>
    3c5c:	e8 01       	movw	r28, r16
    3c5e:	83 e0       	ldi	r24, 0x03	; 3
    3c60:	cc 0f       	add	r28, r28
    3c62:	dd 1f       	adc	r29, r29
    3c64:	8a 95       	dec	r24
    3c66:	e1 f7       	brne	.-8      	; 0x3c60 <getMap+0x70>
    3c68:	c9 5e       	subi	r28, 0xE9	; 233
    3c6a:	dd 4f       	sbci	r29, 0xFD	; 253
    3c6c:	ee 24       	eor	r14, r14
    3c6e:	ff 24       	eor	r15, r15
    3c70:	c8 cf       	rjmp	.-112    	; 0x3c02 <getMap+0x12>
        }

      }
	  	 
    
}
    3c72:	df 91       	pop	r29
    3c74:	cf 91       	pop	r28
    3c76:	1f 91       	pop	r17
    3c78:	0f 91       	pop	r16
    3c7a:	ff 90       	pop	r15
    3c7c:	ef 90       	pop	r14
    3c7e:	08 95       	ret

00003c80 <__mulsf3>:
    3c80:	a0 e2       	ldi	r26, 0x20	; 32
    3c82:	b0 e0       	ldi	r27, 0x00	; 0
    3c84:	e6 e4       	ldi	r30, 0x46	; 70
    3c86:	fe e1       	ldi	r31, 0x1E	; 30
    3c88:	0c 94 ce 21 	jmp	0x439c	; 0x439c <__prologue_saves__>
    3c8c:	69 83       	std	Y+1, r22	; 0x01
    3c8e:	7a 83       	std	Y+2, r23	; 0x02
    3c90:	8b 83       	std	Y+3, r24	; 0x03
    3c92:	9c 83       	std	Y+4, r25	; 0x04
    3c94:	2d 83       	std	Y+5, r18	; 0x05
    3c96:	3e 83       	std	Y+6, r19	; 0x06
    3c98:	4f 83       	std	Y+7, r20	; 0x07
    3c9a:	58 87       	std	Y+8, r21	; 0x08
    3c9c:	ce 01       	movw	r24, r28
    3c9e:	01 96       	adiw	r24, 0x01	; 1
    3ca0:	be 01       	movw	r22, r28
    3ca2:	67 5f       	subi	r22, 0xF7	; 247
    3ca4:	7f 4f       	sbci	r23, 0xFF	; 255
    3ca6:	0e 94 10 21 	call	0x4220	; 0x4220 <__unpack_f>
    3caa:	ce 01       	movw	r24, r28
    3cac:	05 96       	adiw	r24, 0x05	; 5
    3cae:	be 01       	movw	r22, r28
    3cb0:	6f 5e       	subi	r22, 0xEF	; 239
    3cb2:	7f 4f       	sbci	r23, 0xFF	; 255
    3cb4:	0e 94 10 21 	call	0x4220	; 0x4220 <__unpack_f>
    3cb8:	99 85       	ldd	r25, Y+9	; 0x09
    3cba:	92 30       	cpi	r25, 0x02	; 2
    3cbc:	88 f0       	brcs	.+34     	; 0x3ce0 <__mulsf3+0x60>
    3cbe:	89 89       	ldd	r24, Y+17	; 0x11
    3cc0:	82 30       	cpi	r24, 0x02	; 2
    3cc2:	c8 f0       	brcs	.+50     	; 0x3cf6 <__mulsf3+0x76>
    3cc4:	94 30       	cpi	r25, 0x04	; 4
    3cc6:	19 f4       	brne	.+6      	; 0x3cce <__mulsf3+0x4e>
    3cc8:	82 30       	cpi	r24, 0x02	; 2
    3cca:	51 f4       	brne	.+20     	; 0x3ce0 <__mulsf3+0x60>
    3ccc:	04 c0       	rjmp	.+8      	; 0x3cd6 <__mulsf3+0x56>
    3cce:	84 30       	cpi	r24, 0x04	; 4
    3cd0:	29 f4       	brne	.+10     	; 0x3cdc <__mulsf3+0x5c>
    3cd2:	92 30       	cpi	r25, 0x02	; 2
    3cd4:	81 f4       	brne	.+32     	; 0x3cf6 <__mulsf3+0x76>
    3cd6:	87 e3       	ldi	r24, 0x37	; 55
    3cd8:	92 e0       	ldi	r25, 0x02	; 2
    3cda:	c6 c0       	rjmp	.+396    	; 0x3e68 <__mulsf3+0x1e8>
    3cdc:	92 30       	cpi	r25, 0x02	; 2
    3cde:	49 f4       	brne	.+18     	; 0x3cf2 <__mulsf3+0x72>
    3ce0:	20 e0       	ldi	r18, 0x00	; 0
    3ce2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ce4:	8a 89       	ldd	r24, Y+18	; 0x12
    3ce6:	98 13       	cpse	r25, r24
    3ce8:	21 e0       	ldi	r18, 0x01	; 1
    3cea:	2a 87       	std	Y+10, r18	; 0x0a
    3cec:	ce 01       	movw	r24, r28
    3cee:	09 96       	adiw	r24, 0x09	; 9
    3cf0:	bb c0       	rjmp	.+374    	; 0x3e68 <__mulsf3+0x1e8>
    3cf2:	82 30       	cpi	r24, 0x02	; 2
    3cf4:	49 f4       	brne	.+18     	; 0x3d08 <__mulsf3+0x88>
    3cf6:	20 e0       	ldi	r18, 0x00	; 0
    3cf8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cfa:	8a 89       	ldd	r24, Y+18	; 0x12
    3cfc:	98 13       	cpse	r25, r24
    3cfe:	21 e0       	ldi	r18, 0x01	; 1
    3d00:	2a 8b       	std	Y+18, r18	; 0x12
    3d02:	ce 01       	movw	r24, r28
    3d04:	41 96       	adiw	r24, 0x11	; 17
    3d06:	b0 c0       	rjmp	.+352    	; 0x3e68 <__mulsf3+0x1e8>
    3d08:	2d 84       	ldd	r2, Y+13	; 0x0d
    3d0a:	3e 84       	ldd	r3, Y+14	; 0x0e
    3d0c:	4f 84       	ldd	r4, Y+15	; 0x0f
    3d0e:	58 88       	ldd	r5, Y+16	; 0x10
    3d10:	6d 88       	ldd	r6, Y+21	; 0x15
    3d12:	7e 88       	ldd	r7, Y+22	; 0x16
    3d14:	8f 88       	ldd	r8, Y+23	; 0x17
    3d16:	98 8c       	ldd	r9, Y+24	; 0x18
    3d18:	ee 24       	eor	r14, r14
    3d1a:	ff 24       	eor	r15, r15
    3d1c:	87 01       	movw	r16, r14
    3d1e:	aa 24       	eor	r10, r10
    3d20:	bb 24       	eor	r11, r11
    3d22:	65 01       	movw	r12, r10
    3d24:	40 e0       	ldi	r20, 0x00	; 0
    3d26:	50 e0       	ldi	r21, 0x00	; 0
    3d28:	60 e0       	ldi	r22, 0x00	; 0
    3d2a:	70 e0       	ldi	r23, 0x00	; 0
    3d2c:	e0 e0       	ldi	r30, 0x00	; 0
    3d2e:	f0 e0       	ldi	r31, 0x00	; 0
    3d30:	c1 01       	movw	r24, r2
    3d32:	81 70       	andi	r24, 0x01	; 1
    3d34:	90 70       	andi	r25, 0x00	; 0
    3d36:	89 2b       	or	r24, r25
    3d38:	e9 f0       	breq	.+58     	; 0x3d74 <__mulsf3+0xf4>
    3d3a:	e6 0c       	add	r14, r6
    3d3c:	f7 1c       	adc	r15, r7
    3d3e:	08 1d       	adc	r16, r8
    3d40:	19 1d       	adc	r17, r9
    3d42:	9a 01       	movw	r18, r20
    3d44:	ab 01       	movw	r20, r22
    3d46:	2a 0d       	add	r18, r10
    3d48:	3b 1d       	adc	r19, r11
    3d4a:	4c 1d       	adc	r20, r12
    3d4c:	5d 1d       	adc	r21, r13
    3d4e:	80 e0       	ldi	r24, 0x00	; 0
    3d50:	90 e0       	ldi	r25, 0x00	; 0
    3d52:	a0 e0       	ldi	r26, 0x00	; 0
    3d54:	b0 e0       	ldi	r27, 0x00	; 0
    3d56:	e6 14       	cp	r14, r6
    3d58:	f7 04       	cpc	r15, r7
    3d5a:	08 05       	cpc	r16, r8
    3d5c:	19 05       	cpc	r17, r9
    3d5e:	20 f4       	brcc	.+8      	; 0x3d68 <__mulsf3+0xe8>
    3d60:	81 e0       	ldi	r24, 0x01	; 1
    3d62:	90 e0       	ldi	r25, 0x00	; 0
    3d64:	a0 e0       	ldi	r26, 0x00	; 0
    3d66:	b0 e0       	ldi	r27, 0x00	; 0
    3d68:	ba 01       	movw	r22, r20
    3d6a:	a9 01       	movw	r20, r18
    3d6c:	48 0f       	add	r20, r24
    3d6e:	59 1f       	adc	r21, r25
    3d70:	6a 1f       	adc	r22, r26
    3d72:	7b 1f       	adc	r23, r27
    3d74:	aa 0c       	add	r10, r10
    3d76:	bb 1c       	adc	r11, r11
    3d78:	cc 1c       	adc	r12, r12
    3d7a:	dd 1c       	adc	r13, r13
    3d7c:	97 fe       	sbrs	r9, 7
    3d7e:	08 c0       	rjmp	.+16     	; 0x3d90 <__mulsf3+0x110>
    3d80:	81 e0       	ldi	r24, 0x01	; 1
    3d82:	90 e0       	ldi	r25, 0x00	; 0
    3d84:	a0 e0       	ldi	r26, 0x00	; 0
    3d86:	b0 e0       	ldi	r27, 0x00	; 0
    3d88:	a8 2a       	or	r10, r24
    3d8a:	b9 2a       	or	r11, r25
    3d8c:	ca 2a       	or	r12, r26
    3d8e:	db 2a       	or	r13, r27
    3d90:	31 96       	adiw	r30, 0x01	; 1
    3d92:	e0 32       	cpi	r30, 0x20	; 32
    3d94:	f1 05       	cpc	r31, r1
    3d96:	49 f0       	breq	.+18     	; 0x3daa <__mulsf3+0x12a>
    3d98:	66 0c       	add	r6, r6
    3d9a:	77 1c       	adc	r7, r7
    3d9c:	88 1c       	adc	r8, r8
    3d9e:	99 1c       	adc	r9, r9
    3da0:	56 94       	lsr	r5
    3da2:	47 94       	ror	r4
    3da4:	37 94       	ror	r3
    3da6:	27 94       	ror	r2
    3da8:	c3 cf       	rjmp	.-122    	; 0x3d30 <__mulsf3+0xb0>
    3daa:	fa 85       	ldd	r31, Y+10	; 0x0a
    3dac:	ea 89       	ldd	r30, Y+18	; 0x12
    3dae:	2b 89       	ldd	r18, Y+19	; 0x13
    3db0:	3c 89       	ldd	r19, Y+20	; 0x14
    3db2:	8b 85       	ldd	r24, Y+11	; 0x0b
    3db4:	9c 85       	ldd	r25, Y+12	; 0x0c
    3db6:	28 0f       	add	r18, r24
    3db8:	39 1f       	adc	r19, r25
    3dba:	2e 5f       	subi	r18, 0xFE	; 254
    3dbc:	3f 4f       	sbci	r19, 0xFF	; 255
    3dbe:	17 c0       	rjmp	.+46     	; 0x3dee <__mulsf3+0x16e>
    3dc0:	ca 01       	movw	r24, r20
    3dc2:	81 70       	andi	r24, 0x01	; 1
    3dc4:	90 70       	andi	r25, 0x00	; 0
    3dc6:	89 2b       	or	r24, r25
    3dc8:	61 f0       	breq	.+24     	; 0x3de2 <__mulsf3+0x162>
    3dca:	16 95       	lsr	r17
    3dcc:	07 95       	ror	r16
    3dce:	f7 94       	ror	r15
    3dd0:	e7 94       	ror	r14
    3dd2:	80 e0       	ldi	r24, 0x00	; 0
    3dd4:	90 e0       	ldi	r25, 0x00	; 0
    3dd6:	a0 e0       	ldi	r26, 0x00	; 0
    3dd8:	b0 e8       	ldi	r27, 0x80	; 128
    3dda:	e8 2a       	or	r14, r24
    3ddc:	f9 2a       	or	r15, r25
    3dde:	0a 2b       	or	r16, r26
    3de0:	1b 2b       	or	r17, r27
    3de2:	76 95       	lsr	r23
    3de4:	67 95       	ror	r22
    3de6:	57 95       	ror	r21
    3de8:	47 95       	ror	r20
    3dea:	2f 5f       	subi	r18, 0xFF	; 255
    3dec:	3f 4f       	sbci	r19, 0xFF	; 255
    3dee:	77 fd       	sbrc	r23, 7
    3df0:	e7 cf       	rjmp	.-50     	; 0x3dc0 <__mulsf3+0x140>
    3df2:	0c c0       	rjmp	.+24     	; 0x3e0c <__mulsf3+0x18c>
    3df4:	44 0f       	add	r20, r20
    3df6:	55 1f       	adc	r21, r21
    3df8:	66 1f       	adc	r22, r22
    3dfa:	77 1f       	adc	r23, r23
    3dfc:	17 fd       	sbrc	r17, 7
    3dfe:	41 60       	ori	r20, 0x01	; 1
    3e00:	ee 0c       	add	r14, r14
    3e02:	ff 1c       	adc	r15, r15
    3e04:	00 1f       	adc	r16, r16
    3e06:	11 1f       	adc	r17, r17
    3e08:	21 50       	subi	r18, 0x01	; 1
    3e0a:	30 40       	sbci	r19, 0x00	; 0
    3e0c:	40 30       	cpi	r20, 0x00	; 0
    3e0e:	90 e0       	ldi	r25, 0x00	; 0
    3e10:	59 07       	cpc	r21, r25
    3e12:	90 e0       	ldi	r25, 0x00	; 0
    3e14:	69 07       	cpc	r22, r25
    3e16:	90 e4       	ldi	r25, 0x40	; 64
    3e18:	79 07       	cpc	r23, r25
    3e1a:	60 f3       	brcs	.-40     	; 0x3df4 <__mulsf3+0x174>
    3e1c:	2b 8f       	std	Y+27, r18	; 0x1b
    3e1e:	3c 8f       	std	Y+28, r19	; 0x1c
    3e20:	db 01       	movw	r26, r22
    3e22:	ca 01       	movw	r24, r20
    3e24:	8f 77       	andi	r24, 0x7F	; 127
    3e26:	90 70       	andi	r25, 0x00	; 0
    3e28:	a0 70       	andi	r26, 0x00	; 0
    3e2a:	b0 70       	andi	r27, 0x00	; 0
    3e2c:	80 34       	cpi	r24, 0x40	; 64
    3e2e:	91 05       	cpc	r25, r1
    3e30:	a1 05       	cpc	r26, r1
    3e32:	b1 05       	cpc	r27, r1
    3e34:	61 f4       	brne	.+24     	; 0x3e4e <__mulsf3+0x1ce>
    3e36:	47 fd       	sbrc	r20, 7
    3e38:	0a c0       	rjmp	.+20     	; 0x3e4e <__mulsf3+0x1ce>
    3e3a:	e1 14       	cp	r14, r1
    3e3c:	f1 04       	cpc	r15, r1
    3e3e:	01 05       	cpc	r16, r1
    3e40:	11 05       	cpc	r17, r1
    3e42:	29 f0       	breq	.+10     	; 0x3e4e <__mulsf3+0x1ce>
    3e44:	40 5c       	subi	r20, 0xC0	; 192
    3e46:	5f 4f       	sbci	r21, 0xFF	; 255
    3e48:	6f 4f       	sbci	r22, 0xFF	; 255
    3e4a:	7f 4f       	sbci	r23, 0xFF	; 255
    3e4c:	40 78       	andi	r20, 0x80	; 128
    3e4e:	1a 8e       	std	Y+26, r1	; 0x1a
    3e50:	fe 17       	cp	r31, r30
    3e52:	11 f0       	breq	.+4      	; 0x3e58 <__mulsf3+0x1d8>
    3e54:	81 e0       	ldi	r24, 0x01	; 1
    3e56:	8a 8f       	std	Y+26, r24	; 0x1a
    3e58:	4d 8f       	std	Y+29, r20	; 0x1d
    3e5a:	5e 8f       	std	Y+30, r21	; 0x1e
    3e5c:	6f 8f       	std	Y+31, r22	; 0x1f
    3e5e:	78 a3       	std	Y+32, r23	; 0x20
    3e60:	83 e0       	ldi	r24, 0x03	; 3
    3e62:	89 8f       	std	Y+25, r24	; 0x19
    3e64:	ce 01       	movw	r24, r28
    3e66:	49 96       	adiw	r24, 0x19	; 25
    3e68:	0e 94 3b 20 	call	0x4076	; 0x4076 <__pack_f>
    3e6c:	a0 96       	adiw	r28, 0x20	; 32
    3e6e:	e2 e1       	ldi	r30, 0x12	; 18
    3e70:	0c 94 ea 21 	jmp	0x43d4	; 0x43d4 <__epilogue_restores__>

00003e74 <__floatsisf>:
    3e74:	a8 e0       	ldi	r26, 0x08	; 8
    3e76:	b0 e0       	ldi	r27, 0x00	; 0
    3e78:	e0 e4       	ldi	r30, 0x40	; 64
    3e7a:	ff e1       	ldi	r31, 0x1F	; 31
    3e7c:	0c 94 d7 21 	jmp	0x43ae	; 0x43ae <__prologue_saves__+0x12>
    3e80:	9b 01       	movw	r18, r22
    3e82:	ac 01       	movw	r20, r24
    3e84:	83 e0       	ldi	r24, 0x03	; 3
    3e86:	89 83       	std	Y+1, r24	; 0x01
    3e88:	da 01       	movw	r26, r20
    3e8a:	c9 01       	movw	r24, r18
    3e8c:	88 27       	eor	r24, r24
    3e8e:	b7 fd       	sbrc	r27, 7
    3e90:	83 95       	inc	r24
    3e92:	99 27       	eor	r25, r25
    3e94:	aa 27       	eor	r26, r26
    3e96:	bb 27       	eor	r27, r27
    3e98:	b8 2e       	mov	r11, r24
    3e9a:	21 15       	cp	r18, r1
    3e9c:	31 05       	cpc	r19, r1
    3e9e:	41 05       	cpc	r20, r1
    3ea0:	51 05       	cpc	r21, r1
    3ea2:	19 f4       	brne	.+6      	; 0x3eaa <__floatsisf+0x36>
    3ea4:	82 e0       	ldi	r24, 0x02	; 2
    3ea6:	89 83       	std	Y+1, r24	; 0x01
    3ea8:	3a c0       	rjmp	.+116    	; 0x3f1e <__floatsisf+0xaa>
    3eaa:	88 23       	and	r24, r24
    3eac:	a9 f0       	breq	.+42     	; 0x3ed8 <__floatsisf+0x64>
    3eae:	20 30       	cpi	r18, 0x00	; 0
    3eb0:	80 e0       	ldi	r24, 0x00	; 0
    3eb2:	38 07       	cpc	r19, r24
    3eb4:	80 e0       	ldi	r24, 0x00	; 0
    3eb6:	48 07       	cpc	r20, r24
    3eb8:	80 e8       	ldi	r24, 0x80	; 128
    3eba:	58 07       	cpc	r21, r24
    3ebc:	29 f4       	brne	.+10     	; 0x3ec8 <__floatsisf+0x54>
    3ebe:	60 e0       	ldi	r22, 0x00	; 0
    3ec0:	70 e0       	ldi	r23, 0x00	; 0
    3ec2:	80 e0       	ldi	r24, 0x00	; 0
    3ec4:	9f ec       	ldi	r25, 0xCF	; 207
    3ec6:	30 c0       	rjmp	.+96     	; 0x3f28 <__floatsisf+0xb4>
    3ec8:	ee 24       	eor	r14, r14
    3eca:	ff 24       	eor	r15, r15
    3ecc:	87 01       	movw	r16, r14
    3ece:	e2 1a       	sub	r14, r18
    3ed0:	f3 0a       	sbc	r15, r19
    3ed2:	04 0b       	sbc	r16, r20
    3ed4:	15 0b       	sbc	r17, r21
    3ed6:	02 c0       	rjmp	.+4      	; 0x3edc <__floatsisf+0x68>
    3ed8:	79 01       	movw	r14, r18
    3eda:	8a 01       	movw	r16, r20
    3edc:	8e e1       	ldi	r24, 0x1E	; 30
    3ede:	c8 2e       	mov	r12, r24
    3ee0:	d1 2c       	mov	r13, r1
    3ee2:	dc 82       	std	Y+4, r13	; 0x04
    3ee4:	cb 82       	std	Y+3, r12	; 0x03
    3ee6:	ed 82       	std	Y+5, r14	; 0x05
    3ee8:	fe 82       	std	Y+6, r15	; 0x06
    3eea:	0f 83       	std	Y+7, r16	; 0x07
    3eec:	18 87       	std	Y+8, r17	; 0x08
    3eee:	c8 01       	movw	r24, r16
    3ef0:	b7 01       	movw	r22, r14
    3ef2:	0e 94 ec 1f 	call	0x3fd8	; 0x3fd8 <__clzsi2>
    3ef6:	01 97       	sbiw	r24, 0x01	; 1
    3ef8:	18 16       	cp	r1, r24
    3efa:	19 06       	cpc	r1, r25
    3efc:	84 f4       	brge	.+32     	; 0x3f1e <__floatsisf+0xaa>
    3efe:	08 2e       	mov	r0, r24
    3f00:	04 c0       	rjmp	.+8      	; 0x3f0a <__floatsisf+0x96>
    3f02:	ee 0c       	add	r14, r14
    3f04:	ff 1c       	adc	r15, r15
    3f06:	00 1f       	adc	r16, r16
    3f08:	11 1f       	adc	r17, r17
    3f0a:	0a 94       	dec	r0
    3f0c:	d2 f7       	brpl	.-12     	; 0x3f02 <__floatsisf+0x8e>
    3f0e:	ed 82       	std	Y+5, r14	; 0x05
    3f10:	fe 82       	std	Y+6, r15	; 0x06
    3f12:	0f 83       	std	Y+7, r16	; 0x07
    3f14:	18 87       	std	Y+8, r17	; 0x08
    3f16:	c8 1a       	sub	r12, r24
    3f18:	d9 0a       	sbc	r13, r25
    3f1a:	dc 82       	std	Y+4, r13	; 0x04
    3f1c:	cb 82       	std	Y+3, r12	; 0x03
    3f1e:	ba 82       	std	Y+2, r11	; 0x02
    3f20:	ce 01       	movw	r24, r28
    3f22:	01 96       	adiw	r24, 0x01	; 1
    3f24:	0e 94 3b 20 	call	0x4076	; 0x4076 <__pack_f>
    3f28:	28 96       	adiw	r28, 0x08	; 8
    3f2a:	e9 e0       	ldi	r30, 0x09	; 9
    3f2c:	0c 94 f3 21 	jmp	0x43e6	; 0x43e6 <__epilogue_restores__+0x12>

00003f30 <__fixsfsi>:
    3f30:	ac e0       	ldi	r26, 0x0C	; 12
    3f32:	b0 e0       	ldi	r27, 0x00	; 0
    3f34:	ee e9       	ldi	r30, 0x9E	; 158
    3f36:	ff e1       	ldi	r31, 0x1F	; 31
    3f38:	0c 94 de 21 	jmp	0x43bc	; 0x43bc <__prologue_saves__+0x20>
    3f3c:	69 83       	std	Y+1, r22	; 0x01
    3f3e:	7a 83       	std	Y+2, r23	; 0x02
    3f40:	8b 83       	std	Y+3, r24	; 0x03
    3f42:	9c 83       	std	Y+4, r25	; 0x04
    3f44:	ce 01       	movw	r24, r28
    3f46:	01 96       	adiw	r24, 0x01	; 1
    3f48:	be 01       	movw	r22, r28
    3f4a:	6b 5f       	subi	r22, 0xFB	; 251
    3f4c:	7f 4f       	sbci	r23, 0xFF	; 255
    3f4e:	0e 94 10 21 	call	0x4220	; 0x4220 <__unpack_f>
    3f52:	8d 81       	ldd	r24, Y+5	; 0x05
    3f54:	82 30       	cpi	r24, 0x02	; 2
    3f56:	61 f1       	breq	.+88     	; 0x3fb0 <__fixsfsi+0x80>
    3f58:	82 30       	cpi	r24, 0x02	; 2
    3f5a:	50 f1       	brcs	.+84     	; 0x3fb0 <__fixsfsi+0x80>
    3f5c:	84 30       	cpi	r24, 0x04	; 4
    3f5e:	21 f4       	brne	.+8      	; 0x3f68 <__fixsfsi+0x38>
    3f60:	8e 81       	ldd	r24, Y+6	; 0x06
    3f62:	88 23       	and	r24, r24
    3f64:	51 f1       	breq	.+84     	; 0x3fba <__fixsfsi+0x8a>
    3f66:	2e c0       	rjmp	.+92     	; 0x3fc4 <__fixsfsi+0x94>
    3f68:	2f 81       	ldd	r18, Y+7	; 0x07
    3f6a:	38 85       	ldd	r19, Y+8	; 0x08
    3f6c:	37 fd       	sbrc	r19, 7
    3f6e:	20 c0       	rjmp	.+64     	; 0x3fb0 <__fixsfsi+0x80>
    3f70:	6e 81       	ldd	r22, Y+6	; 0x06
    3f72:	2f 31       	cpi	r18, 0x1F	; 31
    3f74:	31 05       	cpc	r19, r1
    3f76:	1c f0       	brlt	.+6      	; 0x3f7e <__fixsfsi+0x4e>
    3f78:	66 23       	and	r22, r22
    3f7a:	f9 f0       	breq	.+62     	; 0x3fba <__fixsfsi+0x8a>
    3f7c:	23 c0       	rjmp	.+70     	; 0x3fc4 <__fixsfsi+0x94>
    3f7e:	8e e1       	ldi	r24, 0x1E	; 30
    3f80:	90 e0       	ldi	r25, 0x00	; 0
    3f82:	82 1b       	sub	r24, r18
    3f84:	93 0b       	sbc	r25, r19
    3f86:	29 85       	ldd	r18, Y+9	; 0x09
    3f88:	3a 85       	ldd	r19, Y+10	; 0x0a
    3f8a:	4b 85       	ldd	r20, Y+11	; 0x0b
    3f8c:	5c 85       	ldd	r21, Y+12	; 0x0c
    3f8e:	04 c0       	rjmp	.+8      	; 0x3f98 <__fixsfsi+0x68>
    3f90:	56 95       	lsr	r21
    3f92:	47 95       	ror	r20
    3f94:	37 95       	ror	r19
    3f96:	27 95       	ror	r18
    3f98:	8a 95       	dec	r24
    3f9a:	d2 f7       	brpl	.-12     	; 0x3f90 <__fixsfsi+0x60>
    3f9c:	66 23       	and	r22, r22
    3f9e:	b1 f0       	breq	.+44     	; 0x3fcc <__fixsfsi+0x9c>
    3fa0:	50 95       	com	r21
    3fa2:	40 95       	com	r20
    3fa4:	30 95       	com	r19
    3fa6:	21 95       	neg	r18
    3fa8:	3f 4f       	sbci	r19, 0xFF	; 255
    3faa:	4f 4f       	sbci	r20, 0xFF	; 255
    3fac:	5f 4f       	sbci	r21, 0xFF	; 255
    3fae:	0e c0       	rjmp	.+28     	; 0x3fcc <__fixsfsi+0x9c>
    3fb0:	20 e0       	ldi	r18, 0x00	; 0
    3fb2:	30 e0       	ldi	r19, 0x00	; 0
    3fb4:	40 e0       	ldi	r20, 0x00	; 0
    3fb6:	50 e0       	ldi	r21, 0x00	; 0
    3fb8:	09 c0       	rjmp	.+18     	; 0x3fcc <__fixsfsi+0x9c>
    3fba:	2f ef       	ldi	r18, 0xFF	; 255
    3fbc:	3f ef       	ldi	r19, 0xFF	; 255
    3fbe:	4f ef       	ldi	r20, 0xFF	; 255
    3fc0:	5f e7       	ldi	r21, 0x7F	; 127
    3fc2:	04 c0       	rjmp	.+8      	; 0x3fcc <__fixsfsi+0x9c>
    3fc4:	20 e0       	ldi	r18, 0x00	; 0
    3fc6:	30 e0       	ldi	r19, 0x00	; 0
    3fc8:	40 e0       	ldi	r20, 0x00	; 0
    3fca:	50 e8       	ldi	r21, 0x80	; 128
    3fcc:	b9 01       	movw	r22, r18
    3fce:	ca 01       	movw	r24, r20
    3fd0:	2c 96       	adiw	r28, 0x0c	; 12
    3fd2:	e2 e0       	ldi	r30, 0x02	; 2
    3fd4:	0c 94 fa 21 	jmp	0x43f4	; 0x43f4 <__epilogue_restores__+0x20>

00003fd8 <__clzsi2>:
    3fd8:	ef 92       	push	r14
    3fda:	ff 92       	push	r15
    3fdc:	0f 93       	push	r16
    3fde:	1f 93       	push	r17
    3fe0:	7b 01       	movw	r14, r22
    3fe2:	8c 01       	movw	r16, r24
    3fe4:	80 e0       	ldi	r24, 0x00	; 0
    3fe6:	e8 16       	cp	r14, r24
    3fe8:	80 e0       	ldi	r24, 0x00	; 0
    3fea:	f8 06       	cpc	r15, r24
    3fec:	81 e0       	ldi	r24, 0x01	; 1
    3fee:	08 07       	cpc	r16, r24
    3ff0:	80 e0       	ldi	r24, 0x00	; 0
    3ff2:	18 07       	cpc	r17, r24
    3ff4:	88 f4       	brcc	.+34     	; 0x4018 <__clzsi2+0x40>
    3ff6:	8f ef       	ldi	r24, 0xFF	; 255
    3ff8:	e8 16       	cp	r14, r24
    3ffa:	f1 04       	cpc	r15, r1
    3ffc:	01 05       	cpc	r16, r1
    3ffe:	11 05       	cpc	r17, r1
    4000:	31 f0       	breq	.+12     	; 0x400e <__clzsi2+0x36>
    4002:	28 f0       	brcs	.+10     	; 0x400e <__clzsi2+0x36>
    4004:	88 e0       	ldi	r24, 0x08	; 8
    4006:	90 e0       	ldi	r25, 0x00	; 0
    4008:	a0 e0       	ldi	r26, 0x00	; 0
    400a:	b0 e0       	ldi	r27, 0x00	; 0
    400c:	17 c0       	rjmp	.+46     	; 0x403c <__clzsi2+0x64>
    400e:	80 e0       	ldi	r24, 0x00	; 0
    4010:	90 e0       	ldi	r25, 0x00	; 0
    4012:	a0 e0       	ldi	r26, 0x00	; 0
    4014:	b0 e0       	ldi	r27, 0x00	; 0
    4016:	12 c0       	rjmp	.+36     	; 0x403c <__clzsi2+0x64>
    4018:	80 e0       	ldi	r24, 0x00	; 0
    401a:	e8 16       	cp	r14, r24
    401c:	80 e0       	ldi	r24, 0x00	; 0
    401e:	f8 06       	cpc	r15, r24
    4020:	80 e0       	ldi	r24, 0x00	; 0
    4022:	08 07       	cpc	r16, r24
    4024:	81 e0       	ldi	r24, 0x01	; 1
    4026:	18 07       	cpc	r17, r24
    4028:	28 f0       	brcs	.+10     	; 0x4034 <__clzsi2+0x5c>
    402a:	88 e1       	ldi	r24, 0x18	; 24
    402c:	90 e0       	ldi	r25, 0x00	; 0
    402e:	a0 e0       	ldi	r26, 0x00	; 0
    4030:	b0 e0       	ldi	r27, 0x00	; 0
    4032:	04 c0       	rjmp	.+8      	; 0x403c <__clzsi2+0x64>
    4034:	80 e1       	ldi	r24, 0x10	; 16
    4036:	90 e0       	ldi	r25, 0x00	; 0
    4038:	a0 e0       	ldi	r26, 0x00	; 0
    403a:	b0 e0       	ldi	r27, 0x00	; 0
    403c:	20 e2       	ldi	r18, 0x20	; 32
    403e:	30 e0       	ldi	r19, 0x00	; 0
    4040:	40 e0       	ldi	r20, 0x00	; 0
    4042:	50 e0       	ldi	r21, 0x00	; 0
    4044:	28 1b       	sub	r18, r24
    4046:	39 0b       	sbc	r19, r25
    4048:	4a 0b       	sbc	r20, r26
    404a:	5b 0b       	sbc	r21, r27
    404c:	04 c0       	rjmp	.+8      	; 0x4056 <__clzsi2+0x7e>
    404e:	16 95       	lsr	r17
    4050:	07 95       	ror	r16
    4052:	f7 94       	ror	r15
    4054:	e7 94       	ror	r14
    4056:	8a 95       	dec	r24
    4058:	d2 f7       	brpl	.-12     	; 0x404e <__clzsi2+0x76>
    405a:	f7 01       	movw	r30, r14
    405c:	e1 5c       	subi	r30, 0xC1	; 193
    405e:	fd 4f       	sbci	r31, 0xFD	; 253
    4060:	80 81       	ld	r24, Z
    4062:	28 1b       	sub	r18, r24
    4064:	31 09       	sbc	r19, r1
    4066:	41 09       	sbc	r20, r1
    4068:	51 09       	sbc	r21, r1
    406a:	c9 01       	movw	r24, r18
    406c:	1f 91       	pop	r17
    406e:	0f 91       	pop	r16
    4070:	ff 90       	pop	r15
    4072:	ef 90       	pop	r14
    4074:	08 95       	ret

00004076 <__pack_f>:
    4076:	df 92       	push	r13
    4078:	ef 92       	push	r14
    407a:	ff 92       	push	r15
    407c:	0f 93       	push	r16
    407e:	1f 93       	push	r17
    4080:	fc 01       	movw	r30, r24
    4082:	e4 80       	ldd	r14, Z+4	; 0x04
    4084:	f5 80       	ldd	r15, Z+5	; 0x05
    4086:	06 81       	ldd	r16, Z+6	; 0x06
    4088:	17 81       	ldd	r17, Z+7	; 0x07
    408a:	d1 80       	ldd	r13, Z+1	; 0x01
    408c:	80 81       	ld	r24, Z
    408e:	82 30       	cpi	r24, 0x02	; 2
    4090:	48 f4       	brcc	.+18     	; 0x40a4 <__pack_f+0x2e>
    4092:	80 e0       	ldi	r24, 0x00	; 0
    4094:	90 e0       	ldi	r25, 0x00	; 0
    4096:	a0 e1       	ldi	r26, 0x10	; 16
    4098:	b0 e0       	ldi	r27, 0x00	; 0
    409a:	e8 2a       	or	r14, r24
    409c:	f9 2a       	or	r15, r25
    409e:	0a 2b       	or	r16, r26
    40a0:	1b 2b       	or	r17, r27
    40a2:	a5 c0       	rjmp	.+330    	; 0x41ee <__pack_f+0x178>
    40a4:	84 30       	cpi	r24, 0x04	; 4
    40a6:	09 f4       	brne	.+2      	; 0x40aa <__pack_f+0x34>
    40a8:	9f c0       	rjmp	.+318    	; 0x41e8 <__pack_f+0x172>
    40aa:	82 30       	cpi	r24, 0x02	; 2
    40ac:	21 f4       	brne	.+8      	; 0x40b6 <__pack_f+0x40>
    40ae:	ee 24       	eor	r14, r14
    40b0:	ff 24       	eor	r15, r15
    40b2:	87 01       	movw	r16, r14
    40b4:	05 c0       	rjmp	.+10     	; 0x40c0 <__pack_f+0x4a>
    40b6:	e1 14       	cp	r14, r1
    40b8:	f1 04       	cpc	r15, r1
    40ba:	01 05       	cpc	r16, r1
    40bc:	11 05       	cpc	r17, r1
    40be:	19 f4       	brne	.+6      	; 0x40c6 <__pack_f+0x50>
    40c0:	e0 e0       	ldi	r30, 0x00	; 0
    40c2:	f0 e0       	ldi	r31, 0x00	; 0
    40c4:	96 c0       	rjmp	.+300    	; 0x41f2 <__pack_f+0x17c>
    40c6:	62 81       	ldd	r22, Z+2	; 0x02
    40c8:	73 81       	ldd	r23, Z+3	; 0x03
    40ca:	9f ef       	ldi	r25, 0xFF	; 255
    40cc:	62 38       	cpi	r22, 0x82	; 130
    40ce:	79 07       	cpc	r23, r25
    40d0:	0c f0       	brlt	.+2      	; 0x40d4 <__pack_f+0x5e>
    40d2:	5b c0       	rjmp	.+182    	; 0x418a <__pack_f+0x114>
    40d4:	22 e8       	ldi	r18, 0x82	; 130
    40d6:	3f ef       	ldi	r19, 0xFF	; 255
    40d8:	26 1b       	sub	r18, r22
    40da:	37 0b       	sbc	r19, r23
    40dc:	2a 31       	cpi	r18, 0x1A	; 26
    40de:	31 05       	cpc	r19, r1
    40e0:	2c f0       	brlt	.+10     	; 0x40ec <__pack_f+0x76>
    40e2:	20 e0       	ldi	r18, 0x00	; 0
    40e4:	30 e0       	ldi	r19, 0x00	; 0
    40e6:	40 e0       	ldi	r20, 0x00	; 0
    40e8:	50 e0       	ldi	r21, 0x00	; 0
    40ea:	2a c0       	rjmp	.+84     	; 0x4140 <__pack_f+0xca>
    40ec:	b8 01       	movw	r22, r16
    40ee:	a7 01       	movw	r20, r14
    40f0:	02 2e       	mov	r0, r18
    40f2:	04 c0       	rjmp	.+8      	; 0x40fc <__pack_f+0x86>
    40f4:	76 95       	lsr	r23
    40f6:	67 95       	ror	r22
    40f8:	57 95       	ror	r21
    40fa:	47 95       	ror	r20
    40fc:	0a 94       	dec	r0
    40fe:	d2 f7       	brpl	.-12     	; 0x40f4 <__pack_f+0x7e>
    4100:	81 e0       	ldi	r24, 0x01	; 1
    4102:	90 e0       	ldi	r25, 0x00	; 0
    4104:	a0 e0       	ldi	r26, 0x00	; 0
    4106:	b0 e0       	ldi	r27, 0x00	; 0
    4108:	04 c0       	rjmp	.+8      	; 0x4112 <__pack_f+0x9c>
    410a:	88 0f       	add	r24, r24
    410c:	99 1f       	adc	r25, r25
    410e:	aa 1f       	adc	r26, r26
    4110:	bb 1f       	adc	r27, r27
    4112:	2a 95       	dec	r18
    4114:	d2 f7       	brpl	.-12     	; 0x410a <__pack_f+0x94>
    4116:	01 97       	sbiw	r24, 0x01	; 1
    4118:	a1 09       	sbc	r26, r1
    411a:	b1 09       	sbc	r27, r1
    411c:	8e 21       	and	r24, r14
    411e:	9f 21       	and	r25, r15
    4120:	a0 23       	and	r26, r16
    4122:	b1 23       	and	r27, r17
    4124:	00 97       	sbiw	r24, 0x00	; 0
    4126:	a1 05       	cpc	r26, r1
    4128:	b1 05       	cpc	r27, r1
    412a:	21 f0       	breq	.+8      	; 0x4134 <__pack_f+0xbe>
    412c:	81 e0       	ldi	r24, 0x01	; 1
    412e:	90 e0       	ldi	r25, 0x00	; 0
    4130:	a0 e0       	ldi	r26, 0x00	; 0
    4132:	b0 e0       	ldi	r27, 0x00	; 0
    4134:	9a 01       	movw	r18, r20
    4136:	ab 01       	movw	r20, r22
    4138:	28 2b       	or	r18, r24
    413a:	39 2b       	or	r19, r25
    413c:	4a 2b       	or	r20, r26
    413e:	5b 2b       	or	r21, r27
    4140:	da 01       	movw	r26, r20
    4142:	c9 01       	movw	r24, r18
    4144:	8f 77       	andi	r24, 0x7F	; 127
    4146:	90 70       	andi	r25, 0x00	; 0
    4148:	a0 70       	andi	r26, 0x00	; 0
    414a:	b0 70       	andi	r27, 0x00	; 0
    414c:	80 34       	cpi	r24, 0x40	; 64
    414e:	91 05       	cpc	r25, r1
    4150:	a1 05       	cpc	r26, r1
    4152:	b1 05       	cpc	r27, r1
    4154:	39 f4       	brne	.+14     	; 0x4164 <__pack_f+0xee>
    4156:	27 ff       	sbrs	r18, 7
    4158:	09 c0       	rjmp	.+18     	; 0x416c <__pack_f+0xf6>
    415a:	20 5c       	subi	r18, 0xC0	; 192
    415c:	3f 4f       	sbci	r19, 0xFF	; 255
    415e:	4f 4f       	sbci	r20, 0xFF	; 255
    4160:	5f 4f       	sbci	r21, 0xFF	; 255
    4162:	04 c0       	rjmp	.+8      	; 0x416c <__pack_f+0xf6>
    4164:	21 5c       	subi	r18, 0xC1	; 193
    4166:	3f 4f       	sbci	r19, 0xFF	; 255
    4168:	4f 4f       	sbci	r20, 0xFF	; 255
    416a:	5f 4f       	sbci	r21, 0xFF	; 255
    416c:	e0 e0       	ldi	r30, 0x00	; 0
    416e:	f0 e0       	ldi	r31, 0x00	; 0
    4170:	20 30       	cpi	r18, 0x00	; 0
    4172:	a0 e0       	ldi	r26, 0x00	; 0
    4174:	3a 07       	cpc	r19, r26
    4176:	a0 e0       	ldi	r26, 0x00	; 0
    4178:	4a 07       	cpc	r20, r26
    417a:	a0 e4       	ldi	r26, 0x40	; 64
    417c:	5a 07       	cpc	r21, r26
    417e:	10 f0       	brcs	.+4      	; 0x4184 <__pack_f+0x10e>
    4180:	e1 e0       	ldi	r30, 0x01	; 1
    4182:	f0 e0       	ldi	r31, 0x00	; 0
    4184:	79 01       	movw	r14, r18
    4186:	8a 01       	movw	r16, r20
    4188:	27 c0       	rjmp	.+78     	; 0x41d8 <__pack_f+0x162>
    418a:	60 38       	cpi	r22, 0x80	; 128
    418c:	71 05       	cpc	r23, r1
    418e:	64 f5       	brge	.+88     	; 0x41e8 <__pack_f+0x172>
    4190:	fb 01       	movw	r30, r22
    4192:	e1 58       	subi	r30, 0x81	; 129
    4194:	ff 4f       	sbci	r31, 0xFF	; 255
    4196:	d8 01       	movw	r26, r16
    4198:	c7 01       	movw	r24, r14
    419a:	8f 77       	andi	r24, 0x7F	; 127
    419c:	90 70       	andi	r25, 0x00	; 0
    419e:	a0 70       	andi	r26, 0x00	; 0
    41a0:	b0 70       	andi	r27, 0x00	; 0
    41a2:	80 34       	cpi	r24, 0x40	; 64
    41a4:	91 05       	cpc	r25, r1
    41a6:	a1 05       	cpc	r26, r1
    41a8:	b1 05       	cpc	r27, r1
    41aa:	39 f4       	brne	.+14     	; 0x41ba <__pack_f+0x144>
    41ac:	e7 fe       	sbrs	r14, 7
    41ae:	0d c0       	rjmp	.+26     	; 0x41ca <__pack_f+0x154>
    41b0:	80 e4       	ldi	r24, 0x40	; 64
    41b2:	90 e0       	ldi	r25, 0x00	; 0
    41b4:	a0 e0       	ldi	r26, 0x00	; 0
    41b6:	b0 e0       	ldi	r27, 0x00	; 0
    41b8:	04 c0       	rjmp	.+8      	; 0x41c2 <__pack_f+0x14c>
    41ba:	8f e3       	ldi	r24, 0x3F	; 63
    41bc:	90 e0       	ldi	r25, 0x00	; 0
    41be:	a0 e0       	ldi	r26, 0x00	; 0
    41c0:	b0 e0       	ldi	r27, 0x00	; 0
    41c2:	e8 0e       	add	r14, r24
    41c4:	f9 1e       	adc	r15, r25
    41c6:	0a 1f       	adc	r16, r26
    41c8:	1b 1f       	adc	r17, r27
    41ca:	17 ff       	sbrs	r17, 7
    41cc:	05 c0       	rjmp	.+10     	; 0x41d8 <__pack_f+0x162>
    41ce:	16 95       	lsr	r17
    41d0:	07 95       	ror	r16
    41d2:	f7 94       	ror	r15
    41d4:	e7 94       	ror	r14
    41d6:	31 96       	adiw	r30, 0x01	; 1
    41d8:	87 e0       	ldi	r24, 0x07	; 7
    41da:	16 95       	lsr	r17
    41dc:	07 95       	ror	r16
    41de:	f7 94       	ror	r15
    41e0:	e7 94       	ror	r14
    41e2:	8a 95       	dec	r24
    41e4:	d1 f7       	brne	.-12     	; 0x41da <__pack_f+0x164>
    41e6:	05 c0       	rjmp	.+10     	; 0x41f2 <__pack_f+0x17c>
    41e8:	ee 24       	eor	r14, r14
    41ea:	ff 24       	eor	r15, r15
    41ec:	87 01       	movw	r16, r14
    41ee:	ef ef       	ldi	r30, 0xFF	; 255
    41f0:	f0 e0       	ldi	r31, 0x00	; 0
    41f2:	6e 2f       	mov	r22, r30
    41f4:	67 95       	ror	r22
    41f6:	66 27       	eor	r22, r22
    41f8:	67 95       	ror	r22
    41fa:	90 2f       	mov	r25, r16
    41fc:	9f 77       	andi	r25, 0x7F	; 127
    41fe:	d7 94       	ror	r13
    4200:	dd 24       	eor	r13, r13
    4202:	d7 94       	ror	r13
    4204:	8e 2f       	mov	r24, r30
    4206:	86 95       	lsr	r24
    4208:	49 2f       	mov	r20, r25
    420a:	46 2b       	or	r20, r22
    420c:	58 2f       	mov	r21, r24
    420e:	5d 29       	or	r21, r13
    4210:	b7 01       	movw	r22, r14
    4212:	ca 01       	movw	r24, r20
    4214:	1f 91       	pop	r17
    4216:	0f 91       	pop	r16
    4218:	ff 90       	pop	r15
    421a:	ef 90       	pop	r14
    421c:	df 90       	pop	r13
    421e:	08 95       	ret

00004220 <__unpack_f>:
    4220:	fc 01       	movw	r30, r24
    4222:	db 01       	movw	r26, r22
    4224:	40 81       	ld	r20, Z
    4226:	51 81       	ldd	r21, Z+1	; 0x01
    4228:	22 81       	ldd	r18, Z+2	; 0x02
    422a:	62 2f       	mov	r22, r18
    422c:	6f 77       	andi	r22, 0x7F	; 127
    422e:	70 e0       	ldi	r23, 0x00	; 0
    4230:	22 1f       	adc	r18, r18
    4232:	22 27       	eor	r18, r18
    4234:	22 1f       	adc	r18, r18
    4236:	93 81       	ldd	r25, Z+3	; 0x03
    4238:	89 2f       	mov	r24, r25
    423a:	88 0f       	add	r24, r24
    423c:	82 2b       	or	r24, r18
    423e:	28 2f       	mov	r18, r24
    4240:	30 e0       	ldi	r19, 0x00	; 0
    4242:	99 1f       	adc	r25, r25
    4244:	99 27       	eor	r25, r25
    4246:	99 1f       	adc	r25, r25
    4248:	11 96       	adiw	r26, 0x01	; 1
    424a:	9c 93       	st	X, r25
    424c:	11 97       	sbiw	r26, 0x01	; 1
    424e:	21 15       	cp	r18, r1
    4250:	31 05       	cpc	r19, r1
    4252:	a9 f5       	brne	.+106    	; 0x42be <__unpack_f+0x9e>
    4254:	41 15       	cp	r20, r1
    4256:	51 05       	cpc	r21, r1
    4258:	61 05       	cpc	r22, r1
    425a:	71 05       	cpc	r23, r1
    425c:	11 f4       	brne	.+4      	; 0x4262 <__unpack_f+0x42>
    425e:	82 e0       	ldi	r24, 0x02	; 2
    4260:	37 c0       	rjmp	.+110    	; 0x42d0 <__unpack_f+0xb0>
    4262:	82 e8       	ldi	r24, 0x82	; 130
    4264:	9f ef       	ldi	r25, 0xFF	; 255
    4266:	13 96       	adiw	r26, 0x03	; 3
    4268:	9c 93       	st	X, r25
    426a:	8e 93       	st	-X, r24
    426c:	12 97       	sbiw	r26, 0x02	; 2
    426e:	9a 01       	movw	r18, r20
    4270:	ab 01       	movw	r20, r22
    4272:	67 e0       	ldi	r22, 0x07	; 7
    4274:	22 0f       	add	r18, r18
    4276:	33 1f       	adc	r19, r19
    4278:	44 1f       	adc	r20, r20
    427a:	55 1f       	adc	r21, r21
    427c:	6a 95       	dec	r22
    427e:	d1 f7       	brne	.-12     	; 0x4274 <__unpack_f+0x54>
    4280:	83 e0       	ldi	r24, 0x03	; 3
    4282:	8c 93       	st	X, r24
    4284:	0d c0       	rjmp	.+26     	; 0x42a0 <__unpack_f+0x80>
    4286:	22 0f       	add	r18, r18
    4288:	33 1f       	adc	r19, r19
    428a:	44 1f       	adc	r20, r20
    428c:	55 1f       	adc	r21, r21
    428e:	12 96       	adiw	r26, 0x02	; 2
    4290:	8d 91       	ld	r24, X+
    4292:	9c 91       	ld	r25, X
    4294:	13 97       	sbiw	r26, 0x03	; 3
    4296:	01 97       	sbiw	r24, 0x01	; 1
    4298:	13 96       	adiw	r26, 0x03	; 3
    429a:	9c 93       	st	X, r25
    429c:	8e 93       	st	-X, r24
    429e:	12 97       	sbiw	r26, 0x02	; 2
    42a0:	20 30       	cpi	r18, 0x00	; 0
    42a2:	80 e0       	ldi	r24, 0x00	; 0
    42a4:	38 07       	cpc	r19, r24
    42a6:	80 e0       	ldi	r24, 0x00	; 0
    42a8:	48 07       	cpc	r20, r24
    42aa:	80 e4       	ldi	r24, 0x40	; 64
    42ac:	58 07       	cpc	r21, r24
    42ae:	58 f3       	brcs	.-42     	; 0x4286 <__unpack_f+0x66>
    42b0:	14 96       	adiw	r26, 0x04	; 4
    42b2:	2d 93       	st	X+, r18
    42b4:	3d 93       	st	X+, r19
    42b6:	4d 93       	st	X+, r20
    42b8:	5c 93       	st	X, r21
    42ba:	17 97       	sbiw	r26, 0x07	; 7
    42bc:	08 95       	ret
    42be:	2f 3f       	cpi	r18, 0xFF	; 255
    42c0:	31 05       	cpc	r19, r1
    42c2:	79 f4       	brne	.+30     	; 0x42e2 <__unpack_f+0xc2>
    42c4:	41 15       	cp	r20, r1
    42c6:	51 05       	cpc	r21, r1
    42c8:	61 05       	cpc	r22, r1
    42ca:	71 05       	cpc	r23, r1
    42cc:	19 f4       	brne	.+6      	; 0x42d4 <__unpack_f+0xb4>
    42ce:	84 e0       	ldi	r24, 0x04	; 4
    42d0:	8c 93       	st	X, r24
    42d2:	08 95       	ret
    42d4:	64 ff       	sbrs	r22, 4
    42d6:	03 c0       	rjmp	.+6      	; 0x42de <__unpack_f+0xbe>
    42d8:	81 e0       	ldi	r24, 0x01	; 1
    42da:	8c 93       	st	X, r24
    42dc:	12 c0       	rjmp	.+36     	; 0x4302 <__unpack_f+0xe2>
    42de:	1c 92       	st	X, r1
    42e0:	10 c0       	rjmp	.+32     	; 0x4302 <__unpack_f+0xe2>
    42e2:	2f 57       	subi	r18, 0x7F	; 127
    42e4:	30 40       	sbci	r19, 0x00	; 0
    42e6:	13 96       	adiw	r26, 0x03	; 3
    42e8:	3c 93       	st	X, r19
    42ea:	2e 93       	st	-X, r18
    42ec:	12 97       	sbiw	r26, 0x02	; 2
    42ee:	83 e0       	ldi	r24, 0x03	; 3
    42f0:	8c 93       	st	X, r24
    42f2:	87 e0       	ldi	r24, 0x07	; 7
    42f4:	44 0f       	add	r20, r20
    42f6:	55 1f       	adc	r21, r21
    42f8:	66 1f       	adc	r22, r22
    42fa:	77 1f       	adc	r23, r23
    42fc:	8a 95       	dec	r24
    42fe:	d1 f7       	brne	.-12     	; 0x42f4 <__unpack_f+0xd4>
    4300:	70 64       	ori	r23, 0x40	; 64
    4302:	14 96       	adiw	r26, 0x04	; 4
    4304:	4d 93       	st	X+, r20
    4306:	5d 93       	st	X+, r21
    4308:	6d 93       	st	X+, r22
    430a:	7c 93       	st	X, r23
    430c:	17 97       	sbiw	r26, 0x07	; 7
    430e:	08 95       	ret

00004310 <__mulsi3>:
    4310:	62 9f       	mul	r22, r18
    4312:	d0 01       	movw	r26, r0
    4314:	73 9f       	mul	r23, r19
    4316:	f0 01       	movw	r30, r0
    4318:	82 9f       	mul	r24, r18
    431a:	e0 0d       	add	r30, r0
    431c:	f1 1d       	adc	r31, r1
    431e:	64 9f       	mul	r22, r20
    4320:	e0 0d       	add	r30, r0
    4322:	f1 1d       	adc	r31, r1
    4324:	92 9f       	mul	r25, r18
    4326:	f0 0d       	add	r31, r0
    4328:	83 9f       	mul	r24, r19
    432a:	f0 0d       	add	r31, r0
    432c:	74 9f       	mul	r23, r20
    432e:	f0 0d       	add	r31, r0
    4330:	65 9f       	mul	r22, r21
    4332:	f0 0d       	add	r31, r0
    4334:	99 27       	eor	r25, r25
    4336:	72 9f       	mul	r23, r18
    4338:	b0 0d       	add	r27, r0
    433a:	e1 1d       	adc	r30, r1
    433c:	f9 1f       	adc	r31, r25
    433e:	63 9f       	mul	r22, r19
    4340:	b0 0d       	add	r27, r0
    4342:	e1 1d       	adc	r30, r1
    4344:	f9 1f       	adc	r31, r25
    4346:	bd 01       	movw	r22, r26
    4348:	cf 01       	movw	r24, r30
    434a:	11 24       	eor	r1, r1
    434c:	08 95       	ret

0000434e <__udivmodhi4>:
    434e:	aa 1b       	sub	r26, r26
    4350:	bb 1b       	sub	r27, r27
    4352:	51 e1       	ldi	r21, 0x11	; 17
    4354:	07 c0       	rjmp	.+14     	; 0x4364 <__udivmodhi4_ep>

00004356 <__udivmodhi4_loop>:
    4356:	aa 1f       	adc	r26, r26
    4358:	bb 1f       	adc	r27, r27
    435a:	a6 17       	cp	r26, r22
    435c:	b7 07       	cpc	r27, r23
    435e:	10 f0       	brcs	.+4      	; 0x4364 <__udivmodhi4_ep>
    4360:	a6 1b       	sub	r26, r22
    4362:	b7 0b       	sbc	r27, r23

00004364 <__udivmodhi4_ep>:
    4364:	88 1f       	adc	r24, r24
    4366:	99 1f       	adc	r25, r25
    4368:	5a 95       	dec	r21
    436a:	a9 f7       	brne	.-22     	; 0x4356 <__udivmodhi4_loop>
    436c:	80 95       	com	r24
    436e:	90 95       	com	r25
    4370:	bc 01       	movw	r22, r24
    4372:	cd 01       	movw	r24, r26
    4374:	08 95       	ret

00004376 <__divmodhi4>:
    4376:	97 fb       	bst	r25, 7
    4378:	09 2e       	mov	r0, r25
    437a:	07 26       	eor	r0, r23
    437c:	0a d0       	rcall	.+20     	; 0x4392 <__divmodhi4_neg1>
    437e:	77 fd       	sbrc	r23, 7
    4380:	04 d0       	rcall	.+8      	; 0x438a <__divmodhi4_neg2>
    4382:	e5 df       	rcall	.-54     	; 0x434e <__udivmodhi4>
    4384:	06 d0       	rcall	.+12     	; 0x4392 <__divmodhi4_neg1>
    4386:	00 20       	and	r0, r0
    4388:	1a f4       	brpl	.+6      	; 0x4390 <__divmodhi4_exit>

0000438a <__divmodhi4_neg2>:
    438a:	70 95       	com	r23
    438c:	61 95       	neg	r22
    438e:	7f 4f       	sbci	r23, 0xFF	; 255

00004390 <__divmodhi4_exit>:
    4390:	08 95       	ret

00004392 <__divmodhi4_neg1>:
    4392:	f6 f7       	brtc	.-4      	; 0x4390 <__divmodhi4_exit>
    4394:	90 95       	com	r25
    4396:	81 95       	neg	r24
    4398:	9f 4f       	sbci	r25, 0xFF	; 255
    439a:	08 95       	ret

0000439c <__prologue_saves__>:
    439c:	2f 92       	push	r2
    439e:	3f 92       	push	r3
    43a0:	4f 92       	push	r4
    43a2:	5f 92       	push	r5
    43a4:	6f 92       	push	r6
    43a6:	7f 92       	push	r7
    43a8:	8f 92       	push	r8
    43aa:	9f 92       	push	r9
    43ac:	af 92       	push	r10
    43ae:	bf 92       	push	r11
    43b0:	cf 92       	push	r12
    43b2:	df 92       	push	r13
    43b4:	ef 92       	push	r14
    43b6:	ff 92       	push	r15
    43b8:	0f 93       	push	r16
    43ba:	1f 93       	push	r17
    43bc:	cf 93       	push	r28
    43be:	df 93       	push	r29
    43c0:	cd b7       	in	r28, 0x3d	; 61
    43c2:	de b7       	in	r29, 0x3e	; 62
    43c4:	ca 1b       	sub	r28, r26
    43c6:	db 0b       	sbc	r29, r27
    43c8:	0f b6       	in	r0, 0x3f	; 63
    43ca:	f8 94       	cli
    43cc:	de bf       	out	0x3e, r29	; 62
    43ce:	0f be       	out	0x3f, r0	; 63
    43d0:	cd bf       	out	0x3d, r28	; 61
    43d2:	19 94       	eijmp

000043d4 <__epilogue_restores__>:
    43d4:	2a 88       	ldd	r2, Y+18	; 0x12
    43d6:	39 88       	ldd	r3, Y+17	; 0x11
    43d8:	48 88       	ldd	r4, Y+16	; 0x10
    43da:	5f 84       	ldd	r5, Y+15	; 0x0f
    43dc:	6e 84       	ldd	r6, Y+14	; 0x0e
    43de:	7d 84       	ldd	r7, Y+13	; 0x0d
    43e0:	8c 84       	ldd	r8, Y+12	; 0x0c
    43e2:	9b 84       	ldd	r9, Y+11	; 0x0b
    43e4:	aa 84       	ldd	r10, Y+10	; 0x0a
    43e6:	b9 84       	ldd	r11, Y+9	; 0x09
    43e8:	c8 84       	ldd	r12, Y+8	; 0x08
    43ea:	df 80       	ldd	r13, Y+7	; 0x07
    43ec:	ee 80       	ldd	r14, Y+6	; 0x06
    43ee:	fd 80       	ldd	r15, Y+5	; 0x05
    43f0:	0c 81       	ldd	r16, Y+4	; 0x04
    43f2:	1b 81       	ldd	r17, Y+3	; 0x03
    43f4:	aa 81       	ldd	r26, Y+2	; 0x02
    43f6:	b9 81       	ldd	r27, Y+1	; 0x01
    43f8:	ce 0f       	add	r28, r30
    43fa:	d1 1d       	adc	r29, r1
    43fc:	0f b6       	in	r0, 0x3f	; 63
    43fe:	f8 94       	cli
    4400:	de bf       	out	0x3e, r29	; 62
    4402:	0f be       	out	0x3f, r0	; 63
    4404:	cd bf       	out	0x3d, r28	; 61
    4406:	ed 01       	movw	r28, r26
    4408:	08 95       	ret

0000440a <do_rand>:
    440a:	af 92       	push	r10
    440c:	bf 92       	push	r11
    440e:	cf 92       	push	r12
    4410:	df 92       	push	r13
    4412:	ef 92       	push	r14
    4414:	ff 92       	push	r15
    4416:	0f 93       	push	r16
    4418:	1f 93       	push	r17
    441a:	cf 93       	push	r28
    441c:	df 93       	push	r29
    441e:	ec 01       	movw	r28, r24
    4420:	a8 80       	ld	r10, Y
    4422:	b9 80       	ldd	r11, Y+1	; 0x01
    4424:	ca 80       	ldd	r12, Y+2	; 0x02
    4426:	db 80       	ldd	r13, Y+3	; 0x03
    4428:	a1 14       	cp	r10, r1
    442a:	b1 04       	cpc	r11, r1
    442c:	c1 04       	cpc	r12, r1
    442e:	d1 04       	cpc	r13, r1
    4430:	41 f4       	brne	.+16     	; 0x4442 <do_rand+0x38>
    4432:	84 e2       	ldi	r24, 0x24	; 36
    4434:	a8 2e       	mov	r10, r24
    4436:	89 ed       	ldi	r24, 0xD9	; 217
    4438:	b8 2e       	mov	r11, r24
    443a:	8b e5       	ldi	r24, 0x5B	; 91
    443c:	c8 2e       	mov	r12, r24
    443e:	87 e0       	ldi	r24, 0x07	; 7
    4440:	d8 2e       	mov	r13, r24
    4442:	c6 01       	movw	r24, r12
    4444:	b5 01       	movw	r22, r10
    4446:	2d e1       	ldi	r18, 0x1D	; 29
    4448:	33 ef       	ldi	r19, 0xF3	; 243
    444a:	41 e0       	ldi	r20, 0x01	; 1
    444c:	50 e0       	ldi	r21, 0x00	; 0
    444e:	0e 94 ac 24 	call	0x4958	; 0x4958 <__divmodsi4>
    4452:	27 ea       	ldi	r18, 0xA7	; 167
    4454:	31 e4       	ldi	r19, 0x41	; 65
    4456:	40 e0       	ldi	r20, 0x00	; 0
    4458:	50 e0       	ldi	r21, 0x00	; 0
    445a:	0e 94 88 21 	call	0x4310	; 0x4310 <__mulsi3>
    445e:	7b 01       	movw	r14, r22
    4460:	8c 01       	movw	r16, r24
    4462:	c6 01       	movw	r24, r12
    4464:	b5 01       	movw	r22, r10
    4466:	2d e1       	ldi	r18, 0x1D	; 29
    4468:	33 ef       	ldi	r19, 0xF3	; 243
    446a:	41 e0       	ldi	r20, 0x01	; 1
    446c:	50 e0       	ldi	r21, 0x00	; 0
    446e:	0e 94 ac 24 	call	0x4958	; 0x4958 <__divmodsi4>
    4472:	ca 01       	movw	r24, r20
    4474:	b9 01       	movw	r22, r18
    4476:	2c ee       	ldi	r18, 0xEC	; 236
    4478:	34 ef       	ldi	r19, 0xF4	; 244
    447a:	4f ef       	ldi	r20, 0xFF	; 255
    447c:	5f ef       	ldi	r21, 0xFF	; 255
    447e:	0e 94 88 21 	call	0x4310	; 0x4310 <__mulsi3>
    4482:	6e 0d       	add	r22, r14
    4484:	7f 1d       	adc	r23, r15
    4486:	80 1f       	adc	r24, r16
    4488:	91 1f       	adc	r25, r17
    448a:	97 ff       	sbrs	r25, 7
    448c:	04 c0       	rjmp	.+8      	; 0x4496 <do_rand+0x8c>
    448e:	61 50       	subi	r22, 0x01	; 1
    4490:	70 40       	sbci	r23, 0x00	; 0
    4492:	80 40       	sbci	r24, 0x00	; 0
    4494:	90 48       	sbci	r25, 0x80	; 128
    4496:	68 83       	st	Y, r22
    4498:	79 83       	std	Y+1, r23	; 0x01
    449a:	8a 83       	std	Y+2, r24	; 0x02
    449c:	9b 83       	std	Y+3, r25	; 0x03
    449e:	9b 01       	movw	r18, r22
    44a0:	3f 77       	andi	r19, 0x7F	; 127
    44a2:	c9 01       	movw	r24, r18
    44a4:	df 91       	pop	r29
    44a6:	cf 91       	pop	r28
    44a8:	1f 91       	pop	r17
    44aa:	0f 91       	pop	r16
    44ac:	ff 90       	pop	r15
    44ae:	ef 90       	pop	r14
    44b0:	df 90       	pop	r13
    44b2:	cf 90       	pop	r12
    44b4:	bf 90       	pop	r11
    44b6:	af 90       	pop	r10
    44b8:	08 95       	ret

000044ba <rand_r>:
    44ba:	0e 94 05 22 	call	0x440a	; 0x440a <do_rand>
    44be:	08 95       	ret

000044c0 <rand>:
    44c0:	8f e3       	ldi	r24, 0x3F	; 63
    44c2:	93 e0       	ldi	r25, 0x03	; 3
    44c4:	0e 94 05 22 	call	0x440a	; 0x440a <do_rand>
    44c8:	08 95       	ret

000044ca <srand>:
    44ca:	a0 e0       	ldi	r26, 0x00	; 0
    44cc:	b0 e0       	ldi	r27, 0x00	; 0
    44ce:	80 93 3f 03 	sts	0x033F, r24
    44d2:	90 93 40 03 	sts	0x0340, r25
    44d6:	a0 93 41 03 	sts	0x0341, r26
    44da:	b0 93 42 03 	sts	0x0342, r27
    44de:	08 95       	ret
    44e0:	f5 d0       	rcall	.+490    	; 0x46cc <__fp_pscA>
    44e2:	58 f0       	brcs	.+22     	; 0x44fa <srand+0x30>
    44e4:	80 e8       	ldi	r24, 0x80	; 128
    44e6:	91 e0       	ldi	r25, 0x01	; 1
    44e8:	09 f4       	brne	.+2      	; 0x44ec <srand+0x22>
    44ea:	9e ef       	ldi	r25, 0xFE	; 254
    44ec:	f6 d0       	rcall	.+492    	; 0x46da <__fp_pscB>
    44ee:	28 f0       	brcs	.+10     	; 0x44fa <srand+0x30>
    44f0:	40 e8       	ldi	r20, 0x80	; 128
    44f2:	51 e0       	ldi	r21, 0x01	; 1
    44f4:	59 f4       	brne	.+22     	; 0x450c <atan2+0xe>
    44f6:	5e ef       	ldi	r21, 0xFE	; 254
    44f8:	09 c0       	rjmp	.+18     	; 0x450c <atan2+0xe>
    44fa:	c0 c0       	rjmp	.+384    	; 0x467c <__fp_nan>
    44fc:	28 c1       	rjmp	.+592    	; 0x474e <__fp_zero>

000044fe <atan2>:
    44fe:	e9 2f       	mov	r30, r25
    4500:	e0 78       	andi	r30, 0x80	; 128
    4502:	03 d1       	rcall	.+518    	; 0x470a <__fp_split3>
    4504:	68 f3       	brcs	.-38     	; 0x44e0 <srand+0x16>
    4506:	09 2e       	mov	r0, r25
    4508:	05 2a       	or	r0, r21
    450a:	c1 f3       	breq	.-16     	; 0x44fc <srand+0x32>
    450c:	26 17       	cp	r18, r22
    450e:	37 07       	cpc	r19, r23
    4510:	48 07       	cpc	r20, r24
    4512:	59 07       	cpc	r21, r25
    4514:	38 f0       	brcs	.+14     	; 0x4524 <atan2+0x26>
    4516:	0e 2e       	mov	r0, r30
    4518:	07 f8       	bld	r0, 7
    451a:	e0 25       	eor	r30, r0
    451c:	69 f0       	breq	.+26     	; 0x4538 <atan2+0x3a>
    451e:	e0 25       	eor	r30, r0
    4520:	e0 64       	ori	r30, 0x40	; 64
    4522:	0a c0       	rjmp	.+20     	; 0x4538 <atan2+0x3a>
    4524:	ef 63       	ori	r30, 0x3F	; 63
    4526:	07 f8       	bld	r0, 7
    4528:	00 94       	com	r0
    452a:	07 fa       	bst	r0, 7
    452c:	db 01       	movw	r26, r22
    452e:	b9 01       	movw	r22, r18
    4530:	9d 01       	movw	r18, r26
    4532:	dc 01       	movw	r26, r24
    4534:	ca 01       	movw	r24, r20
    4536:	ad 01       	movw	r20, r26
    4538:	ef 93       	push	r30
    453a:	41 d0       	rcall	.+130    	; 0x45be <__divsf3_pse>
    453c:	d5 d0       	rcall	.+426    	; 0x46e8 <__fp_round>
    453e:	0a d0       	rcall	.+20     	; 0x4554 <atan>
    4540:	5f 91       	pop	r21
    4542:	55 23       	and	r21, r21
    4544:	31 f0       	breq	.+12     	; 0x4552 <atan2+0x54>
    4546:	2b ed       	ldi	r18, 0xDB	; 219
    4548:	3f e0       	ldi	r19, 0x0F	; 15
    454a:	49 e4       	ldi	r20, 0x49	; 73
    454c:	50 fd       	sbrc	r21, 0
    454e:	49 ec       	ldi	r20, 0xC9	; 201
    4550:	8d c1       	rjmp	.+794    	; 0x486c <__addsf3>
    4552:	08 95       	ret

00004554 <atan>:
    4554:	df 93       	push	r29
    4556:	dd 27       	eor	r29, r29
    4558:	b9 2f       	mov	r27, r25
    455a:	bf 77       	andi	r27, 0x7F	; 127
    455c:	40 e8       	ldi	r20, 0x80	; 128
    455e:	5f e3       	ldi	r21, 0x3F	; 63
    4560:	16 16       	cp	r1, r22
    4562:	17 06       	cpc	r1, r23
    4564:	48 07       	cpc	r20, r24
    4566:	5b 07       	cpc	r21, r27
    4568:	10 f4       	brcc	.+4      	; 0x456e <atan+0x1a>
    456a:	d9 2f       	mov	r29, r25
    456c:	f7 d0       	rcall	.+494    	; 0x475c <inverse>
    456e:	9f 93       	push	r25
    4570:	8f 93       	push	r24
    4572:	7f 93       	push	r23
    4574:	6f 93       	push	r22
    4576:	5a d1       	rcall	.+692    	; 0x482c <square>
    4578:	ee e4       	ldi	r30, 0x4E	; 78
    457a:	f1 e0       	ldi	r31, 0x01	; 1
    457c:	82 d0       	rcall	.+260    	; 0x4682 <__fp_powser>
    457e:	b4 d0       	rcall	.+360    	; 0x46e8 <__fp_round>
    4580:	2f 91       	pop	r18
    4582:	3f 91       	pop	r19
    4584:	4f 91       	pop	r20
    4586:	5f 91       	pop	r21
    4588:	fa d0       	rcall	.+500    	; 0x477e <__mulsf3x>
    458a:	dd 23       	and	r29, r29
    458c:	49 f0       	breq	.+18     	; 0x45a0 <atan+0x4c>
    458e:	90 58       	subi	r25, 0x80	; 128
    4590:	a2 ea       	ldi	r26, 0xA2	; 162
    4592:	2a ed       	ldi	r18, 0xDA	; 218
    4594:	3f e0       	ldi	r19, 0x0F	; 15
    4596:	49 ec       	ldi	r20, 0xC9	; 201
    4598:	5f e3       	ldi	r21, 0x3F	; 63
    459a:	d0 78       	andi	r29, 0x80	; 128
    459c:	5d 27       	eor	r21, r29
    459e:	77 d1       	rcall	.+750    	; 0x488e <__addsf3x>
    45a0:	df 91       	pop	r29
    45a2:	a2 c0       	rjmp	.+324    	; 0x46e8 <__fp_round>
    45a4:	9a d0       	rcall	.+308    	; 0x46da <__fp_pscB>
    45a6:	40 f0       	brcs	.+16     	; 0x45b8 <atan+0x64>
    45a8:	91 d0       	rcall	.+290    	; 0x46cc <__fp_pscA>
    45aa:	30 f0       	brcs	.+12     	; 0x45b8 <atan+0x64>
    45ac:	21 f4       	brne	.+8      	; 0x45b6 <atan+0x62>
    45ae:	5f 3f       	cpi	r21, 0xFF	; 255
    45b0:	19 f0       	breq	.+6      	; 0x45b8 <atan+0x64>
    45b2:	5e c0       	rjmp	.+188    	; 0x4670 <__fp_inf>
    45b4:	51 11       	cpse	r21, r1
    45b6:	cc c0       	rjmp	.+408    	; 0x4750 <__fp_szero>
    45b8:	61 c0       	rjmp	.+194    	; 0x467c <__fp_nan>

000045ba <__divsf3x>:
    45ba:	a7 d0       	rcall	.+334    	; 0x470a <__fp_split3>
    45bc:	98 f3       	brcs	.-26     	; 0x45a4 <atan+0x50>

000045be <__divsf3_pse>:
    45be:	99 23       	and	r25, r25
    45c0:	c9 f3       	breq	.-14     	; 0x45b4 <atan+0x60>
    45c2:	55 23       	and	r21, r21
    45c4:	b1 f3       	breq	.-20     	; 0x45b2 <atan+0x5e>
    45c6:	95 1b       	sub	r25, r21
    45c8:	55 0b       	sbc	r21, r21
    45ca:	bb 27       	eor	r27, r27
    45cc:	aa 27       	eor	r26, r26
    45ce:	62 17       	cp	r22, r18
    45d0:	73 07       	cpc	r23, r19
    45d2:	84 07       	cpc	r24, r20
    45d4:	38 f0       	brcs	.+14     	; 0x45e4 <__divsf3_pse+0x26>
    45d6:	9f 5f       	subi	r25, 0xFF	; 255
    45d8:	5f 4f       	sbci	r21, 0xFF	; 255
    45da:	22 0f       	add	r18, r18
    45dc:	33 1f       	adc	r19, r19
    45de:	44 1f       	adc	r20, r20
    45e0:	aa 1f       	adc	r26, r26
    45e2:	a9 f3       	breq	.-22     	; 0x45ce <__divsf3_pse+0x10>
    45e4:	33 d0       	rcall	.+102    	; 0x464c <__divsf3_pse+0x8e>
    45e6:	0e 2e       	mov	r0, r30
    45e8:	3a f0       	brmi	.+14     	; 0x45f8 <__divsf3_pse+0x3a>
    45ea:	e0 e8       	ldi	r30, 0x80	; 128
    45ec:	30 d0       	rcall	.+96     	; 0x464e <__divsf3_pse+0x90>
    45ee:	91 50       	subi	r25, 0x01	; 1
    45f0:	50 40       	sbci	r21, 0x00	; 0
    45f2:	e6 95       	lsr	r30
    45f4:	00 1c       	adc	r0, r0
    45f6:	ca f7       	brpl	.-14     	; 0x45ea <__divsf3_pse+0x2c>
    45f8:	29 d0       	rcall	.+82     	; 0x464c <__divsf3_pse+0x8e>
    45fa:	fe 2f       	mov	r31, r30
    45fc:	27 d0       	rcall	.+78     	; 0x464c <__divsf3_pse+0x8e>
    45fe:	66 0f       	add	r22, r22
    4600:	77 1f       	adc	r23, r23
    4602:	88 1f       	adc	r24, r24
    4604:	bb 1f       	adc	r27, r27
    4606:	26 17       	cp	r18, r22
    4608:	37 07       	cpc	r19, r23
    460a:	48 07       	cpc	r20, r24
    460c:	ab 07       	cpc	r26, r27
    460e:	b0 e8       	ldi	r27, 0x80	; 128
    4610:	09 f0       	breq	.+2      	; 0x4614 <__divsf3_pse+0x56>
    4612:	bb 0b       	sbc	r27, r27
    4614:	80 2d       	mov	r24, r0
    4616:	bf 01       	movw	r22, r30
    4618:	ff 27       	eor	r31, r31
    461a:	93 58       	subi	r25, 0x83	; 131
    461c:	5f 4f       	sbci	r21, 0xFF	; 255
    461e:	2a f0       	brmi	.+10     	; 0x462a <__divsf3_pse+0x6c>
    4620:	9e 3f       	cpi	r25, 0xFE	; 254
    4622:	51 05       	cpc	r21, r1
    4624:	68 f0       	brcs	.+26     	; 0x4640 <__divsf3_pse+0x82>
    4626:	24 c0       	rjmp	.+72     	; 0x4670 <__fp_inf>
    4628:	93 c0       	rjmp	.+294    	; 0x4750 <__fp_szero>
    462a:	5f 3f       	cpi	r21, 0xFF	; 255
    462c:	ec f3       	brlt	.-6      	; 0x4628 <__divsf3_pse+0x6a>
    462e:	98 3e       	cpi	r25, 0xE8	; 232
    4630:	dc f3       	brlt	.-10     	; 0x4628 <__divsf3_pse+0x6a>
    4632:	86 95       	lsr	r24
    4634:	77 95       	ror	r23
    4636:	67 95       	ror	r22
    4638:	b7 95       	ror	r27
    463a:	f7 95       	ror	r31
    463c:	9f 5f       	subi	r25, 0xFF	; 255
    463e:	c9 f7       	brne	.-14     	; 0x4632 <__divsf3_pse+0x74>
    4640:	88 0f       	add	r24, r24
    4642:	91 1d       	adc	r25, r1
    4644:	96 95       	lsr	r25
    4646:	87 95       	ror	r24
    4648:	97 f9       	bld	r25, 7
    464a:	08 95       	ret
    464c:	e1 e0       	ldi	r30, 0x01	; 1
    464e:	66 0f       	add	r22, r22
    4650:	77 1f       	adc	r23, r23
    4652:	88 1f       	adc	r24, r24
    4654:	bb 1f       	adc	r27, r27
    4656:	62 17       	cp	r22, r18
    4658:	73 07       	cpc	r23, r19
    465a:	84 07       	cpc	r24, r20
    465c:	ba 07       	cpc	r27, r26
    465e:	20 f0       	brcs	.+8      	; 0x4668 <__divsf3_pse+0xaa>
    4660:	62 1b       	sub	r22, r18
    4662:	73 0b       	sbc	r23, r19
    4664:	84 0b       	sbc	r24, r20
    4666:	ba 0b       	sbc	r27, r26
    4668:	ee 1f       	adc	r30, r30
    466a:	88 f7       	brcc	.-30     	; 0x464e <__divsf3_pse+0x90>
    466c:	e0 95       	com	r30
    466e:	08 95       	ret

00004670 <__fp_inf>:
    4670:	97 f9       	bld	r25, 7
    4672:	9f 67       	ori	r25, 0x7F	; 127
    4674:	80 e8       	ldi	r24, 0x80	; 128
    4676:	70 e0       	ldi	r23, 0x00	; 0
    4678:	60 e0       	ldi	r22, 0x00	; 0
    467a:	08 95       	ret

0000467c <__fp_nan>:
    467c:	9f ef       	ldi	r25, 0xFF	; 255
    467e:	80 ec       	ldi	r24, 0xC0	; 192
    4680:	08 95       	ret

00004682 <__fp_powser>:
    4682:	df 93       	push	r29
    4684:	cf 93       	push	r28
    4686:	1f 93       	push	r17
    4688:	0f 93       	push	r16
    468a:	ff 92       	push	r15
    468c:	ef 92       	push	r14
    468e:	df 92       	push	r13
    4690:	7b 01       	movw	r14, r22
    4692:	8c 01       	movw	r16, r24
    4694:	68 94       	set
    4696:	05 c0       	rjmp	.+10     	; 0x46a2 <__fp_powser+0x20>
    4698:	da 2e       	mov	r13, r26
    469a:	ef 01       	movw	r28, r30
    469c:	70 d0       	rcall	.+224    	; 0x477e <__mulsf3x>
    469e:	fe 01       	movw	r30, r28
    46a0:	e8 94       	clt
    46a2:	a5 91       	lpm	r26, Z+
    46a4:	25 91       	lpm	r18, Z+
    46a6:	35 91       	lpm	r19, Z+
    46a8:	45 91       	lpm	r20, Z+
    46aa:	55 91       	lpm	r21, Z+
    46ac:	ae f3       	brts	.-22     	; 0x4698 <__fp_powser+0x16>
    46ae:	ef 01       	movw	r28, r30
    46b0:	ee d0       	rcall	.+476    	; 0x488e <__addsf3x>
    46b2:	fe 01       	movw	r30, r28
    46b4:	97 01       	movw	r18, r14
    46b6:	a8 01       	movw	r20, r16
    46b8:	da 94       	dec	r13
    46ba:	79 f7       	brne	.-34     	; 0x469a <__fp_powser+0x18>
    46bc:	df 90       	pop	r13
    46be:	ef 90       	pop	r14
    46c0:	ff 90       	pop	r15
    46c2:	0f 91       	pop	r16
    46c4:	1f 91       	pop	r17
    46c6:	cf 91       	pop	r28
    46c8:	df 91       	pop	r29
    46ca:	08 95       	ret

000046cc <__fp_pscA>:
    46cc:	00 24       	eor	r0, r0
    46ce:	0a 94       	dec	r0
    46d0:	16 16       	cp	r1, r22
    46d2:	17 06       	cpc	r1, r23
    46d4:	18 06       	cpc	r1, r24
    46d6:	09 06       	cpc	r0, r25
    46d8:	08 95       	ret

000046da <__fp_pscB>:
    46da:	00 24       	eor	r0, r0
    46dc:	0a 94       	dec	r0
    46de:	12 16       	cp	r1, r18
    46e0:	13 06       	cpc	r1, r19
    46e2:	14 06       	cpc	r1, r20
    46e4:	05 06       	cpc	r0, r21
    46e6:	08 95       	ret

000046e8 <__fp_round>:
    46e8:	09 2e       	mov	r0, r25
    46ea:	03 94       	inc	r0
    46ec:	00 0c       	add	r0, r0
    46ee:	11 f4       	brne	.+4      	; 0x46f4 <__fp_round+0xc>
    46f0:	88 23       	and	r24, r24
    46f2:	52 f0       	brmi	.+20     	; 0x4708 <__fp_round+0x20>
    46f4:	bb 0f       	add	r27, r27
    46f6:	40 f4       	brcc	.+16     	; 0x4708 <__fp_round+0x20>
    46f8:	bf 2b       	or	r27, r31
    46fa:	11 f4       	brne	.+4      	; 0x4700 <__fp_round+0x18>
    46fc:	60 ff       	sbrs	r22, 0
    46fe:	04 c0       	rjmp	.+8      	; 0x4708 <__fp_round+0x20>
    4700:	6f 5f       	subi	r22, 0xFF	; 255
    4702:	7f 4f       	sbci	r23, 0xFF	; 255
    4704:	8f 4f       	sbci	r24, 0xFF	; 255
    4706:	9f 4f       	sbci	r25, 0xFF	; 255
    4708:	08 95       	ret

0000470a <__fp_split3>:
    470a:	57 fd       	sbrc	r21, 7
    470c:	90 58       	subi	r25, 0x80	; 128
    470e:	44 0f       	add	r20, r20
    4710:	55 1f       	adc	r21, r21
    4712:	59 f0       	breq	.+22     	; 0x472a <__fp_splitA+0x10>
    4714:	5f 3f       	cpi	r21, 0xFF	; 255
    4716:	71 f0       	breq	.+28     	; 0x4734 <__fp_splitA+0x1a>
    4718:	47 95       	ror	r20

0000471a <__fp_splitA>:
    471a:	88 0f       	add	r24, r24
    471c:	97 fb       	bst	r25, 7
    471e:	99 1f       	adc	r25, r25
    4720:	61 f0       	breq	.+24     	; 0x473a <__fp_splitA+0x20>
    4722:	9f 3f       	cpi	r25, 0xFF	; 255
    4724:	79 f0       	breq	.+30     	; 0x4744 <__fp_splitA+0x2a>
    4726:	87 95       	ror	r24
    4728:	08 95       	ret
    472a:	12 16       	cp	r1, r18
    472c:	13 06       	cpc	r1, r19
    472e:	14 06       	cpc	r1, r20
    4730:	55 1f       	adc	r21, r21
    4732:	f2 cf       	rjmp	.-28     	; 0x4718 <__fp_split3+0xe>
    4734:	46 95       	lsr	r20
    4736:	f1 df       	rcall	.-30     	; 0x471a <__fp_splitA>
    4738:	08 c0       	rjmp	.+16     	; 0x474a <__fp_splitA+0x30>
    473a:	16 16       	cp	r1, r22
    473c:	17 06       	cpc	r1, r23
    473e:	18 06       	cpc	r1, r24
    4740:	99 1f       	adc	r25, r25
    4742:	f1 cf       	rjmp	.-30     	; 0x4726 <__fp_splitA+0xc>
    4744:	86 95       	lsr	r24
    4746:	71 05       	cpc	r23, r1
    4748:	61 05       	cpc	r22, r1
    474a:	08 94       	sec
    474c:	08 95       	ret

0000474e <__fp_zero>:
    474e:	e8 94       	clt

00004750 <__fp_szero>:
    4750:	bb 27       	eor	r27, r27
    4752:	66 27       	eor	r22, r22
    4754:	77 27       	eor	r23, r23
    4756:	cb 01       	movw	r24, r22
    4758:	97 f9       	bld	r25, 7
    475a:	08 95       	ret

0000475c <inverse>:
    475c:	9b 01       	movw	r18, r22
    475e:	ac 01       	movw	r20, r24
    4760:	60 e0       	ldi	r22, 0x00	; 0
    4762:	70 e0       	ldi	r23, 0x00	; 0
    4764:	80 e8       	ldi	r24, 0x80	; 128
    4766:	9f e3       	ldi	r25, 0x3F	; 63
    4768:	e5 c0       	rjmp	.+458    	; 0x4934 <__divsf3>
    476a:	b0 df       	rcall	.-160    	; 0x46cc <__fp_pscA>
    476c:	28 f0       	brcs	.+10     	; 0x4778 <inverse+0x1c>
    476e:	b5 df       	rcall	.-150    	; 0x46da <__fp_pscB>
    4770:	18 f0       	brcs	.+6      	; 0x4778 <inverse+0x1c>
    4772:	95 23       	and	r25, r21
    4774:	09 f0       	breq	.+2      	; 0x4778 <inverse+0x1c>
    4776:	7c cf       	rjmp	.-264    	; 0x4670 <__fp_inf>
    4778:	81 cf       	rjmp	.-254    	; 0x467c <__fp_nan>
    477a:	11 24       	eor	r1, r1
    477c:	e9 cf       	rjmp	.-46     	; 0x4750 <__fp_szero>

0000477e <__mulsf3x>:
    477e:	c5 df       	rcall	.-118    	; 0x470a <__fp_split3>
    4780:	a0 f3       	brcs	.-24     	; 0x476a <inverse+0xe>

00004782 <__mulsf3_pse>:
    4782:	95 9f       	mul	r25, r21
    4784:	d1 f3       	breq	.-12     	; 0x477a <inverse+0x1e>
    4786:	95 0f       	add	r25, r21
    4788:	50 e0       	ldi	r21, 0x00	; 0
    478a:	55 1f       	adc	r21, r21
    478c:	62 9f       	mul	r22, r18
    478e:	f0 01       	movw	r30, r0
    4790:	72 9f       	mul	r23, r18
    4792:	bb 27       	eor	r27, r27
    4794:	f0 0d       	add	r31, r0
    4796:	b1 1d       	adc	r27, r1
    4798:	63 9f       	mul	r22, r19
    479a:	aa 27       	eor	r26, r26
    479c:	f0 0d       	add	r31, r0
    479e:	b1 1d       	adc	r27, r1
    47a0:	aa 1f       	adc	r26, r26
    47a2:	64 9f       	mul	r22, r20
    47a4:	66 27       	eor	r22, r22
    47a6:	b0 0d       	add	r27, r0
    47a8:	a1 1d       	adc	r26, r1
    47aa:	66 1f       	adc	r22, r22
    47ac:	82 9f       	mul	r24, r18
    47ae:	22 27       	eor	r18, r18
    47b0:	b0 0d       	add	r27, r0
    47b2:	a1 1d       	adc	r26, r1
    47b4:	62 1f       	adc	r22, r18
    47b6:	73 9f       	mul	r23, r19
    47b8:	b0 0d       	add	r27, r0
    47ba:	a1 1d       	adc	r26, r1
    47bc:	62 1f       	adc	r22, r18
    47be:	83 9f       	mul	r24, r19
    47c0:	a0 0d       	add	r26, r0
    47c2:	61 1d       	adc	r22, r1
    47c4:	22 1f       	adc	r18, r18
    47c6:	74 9f       	mul	r23, r20
    47c8:	33 27       	eor	r19, r19
    47ca:	a0 0d       	add	r26, r0
    47cc:	61 1d       	adc	r22, r1
    47ce:	23 1f       	adc	r18, r19
    47d0:	84 9f       	mul	r24, r20
    47d2:	60 0d       	add	r22, r0
    47d4:	21 1d       	adc	r18, r1
    47d6:	82 2f       	mov	r24, r18
    47d8:	76 2f       	mov	r23, r22
    47da:	6a 2f       	mov	r22, r26
    47dc:	11 24       	eor	r1, r1
    47de:	9f 57       	subi	r25, 0x7F	; 127
    47e0:	50 40       	sbci	r21, 0x00	; 0
    47e2:	8a f0       	brmi	.+34     	; 0x4806 <__mulsf3_pse+0x84>
    47e4:	e1 f0       	breq	.+56     	; 0x481e <__mulsf3_pse+0x9c>
    47e6:	88 23       	and	r24, r24
    47e8:	4a f0       	brmi	.+18     	; 0x47fc <__mulsf3_pse+0x7a>
    47ea:	ee 0f       	add	r30, r30
    47ec:	ff 1f       	adc	r31, r31
    47ee:	bb 1f       	adc	r27, r27
    47f0:	66 1f       	adc	r22, r22
    47f2:	77 1f       	adc	r23, r23
    47f4:	88 1f       	adc	r24, r24
    47f6:	91 50       	subi	r25, 0x01	; 1
    47f8:	50 40       	sbci	r21, 0x00	; 0
    47fa:	a9 f7       	brne	.-22     	; 0x47e6 <__mulsf3_pse+0x64>
    47fc:	9e 3f       	cpi	r25, 0xFE	; 254
    47fe:	51 05       	cpc	r21, r1
    4800:	70 f0       	brcs	.+28     	; 0x481e <__mulsf3_pse+0x9c>
    4802:	36 cf       	rjmp	.-404    	; 0x4670 <__fp_inf>
    4804:	a5 cf       	rjmp	.-182    	; 0x4750 <__fp_szero>
    4806:	5f 3f       	cpi	r21, 0xFF	; 255
    4808:	ec f3       	brlt	.-6      	; 0x4804 <__mulsf3_pse+0x82>
    480a:	98 3e       	cpi	r25, 0xE8	; 232
    480c:	dc f3       	brlt	.-10     	; 0x4804 <__mulsf3_pse+0x82>
    480e:	86 95       	lsr	r24
    4810:	77 95       	ror	r23
    4812:	67 95       	ror	r22
    4814:	b7 95       	ror	r27
    4816:	f7 95       	ror	r31
    4818:	e7 95       	ror	r30
    481a:	9f 5f       	subi	r25, 0xFF	; 255
    481c:	c1 f7       	brne	.-16     	; 0x480e <__mulsf3_pse+0x8c>
    481e:	fe 2b       	or	r31, r30
    4820:	88 0f       	add	r24, r24
    4822:	91 1d       	adc	r25, r1
    4824:	96 95       	lsr	r25
    4826:	87 95       	ror	r24
    4828:	97 f9       	bld	r25, 7
    482a:	08 95       	ret

0000482c <square>:
    482c:	9b 01       	movw	r18, r22
    482e:	ac 01       	movw	r20, r24
    4830:	27 ca       	rjmp	.-2994   	; 0x3c80 <__mulsf3>

00004832 <__eerd_byte_m2560>:
    4832:	f9 99       	sbic	0x1f, 1	; 31
    4834:	fe cf       	rjmp	.-4      	; 0x4832 <__eerd_byte_m2560>
    4836:	92 bd       	out	0x22, r25	; 34
    4838:	81 bd       	out	0x21, r24	; 33
    483a:	f8 9a       	sbi	0x1f, 0	; 31
    483c:	99 27       	eor	r25, r25
    483e:	80 b5       	in	r24, 0x20	; 32
    4840:	08 95       	ret

00004842 <__eerd_word_m2560>:
    4842:	a8 e1       	ldi	r26, 0x18	; 24
    4844:	b0 e0       	ldi	r27, 0x00	; 0
    4846:	42 e0       	ldi	r20, 0x02	; 2
    4848:	50 e0       	ldi	r21, 0x00	; 0
    484a:	0c 94 9e 24 	jmp	0x493c	; 0x493c <__eerd_blraw_m2560>

0000484e <__eewr_byte_m2560>:
    484e:	26 2f       	mov	r18, r22

00004850 <__eewr_r18_m2560>:
    4850:	f9 99       	sbic	0x1f, 1	; 31
    4852:	fe cf       	rjmp	.-4      	; 0x4850 <__eewr_r18_m2560>
    4854:	1f ba       	out	0x1f, r1	; 31
    4856:	92 bd       	out	0x22, r25	; 34
    4858:	81 bd       	out	0x21, r24	; 33
    485a:	20 bd       	out	0x20, r18	; 32
    485c:	0f b6       	in	r0, 0x3f	; 63
    485e:	f8 94       	cli
    4860:	fa 9a       	sbi	0x1f, 2	; 31
    4862:	f9 9a       	sbi	0x1f, 1	; 31
    4864:	0f be       	out	0x3f, r0	; 63
    4866:	01 96       	adiw	r24, 0x01	; 1
    4868:	08 95       	ret

0000486a <__subsf3>:
    486a:	50 58       	subi	r21, 0x80	; 128

0000486c <__addsf3>:
    486c:	bb 27       	eor	r27, r27
    486e:	aa 27       	eor	r26, r26
    4870:	0e d0       	rcall	.+28     	; 0x488e <__addsf3x>
    4872:	3a cf       	rjmp	.-396    	; 0x46e8 <__fp_round>
    4874:	2b df       	rcall	.-426    	; 0x46cc <__fp_pscA>
    4876:	30 f0       	brcs	.+12     	; 0x4884 <__addsf3+0x18>
    4878:	30 df       	rcall	.-416    	; 0x46da <__fp_pscB>
    487a:	20 f0       	brcs	.+8      	; 0x4884 <__addsf3+0x18>
    487c:	31 f4       	brne	.+12     	; 0x488a <__addsf3+0x1e>
    487e:	9f 3f       	cpi	r25, 0xFF	; 255
    4880:	11 f4       	brne	.+4      	; 0x4886 <__addsf3+0x1a>
    4882:	1e f4       	brtc	.+6      	; 0x488a <__addsf3+0x1e>
    4884:	fb ce       	rjmp	.-522    	; 0x467c <__fp_nan>
    4886:	0e f4       	brtc	.+2      	; 0x488a <__addsf3+0x1e>
    4888:	e0 95       	com	r30
    488a:	e7 fb       	bst	r30, 7
    488c:	f1 ce       	rjmp	.-542    	; 0x4670 <__fp_inf>

0000488e <__addsf3x>:
    488e:	e9 2f       	mov	r30, r25
    4890:	3c df       	rcall	.-392    	; 0x470a <__fp_split3>
    4892:	80 f3       	brcs	.-32     	; 0x4874 <__addsf3+0x8>
    4894:	ba 17       	cp	r27, r26
    4896:	62 07       	cpc	r22, r18
    4898:	73 07       	cpc	r23, r19
    489a:	84 07       	cpc	r24, r20
    489c:	95 07       	cpc	r25, r21
    489e:	18 f0       	brcs	.+6      	; 0x48a6 <__addsf3x+0x18>
    48a0:	71 f4       	brne	.+28     	; 0x48be <__addsf3x+0x30>
    48a2:	9e f5       	brtc	.+102    	; 0x490a <__addsf3x+0x7c>
    48a4:	54 cf       	rjmp	.-344    	; 0x474e <__fp_zero>
    48a6:	0e f4       	brtc	.+2      	; 0x48aa <__addsf3x+0x1c>
    48a8:	e0 95       	com	r30
    48aa:	0b 2e       	mov	r0, r27
    48ac:	ba 2f       	mov	r27, r26
    48ae:	a0 2d       	mov	r26, r0
    48b0:	0b 01       	movw	r0, r22
    48b2:	b9 01       	movw	r22, r18
    48b4:	90 01       	movw	r18, r0
    48b6:	0c 01       	movw	r0, r24
    48b8:	ca 01       	movw	r24, r20
    48ba:	a0 01       	movw	r20, r0
    48bc:	11 24       	eor	r1, r1
    48be:	ff 27       	eor	r31, r31
    48c0:	59 1b       	sub	r21, r25
    48c2:	99 f0       	breq	.+38     	; 0x48ea <__addsf3x+0x5c>
    48c4:	59 3f       	cpi	r21, 0xF9	; 249
    48c6:	50 f4       	brcc	.+20     	; 0x48dc <__addsf3x+0x4e>
    48c8:	50 3e       	cpi	r21, 0xE0	; 224
    48ca:	68 f1       	brcs	.+90     	; 0x4926 <__addsf3x+0x98>
    48cc:	1a 16       	cp	r1, r26
    48ce:	f0 40       	sbci	r31, 0x00	; 0
    48d0:	a2 2f       	mov	r26, r18
    48d2:	23 2f       	mov	r18, r19
    48d4:	34 2f       	mov	r19, r20
    48d6:	44 27       	eor	r20, r20
    48d8:	58 5f       	subi	r21, 0xF8	; 248
    48da:	f3 cf       	rjmp	.-26     	; 0x48c2 <__addsf3x+0x34>
    48dc:	46 95       	lsr	r20
    48de:	37 95       	ror	r19
    48e0:	27 95       	ror	r18
    48e2:	a7 95       	ror	r26
    48e4:	f0 40       	sbci	r31, 0x00	; 0
    48e6:	53 95       	inc	r21
    48e8:	c9 f7       	brne	.-14     	; 0x48dc <__addsf3x+0x4e>
    48ea:	7e f4       	brtc	.+30     	; 0x490a <__addsf3x+0x7c>
    48ec:	1f 16       	cp	r1, r31
    48ee:	ba 0b       	sbc	r27, r26
    48f0:	62 0b       	sbc	r22, r18
    48f2:	73 0b       	sbc	r23, r19
    48f4:	84 0b       	sbc	r24, r20
    48f6:	ba f0       	brmi	.+46     	; 0x4926 <__addsf3x+0x98>
    48f8:	91 50       	subi	r25, 0x01	; 1
    48fa:	a1 f0       	breq	.+40     	; 0x4924 <__addsf3x+0x96>
    48fc:	ff 0f       	add	r31, r31
    48fe:	bb 1f       	adc	r27, r27
    4900:	66 1f       	adc	r22, r22
    4902:	77 1f       	adc	r23, r23
    4904:	88 1f       	adc	r24, r24
    4906:	c2 f7       	brpl	.-16     	; 0x48f8 <__addsf3x+0x6a>
    4908:	0e c0       	rjmp	.+28     	; 0x4926 <__addsf3x+0x98>
    490a:	ba 0f       	add	r27, r26
    490c:	62 1f       	adc	r22, r18
    490e:	73 1f       	adc	r23, r19
    4910:	84 1f       	adc	r24, r20
    4912:	48 f4       	brcc	.+18     	; 0x4926 <__addsf3x+0x98>
    4914:	87 95       	ror	r24
    4916:	77 95       	ror	r23
    4918:	67 95       	ror	r22
    491a:	b7 95       	ror	r27
    491c:	f7 95       	ror	r31
    491e:	9e 3f       	cpi	r25, 0xFE	; 254
    4920:	08 f0       	brcs	.+2      	; 0x4924 <__addsf3x+0x96>
    4922:	b3 cf       	rjmp	.-154    	; 0x488a <__addsf3+0x1e>
    4924:	93 95       	inc	r25
    4926:	88 0f       	add	r24, r24
    4928:	08 f0       	brcs	.+2      	; 0x492c <__addsf3x+0x9e>
    492a:	99 27       	eor	r25, r25
    492c:	ee 0f       	add	r30, r30
    492e:	97 95       	ror	r25
    4930:	87 95       	ror	r24
    4932:	08 95       	ret

00004934 <__divsf3>:
    4934:	42 de       	rcall	.-892    	; 0x45ba <__divsf3x>
    4936:	d8 ce       	rjmp	.-592    	; 0x46e8 <__fp_round>

00004938 <__eerd_block_m2560>:
    4938:	dc 01       	movw	r26, r24
    493a:	cb 01       	movw	r24, r22

0000493c <__eerd_blraw_m2560>:
    493c:	fc 01       	movw	r30, r24
    493e:	f9 99       	sbic	0x1f, 1	; 31
    4940:	fe cf       	rjmp	.-4      	; 0x493e <__eerd_blraw_m2560+0x2>
    4942:	06 c0       	rjmp	.+12     	; 0x4950 <__eerd_blraw_m2560+0x14>
    4944:	f2 bd       	out	0x22, r31	; 34
    4946:	e1 bd       	out	0x21, r30	; 33
    4948:	f8 9a       	sbi	0x1f, 0	; 31
    494a:	31 96       	adiw	r30, 0x01	; 1
    494c:	00 b4       	in	r0, 0x20	; 32
    494e:	0d 92       	st	X+, r0
    4950:	41 50       	subi	r20, 0x01	; 1
    4952:	50 40       	sbci	r21, 0x00	; 0
    4954:	b8 f7       	brcc	.-18     	; 0x4944 <__eerd_blraw_m2560+0x8>
    4956:	08 95       	ret

00004958 <__divmodsi4>:
    4958:	97 fb       	bst	r25, 7
    495a:	09 2e       	mov	r0, r25
    495c:	05 26       	eor	r0, r21
    495e:	0e d0       	rcall	.+28     	; 0x497c <__divmodsi4_neg1>
    4960:	57 fd       	sbrc	r21, 7
    4962:	04 d0       	rcall	.+8      	; 0x496c <__divmodsi4_neg2>
    4964:	14 d0       	rcall	.+40     	; 0x498e <__udivmodsi4>
    4966:	0a d0       	rcall	.+20     	; 0x497c <__divmodsi4_neg1>
    4968:	00 1c       	adc	r0, r0
    496a:	38 f4       	brcc	.+14     	; 0x497a <__divmodsi4_exit>

0000496c <__divmodsi4_neg2>:
    496c:	50 95       	com	r21
    496e:	40 95       	com	r20
    4970:	30 95       	com	r19
    4972:	21 95       	neg	r18
    4974:	3f 4f       	sbci	r19, 0xFF	; 255
    4976:	4f 4f       	sbci	r20, 0xFF	; 255
    4978:	5f 4f       	sbci	r21, 0xFF	; 255

0000497a <__divmodsi4_exit>:
    497a:	08 95       	ret

0000497c <__divmodsi4_neg1>:
    497c:	f6 f7       	brtc	.-4      	; 0x497a <__divmodsi4_exit>
    497e:	90 95       	com	r25
    4980:	80 95       	com	r24
    4982:	70 95       	com	r23
    4984:	61 95       	neg	r22
    4986:	7f 4f       	sbci	r23, 0xFF	; 255
    4988:	8f 4f       	sbci	r24, 0xFF	; 255
    498a:	9f 4f       	sbci	r25, 0xFF	; 255
    498c:	08 95       	ret

0000498e <__udivmodsi4>:
    498e:	a1 e2       	ldi	r26, 0x21	; 33
    4990:	1a 2e       	mov	r1, r26
    4992:	aa 1b       	sub	r26, r26
    4994:	bb 1b       	sub	r27, r27
    4996:	fd 01       	movw	r30, r26
    4998:	0d c0       	rjmp	.+26     	; 0x49b4 <__udivmodsi4_ep>

0000499a <__udivmodsi4_loop>:
    499a:	aa 1f       	adc	r26, r26
    499c:	bb 1f       	adc	r27, r27
    499e:	ee 1f       	adc	r30, r30
    49a0:	ff 1f       	adc	r31, r31
    49a2:	a2 17       	cp	r26, r18
    49a4:	b3 07       	cpc	r27, r19
    49a6:	e4 07       	cpc	r30, r20
    49a8:	f5 07       	cpc	r31, r21
    49aa:	20 f0       	brcs	.+8      	; 0x49b4 <__udivmodsi4_ep>
    49ac:	a2 1b       	sub	r26, r18
    49ae:	b3 0b       	sbc	r27, r19
    49b0:	e4 0b       	sbc	r30, r20
    49b2:	f5 0b       	sbc	r31, r21

000049b4 <__udivmodsi4_ep>:
    49b4:	66 1f       	adc	r22, r22
    49b6:	77 1f       	adc	r23, r23
    49b8:	88 1f       	adc	r24, r24
    49ba:	99 1f       	adc	r25, r25
    49bc:	1a 94       	dec	r1
    49be:	69 f7       	brne	.-38     	; 0x499a <__udivmodsi4_loop>
    49c0:	60 95       	com	r22
    49c2:	70 95       	com	r23
    49c4:	80 95       	com	r24
    49c6:	90 95       	com	r25
    49c8:	9b 01       	movw	r18, r22
    49ca:	ac 01       	movw	r20, r24
    49cc:	bd 01       	movw	r22, r26
    49ce:	cf 01       	movw	r24, r30
    49d0:	08 95       	ret

000049d2 <_exit>:
    49d2:	f8 94       	cli

000049d4 <__stop_program>:
    49d4:	ff cf       	rjmp	.-2      	; 0x49d4 <__stop_program>
