// Seed: 2899484311
module module_0 (
    input wire id_0,
    output tri id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4,
    input tri id_5,
    output supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri id_9,
    input tri1 id_10,
    input supply0 id_11
);
  assign id_6 = {id_10, id_2, id_8, 1};
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply0 id_7
);
  tri0 id_9 = 1;
  module_0(
      id_3, id_2, id_1, id_0, id_5, id_3, id_7, id_1, id_3, id_2, id_4, id_0
  );
endmodule
