Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 11 15:47:32 2018
| Host         : DESKTOP-UCUUCNT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -rpx ip_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ip_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.975    -8003.827                    304                 5130        0.043        0.000                      0                 5130        3.000        0.000                       0                  2111  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_fpga_0                        {0.000 5.000}        10.000          100.000         
clk_fpga_1                        {0.000 50.000}       100.000         10.000          
clk_fpga_2                        {0.000 3.500}        7.000           142.857         
sys_clock                         {0.000 5.000}        10.000          100.000         
  clk_out1_ip_design_clk_wiz_0_0  {0.000 2.778}        5.556           180.000         
  clkfbout_ip_design_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            -31.975    -8003.827                    304                 4514        0.043        0.000                      0                 4514        4.020        0.000                       0                  2103  
clk_fpga_1                                                                                                                                                                         97.845        0.000                       0                     1  
clk_fpga_2                                                                                                                                                                          4.845        0.000                       0                     1  
sys_clock                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_ip_design_clk_wiz_0_0                                                                                                                                                    3.400        0.000                       0                     2  
  clkfbout_ip_design_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.099        0.000                      0                  616        0.733        0.000                      0                  616  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          304  Failing Endpoints,  Worst Slack      -31.975ns,  Total Violation    -8003.827ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.975ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.322ns  (logic 23.454ns (56.760%)  route 17.868ns (43.240%))
  Logic Levels:           29  (CARRY4=11 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.784     3.078    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X93Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDCE (Prop_fdce_C_Q)         0.456     3.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/Q
                         net (fo=3, routed)           2.104     5.638    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[15])
                                                      3.656     9.294 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[15]
                         net (fo=2, routed)           0.638     9.932    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp[15]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1/O
                         net (fo=14, routed)          0.754    10.810    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[12]_P[17])
                                                      1.820    12.630 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31/P[17]
                         net (fo=2, routed)           1.967    14.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.154    14.750 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1/O
                         net (fo=2, routed)           0.641    15.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I3_O)        0.327    15.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.119    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.342 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0/O[0]
                         net (fo=2, routed)           1.068    17.410    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7
    SLICE_X81Y59         LUT3 (Prop_lut3_I0_O)        0.327    17.737 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.469    18.206    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X81Y59         LUT4 (Prop_lut4_I3_O)        0.326    18.532 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.082 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.082    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.416 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[1]
                         net (fo=3, routed)           0.932    20.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_6
    SLICE_X94Y58         LUT3 (Prop_lut3_I1_O)        0.303    20.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9/O
                         net (fo=2, routed)           0.305    20.956    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1/O
                         net (fo=2, routed)           0.604    21.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.807 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5/O
                         net (fo=1, routed)           0.000    21.807    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.208 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.431 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[0]
                         net (fo=1, routed)           0.583    23.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[12]
    SLICE_X101Y55        LUT2 (Prop_lut2_I1_O)        0.299    23.312 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    23.312    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[0]
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.918 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          0.888    24.806    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[21]_P[18])
                                                      4.023    28.829 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.739    29.568    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y50         LUT1 (Prop_lut1_I0_O)        0.124    29.692 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          1.353    31.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_C[0]_P[25])
                                                      1.820    32.864 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[25]
                         net (fo=32, routed)          2.369    35.233    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_80
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[7]_P[15])
                                                      3.656    38.889 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32/P[15]
                         net (fo=2, routed)           0.638    39.527    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32[15]
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=14, routed)          0.766    40.416    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[12]_P[16])
                                                      1.820    42.236 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[16]
                         net (fo=2, routed)           0.728    42.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_n_89
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.088 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4/O
                         net (fo=1, routed)           0.000    43.088    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.621 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.621    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.738 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.738    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.855 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.855    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.074 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][12]_i_1/O[0]
                         net (fo=1, routed)           0.325    44.400    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][12]_i_1_n_7
    SLICE_X39Y46         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.495    12.674    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X39Y46         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][12]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y46         FDCE (Setup_fdce_C_D)       -0.211    12.424    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][12]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                         -44.400    
  -------------------------------------------------------------------
                         slack                                -31.975    

Slack (VIOLATED) :        -31.908ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.201ns  (logic 23.316ns (56.591%)  route 17.885ns (43.409%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.784     3.078    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X93Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDCE (Prop_fdce_C_Q)         0.456     3.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/Q
                         net (fo=3, routed)           2.104     5.638    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[15])
                                                      3.656     9.294 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[15]
                         net (fo=2, routed)           0.638     9.932    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp[15]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1/O
                         net (fo=14, routed)          0.754    10.810    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[12]_P[17])
                                                      1.820    12.630 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31/P[17]
                         net (fo=2, routed)           1.967    14.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.154    14.750 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1/O
                         net (fo=2, routed)           0.641    15.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I3_O)        0.327    15.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.119    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.342 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0/O[0]
                         net (fo=2, routed)           1.068    17.410    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7
    SLICE_X81Y59         LUT3 (Prop_lut3_I0_O)        0.327    17.737 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.469    18.206    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X81Y59         LUT4 (Prop_lut4_I3_O)        0.326    18.532 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.082 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.082    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.416 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[1]
                         net (fo=3, routed)           0.932    20.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_6
    SLICE_X94Y58         LUT3 (Prop_lut3_I1_O)        0.303    20.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9/O
                         net (fo=2, routed)           0.305    20.956    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1/O
                         net (fo=2, routed)           0.604    21.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.807 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5/O
                         net (fo=1, routed)           0.000    21.807    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.208 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.431 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[0]
                         net (fo=1, routed)           0.583    23.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[12]
    SLICE_X101Y55        LUT2 (Prop_lut2_I1_O)        0.299    23.312 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    23.312    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[0]
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.918 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          0.888    24.806    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[21]_P[18])
                                                      4.023    28.829 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.739    29.568    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y50         LUT1 (Prop_lut1_I0_O)        0.124    29.692 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          1.353    31.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_C[0]_P[25])
                                                      1.820    32.864 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[25]
                         net (fo=32, routed)          2.369    35.233    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_80
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[7]_P[15])
                                                      3.656    38.889 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32/P[15]
                         net (fo=2, routed)           0.638    39.527    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32[15]
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=14, routed)          0.766    40.416    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[12]_P[16])
                                                      1.820    42.236 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[16]
                         net (fo=2, routed)           0.728    42.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_n_89
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.088 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4/O
                         net (fo=1, routed)           0.000    43.088    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.621 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.621    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.936 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1/O[3]
                         net (fo=1, routed)           0.343    44.279    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1_n_4
    SLICE_X40Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.495    12.674    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X40Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][7]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X40Y44         FDCE (Setup_fdce_C_D)       -0.264    12.371    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][7]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                         -44.279    
  -------------------------------------------------------------------
                         slack                                -31.908    

Slack (VIOLATED) :        -31.884ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.201ns  (logic 23.324ns (56.610%)  route 17.877ns (43.390%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.784     3.078    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X93Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDCE (Prop_fdce_C_Q)         0.456     3.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/Q
                         net (fo=3, routed)           2.104     5.638    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[15])
                                                      3.656     9.294 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[15]
                         net (fo=2, routed)           0.638     9.932    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp[15]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1/O
                         net (fo=14, routed)          0.754    10.810    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[12]_P[17])
                                                      1.820    12.630 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31/P[17]
                         net (fo=2, routed)           1.967    14.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.154    14.750 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1/O
                         net (fo=2, routed)           0.641    15.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I3_O)        0.327    15.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.119    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.342 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0/O[0]
                         net (fo=2, routed)           1.068    17.410    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7
    SLICE_X81Y59         LUT3 (Prop_lut3_I0_O)        0.327    17.737 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.469    18.206    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X81Y59         LUT4 (Prop_lut4_I3_O)        0.326    18.532 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.082 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.082    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.416 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[1]
                         net (fo=3, routed)           0.932    20.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_6
    SLICE_X94Y58         LUT3 (Prop_lut3_I1_O)        0.303    20.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9/O
                         net (fo=2, routed)           0.305    20.956    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1/O
                         net (fo=2, routed)           0.604    21.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.807 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5/O
                         net (fo=1, routed)           0.000    21.807    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.208 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.431 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[0]
                         net (fo=1, routed)           0.583    23.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[12]
    SLICE_X101Y55        LUT2 (Prop_lut2_I1_O)        0.299    23.312 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    23.312    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[0]
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.918 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          0.888    24.806    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[21]_P[18])
                                                      4.023    28.829 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.739    29.568    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y50         LUT1 (Prop_lut1_I0_O)        0.124    29.692 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          1.353    31.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_C[0]_P[25])
                                                      1.820    32.864 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[25]
                         net (fo=32, routed)          2.369    35.233    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_80
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[7]_P[15])
                                                      3.656    38.889 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32/P[15]
                         net (fo=2, routed)           0.638    39.527    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32[15]
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=14, routed)          0.766    40.416    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[12]_P[16])
                                                      1.820    42.236 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[16]
                         net (fo=2, routed)           0.728    42.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_n_89
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.088 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4/O
                         net (fo=1, routed)           0.000    43.088    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.621 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.621    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.944 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1/O[1]
                         net (fo=1, routed)           0.335    44.279    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1_n_6
    SLICE_X37Y43         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.495    12.674    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X37Y43         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][5]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)       -0.240    12.395    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][5]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -44.279    
  -------------------------------------------------------------------
                         slack                                -31.884    

Slack (VIOLATED) :        -31.859ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.177ns  (logic 23.441ns (56.928%)  route 17.736ns (43.072%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.784     3.078    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X93Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDCE (Prop_fdce_C_Q)         0.456     3.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/Q
                         net (fo=3, routed)           2.104     5.638    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[15])
                                                      3.656     9.294 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[15]
                         net (fo=2, routed)           0.638     9.932    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp[15]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1/O
                         net (fo=14, routed)          0.754    10.810    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[12]_P[17])
                                                      1.820    12.630 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31/P[17]
                         net (fo=2, routed)           1.967    14.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.154    14.750 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1/O
                         net (fo=2, routed)           0.641    15.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I3_O)        0.327    15.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.119    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.342 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0/O[0]
                         net (fo=2, routed)           1.068    17.410    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7
    SLICE_X81Y59         LUT3 (Prop_lut3_I0_O)        0.327    17.737 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.469    18.206    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X81Y59         LUT4 (Prop_lut4_I3_O)        0.326    18.532 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.082 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.082    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.416 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[1]
                         net (fo=3, routed)           0.932    20.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_6
    SLICE_X94Y58         LUT3 (Prop_lut3_I1_O)        0.303    20.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9/O
                         net (fo=2, routed)           0.305    20.956    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1/O
                         net (fo=2, routed)           0.604    21.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.807 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5/O
                         net (fo=1, routed)           0.000    21.807    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.208 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.431 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[0]
                         net (fo=1, routed)           0.583    23.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[12]
    SLICE_X101Y55        LUT2 (Prop_lut2_I1_O)        0.299    23.312 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    23.312    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[0]
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.918 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          0.888    24.806    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[21]_P[18])
                                                      4.023    28.829 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.739    29.568    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y50         LUT1 (Prop_lut1_I0_O)        0.124    29.692 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          1.353    31.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_C[0]_P[25])
                                                      1.820    32.864 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[25]
                         net (fo=32, routed)          2.369    35.233    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_80
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[7]_P[15])
                                                      3.656    38.889 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32/P[15]
                         net (fo=2, routed)           0.638    39.527    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32[15]
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=14, routed)          0.766    40.416    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[12]_P[16])
                                                      1.820    42.236 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[16]
                         net (fo=2, routed)           0.728    42.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_n_89
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.088 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4/O
                         net (fo=1, routed)           0.000    43.088    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.621 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.621    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.738 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.738    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.061 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]_i_1/O[1]
                         net (fo=1, routed)           0.193    44.255    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]_i_1_n_6
    SLICE_X37Y45         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.495    12.674    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X37Y45         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][9]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)       -0.240    12.395    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][9]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -44.255    
  -------------------------------------------------------------------
                         slack                                -31.859    

Slack (VIOLATED) :        -31.830ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.137ns  (logic 23.111ns (56.181%)  route 18.026ns (43.819%))
  Logic Levels:           26  (CARRY4=8 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.784     3.078    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X93Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDCE (Prop_fdce_C_Q)         0.456     3.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/Q
                         net (fo=3, routed)           2.104     5.638    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[15])
                                                      3.656     9.294 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[15]
                         net (fo=2, routed)           0.638     9.932    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp[15]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1/O
                         net (fo=14, routed)          0.754    10.810    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[12]_P[17])
                                                      1.820    12.630 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31/P[17]
                         net (fo=2, routed)           1.967    14.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.154    14.750 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1/O
                         net (fo=2, routed)           0.641    15.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I3_O)        0.327    15.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.119    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.342 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0/O[0]
                         net (fo=2, routed)           1.068    17.410    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7
    SLICE_X81Y59         LUT3 (Prop_lut3_I0_O)        0.327    17.737 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.469    18.206    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X81Y59         LUT4 (Prop_lut4_I3_O)        0.326    18.532 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.082 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.082    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.416 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[1]
                         net (fo=3, routed)           0.932    20.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_6
    SLICE_X94Y58         LUT3 (Prop_lut3_I1_O)        0.303    20.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9/O
                         net (fo=2, routed)           0.305    20.956    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1/O
                         net (fo=2, routed)           0.604    21.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.807 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5/O
                         net (fo=1, routed)           0.000    21.807    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.208 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.431 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[0]
                         net (fo=1, routed)           0.583    23.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[12]
    SLICE_X101Y55        LUT2 (Prop_lut2_I1_O)        0.299    23.312 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    23.312    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[0]
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.918 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          0.888    24.806    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[21]_P[18])
                                                      4.023    28.829 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.739    29.568    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y50         LUT1 (Prop_lut1_I0_O)        0.124    29.692 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          1.353    31.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_C[0]_P[25])
                                                      1.820    32.864 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[25]
                         net (fo=32, routed)          2.369    35.233    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_80
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[7]_P[15])
                                                      3.656    38.889 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32/P[15]
                         net (fo=2, routed)           0.638    39.527    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32[15]
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=14, routed)          0.766    40.416    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[12]_P[16])
                                                      1.820    42.236 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[16]
                         net (fo=2, routed)           0.728    42.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_n_89
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.088 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4/O
                         net (fo=1, routed)           0.000    43.088    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    43.731 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1/O[3]
                         net (fo=1, routed)           0.484    44.215    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1_n_4
    SLICE_X41Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.495    12.674    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X41Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][3]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X41Y44         FDCE (Setup_fdce_C_D)       -0.250    12.385    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][3]
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                         -44.215    
  -------------------------------------------------------------------
                         slack                                -31.830    

Slack (VIOLATED) :        -31.775ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.100ns  (logic 23.220ns (56.497%)  route 17.880ns (43.503%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.784     3.078    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X93Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDCE (Prop_fdce_C_Q)         0.456     3.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/Q
                         net (fo=3, routed)           2.104     5.638    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[15])
                                                      3.656     9.294 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[15]
                         net (fo=2, routed)           0.638     9.932    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp[15]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1/O
                         net (fo=14, routed)          0.754    10.810    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[12]_P[17])
                                                      1.820    12.630 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31/P[17]
                         net (fo=2, routed)           1.967    14.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.154    14.750 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1/O
                         net (fo=2, routed)           0.641    15.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I3_O)        0.327    15.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.119    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.342 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0/O[0]
                         net (fo=2, routed)           1.068    17.410    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7
    SLICE_X81Y59         LUT3 (Prop_lut3_I0_O)        0.327    17.737 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.469    18.206    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X81Y59         LUT4 (Prop_lut4_I3_O)        0.326    18.532 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.082 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.082    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.416 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[1]
                         net (fo=3, routed)           0.932    20.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_6
    SLICE_X94Y58         LUT3 (Prop_lut3_I1_O)        0.303    20.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9/O
                         net (fo=2, routed)           0.305    20.956    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1/O
                         net (fo=2, routed)           0.604    21.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.807 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5/O
                         net (fo=1, routed)           0.000    21.807    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.208 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.431 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[0]
                         net (fo=1, routed)           0.583    23.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[12]
    SLICE_X101Y55        LUT2 (Prop_lut2_I1_O)        0.299    23.312 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    23.312    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[0]
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.918 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          0.888    24.806    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[21]_P[18])
                                                      4.023    28.829 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.739    29.568    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y50         LUT1 (Prop_lut1_I0_O)        0.124    29.692 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          1.353    31.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_C[0]_P[25])
                                                      1.820    32.864 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[25]
                         net (fo=32, routed)          2.369    35.233    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_80
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[7]_P[15])
                                                      3.656    38.889 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32/P[15]
                         net (fo=2, routed)           0.638    39.527    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32[15]
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=14, routed)          0.766    40.416    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[12]_P[16])
                                                      1.820    42.236 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[16]
                         net (fo=2, routed)           0.728    42.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_n_89
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.088 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4/O
                         net (fo=1, routed)           0.000    43.088    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.621 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.621    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.840 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1/O[0]
                         net (fo=1, routed)           0.338    44.178    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1_n_7
    SLICE_X41Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.495    12.674    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X41Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X41Y44         FDCE (Setup_fdce_C_D)       -0.232    12.403    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -44.178    
  -------------------------------------------------------------------
                         slack                                -31.775    

Slack (VIOLATED) :        -31.747ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.072ns  (logic 23.337ns (56.820%)  route 17.735ns (43.180%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.784     3.078    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X93Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDCE (Prop_fdce_C_Q)         0.456     3.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/Q
                         net (fo=3, routed)           2.104     5.638    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[15])
                                                      3.656     9.294 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[15]
                         net (fo=2, routed)           0.638     9.932    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp[15]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1/O
                         net (fo=14, routed)          0.754    10.810    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[12]_P[17])
                                                      1.820    12.630 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31/P[17]
                         net (fo=2, routed)           1.967    14.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.154    14.750 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1/O
                         net (fo=2, routed)           0.641    15.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I3_O)        0.327    15.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.119    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.342 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0/O[0]
                         net (fo=2, routed)           1.068    17.410    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7
    SLICE_X81Y59         LUT3 (Prop_lut3_I0_O)        0.327    17.737 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.469    18.206    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X81Y59         LUT4 (Prop_lut4_I3_O)        0.326    18.532 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.082 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.082    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.416 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[1]
                         net (fo=3, routed)           0.932    20.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_6
    SLICE_X94Y58         LUT3 (Prop_lut3_I1_O)        0.303    20.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9/O
                         net (fo=2, routed)           0.305    20.956    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1/O
                         net (fo=2, routed)           0.604    21.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.807 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5/O
                         net (fo=1, routed)           0.000    21.807    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.208 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.431 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[0]
                         net (fo=1, routed)           0.583    23.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[12]
    SLICE_X101Y55        LUT2 (Prop_lut2_I1_O)        0.299    23.312 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    23.312    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[0]
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.918 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          0.888    24.806    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[21]_P[18])
                                                      4.023    28.829 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.739    29.568    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y50         LUT1 (Prop_lut1_I0_O)        0.124    29.692 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          1.353    31.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_C[0]_P[25])
                                                      1.820    32.864 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[25]
                         net (fo=32, routed)          2.369    35.233    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_80
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[7]_P[15])
                                                      3.656    38.889 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32/P[15]
                         net (fo=2, routed)           0.638    39.527    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32[15]
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=14, routed)          0.766    40.416    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[12]_P[16])
                                                      1.820    42.236 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[16]
                         net (fo=2, routed)           0.728    42.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_n_89
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.088 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4/O
                         net (fo=1, routed)           0.000    43.088    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.621 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.621    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.738 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.738    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.957 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]_i_1/O[0]
                         net (fo=1, routed)           0.193    44.150    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]_i_1_n_7
    SLICE_X37Y45         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.495    12.674    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X37Y45         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)       -0.232    12.403    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][8]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -44.150    
  -------------------------------------------------------------------
                         slack                                -31.747    

Slack (VIOLATED) :        -31.692ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.355ns  (logic 23.441ns (56.682%)  route 17.914ns (43.318%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.784     3.078    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X93Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDCE (Prop_fdce_C_Q)         0.456     3.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/Q
                         net (fo=3, routed)           2.104     5.638    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[15])
                                                      3.656     9.294 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[15]
                         net (fo=2, routed)           0.638     9.932    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp[15]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1/O
                         net (fo=14, routed)          0.754    10.810    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[12]_P[17])
                                                      1.820    12.630 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31/P[17]
                         net (fo=2, routed)           1.967    14.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.154    14.750 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1/O
                         net (fo=2, routed)           0.641    15.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I3_O)        0.327    15.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.119    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.342 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0/O[0]
                         net (fo=2, routed)           1.068    17.410    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7
    SLICE_X81Y59         LUT3 (Prop_lut3_I0_O)        0.327    17.737 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.469    18.206    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X81Y59         LUT4 (Prop_lut4_I3_O)        0.326    18.532 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.082 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.082    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.416 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[1]
                         net (fo=3, routed)           0.932    20.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_6
    SLICE_X94Y58         LUT3 (Prop_lut3_I1_O)        0.303    20.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9/O
                         net (fo=2, routed)           0.305    20.956    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1/O
                         net (fo=2, routed)           0.604    21.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.807 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5/O
                         net (fo=1, routed)           0.000    21.807    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.208 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.431 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[0]
                         net (fo=1, routed)           0.583    23.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[12]
    SLICE_X101Y55        LUT2 (Prop_lut2_I1_O)        0.299    23.312 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    23.312    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[0]
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.918 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          0.888    24.806    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[21]_P[18])
                                                      4.023    28.829 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.739    29.568    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y50         LUT1 (Prop_lut1_I0_O)        0.124    29.692 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          1.353    31.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_C[0]_P[28])
                                                      1.820    32.864 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[28]
                         net (fo=32, routed)          2.563    35.427    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_77
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[15])
                                                      3.656    39.083 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[15]
                         net (fo=2, routed)           0.639    39.722    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31[15]
    SLICE_X35Y50         LUT1 (Prop_lut1_I0_O)        0.124    39.846 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=14, routed)          0.742    40.588    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    42.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[20]
                         net (fo=2, routed)           0.929    43.336    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_n_85
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    43.460 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_4/O
                         net (fo=1, routed)           0.000    43.460    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_4_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.993 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.993    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.110 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.110    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.433 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1/O[1]
                         net (fo=1, routed)           0.000    44.433    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1_n_6
    SLICE_X36Y55         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.479    12.658    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y55         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][13]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y55         FDCE (Setup_fdce_C_D)        0.109    12.742    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][13]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -44.433    
  -------------------------------------------------------------------
                         slack                                -31.692    

Slack (VIOLATED) :        -31.684ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.347ns  (logic 23.433ns (56.674%)  route 17.914ns (43.326%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.784     3.078    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X93Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDCE (Prop_fdce_C_Q)         0.456     3.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/Q
                         net (fo=3, routed)           2.104     5.638    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[15])
                                                      3.656     9.294 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[15]
                         net (fo=2, routed)           0.638     9.932    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp[15]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1/O
                         net (fo=14, routed)          0.754    10.810    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[12]_P[17])
                                                      1.820    12.630 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31/P[17]
                         net (fo=2, routed)           1.967    14.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.154    14.750 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1/O
                         net (fo=2, routed)           0.641    15.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I3_O)        0.327    15.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.119    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.342 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0/O[0]
                         net (fo=2, routed)           1.068    17.410    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7
    SLICE_X81Y59         LUT3 (Prop_lut3_I0_O)        0.327    17.737 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.469    18.206    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X81Y59         LUT4 (Prop_lut4_I3_O)        0.326    18.532 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.082 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.082    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.416 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[1]
                         net (fo=3, routed)           0.932    20.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_6
    SLICE_X94Y58         LUT3 (Prop_lut3_I1_O)        0.303    20.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9/O
                         net (fo=2, routed)           0.305    20.956    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1/O
                         net (fo=2, routed)           0.604    21.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.807 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5/O
                         net (fo=1, routed)           0.000    21.807    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.208 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.431 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[0]
                         net (fo=1, routed)           0.583    23.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[12]
    SLICE_X101Y55        LUT2 (Prop_lut2_I1_O)        0.299    23.312 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    23.312    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[0]
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.918 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          0.888    24.806    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[21]_P[18])
                                                      4.023    28.829 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.739    29.568    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y50         LUT1 (Prop_lut1_I0_O)        0.124    29.692 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          1.353    31.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_C[0]_P[28])
                                                      1.820    32.864 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[28]
                         net (fo=32, routed)          2.563    35.427    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_77
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[15])
                                                      3.656    39.083 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[15]
                         net (fo=2, routed)           0.639    39.722    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31[15]
    SLICE_X35Y50         LUT1 (Prop_lut1_I0_O)        0.124    39.846 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1/O
                         net (fo=14, routed)          0.742    40.588    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    42.408 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[20]
                         net (fo=2, routed)           0.929    43.336    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_n_85
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    43.460 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_4/O
                         net (fo=1, routed)           0.000    43.460    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_4_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.993 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.993    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.110 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.110    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.425 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1/O[3]
                         net (fo=1, routed)           0.000    44.425    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1_n_4
    SLICE_X36Y55         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.479    12.658    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y55         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y55         FDCE (Setup_fdce_C_D)        0.109    12.742    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -44.425    
  -------------------------------------------------------------------
                         slack                                -31.684    

Slack (VIOLATED) :        -31.662ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        40.975ns  (logic 23.240ns (56.717%)  route 17.735ns (43.283%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=6 LUT1=3 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.784     3.078    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X93Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDCE (Prop_fdce_C_Q)         0.456     3.534 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/Q
                         net (fo=3, routed)           2.104     5.638    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[15])
                                                      3.656     9.294 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[15]
                         net (fo=2, routed)           0.638     9.932    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp[15]
    SLICE_X35Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1/O
                         net (fo=14, routed)          0.754    10.810    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31_i_1_n_0
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[12]_P[17])
                                                      1.820    12.630 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31/P[17]
                         net (fo=2, routed)           1.967    14.596    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.154    14.750 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1/O
                         net (fo=2, routed)           0.641    15.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I3_O)        0.327    15.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.119 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.119    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.342 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0/O[0]
                         net (fo=2, routed)           1.068    17.410    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7
    SLICE_X81Y59         LUT3 (Prop_lut3_I0_O)        0.327    17.737 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3/O
                         net (fo=2, routed)           0.469    18.206    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0
    SLICE_X81Y59         LUT4 (Prop_lut4_I3_O)        0.326    18.532 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.532    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.082 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.082    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.416 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1/O[1]
                         net (fo=3, routed)           0.932    20.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_6
    SLICE_X94Y58         LUT3 (Prop_lut3_I1_O)        0.303    20.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9/O
                         net (fo=2, routed)           0.305    20.956    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1/O
                         net (fo=2, routed)           0.604    21.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.807 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5/O
                         net (fo=1, routed)           0.000    21.807    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.208 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.431 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2/O[0]
                         net (fo=1, routed)           0.583    23.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[12]
    SLICE_X101Y55        LUT2 (Prop_lut2_I1_O)        0.299    23.312 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    23.312    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/S[0]
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.918 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[3]
                         net (fo=31, routed)          0.888    24.806    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[21]_P[18])
                                                      4.023    28.829 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16/P[18]
                         net (fo=2, routed)           0.739    29.568    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/C0
    SLICE_X95Y50         LUT1 (Prop_lut1_I0_O)        0.124    29.692 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=17, routed)          1.353    31.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG0
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_C[0]_P[25])
                                                      1.820    32.864 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[25]
                         net (fo=32, routed)          2.369    35.233    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_n_80
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[7]_P[15])
                                                      3.656    38.889 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32/P[15]
                         net (fo=2, routed)           0.638    39.527    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32[15]
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.651 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=14, routed)          0.766    40.416    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[12]_P[16])
                                                      1.820    42.236 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[16]
                         net (fo=2, routed)           0.728    42.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_n_89
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.088 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4/O
                         net (fo=1, routed)           0.000    43.088    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[15][0]_i_4_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.621 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.621    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.860 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1/O[2]
                         net (fo=1, routed)           0.193    44.053    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][4]_i_1_n_5
    SLICE_X37Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.495    12.674    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X37Y44         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][6]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X37Y44         FDCE (Setup_fdce_C_D)       -0.244    12.391    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][6]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -44.053    
  -------------------------------------------------------------------
                         slack                                -31.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.961%)  route 0.193ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[24]/Q
                         net (fo=1, routed)           0.193     1.244    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[7]
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.289 r  ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.289    ip_design_i/axi_gpio_0/U0/ip2bus_data[24]
    SLICE_X48Y93         FDRE                                         r  ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.824     1.190    ip_design_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X48Y93         FDRE                                         r  ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.091     1.246    ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.892%)  route 0.218ns (57.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.550     0.886    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X50Y89         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[11]/Q
                         net (fo=2, routed)           0.218     1.268    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/ldata_reg[11]
    SLICE_X49Y90         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.823     1.189    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X49Y90         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[11]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.070     1.224    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.233%)  route 0.269ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.576     0.912    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y96         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.269     1.309    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X31Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.931     1.297    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)        -0.006     1.256    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.558     0.894    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y94         FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.117     1.174    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X34Y94         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.825     1.191    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.059%)  route 0.171ns (47.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.656     0.992    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.171     1.304    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.349 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.349    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X29Y98         FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.845     1.211    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y98         FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.106%)  route 0.176ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.659     0.995    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.176     1.299    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y99         SRL16E                                       r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.845     1.211    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.216    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.155%)  route 0.244ns (53.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X50Y90         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[11]/Q
                         net (fo=1, routed)           0.244     1.294    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataRx_R_reg[23][11]
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.339 r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.339    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[11]
    SLICE_X48Y90         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.823     1.189    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X48Y90         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.091     1.245    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.868%)  route 0.269ns (59.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y92         FDRE                                         r  ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[29]/Q
                         net (fo=1, routed)           0.269     1.297    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[2]
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.342 r  ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.342    ip_design_i/axi_gpio_0/U0/ip2bus_data[29]
    SLICE_X49Y93         FDRE                                         r  ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.824     1.190    ip_design_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X49Y93         FDRE                                         r  ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.092     1.247    ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.106%)  route 0.244ns (53.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.550     0.886    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X50Y88         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[4]/Q
                         net (fo=1, routed)           0.244     1.294    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataRx_L_reg[23][4]
    SLICE_X48Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.339 r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.339    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[4]
    SLICE_X48Y89         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.822     1.188    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X48Y89         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.091     1.244    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.738%)  route 0.234ns (61.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.552     0.888    ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y96         FDRE                                         r  ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.234     1.270    ip_design_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_i_d2[2]
    SLICE_X49Y95         FDRE                                         r  ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.824     1.190    ip_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95         FDRE                                         r  ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.016     1.171    ip_design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    ip_design_i/nco_0/inst/nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    ip_design_i/nco_0/inst/nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y94    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y94    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y94    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y94    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y93    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y93    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y93    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         7.000       4.845      BUFGCTRL_X0Y18  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ip_design_clk_wiz_0_0
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ip_design_clk_wiz_0_0
Waveform(ns):       { 0.000 2.778 }
Period(ns):         5.556
Sources:            { ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.556       3.400      BUFGCTRL_X0Y0    ip_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.556       4.307      MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.556       207.804    MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ip_design_clk_wiz_0_0
  To Clock:  clkfbout_ip_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ip_design_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    ip_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 0.642ns (6.895%)  route 8.669ns (93.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.000     4.465    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.589 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         7.668    12.258    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AR[0]
    SLICE_X101Y55        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AXI_Lite_ACLK
    SLICE_X101Y55        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[12]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X101Y55        FDCE (Recov_fdce_C_CLR)     -0.405    12.357    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[12]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 0.642ns (6.895%)  route 8.669ns (93.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.000     4.465    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.589 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         7.668    12.258    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AR[0]
    SLICE_X101Y55        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AXI_Lite_ACLK
    SLICE_X101Y55        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[13]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X101Y55        FDCE (Recov_fdce_C_CLR)     -0.405    12.357    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[13]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 0.642ns (6.895%)  route 8.669ns (93.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.000     4.465    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.589 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         7.668    12.258    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AR[0]
    SLICE_X101Y55        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AXI_Lite_ACLK
    SLICE_X101Y55        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[14]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X101Y55        FDCE (Recov_fdce_C_CLR)     -0.405    12.357    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[14]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 0.642ns (6.895%)  route 8.669ns (93.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.000     4.465    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.589 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         7.668    12.258    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AR[0]
    SLICE_X101Y55        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AXI_Lite_ACLK
    SLICE_X101Y55        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[15]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X101Y55        FDCE (Recov_fdce_C_CLR)     -0.405    12.357    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[15]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 0.642ns (6.895%)  route 8.669ns (93.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.000     4.465    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.589 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         7.668    12.258    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AR[0]
    SLICE_X100Y55        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AXI_Lite_ACLK
    SLICE_X100Y55        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[5]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X100Y55        FDCE (Recov_fdce_C_CLR)     -0.361    12.401    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[5]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 0.642ns (6.895%)  route 8.669ns (93.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.000     4.465    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.589 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         7.668    12.258    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AR[0]
    SLICE_X100Y55        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AXI_Lite_ACLK
    SLICE_X100Y55        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[6]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X100Y55        FDCE (Recov_fdce_C_CLR)     -0.361    12.401    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[6]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 0.642ns (6.895%)  route 8.669ns (93.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.000     4.465    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.589 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         7.668    12.258    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AR[0]
    SLICE_X100Y55        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AXI_Lite_ACLK
    SLICE_X100Y55        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[7]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X100Y55        FDCE (Recov_fdce_C_CLR)     -0.361    12.401    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[7]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 0.642ns (6.895%)  route 8.669ns (93.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.000     4.465    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.589 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         7.668    12.258    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AR[0]
    SLICE_X100Y55        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AXI_Lite_ACLK
    SLICE_X100Y55        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[9]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X100Y55        FDCE (Recov_fdce_C_CLR)     -0.361    12.401    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[9]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 0.642ns (6.897%)  route 8.667ns (93.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.000     4.465    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.589 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         7.667    12.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X92Y61         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.603    12.782    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X92Y61         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][3]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X92Y61         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][3]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 0.642ns (6.895%)  route 8.669ns (93.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.653     2.947    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.000     4.465    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ARESETN
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.589 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         7.668    12.258    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AR[0]
    SLICE_X100Y55        FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        1.608    12.787    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/AXI_Lite_ACLK
    SLICE_X100Y55        FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[0]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X100Y55        FDCE (Recov_fdce_C_CLR)     -0.319    12.443    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[0]
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.620%)  route 0.513ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.229     1.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.301 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.284     1.585    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y84         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.818     1.184    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][10]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][10]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.620%)  route 0.513ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.229     1.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.301 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.284     1.585    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y84         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.818     1.184    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][12]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][12]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.620%)  route 0.513ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.229     1.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.301 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.284     1.585    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y84         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.818     1.184    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][13]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][13]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.620%)  route 0.513ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.229     1.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.301 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.284     1.585    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y84         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.818     1.184    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][14]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][14]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.620%)  route 0.513ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.229     1.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.301 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.284     1.585    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y84         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.818     1.184    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][4]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.620%)  route 0.513ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.229     1.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.301 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.284     1.585    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y84         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.818     1.184    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][5]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][5]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.620%)  route 0.513ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.229     1.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.301 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.284     1.585    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y84         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.818     1.184    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][6]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][6]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.620%)  route 0.513ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.229     1.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.301 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.284     1.585    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y84         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.818     1.184    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y84         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][9]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X36Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[8][9]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.980%)  route 0.590ns (76.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.229     1.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.301 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.361     1.662    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y90         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.823     1.189    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y90         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][12]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][12]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.980%)  route 0.590ns (76.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.551     0.887    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI_Lite_ACLK
    SLICE_X40Y83         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.229     1.256    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.301 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_reg_cop_in_strobe_i_2/O
                         net (fo=549, routed)         0.361     1.662    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X36Y90         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2103, routed)        0.823     1.189    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X36Y90         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][13]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[10][13]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.805    





