# FIFO-memory-implementation-using-verilog