\doxysection{hcsr04\+\_\+interface Entity Reference}
\hypertarget{classhcsr04__interface}{}\label{classhcsr04__interface}\index{hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classhcsr04__interface_a0e2333985624cab549e743a495488594}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classhcsr04__interface_ab08bccd99b9a006d253dc7d65de4f001}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classhcsr04__interface_a7842aa442ecd691b97af09cf7b73800b}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classhcsr04__interface_a9a3902b4d764385359066f11f5f1373f}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classhcsr04__interface_a1e851bd004ab795e20381830cb50c5d5}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classhcsr04__interface_a429274ec2b8d1581a4733cfdd6ef604f}{reset\+\_\+counters}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classhcsr04__interface_a0b3a544d06734ae471574975f0a0e0af}{generate\+\_\+pulse}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classhcsr04__interface_af51937ab6362dee0c76f8a14d2832e8f}{echo}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classhcsr04__interface_aee2caf9eada048178a82fbebadb3b6ec}{pulse\+\_\+sent}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classhcsr04__interface_a3ee89aa3776dde6f956ab741eb9feed8}{trigger}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classhcsr04__interface_a81ed5d1a644611a4c1e20ba84e7f1673}{digito0}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classhcsr04__interface_a666564a0970985323302e57ca20a714b}{digito1}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classhcsr04__interface_a1ff46ba51c0b42ffa67e84c2142b95ff}{digito2}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{classhcsr04__interface_a9a3902b4d764385359066f11f5f1373f}\label{classhcsr04__interface_a9a3902b4d764385359066f11f5f1373f} 
\index{hcsr04\_interface@{hcsr04\_interface}!clock@{clock}}
\index{clock@{clock}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_a9a3902b4d764385359066f11f5f1373f}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classhcsr04__interface_a81ed5d1a644611a4c1e20ba84e7f1673}\label{classhcsr04__interface_a81ed5d1a644611a4c1e20ba84e7f1673} 
\index{hcsr04\_interface@{hcsr04\_interface}!digito0@{digito0}}
\index{digito0@{digito0}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{digito0}{digito0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_a81ed5d1a644611a4c1e20ba84e7f1673}{digito0}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classhcsr04__interface_a666564a0970985323302e57ca20a714b}\label{classhcsr04__interface_a666564a0970985323302e57ca20a714b} 
\index{hcsr04\_interface@{hcsr04\_interface}!digito1@{digito1}}
\index{digito1@{digito1}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{digito1}{digito1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_a666564a0970985323302e57ca20a714b}{digito1}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classhcsr04__interface_a1ff46ba51c0b42ffa67e84c2142b95ff}\label{classhcsr04__interface_a1ff46ba51c0b42ffa67e84c2142b95ff} 
\index{hcsr04\_interface@{hcsr04\_interface}!digito2@{digito2}}
\index{digito2@{digito2}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{digito2}{digito2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_a1ff46ba51c0b42ffa67e84c2142b95ff}{digito2}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classhcsr04__interface_af51937ab6362dee0c76f8a14d2832e8f}\label{classhcsr04__interface_af51937ab6362dee0c76f8a14d2832e8f} 
\index{hcsr04\_interface@{hcsr04\_interface}!echo@{echo}}
\index{echo@{echo}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{echo}{echo}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_af51937ab6362dee0c76f8a14d2832e8f}{echo}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classhcsr04__interface_a0b3a544d06734ae471574975f0a0e0af}\label{classhcsr04__interface_a0b3a544d06734ae471574975f0a0e0af} 
\index{hcsr04\_interface@{hcsr04\_interface}!generate\_pulse@{generate\_pulse}}
\index{generate\_pulse@{generate\_pulse}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{generate\_pulse}{generate\_pulse}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_a0b3a544d06734ae471574975f0a0e0af}{generate\+\_\+pulse}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classhcsr04__interface_a0e2333985624cab549e743a495488594}\label{classhcsr04__interface_a0e2333985624cab549e743a495488594} 
\index{hcsr04\_interface@{hcsr04\_interface}!ieee@{ieee}}
\index{ieee@{ieee}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_a0e2333985624cab549e743a495488594}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classhcsr04__interface_a7842aa442ecd691b97af09cf7b73800b}\label{classhcsr04__interface_a7842aa442ecd691b97af09cf7b73800b} 
\index{hcsr04\_interface@{hcsr04\_interface}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_a7842aa442ecd691b97af09cf7b73800b}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classhcsr04__interface_aee2caf9eada048178a82fbebadb3b6ec}\label{classhcsr04__interface_aee2caf9eada048178a82fbebadb3b6ec} 
\index{hcsr04\_interface@{hcsr04\_interface}!pulse\_sent@{pulse\_sent}}
\index{pulse\_sent@{pulse\_sent}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{pulse\_sent}{pulse\_sent}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_aee2caf9eada048178a82fbebadb3b6ec}{pulse\+\_\+sent}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classhcsr04__interface_a1e851bd004ab795e20381830cb50c5d5}\label{classhcsr04__interface_a1e851bd004ab795e20381830cb50c5d5} 
\index{hcsr04\_interface@{hcsr04\_interface}!reset@{reset}}
\index{reset@{reset}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_a1e851bd004ab795e20381830cb50c5d5}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classhcsr04__interface_a429274ec2b8d1581a4733cfdd6ef604f}\label{classhcsr04__interface_a429274ec2b8d1581a4733cfdd6ef604f} 
\index{hcsr04\_interface@{hcsr04\_interface}!reset\_counters@{reset\_counters}}
\index{reset\_counters@{reset\_counters}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{reset\_counters}{reset\_counters}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_a429274ec2b8d1581a4733cfdd6ef604f}{reset\+\_\+counters}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classhcsr04__interface_ab08bccd99b9a006d253dc7d65de4f001}\label{classhcsr04__interface_ab08bccd99b9a006d253dc7d65de4f001} 
\index{hcsr04\_interface@{hcsr04\_interface}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_ab08bccd99b9a006d253dc7d65de4f001}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classhcsr04__interface_a3ee89aa3776dde6f956ab741eb9feed8}\label{classhcsr04__interface_a3ee89aa3776dde6f956ab741eb9feed8} 
\index{hcsr04\_interface@{hcsr04\_interface}!trigger@{trigger}}
\index{trigger@{trigger}!hcsr04\_interface@{hcsr04\_interface}}
\doxysubsubsection{\texorpdfstring{trigger}{trigger}}
{\footnotesize\ttfamily \mbox{\hyperlink{classhcsr04__interface_a3ee89aa3776dde6f956ab741eb9feed8}{trigger}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
exp4/rtl/\mbox{\hyperlink{exp4_2rtl_2hcsr04__interface_8vhdl}{hcsr04\+\_\+interface.\+vhdl}}\item 
exp4/synthesis/exp4\+\_\+desafio\+\_\+t2bb2\+\_\+restored/rtl/\mbox{\hyperlink{exp4_2synthesis_2exp4__desafio__t2bb2__restored_2rtl_2hcsr04__interface_8vhdl}{hcsr04\+\_\+interface.\+vhdl}}\item 
exp4/synthesis/exp4\+\_\+final\+\_\+t2bb2\+\_\+restored/rtl/\mbox{\hyperlink{exp4_2synthesis_2exp4__final__t2bb2__restored_2rtl_2hcsr04__interface_8vhdl}{hcsr04\+\_\+interface.\+vhdl}}\item 
exp5/rtl/sonar/\mbox{\hyperlink{exp5_2rtl_2sonar_2hcsr04__interface_8vhdl}{hcsr04\+\_\+interface.\+vhdl}}\item 
p1/rtl/sonar/\mbox{\hyperlink{p1_2rtl_2sonar_2hcsr04__interface_8vhdl}{hcsr04\+\_\+interface.\+vhdl}}\item 
p1/synthesis/sonar\+\_\+desafio\+\_\+restored/rtl/sonar/\mbox{\hyperlink{p1_2synthesis_2sonar__desafio__restored_2rtl_2sonar_2hcsr04__interface_8vhdl}{hcsr04\+\_\+interface.\+vhdl}}\end{DoxyCompactItemize}
