begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2010 George V. Neville-Neil<gnn@freebsd.org>  * Copyright (c) 2015 Adrian Chadd<adrian@freebsd.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/pmc.h>
end_include

begin_include
include|#
directive|include
file|<sys/pmckern.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpufunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/pmc_mdep.h>
end_include

begin_define
define|#
directive|define
name|MIPS74K_PMC_CAPS
value|(PMC_CAP_INTERRUPT | PMC_CAP_USER |     \ 				 PMC_CAP_SYSTEM | PMC_CAP_EDGE |	\ 				 PMC_CAP_THRESHOLD | PMC_CAP_READ |	\ 				 PMC_CAP_WRITE | PMC_CAP_INVERT |	\ 				 PMC_CAP_QUALIFIER)
end_define

begin_comment
comment|/* 0x1 - Exception_enable */
end_comment

begin_define
define|#
directive|define
name|MIPS74K_PMC_INTERRUPT_ENABLE
value|0x10
end_define

begin_comment
comment|/* Enable interrupts */
end_comment

begin_define
define|#
directive|define
name|MIPS74K_PMC_USER_ENABLE
value|0x08
end_define

begin_comment
comment|/* Count in USER mode */
end_comment

begin_define
define|#
directive|define
name|MIPS74K_PMC_SUPER_ENABLE
value|0x04
end_define

begin_comment
comment|/* Count in SUPERVISOR mode */
end_comment

begin_define
define|#
directive|define
name|MIPS74K_PMC_KERNEL_ENABLE
value|0x02
end_define

begin_comment
comment|/* Count in KERNEL mode */
end_comment

begin_define
define|#
directive|define
name|MIPS74K_PMC_ENABLE
value|(MIPS74K_PMC_USER_ENABLE |	   \ 			    MIPS74K_PMC_SUPER_ENABLE |	   \ 			    MIPS74K_PMC_KERNEL_ENABLE)
end_define

begin_define
define|#
directive|define
name|MIPS74K_PMC_SELECT
value|5
end_define

begin_comment
comment|/* Which bit position the event starts at. */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|mips_event_code_map
name|mips_event_codes
index|[]
init|=
block|{
block|{
name|PMC_EV_MIPS74K_CYCLES
block|,
name|MIPS_CTR_ALL
block|,
literal|0
block|}
block|,
block|{
name|PMC_EV_MIPS74K_INSTR_EXECUTED
block|,
name|MIPS_CTR_ALL
block|,
literal|1
block|}
block|,
block|{
name|PMC_EV_MIPS74K_PREDICTED_JR_31
block|,
name|MIPS_CTR_0
block|,
literal|2
block|}
block|,
block|{
name|PMC_EV_MIPS74K_JR_31_MISPREDICTIONS
block|,
name|MIPS_CTR_1
block|,
literal|2
block|}
block|,
block|{
name|PMC_EV_MIPS74K_REDIRECT_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|3
block|}
block|,
block|{
name|PMC_EV_MIPS74K_JR_31_NO_PREDICTIONS
block|,
name|MIPS_CTR_1
block|,
literal|3
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ITLB_ACCESSES
block|,
name|MIPS_CTR_0
block|,
literal|4
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ITLB_MISSES
block|,
name|MIPS_CTR_1
block|,
literal|4
block|}
block|,
block|{
name|PMC_EV_MIPS74K_JTLB_INSN_MISSES
block|,
name|MIPS_CTR_1
block|,
literal|5
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ICACHE_ACCESSES
block|,
name|MIPS_CTR_0
block|,
literal|6
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ICACHE_MISSES
block|,
name|MIPS_CTR_1
block|,
literal|6
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ICACHE_MISS_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|7
block|}
block|,
block|{
name|PMC_EV_MIPS74K_UNCACHED_IFETCH_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|8
block|}
block|,
block|{
name|PMC_EV_MIPS74K_PDTRACE_BACK_STALLS
block|,
name|MIPS_CTR_1
block|,
literal|8
block|}
block|,
block|{
name|PMC_EV_MIPS74K_IFU_REPLAYS
block|,
name|MIPS_CTR_0
block|,
literal|9
block|}
block|,
block|{
name|PMC_EV_MIPS74K_KILLED_FETCH_SLOTS
block|,
name|MIPS_CTR_1
block|,
literal|9
block|}
block|,
block|{
name|PMC_EV_MIPS74K_IFU_IDU_MISS_PRED_UPSTREAM_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|11
block|}
block|,
block|{
name|PMC_EV_MIPS74K_IFU_IDU_NO_FETCH_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|11
block|}
block|,
block|{
name|PMC_EV_MIPS74K_IFU_IDU_CLOGED_DOWNSTREAM_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|12
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DDQ0_FULL_DR_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|13
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DDQ1_FULL_DR_STALLS
block|,
name|MIPS_CTR_1
block|,
literal|13
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ALCB_FULL_DR_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|14
block|}
block|,
block|{
name|PMC_EV_MIPS74K_AGCB_FULL_DR_STALLS
block|,
name|MIPS_CTR_1
block|,
literal|14
block|}
block|,
block|{
name|PMC_EV_MIPS74K_CLDQ_FULL_DR_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|15
block|}
block|,
block|{
name|PMC_EV_MIPS74K_IODQ_FULL_DR_STALLS
block|,
name|MIPS_CTR_1
block|,
literal|15
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ALU_EMPTY_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|16
block|}
block|,
block|{
name|PMC_EV_MIPS74K_AGEN_EMPTY_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|16
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ALU_OPERANDS_NOT_READY_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|17
block|}
block|,
block|{
name|PMC_EV_MIPS74K_AGEN_OPERANDS_NOT_READY_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|17
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ALU_NO_ISSUES_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|18
block|}
block|,
block|{
name|PMC_EV_MIPS74K_AGEN_NO_ISSUES_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|18
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ALU_BUBBLE_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|19
block|}
block|,
block|{
name|PMC_EV_MIPS74K_AGEN_BUBBLE_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|19
block|}
block|,
block|{
name|PMC_EV_MIPS74K_SINGLE_ISSUE_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|20
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DUAL_ISSUE_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|20
block|}
block|,
block|{
name|PMC_EV_MIPS74K_OOO_ALU_ISSUE_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|21
block|}
block|,
block|{
name|PMC_EV_MIPS74K_OOO_AGEN_ISSUE_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|21
block|}
block|,
block|{
name|PMC_EV_MIPS74K_JALR_JALR_HB_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|22
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DCACHE_LINE_REFILL_REQUESTS
block|,
name|MIPS_CTR_1
block|,
literal|22
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DCACHE_LOAD_ACCESSES
block|,
name|MIPS_CTR_0
block|,
literal|23
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DCACHE_ACCESSES
block|,
name|MIPS_CTR_1
block|,
literal|23
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DCACHE_WRITEBACKS
block|,
name|MIPS_CTR_0
block|,
literal|24
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DCACHE_MISSES
block|,
name|MIPS_CTR_1
block|,
literal|24
block|}
block|,
block|{
name|PMC_EV_MIPS74K_JTLB_DATA_ACCESSES
block|,
name|MIPS_CTR_0
block|,
literal|25
block|}
block|,
block|{
name|PMC_EV_MIPS74K_JTLB_DATA_MISSES
block|,
name|MIPS_CTR_1
block|,
literal|25
block|}
block|,
block|{
name|PMC_EV_MIPS74K_LOAD_STORE_REPLAYS
block|,
name|MIPS_CTR_0
block|,
literal|26
block|}
block|,
block|{
name|PMC_EV_MIPS74K_VA_TRANSALTION_CORNER_CASES
block|,
name|MIPS_CTR_1
block|,
literal|26
block|}
block|,
block|{
name|PMC_EV_MIPS74K_LOAD_STORE_BLOCKED_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|27
block|}
block|,
block|{
name|PMC_EV_MIPS74K_LOAD_STORE_NO_FILL_REQUESTS
block|,
name|MIPS_CTR_1
block|,
literal|27
block|}
block|,
block|{
name|PMC_EV_MIPS74K_L2_CACHE_WRITEBACKS
block|,
name|MIPS_CTR_0
block|,
literal|28
block|}
block|,
block|{
name|PMC_EV_MIPS74K_L2_CACHE_ACCESSES
block|,
name|MIPS_CTR_1
block|,
literal|28
block|}
block|,
block|{
name|PMC_EV_MIPS74K_L2_CACHE_MISSES
block|,
name|MIPS_CTR_0
block|,
literal|29
block|}
block|,
block|{
name|PMC_EV_MIPS74K_L2_CACHE_MISS_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|29
block|}
block|,
block|{
name|PMC_EV_MIPS74K_FSB_FULL_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|30
block|}
block|,
block|{
name|PMC_EV_MIPS74K_FSB_OVER_50_FULL
block|,
name|MIPS_CTR_1
block|,
literal|30
block|}
block|,
block|{
name|PMC_EV_MIPS74K_LDQ_FULL_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|31
block|}
block|,
block|{
name|PMC_EV_MIPS74K_LDQ_OVER_50_FULL
block|,
name|MIPS_CTR_1
block|,
literal|31
block|}
block|,
block|{
name|PMC_EV_MIPS74K_WBB_FULL_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|32
block|}
block|,
block|{
name|PMC_EV_MIPS74K_WBB_OVER_50_FULL
block|,
name|MIPS_CTR_1
block|,
literal|32
block|}
block|,
block|{
name|PMC_EV_MIPS74K_LOAD_MISS_CONSUMER_REPLAYS
block|,
name|MIPS_CTR_0
block|,
literal|35
block|}
block|,
block|{
name|PMC_EV_MIPS74K_CP1_CP2_LOAD_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|35
block|}
block|,
block|{
name|PMC_EV_MIPS74K_JR_NON_31_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|36
block|}
block|,
block|{
name|PMC_EV_MIPS74K_MISPREDICTED_JR_31_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|36
block|}
block|,
block|{
name|PMC_EV_MIPS74K_BRANCH_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|37
block|}
block|,
block|{
name|PMC_EV_MIPS74K_CP1_CP2_COND_BRANCH_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|37
block|}
block|,
block|{
name|PMC_EV_MIPS74K_BRANCH_LIKELY_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|38
block|}
block|,
block|{
name|PMC_EV_MIPS74K_MISPREDICTED_BRANCH_LIKELY_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|38
block|}
block|,
block|{
name|PMC_EV_MIPS74K_COND_BRANCH_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|39
block|}
block|,
block|{
name|PMC_EV_MIPS74K_MISPREDICTED_BRANCH_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|39
block|}
block|,
block|{
name|PMC_EV_MIPS74K_INTEGER_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|40
block|}
block|,
block|{
name|PMC_EV_MIPS74K_FPU_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|40
block|}
block|,
block|{
name|PMC_EV_MIPS74K_LOAD_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|41
block|}
block|,
block|{
name|PMC_EV_MIPS74K_STORE_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|41
block|}
block|,
block|{
name|PMC_EV_MIPS74K_J_JAL_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|42
block|}
block|,
block|{
name|PMC_EV_MIPS74K_MIPS16_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|42
block|}
block|,
block|{
name|PMC_EV_MIPS74K_NOP_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|43
block|}
block|,
block|{
name|PMC_EV_MIPS74K_NT_MUL_DIV_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|43
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DSP_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|44
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ALU_DSP_SATURATION_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|44
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DSP_BRANCH_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|45
block|}
block|,
block|{
name|PMC_EV_MIPS74K_MDU_DSP_SATURATION_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|45
block|}
block|,
block|{
name|PMC_EV_MIPS74K_UNCACHED_LOAD_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|46
block|}
block|,
block|{
name|PMC_EV_MIPS74K_UNCACHED_STORE_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|46
block|}
block|,
block|{
name|PMC_EV_MIPS74K_EJTAG_INSN_TRIGGERS
block|,
name|MIPS_CTR_0
block|,
literal|49
block|}
block|,
block|{
name|PMC_EV_MIPS74K_CP1_BRANCH_MISPREDICTIONS
block|,
name|MIPS_CTR_0
block|,
literal|50
block|}
block|,
block|{
name|PMC_EV_MIPS74K_SC_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|51
block|}
block|,
block|{
name|PMC_EV_MIPS74K_FAILED_SC_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|51
block|}
block|,
block|{
name|PMC_EV_MIPS74K_PREFETCH_INSNS
block|,
name|MIPS_CTR_0
block|,
literal|52
block|}
block|,
block|{
name|PMC_EV_MIPS74K_CACHE_HIT_PREFETCH_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|52
block|}
block|,
block|{
name|PMC_EV_MIPS74K_NO_INSN_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|53
block|}
block|,
block|{
name|PMC_EV_MIPS74K_LOAD_MISS_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|53
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ONE_INSN_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|54
block|}
block|,
block|{
name|PMC_EV_MIPS74K_TWO_INSNS_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|54
block|}
block|,
block|{
name|PMC_EV_MIPS74K_GFIFO_BLOCKED_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|55
block|}
block|,
block|{
name|PMC_EV_MIPS74K_CP1_CP2_STORE_INSNS
block|,
name|MIPS_CTR_1
block|,
literal|55
block|}
block|,
block|{
name|PMC_EV_MIPS74K_MISPREDICTION_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|56
block|}
block|,
block|{
name|PMC_EV_MIPS74K_MISPREDICTED_BRANCH_INSNS_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|57
block|}
block|,
block|{
name|PMC_EV_MIPS74K_EXCEPTIONS_TAKEN
block|,
name|MIPS_CTR_0
block|,
literal|58
block|}
block|,
block|{
name|PMC_EV_MIPS74K_GRADUATION_REPLAYS
block|,
name|MIPS_CTR_1
block|,
literal|58
block|}
block|,
block|{
name|PMC_EV_MIPS74K_COREEXTEND_EVENTS
block|,
name|MIPS_CTR_0
block|,
literal|59
block|}
block|,
block|{
name|PMC_EV_MIPS74K_ISPRAM_EVENTS
block|,
name|MIPS_CTR_0
block|,
literal|62
block|}
block|,
block|{
name|PMC_EV_MIPS74K_DSPRAM_EVENTS
block|,
name|MIPS_CTR_1
block|,
literal|62
block|}
block|,
block|{
name|PMC_EV_MIPS74K_L2_CACHE_SINGLE_BIT_ERRORS
block|,
name|MIPS_CTR_0
block|,
literal|63
block|}
block|,
block|{
name|PMC_EV_MIPS74K_SYSTEM_EVENT_0
block|,
name|MIPS_CTR_0
block|,
literal|64
block|}
block|,
block|{
name|PMC_EV_MIPS74K_SYSTEM_EVENT_1
block|,
name|MIPS_CTR_1
block|,
literal|64
block|}
block|,
block|{
name|PMC_EV_MIPS74K_SYSTEM_EVENT_2
block|,
name|MIPS_CTR_0
block|,
literal|65
block|}
block|,
block|{
name|PMC_EV_MIPS74K_SYSTEM_EVENT_3
block|,
name|MIPS_CTR_1
block|,
literal|65
block|}
block|,
block|{
name|PMC_EV_MIPS74K_SYSTEM_EVENT_4
block|,
name|MIPS_CTR_0
block|,
literal|66
block|}
block|,
block|{
name|PMC_EV_MIPS74K_SYSTEM_EVENT_5
block|,
name|MIPS_CTR_1
block|,
literal|66
block|}
block|,
block|{
name|PMC_EV_MIPS74K_SYSTEM_EVENT_6
block|,
name|MIPS_CTR_0
block|,
literal|67
block|}
block|,
block|{
name|PMC_EV_MIPS74K_SYSTEM_EVENT_7
block|,
name|MIPS_CTR_1
block|,
literal|67
block|}
block|,
block|{
name|PMC_EV_MIPS74K_OCP_ALL_REQUESTS
block|,
name|MIPS_CTR_0
block|,
literal|68
block|}
block|,
block|{
name|PMC_EV_MIPS74K_OCP_ALL_CACHEABLE_REQUESTS
block|,
name|MIPS_CTR_1
block|,
literal|68
block|}
block|,
block|{
name|PMC_EV_MIPS74K_OCP_READ_REQUESTS
block|,
name|MIPS_CTR_0
block|,
literal|69
block|}
block|,
block|{
name|PMC_EV_MIPS74K_OCP_READ_CACHEABLE_REQUESTS
block|,
name|MIPS_CTR_1
block|,
literal|69
block|}
block|,
block|{
name|PMC_EV_MIPS74K_OCP_WRITE_REQUESTS
block|,
name|MIPS_CTR_0
block|,
literal|70
block|}
block|,
block|{
name|PMC_EV_MIPS74K_OCP_WRITE_CACHEABLE_REQUESTS
block|,
name|MIPS_CTR_1
block|,
literal|70
block|}
block|,
block|{
name|PMC_EV_MIPS74K_FSB_LESS_25_FULL
block|,
name|MIPS_CTR_0
block|,
literal|74
block|}
block|,
block|{
name|PMC_EV_MIPS74K_FSB_25_50_FULL
block|,
name|MIPS_CTR_1
block|,
literal|74
block|}
block|,
block|{
name|PMC_EV_MIPS74K_LDQ_LESS_25_FULL
block|,
name|MIPS_CTR_0
block|,
literal|75
block|}
block|,
block|{
name|PMC_EV_MIPS74K_LDQ_25_50_FULL
block|,
name|MIPS_CTR_1
block|,
literal|75
block|}
block|,
block|{
name|PMC_EV_MIPS74K_WBB_LESS_25_FULL
block|,
name|MIPS_CTR_0
block|,
literal|76
block|}
block|,
block|{
name|PMC_EV_MIPS74K_WBB_25_50_FULL
block|,
name|MIPS_CTR_1
block|,
literal|76
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|mips_event_codes_size
init|=
name|nitems
argument_list|(
name|mips_event_codes
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|mips_pmc_spec
name|mips_pmc_spec
init|=
block|{
operator|.
name|ps_cpuclass
operator|=
name|PMC_CLASS_MIPS74K
block|,
operator|.
name|ps_cputype
operator|=
name|PMC_CPU_MIPS_74K
block|,
operator|.
name|ps_capabilities
operator|=
name|MIPS74K_PMC_CAPS
block|,
operator|.
name|ps_counter_width
operator|=
literal|32
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Performance Count Register N  */
end_comment

begin_function
name|uint64_t
name|mips_pmcn_read
parameter_list|(
name|unsigned
name|int
name|pmc
parameter_list|)
block|{
name|uint32_t
name|reg
init|=
literal|0
decl_stmt|;
name|KASSERT
argument_list|(
name|pmc
operator|<
name|mips_npmcs
argument_list|,
operator|(
literal|"[mips74k,%d] illegal PMC number %d"
operator|,
name|__LINE__
operator|,
name|pmc
operator|)
argument_list|)
expr_stmt|;
comment|/* The counter value is the next value after the control register. */
switch|switch
condition|(
name|pmc
condition|)
block|{
case|case
literal|0
case|:
name|reg
operator|=
name|mips_rd_perfcnt1
argument_list|()
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|reg
operator|=
name|mips_rd_perfcnt3
argument_list|()
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
return|return
operator|(
name|reg
operator|)
return|;
block|}
end_function

begin_function
name|uint64_t
name|mips_pmcn_write
parameter_list|(
name|unsigned
name|int
name|pmc
parameter_list|,
name|uint64_t
name|reg
parameter_list|)
block|{
name|KASSERT
argument_list|(
name|pmc
operator|<
name|mips_npmcs
argument_list|,
operator|(
literal|"[mips74k,%d] illegal PMC number %d"
operator|,
name|__LINE__
operator|,
name|pmc
operator|)
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|pmc
condition|)
block|{
case|case
literal|0
case|:
name|mips_wr_perfcnt1
argument_list|(
name|reg
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|mips_wr_perfcnt3
argument_list|(
name|reg
argument_list|)
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
return|return
operator|(
name|reg
operator|)
return|;
block|}
end_function

begin_function
name|uint32_t
name|mips_get_perfctl
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|,
name|uint32_t
name|event
parameter_list|,
name|uint32_t
name|caps
parameter_list|)
block|{
name|uint32_t
name|config
decl_stmt|;
name|config
operator|=
name|event
expr_stmt|;
name|config
operator|<<=
name|MIPS74K_PMC_SELECT
expr_stmt|;
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_SYSTEM
condition|)
name|config
operator||=
operator|(
name|MIPS74K_PMC_SUPER_ENABLE
operator||
name|MIPS74K_PMC_KERNEL_ENABLE
operator|)
expr_stmt|;
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_USER
condition|)
name|config
operator||=
name|MIPS74K_PMC_USER_ENABLE
expr_stmt|;
if|if
condition|(
operator|(
name|caps
operator|&
operator|(
name|PMC_CAP_USER
operator||
name|PMC_CAP_SYSTEM
operator|)
operator|)
operator|==
literal|0
condition|)
name|config
operator||=
name|MIPS74K_PMC_ENABLE
expr_stmt|;
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_INTERRUPT
condition|)
name|config
operator||=
name|MIPS74K_PMC_INTERRUPT_ENABLE
expr_stmt|;
name|PMCDBG2
argument_list|(
name|MDP
argument_list|,
name|ALL
argument_list|,
literal|2
argument_list|,
literal|"mips74k-get_perfctl ri=%d -> config=0x%x"
argument_list|,
name|ri
argument_list|,
name|config
argument_list|)
expr_stmt|;
return|return
operator|(
name|config
operator|)
return|;
block|}
end_function

end_unit

