$date
	Tue Feb 27 15:10:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TestDelayChain $end
$var wire 8 ! y [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module dc $end
$var wire 1 # clk $end
$var wire 1 % en $end
$var wire 8 & in [7:0] $end
$var wire 1 $ rst $end
$var wire 8 ' out [7:0] $end
$var parameter 32 ( DW $end
$var parameter 32 ) LEN $end
$scope begin genblk1 $end
$var reg 8 * dly [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 )
b1000 (
$end
#0
$dumpvars
bx *
bx '
bx &
1%
x$
0#
bx "
bx !
$end
#5
b0 !
b0 '
b0 *
1#
1$
#10
0#
0$
b100100 "
b100100 &
#15
b100100 !
b100100 '
b100100 *
1#
#20
0#
b10000001 "
b10000001 &
#25
b10000001 !
b10000001 '
b10000001 *
1#
#30
0#
b1001 "
b1001 &
#35
b1001 !
b1001 '
b1001 *
1#
#40
0#
b1100011 "
b1100011 &
#45
b1100011 !
b1100011 '
b1100011 *
1#
#50
0#
b1101 "
b1101 &
#55
b1101 !
b1101 '
b1101 *
1#
#60
0#
b10001101 "
b10001101 &
#65
b10001101 !
b10001101 '
b10001101 *
1#
#70
0#
b1100101 "
b1100101 &
#75
b1100101 !
b1100101 '
b1100101 *
1#
#80
0#
b10010 "
b10010 &
#85
b10010 !
b10010 '
b10010 *
1#
#90
0#
b1 "
b1 &
#95
b1 !
b1 '
b1 *
1#
#100
0#
b1101 "
b1101 &
#105
b1101 !
b1101 '
b1101 *
1#
#110
0#
b1110110 "
b1110110 &
#115
b1110110 !
b1110110 '
b1110110 *
1#
#120
0#
b111101 "
b111101 &
#125
b111101 !
b111101 '
b111101 *
1#
#130
0#
b11101101 "
b11101101 &
#135
b11101101 !
b11101101 '
b11101101 *
1#
#140
0#
b10001100 "
b10001100 &
#145
b10001100 !
b10001100 '
b10001100 *
1#
#150
0#
b11111001 "
b11111001 &
#155
b11111001 !
b11111001 '
b11111001 *
1#
#160
0#
b11000110 "
b11000110 &
#165
b11000110 !
b11000110 '
b11000110 *
1#
#170
0#
b11000101 "
b11000101 &
#175
b11000101 !
b11000101 '
b11000101 *
1#
#180
0#
b10101010 "
b10101010 &
#185
b10101010 !
b10101010 '
b10101010 *
1#
#190
0#
b11100101 "
b11100101 &
#195
b11100101 !
b11100101 '
b11100101 *
1#
#200
0#
