
22_06_10_Userbutton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008acc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  08008c7c  08008c7c  00018c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e44  08008e44  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008e44  08008e44  00018e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e4c  08008e4c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e4c  08008e4c  00018e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e50  08008e50  00018e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008e54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000002f4  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004d0  200004d0  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018915  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003898  00000000  00000000  00038b21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001540  00000000  00000000  0003c3c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013c0  00000000  00000000  0003d900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029109  00000000  00000000  0003ecc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cb96  00000000  00000000  00067dc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f16f1  00000000  00000000  0008495f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00176050  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006244  00000000  00000000  001760a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008c64 	.word	0x08008c64

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	08008c64 	.word	0x08008c64

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005aa:	463b      	mov	r3, r7
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005b6:	4b21      	ldr	r3, [pc, #132]	; (800063c <MX_ADC1_Init+0x98>)
 80005b8:	4a21      	ldr	r2, [pc, #132]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005bc:	4b1f      	ldr	r3, [pc, #124]	; (800063c <MX_ADC1_Init+0x98>)
 80005be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005c4:	4b1d      	ldr	r3, [pc, #116]	; (800063c <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005ca:	4b1c      	ldr	r3, [pc, #112]	; (800063c <MX_ADC1_Init+0x98>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005d0:	4b1a      	ldr	r3, [pc, #104]	; (800063c <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005d6:	4b19      	ldr	r3, [pc, #100]	; (800063c <MX_ADC1_Init+0x98>)
 80005d8:	2200      	movs	r2, #0
 80005da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005de:	4b17      	ldr	r3, [pc, #92]	; (800063c <MX_ADC1_Init+0x98>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005e4:	4b15      	ldr	r3, [pc, #84]	; (800063c <MX_ADC1_Init+0x98>)
 80005e6:	4a17      	ldr	r2, [pc, #92]	; (8000644 <MX_ADC1_Init+0xa0>)
 80005e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005ea:	4b14      	ldr	r3, [pc, #80]	; (800063c <MX_ADC1_Init+0x98>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005f0:	4b12      	ldr	r3, [pc, #72]	; (800063c <MX_ADC1_Init+0x98>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005f6:	4b11      	ldr	r3, [pc, #68]	; (800063c <MX_ADC1_Init+0x98>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005fe:	4b0f      	ldr	r3, [pc, #60]	; (800063c <MX_ADC1_Init+0x98>)
 8000600:	2201      	movs	r2, #1
 8000602:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000604:	480d      	ldr	r0, [pc, #52]	; (800063c <MX_ADC1_Init+0x98>)
 8000606:	f001 ff4b 	bl	80024a0 <HAL_ADC_Init>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000610:	f001 face 	bl	8001bb0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000614:	2303      	movs	r3, #3
 8000616:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000618:	2301      	movs	r3, #1
 800061a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000620:	463b      	mov	r3, r7
 8000622:	4619      	mov	r1, r3
 8000624:	4805      	ldr	r0, [pc, #20]	; (800063c <MX_ADC1_Init+0x98>)
 8000626:	f002 f85f 	bl	80026e8 <HAL_ADC_ConfigChannel>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000630:	f001 fabe 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000634:	bf00      	nop
 8000636:	3710      	adds	r7, #16
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	200001f8 	.word	0x200001f8
 8000640:	40012000 	.word	0x40012000
 8000644:	0f000001 	.word	0x0f000001

08000648 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b08a      	sub	sp, #40	; 0x28
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a17      	ldr	r2, [pc, #92]	; (80006c4 <HAL_ADC_MspInit+0x7c>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d127      	bne.n	80006ba <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800066a:	2300      	movs	r3, #0
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000672:	4a15      	ldr	r2, [pc, #84]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000678:	6453      	str	r3, [r2, #68]	; 0x44
 800067a:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 800067c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800067e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000686:	2300      	movs	r3, #0
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	4a0e      	ldr	r2, [pc, #56]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000690:	f043 0301 	orr.w	r3, r3, #1
 8000694:	6313      	str	r3, [r2, #48]	; 0x30
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069a:	f003 0301 	and.w	r3, r3, #1
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006a2:	2308      	movs	r3, #8
 80006a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a6:	2303      	movs	r3, #3
 80006a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	4619      	mov	r1, r3
 80006b4:	4805      	ldr	r0, [pc, #20]	; (80006cc <HAL_ADC_MspInit+0x84>)
 80006b6:	f002 feef 	bl	8003498 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ba:	bf00      	nop
 80006bc:	3728      	adds	r7, #40	; 0x28
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40012000 	.word	0x40012000
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40020000 	.word	0x40020000

080006d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08a      	sub	sp, #40	; 0x28
 80006d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
 80006de:	605a      	str	r2, [r3, #4]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	60da      	str	r2, [r3, #12]
 80006e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	613b      	str	r3, [r7, #16]
 80006ea:	4b2e      	ldr	r3, [pc, #184]	; (80007a4 <MX_GPIO_Init+0xd4>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	4a2d      	ldr	r2, [pc, #180]	; (80007a4 <MX_GPIO_Init+0xd4>)
 80006f0:	f043 0304 	orr.w	r3, r3, #4
 80006f4:	6313      	str	r3, [r2, #48]	; 0x30
 80006f6:	4b2b      	ldr	r3, [pc, #172]	; (80007a4 <MX_GPIO_Init+0xd4>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	f003 0304 	and.w	r3, r3, #4
 80006fe:	613b      	str	r3, [r7, #16]
 8000700:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	60fb      	str	r3, [r7, #12]
 8000706:	4b27      	ldr	r3, [pc, #156]	; (80007a4 <MX_GPIO_Init+0xd4>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a26      	ldr	r2, [pc, #152]	; (80007a4 <MX_GPIO_Init+0xd4>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b24      	ldr	r3, [pc, #144]	; (80007a4 <MX_GPIO_Init+0xd4>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	60bb      	str	r3, [r7, #8]
 8000722:	4b20      	ldr	r3, [pc, #128]	; (80007a4 <MX_GPIO_Init+0xd4>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a1f      	ldr	r2, [pc, #124]	; (80007a4 <MX_GPIO_Init+0xd4>)
 8000728:	f043 0302 	orr.w	r3, r3, #2
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b1d      	ldr	r3, [pc, #116]	; (80007a4 <MX_GPIO_Init+0xd4>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0302 	and.w	r3, r3, #2
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	4b19      	ldr	r3, [pc, #100]	; (80007a4 <MX_GPIO_Init+0xd4>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a18      	ldr	r2, [pc, #96]	; (80007a4 <MX_GPIO_Init+0xd4>)
 8000744:	f043 0308 	orr.w	r3, r3, #8
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b16      	ldr	r3, [pc, #88]	; (80007a4 <MX_GPIO_Init+0xd4>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0308 	and.w	r3, r3, #8
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000756:	2200      	movs	r2, #0
 8000758:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800075c:	4812      	ldr	r0, [pc, #72]	; (80007a8 <MX_GPIO_Init+0xd8>)
 800075e:	f003 f85f 	bl	8003820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000762:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000768:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800076c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076e:	2300      	movs	r3, #0
 8000770:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000772:	f107 0314 	add.w	r3, r7, #20
 8000776:	4619      	mov	r1, r3
 8000778:	480c      	ldr	r0, [pc, #48]	; (80007ac <MX_GPIO_Init+0xdc>)
 800077a:	f002 fe8d 	bl	8003498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_7;
 800077e:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8000782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	2301      	movs	r3, #1
 8000786:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078c:	2300      	movs	r3, #0
 800078e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000790:	f107 0314 	add.w	r3, r7, #20
 8000794:	4619      	mov	r1, r3
 8000796:	4804      	ldr	r0, [pc, #16]	; (80007a8 <MX_GPIO_Init+0xd8>)
 8000798:	f002 fe7e 	bl	8003498 <HAL_GPIO_Init>

}
 800079c:	bf00      	nop
 800079e:	3728      	adds	r7, #40	; 0x28
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40020400 	.word	0x40020400
 80007ac:	40020800 	.word	0x40020800

080007b0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007b4:	4b1c      	ldr	r3, [pc, #112]	; (8000828 <MX_I2C1_Init+0x78>)
 80007b6:	4a1d      	ldr	r2, [pc, #116]	; (800082c <MX_I2C1_Init+0x7c>)
 80007b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 80007ba:	4b1b      	ldr	r3, [pc, #108]	; (8000828 <MX_I2C1_Init+0x78>)
 80007bc:	f242 7210 	movw	r2, #10000	; 0x2710
 80007c0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007c2:	4b19      	ldr	r3, [pc, #100]	; (8000828 <MX_I2C1_Init+0x78>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007c8:	4b17      	ldr	r3, [pc, #92]	; (8000828 <MX_I2C1_Init+0x78>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007ce:	4b16      	ldr	r3, [pc, #88]	; (8000828 <MX_I2C1_Init+0x78>)
 80007d0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007d6:	4b14      	ldr	r3, [pc, #80]	; (8000828 <MX_I2C1_Init+0x78>)
 80007d8:	2200      	movs	r2, #0
 80007da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007dc:	4b12      	ldr	r3, [pc, #72]	; (8000828 <MX_I2C1_Init+0x78>)
 80007de:	2200      	movs	r2, #0
 80007e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007e2:	4b11      	ldr	r3, [pc, #68]	; (8000828 <MX_I2C1_Init+0x78>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007e8:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <MX_I2C1_Init+0x78>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007ee:	480e      	ldr	r0, [pc, #56]	; (8000828 <MX_I2C1_Init+0x78>)
 80007f0:	f003 f848 	bl	8003884 <HAL_I2C_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 80007fa:	f001 f9d9 	bl	8001bb0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007fe:	2100      	movs	r1, #0
 8000800:	4809      	ldr	r0, [pc, #36]	; (8000828 <MX_I2C1_Init+0x78>)
 8000802:	f003 fdb8 	bl	8004376 <HAL_I2CEx_ConfigAnalogFilter>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_I2C1_Init+0x60>
  {
    Error_Handler();
 800080c:	f001 f9d0 	bl	8001bb0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000810:	2100      	movs	r1, #0
 8000812:	4805      	ldr	r0, [pc, #20]	; (8000828 <MX_I2C1_Init+0x78>)
 8000814:	f003 fdeb 	bl	80043ee <HAL_I2CEx_ConfigDigitalFilter>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_I2C1_Init+0x72>
  {
    Error_Handler();
 800081e:	f001 f9c7 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	20000240 	.word	0x20000240
 800082c:	40005400 	.word	0x40005400

08000830 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b08a      	sub	sp, #40	; 0x28
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000838:	f107 0314 	add.w	r3, r7, #20
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a19      	ldr	r2, [pc, #100]	; (80008b4 <HAL_I2C_MspInit+0x84>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d12c      	bne.n	80008ac <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	613b      	str	r3, [r7, #16]
 8000856:	4b18      	ldr	r3, [pc, #96]	; (80008b8 <HAL_I2C_MspInit+0x88>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a17      	ldr	r2, [pc, #92]	; (80008b8 <HAL_I2C_MspInit+0x88>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b15      	ldr	r3, [pc, #84]	; (80008b8 <HAL_I2C_MspInit+0x88>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	613b      	str	r3, [r7, #16]
 800086c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800086e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000874:	2312      	movs	r3, #18
 8000876:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000878:	2301      	movs	r3, #1
 800087a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087c:	2303      	movs	r3, #3
 800087e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000880:	2304      	movs	r3, #4
 8000882:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000884:	f107 0314 	add.w	r3, r7, #20
 8000888:	4619      	mov	r1, r3
 800088a:	480c      	ldr	r0, [pc, #48]	; (80008bc <HAL_I2C_MspInit+0x8c>)
 800088c:	f002 fe04 	bl	8003498 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000890:	2300      	movs	r3, #0
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <HAL_I2C_MspInit+0x88>)
 8000896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000898:	4a07      	ldr	r2, [pc, #28]	; (80008b8 <HAL_I2C_MspInit+0x88>)
 800089a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800089e:	6413      	str	r3, [r2, #64]	; 0x40
 80008a0:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <HAL_I2C_MspInit+0x88>)
 80008a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008ac:	bf00      	nop
 80008ae:	3728      	adds	r7, #40	; 0x28
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40005400 	.word	0x40005400
 80008b8:	40023800 	.word	0x40023800
 80008bc:	40020400 	.word	0x40020400

080008c0 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ch, 1, 100);
 80008c8:	6879      	ldr	r1, [r7, #4]
 80008ca:	2364      	movs	r3, #100	; 0x64
 80008cc:	2201      	movs	r2, #1
 80008ce:	4804      	ldr	r0, [pc, #16]	; (80008e0 <__io_putchar+0x20>)
 80008d0:	f005 ffbb 	bl	800684a <HAL_UART_Transmit>
	return ch;
 80008d4:	687b      	ldr	r3, [r7, #4]
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20000458 	.word	0x20000458

080008e4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80008e4:	b5b0      	push	{r4, r5, r7, lr}
 80008e6:	b08e      	sub	sp, #56	; 0x38
 80008e8:	af04      	add	r7, sp, #16
	/* USER CODE BEGIN 1 */

	int location = 0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t adc_point = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80008f4:	f001 fd3e 	bl	8002374 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80008f8:	f000 fa36 	bl	8000d68 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80008fc:	f7ff fee8 	bl	80006d0 <MX_GPIO_Init>
	MX_RTC_Init();
 8000900:	f001 f95c 	bl	8001bbc <MX_RTC_Init>
	MX_USART3_UART_Init();
 8000904:	f001 fc66 	bl	80021d4 <MX_USART3_UART_Init>
	MX_TIM3_Init();
 8000908:	f001 fb78 	bl	8001ffc <MX_TIM3_Init>
	MX_ADC1_Init();
 800090c:	f7ff fe4a 	bl	80005a4 <MX_ADC1_Init>
	MX_USART2_UART_Init();
 8000910:	f001 fc36 	bl	8002180 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8000914:	f7ff ff4c 	bl	80007b0 <MX_I2C1_Init>
	MX_TIM2_Init();
 8000918:	f001 fafa 	bl	8001f10 <MX_TIM2_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 800091c:	f000 fa96 	bl	8000e4c <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */

	 HAL_FLASH_Lock();
 8000920:	f002 fb2a 	bl	8002f78 <HAL_FLASH_Lock>

	 if(*((uint32_t *)0x08100000) == 00000000)
 8000924:	f04f 6301 	mov.w	r3, #135266304	; 0x8100000
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d12c      	bne.n	8000988 <main+0xa4>
	 {
		  if(HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 800092e:	4986      	ldr	r1, [pc, #536]	; (8000b48 <main+0x264>)
 8000930:	4886      	ldr	r0, [pc, #536]	; (8000b4c <main+0x268>)
 8000932:	f002 fc71 	bl	8003218 <HAL_FLASHEx_Erase>
		  {

		  }

		  flashTime.format = 0; // AM
 8000936:	4b86      	ldr	r3, [pc, #536]	; (8000b50 <main+0x26c>)
 8000938:	2200      	movs	r2, #0
 800093a:	70da      	strb	r2, [r3, #3]
		  flashTime.hour = 12;
 800093c:	4b84      	ldr	r3, [pc, #528]	; (8000b50 <main+0x26c>)
 800093e:	220c      	movs	r2, #12
 8000940:	711a      	strb	r2, [r3, #4]
		  flashTime.minutes = 0;
 8000942:	4b83      	ldr	r3, [pc, #524]	; (8000b50 <main+0x26c>)
 8000944:	2200      	movs	r2, #0
 8000946:	715a      	strb	r2, [r3, #5]
		  flashTime.seconds = 0;
 8000948:	4b81      	ldr	r3, [pc, #516]	; (8000b50 <main+0x26c>)
 800094a:	2200      	movs	r2, #0
 800094c:	719a      	strb	r2, [r3, #6]
		  flashTime.alramFormat = 0; // AM
 800094e:	4b80      	ldr	r3, [pc, #512]	; (8000b50 <main+0x26c>)
 8000950:	2200      	movs	r2, #0
 8000952:	71da      	strb	r2, [r3, #7]
		  flashTime.alramHour = 12;
 8000954:	4b7e      	ldr	r3, [pc, #504]	; (8000b50 <main+0x26c>)
 8000956:	220c      	movs	r2, #12
 8000958:	721a      	strb	r2, [r3, #8]
		  flashTime.alramMinutes = 0;
 800095a:	4b7d      	ldr	r3, [pc, #500]	; (8000b50 <main+0x26c>)
 800095c:	2200      	movs	r2, #0
 800095e:	725a      	strb	r2, [r3, #9]
		  flashTime.alramSeconds = 0;
 8000960:	4b7b      	ldr	r3, [pc, #492]	; (8000b50 <main+0x26c>)
 8000962:	2200      	movs	r2, #0
 8000964:	729a      	strb	r2, [r3, #10]
		  if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Address, DATA_32) == HAL_OK)
 8000966:	4b7b      	ldr	r3, [pc, #492]	; (8000b54 <main+0x270>)
 8000968:	6819      	ldr	r1, [r3, #0]
 800096a:	f04f 0200 	mov.w	r2, #0
 800096e:	f04f 0300 	mov.w	r3, #0
 8000972:	2002      	movs	r0, #2
 8000974:	f002 fa8a 	bl	8002e8c <HAL_FLASH_Program>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d104      	bne.n	8000988 <main+0xa4>
		 {
			  Address = Address + 4;
 800097e:	4b75      	ldr	r3, [pc, #468]	; (8000b54 <main+0x270>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	3304      	adds	r3, #4
 8000984:	4a73      	ldr	r2, [pc, #460]	; (8000b54 <main+0x270>)
 8000986:	6013      	str	r3, [r2, #0]

	 }



	HAL_FLASH_Unlock();
 8000988:	f002 fad4 	bl	8002f34 <HAL_FLASH_Unlock>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800098c:	2100      	movs	r1, #0
 800098e:	4872      	ldr	r0, [pc, #456]	; (8000b58 <main+0x274>)
 8000990:	f004 ffec 	bl	800596c <HAL_TIM_PWM_Start>
	init();
 8000994:	f000 fc3d 	bl	8001212 <init>
	HAL_TIM_Base_Init(&htim3);
 8000998:	4870      	ldr	r0, [pc, #448]	; (8000b5c <main+0x278>)
 800099a:	f004 fecd 	bl	8005738 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&htim3);
 800099e:	486f      	ldr	r0, [pc, #444]	; (8000b5c <main+0x278>)
 80009a0:	f004 ff1a 	bl	80057d8 <HAL_TIM_Base_Start_IT>

	at.f = flashTime.alramFormat;
 80009a4:	4b6a      	ldr	r3, [pc, #424]	; (8000b50 <main+0x26c>)
 80009a6:	79da      	ldrb	r2, [r3, #7]
 80009a8:	4b6d      	ldr	r3, [pc, #436]	; (8000b60 <main+0x27c>)
 80009aa:	701a      	strb	r2, [r3, #0]
	at.h = flashTime.alramHour;
 80009ac:	4b68      	ldr	r3, [pc, #416]	; (8000b50 <main+0x26c>)
 80009ae:	7a1a      	ldrb	r2, [r3, #8]
 80009b0:	4b6b      	ldr	r3, [pc, #428]	; (8000b60 <main+0x27c>)
 80009b2:	705a      	strb	r2, [r3, #1]
	at.m = flashTime.alramMinutes;
 80009b4:	4b66      	ldr	r3, [pc, #408]	; (8000b50 <main+0x26c>)
 80009b6:	7a5a      	ldrb	r2, [r3, #9]
 80009b8:	4b69      	ldr	r3, [pc, #420]	; (8000b60 <main+0x27c>)
 80009ba:	709a      	strb	r2, [r3, #2]
	at.s = flashTime.alramSeconds;
 80009bc:	4b64      	ldr	r3, [pc, #400]	; (8000b50 <main+0x26c>)
 80009be:	7a9a      	ldrb	r2, [r3, #10]
 80009c0:	4b67      	ldr	r3, [pc, #412]	; (8000b60 <main+0x27c>)
 80009c2:	70da      	strb	r2, [r3, #3]

	sTime.Hours = flashTime.hour;
 80009c4:	4b62      	ldr	r3, [pc, #392]	; (8000b50 <main+0x26c>)
 80009c6:	791a      	ldrb	r2, [r3, #4]
 80009c8:	4b66      	ldr	r3, [pc, #408]	; (8000b64 <main+0x280>)
 80009ca:	701a      	strb	r2, [r3, #0]
	sTime.Minutes = flashTime.minutes;
 80009cc:	4b60      	ldr	r3, [pc, #384]	; (8000b50 <main+0x26c>)
 80009ce:	795a      	ldrb	r2, [r3, #5]
 80009d0:	4b64      	ldr	r3, [pc, #400]	; (8000b64 <main+0x280>)
 80009d2:	705a      	strb	r2, [r3, #1]
	sTime.Seconds = flashTime.seconds;
 80009d4:	4b5e      	ldr	r3, [pc, #376]	; (8000b50 <main+0x26c>)
 80009d6:	799a      	ldrb	r2, [r3, #6]
 80009d8:	4b62      	ldr	r3, [pc, #392]	; (8000b64 <main+0x280>)
 80009da:	709a      	strb	r2, [r3, #2]
	sTime.TimeFormat = flashTime.format;
 80009dc:	4b5c      	ldr	r3, [pc, #368]	; (8000b50 <main+0x26c>)
 80009de:	78da      	ldrb	r2, [r3, #3]
 80009e0:	4b60      	ldr	r3, [pc, #384]	; (8000b64 <main+0x280>)
 80009e2:	70da      	strb	r2, [r3, #3]

	sDate.Year = 22;
 80009e4:	4b60      	ldr	r3, [pc, #384]	; (8000b68 <main+0x284>)
 80009e6:	2216      	movs	r2, #22
 80009e8:	70da      	strb	r2, [r3, #3]
	sDate.Month = 6;
 80009ea:	4b5f      	ldr	r3, [pc, #380]	; (8000b68 <main+0x284>)
 80009ec:	2206      	movs	r2, #6
 80009ee:	705a      	strb	r2, [r3, #1]
	sDate.Date = 20;
 80009f0:	4b5d      	ldr	r3, [pc, #372]	; (8000b68 <main+0x284>)
 80009f2:	2214      	movs	r2, #20
 80009f4:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80009f6:	2200      	movs	r2, #0
 80009f8:	495a      	ldr	r1, [pc, #360]	; (8000b64 <main+0x280>)
 80009fa:	485c      	ldr	r0, [pc, #368]	; (8000b6c <main+0x288>)
 80009fc:	f004 fc14 	bl	8005228 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000a00:	2200      	movs	r2, #0
 8000a02:	4959      	ldr	r1, [pc, #356]	; (8000b68 <main+0x284>)
 8000a04:	4859      	ldr	r0, [pc, #356]	; (8000b6c <main+0x288>)
 8000a06:	f004 fd07 	bl	8005418 <HAL_RTC_SetDate>
	memset(buf, 0, sizeof(buf));
 8000a0a:	2219      	movs	r2, #25
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4858      	ldr	r0, [pc, #352]	; (8000b70 <main+0x28c>)
 8000a10:	f006 ff0c 	bl	800782c <memset>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		char alarmOnOff[2][2] = { "A", " " };
 8000a14:	4b57      	ldr	r3, [pc, #348]	; (8000b74 <main+0x290>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	61fb      	str	r3, [r7, #28]
		char flag1buf[25];
		//clock
		if (flag == 0) {
 8000a1a:	4b57      	ldr	r3, [pc, #348]	; (8000b78 <main+0x294>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	f040 80ba 	bne.w	8000b98 <main+0x2b4>
			//********************** cursor ****************************************
			bufferState();
 8000a24:	f000 fa26 	bl	8000e74 <bufferState>
			//********************* Display ** LINE 1 ******************************
			sprintf(flag1buf, " %s   LCD Clock  ", alarmOnOff[alarmMode]);
 8000a28:	4b54      	ldr	r3, [pc, #336]	; (8000b7c <main+0x298>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f107 021c 	add.w	r2, r7, #28
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	441a      	add	r2, r3
 8000a34:	463b      	mov	r3, r7
 8000a36:	4952      	ldr	r1, [pc, #328]	; (8000b80 <main+0x29c>)
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f006 ffc1 	bl	80079c0 <siprintf>
			LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000a3e:	2180      	movs	r1, #128	; 0x80
 8000a40:	204e      	movs	r0, #78	; 0x4e
 8000a42:	f000 fb8b 	bl	800115c <LCD_SendCommand>
			LCD_SendString(LCD_ADDR, flag1buf);
 8000a46:	463b      	mov	r3, r7
 8000a48:	4619      	mov	r1, r3
 8000a4a:	204e      	movs	r0, #78	; 0x4e
 8000a4c:	f000 fbc7 	bl	80011de <LCD_SendString>
			//********************* Display ** LINE 2 ******************************
			location = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
			while (flag == 0) {
 8000a54:	e073      	b.n	8000b3e <main+0x25a>
				HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000a56:	2200      	movs	r2, #0
 8000a58:	4942      	ldr	r1, [pc, #264]	; (8000b64 <main+0x280>)
 8000a5a:	4844      	ldr	r0, [pc, #272]	; (8000b6c <main+0x288>)
 8000a5c:	f004 fc7e 	bl	800535c <HAL_RTC_GetTime>
				HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000a60:	2200      	movs	r2, #0
 8000a62:	4941      	ldr	r1, [pc, #260]	; (8000b68 <main+0x284>)
 8000a64:	4841      	ldr	r0, [pc, #260]	; (8000b6c <main+0x288>)
 8000a66:	f004 fd5b 	bl	8005520 <HAL_RTC_GetDate>
				HAL_UART_Transmit(&huart3, (uint8_t*) buf, sizeof(buf), 2000);
 8000a6a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000a6e:	2219      	movs	r2, #25
 8000a70:	493f      	ldr	r1, [pc, #252]	; (8000b70 <main+0x28c>)
 8000a72:	4844      	ldr	r0, [pc, #272]	; (8000b84 <main+0x2a0>)
 8000a74:	f005 fee9 	bl	800684a <HAL_UART_Transmit>
				sprintf(buf, "%s %02d:%02d:%02d     ", ampm[sTime.TimeFormat],
 8000a78:	4b3a      	ldr	r3, [pc, #232]	; (8000b64 <main+0x280>)
 8000a7a:	78db      	ldrb	r3, [r3, #3]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4613      	mov	r3, r2
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	4413      	add	r3, r2
 8000a84:	4a40      	ldr	r2, [pc, #256]	; (8000b88 <main+0x2a4>)
 8000a86:	441a      	add	r2, r3
						sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000a88:	4b36      	ldr	r3, [pc, #216]	; (8000b64 <main+0x280>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
				sprintf(buf, "%s %02d:%02d:%02d     ", ampm[sTime.TimeFormat],
 8000a8c:	4618      	mov	r0, r3
						sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000a8e:	4b35      	ldr	r3, [pc, #212]	; (8000b64 <main+0x280>)
 8000a90:	785b      	ldrb	r3, [r3, #1]
				sprintf(buf, "%s %02d:%02d:%02d     ", ampm[sTime.TimeFormat],
 8000a92:	4619      	mov	r1, r3
						sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000a94:	4b33      	ldr	r3, [pc, #204]	; (8000b64 <main+0x280>)
 8000a96:	789b      	ldrb	r3, [r3, #2]
				sprintf(buf, "%s %02d:%02d:%02d     ", ampm[sTime.TimeFormat],
 8000a98:	9301      	str	r3, [sp, #4]
 8000a9a:	9100      	str	r1, [sp, #0]
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	493b      	ldr	r1, [pc, #236]	; (8000b8c <main+0x2a8>)
 8000aa0:	4833      	ldr	r0, [pc, #204]	; (8000b70 <main+0x28c>)
 8000aa2:	f006 ff8d 	bl	80079c0 <siprintf>
				printf("\r\n");
 8000aa6:	483a      	ldr	r0, [pc, #232]	; (8000b90 <main+0x2ac>)
 8000aa8:	f006 ff4e 	bl	8007948 <puts>
				LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000aac:	21c0      	movs	r1, #192	; 0xc0
 8000aae:	204e      	movs	r0, #78	; 0x4e
 8000ab0:	f000 fb54 	bl	800115c <LCD_SendCommand>
				LCD_SendString(LCD_ADDR, buf);
 8000ab4:	492e      	ldr	r1, [pc, #184]	; (8000b70 <main+0x28c>)
 8000ab6:	204e      	movs	r0, #78	; 0x4e
 8000ab8:	f000 fb91 	bl	80011de <LCD_SendString>
				//**********************************************************************
				  HAL_FLASH_Unlock();
 8000abc:	f002 fa3a 	bl	8002f34 <HAL_FLASH_Unlock>



				  HAL_FLASH_Lock();
 8000ac0:	f002 fa5a 	bl	8002f78 <HAL_FLASH_Lock>

				//**********************************************************************
				if (alarmMode == 0) {
 8000ac4:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <main+0x298>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d138      	bne.n	8000b3e <main+0x25a>
					if (at.f == sTime.TimeFormat) {
 8000acc:	4b24      	ldr	r3, [pc, #144]	; (8000b60 <main+0x27c>)
 8000ace:	781a      	ldrb	r2, [r3, #0]
 8000ad0:	4b24      	ldr	r3, [pc, #144]	; (8000b64 <main+0x280>)
 8000ad2:	78db      	ldrb	r3, [r3, #3]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d132      	bne.n	8000b3e <main+0x25a>
						if (at.h == sTime.Hours && at.m == sTime.Minutes
 8000ad8:	4b21      	ldr	r3, [pc, #132]	; (8000b60 <main+0x27c>)
 8000ada:	785a      	ldrb	r2, [r3, #1]
 8000adc:	4b21      	ldr	r3, [pc, #132]	; (8000b64 <main+0x280>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d12c      	bne.n	8000b3e <main+0x25a>
 8000ae4:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <main+0x27c>)
 8000ae6:	789a      	ldrb	r2, [r3, #2]
 8000ae8:	4b1e      	ldr	r3, [pc, #120]	; (8000b64 <main+0x280>)
 8000aea:	785b      	ldrb	r3, [r3, #1]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d126      	bne.n	8000b3e <main+0x25a>
								&& at.s == sTime.Seconds) {
 8000af0:	4b1b      	ldr	r3, [pc, #108]	; (8000b60 <main+0x27c>)
 8000af2:	78da      	ldrb	r2, [r3, #3]
 8000af4:	4b1b      	ldr	r3, [pc, #108]	; (8000b64 <main+0x280>)
 8000af6:	789b      	ldrb	r3, [r3, #2]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d120      	bne.n	8000b3e <main+0x25a>
							alarmMode = 1;
 8000afc:	4b1f      	ldr	r3, [pc, #124]	; (8000b7c <main+0x298>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	601a      	str	r2, [r3, #0]
							while (longClick == 0) {
 8000b02:	e001      	b.n	8000b08 <main+0x224>
								BicycleSong();
 8000b04:	f000 ff5c 	bl	80019c0 <BicycleSong>
							while (longClick == 0) {
 8000b08:	4b22      	ldr	r3, [pc, #136]	; (8000b94 <main+0x2b0>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d0f9      	beq.n	8000b04 <main+0x220>
							}
							longClick = 0;
 8000b10:	4b20      	ldr	r3, [pc, #128]	; (8000b94 <main+0x2b0>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
							sprintf(flag1buf, " %s   LCD Clock  ",
									alarmOnOff[alarmMode]);
 8000b16:	4b19      	ldr	r3, [pc, #100]	; (8000b7c <main+0x298>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f107 021c 	add.w	r2, r7, #28
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	441a      	add	r2, r3
							sprintf(flag1buf, " %s   LCD Clock  ",
 8000b22:	463b      	mov	r3, r7
 8000b24:	4916      	ldr	r1, [pc, #88]	; (8000b80 <main+0x29c>)
 8000b26:	4618      	mov	r0, r3
 8000b28:	f006 ff4a 	bl	80079c0 <siprintf>
							LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000b2c:	2180      	movs	r1, #128	; 0x80
 8000b2e:	204e      	movs	r0, #78	; 0x4e
 8000b30:	f000 fb14 	bl	800115c <LCD_SendCommand>
							LCD_SendString(LCD_ADDR, flag1buf);
 8000b34:	463b      	mov	r3, r7
 8000b36:	4619      	mov	r1, r3
 8000b38:	204e      	movs	r0, #78	; 0x4e
 8000b3a:	f000 fb50 	bl	80011de <LCD_SendString>
			while (flag == 0) {
 8000b3e:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <main+0x294>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d087      	beq.n	8000a56 <main+0x172>
 8000b46:	e765      	b.n	8000a14 <main+0x130>
 8000b48:	2000035c 	.word	0x2000035c
 8000b4c:	20000344 	.word	0x20000344
 8000b50:	20000294 	.word	0x20000294
 8000b54:	20000358 	.word	0x20000358
 8000b58:	20000384 	.word	0x20000384
 8000b5c:	200003cc 	.word	0x200003cc
 8000b60:	20000340 	.word	0x20000340
 8000b64:	200002d0 	.word	0x200002d0
 8000b68:	200002e4 	.word	0x200002e4
 8000b6c:	20000360 	.word	0x20000360
 8000b70:	200002e8 	.word	0x200002e8
 8000b74:	08008cec 	.word	0x08008cec
 8000b78:	200002cc 	.word	0x200002cc
 8000b7c:	20000000 	.word	0x20000000
 8000b80:	08008c7c 	.word	0x08008c7c
 8000b84:	20000458 	.word	0x20000458
 8000b88:	20000004 	.word	0x20000004
 8000b8c:	08008c90 	.word	0x08008c90
 8000b90:	08008ca8 	.word	0x08008ca8
 8000b94:	200002c4 	.word	0x200002c4

				//**********************************************************************
			}
		}
		//set Time
		else if (flag == 1) {
 8000b98:	4b65      	ldr	r3, [pc, #404]	; (8000d30 <main+0x44c>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d159      	bne.n	8000c54 <main+0x370>
			//********************* Display ** LINE 1 ******************************
			sprintf(flag1buf, " %s   Set Time   ", alarmOnOff[alarmMode]);
 8000ba0:	4b64      	ldr	r3, [pc, #400]	; (8000d34 <main+0x450>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f107 021c 	add.w	r2, r7, #28
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	441a      	add	r2, r3
 8000bac:	463b      	mov	r3, r7
 8000bae:	4962      	ldr	r1, [pc, #392]	; (8000d38 <main+0x454>)
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f006 ff05 	bl	80079c0 <siprintf>
			LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000bb6:	2180      	movs	r1, #128	; 0x80
 8000bb8:	204e      	movs	r0, #78	; 0x4e
 8000bba:	f000 facf 	bl	800115c <LCD_SendCommand>
			LCD_SendString(LCD_ADDR, flag1buf);
 8000bbe:	463b      	mov	r3, r7
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	204e      	movs	r0, #78	; 0x4e
 8000bc4:	f000 fb0b 	bl	80011de <LCD_SendString>
			//********************* Display ** LINE 2 ******************************
			sprintf(buf, "%s %02d:%02d:%02d     ", ampm[sTime.TimeFormat],
 8000bc8:	4b5c      	ldr	r3, [pc, #368]	; (8000d3c <main+0x458>)
 8000bca:	78db      	ldrb	r3, [r3, #3]
 8000bcc:	461a      	mov	r2, r3
 8000bce:	4613      	mov	r3, r2
 8000bd0:	005b      	lsls	r3, r3, #1
 8000bd2:	4413      	add	r3, r2
 8000bd4:	4a5a      	ldr	r2, [pc, #360]	; (8000d40 <main+0x45c>)
 8000bd6:	441a      	add	r2, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000bd8:	4b58      	ldr	r3, [pc, #352]	; (8000d3c <main+0x458>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
			sprintf(buf, "%s %02d:%02d:%02d     ", ampm[sTime.TimeFormat],
 8000bdc:	4618      	mov	r0, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000bde:	4b57      	ldr	r3, [pc, #348]	; (8000d3c <main+0x458>)
 8000be0:	785b      	ldrb	r3, [r3, #1]
			sprintf(buf, "%s %02d:%02d:%02d     ", ampm[sTime.TimeFormat],
 8000be2:	4619      	mov	r1, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000be4:	4b55      	ldr	r3, [pc, #340]	; (8000d3c <main+0x458>)
 8000be6:	789b      	ldrb	r3, [r3, #2]
			sprintf(buf, "%s %02d:%02d:%02d     ", ampm[sTime.TimeFormat],
 8000be8:	9301      	str	r3, [sp, #4]
 8000bea:	9100      	str	r1, [sp, #0]
 8000bec:	4603      	mov	r3, r0
 8000bee:	4955      	ldr	r1, [pc, #340]	; (8000d44 <main+0x460>)
 8000bf0:	4855      	ldr	r0, [pc, #340]	; (8000d48 <main+0x464>)
 8000bf2:	f006 fee5 	bl	80079c0 <siprintf>
			LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000bf6:	21c0      	movs	r1, #192	; 0xc0
 8000bf8:	204e      	movs	r0, #78	; 0x4e
 8000bfa:	f000 faaf 	bl	800115c <LCD_SendCommand>
			LCD_SendString(LCD_ADDR, buf);
 8000bfe:	4952      	ldr	r1, [pc, #328]	; (8000d48 <main+0x464>)
 8000c00:	204e      	movs	r0, #78	; 0x4e
 8000c02:	f000 faec 	bl	80011de <LCD_SendString>
			//********************** cursor ****************************************
			bufferState();
 8000c06:	f000 f935 	bl	8000e74 <bufferState>
			location = 0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	627b      	str	r3, [r7, #36]	; 0x24
			//***********************st  *******************************************
			st.f = sTime.TimeFormat;
 8000c0e:	4b4b      	ldr	r3, [pc, #300]	; (8000d3c <main+0x458>)
 8000c10:	78da      	ldrb	r2, [r3, #3]
 8000c12:	4b4e      	ldr	r3, [pc, #312]	; (8000d4c <main+0x468>)
 8000c14:	701a      	strb	r2, [r3, #0]
			st.h = sTime.Hours;
 8000c16:	4b49      	ldr	r3, [pc, #292]	; (8000d3c <main+0x458>)
 8000c18:	781a      	ldrb	r2, [r3, #0]
 8000c1a:	4b4c      	ldr	r3, [pc, #304]	; (8000d4c <main+0x468>)
 8000c1c:	705a      	strb	r2, [r3, #1]
			st.m = sTime.Minutes;
 8000c1e:	4b47      	ldr	r3, [pc, #284]	; (8000d3c <main+0x458>)
 8000c20:	785a      	ldrb	r2, [r3, #1]
 8000c22:	4b4a      	ldr	r3, [pc, #296]	; (8000d4c <main+0x468>)
 8000c24:	709a      	strb	r2, [r3, #2]
			st.s = sTime.Seconds;
 8000c26:	4b45      	ldr	r3, [pc, #276]	; (8000d3c <main+0x458>)
 8000c28:	789a      	ldrb	r2, [r3, #2]
 8000c2a:	4b48      	ldr	r3, [pc, #288]	; (8000d4c <main+0x468>)
 8000c2c:	70da      	strb	r2, [r3, #3]
			//**********************************************************************
			longClick = 0;
 8000c2e:	4b48      	ldr	r3, [pc, #288]	; (8000d50 <main+0x46c>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	701a      	strb	r2, [r3, #0]
			while (flag == 1) {
 8000c34:	e009      	b.n	8000c4a <main+0x366>
				AdcSwitch(&adc_point, &location);
 8000c36:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000c3a:	f107 0323 	add.w	r3, r7, #35	; 0x23
 8000c3e:	4611      	mov	r1, r2
 8000c40:	4618      	mov	r0, r3
 8000c42:	f000 fdb1 	bl	80017a8 <AdcSwitch>
				SaveSeting();
 8000c46:	f000 fb1f 	bl	8001288 <SaveSeting>
			while (flag == 1) {
 8000c4a:	4b39      	ldr	r3, [pc, #228]	; (8000d30 <main+0x44c>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d0f1      	beq.n	8000c36 <main+0x352>
 8000c52:	e6df      	b.n	8000a14 <main+0x130>
			}
			//**********************************************************************
		}
		//alarm
		else if (flag == 2) {
 8000c54:	4b36      	ldr	r3, [pc, #216]	; (8000d30 <main+0x44c>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	2b02      	cmp	r3, #2
 8000c5a:	d160      	bne.n	8000d1e <main+0x43a>
			//********************* Display ** LINE 1 ******************************
			sprintf(flag1buf, " %s   alarm      ", alarmOnOff[alarmMode]);
 8000c5c:	4b35      	ldr	r3, [pc, #212]	; (8000d34 <main+0x450>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f107 021c 	add.w	r2, r7, #28
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	441a      	add	r2, r3
 8000c68:	463b      	mov	r3, r7
 8000c6a:	493a      	ldr	r1, [pc, #232]	; (8000d54 <main+0x470>)
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f006 fea7 	bl	80079c0 <siprintf>
			LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000c72:	2180      	movs	r1, #128	; 0x80
 8000c74:	204e      	movs	r0, #78	; 0x4e
 8000c76:	f000 fa71 	bl	800115c <LCD_SendCommand>
			LCD_SendString(LCD_ADDR, flag1buf);
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	204e      	movs	r0, #78	; 0x4e
 8000c80:	f000 faad 	bl	80011de <LCD_SendString>
			//********************* Display ** LINE 2 ******************************
			sprintf(buf2, "%s %02d:%02d:%02d %s ", ampm[at.f], at.h, at.m, at.s,
 8000c84:	4b34      	ldr	r3, [pc, #208]	; (8000d58 <main+0x474>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	461a      	mov	r2, r3
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	4413      	add	r3, r2
 8000c90:	4a2b      	ldr	r2, [pc, #172]	; (8000d40 <main+0x45c>)
 8000c92:	441a      	add	r2, r3
 8000c94:	4b30      	ldr	r3, [pc, #192]	; (8000d58 <main+0x474>)
 8000c96:	785b      	ldrb	r3, [r3, #1]
 8000c98:	461d      	mov	r5, r3
 8000c9a:	4b2f      	ldr	r3, [pc, #188]	; (8000d58 <main+0x474>)
 8000c9c:	789b      	ldrb	r3, [r3, #2]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	4b2d      	ldr	r3, [pc, #180]	; (8000d58 <main+0x474>)
 8000ca2:	78db      	ldrb	r3, [r3, #3]
 8000ca4:	461c      	mov	r4, r3
					alarmSet[alarmMode]);
 8000ca6:	4b23      	ldr	r3, [pc, #140]	; (8000d34 <main+0x450>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	492b      	ldr	r1, [pc, #172]	; (8000d5c <main+0x478>)
 8000cae:	440b      	add	r3, r1
			sprintf(buf2, "%s %02d:%02d:%02d %s ", ampm[at.f], at.h, at.m, at.s,
 8000cb0:	9302      	str	r3, [sp, #8]
 8000cb2:	9401      	str	r4, [sp, #4]
 8000cb4:	9000      	str	r0, [sp, #0]
 8000cb6:	462b      	mov	r3, r5
 8000cb8:	4929      	ldr	r1, [pc, #164]	; (8000d60 <main+0x47c>)
 8000cba:	482a      	ldr	r0, [pc, #168]	; (8000d64 <main+0x480>)
 8000cbc:	f006 fe80 	bl	80079c0 <siprintf>
			LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000cc0:	21c0      	movs	r1, #192	; 0xc0
 8000cc2:	204e      	movs	r0, #78	; 0x4e
 8000cc4:	f000 fa4a 	bl	800115c <LCD_SendCommand>
			LCD_SendString(LCD_ADDR, buf2);
 8000cc8:	4926      	ldr	r1, [pc, #152]	; (8000d64 <main+0x480>)
 8000cca:	204e      	movs	r0, #78	; 0x4e
 8000ccc:	f000 fa87 	bl	80011de <LCD_SendString>
			//********************** cursor ****************************************
			bufferState();
 8000cd0:	f000 f8d0 	bl	8000e74 <bufferState>
			location = 0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
			//***********************st  *******************************************
			st.f = at.f;
 8000cd8:	4b1f      	ldr	r3, [pc, #124]	; (8000d58 <main+0x474>)
 8000cda:	781a      	ldrb	r2, [r3, #0]
 8000cdc:	4b1b      	ldr	r3, [pc, #108]	; (8000d4c <main+0x468>)
 8000cde:	701a      	strb	r2, [r3, #0]
			st.h = at.h;
 8000ce0:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <main+0x474>)
 8000ce2:	785a      	ldrb	r2, [r3, #1]
 8000ce4:	4b19      	ldr	r3, [pc, #100]	; (8000d4c <main+0x468>)
 8000ce6:	705a      	strb	r2, [r3, #1]
			st.m = at.m;
 8000ce8:	4b1b      	ldr	r3, [pc, #108]	; (8000d58 <main+0x474>)
 8000cea:	789a      	ldrb	r2, [r3, #2]
 8000cec:	4b17      	ldr	r3, [pc, #92]	; (8000d4c <main+0x468>)
 8000cee:	709a      	strb	r2, [r3, #2]
			st.s = at.s;
 8000cf0:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <main+0x474>)
 8000cf2:	78da      	ldrb	r2, [r3, #3]
 8000cf4:	4b15      	ldr	r3, [pc, #84]	; (8000d4c <main+0x468>)
 8000cf6:	70da      	strb	r2, [r3, #3]
			//**********************************************************************
			longClick = 0;
 8000cf8:	4b15      	ldr	r3, [pc, #84]	; (8000d50 <main+0x46c>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	701a      	strb	r2, [r3, #0]
			while (flag == 2) {
 8000cfe:	e009      	b.n	8000d14 <main+0x430>
				AdcSwitch(&adc_point, &location);
 8000d00:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000d04:	f107 0323 	add.w	r3, r7, #35	; 0x23
 8000d08:	4611      	mov	r1, r2
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 fd4c 	bl	80017a8 <AdcSwitch>
				SaveAlarm();
 8000d10:	f000 fa88 	bl	8001224 <SaveAlarm>
			while (flag == 2) {
 8000d14:	4b06      	ldr	r3, [pc, #24]	; (8000d30 <main+0x44c>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d0f1      	beq.n	8000d00 <main+0x41c>
 8000d1c:	e67a      	b.n	8000a14 <main+0x130>
			}
			//**********************************************************************
		} else if (flag > 2)
 8000d1e:	4b04      	ldr	r3, [pc, #16]	; (8000d30 <main+0x44c>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	f67f ae76 	bls.w	8000a14 <main+0x130>
			flag = 0;
 8000d28:	4b01      	ldr	r3, [pc, #4]	; (8000d30 <main+0x44c>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
	while (1) {
 8000d2e:	e671      	b.n	8000a14 <main+0x130>
 8000d30:	200002cc 	.word	0x200002cc
 8000d34:	20000000 	.word	0x20000000
 8000d38:	08008cac 	.word	0x08008cac
 8000d3c:	200002d0 	.word	0x200002d0
 8000d40:	20000004 	.word	0x20000004
 8000d44:	08008c90 	.word	0x08008c90
 8000d48:	200002e8 	.word	0x200002e8
 8000d4c:	2000033c 	.word	0x2000033c
 8000d50:	200002c4 	.word	0x200002c4
 8000d54:	08008cc0 	.word	0x08008cc0
 8000d58:	20000340 	.word	0x20000340
 8000d5c:	2000000c 	.word	0x2000000c
 8000d60:	08008cd4 	.word	0x08008cd4
 8000d64:	20000320 	.word	0x20000320

08000d68 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b094      	sub	sp, #80	; 0x50
 8000d6c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000d6e:	f107 0320 	add.w	r3, r7, #32
 8000d72:	2230      	movs	r2, #48	; 0x30
 8000d74:	2100      	movs	r1, #0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f006 fd58 	bl	800782c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000d7c:	f107 030c 	add.w	r3, r7, #12
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60bb      	str	r3, [r7, #8]
 8000d90:	4b2c      	ldr	r3, [pc, #176]	; (8000e44 <SystemClock_Config+0xdc>)
 8000d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d94:	4a2b      	ldr	r2, [pc, #172]	; (8000e44 <SystemClock_Config+0xdc>)
 8000d96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d9a:	6413      	str	r3, [r2, #64]	; 0x40
 8000d9c:	4b29      	ldr	r3, [pc, #164]	; (8000e44 <SystemClock_Config+0xdc>)
 8000d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000da4:	60bb      	str	r3, [r7, #8]
 8000da6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000da8:	2300      	movs	r3, #0
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	4b26      	ldr	r3, [pc, #152]	; (8000e48 <SystemClock_Config+0xe0>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a25      	ldr	r2, [pc, #148]	; (8000e48 <SystemClock_Config+0xe0>)
 8000db2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000db6:	6013      	str	r3, [r2, #0]
 8000db8:	4b23      	ldr	r3, [pc, #140]	; (8000e48 <SystemClock_Config+0xe0>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000dc0:	607b      	str	r3, [r7, #4]
 8000dc2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000dc4:	2306      	movs	r3, #6
 8000dc6:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dd0:	2310      	movs	r3, #16
 8000dd2:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000ddc:	2308      	movs	r3, #8
 8000dde:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8000de0:	23b4      	movs	r3, #180	; 0xb4
 8000de2:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000de4:	2302      	movs	r3, #2
 8000de6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000de8:	2304      	movs	r3, #4
 8000dea:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000dec:	f107 0320 	add.w	r3, r7, #32
 8000df0:	4618      	mov	r0, r3
 8000df2:	f003 fb8b 	bl	800450c <HAL_RCC_OscConfig>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <SystemClock_Config+0x98>
		Error_Handler();
 8000dfc:	f000 fed8 	bl	8001bb0 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8000e00:	f003 fb34 	bl	800446c <HAL_PWREx_EnableOverDrive>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <SystemClock_Config+0xa6>
		Error_Handler();
 8000e0a:	f000 fed1 	bl	8001bb0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000e0e:	230f      	movs	r3, #15
 8000e10:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e12:	2302      	movs	r3, #2
 8000e14:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e16:	2300      	movs	r3, #0
 8000e18:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e1a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e1e:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e24:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8000e26:	f107 030c 	add.w	r3, r7, #12
 8000e2a:	2105      	movs	r1, #5
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f003 fde5 	bl	80049fc <HAL_RCC_ClockConfig>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <SystemClock_Config+0xd4>
		Error_Handler();
 8000e38:	f000 feba 	bl	8001bb0 <Error_Handler>
	}
}
 8000e3c:	bf00      	nop
 8000e3e:	3750      	adds	r7, #80	; 0x50
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40023800 	.word	0x40023800
 8000e48:	40007000 	.word	0x40007000

08000e4c <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	/* USART3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000e50:	2200      	movs	r2, #0
 8000e52:	2100      	movs	r1, #0
 8000e54:	2027      	movs	r0, #39	; 0x27
 8000e56:	f001 ff50 	bl	8002cfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000e5a:	2027      	movs	r0, #39	; 0x27
 8000e5c:	f001 ff69 	bl	8002d32 <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000e60:	2200      	movs	r2, #0
 8000e62:	2100      	movs	r1, #0
 8000e64:	2028      	movs	r0, #40	; 0x28
 8000e66:	f001 ff48 	bl	8002cfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e6a:	2028      	movs	r0, #40	; 0x28
 8000e6c:	f001 ff61 	bl	8002d32 <HAL_NVIC_EnableIRQ>
}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <bufferState>:

/* USER CODE BEGIN 4 */
void bufferState() {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
	if (flag == 2 || flag == 1) {
 8000e78:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <bufferState+0x34>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d003      	beq.n	8000e88 <bufferState+0x14>
 8000e80:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <bufferState+0x34>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d108      	bne.n	8000e9a <bufferState+0x26>
		LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000e88:	21c0      	movs	r1, #192	; 0xc0
 8000e8a:	204e      	movs	r0, #78	; 0x4e
 8000e8c:	f000 f966 	bl	800115c <LCD_SendCommand>
		LCD_SendCommand(LCD_ADDR, 0b00001111);
 8000e90:	210f      	movs	r1, #15
 8000e92:	204e      	movs	r0, #78	; 0x4e
 8000e94:	f000 f962 	bl	800115c <LCD_SendCommand>
 8000e98:	e004      	b.n	8000ea4 <bufferState+0x30>
	} else
		LCD_SendCommand(LCD_ADDR, 0b00001110);
 8000e9a:	210e      	movs	r1, #14
 8000e9c:	204e      	movs	r0, #78	; 0x4e
 8000e9e:	f000 f95d 	bl	800115c <LCD_SendCommand>
}
 8000ea2:	bf00      	nop
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	200002cc 	.word	0x200002cc

08000eac <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	80fb      	strh	r3, [r7, #6]
	GPIO_PinState pin;

	if (GPIO_Pin == GPIO_PIN_13) {
 8000eb6:	88fb      	ldrh	r3, [r7, #6]
 8000eb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ebc:	d156      	bne.n	8000f6c <HAL_GPIO_EXTI_Callback+0xc0>
		current_time = HAL_GetTick();
 8000ebe:	f001 fabf 	bl	8002440 <HAL_GetTick>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	4b2b      	ldr	r3, [pc, #172]	; (8000f74 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000ec8:	601a      	str	r2, [r3, #0]
		time_interval = current_time - last_time;
 8000eca:	4b2a      	ldr	r3, [pc, #168]	; (8000f74 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	4b2a      	ldr	r3, [pc, #168]	; (8000f78 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	4a29      	ldr	r2, [pc, #164]	; (8000f7c <HAL_GPIO_EXTI_Callback+0xd0>)
 8000ed6:	6013      	str	r3, [r2, #0]
		last_time = current_time;
 8000ed8:	4b26      	ldr	r3, [pc, #152]	; (8000f74 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a26      	ldr	r2, [pc, #152]	; (8000f78 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000ede:	6013      	str	r3, [r2, #0]

		pin = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000ee0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ee4:	4826      	ldr	r0, [pc, #152]	; (8000f80 <HAL_GPIO_EXTI_Callback+0xd4>)
 8000ee6:	f002 fc83 	bl	80037f0 <HAL_GPIO_ReadPin>
 8000eea:	4603      	mov	r3, r0
 8000eec:	73fb      	strb	r3, [r7, #15]

		if (time_interval <= 4) {
 8000eee:	4b23      	ldr	r3, [pc, #140]	; (8000f7c <HAL_GPIO_EXTI_Callback+0xd0>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2b04      	cmp	r3, #4
 8000ef4:	dc07      	bgt.n	8000f06 <HAL_GPIO_EXTI_Callback+0x5a>
			printf("Noise %d, %d\r\n", pin, time_interval);
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	4a20      	ldr	r2, [pc, #128]	; (8000f7c <HAL_GPIO_EXTI_Callback+0xd0>)
 8000efa:	6812      	ldr	r2, [r2, #0]
 8000efc:	4619      	mov	r1, r3
 8000efe:	4821      	ldr	r0, [pc, #132]	; (8000f84 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000f00:	f006 fc9c 	bl	800783c <iprintf>
 8000f04:	e00e      	b.n	8000f24 <HAL_GPIO_EXTI_Callback+0x78>
		} else {

			click[1].time = click[0].time;
 8000f06:	4b20      	ldr	r3, [pc, #128]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a1f      	ldr	r2, [pc, #124]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f0c:	6093      	str	r3, [r2, #8]
			click[1].level = click[0].level;
 8000f0e:	4b1e      	ldr	r3, [pc, #120]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f10:	791a      	ldrb	r2, [r3, #4]
 8000f12:	4b1d      	ldr	r3, [pc, #116]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f14:	731a      	strb	r2, [r3, #12]

			click[0].time = time_interval;
 8000f16:	4b19      	ldr	r3, [pc, #100]	; (8000f7c <HAL_GPIO_EXTI_Callback+0xd0>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a1b      	ldr	r2, [pc, #108]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f1c:	6013      	str	r3, [r2, #0]
			click[0].level = pin;
 8000f1e:	4a1a      	ldr	r2, [pc, #104]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f20:	7bfb      	ldrb	r3, [r7, #15]
 8000f22:	7113      	strb	r3, [r2, #4]
		}
		if (click[0].level == GPIO_PIN_RESET && click[0].time >= LONG_CLICK_MIN) // long click
 8000f24:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f26:	791b      	ldrb	r3, [r3, #4]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d10b      	bne.n	8000f44 <HAL_GPIO_EXTI_Callback+0x98>
 8000f2c:	4b16      	ldr	r3, [pc, #88]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8000f34:	db06      	blt.n	8000f44 <HAL_GPIO_EXTI_Callback+0x98>
		{
			printf("\r\nLong Key\r\n");
 8000f36:	4815      	ldr	r0, [pc, #84]	; (8000f8c <HAL_GPIO_EXTI_Callback+0xe0>)
 8000f38:	f006 fd06 	bl	8007948 <puts>
			longClick = 1;
 8000f3c:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000f3e:	2201      	movs	r2, #1
 8000f40:	701a      	strb	r2, [r3, #0]
				&& click[1].level == GPIO_PIN_SET) {
			printf("\r\nSelect Key, %d\r\n", click[0].time);
			flag++;
		}
	}
}
 8000f42:	e013      	b.n	8000f6c <HAL_GPIO_EXTI_Callback+0xc0>
		} else if (click[0].level == GPIO_PIN_RESET
 8000f44:	4b10      	ldr	r3, [pc, #64]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f46:	791b      	ldrb	r3, [r3, #4]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d10f      	bne.n	8000f6c <HAL_GPIO_EXTI_Callback+0xc0>
				&& click[1].level == GPIO_PIN_SET) {
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f4e:	7b1b      	ldrb	r3, [r3, #12]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d10b      	bne.n	8000f6c <HAL_GPIO_EXTI_Callback+0xc0>
			printf("\r\nSelect Key, %d\r\n", click[0].time);
 8000f54:	4b0c      	ldr	r3, [pc, #48]	; (8000f88 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	480e      	ldr	r0, [pc, #56]	; (8000f94 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000f5c:	f006 fc6e 	bl	800783c <iprintf>
			flag++;
 8000f60:	4b0d      	ldr	r3, [pc, #52]	; (8000f98 <HAL_GPIO_EXTI_Callback+0xec>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	3301      	adds	r3, #1
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	4b0b      	ldr	r3, [pc, #44]	; (8000f98 <HAL_GPIO_EXTI_Callback+0xec>)
 8000f6a:	701a      	strb	r2, [r3, #0]
}
 8000f6c:	bf00      	nop
 8000f6e:	3710      	adds	r7, #16
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	200002b8 	.word	0x200002b8
 8000f78:	200002c0 	.word	0x200002c0
 8000f7c:	200002bc 	.word	0x200002bc
 8000f80:	40020800 	.word	0x40020800
 8000f84:	08008cf0 	.word	0x08008cf0
 8000f88:	200002a0 	.word	0x200002a0
 8000f8c:	08008d00 	.word	0x08008d00
 8000f90:	200002c4 	.word	0x200002c4
 8000f94:	08008d0c 	.word	0x08008d0c
 8000f98:	200002cc 	.word	0x200002cc

08000f9c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a08      	ldr	r2, [pc, #32]	; (8000fcc <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d109      	bne.n	8000fc2 <HAL_TIM_PeriodElapsedCallback+0x26>
		HAL_ADC_Start(&hadc1);
 8000fae:	4808      	ldr	r0, [pc, #32]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000fb0:	f001 faba 	bl	8002528 <HAL_ADC_Start>
		ADC_value = HAL_ADC_GetValue(&hadc1);
 8000fb4:	4806      	ldr	r0, [pc, #24]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000fb6:	f001 fb89 	bl	80026cc <HAL_ADC_GetValue>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000fc0:	601a      	str	r2, [r3, #0]
		//	printf("ADC_value = %d\r\n", ADC_value);

	}
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40000400 	.word	0x40000400
 8000fd0:	200001f8 	.word	0x200001f8
 8000fd4:	200002c8 	.word	0x200002c8

08000fd8 <I2C_Scan>:

void I2C_Scan() {
 8000fd8:	b5b0      	push	{r4, r5, r7, lr}
 8000fda:	b098      	sub	sp, #96	; 0x60
 8000fdc:	af00      	add	r7, sp, #0
	char info[] = "Scanning I2C bus...\r\n";
 8000fde:	4b2e      	ldr	r3, [pc, #184]	; (8001098 <I2C_Scan+0xc0>)
 8000fe0:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8000fe4:	461d      	mov	r5, r3
 8000fe6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fe8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fea:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000fee:	6020      	str	r0, [r4, #0]
 8000ff0:	3404      	adds	r4, #4
 8000ff2:	8021      	strh	r1, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*) info, strlen(info), HAL_MAX_DELAY);
 8000ff4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff f8f9 	bl	80001f0 <strlen>
 8000ffe:	4603      	mov	r3, r0
 8001000:	b29a      	uxth	r2, r3
 8001002:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8001006:	f04f 33ff 	mov.w	r3, #4294967295
 800100a:	4824      	ldr	r0, [pc, #144]	; (800109c <I2C_Scan+0xc4>)
 800100c:	f005 fc1d 	bl	800684a <HAL_UART_Transmit>

	HAL_StatusTypeDef res;
	for (uint16_t i = 0; i < 128; i++) {
 8001010:	2300      	movs	r3, #0
 8001012:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8001016:	e02f      	b.n	8001078 <I2C_Scan+0xa0>
		res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 8001018:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	b299      	uxth	r1, r3
 8001020:	230a      	movs	r3, #10
 8001022:	2201      	movs	r2, #1
 8001024:	481e      	ldr	r0, [pc, #120]	; (80010a0 <I2C_Scan+0xc8>)
 8001026:	f002 fe6f 	bl	8003d08 <HAL_I2C_IsDeviceReady>
 800102a:	4603      	mov	r3, r0
 800102c:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
		if (res == HAL_OK) {
 8001030:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001034:	2b00      	cmp	r3, #0
 8001036:	d113      	bne.n	8001060 <I2C_Scan+0x88>
			char msg[64];
			snprintf(msg, sizeof(msg), "0x%02X", i);
 8001038:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800103c:	1d38      	adds	r0, r7, #4
 800103e:	4a19      	ldr	r2, [pc, #100]	; (80010a4 <I2C_Scan+0xcc>)
 8001040:	2140      	movs	r1, #64	; 0x40
 8001042:	f006 fc89 	bl	8007958 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg),
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff f8d1 	bl	80001f0 <strlen>
 800104e:	4603      	mov	r3, r0
 8001050:	b29a      	uxth	r2, r3
 8001052:	1d39      	adds	r1, r7, #4
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
 8001058:	4810      	ldr	r0, [pc, #64]	; (800109c <I2C_Scan+0xc4>)
 800105a:	f005 fbf6 	bl	800684a <HAL_UART_Transmit>
 800105e:	e006      	b.n	800106e <I2C_Scan+0x96>
			HAL_MAX_DELAY);
		} else {
			HAL_UART_Transmit(&huart2, (uint8_t*) ".", 1, HAL_MAX_DELAY);
 8001060:	f04f 33ff 	mov.w	r3, #4294967295
 8001064:	2201      	movs	r2, #1
 8001066:	4910      	ldr	r1, [pc, #64]	; (80010a8 <I2C_Scan+0xd0>)
 8001068:	480c      	ldr	r0, [pc, #48]	; (800109c <I2C_Scan+0xc4>)
 800106a:	f005 fbee 	bl	800684a <HAL_UART_Transmit>
	for (uint16_t i = 0; i < 128; i++) {
 800106e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001072:	3301      	adds	r3, #1
 8001074:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8001078:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800107c:	2b7f      	cmp	r3, #127	; 0x7f
 800107e:	d9cb      	bls.n	8001018 <I2C_Scan+0x40>
		}
	}

	HAL_UART_Transmit(&huart2, (uint8_t*) "\r\n", 2, HAL_MAX_DELAY);
 8001080:	f04f 33ff 	mov.w	r3, #4294967295
 8001084:	2202      	movs	r2, #2
 8001086:	4909      	ldr	r1, [pc, #36]	; (80010ac <I2C_Scan+0xd4>)
 8001088:	4804      	ldr	r0, [pc, #16]	; (800109c <I2C_Scan+0xc4>)
 800108a:	f005 fbde 	bl	800684a <HAL_UART_Transmit>
}
 800108e:	bf00      	nop
 8001090:	3760      	adds	r7, #96	; 0x60
 8001092:	46bd      	mov	sp, r7
 8001094:	bdb0      	pop	{r4, r5, r7, pc}
 8001096:	bf00      	nop
 8001098:	08008d30 	.word	0x08008d30
 800109c:	20000414 	.word	0x20000414
 80010a0:	20000240 	.word	0x20000240
 80010a4:	08008d20 	.word	0x08008d20
 80010a8:	08008d28 	.word	0x08008d28
 80010ac:	08008d2c 	.word	0x08008d2c

080010b0 <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data,
		uint8_t flags) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af02      	add	r7, sp, #8
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
 80010ba:	460b      	mov	r3, r1
 80010bc:	71bb      	strb	r3, [r7, #6]
 80010be:	4613      	mov	r3, r2
 80010c0:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res;
	for (;;) {
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	b299      	uxth	r1, r3
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	2201      	movs	r2, #1
 80010cc:	4822      	ldr	r0, [pc, #136]	; (8001158 <LCD_SendInternal+0xa8>)
 80010ce:	f002 fe1b 	bl	8003d08 <HAL_I2C_IsDeviceReady>
 80010d2:	4603      	mov	r3, r0
 80010d4:	73fb      	strb	r3, [r7, #15]
		if (res == HAL_OK)
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d000      	beq.n	80010de <LCD_SendInternal+0x2e>
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80010dc:	e7f1      	b.n	80010c2 <LCD_SendInternal+0x12>
			break;
 80010de:	bf00      	nop
	}

	uint8_t up = data & 0xF0;
 80010e0:	79bb      	ldrb	r3, [r7, #6]
 80010e2:	f023 030f 	bic.w	r3, r3, #15
 80010e6:	73bb      	strb	r3, [r7, #14]
	uint8_t lo = (data << 4) & 0xF0;
 80010e8:	79bb      	ldrb	r3, [r7, #6]
 80010ea:	011b      	lsls	r3, r3, #4
 80010ec:	737b      	strb	r3, [r7, #13]

	uint8_t data_arr[4];
	data_arr[0] = up | flags | BACKLIGHT | PIN_EN;
 80010ee:	7bba      	ldrb	r2, [r7, #14]
 80010f0:	797b      	ldrb	r3, [r7, #5]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	f043 030c 	orr.w	r3, r3, #12
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	723b      	strb	r3, [r7, #8]
	data_arr[1] = up | flags | BACKLIGHT;
 80010fe:	7bba      	ldrb	r2, [r7, #14]
 8001100:	797b      	ldrb	r3, [r7, #5]
 8001102:	4313      	orrs	r3, r2
 8001104:	b2db      	uxtb	r3, r3
 8001106:	f043 0308 	orr.w	r3, r3, #8
 800110a:	b2db      	uxtb	r3, r3
 800110c:	727b      	strb	r3, [r7, #9]
	data_arr[2] = lo | flags | BACKLIGHT | PIN_EN;
 800110e:	7b7a      	ldrb	r2, [r7, #13]
 8001110:	797b      	ldrb	r3, [r7, #5]
 8001112:	4313      	orrs	r3, r2
 8001114:	b2db      	uxtb	r3, r3
 8001116:	f043 030c 	orr.w	r3, r3, #12
 800111a:	b2db      	uxtb	r3, r3
 800111c:	72bb      	strb	r3, [r7, #10]
	data_arr[3] = lo | flags | BACKLIGHT;
 800111e:	7b7a      	ldrb	r2, [r7, #13]
 8001120:	797b      	ldrb	r3, [r7, #5]
 8001122:	4313      	orrs	r3, r2
 8001124:	b2db      	uxtb	r3, r3
 8001126:	f043 0308 	orr.w	r3, r3, #8
 800112a:	b2db      	uxtb	r3, r3
 800112c:	72fb      	strb	r3, [r7, #11]

	res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr),
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	b299      	uxth	r1, r3
 8001132:	f107 0208 	add.w	r2, r7, #8
 8001136:	f04f 33ff 	mov.w	r3, #4294967295
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	2304      	movs	r3, #4
 800113e:	4806      	ldr	r0, [pc, #24]	; (8001158 <LCD_SendInternal+0xa8>)
 8001140:	f002 fce4 	bl	8003b0c <HAL_I2C_Master_Transmit>
 8001144:	4603      	mov	r3, r0
 8001146:	73fb      	strb	r3, [r7, #15]
	HAL_MAX_DELAY);
	HAL_Delay(LCD_DELAY_MS);
 8001148:	2005      	movs	r0, #5
 800114a:	f001 f985 	bl	8002458 <HAL_Delay>
	return res;
 800114e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000240 	.word	0x20000240

0800115c <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	460a      	mov	r2, r1
 8001166:	71fb      	strb	r3, [r7, #7]
 8001168:	4613      	mov	r3, r2
 800116a:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, cmd, 0);
 800116c:	79b9      	ldrb	r1, [r7, #6]
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	2200      	movs	r2, #0
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff ff9c 	bl	80010b0 <LCD_SendInternal>
}
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	460a      	mov	r2, r1
 800118a:	71fb      	strb	r3, [r7, #7]
 800118c:	4613      	mov	r3, r2
 800118e:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, data, PIN_RS);
 8001190:	79b9      	ldrb	r1, [r7, #6]
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	2201      	movs	r2, #1
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff ff8a 	bl	80010b0 <LCD_SendInternal>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	71fb      	strb	r3, [r7, #7]
	// 4-bit mode, 2 lines, 5x7 format
	LCD_SendCommand(lcd_addr, 0b00110000);
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	2130      	movs	r1, #48	; 0x30
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff ffd2 	bl	800115c <LCD_SendCommand>
	// display & cursor home (keep this!)
	LCD_SendCommand(lcd_addr, 0b00000010);
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	2102      	movs	r1, #2
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ffcd 	bl	800115c <LCD_SendCommand>
	// display on, right shift, underline off, blink off
	LCD_SendCommand(lcd_addr, 0b00001100);
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	210c      	movs	r1, #12
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ffc8 	bl	800115c <LCD_SendCommand>
	// clear display (optional here)
	LCD_SendCommand(lcd_addr, 0b00000001);
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	2101      	movs	r1, #1
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff ffc3 	bl	800115c <LCD_SendCommand>
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 80011de:	b580      	push	{r7, lr}
 80011e0:	b082      	sub	sp, #8
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	4603      	mov	r3, r0
 80011e6:	6039      	str	r1, [r7, #0]
 80011e8:	71fb      	strb	r3, [r7, #7]
	while (*str) {
 80011ea:	e009      	b.n	8001200 <LCD_SendString+0x22>
		LCD_SendData(lcd_addr, (uint8_t) (*str));
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	781a      	ldrb	r2, [r3, #0]
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	4611      	mov	r1, r2
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff ffc3 	bl	8001180 <LCD_SendData>
		str++;
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	3301      	adds	r3, #1
 80011fe:	603b      	str	r3, [r7, #0]
	while (*str) {
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1f1      	bne.n	80011ec <LCD_SendString+0xe>
	}
}
 8001208:	bf00      	nop
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <init>:

void init() {
 8001212:	b580      	push	{r7, lr}
 8001214:	af00      	add	r7, sp, #0
	I2C_Scan();
 8001216:	f7ff fedf 	bl	8000fd8 <I2C_Scan>
	LCD_Init(LCD_ADDR);
 800121a:	204e      	movs	r0, #78	; 0x4e
 800121c:	f7ff ffc2 	bl	80011a4 <LCD_Init>
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}

08001224 <SaveAlarm>:

void loop() {
	HAL_Delay(100);
}
void SaveAlarm() {
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
	/***************** Save  **************************/
	if (longClick == 1) {
 8001228:	4b12      	ldr	r3, [pc, #72]	; (8001274 <SaveAlarm+0x50>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b01      	cmp	r3, #1
 800122e:	d11b      	bne.n	8001268 <SaveAlarm+0x44>
		at.f = st.f;
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <SaveAlarm+0x54>)
 8001232:	781a      	ldrb	r2, [r3, #0]
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <SaveAlarm+0x58>)
 8001236:	701a      	strb	r2, [r3, #0]
		at.h = st.h;
 8001238:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <SaveAlarm+0x54>)
 800123a:	785a      	ldrb	r2, [r3, #1]
 800123c:	4b0f      	ldr	r3, [pc, #60]	; (800127c <SaveAlarm+0x58>)
 800123e:	705a      	strb	r2, [r3, #1]
		at.m = st.m;
 8001240:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <SaveAlarm+0x54>)
 8001242:	789a      	ldrb	r2, [r3, #2]
 8001244:	4b0d      	ldr	r3, [pc, #52]	; (800127c <SaveAlarm+0x58>)
 8001246:	709a      	strb	r2, [r3, #2]
		at.s = st.s;
 8001248:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <SaveAlarm+0x54>)
 800124a:	78da      	ldrb	r2, [r3, #3]
 800124c:	4b0b      	ldr	r3, [pc, #44]	; (800127c <SaveAlarm+0x58>)
 800124e:	70da      	strb	r2, [r3, #3]
		longClick = 0;
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <SaveAlarm+0x50>)
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]
		flag = 0;
 8001256:	4b0a      	ldr	r3, [pc, #40]	; (8001280 <SaveAlarm+0x5c>)
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
		alarmMode ^= 1;
 800125c:	4b09      	ldr	r3, [pc, #36]	; (8001284 <SaveAlarm+0x60>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f083 0301 	eor.w	r3, r3, #1
 8001264:	4a07      	ldr	r2, [pc, #28]	; (8001284 <SaveAlarm+0x60>)
 8001266:	6013      	str	r3, [r2, #0]
	}
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	200002c4 	.word	0x200002c4
 8001278:	2000033c 	.word	0x2000033c
 800127c:	20000340 	.word	0x20000340
 8001280:	200002cc 	.word	0x200002cc
 8001284:	20000000 	.word	0x20000000

08001288 <SaveSeting>:

void SaveSeting() {
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0

	/***************** Save  **************************/
	if (longClick == 1) {
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <SaveSeting+0x50>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d11f      	bne.n	80012d4 <SaveSeting+0x4c>
		sTime.TimeFormat = st.f;
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <SaveSeting+0x54>)
 8001296:	781a      	ldrb	r2, [r3, #0]
 8001298:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <SaveSeting+0x58>)
 800129a:	70da      	strb	r2, [r3, #3]
		sTime.Hours = st.h;
 800129c:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <SaveSeting+0x54>)
 800129e:	785a      	ldrb	r2, [r3, #1]
 80012a0:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <SaveSeting+0x58>)
 80012a2:	701a      	strb	r2, [r3, #0]
		sTime.Minutes = st.m;
 80012a4:	4b0d      	ldr	r3, [pc, #52]	; (80012dc <SaveSeting+0x54>)
 80012a6:	789a      	ldrb	r2, [r3, #2]
 80012a8:	4b0d      	ldr	r3, [pc, #52]	; (80012e0 <SaveSeting+0x58>)
 80012aa:	705a      	strb	r2, [r3, #1]
		sTime.Seconds = st.s;
 80012ac:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <SaveSeting+0x54>)
 80012ae:	78da      	ldrb	r2, [r3, #3]
 80012b0:	4b0b      	ldr	r3, [pc, #44]	; (80012e0 <SaveSeting+0x58>)
 80012b2:	709a      	strb	r2, [r3, #2]

		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80012b4:	2200      	movs	r2, #0
 80012b6:	490a      	ldr	r1, [pc, #40]	; (80012e0 <SaveSeting+0x58>)
 80012b8:	480a      	ldr	r0, [pc, #40]	; (80012e4 <SaveSeting+0x5c>)
 80012ba:	f003 ffb5 	bl	8005228 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80012be:	2200      	movs	r2, #0
 80012c0:	4909      	ldr	r1, [pc, #36]	; (80012e8 <SaveSeting+0x60>)
 80012c2:	4808      	ldr	r0, [pc, #32]	; (80012e4 <SaveSeting+0x5c>)
 80012c4:	f004 f8a8 	bl	8005418 <HAL_RTC_SetDate>

		longClick = 0;
 80012c8:	4b03      	ldr	r3, [pc, #12]	; (80012d8 <SaveSeting+0x50>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]
		flag = 0;
 80012ce:	4b07      	ldr	r3, [pc, #28]	; (80012ec <SaveSeting+0x64>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
	}
}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	200002c4 	.word	0x200002c4
 80012dc:	2000033c 	.word	0x2000033c
 80012e0:	200002d0 	.word	0x200002d0
 80012e4:	20000360 	.word	0x20000360
 80012e8:	200002e4 	.word	0x200002e4
 80012ec:	200002cc 	.word	0x200002cc

080012f0 <SetTimeDown>:
void SetTimeDown(const int *location) {
 80012f0:	b590      	push	{r4, r7, lr}
 80012f2:	b089      	sub	sp, #36	; 0x24
 80012f4:	af04      	add	r7, sp, #16
 80012f6:	6078      	str	r0, [r7, #4]
	if (*location == 0) {
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d110      	bne.n	8001322 <SetTimeDown+0x32>
		if (st.f == 0)
 8001300:	4b85      	ldr	r3, [pc, #532]	; (8001518 <SetTimeDown+0x228>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d103      	bne.n	8001310 <SetTimeDown+0x20>
			st.f = 1;
 8001308:	4b83      	ldr	r3, [pc, #524]	; (8001518 <SetTimeDown+0x228>)
 800130a:	2201      	movs	r2, #1
 800130c:	701a      	strb	r2, [r3, #0]
 800130e:	e095      	b.n	800143c <SetTimeDown+0x14c>
		else if (st.f == 1)
 8001310:	4b81      	ldr	r3, [pc, #516]	; (8001518 <SetTimeDown+0x228>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b01      	cmp	r3, #1
 8001316:	f040 8091 	bne.w	800143c <SetTimeDown+0x14c>
			st.f = 0;
 800131a:	4b7f      	ldr	r3, [pc, #508]	; (8001518 <SetTimeDown+0x228>)
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
 8001320:	e08c      	b.n	800143c <SetTimeDown+0x14c>
	} else if (*location == 4) {
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2b04      	cmp	r3, #4
 8001328:	d10e      	bne.n	8001348 <SetTimeDown+0x58>
		if (st.h == 0)
 800132a:	4b7b      	ldr	r3, [pc, #492]	; (8001518 <SetTimeDown+0x228>)
 800132c:	785b      	ldrb	r3, [r3, #1]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d103      	bne.n	800133a <SetTimeDown+0x4a>
			st.h = 12;
 8001332:	4b79      	ldr	r3, [pc, #484]	; (8001518 <SetTimeDown+0x228>)
 8001334:	220c      	movs	r2, #12
 8001336:	705a      	strb	r2, [r3, #1]
 8001338:	e080      	b.n	800143c <SetTimeDown+0x14c>
		else
			st.h -= 1;
 800133a:	4b77      	ldr	r3, [pc, #476]	; (8001518 <SetTimeDown+0x228>)
 800133c:	785b      	ldrb	r3, [r3, #1]
 800133e:	3b01      	subs	r3, #1
 8001340:	b2da      	uxtb	r2, r3
 8001342:	4b75      	ldr	r3, [pc, #468]	; (8001518 <SetTimeDown+0x228>)
 8001344:	705a      	strb	r2, [r3, #1]
 8001346:	e079      	b.n	800143c <SetTimeDown+0x14c>
	} else if (*location == 6) {
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b06      	cmp	r3, #6
 800134e:	d111      	bne.n	8001374 <SetTimeDown+0x84>
		if (st.m < 10)
 8001350:	4b71      	ldr	r3, [pc, #452]	; (8001518 <SetTimeDown+0x228>)
 8001352:	789b      	ldrb	r3, [r3, #2]
 8001354:	2b09      	cmp	r3, #9
 8001356:	d806      	bhi.n	8001366 <SetTimeDown+0x76>
			st.m += 50;
 8001358:	4b6f      	ldr	r3, [pc, #444]	; (8001518 <SetTimeDown+0x228>)
 800135a:	789b      	ldrb	r3, [r3, #2]
 800135c:	3332      	adds	r3, #50	; 0x32
 800135e:	b2da      	uxtb	r2, r3
 8001360:	4b6d      	ldr	r3, [pc, #436]	; (8001518 <SetTimeDown+0x228>)
 8001362:	709a      	strb	r2, [r3, #2]
 8001364:	e06a      	b.n	800143c <SetTimeDown+0x14c>
		else
			st.m -= 10;
 8001366:	4b6c      	ldr	r3, [pc, #432]	; (8001518 <SetTimeDown+0x228>)
 8001368:	789b      	ldrb	r3, [r3, #2]
 800136a:	3b0a      	subs	r3, #10
 800136c:	b2da      	uxtb	r2, r3
 800136e:	4b6a      	ldr	r3, [pc, #424]	; (8001518 <SetTimeDown+0x228>)
 8001370:	709a      	strb	r2, [r3, #2]
 8001372:	e063      	b.n	800143c <SetTimeDown+0x14c>
	} else if (*location == 7) {
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b07      	cmp	r3, #7
 800137a:	d11b      	bne.n	80013b4 <SetTimeDown+0xc4>
		if (st.m % 10 == 0)
 800137c:	4b66      	ldr	r3, [pc, #408]	; (8001518 <SetTimeDown+0x228>)
 800137e:	789a      	ldrb	r2, [r3, #2]
 8001380:	4b66      	ldr	r3, [pc, #408]	; (800151c <SetTimeDown+0x22c>)
 8001382:	fba3 1302 	umull	r1, r3, r3, r2
 8001386:	08d9      	lsrs	r1, r3, #3
 8001388:	460b      	mov	r3, r1
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	440b      	add	r3, r1
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2b00      	cmp	r3, #0
 8001396:	d106      	bne.n	80013a6 <SetTimeDown+0xb6>
			st.m += 9;
 8001398:	4b5f      	ldr	r3, [pc, #380]	; (8001518 <SetTimeDown+0x228>)
 800139a:	789b      	ldrb	r3, [r3, #2]
 800139c:	3309      	adds	r3, #9
 800139e:	b2da      	uxtb	r2, r3
 80013a0:	4b5d      	ldr	r3, [pc, #372]	; (8001518 <SetTimeDown+0x228>)
 80013a2:	709a      	strb	r2, [r3, #2]
 80013a4:	e04a      	b.n	800143c <SetTimeDown+0x14c>
		else
			st.m--;
 80013a6:	4b5c      	ldr	r3, [pc, #368]	; (8001518 <SetTimeDown+0x228>)
 80013a8:	789b      	ldrb	r3, [r3, #2]
 80013aa:	3b01      	subs	r3, #1
 80013ac:	b2da      	uxtb	r2, r3
 80013ae:	4b5a      	ldr	r3, [pc, #360]	; (8001518 <SetTimeDown+0x228>)
 80013b0:	709a      	strb	r2, [r3, #2]
 80013b2:	e043      	b.n	800143c <SetTimeDown+0x14c>
	} else if (*location == 9) {
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2b09      	cmp	r3, #9
 80013ba:	d111      	bne.n	80013e0 <SetTimeDown+0xf0>
		if (st.s < 10)
 80013bc:	4b56      	ldr	r3, [pc, #344]	; (8001518 <SetTimeDown+0x228>)
 80013be:	78db      	ldrb	r3, [r3, #3]
 80013c0:	2b09      	cmp	r3, #9
 80013c2:	d806      	bhi.n	80013d2 <SetTimeDown+0xe2>
			st.s += 50;
 80013c4:	4b54      	ldr	r3, [pc, #336]	; (8001518 <SetTimeDown+0x228>)
 80013c6:	78db      	ldrb	r3, [r3, #3]
 80013c8:	3332      	adds	r3, #50	; 0x32
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	4b52      	ldr	r3, [pc, #328]	; (8001518 <SetTimeDown+0x228>)
 80013ce:	70da      	strb	r2, [r3, #3]
 80013d0:	e034      	b.n	800143c <SetTimeDown+0x14c>
		else
			st.s -= 10;
 80013d2:	4b51      	ldr	r3, [pc, #324]	; (8001518 <SetTimeDown+0x228>)
 80013d4:	78db      	ldrb	r3, [r3, #3]
 80013d6:	3b0a      	subs	r3, #10
 80013d8:	b2da      	uxtb	r2, r3
 80013da:	4b4f      	ldr	r3, [pc, #316]	; (8001518 <SetTimeDown+0x228>)
 80013dc:	70da      	strb	r2, [r3, #3]
 80013de:	e02d      	b.n	800143c <SetTimeDown+0x14c>
	} else if (*location == 10) {
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b0a      	cmp	r3, #10
 80013e6:	d11b      	bne.n	8001420 <SetTimeDown+0x130>
		if (st.s % 10 == 0)
 80013e8:	4b4b      	ldr	r3, [pc, #300]	; (8001518 <SetTimeDown+0x228>)
 80013ea:	78da      	ldrb	r2, [r3, #3]
 80013ec:	4b4b      	ldr	r3, [pc, #300]	; (800151c <SetTimeDown+0x22c>)
 80013ee:	fba3 1302 	umull	r1, r3, r3, r2
 80013f2:	08d9      	lsrs	r1, r3, #3
 80013f4:	460b      	mov	r3, r1
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	440b      	add	r3, r1
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	2b00      	cmp	r3, #0
 8001402:	d106      	bne.n	8001412 <SetTimeDown+0x122>
			st.s += 9;
 8001404:	4b44      	ldr	r3, [pc, #272]	; (8001518 <SetTimeDown+0x228>)
 8001406:	78db      	ldrb	r3, [r3, #3]
 8001408:	3309      	adds	r3, #9
 800140a:	b2da      	uxtb	r2, r3
 800140c:	4b42      	ldr	r3, [pc, #264]	; (8001518 <SetTimeDown+0x228>)
 800140e:	70da      	strb	r2, [r3, #3]
 8001410:	e014      	b.n	800143c <SetTimeDown+0x14c>
		else
			st.s--;
 8001412:	4b41      	ldr	r3, [pc, #260]	; (8001518 <SetTimeDown+0x228>)
 8001414:	78db      	ldrb	r3, [r3, #3]
 8001416:	3b01      	subs	r3, #1
 8001418:	b2da      	uxtb	r2, r3
 800141a:	4b3f      	ldr	r3, [pc, #252]	; (8001518 <SetTimeDown+0x228>)
 800141c:	70da      	strb	r2, [r3, #3]
 800141e:	e00d      	b.n	800143c <SetTimeDown+0x14c>
	} else if (*location == 12 && flag == 2)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b0c      	cmp	r3, #12
 8001426:	d109      	bne.n	800143c <SetTimeDown+0x14c>
 8001428:	4b3d      	ldr	r3, [pc, #244]	; (8001520 <SetTimeDown+0x230>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b02      	cmp	r3, #2
 800142e:	d105      	bne.n	800143c <SetTimeDown+0x14c>
		alarmMode ^= 1;
 8001430:	4b3c      	ldr	r3, [pc, #240]	; (8001524 <SetTimeDown+0x234>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f083 0301 	eor.w	r3, r3, #1
 8001438:	4a3a      	ldr	r2, [pc, #232]	; (8001524 <SetTimeDown+0x234>)
 800143a:	6013      	str	r3, [r2, #0]

	char format[3];
	if (st.f == 0)
 800143c:	4b36      	ldr	r3, [pc, #216]	; (8001518 <SetTimeDown+0x228>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d109      	bne.n	8001458 <SetTimeDown+0x168>
		strcpy(format, "AM");
 8001444:	4a38      	ldr	r2, [pc, #224]	; (8001528 <SetTimeDown+0x238>)
 8001446:	f107 0308 	add.w	r3, r7, #8
 800144a:	6812      	ldr	r2, [r2, #0]
 800144c:	4611      	mov	r1, r2
 800144e:	8019      	strh	r1, [r3, #0]
 8001450:	3302      	adds	r3, #2
 8001452:	0c12      	lsrs	r2, r2, #16
 8001454:	701a      	strb	r2, [r3, #0]
 8001456:	e00c      	b.n	8001472 <SetTimeDown+0x182>
	else if (st.f == 1)
 8001458:	4b2f      	ldr	r3, [pc, #188]	; (8001518 <SetTimeDown+0x228>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d108      	bne.n	8001472 <SetTimeDown+0x182>
		strcpy(format, "PM");
 8001460:	4a32      	ldr	r2, [pc, #200]	; (800152c <SetTimeDown+0x23c>)
 8001462:	f107 0308 	add.w	r3, r7, #8
 8001466:	6812      	ldr	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	8019      	strh	r1, [r3, #0]
 800146c:	3302      	adds	r3, #2
 800146e:	0c12      	lsrs	r2, r2, #16
 8001470:	701a      	strb	r2, [r3, #0]
	/****************** Display *************************************/
	if (flag == 1)
 8001472:	4b2b      	ldr	r3, [pc, #172]	; (8001520 <SetTimeDown+0x230>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d111      	bne.n	800149e <SetTimeDown+0x1ae>
		sprintf(temp, "%s %02d:%02d:%02d     ", format, st.h, st.m, st.s);
 800147a:	4b27      	ldr	r3, [pc, #156]	; (8001518 <SetTimeDown+0x228>)
 800147c:	785b      	ldrb	r3, [r3, #1]
 800147e:	4618      	mov	r0, r3
 8001480:	4b25      	ldr	r3, [pc, #148]	; (8001518 <SetTimeDown+0x228>)
 8001482:	789b      	ldrb	r3, [r3, #2]
 8001484:	4619      	mov	r1, r3
 8001486:	4b24      	ldr	r3, [pc, #144]	; (8001518 <SetTimeDown+0x228>)
 8001488:	78db      	ldrb	r3, [r3, #3]
 800148a:	f107 0208 	add.w	r2, r7, #8
 800148e:	9301      	str	r3, [sp, #4]
 8001490:	9100      	str	r1, [sp, #0]
 8001492:	4603      	mov	r3, r0
 8001494:	4926      	ldr	r1, [pc, #152]	; (8001530 <SetTimeDown+0x240>)
 8001496:	4827      	ldr	r0, [pc, #156]	; (8001534 <SetTimeDown+0x244>)
 8001498:	f006 fa92 	bl	80079c0 <siprintf>
 800149c:	e01b      	b.n	80014d6 <SetTimeDown+0x1e6>
	else if (flag == 2)
 800149e:	4b20      	ldr	r3, [pc, #128]	; (8001520 <SetTimeDown+0x230>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d117      	bne.n	80014d6 <SetTimeDown+0x1e6>
		sprintf(temp, "%s %02d:%02d:%02d %s  ", format, st.h, st.m, st.s,
 80014a6:	4b1c      	ldr	r3, [pc, #112]	; (8001518 <SetTimeDown+0x228>)
 80014a8:	785b      	ldrb	r3, [r3, #1]
 80014aa:	461c      	mov	r4, r3
 80014ac:	4b1a      	ldr	r3, [pc, #104]	; (8001518 <SetTimeDown+0x228>)
 80014ae:	789b      	ldrb	r3, [r3, #2]
 80014b0:	4619      	mov	r1, r3
 80014b2:	4b19      	ldr	r3, [pc, #100]	; (8001518 <SetTimeDown+0x228>)
 80014b4:	78db      	ldrb	r3, [r3, #3]
 80014b6:	4618      	mov	r0, r3
				alarmSet[alarmMode]);
 80014b8:	4b1a      	ldr	r3, [pc, #104]	; (8001524 <SetTimeDown+0x234>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	4a1e      	ldr	r2, [pc, #120]	; (8001538 <SetTimeDown+0x248>)
 80014c0:	4413      	add	r3, r2
		sprintf(temp, "%s %02d:%02d:%02d %s  ", format, st.h, st.m, st.s,
 80014c2:	f107 0208 	add.w	r2, r7, #8
 80014c6:	9302      	str	r3, [sp, #8]
 80014c8:	9001      	str	r0, [sp, #4]
 80014ca:	9100      	str	r1, [sp, #0]
 80014cc:	4623      	mov	r3, r4
 80014ce:	491b      	ldr	r1, [pc, #108]	; (800153c <SetTimeDown+0x24c>)
 80014d0:	4818      	ldr	r0, [pc, #96]	; (8001534 <SetTimeDown+0x244>)
 80014d2:	f006 fa75 	bl	80079c0 <siprintf>
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 80014d6:	21c0      	movs	r1, #192	; 0xc0
 80014d8:	204e      	movs	r0, #78	; 0x4e
 80014da:	f7ff fe3f 	bl	800115c <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, temp);
 80014de:	4915      	ldr	r1, [pc, #84]	; (8001534 <SetTimeDown+0x244>)
 80014e0:	204e      	movs	r0, #78	; 0x4e
 80014e2:	f7ff fe7c 	bl	80011de <LCD_SendString>

	/***************** SetTime    **************************/
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 80014e6:	21c0      	movs	r1, #192	; 0xc0
 80014e8:	204e      	movs	r0, #78	; 0x4e
 80014ea:	f7ff fe37 	bl	800115c <LCD_SendCommand>
	for (int j = 0; j < *location; j++) {
 80014ee:	2300      	movs	r3, #0
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	e006      	b.n	8001502 <SetTimeDown+0x212>
		LCD_SendCommand(LCD_ADDR, 0b00010100);
 80014f4:	2114      	movs	r1, #20
 80014f6:	204e      	movs	r0, #78	; 0x4e
 80014f8:	f7ff fe30 	bl	800115c <LCD_SendCommand>
	for (int j = 0; j < *location; j++) {
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	3301      	adds	r3, #1
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	68fa      	ldr	r2, [r7, #12]
 8001508:	429a      	cmp	r2, r3
 800150a:	dbf3      	blt.n	80014f4 <SetTimeDown+0x204>
	}

}
 800150c:	bf00      	nop
 800150e:	bf00      	nop
 8001510:	3714      	adds	r7, #20
 8001512:	46bd      	mov	sp, r7
 8001514:	bd90      	pop	{r4, r7, pc}
 8001516:	bf00      	nop
 8001518:	2000033c 	.word	0x2000033c
 800151c:	cccccccd 	.word	0xcccccccd
 8001520:	200002cc 	.word	0x200002cc
 8001524:	20000000 	.word	0x20000000
 8001528:	08008d48 	.word	0x08008d48
 800152c:	08008d4c 	.word	0x08008d4c
 8001530:	08008c90 	.word	0x08008c90
 8001534:	20000304 	.word	0x20000304
 8001538:	2000000c 	.word	0x2000000c
 800153c:	08008d50 	.word	0x08008d50

08001540 <SetTimeUp>:

void SetTimeUp(const int *location) {
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b089      	sub	sp, #36	; 0x24
 8001544:	af04      	add	r7, sp, #16
 8001546:	6078      	str	r0, [r7, #4]
	if (*location == 3) {
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b03      	cmp	r3, #3
 800154e:	f000 80aa 	beq.w	80016a6 <SetTimeUp+0x166>
	} else if (*location == 4) {
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b04      	cmp	r3, #4
 8001558:	d10e      	bne.n	8001578 <SetTimeUp+0x38>
		if (st.h == 12)
 800155a:	4b89      	ldr	r3, [pc, #548]	; (8001780 <SetTimeUp+0x240>)
 800155c:	785b      	ldrb	r3, [r3, #1]
 800155e:	2b0c      	cmp	r3, #12
 8001560:	d103      	bne.n	800156a <SetTimeUp+0x2a>
			st.h = 0;
 8001562:	4b87      	ldr	r3, [pc, #540]	; (8001780 <SetTimeUp+0x240>)
 8001564:	2200      	movs	r2, #0
 8001566:	705a      	strb	r2, [r3, #1]
 8001568:	e09d      	b.n	80016a6 <SetTimeUp+0x166>
		else
			st.h += 1;
 800156a:	4b85      	ldr	r3, [pc, #532]	; (8001780 <SetTimeUp+0x240>)
 800156c:	785b      	ldrb	r3, [r3, #1]
 800156e:	3301      	adds	r3, #1
 8001570:	b2da      	uxtb	r2, r3
 8001572:	4b83      	ldr	r3, [pc, #524]	; (8001780 <SetTimeUp+0x240>)
 8001574:	705a      	strb	r2, [r3, #1]
 8001576:	e096      	b.n	80016a6 <SetTimeUp+0x166>
	} else if (*location == 0) {
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d110      	bne.n	80015a2 <SetTimeUp+0x62>
		if (st.f == 0)
 8001580:	4b7f      	ldr	r3, [pc, #508]	; (8001780 <SetTimeUp+0x240>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d103      	bne.n	8001590 <SetTimeUp+0x50>
			st.f = 1;
 8001588:	4b7d      	ldr	r3, [pc, #500]	; (8001780 <SetTimeUp+0x240>)
 800158a:	2201      	movs	r2, #1
 800158c:	701a      	strb	r2, [r3, #0]
 800158e:	e08a      	b.n	80016a6 <SetTimeUp+0x166>
		else if (st.f == 1)
 8001590:	4b7b      	ldr	r3, [pc, #492]	; (8001780 <SetTimeUp+0x240>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	2b01      	cmp	r3, #1
 8001596:	f040 8086 	bne.w	80016a6 <SetTimeUp+0x166>
			st.f = 0;
 800159a:	4b79      	ldr	r3, [pc, #484]	; (8001780 <SetTimeUp+0x240>)
 800159c:	2200      	movs	r2, #0
 800159e:	701a      	strb	r2, [r3, #0]
 80015a0:	e081      	b.n	80016a6 <SetTimeUp+0x166>
	} else if (*location == 6) {
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2b06      	cmp	r3, #6
 80015a8:	d115      	bne.n	80015d6 <SetTimeUp+0x96>
		if (st.m >= 50)
 80015aa:	4b75      	ldr	r3, [pc, #468]	; (8001780 <SetTimeUp+0x240>)
 80015ac:	789b      	ldrb	r3, [r3, #2]
 80015ae:	2b31      	cmp	r3, #49	; 0x31
 80015b0:	d906      	bls.n	80015c0 <SetTimeUp+0x80>
			st.m -= 50;
 80015b2:	4b73      	ldr	r3, [pc, #460]	; (8001780 <SetTimeUp+0x240>)
 80015b4:	789b      	ldrb	r3, [r3, #2]
 80015b6:	3b32      	subs	r3, #50	; 0x32
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4b71      	ldr	r3, [pc, #452]	; (8001780 <SetTimeUp+0x240>)
 80015bc:	709a      	strb	r2, [r3, #2]
 80015be:	e072      	b.n	80016a6 <SetTimeUp+0x166>
		else if (st.m < 50) {
 80015c0:	4b6f      	ldr	r3, [pc, #444]	; (8001780 <SetTimeUp+0x240>)
 80015c2:	789b      	ldrb	r3, [r3, #2]
 80015c4:	2b31      	cmp	r3, #49	; 0x31
 80015c6:	d86e      	bhi.n	80016a6 <SetTimeUp+0x166>
			st.m += 10;
 80015c8:	4b6d      	ldr	r3, [pc, #436]	; (8001780 <SetTimeUp+0x240>)
 80015ca:	789b      	ldrb	r3, [r3, #2]
 80015cc:	330a      	adds	r3, #10
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	4b6b      	ldr	r3, [pc, #428]	; (8001780 <SetTimeUp+0x240>)
 80015d2:	709a      	strb	r2, [r3, #2]
 80015d4:	e067      	b.n	80016a6 <SetTimeUp+0x166>
		}
	} else if (*location == 7) {
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2b07      	cmp	r3, #7
 80015dc:	d11b      	bne.n	8001616 <SetTimeUp+0xd6>
		if (st.m % 10 == 9)
 80015de:	4b68      	ldr	r3, [pc, #416]	; (8001780 <SetTimeUp+0x240>)
 80015e0:	789a      	ldrb	r2, [r3, #2]
 80015e2:	4b68      	ldr	r3, [pc, #416]	; (8001784 <SetTimeUp+0x244>)
 80015e4:	fba3 1302 	umull	r1, r3, r3, r2
 80015e8:	08d9      	lsrs	r1, r3, #3
 80015ea:	460b      	mov	r3, r1
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	440b      	add	r3, r1
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2b09      	cmp	r3, #9
 80015f8:	d106      	bne.n	8001608 <SetTimeUp+0xc8>
			st.m -= 9;
 80015fa:	4b61      	ldr	r3, [pc, #388]	; (8001780 <SetTimeUp+0x240>)
 80015fc:	789b      	ldrb	r3, [r3, #2]
 80015fe:	3b09      	subs	r3, #9
 8001600:	b2da      	uxtb	r2, r3
 8001602:	4b5f      	ldr	r3, [pc, #380]	; (8001780 <SetTimeUp+0x240>)
 8001604:	709a      	strb	r2, [r3, #2]
 8001606:	e04e      	b.n	80016a6 <SetTimeUp+0x166>
		else
			st.m++;
 8001608:	4b5d      	ldr	r3, [pc, #372]	; (8001780 <SetTimeUp+0x240>)
 800160a:	789b      	ldrb	r3, [r3, #2]
 800160c:	3301      	adds	r3, #1
 800160e:	b2da      	uxtb	r2, r3
 8001610:	4b5b      	ldr	r3, [pc, #364]	; (8001780 <SetTimeUp+0x240>)
 8001612:	709a      	strb	r2, [r3, #2]
 8001614:	e047      	b.n	80016a6 <SetTimeUp+0x166>
	} else if (*location == 9) {
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b09      	cmp	r3, #9
 800161c:	d115      	bne.n	800164a <SetTimeUp+0x10a>
		if (st.s >= 50)
 800161e:	4b58      	ldr	r3, [pc, #352]	; (8001780 <SetTimeUp+0x240>)
 8001620:	78db      	ldrb	r3, [r3, #3]
 8001622:	2b31      	cmp	r3, #49	; 0x31
 8001624:	d906      	bls.n	8001634 <SetTimeUp+0xf4>
			st.s -= 50;
 8001626:	4b56      	ldr	r3, [pc, #344]	; (8001780 <SetTimeUp+0x240>)
 8001628:	78db      	ldrb	r3, [r3, #3]
 800162a:	3b32      	subs	r3, #50	; 0x32
 800162c:	b2da      	uxtb	r2, r3
 800162e:	4b54      	ldr	r3, [pc, #336]	; (8001780 <SetTimeUp+0x240>)
 8001630:	70da      	strb	r2, [r3, #3]
 8001632:	e038      	b.n	80016a6 <SetTimeUp+0x166>
		else if (st.s < 50)
 8001634:	4b52      	ldr	r3, [pc, #328]	; (8001780 <SetTimeUp+0x240>)
 8001636:	78db      	ldrb	r3, [r3, #3]
 8001638:	2b31      	cmp	r3, #49	; 0x31
 800163a:	d834      	bhi.n	80016a6 <SetTimeUp+0x166>
			st.s += 10;
 800163c:	4b50      	ldr	r3, [pc, #320]	; (8001780 <SetTimeUp+0x240>)
 800163e:	78db      	ldrb	r3, [r3, #3]
 8001640:	330a      	adds	r3, #10
 8001642:	b2da      	uxtb	r2, r3
 8001644:	4b4e      	ldr	r3, [pc, #312]	; (8001780 <SetTimeUp+0x240>)
 8001646:	70da      	strb	r2, [r3, #3]
 8001648:	e02d      	b.n	80016a6 <SetTimeUp+0x166>
	} else if (*location == 10) {
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2b0a      	cmp	r3, #10
 8001650:	d11b      	bne.n	800168a <SetTimeUp+0x14a>
		if (st.s % 10 == 9)
 8001652:	4b4b      	ldr	r3, [pc, #300]	; (8001780 <SetTimeUp+0x240>)
 8001654:	78da      	ldrb	r2, [r3, #3]
 8001656:	4b4b      	ldr	r3, [pc, #300]	; (8001784 <SetTimeUp+0x244>)
 8001658:	fba3 1302 	umull	r1, r3, r3, r2
 800165c:	08d9      	lsrs	r1, r3, #3
 800165e:	460b      	mov	r3, r1
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	440b      	add	r3, r1
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	b2db      	uxtb	r3, r3
 800166a:	2b09      	cmp	r3, #9
 800166c:	d106      	bne.n	800167c <SetTimeUp+0x13c>
			st.s -= 9;
 800166e:	4b44      	ldr	r3, [pc, #272]	; (8001780 <SetTimeUp+0x240>)
 8001670:	78db      	ldrb	r3, [r3, #3]
 8001672:	3b09      	subs	r3, #9
 8001674:	b2da      	uxtb	r2, r3
 8001676:	4b42      	ldr	r3, [pc, #264]	; (8001780 <SetTimeUp+0x240>)
 8001678:	70da      	strb	r2, [r3, #3]
 800167a:	e014      	b.n	80016a6 <SetTimeUp+0x166>
		else
			st.s++;
 800167c:	4b40      	ldr	r3, [pc, #256]	; (8001780 <SetTimeUp+0x240>)
 800167e:	78db      	ldrb	r3, [r3, #3]
 8001680:	3301      	adds	r3, #1
 8001682:	b2da      	uxtb	r2, r3
 8001684:	4b3e      	ldr	r3, [pc, #248]	; (8001780 <SetTimeUp+0x240>)
 8001686:	70da      	strb	r2, [r3, #3]
 8001688:	e00d      	b.n	80016a6 <SetTimeUp+0x166>
	} else if (*location == 12 && flag == 2)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b0c      	cmp	r3, #12
 8001690:	d109      	bne.n	80016a6 <SetTimeUp+0x166>
 8001692:	4b3d      	ldr	r3, [pc, #244]	; (8001788 <SetTimeUp+0x248>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b02      	cmp	r3, #2
 8001698:	d105      	bne.n	80016a6 <SetTimeUp+0x166>
		alarmMode ^= 1;
 800169a:	4b3c      	ldr	r3, [pc, #240]	; (800178c <SetTimeUp+0x24c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f083 0301 	eor.w	r3, r3, #1
 80016a2:	4a3a      	ldr	r2, [pc, #232]	; (800178c <SetTimeUp+0x24c>)
 80016a4:	6013      	str	r3, [r2, #0]
	char format[3];
	if (st.f == 0)
 80016a6:	4b36      	ldr	r3, [pc, #216]	; (8001780 <SetTimeUp+0x240>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d109      	bne.n	80016c2 <SetTimeUp+0x182>
		strcpy(format, "AM");
 80016ae:	4a38      	ldr	r2, [pc, #224]	; (8001790 <SetTimeUp+0x250>)
 80016b0:	f107 0308 	add.w	r3, r7, #8
 80016b4:	6812      	ldr	r2, [r2, #0]
 80016b6:	4611      	mov	r1, r2
 80016b8:	8019      	strh	r1, [r3, #0]
 80016ba:	3302      	adds	r3, #2
 80016bc:	0c12      	lsrs	r2, r2, #16
 80016be:	701a      	strb	r2, [r3, #0]
 80016c0:	e00c      	b.n	80016dc <SetTimeUp+0x19c>
	else if (st.f == 1)
 80016c2:	4b2f      	ldr	r3, [pc, #188]	; (8001780 <SetTimeUp+0x240>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d108      	bne.n	80016dc <SetTimeUp+0x19c>
		strcpy(format, "PM");
 80016ca:	4a32      	ldr	r2, [pc, #200]	; (8001794 <SetTimeUp+0x254>)
 80016cc:	f107 0308 	add.w	r3, r7, #8
 80016d0:	6812      	ldr	r2, [r2, #0]
 80016d2:	4611      	mov	r1, r2
 80016d4:	8019      	strh	r1, [r3, #0]
 80016d6:	3302      	adds	r3, #2
 80016d8:	0c12      	lsrs	r2, r2, #16
 80016da:	701a      	strb	r2, [r3, #0]
	/****************** Display *************************************/
	if (flag == 1)
 80016dc:	4b2a      	ldr	r3, [pc, #168]	; (8001788 <SetTimeUp+0x248>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d111      	bne.n	8001708 <SetTimeUp+0x1c8>
		sprintf(temp, "%s %02d:%02d:%02d Save", format, st.h, st.m, st.s);
 80016e4:	4b26      	ldr	r3, [pc, #152]	; (8001780 <SetTimeUp+0x240>)
 80016e6:	785b      	ldrb	r3, [r3, #1]
 80016e8:	4618      	mov	r0, r3
 80016ea:	4b25      	ldr	r3, [pc, #148]	; (8001780 <SetTimeUp+0x240>)
 80016ec:	789b      	ldrb	r3, [r3, #2]
 80016ee:	4619      	mov	r1, r3
 80016f0:	4b23      	ldr	r3, [pc, #140]	; (8001780 <SetTimeUp+0x240>)
 80016f2:	78db      	ldrb	r3, [r3, #3]
 80016f4:	f107 0208 	add.w	r2, r7, #8
 80016f8:	9301      	str	r3, [sp, #4]
 80016fa:	9100      	str	r1, [sp, #0]
 80016fc:	4603      	mov	r3, r0
 80016fe:	4926      	ldr	r1, [pc, #152]	; (8001798 <SetTimeUp+0x258>)
 8001700:	4826      	ldr	r0, [pc, #152]	; (800179c <SetTimeUp+0x25c>)
 8001702:	f006 f95d 	bl	80079c0 <siprintf>
 8001706:	e01b      	b.n	8001740 <SetTimeUp+0x200>
	else if (flag == 2)
 8001708:	4b1f      	ldr	r3, [pc, #124]	; (8001788 <SetTimeUp+0x248>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b02      	cmp	r3, #2
 800170e:	d117      	bne.n	8001740 <SetTimeUp+0x200>
		sprintf(temp, "%s %02d:%02d:%02d %s  ", format, st.h, st.m, st.s,
 8001710:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <SetTimeUp+0x240>)
 8001712:	785b      	ldrb	r3, [r3, #1]
 8001714:	461c      	mov	r4, r3
 8001716:	4b1a      	ldr	r3, [pc, #104]	; (8001780 <SetTimeUp+0x240>)
 8001718:	789b      	ldrb	r3, [r3, #2]
 800171a:	4619      	mov	r1, r3
 800171c:	4b18      	ldr	r3, [pc, #96]	; (8001780 <SetTimeUp+0x240>)
 800171e:	78db      	ldrb	r3, [r3, #3]
 8001720:	4618      	mov	r0, r3
				alarmSet[alarmMode]);
 8001722:	4b1a      	ldr	r3, [pc, #104]	; (800178c <SetTimeUp+0x24c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4a1d      	ldr	r2, [pc, #116]	; (80017a0 <SetTimeUp+0x260>)
 800172a:	4413      	add	r3, r2
		sprintf(temp, "%s %02d:%02d:%02d %s  ", format, st.h, st.m, st.s,
 800172c:	f107 0208 	add.w	r2, r7, #8
 8001730:	9302      	str	r3, [sp, #8]
 8001732:	9001      	str	r0, [sp, #4]
 8001734:	9100      	str	r1, [sp, #0]
 8001736:	4623      	mov	r3, r4
 8001738:	491a      	ldr	r1, [pc, #104]	; (80017a4 <SetTimeUp+0x264>)
 800173a:	4818      	ldr	r0, [pc, #96]	; (800179c <SetTimeUp+0x25c>)
 800173c:	f006 f940 	bl	80079c0 <siprintf>
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8001740:	21c0      	movs	r1, #192	; 0xc0
 8001742:	204e      	movs	r0, #78	; 0x4e
 8001744:	f7ff fd0a 	bl	800115c <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, temp);
 8001748:	4914      	ldr	r1, [pc, #80]	; (800179c <SetTimeUp+0x25c>)
 800174a:	204e      	movs	r0, #78	; 0x4e
 800174c:	f7ff fd47 	bl	80011de <LCD_SendString>

	/***************** SetTime    **************************/
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8001750:	21c0      	movs	r1, #192	; 0xc0
 8001752:	204e      	movs	r0, #78	; 0x4e
 8001754:	f7ff fd02 	bl	800115c <LCD_SendCommand>
	for (int j = 0; j < *location; j++) {
 8001758:	2300      	movs	r3, #0
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	e006      	b.n	800176c <SetTimeUp+0x22c>
		LCD_SendCommand(LCD_ADDR, 0b00010100);
 800175e:	2114      	movs	r1, #20
 8001760:	204e      	movs	r0, #78	; 0x4e
 8001762:	f7ff fcfb 	bl	800115c <LCD_SendCommand>
	for (int j = 0; j < *location; j++) {
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	3301      	adds	r3, #1
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	68fa      	ldr	r2, [r7, #12]
 8001772:	429a      	cmp	r2, r3
 8001774:	dbf3      	blt.n	800175e <SetTimeUp+0x21e>
	}
}
 8001776:	bf00      	nop
 8001778:	bf00      	nop
 800177a:	3714      	adds	r7, #20
 800177c:	46bd      	mov	sp, r7
 800177e:	bd90      	pop	{r4, r7, pc}
 8001780:	2000033c 	.word	0x2000033c
 8001784:	cccccccd 	.word	0xcccccccd
 8001788:	200002cc 	.word	0x200002cc
 800178c:	20000000 	.word	0x20000000
 8001790:	08008d48 	.word	0x08008d48
 8001794:	08008d4c 	.word	0x08008d4c
 8001798:	08008d68 	.word	0x08008d68
 800179c:	20000304 	.word	0x20000304
 80017a0:	2000000c 	.word	0x2000000c
 80017a4:	08008d50 	.word	0x08008d50

080017a8 <AdcSwitch>:

void AdcSwitch(uint8_t *adc_point, int *location) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
	//***************** UP *************************************************
	if ((ADC_value <= UP_KEY_MAX) && (*adc_point != 1)) {
 80017b2:	4b81      	ldr	r3, [pc, #516]	; (80019b8 <AdcSwitch+0x210>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2b0f      	cmp	r3, #15
 80017b8:	dc0f      	bgt.n	80017da <AdcSwitch+0x32>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d00b      	beq.n	80017da <AdcSwitch+0x32>
		*adc_point = 1;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2201      	movs	r2, #1
 80017c6:	701a      	strb	r2, [r3, #0]
		printf("ADC_value = %d\r\n", ADC_value);
 80017c8:	4b7b      	ldr	r3, [pc, #492]	; (80019b8 <AdcSwitch+0x210>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4619      	mov	r1, r3
 80017ce:	487b      	ldr	r0, [pc, #492]	; (80019bc <AdcSwitch+0x214>)
 80017d0:	f006 f834 	bl	800783c <iprintf>
		SetTimeUp(location);
 80017d4:	6838      	ldr	r0, [r7, #0]
 80017d6:	f7ff feb3 	bl	8001540 <SetTimeUp>
	}
	//***************** DOWN ***********************************************
	if ((ADC_value >= DOWN_KEY_MIN && ADC_value <= DOWN_KEY_MAX)
 80017da:	4b77      	ldr	r3, [pc, #476]	; (80019b8 <AdcSwitch+0x210>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f240 323d 	movw	r2, #829	; 0x33d
 80017e2:	4293      	cmp	r3, r2
 80017e4:	dd15      	ble.n	8001812 <AdcSwitch+0x6a>
 80017e6:	4b74      	ldr	r3, [pc, #464]	; (80019b8 <AdcSwitch+0x210>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f240 3266 	movw	r2, #870	; 0x366
 80017ee:	4293      	cmp	r3, r2
 80017f0:	dc0f      	bgt.n	8001812 <AdcSwitch+0x6a>
			&& (*adc_point != 2)) {
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d00b      	beq.n	8001812 <AdcSwitch+0x6a>
		*adc_point = 2;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2202      	movs	r2, #2
 80017fe:	701a      	strb	r2, [r3, #0]
		printf("ADC_value = %d\r\n", ADC_value);
 8001800:	4b6d      	ldr	r3, [pc, #436]	; (80019b8 <AdcSwitch+0x210>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4619      	mov	r1, r3
 8001806:	486d      	ldr	r0, [pc, #436]	; (80019bc <AdcSwitch+0x214>)
 8001808:	f006 f818 	bl	800783c <iprintf>
		SetTimeDown(location);
 800180c:	6838      	ldr	r0, [r7, #0]
 800180e:	f7ff fd6f 	bl	80012f0 <SetTimeDown>
	}
	//****************** LEFT **********************************************
	if ((ADC_value >= LEFT_KEY_MIN && ADC_value <= LEFT_KEY_MAX)
 8001812:	4b69      	ldr	r3, [pc, #420]	; (80019b8 <AdcSwitch+0x210>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f240 7275 	movw	r2, #1909	; 0x775
 800181a:	4293      	cmp	r3, r2
 800181c:	dd59      	ble.n	80018d2 <AdcSwitch+0x12a>
 800181e:	4b66      	ldr	r3, [pc, #408]	; (80019b8 <AdcSwitch+0x210>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f5b3 6ff5 	cmp.w	r3, #1960	; 0x7a8
 8001826:	dc54      	bgt.n	80018d2 <AdcSwitch+0x12a>
			&& (*adc_point != 3)) {
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b03      	cmp	r3, #3
 800182e:	d050      	beq.n	80018d2 <AdcSwitch+0x12a>
		printf("ADC_value = %d\r\n", ADC_value);
 8001830:	4b61      	ldr	r3, [pc, #388]	; (80019b8 <AdcSwitch+0x210>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4619      	mov	r1, r3
 8001836:	4861      	ldr	r0, [pc, #388]	; (80019bc <AdcSwitch+0x214>)
 8001838:	f006 f800 	bl	800783c <iprintf>
		*adc_point = 3;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2203      	movs	r2, #3
 8001840:	701a      	strb	r2, [r3, #0]
		//****************** LEFT **********************************************
		if (*location <= 0) {
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	dc10      	bgt.n	800186c <AdcSwitch+0xc4>
			for (int r = 0; r < 12; r++) {
 800184a:	2300      	movs	r3, #0
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	e006      	b.n	800185e <AdcSwitch+0xb6>
				LCD_SendCommand(LCD_ADDR, 0b00010100);
 8001850:	2114      	movs	r1, #20
 8001852:	204e      	movs	r0, #78	; 0x4e
 8001854:	f7ff fc82 	bl	800115c <LCD_SendCommand>
			for (int r = 0; r < 12; r++) {
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	3301      	adds	r3, #1
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2b0b      	cmp	r3, #11
 8001862:	ddf5      	ble.n	8001850 <AdcSwitch+0xa8>
			}

			*location = 12;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	220c      	movs	r2, #12
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	e032      	b.n	80018d2 <AdcSwitch+0x12a>
		}

		else {
			if (*location == 4) {
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b04      	cmp	r3, #4
 8001872:	d110      	bne.n	8001896 <AdcSwitch+0xee>
				LCD_SendCommand(LCD_ADDR, 0b00010000);
 8001874:	2110      	movs	r1, #16
 8001876:	204e      	movs	r0, #78	; 0x4e
 8001878:	f7ff fc70 	bl	800115c <LCD_SendCommand>
				LCD_SendCommand(LCD_ADDR, 0b00010000);
 800187c:	2110      	movs	r1, #16
 800187e:	204e      	movs	r0, #78	; 0x4e
 8001880:	f7ff fc6c 	bl	800115c <LCD_SendCommand>
				LCD_SendCommand(LCD_ADDR, 0b00010000);
 8001884:	2110      	movs	r1, #16
 8001886:	204e      	movs	r0, #78	; 0x4e
 8001888:	f7ff fc68 	bl	800115c <LCD_SendCommand>
				(*location) -= 3;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	1eda      	subs	r2, r3, #3
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	601a      	str	r2, [r3, #0]
			}
			if (*location == 6 || *location == 9 || *location == 12) {
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2b06      	cmp	r3, #6
 800189c:	d007      	beq.n	80018ae <AdcSwitch+0x106>
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b09      	cmp	r3, #9
 80018a4:	d003      	beq.n	80018ae <AdcSwitch+0x106>
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2b0c      	cmp	r3, #12
 80018ac:	d108      	bne.n	80018c0 <AdcSwitch+0x118>
				LCD_SendCommand(LCD_ADDR, 0b00010000);
 80018ae:	2110      	movs	r1, #16
 80018b0:	204e      	movs	r0, #78	; 0x4e
 80018b2:	f7ff fc53 	bl	800115c <LCD_SendCommand>
				(*location) -= 1;
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	1e5a      	subs	r2, r3, #1
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	601a      	str	r2, [r3, #0]
			}
			LCD_SendCommand(LCD_ADDR, 0b00010000);
 80018c0:	2110      	movs	r1, #16
 80018c2:	204e      	movs	r0, #78	; 0x4e
 80018c4:	f7ff fc4a 	bl	800115c <LCD_SendCommand>
			(*location)--;
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	1e5a      	subs	r2, r3, #1
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	601a      	str	r2, [r3, #0]
		}
	}
	//***************** RIGHT **********************************************
	if ((ADC_value >= RIGHT_KEY_MIN && ADC_value <= RIGHT_KEY_MAX)
 80018d2:	4b39      	ldr	r3, [pc, #228]	; (80019b8 <AdcSwitch+0x210>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f640 3267 	movw	r2, #2919	; 0xb67
 80018da:	4293      	cmp	r3, r2
 80018dc:	dd5a      	ble.n	8001994 <AdcSwitch+0x1ec>
 80018de:	4b36      	ldr	r3, [pc, #216]	; (80019b8 <AdcSwitch+0x210>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f640 32c2 	movw	r2, #3010	; 0xbc2
 80018e6:	4293      	cmp	r3, r2
 80018e8:	dc54      	bgt.n	8001994 <AdcSwitch+0x1ec>
			&& (*adc_point != 4)) {
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b04      	cmp	r3, #4
 80018f0:	d050      	beq.n	8001994 <AdcSwitch+0x1ec>
		printf("ADC_value = %d\r\n", ADC_value);
 80018f2:	4b31      	ldr	r3, [pc, #196]	; (80019b8 <AdcSwitch+0x210>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4619      	mov	r1, r3
 80018f8:	4830      	ldr	r0, [pc, #192]	; (80019bc <AdcSwitch+0x214>)
 80018fa:	f005 ff9f 	bl	800783c <iprintf>
		*adc_point = 4;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2204      	movs	r2, #4
 8001902:	701a      	strb	r2, [r3, #0]
		//***************** RIGHT **********************************************
		if (*location >= 12) {
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b0b      	cmp	r3, #11
 800190a:	dd10      	ble.n	800192e <AdcSwitch+0x186>
			for (int l = 12; l > 0; l--) {
 800190c:	230c      	movs	r3, #12
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	e006      	b.n	8001920 <AdcSwitch+0x178>
				LCD_SendCommand(LCD_ADDR, 0b00010000);
 8001912:	2110      	movs	r1, #16
 8001914:	204e      	movs	r0, #78	; 0x4e
 8001916:	f7ff fc21 	bl	800115c <LCD_SendCommand>
			for (int l = 12; l > 0; l--) {
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	3b01      	subs	r3, #1
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	2b00      	cmp	r3, #0
 8001924:	dcf5      	bgt.n	8001912 <AdcSwitch+0x16a>
			}
			*location = 0;
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	e032      	b.n	8001994 <AdcSwitch+0x1ec>
		} else {
			if (*location == 0) {
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d110      	bne.n	8001958 <AdcSwitch+0x1b0>
				LCD_SendCommand(LCD_ADDR, 0b00010100);
 8001936:	2114      	movs	r1, #20
 8001938:	204e      	movs	r0, #78	; 0x4e
 800193a:	f7ff fc0f 	bl	800115c <LCD_SendCommand>
				LCD_SendCommand(LCD_ADDR, 0b00010100);
 800193e:	2114      	movs	r1, #20
 8001940:	204e      	movs	r0, #78	; 0x4e
 8001942:	f7ff fc0b 	bl	800115c <LCD_SendCommand>
				LCD_SendCommand(LCD_ADDR, 0b00010100);
 8001946:	2114      	movs	r1, #20
 8001948:	204e      	movs	r0, #78	; 0x4e
 800194a:	f7ff fc07 	bl	800115c <LCD_SendCommand>
				(*location) += 3;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	1cda      	adds	r2, r3, #3
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	601a      	str	r2, [r3, #0]
			}
			if (*location == 4 || *location == 7 || *location == 10) {
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b04      	cmp	r3, #4
 800195e:	d007      	beq.n	8001970 <AdcSwitch+0x1c8>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2b07      	cmp	r3, #7
 8001966:	d003      	beq.n	8001970 <AdcSwitch+0x1c8>
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b0a      	cmp	r3, #10
 800196e:	d108      	bne.n	8001982 <AdcSwitch+0x1da>
				LCD_SendCommand(LCD_ADDR, 0b00010100);
 8001970:	2114      	movs	r1, #20
 8001972:	204e      	movs	r0, #78	; 0x4e
 8001974:	f7ff fbf2 	bl	800115c <LCD_SendCommand>
				(*location) += 1;
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	1c5a      	adds	r2, r3, #1
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	601a      	str	r2, [r3, #0]
			}
			LCD_SendCommand(LCD_ADDR, 0b00010100);
 8001982:	2114      	movs	r1, #20
 8001984:	204e      	movs	r0, #78	; 0x4e
 8001986:	f7ff fbe9 	bl	800115c <LCD_SendCommand>
			(*location)++;
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	601a      	str	r2, [r3, #0]
		}
	}
	if (ADC_value > RIGHT_KEY_MAX && *adc_point != 0) {
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <AdcSwitch+0x210>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f640 32c2 	movw	r2, #3010	; 0xbc2
 800199c:	4293      	cmp	r3, r2
 800199e:	dd06      	ble.n	80019ae <AdcSwitch+0x206>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d002      	beq.n	80019ae <AdcSwitch+0x206>
		*adc_point = 0;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	701a      	strb	r2, [r3, #0]
	}
	//**********************************************************************

}
 80019ae:	bf00      	nop
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	200002c8 	.word	0x200002c8
 80019bc:	08008d80 	.word	0x08008d80

080019c0 <BicycleSong>:

void BicycleSong() {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0

	for (int i = 0; i < bell_length; i++) {
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	e029      	b.n	8001a20 <BicycleSong+0x60>
		if (longClick == 0) {
 80019cc:	4b66      	ldr	r3, [pc, #408]	; (8001b68 <BicycleSong+0x1a8>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d122      	bne.n	8001a1a <BicycleSong+0x5a>
			TIM2->ARR = bicycle[i];
 80019d4:	4a65      	ldr	r2, [pc, #404]	; (8001b6c <BicycleSong+0x1ac>)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80019dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019e0:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM2->CCR1 = TIM2->ARR / VOLUME;
 80019e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019ec:	4960      	ldr	r1, [pc, #384]	; (8001b70 <BicycleSong+0x1b0>)
 80019ee:	fba1 1303 	umull	r1, r3, r1, r3
 80019f2:	095b      	lsrs	r3, r3, #5
 80019f4:	6353      	str	r3, [r2, #52]	; 0x34
			HAL_Delay(interval[i]);
 80019f6:	4a5f      	ldr	r2, [pc, #380]	; (8001b74 <BicycleSong+0x1b4>)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 fd2a 	bl	8002458 <HAL_Delay>
			TIM2->CCR1 = 0;
 8001a04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a08:	2200      	movs	r2, #0
 8001a0a:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_Delay(mute[i]);
 8001a0c:	4a5a      	ldr	r2, [pc, #360]	; (8001b78 <BicycleSong+0x1b8>)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f000 fd1f 	bl	8002458 <HAL_Delay>
	for (int i = 0; i < bell_length; i++) {
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	4b56      	ldr	r3, [pc, #344]	; (8001b7c <BicycleSong+0x1bc>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	dbcf      	blt.n	80019cc <BicycleSong+0xc>
		}
	}
	for (int i = 0; i < bell_length_2; i++) {
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	e029      	b.n	8001a86 <BicycleSong+0xc6>
		if (longClick == 0) {
 8001a32:	4b4d      	ldr	r3, [pc, #308]	; (8001b68 <BicycleSong+0x1a8>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d122      	bne.n	8001a80 <BicycleSong+0xc0>
			TIM2->ARR = bicycle_2[i];
 8001a3a:	4a51      	ldr	r2, [pc, #324]	; (8001b80 <BicycleSong+0x1c0>)
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001a42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a46:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM2->CCR1 = TIM2->ARR / VOLUME;
 8001a48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a52:	4947      	ldr	r1, [pc, #284]	; (8001b70 <BicycleSong+0x1b0>)
 8001a54:	fba1 1303 	umull	r1, r3, r1, r3
 8001a58:	095b      	lsrs	r3, r3, #5
 8001a5a:	6353      	str	r3, [r2, #52]	; 0x34
			HAL_Delay(interval_2[i]);
 8001a5c:	4a49      	ldr	r2, [pc, #292]	; (8001b84 <BicycleSong+0x1c4>)
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f000 fcf7 	bl	8002458 <HAL_Delay>
			TIM2->CCR1 = 0;
 8001a6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a6e:	2200      	movs	r2, #0
 8001a70:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_Delay(mute_2[i]);
 8001a72:	4a45      	ldr	r2, [pc, #276]	; (8001b88 <BicycleSong+0x1c8>)
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f000 fcec 	bl	8002458 <HAL_Delay>
	for (int i = 0; i < bell_length_2; i++) {
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	3301      	adds	r3, #1
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	4b41      	ldr	r3, [pc, #260]	; (8001b8c <BicycleSong+0x1cc>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	dbcf      	blt.n	8001a32 <BicycleSong+0x72>
		}
	}
	for (int i = 0; i < bell_length_3; i++) {
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	e029      	b.n	8001aec <BicycleSong+0x12c>
		if (longClick == 0) {
 8001a98:	4b33      	ldr	r3, [pc, #204]	; (8001b68 <BicycleSong+0x1a8>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d122      	bne.n	8001ae6 <BicycleSong+0x126>
			TIM2->ARR = bicycle_3[i];
 8001aa0:	4a3b      	ldr	r2, [pc, #236]	; (8001b90 <BicycleSong+0x1d0>)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001aa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001aac:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM2->CCR1 = TIM2->ARR / VOLUME;
 8001aae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ab8:	492d      	ldr	r1, [pc, #180]	; (8001b70 <BicycleSong+0x1b0>)
 8001aba:	fba1 1303 	umull	r1, r3, r1, r3
 8001abe:	095b      	lsrs	r3, r3, #5
 8001ac0:	6353      	str	r3, [r2, #52]	; 0x34
			HAL_Delay(interval_3[i]);
 8001ac2:	4a34      	ldr	r2, [pc, #208]	; (8001b94 <BicycleSong+0x1d4>)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 fcc4 	bl	8002458 <HAL_Delay>
			TIM2->CCR1 = 0;
 8001ad0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_Delay(mute_3[i]);
 8001ad8:	4a2f      	ldr	r2, [pc, #188]	; (8001b98 <BicycleSong+0x1d8>)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f000 fcb9 	bl	8002458 <HAL_Delay>
	for (int i = 0; i < bell_length_3; i++) {
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	4b2b      	ldr	r3, [pc, #172]	; (8001b9c <BicycleSong+0x1dc>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	461a      	mov	r2, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4293      	cmp	r3, r2
 8001af6:	dbcf      	blt.n	8001a98 <BicycleSong+0xd8>
		}
	}
	for (int i = 0; i < bell_length_4; i++) {
 8001af8:	2300      	movs	r3, #0
 8001afa:	603b      	str	r3, [r7, #0]
 8001afc:	e029      	b.n	8001b52 <BicycleSong+0x192>
		if (longClick == 0) {
 8001afe:	4b1a      	ldr	r3, [pc, #104]	; (8001b68 <BicycleSong+0x1a8>)
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d122      	bne.n	8001b4c <BicycleSong+0x18c>
			TIM2->ARR = bicycle_4[i];
 8001b06:	4a26      	ldr	r2, [pc, #152]	; (8001ba0 <BicycleSong+0x1e0>)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001b0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b12:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM2->CCR1 = TIM2->ARR / VOLUME;
 8001b14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b1e:	4914      	ldr	r1, [pc, #80]	; (8001b70 <BicycleSong+0x1b0>)
 8001b20:	fba1 1303 	umull	r1, r3, r1, r3
 8001b24:	095b      	lsrs	r3, r3, #5
 8001b26:	6353      	str	r3, [r2, #52]	; 0x34
			HAL_Delay(interval_4[i]);
 8001b28:	4a1e      	ldr	r2, [pc, #120]	; (8001ba4 <BicycleSong+0x1e4>)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f000 fc91 	bl	8002458 <HAL_Delay>
			TIM2->CCR1 = 0;
 8001b36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_Delay(mute_4[i]);
 8001b3e:	4a1a      	ldr	r2, [pc, #104]	; (8001ba8 <BicycleSong+0x1e8>)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f000 fc86 	bl	8002458 <HAL_Delay>
	for (int i = 0; i < bell_length_4; i++) {
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	603b      	str	r3, [r7, #0]
 8001b52:	4b16      	ldr	r3, [pc, #88]	; (8001bac <BicycleSong+0x1ec>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	461a      	mov	r2, r3
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	dbcf      	blt.n	8001afe <BicycleSong+0x13e>
		}
	}
}
 8001b5e:	bf00      	nop
 8001b60:	bf00      	nop
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	200002c4 	.word	0x200002c4
 8001b6c:	20000014 	.word	0x20000014
 8001b70:	1b4e81b5 	.word	0x1b4e81b5
 8001b74:	20000030 	.word	0x20000030
 8001b78:	2000004c 	.word	0x2000004c
 8001b7c:	20000168 	.word	0x20000168
 8001b80:	20000068 	.word	0x20000068
 8001b84:	20000084 	.word	0x20000084
 8001b88:	200000a0 	.word	0x200000a0
 8001b8c:	20000169 	.word	0x20000169
 8001b90:	200000bc 	.word	0x200000bc
 8001b94:	200000d8 	.word	0x200000d8
 8001b98:	200000f4 	.word	0x200000f4
 8001b9c:	2000016a 	.word	0x2000016a
 8001ba0:	20000114 	.word	0x20000114
 8001ba4:	20000130 	.word	0x20000130
 8001ba8:	2000014c 	.word	0x2000014c
 8001bac:	2000016b 	.word	0x2000016b

08001bb0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bb4:	b672      	cpsid	i
}
 8001bb6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001bb8:	e7fe      	b.n	8001bb8 <Error_Handler+0x8>
	...

08001bbc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001bd4:	4b25      	ldr	r3, [pc, #148]	; (8001c6c <MX_RTC_Init+0xb0>)
 8001bd6:	4a26      	ldr	r2, [pc, #152]	; (8001c70 <MX_RTC_Init+0xb4>)
 8001bd8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8001bda:	4b24      	ldr	r3, [pc, #144]	; (8001c6c <MX_RTC_Init+0xb0>)
 8001bdc:	2240      	movs	r2, #64	; 0x40
 8001bde:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001be0:	4b22      	ldr	r3, [pc, #136]	; (8001c6c <MX_RTC_Init+0xb0>)
 8001be2:	227f      	movs	r2, #127	; 0x7f
 8001be4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001be6:	4b21      	ldr	r3, [pc, #132]	; (8001c6c <MX_RTC_Init+0xb0>)
 8001be8:	22ff      	movs	r2, #255	; 0xff
 8001bea:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001bec:	4b1f      	ldr	r3, [pc, #124]	; (8001c6c <MX_RTC_Init+0xb0>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001bf2:	4b1e      	ldr	r3, [pc, #120]	; (8001c6c <MX_RTC_Init+0xb0>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001bf8:	4b1c      	ldr	r3, [pc, #112]	; (8001c6c <MX_RTC_Init+0xb0>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001bfe:	481b      	ldr	r0, [pc, #108]	; (8001c6c <MX_RTC_Init+0xb0>)
 8001c00:	f003 fa9c 	bl	800513c <HAL_RTC_Init>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001c0a:	f7ff ffd1 	bl	8001bb0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 1;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001c16:	2300      	movs	r3, #0
 8001c18:	71bb      	strb	r3, [r7, #6]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	71fb      	strb	r3, [r7, #7]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	480f      	ldr	r0, [pc, #60]	; (8001c6c <MX_RTC_Init+0xb0>)
 8001c2e:	f003 fafb 	bl	8005228 <HAL_RTC_SetTime>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_RTC_Init+0x80>
  {
    Error_Handler();
 8001c38:	f7ff ffba 	bl	8001bb0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001c40:	2301      	movs	r3, #1
 8001c42:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8001c44:	2301      	movs	r3, #1
 8001c46:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001c4c:	463b      	mov	r3, r7
 8001c4e:	2200      	movs	r2, #0
 8001c50:	4619      	mov	r1, r3
 8001c52:	4806      	ldr	r0, [pc, #24]	; (8001c6c <MX_RTC_Init+0xb0>)
 8001c54:	f003 fbe0 	bl	8005418 <HAL_RTC_SetDate>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_RTC_Init+0xa6>
  {
    Error_Handler();
 8001c5e:	f7ff ffa7 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001c62:	bf00      	nop
 8001c64:	3718      	adds	r7, #24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000360 	.word	0x20000360
 8001c70:	40002800 	.word	0x40002800

08001c74 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08e      	sub	sp, #56	; 0x38
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c7c:	f107 0308 	add.w	r3, r7, #8
 8001c80:	2230      	movs	r2, #48	; 0x30
 8001c82:	2100      	movs	r1, #0
 8001c84:	4618      	mov	r0, r3
 8001c86:	f005 fdd1 	bl	800782c <memset>
  if(rtcHandle->Instance==RTC)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a0c      	ldr	r2, [pc, #48]	; (8001cc0 <HAL_RTC_MspInit+0x4c>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d111      	bne.n	8001cb8 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c94:	2320      	movs	r3, #32
 8001c96:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001c98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c9c:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c9e:	f107 0308 	add.w	r3, r7, #8
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f003 f88a 	bl	8004dbc <HAL_RCCEx_PeriphCLKConfig>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001cae:	f7ff ff7f 	bl	8001bb0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001cb2:	4b04      	ldr	r3, [pc, #16]	; (8001cc4 <HAL_RTC_MspInit+0x50>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001cb8:	bf00      	nop
 8001cba:	3738      	adds	r7, #56	; 0x38
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40002800 	.word	0x40002800
 8001cc4:	42470e3c 	.word	0x42470e3c

08001cc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	607b      	str	r3, [r7, #4]
 8001cd2:	4b10      	ldr	r3, [pc, #64]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd6:	4a0f      	ldr	r2, [pc, #60]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cdc:	6453      	str	r3, [r2, #68]	; 0x44
 8001cde:	4b0d      	ldr	r3, [pc, #52]	; (8001d14 <HAL_MspInit+0x4c>)
 8001ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ce6:	607b      	str	r3, [r7, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	603b      	str	r3, [r7, #0]
 8001cee:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	4a08      	ldr	r2, [pc, #32]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d02:	603b      	str	r3, [r7, #0]
 8001d04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800

08001d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d1c:	e7fe      	b.n	8001d1c <NMI_Handler+0x4>

08001d1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d22:	e7fe      	b.n	8001d22 <HardFault_Handler+0x4>

08001d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d28:	e7fe      	b.n	8001d28 <MemManage_Handler+0x4>

08001d2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d2e:	e7fe      	b.n	8001d2e <BusFault_Handler+0x4>

08001d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d34:	e7fe      	b.n	8001d34 <UsageFault_Handler+0x4>

08001d36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d36:	b480      	push	{r7}
 8001d38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d48:	bf00      	nop
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d64:	f000 fb58 	bl	8002418 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d70:	4802      	ldr	r0, [pc, #8]	; (8001d7c <TIM3_IRQHandler+0x10>)
 8001d72:	f003 fec3 	bl	8005afc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	200003cc 	.word	0x200003cc

08001d80 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d84:	4802      	ldr	r0, [pc, #8]	; (8001d90 <USART3_IRQHandler+0x10>)
 8001d86:	f004 fdf3 	bl	8006970 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000458 	.word	0x20000458

08001d94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001d98:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001d9c:	f001 fd5a 	bl	8003854 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001da0:	bf00      	nop
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db0:	2300      	movs	r3, #0
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	e00a      	b.n	8001dcc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001db6:	f3af 8000 	nop.w
 8001dba:	4601      	mov	r1, r0
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	1c5a      	adds	r2, r3, #1
 8001dc0:	60ba      	str	r2, [r7, #8]
 8001dc2:	b2ca      	uxtb	r2, r1
 8001dc4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	617b      	str	r3, [r7, #20]
 8001dcc:	697a      	ldr	r2, [r7, #20]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	dbf0      	blt.n	8001db6 <_read+0x12>
	}

return len;
 8001dd4:	687b      	ldr	r3, [r7, #4]
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b086      	sub	sp, #24
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	60f8      	str	r0, [r7, #12]
 8001de6:	60b9      	str	r1, [r7, #8]
 8001de8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dea:	2300      	movs	r3, #0
 8001dec:	617b      	str	r3, [r7, #20]
 8001dee:	e009      	b.n	8001e04 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	1c5a      	adds	r2, r3, #1
 8001df4:	60ba      	str	r2, [r7, #8]
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7fe fd61 	bl	80008c0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	3301      	adds	r3, #1
 8001e02:	617b      	str	r3, [r7, #20]
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	dbf1      	blt.n	8001df0 <_write+0x12>
	}
	return len;
 8001e0c:	687b      	ldr	r3, [r7, #4]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <_close>:

int _close(int file)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
	return -1;
 8001e1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b083      	sub	sp, #12
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
 8001e36:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e3e:	605a      	str	r2, [r3, #4]
	return 0;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <_isatty>:

int _isatty(int file)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
	return 1;
 8001e56:	2301      	movs	r3, #1
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
	return 0;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3714      	adds	r7, #20
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
	...

08001e80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e88:	4a14      	ldr	r2, [pc, #80]	; (8001edc <_sbrk+0x5c>)
 8001e8a:	4b15      	ldr	r3, [pc, #84]	; (8001ee0 <_sbrk+0x60>)
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e94:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <_sbrk+0x64>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d102      	bne.n	8001ea2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e9c:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <_sbrk+0x64>)
 8001e9e:	4a12      	ldr	r2, [pc, #72]	; (8001ee8 <_sbrk+0x68>)
 8001ea0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ea2:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <_sbrk+0x64>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d207      	bcs.n	8001ec0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001eb0:	f005 fc92 	bl	80077d8 <__errno>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	220c      	movs	r2, #12
 8001eb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eba:	f04f 33ff 	mov.w	r3, #4294967295
 8001ebe:	e009      	b.n	8001ed4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ec0:	4b08      	ldr	r3, [pc, #32]	; (8001ee4 <_sbrk+0x64>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ec6:	4b07      	ldr	r3, [pc, #28]	; (8001ee4 <_sbrk+0x64>)
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4413      	add	r3, r2
 8001ece:	4a05      	ldr	r2, [pc, #20]	; (8001ee4 <_sbrk+0x64>)
 8001ed0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3718      	adds	r7, #24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20030000 	.word	0x20030000
 8001ee0:	00000400 	.word	0x00000400
 8001ee4:	20000380 	.word	0x20000380
 8001ee8:	200004d0 	.word	0x200004d0

08001eec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <SystemInit+0x20>)
 8001ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ef6:	4a05      	ldr	r2, [pc, #20]	; (8001f0c <SystemInit+0x20>)
 8001ef8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001efc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	e000ed00 	.word	0xe000ed00

08001f10 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08e      	sub	sp, #56	; 0x38
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]
 8001f20:	609a      	str	r2, [r3, #8]
 8001f22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f24:	f107 0320 	add.w	r3, r7, #32
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f2e:	1d3b      	adds	r3, r7, #4
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
 8001f3c:	615a      	str	r2, [r3, #20]
 8001f3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f40:	4b2d      	ldr	r3, [pc, #180]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001f42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f46:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 8001f48:	4b2b      	ldr	r3, [pc, #172]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001f4a:	22b3      	movs	r2, #179	; 0xb3
 8001f4c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001f4e:	4b2a      	ldr	r3, [pc, #168]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001f50:	2210      	movs	r2, #16
 8001f52:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001f54:	4b28      	ldr	r3, [pc, #160]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001f56:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f5a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f5c:	4b26      	ldr	r3, [pc, #152]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f62:	4b25      	ldr	r3, [pc, #148]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f68:	4823      	ldr	r0, [pc, #140]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001f6a:	f003 fbe5 	bl	8005738 <HAL_TIM_Base_Init>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001f74:	f7ff fe1c 	bl	8001bb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f7c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f82:	4619      	mov	r1, r3
 8001f84:	481c      	ldr	r0, [pc, #112]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001f86:	f003 ff83 	bl	8005e90 <HAL_TIM_ConfigClockSource>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001f90:	f7ff fe0e 	bl	8001bb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f94:	4818      	ldr	r0, [pc, #96]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001f96:	f003 fc8f 	bl	80058b8 <HAL_TIM_PWM_Init>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001fa0:	f7ff fe06 	bl	8001bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fac:	f107 0320 	add.w	r3, r7, #32
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4811      	ldr	r0, [pc, #68]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001fb4:	f004 fb6c 	bl	8006690 <HAL_TIMEx_MasterConfigSynchronization>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001fbe:	f7ff fdf7 	bl	8001bb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fc2:	2360      	movs	r3, #96	; 0x60
 8001fc4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fd2:	1d3b      	adds	r3, r7, #4
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	4807      	ldr	r0, [pc, #28]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001fda:	f003 fe97 	bl	8005d0c <HAL_TIM_PWM_ConfigChannel>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001fe4:	f7ff fde4 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001fe8:	4803      	ldr	r0, [pc, #12]	; (8001ff8 <MX_TIM2_Init+0xe8>)
 8001fea:	f000 f891 	bl	8002110 <HAL_TIM_MspPostInit>

}
 8001fee:	bf00      	nop
 8001ff0:	3738      	adds	r7, #56	; 0x38
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000384 	.word	0x20000384

08001ffc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002002:	f107 0308 	add.w	r3, r7, #8
 8002006:	2200      	movs	r2, #0
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	605a      	str	r2, [r3, #4]
 800200c:	609a      	str	r2, [r3, #8]
 800200e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002010:	463b      	mov	r3, r7
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002018:	4b1d      	ldr	r3, [pc, #116]	; (8002090 <MX_TIM3_Init+0x94>)
 800201a:	4a1e      	ldr	r2, [pc, #120]	; (8002094 <MX_TIM3_Init+0x98>)
 800201c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 800201e:	4b1c      	ldr	r3, [pc, #112]	; (8002090 <MX_TIM3_Init+0x94>)
 8002020:	f242 7210 	movw	r2, #10000	; 0x2710
 8002024:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002026:	4b1a      	ldr	r3, [pc, #104]	; (8002090 <MX_TIM3_Init+0x94>)
 8002028:	2200      	movs	r2, #0
 800202a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 900;
 800202c:	4b18      	ldr	r3, [pc, #96]	; (8002090 <MX_TIM3_Init+0x94>)
 800202e:	f44f 7261 	mov.w	r2, #900	; 0x384
 8002032:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002034:	4b16      	ldr	r3, [pc, #88]	; (8002090 <MX_TIM3_Init+0x94>)
 8002036:	2200      	movs	r2, #0
 8002038:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800203a:	4b15      	ldr	r3, [pc, #84]	; (8002090 <MX_TIM3_Init+0x94>)
 800203c:	2200      	movs	r2, #0
 800203e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002040:	4813      	ldr	r0, [pc, #76]	; (8002090 <MX_TIM3_Init+0x94>)
 8002042:	f003 fb79 	bl	8005738 <HAL_TIM_Base_Init>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800204c:	f7ff fdb0 	bl	8001bb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002050:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002054:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002056:	f107 0308 	add.w	r3, r7, #8
 800205a:	4619      	mov	r1, r3
 800205c:	480c      	ldr	r0, [pc, #48]	; (8002090 <MX_TIM3_Init+0x94>)
 800205e:	f003 ff17 	bl	8005e90 <HAL_TIM_ConfigClockSource>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002068:	f7ff fda2 	bl	8001bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800206c:	2300      	movs	r3, #0
 800206e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002070:	2300      	movs	r3, #0
 8002072:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002074:	463b      	mov	r3, r7
 8002076:	4619      	mov	r1, r3
 8002078:	4805      	ldr	r0, [pc, #20]	; (8002090 <MX_TIM3_Init+0x94>)
 800207a:	f004 fb09 	bl	8006690 <HAL_TIMEx_MasterConfigSynchronization>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002084:	f7ff fd94 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002088:	bf00      	nop
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	200003cc 	.word	0x200003cc
 8002094:	40000400 	.word	0x40000400

08002098 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020a8:	d10e      	bne.n	80020c8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b16      	ldr	r3, [pc, #88]	; (8002108 <HAL_TIM_Base_MspInit+0x70>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	4a15      	ldr	r2, [pc, #84]	; (8002108 <HAL_TIM_Base_MspInit+0x70>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ba:	4b13      	ldr	r3, [pc, #76]	; (8002108 <HAL_TIM_Base_MspInit+0x70>)
 80020bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80020c6:	e01a      	b.n	80020fe <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM3)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a0f      	ldr	r2, [pc, #60]	; (800210c <HAL_TIM_Base_MspInit+0x74>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d115      	bne.n	80020fe <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60bb      	str	r3, [r7, #8]
 80020d6:	4b0c      	ldr	r3, [pc, #48]	; (8002108 <HAL_TIM_Base_MspInit+0x70>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	4a0b      	ldr	r2, [pc, #44]	; (8002108 <HAL_TIM_Base_MspInit+0x70>)
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	6413      	str	r3, [r2, #64]	; 0x40
 80020e2:	4b09      	ldr	r3, [pc, #36]	; (8002108 <HAL_TIM_Base_MspInit+0x70>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	60bb      	str	r3, [r7, #8]
 80020ec:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80020ee:	2200      	movs	r2, #0
 80020f0:	2100      	movs	r1, #0
 80020f2:	201d      	movs	r0, #29
 80020f4:	f000 fe01 	bl	8002cfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80020f8:	201d      	movs	r0, #29
 80020fa:	f000 fe1a 	bl	8002d32 <HAL_NVIC_EnableIRQ>
}
 80020fe:	bf00      	nop
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40023800 	.word	0x40023800
 800210c:	40000400 	.word	0x40000400

08002110 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b088      	sub	sp, #32
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 030c 	add.w	r3, r7, #12
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002130:	d11d      	bne.n	800216e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	4b10      	ldr	r3, [pc, #64]	; (8002178 <HAL_TIM_MspPostInit+0x68>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	4a0f      	ldr	r2, [pc, #60]	; (8002178 <HAL_TIM_MspPostInit+0x68>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4b0d      	ldr	r3, [pc, #52]	; (8002178 <HAL_TIM_MspPostInit+0x68>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800214e:	2301      	movs	r3, #1
 8002150:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002152:	2302      	movs	r3, #2
 8002154:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215a:	2300      	movs	r3, #0
 800215c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800215e:	2301      	movs	r3, #1
 8002160:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002162:	f107 030c 	add.w	r3, r7, #12
 8002166:	4619      	mov	r1, r3
 8002168:	4804      	ldr	r0, [pc, #16]	; (800217c <HAL_TIM_MspPostInit+0x6c>)
 800216a:	f001 f995 	bl	8003498 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800216e:	bf00      	nop
 8002170:	3720      	adds	r7, #32
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40023800 	.word	0x40023800
 800217c:	40020000 	.word	0x40020000

08002180 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002184:	4b11      	ldr	r3, [pc, #68]	; (80021cc <MX_USART2_UART_Init+0x4c>)
 8002186:	4a12      	ldr	r2, [pc, #72]	; (80021d0 <MX_USART2_UART_Init+0x50>)
 8002188:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800218a:	4b10      	ldr	r3, [pc, #64]	; (80021cc <MX_USART2_UART_Init+0x4c>)
 800218c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002190:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002192:	4b0e      	ldr	r3, [pc, #56]	; (80021cc <MX_USART2_UART_Init+0x4c>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002198:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <MX_USART2_UART_Init+0x4c>)
 800219a:	2200      	movs	r2, #0
 800219c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800219e:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <MX_USART2_UART_Init+0x4c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021a4:	4b09      	ldr	r3, [pc, #36]	; (80021cc <MX_USART2_UART_Init+0x4c>)
 80021a6:	220c      	movs	r2, #12
 80021a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021aa:	4b08      	ldr	r3, [pc, #32]	; (80021cc <MX_USART2_UART_Init+0x4c>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b0:	4b06      	ldr	r3, [pc, #24]	; (80021cc <MX_USART2_UART_Init+0x4c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021b6:	4805      	ldr	r0, [pc, #20]	; (80021cc <MX_USART2_UART_Init+0x4c>)
 80021b8:	f004 fafa 	bl	80067b0 <HAL_UART_Init>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80021c2:	f7ff fcf5 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20000414 	.word	0x20000414
 80021d0:	40004400 	.word	0x40004400

080021d4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80021d8:	4b11      	ldr	r3, [pc, #68]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021da:	4a12      	ldr	r2, [pc, #72]	; (8002224 <MX_USART3_UART_Init+0x50>)
 80021dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80021de:	4b10      	ldr	r3, [pc, #64]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80021e6:	4b0e      	ldr	r3, [pc, #56]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021ec:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80021f2:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021fa:	220c      	movs	r2, #12
 80021fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021fe:	4b08      	ldr	r3, [pc, #32]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 8002200:	2200      	movs	r2, #0
 8002202:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 8002206:	2200      	movs	r2, #0
 8002208:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800220a:	4805      	ldr	r0, [pc, #20]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 800220c:	f004 fad0 	bl	80067b0 <HAL_UART_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002216:	f7ff fccb 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000458 	.word	0x20000458
 8002224:	40004800 	.word	0x40004800

08002228 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08c      	sub	sp, #48	; 0x30
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002230:	f107 031c 	add.w	r3, r7, #28
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a32      	ldr	r2, [pc, #200]	; (8002310 <HAL_UART_MspInit+0xe8>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d12c      	bne.n	80022a4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	4b31      	ldr	r3, [pc, #196]	; (8002314 <HAL_UART_MspInit+0xec>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	4a30      	ldr	r2, [pc, #192]	; (8002314 <HAL_UART_MspInit+0xec>)
 8002254:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002258:	6413      	str	r3, [r2, #64]	; 0x40
 800225a:	4b2e      	ldr	r3, [pc, #184]	; (8002314 <HAL_UART_MspInit+0xec>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002262:	61bb      	str	r3, [r7, #24]
 8002264:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	617b      	str	r3, [r7, #20]
 800226a:	4b2a      	ldr	r3, [pc, #168]	; (8002314 <HAL_UART_MspInit+0xec>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	4a29      	ldr	r2, [pc, #164]	; (8002314 <HAL_UART_MspInit+0xec>)
 8002270:	f043 0308 	orr.w	r3, r3, #8
 8002274:	6313      	str	r3, [r2, #48]	; 0x30
 8002276:	4b27      	ldr	r3, [pc, #156]	; (8002314 <HAL_UART_MspInit+0xec>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227a:	f003 0308 	and.w	r3, r3, #8
 800227e:	617b      	str	r3, [r7, #20]
 8002280:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002282:	2360      	movs	r3, #96	; 0x60
 8002284:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002286:	2302      	movs	r3, #2
 8002288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800228e:	2303      	movs	r3, #3
 8002290:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002292:	2307      	movs	r3, #7
 8002294:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002296:	f107 031c 	add.w	r3, r7, #28
 800229a:	4619      	mov	r1, r3
 800229c:	481e      	ldr	r0, [pc, #120]	; (8002318 <HAL_UART_MspInit+0xf0>)
 800229e:	f001 f8fb 	bl	8003498 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80022a2:	e031      	b.n	8002308 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART3)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a1c      	ldr	r2, [pc, #112]	; (800231c <HAL_UART_MspInit+0xf4>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d12c      	bne.n	8002308 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	613b      	str	r3, [r7, #16]
 80022b2:	4b18      	ldr	r3, [pc, #96]	; (8002314 <HAL_UART_MspInit+0xec>)
 80022b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b6:	4a17      	ldr	r2, [pc, #92]	; (8002314 <HAL_UART_MspInit+0xec>)
 80022b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022bc:	6413      	str	r3, [r2, #64]	; 0x40
 80022be:	4b15      	ldr	r3, [pc, #84]	; (8002314 <HAL_UART_MspInit+0xec>)
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	4b11      	ldr	r3, [pc, #68]	; (8002314 <HAL_UART_MspInit+0xec>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a10      	ldr	r2, [pc, #64]	; (8002314 <HAL_UART_MspInit+0xec>)
 80022d4:	f043 0308 	orr.w	r3, r3, #8
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b0e      	ldr	r3, [pc, #56]	; (8002314 <HAL_UART_MspInit+0xec>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f003 0308 	and.w	r3, r3, #8
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ec:	2302      	movs	r3, #2
 80022ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f4:	2303      	movs	r3, #3
 80022f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022f8:	2307      	movs	r3, #7
 80022fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022fc:	f107 031c 	add.w	r3, r7, #28
 8002300:	4619      	mov	r1, r3
 8002302:	4805      	ldr	r0, [pc, #20]	; (8002318 <HAL_UART_MspInit+0xf0>)
 8002304:	f001 f8c8 	bl	8003498 <HAL_GPIO_Init>
}
 8002308:	bf00      	nop
 800230a:	3730      	adds	r7, #48	; 0x30
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40004400 	.word	0x40004400
 8002314:	40023800 	.word	0x40023800
 8002318:	40020c00 	.word	0x40020c00
 800231c:	40004800 	.word	0x40004800

08002320 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002320:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002358 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002324:	480d      	ldr	r0, [pc, #52]	; (800235c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002326:	490e      	ldr	r1, [pc, #56]	; (8002360 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002328:	4a0e      	ldr	r2, [pc, #56]	; (8002364 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800232a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800232c:	e002      	b.n	8002334 <LoopCopyDataInit>

0800232e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800232e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002330:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002332:	3304      	adds	r3, #4

08002334 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002334:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002336:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002338:	d3f9      	bcc.n	800232e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800233a:	4a0b      	ldr	r2, [pc, #44]	; (8002368 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800233c:	4c0b      	ldr	r4, [pc, #44]	; (800236c <LoopFillZerobss+0x26>)
  movs r3, #0
 800233e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002340:	e001      	b.n	8002346 <LoopFillZerobss>

08002342 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002342:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002344:	3204      	adds	r2, #4

08002346 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002346:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002348:	d3fb      	bcc.n	8002342 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800234a:	f7ff fdcf 	bl	8001eec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800234e:	f005 fa49 	bl	80077e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002352:	f7fe fac7 	bl	80008e4 <main>
  bx  lr    
 8002356:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002358:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800235c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002360:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002364:	08008e54 	.word	0x08008e54
  ldr r2, =_sbss
 8002368:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800236c:	200004d0 	.word	0x200004d0

08002370 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002370:	e7fe      	b.n	8002370 <ADC_IRQHandler>
	...

08002374 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002378:	4b0e      	ldr	r3, [pc, #56]	; (80023b4 <HAL_Init+0x40>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a0d      	ldr	r2, [pc, #52]	; (80023b4 <HAL_Init+0x40>)
 800237e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002382:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002384:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <HAL_Init+0x40>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a0a      	ldr	r2, [pc, #40]	; (80023b4 <HAL_Init+0x40>)
 800238a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800238e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002390:	4b08      	ldr	r3, [pc, #32]	; (80023b4 <HAL_Init+0x40>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a07      	ldr	r2, [pc, #28]	; (80023b4 <HAL_Init+0x40>)
 8002396:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800239a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800239c:	2003      	movs	r0, #3
 800239e:	f000 fca1 	bl	8002ce4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023a2:	200f      	movs	r0, #15
 80023a4:	f000 f808 	bl	80023b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023a8:	f7ff fc8e 	bl	8001cc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40023c00 	.word	0x40023c00

080023b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023c0:	4b12      	ldr	r3, [pc, #72]	; (800240c <HAL_InitTick+0x54>)
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	4b12      	ldr	r3, [pc, #72]	; (8002410 <HAL_InitTick+0x58>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	4619      	mov	r1, r3
 80023ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80023d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 fcb9 	bl	8002d4e <HAL_SYSTICK_Config>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e00e      	b.n	8002404 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2b0f      	cmp	r3, #15
 80023ea:	d80a      	bhi.n	8002402 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023ec:	2200      	movs	r2, #0
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	f04f 30ff 	mov.w	r0, #4294967295
 80023f4:	f000 fc81 	bl	8002cfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023f8:	4a06      	ldr	r2, [pc, #24]	; (8002414 <HAL_InitTick+0x5c>)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
 8002400:	e000      	b.n	8002404 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
}
 8002404:	4618      	mov	r0, r3
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	2000016c 	.word	0x2000016c
 8002410:	20000174 	.word	0x20000174
 8002414:	20000170 	.word	0x20000170

08002418 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800241c:	4b06      	ldr	r3, [pc, #24]	; (8002438 <HAL_IncTick+0x20>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	4b06      	ldr	r3, [pc, #24]	; (800243c <HAL_IncTick+0x24>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4413      	add	r3, r2
 8002428:	4a04      	ldr	r2, [pc, #16]	; (800243c <HAL_IncTick+0x24>)
 800242a:	6013      	str	r3, [r2, #0]
}
 800242c:	bf00      	nop
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	20000174 	.word	0x20000174
 800243c:	2000049c 	.word	0x2000049c

08002440 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  return uwTick;
 8002444:	4b03      	ldr	r3, [pc, #12]	; (8002454 <HAL_GetTick+0x14>)
 8002446:	681b      	ldr	r3, [r3, #0]
}
 8002448:	4618      	mov	r0, r3
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	2000049c 	.word	0x2000049c

08002458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002460:	f7ff ffee 	bl	8002440 <HAL_GetTick>
 8002464:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002470:	d005      	beq.n	800247e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002472:	4b0a      	ldr	r3, [pc, #40]	; (800249c <HAL_Delay+0x44>)
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	461a      	mov	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	4413      	add	r3, r2
 800247c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800247e:	bf00      	nop
 8002480:	f7ff ffde 	bl	8002440 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	429a      	cmp	r2, r3
 800248e:	d8f7      	bhi.n	8002480 <HAL_Delay+0x28>
  {
  }
}
 8002490:	bf00      	nop
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000174 	.word	0x20000174

080024a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024a8:	2300      	movs	r3, #0
 80024aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e033      	b.n	800251e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d109      	bne.n	80024d2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f7fe f8c2 	bl	8000648 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	f003 0310 	and.w	r3, r3, #16
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d118      	bne.n	8002510 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80024e6:	f023 0302 	bic.w	r3, r3, #2
 80024ea:	f043 0202 	orr.w	r2, r3, #2
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 fa2a 	bl	800294c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	f023 0303 	bic.w	r3, r3, #3
 8002506:	f043 0201 	orr.w	r2, r3, #1
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	641a      	str	r2, [r3, #64]	; 0x40
 800250e:	e001      	b.n	8002514 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800251c:	7bfb      	ldrb	r3, [r7, #15]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800253a:	2b01      	cmp	r3, #1
 800253c:	d101      	bne.n	8002542 <HAL_ADC_Start+0x1a>
 800253e:	2302      	movs	r3, #2
 8002540:	e0b2      	b.n	80026a8 <HAL_ADC_Start+0x180>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2201      	movs	r2, #1
 8002546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f003 0301 	and.w	r3, r3, #1
 8002554:	2b01      	cmp	r3, #1
 8002556:	d018      	beq.n	800258a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f042 0201 	orr.w	r2, r2, #1
 8002566:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002568:	4b52      	ldr	r3, [pc, #328]	; (80026b4 <HAL_ADC_Start+0x18c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a52      	ldr	r2, [pc, #328]	; (80026b8 <HAL_ADC_Start+0x190>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	0c9a      	lsrs	r2, r3, #18
 8002574:	4613      	mov	r3, r2
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	4413      	add	r3, r2
 800257a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800257c:	e002      	b.n	8002584 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	3b01      	subs	r3, #1
 8002582:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1f9      	bne.n	800257e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	2b01      	cmp	r3, #1
 8002596:	d17a      	bne.n	800268e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80025a0:	f023 0301 	bic.w	r3, r3, #1
 80025a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d007      	beq.n	80025ca <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80025c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025d6:	d106      	bne.n	80025e6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025dc:	f023 0206 	bic.w	r2, r3, #6
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	645a      	str	r2, [r3, #68]	; 0x44
 80025e4:	e002      	b.n	80025ec <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025f4:	4b31      	ldr	r3, [pc, #196]	; (80026bc <HAL_ADC_Start+0x194>)
 80025f6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002600:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f003 031f 	and.w	r3, r3, #31
 800260a:	2b00      	cmp	r3, #0
 800260c:	d12a      	bne.n	8002664 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a2b      	ldr	r2, [pc, #172]	; (80026c0 <HAL_ADC_Start+0x198>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d015      	beq.n	8002644 <HAL_ADC_Start+0x11c>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a29      	ldr	r2, [pc, #164]	; (80026c4 <HAL_ADC_Start+0x19c>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d105      	bne.n	800262e <HAL_ADC_Start+0x106>
 8002622:	4b26      	ldr	r3, [pc, #152]	; (80026bc <HAL_ADC_Start+0x194>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f003 031f 	and.w	r3, r3, #31
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00a      	beq.n	8002644 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a25      	ldr	r2, [pc, #148]	; (80026c8 <HAL_ADC_Start+0x1a0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d136      	bne.n	80026a6 <HAL_ADC_Start+0x17e>
 8002638:	4b20      	ldr	r3, [pc, #128]	; (80026bc <HAL_ADC_Start+0x194>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f003 0310 	and.w	r3, r3, #16
 8002640:	2b00      	cmp	r3, #0
 8002642:	d130      	bne.n	80026a6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d129      	bne.n	80026a6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002660:	609a      	str	r2, [r3, #8]
 8002662:	e020      	b.n	80026a6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a15      	ldr	r2, [pc, #84]	; (80026c0 <HAL_ADC_Start+0x198>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d11b      	bne.n	80026a6 <HAL_ADC_Start+0x17e>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d114      	bne.n	80026a6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800268a:	609a      	str	r2, [r3, #8]
 800268c:	e00b      	b.n	80026a6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	f043 0210 	orr.w	r2, r3, #16
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800269e:	f043 0201 	orr.w	r2, r3, #1
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3714      	adds	r7, #20
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	2000016c 	.word	0x2000016c
 80026b8:	431bde83 	.word	0x431bde83
 80026bc:	40012300 	.word	0x40012300
 80026c0:	40012000 	.word	0x40012000
 80026c4:	40012100 	.word	0x40012100
 80026c8:	40012200 	.word	0x40012200

080026cc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80026da:	4618      	mov	r0, r3
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d101      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x1c>
 8002700:	2302      	movs	r3, #2
 8002702:	e113      	b.n	800292c <HAL_ADC_ConfigChannel+0x244>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b09      	cmp	r3, #9
 8002712:	d925      	bls.n	8002760 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68d9      	ldr	r1, [r3, #12]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	b29b      	uxth	r3, r3
 8002720:	461a      	mov	r2, r3
 8002722:	4613      	mov	r3, r2
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	4413      	add	r3, r2
 8002728:	3b1e      	subs	r3, #30
 800272a:	2207      	movs	r2, #7
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43da      	mvns	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	400a      	ands	r2, r1
 8002738:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68d9      	ldr	r1, [r3, #12]
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	689a      	ldr	r2, [r3, #8]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	b29b      	uxth	r3, r3
 800274a:	4618      	mov	r0, r3
 800274c:	4603      	mov	r3, r0
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	4403      	add	r3, r0
 8002752:	3b1e      	subs	r3, #30
 8002754:	409a      	lsls	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	e022      	b.n	80027a6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	6919      	ldr	r1, [r3, #16]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	b29b      	uxth	r3, r3
 800276c:	461a      	mov	r2, r3
 800276e:	4613      	mov	r3, r2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	4413      	add	r3, r2
 8002774:	2207      	movs	r2, #7
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	43da      	mvns	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	400a      	ands	r2, r1
 8002782:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6919      	ldr	r1, [r3, #16]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	b29b      	uxth	r3, r3
 8002794:	4618      	mov	r0, r3
 8002796:	4603      	mov	r3, r0
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	4403      	add	r3, r0
 800279c:	409a      	lsls	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b06      	cmp	r3, #6
 80027ac:	d824      	bhi.n	80027f8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	4613      	mov	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	3b05      	subs	r3, #5
 80027c0:	221f      	movs	r2, #31
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43da      	mvns	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	400a      	ands	r2, r1
 80027ce:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	b29b      	uxth	r3, r3
 80027dc:	4618      	mov	r0, r3
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685a      	ldr	r2, [r3, #4]
 80027e2:	4613      	mov	r3, r2
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	4413      	add	r3, r2
 80027e8:	3b05      	subs	r3, #5
 80027ea:	fa00 f203 	lsl.w	r2, r0, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	635a      	str	r2, [r3, #52]	; 0x34
 80027f6:	e04c      	b.n	8002892 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	2b0c      	cmp	r3, #12
 80027fe:	d824      	bhi.n	800284a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	4613      	mov	r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	4413      	add	r3, r2
 8002810:	3b23      	subs	r3, #35	; 0x23
 8002812:	221f      	movs	r2, #31
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43da      	mvns	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	400a      	ands	r2, r1
 8002820:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	b29b      	uxth	r3, r3
 800282e:	4618      	mov	r0, r3
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	4613      	mov	r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	3b23      	subs	r3, #35	; 0x23
 800283c:	fa00 f203 	lsl.w	r2, r0, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	430a      	orrs	r2, r1
 8002846:	631a      	str	r2, [r3, #48]	; 0x30
 8002848:	e023      	b.n	8002892 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685a      	ldr	r2, [r3, #4]
 8002854:	4613      	mov	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	4413      	add	r3, r2
 800285a:	3b41      	subs	r3, #65	; 0x41
 800285c:	221f      	movs	r2, #31
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	43da      	mvns	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	400a      	ands	r2, r1
 800286a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	b29b      	uxth	r3, r3
 8002878:	4618      	mov	r0, r3
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	685a      	ldr	r2, [r3, #4]
 800287e:	4613      	mov	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	4413      	add	r3, r2
 8002884:	3b41      	subs	r3, #65	; 0x41
 8002886:	fa00 f203 	lsl.w	r2, r0, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002892:	4b29      	ldr	r3, [pc, #164]	; (8002938 <HAL_ADC_ConfigChannel+0x250>)
 8002894:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a28      	ldr	r2, [pc, #160]	; (800293c <HAL_ADC_ConfigChannel+0x254>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d10f      	bne.n	80028c0 <HAL_ADC_ConfigChannel+0x1d8>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2b12      	cmp	r3, #18
 80028a6:	d10b      	bne.n	80028c0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a1d      	ldr	r2, [pc, #116]	; (800293c <HAL_ADC_ConfigChannel+0x254>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d12b      	bne.n	8002922 <HAL_ADC_ConfigChannel+0x23a>
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a1c      	ldr	r2, [pc, #112]	; (8002940 <HAL_ADC_ConfigChannel+0x258>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d003      	beq.n	80028dc <HAL_ADC_ConfigChannel+0x1f4>
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2b11      	cmp	r3, #17
 80028da:	d122      	bne.n	8002922 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a11      	ldr	r2, [pc, #68]	; (8002940 <HAL_ADC_ConfigChannel+0x258>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d111      	bne.n	8002922 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028fe:	4b11      	ldr	r3, [pc, #68]	; (8002944 <HAL_ADC_ConfigChannel+0x25c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a11      	ldr	r2, [pc, #68]	; (8002948 <HAL_ADC_ConfigChannel+0x260>)
 8002904:	fba2 2303 	umull	r2, r3, r2, r3
 8002908:	0c9a      	lsrs	r2, r3, #18
 800290a:	4613      	mov	r3, r2
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002914:	e002      	b.n	800291c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	3b01      	subs	r3, #1
 800291a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1f9      	bne.n	8002916 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3714      	adds	r7, #20
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	40012300 	.word	0x40012300
 800293c:	40012000 	.word	0x40012000
 8002940:	10000012 	.word	0x10000012
 8002944:	2000016c 	.word	0x2000016c
 8002948:	431bde83 	.word	0x431bde83

0800294c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002954:	4b79      	ldr	r3, [pc, #484]	; (8002b3c <ADC_Init+0x1f0>)
 8002956:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	431a      	orrs	r2, r3
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	685a      	ldr	r2, [r3, #4]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002980:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6859      	ldr	r1, [r3, #4]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	021a      	lsls	r2, r3, #8
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80029a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6859      	ldr	r1, [r3, #4]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	689a      	ldr	r2, [r3, #8]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6899      	ldr	r1, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68da      	ldr	r2, [r3, #12]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	430a      	orrs	r2, r1
 80029d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029de:	4a58      	ldr	r2, [pc, #352]	; (8002b40 <ADC_Init+0x1f4>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d022      	beq.n	8002a2a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689a      	ldr	r2, [r3, #8]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6899      	ldr	r1, [r3, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6899      	ldr	r1, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	430a      	orrs	r2, r1
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	e00f      	b.n	8002a4a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a48:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689a      	ldr	r2, [r3, #8]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0202 	bic.w	r2, r2, #2
 8002a58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6899      	ldr	r1, [r3, #8]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	7e1b      	ldrb	r3, [r3, #24]
 8002a64:	005a      	lsls	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d01b      	beq.n	8002ab0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	685a      	ldr	r2, [r3, #4]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a86:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a96:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6859      	ldr	r1, [r3, #4]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	035a      	lsls	r2, r3, #13
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	605a      	str	r2, [r3, #4]
 8002aae:	e007      	b.n	8002ac0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	685a      	ldr	r2, [r3, #4]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002abe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002ace:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	3b01      	subs	r3, #1
 8002adc:	051a      	lsls	r2, r3, #20
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689a      	ldr	r2, [r3, #8]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002af4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	6899      	ldr	r1, [r3, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b02:	025a      	lsls	r2, r3, #9
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689a      	ldr	r2, [r3, #8]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6899      	ldr	r1, [r3, #8]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	029a      	lsls	r2, r3, #10
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	609a      	str	r2, [r3, #8]
}
 8002b30:	bf00      	nop
 8002b32:	3714      	adds	r7, #20
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr
 8002b3c:	40012300 	.word	0x40012300
 8002b40:	0f000001 	.word	0x0f000001

08002b44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f003 0307 	and.w	r3, r3, #7
 8002b52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b54:	4b0c      	ldr	r3, [pc, #48]	; (8002b88 <__NVIC_SetPriorityGrouping+0x44>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b60:	4013      	ands	r3, r2
 8002b62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b76:	4a04      	ldr	r2, [pc, #16]	; (8002b88 <__NVIC_SetPriorityGrouping+0x44>)
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	60d3      	str	r3, [r2, #12]
}
 8002b7c:	bf00      	nop
 8002b7e:	3714      	adds	r7, #20
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr
 8002b88:	e000ed00 	.word	0xe000ed00

08002b8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b90:	4b04      	ldr	r3, [pc, #16]	; (8002ba4 <__NVIC_GetPriorityGrouping+0x18>)
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	0a1b      	lsrs	r3, r3, #8
 8002b96:	f003 0307 	and.w	r3, r3, #7
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	e000ed00 	.word	0xe000ed00

08002ba8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	db0b      	blt.n	8002bd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bba:	79fb      	ldrb	r3, [r7, #7]
 8002bbc:	f003 021f 	and.w	r2, r3, #31
 8002bc0:	4907      	ldr	r1, [pc, #28]	; (8002be0 <__NVIC_EnableIRQ+0x38>)
 8002bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc6:	095b      	lsrs	r3, r3, #5
 8002bc8:	2001      	movs	r0, #1
 8002bca:	fa00 f202 	lsl.w	r2, r0, r2
 8002bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bd2:	bf00      	nop
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	e000e100 	.word	0xe000e100

08002be4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	4603      	mov	r3, r0
 8002bec:	6039      	str	r1, [r7, #0]
 8002bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	db0a      	blt.n	8002c0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	490c      	ldr	r1, [pc, #48]	; (8002c30 <__NVIC_SetPriority+0x4c>)
 8002bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c02:	0112      	lsls	r2, r2, #4
 8002c04:	b2d2      	uxtb	r2, r2
 8002c06:	440b      	add	r3, r1
 8002c08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c0c:	e00a      	b.n	8002c24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	4908      	ldr	r1, [pc, #32]	; (8002c34 <__NVIC_SetPriority+0x50>)
 8002c14:	79fb      	ldrb	r3, [r7, #7]
 8002c16:	f003 030f 	and.w	r3, r3, #15
 8002c1a:	3b04      	subs	r3, #4
 8002c1c:	0112      	lsls	r2, r2, #4
 8002c1e:	b2d2      	uxtb	r2, r2
 8002c20:	440b      	add	r3, r1
 8002c22:	761a      	strb	r2, [r3, #24]
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	e000e100 	.word	0xe000e100
 8002c34:	e000ed00 	.word	0xe000ed00

08002c38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b089      	sub	sp, #36	; 0x24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	f1c3 0307 	rsb	r3, r3, #7
 8002c52:	2b04      	cmp	r3, #4
 8002c54:	bf28      	it	cs
 8002c56:	2304      	movcs	r3, #4
 8002c58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	2b06      	cmp	r3, #6
 8002c60:	d902      	bls.n	8002c68 <NVIC_EncodePriority+0x30>
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	3b03      	subs	r3, #3
 8002c66:	e000      	b.n	8002c6a <NVIC_EncodePriority+0x32>
 8002c68:	2300      	movs	r3, #0
 8002c6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	43da      	mvns	r2, r3
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	401a      	ands	r2, r3
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c80:	f04f 31ff 	mov.w	r1, #4294967295
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8a:	43d9      	mvns	r1, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c90:	4313      	orrs	r3, r2
         );
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3724      	adds	r7, #36	; 0x24
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
	...

08002ca0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cb0:	d301      	bcc.n	8002cb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e00f      	b.n	8002cd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cb6:	4a0a      	ldr	r2, [pc, #40]	; (8002ce0 <SysTick_Config+0x40>)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cbe:	210f      	movs	r1, #15
 8002cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc4:	f7ff ff8e 	bl	8002be4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cc8:	4b05      	ldr	r3, [pc, #20]	; (8002ce0 <SysTick_Config+0x40>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cce:	4b04      	ldr	r3, [pc, #16]	; (8002ce0 <SysTick_Config+0x40>)
 8002cd0:	2207      	movs	r2, #7
 8002cd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	e000e010 	.word	0xe000e010

08002ce4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f7ff ff29 	bl	8002b44 <__NVIC_SetPriorityGrouping>
}
 8002cf2:	bf00      	nop
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b086      	sub	sp, #24
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	4603      	mov	r3, r0
 8002d02:	60b9      	str	r1, [r7, #8]
 8002d04:	607a      	str	r2, [r7, #4]
 8002d06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d0c:	f7ff ff3e 	bl	8002b8c <__NVIC_GetPriorityGrouping>
 8002d10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	68b9      	ldr	r1, [r7, #8]
 8002d16:	6978      	ldr	r0, [r7, #20]
 8002d18:	f7ff ff8e 	bl	8002c38 <NVIC_EncodePriority>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d22:	4611      	mov	r1, r2
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff ff5d 	bl	8002be4 <__NVIC_SetPriority>
}
 8002d2a:	bf00      	nop
 8002d2c:	3718      	adds	r7, #24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b082      	sub	sp, #8
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff ff31 	bl	8002ba8 <__NVIC_EnableIRQ>
}
 8002d46:	bf00      	nop
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d4e:	b580      	push	{r7, lr}
 8002d50:	b082      	sub	sp, #8
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7ff ffa2 	bl	8002ca0 <SysTick_Config>
 8002d5c:	4603      	mov	r3, r0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}

08002d66 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	b084      	sub	sp, #16
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d72:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d74:	f7ff fb64 	bl	8002440 <HAL_GetTick>
 8002d78:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d008      	beq.n	8002d98 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2280      	movs	r2, #128	; 0x80
 8002d8a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e052      	b.n	8002e3e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 0216 	bic.w	r2, r2, #22
 8002da6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	695a      	ldr	r2, [r3, #20]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002db6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d103      	bne.n	8002dc8 <HAL_DMA_Abort+0x62>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d007      	beq.n	8002dd8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0208 	bic.w	r2, r2, #8
 8002dd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 0201 	bic.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002de8:	e013      	b.n	8002e12 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dea:	f7ff fb29 	bl	8002440 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b05      	cmp	r3, #5
 8002df6:	d90c      	bls.n	8002e12 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2220      	movs	r2, #32
 8002dfc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2203      	movs	r2, #3
 8002e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e015      	b.n	8002e3e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0301 	and.w	r3, r3, #1
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d1e4      	bne.n	8002dea <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e24:	223f      	movs	r2, #63	; 0x3f
 8002e26:	409a      	lsls	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b083      	sub	sp, #12
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d004      	beq.n	8002e64 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2280      	movs	r2, #128	; 0x80
 8002e5e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e00c      	b.n	8002e7e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2205      	movs	r2, #5
 8002e68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 0201 	bic.w	r2, r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
	...

08002e8c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002e9e:	4b23      	ldr	r3, [pc, #140]	; (8002f2c <HAL_FLASH_Program+0xa0>)
 8002ea0:	7e1b      	ldrb	r3, [r3, #24]
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d101      	bne.n	8002eaa <HAL_FLASH_Program+0x1e>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e03b      	b.n	8002f22 <HAL_FLASH_Program+0x96>
 8002eaa:	4b20      	ldr	r3, [pc, #128]	; (8002f2c <HAL_FLASH_Program+0xa0>)
 8002eac:	2201      	movs	r2, #1
 8002eae:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002eb0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002eb4:	f000 f870 	bl	8002f98 <FLASH_WaitForLastOperation>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8002ebc:	7dfb      	ldrb	r3, [r7, #23]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d12b      	bne.n	8002f1a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d105      	bne.n	8002ed4 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002ec8:	783b      	ldrb	r3, [r7, #0]
 8002eca:	4619      	mov	r1, r3
 8002ecc:	68b8      	ldr	r0, [r7, #8]
 8002ece:	f000 f91b 	bl	8003108 <FLASH_Program_Byte>
 8002ed2:	e016      	b.n	8002f02 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d105      	bne.n	8002ee6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002eda:	883b      	ldrh	r3, [r7, #0]
 8002edc:	4619      	mov	r1, r3
 8002ede:	68b8      	ldr	r0, [r7, #8]
 8002ee0:	f000 f8ee 	bl	80030c0 <FLASH_Program_HalfWord>
 8002ee4:	e00d      	b.n	8002f02 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d105      	bne.n	8002ef8 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	4619      	mov	r1, r3
 8002ef0:	68b8      	ldr	r0, [r7, #8]
 8002ef2:	f000 f8c3 	bl	800307c <FLASH_Program_Word>
 8002ef6:	e004      	b.n	8002f02 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002ef8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002efc:	68b8      	ldr	r0, [r7, #8]
 8002efe:	f000 f88b 	bl	8003018 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002f02:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002f06:	f000 f847 	bl	8002f98 <FLASH_WaitForLastOperation>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8002f0e:	4b08      	ldr	r3, [pc, #32]	; (8002f30 <HAL_FLASH_Program+0xa4>)
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	4a07      	ldr	r2, [pc, #28]	; (8002f30 <HAL_FLASH_Program+0xa4>)
 8002f14:	f023 0301 	bic.w	r3, r3, #1
 8002f18:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002f1a:	4b04      	ldr	r3, [pc, #16]	; (8002f2c <HAL_FLASH_Program+0xa0>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8002f20:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3718      	adds	r7, #24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	200004a0 	.word	0x200004a0
 8002f30:	40023c00 	.word	0x40023c00

08002f34 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002f3e:	4b0b      	ldr	r3, [pc, #44]	; (8002f6c <HAL_FLASH_Unlock+0x38>)
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	da0b      	bge.n	8002f5e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002f46:	4b09      	ldr	r3, [pc, #36]	; (8002f6c <HAL_FLASH_Unlock+0x38>)
 8002f48:	4a09      	ldr	r2, [pc, #36]	; (8002f70 <HAL_FLASH_Unlock+0x3c>)
 8002f4a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002f4c:	4b07      	ldr	r3, [pc, #28]	; (8002f6c <HAL_FLASH_Unlock+0x38>)
 8002f4e:	4a09      	ldr	r2, [pc, #36]	; (8002f74 <HAL_FLASH_Unlock+0x40>)
 8002f50:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002f52:	4b06      	ldr	r3, [pc, #24]	; (8002f6c <HAL_FLASH_Unlock+0x38>)
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	da01      	bge.n	8002f5e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr
 8002f6c:	40023c00 	.word	0x40023c00
 8002f70:	45670123 	.word	0x45670123
 8002f74:	cdef89ab 	.word	0xcdef89ab

08002f78 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002f7c:	4b05      	ldr	r3, [pc, #20]	; (8002f94 <HAL_FLASH_Lock+0x1c>)
 8002f7e:	691b      	ldr	r3, [r3, #16]
 8002f80:	4a04      	ldr	r2, [pc, #16]	; (8002f94 <HAL_FLASH_Lock+0x1c>)
 8002f82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f86:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	40023c00 	.word	0x40023c00

08002f98 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002fa4:	4b1a      	ldr	r3, [pc, #104]	; (8003010 <FLASH_WaitForLastOperation+0x78>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002faa:	f7ff fa49 	bl	8002440 <HAL_GetTick>
 8002fae:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002fb0:	e010      	b.n	8002fd4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb8:	d00c      	beq.n	8002fd4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d007      	beq.n	8002fd0 <FLASH_WaitForLastOperation+0x38>
 8002fc0:	f7ff fa3e 	bl	8002440 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d201      	bcs.n	8002fd4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e019      	b.n	8003008 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002fd4:	4b0f      	ldr	r3, [pc, #60]	; (8003014 <FLASH_WaitForLastOperation+0x7c>)
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1e8      	bne.n	8002fb2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	; (8003014 <FLASH_WaitForLastOperation+0x7c>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d002      	beq.n	8002ff2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002fec:	4b09      	ldr	r3, [pc, #36]	; (8003014 <FLASH_WaitForLastOperation+0x7c>)
 8002fee:	2201      	movs	r2, #1
 8002ff0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002ff2:	4b08      	ldr	r3, [pc, #32]	; (8003014 <FLASH_WaitForLastOperation+0x7c>)
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002ffe:	f000 f8a5 	bl	800314c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e000      	b.n	8003008 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003006:	2300      	movs	r3, #0
  
}  
 8003008:	4618      	mov	r0, r3
 800300a:	3710      	adds	r7, #16
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	200004a0 	.word	0x200004a0
 8003014:	40023c00 	.word	0x40023c00

08003018 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003024:	4b14      	ldr	r3, [pc, #80]	; (8003078 <FLASH_Program_DoubleWord+0x60>)
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	4a13      	ldr	r2, [pc, #76]	; (8003078 <FLASH_Program_DoubleWord+0x60>)
 800302a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800302e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003030:	4b11      	ldr	r3, [pc, #68]	; (8003078 <FLASH_Program_DoubleWord+0x60>)
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	4a10      	ldr	r2, [pc, #64]	; (8003078 <FLASH_Program_DoubleWord+0x60>)
 8003036:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800303a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800303c:	4b0e      	ldr	r3, [pc, #56]	; (8003078 <FLASH_Program_DoubleWord+0x60>)
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	4a0d      	ldr	r2, [pc, #52]	; (8003078 <FLASH_Program_DoubleWord+0x60>)
 8003042:	f043 0301 	orr.w	r3, r3, #1
 8003046:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	683a      	ldr	r2, [r7, #0]
 800304c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800304e:	f3bf 8f6f 	isb	sy
}
 8003052:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003054:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003058:	f04f 0200 	mov.w	r2, #0
 800305c:	f04f 0300 	mov.w	r3, #0
 8003060:	000a      	movs	r2, r1
 8003062:	2300      	movs	r3, #0
 8003064:	68f9      	ldr	r1, [r7, #12]
 8003066:	3104      	adds	r1, #4
 8003068:	4613      	mov	r3, r2
 800306a:	600b      	str	r3, [r1, #0]
}
 800306c:	bf00      	nop
 800306e:	3714      	adds	r7, #20
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	40023c00 	.word	0x40023c00

0800307c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003086:	4b0d      	ldr	r3, [pc, #52]	; (80030bc <FLASH_Program_Word+0x40>)
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	4a0c      	ldr	r2, [pc, #48]	; (80030bc <FLASH_Program_Word+0x40>)
 800308c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003090:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003092:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <FLASH_Program_Word+0x40>)
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	4a09      	ldr	r2, [pc, #36]	; (80030bc <FLASH_Program_Word+0x40>)
 8003098:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800309c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800309e:	4b07      	ldr	r3, [pc, #28]	; (80030bc <FLASH_Program_Word+0x40>)
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	4a06      	ldr	r2, [pc, #24]	; (80030bc <FLASH_Program_Word+0x40>)
 80030a4:	f043 0301 	orr.w	r3, r3, #1
 80030a8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	683a      	ldr	r2, [r7, #0]
 80030ae:	601a      	str	r2, [r3, #0]
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	40023c00 	.word	0x40023c00

080030c0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	460b      	mov	r3, r1
 80030ca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80030cc:	4b0d      	ldr	r3, [pc, #52]	; (8003104 <FLASH_Program_HalfWord+0x44>)
 80030ce:	691b      	ldr	r3, [r3, #16]
 80030d0:	4a0c      	ldr	r2, [pc, #48]	; (8003104 <FLASH_Program_HalfWord+0x44>)
 80030d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80030d8:	4b0a      	ldr	r3, [pc, #40]	; (8003104 <FLASH_Program_HalfWord+0x44>)
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	4a09      	ldr	r2, [pc, #36]	; (8003104 <FLASH_Program_HalfWord+0x44>)
 80030de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80030e4:	4b07      	ldr	r3, [pc, #28]	; (8003104 <FLASH_Program_HalfWord+0x44>)
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	4a06      	ldr	r2, [pc, #24]	; (8003104 <FLASH_Program_HalfWord+0x44>)
 80030ea:	f043 0301 	orr.w	r3, r3, #1
 80030ee:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	887a      	ldrh	r2, [r7, #2]
 80030f4:	801a      	strh	r2, [r3, #0]
}
 80030f6:	bf00      	nop
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	40023c00 	.word	0x40023c00

08003108 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	460b      	mov	r3, r1
 8003112:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003114:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <FLASH_Program_Byte+0x40>)
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	4a0b      	ldr	r2, [pc, #44]	; (8003148 <FLASH_Program_Byte+0x40>)
 800311a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800311e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003120:	4b09      	ldr	r3, [pc, #36]	; (8003148 <FLASH_Program_Byte+0x40>)
 8003122:	4a09      	ldr	r2, [pc, #36]	; (8003148 <FLASH_Program_Byte+0x40>)
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003128:	4b07      	ldr	r3, [pc, #28]	; (8003148 <FLASH_Program_Byte+0x40>)
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	4a06      	ldr	r2, [pc, #24]	; (8003148 <FLASH_Program_Byte+0x40>)
 800312e:	f043 0301 	orr.w	r3, r3, #1
 8003132:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	78fa      	ldrb	r2, [r7, #3]
 8003138:	701a      	strb	r2, [r3, #0]
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	40023c00 	.word	0x40023c00

0800314c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003150:	4b2f      	ldr	r3, [pc, #188]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	f003 0310 	and.w	r3, r3, #16
 8003158:	2b00      	cmp	r3, #0
 800315a:	d008      	beq.n	800316e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800315c:	4b2d      	ldr	r3, [pc, #180]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	f043 0310 	orr.w	r3, r3, #16
 8003164:	4a2b      	ldr	r2, [pc, #172]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 8003166:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003168:	4b29      	ldr	r3, [pc, #164]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 800316a:	2210      	movs	r2, #16
 800316c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800316e:	4b28      	ldr	r3, [pc, #160]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	f003 0320 	and.w	r3, r3, #32
 8003176:	2b00      	cmp	r3, #0
 8003178:	d008      	beq.n	800318c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800317a:	4b26      	ldr	r3, [pc, #152]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 800317c:	69db      	ldr	r3, [r3, #28]
 800317e:	f043 0308 	orr.w	r3, r3, #8
 8003182:	4a24      	ldr	r2, [pc, #144]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 8003184:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003186:	4b22      	ldr	r3, [pc, #136]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 8003188:	2220      	movs	r2, #32
 800318a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800318c:	4b20      	ldr	r3, [pc, #128]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003194:	2b00      	cmp	r3, #0
 8003196:	d008      	beq.n	80031aa <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003198:	4b1e      	ldr	r3, [pc, #120]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	f043 0304 	orr.w	r3, r3, #4
 80031a0:	4a1c      	ldr	r2, [pc, #112]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 80031a2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80031a4:	4b1a      	ldr	r3, [pc, #104]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 80031a6:	2240      	movs	r2, #64	; 0x40
 80031a8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80031aa:	4b19      	ldr	r3, [pc, #100]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d008      	beq.n	80031c8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80031b6:	4b17      	ldr	r3, [pc, #92]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 80031b8:	69db      	ldr	r3, [r3, #28]
 80031ba:	f043 0302 	orr.w	r3, r3, #2
 80031be:	4a15      	ldr	r2, [pc, #84]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 80031c0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80031c2:	4b13      	ldr	r3, [pc, #76]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 80031c4:	2280      	movs	r2, #128	; 0x80
 80031c6:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80031c8:	4b11      	ldr	r3, [pc, #68]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d009      	beq.n	80031e8 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80031d4:	4b0f      	ldr	r3, [pc, #60]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	4a0d      	ldr	r2, [pc, #52]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 80031de:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80031e0:	4b0b      	ldr	r3, [pc, #44]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 80031e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031e6:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80031e8:	4b09      	ldr	r3, [pc, #36]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d008      	beq.n	8003206 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80031f4:	4b07      	ldr	r3, [pc, #28]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 80031f6:	69db      	ldr	r3, [r3, #28]
 80031f8:	f043 0320 	orr.w	r3, r3, #32
 80031fc:	4a05      	ldr	r2, [pc, #20]	; (8003214 <FLASH_SetErrorCode+0xc8>)
 80031fe:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003200:	4b03      	ldr	r3, [pc, #12]	; (8003210 <FLASH_SetErrorCode+0xc4>)
 8003202:	2202      	movs	r2, #2
 8003204:	60da      	str	r2, [r3, #12]
  }
}
 8003206:	bf00      	nop
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	40023c00 	.word	0x40023c00
 8003214:	200004a0 	.word	0x200004a0

08003218 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8003226:	2300      	movs	r3, #0
 8003228:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800322a:	4b32      	ldr	r3, [pc, #200]	; (80032f4 <HAL_FLASHEx_Erase+0xdc>)
 800322c:	7e1b      	ldrb	r3, [r3, #24]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d101      	bne.n	8003236 <HAL_FLASHEx_Erase+0x1e>
 8003232:	2302      	movs	r3, #2
 8003234:	e05a      	b.n	80032ec <HAL_FLASHEx_Erase+0xd4>
 8003236:	4b2f      	ldr	r3, [pc, #188]	; (80032f4 <HAL_FLASHEx_Erase+0xdc>)
 8003238:	2201      	movs	r2, #1
 800323a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800323c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003240:	f7ff feaa 	bl	8002f98 <FLASH_WaitForLastOperation>
 8003244:	4603      	mov	r3, r0
 8003246:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003248:	7bfb      	ldrb	r3, [r7, #15]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d14a      	bne.n	80032e4 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	f04f 32ff 	mov.w	r2, #4294967295
 8003254:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d117      	bne.n	800328e <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	b2da      	uxtb	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	4619      	mov	r1, r3
 800326a:	4610      	mov	r0, r2
 800326c:	f000 f846 	bl	80032fc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003270:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003274:	f7ff fe90 	bl	8002f98 <FLASH_WaitForLastOperation>
 8003278:	4603      	mov	r3, r0
 800327a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800327c:	4b1e      	ldr	r3, [pc, #120]	; (80032f8 <HAL_FLASHEx_Erase+0xe0>)
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	4a1d      	ldr	r2, [pc, #116]	; (80032f8 <HAL_FLASHEx_Erase+0xe0>)
 8003282:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003286:	f023 0304 	bic.w	r3, r3, #4
 800328a:	6113      	str	r3, [r2, #16]
 800328c:	e028      	b.n	80032e0 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	60bb      	str	r3, [r7, #8]
 8003294:	e01c      	b.n	80032d0 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	b2db      	uxtb	r3, r3
 800329c:	4619      	mov	r1, r3
 800329e:	68b8      	ldr	r0, [r7, #8]
 80032a0:	f000 f866 	bl	8003370 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80032a4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80032a8:	f7ff fe76 	bl	8002f98 <FLASH_WaitForLastOperation>
 80032ac:	4603      	mov	r3, r0
 80032ae:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80032b0:	4b11      	ldr	r3, [pc, #68]	; (80032f8 <HAL_FLASHEx_Erase+0xe0>)
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	4a10      	ldr	r2, [pc, #64]	; (80032f8 <HAL_FLASHEx_Erase+0xe0>)
 80032b6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80032ba:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d003      	beq.n	80032ca <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68ba      	ldr	r2, [r7, #8]
 80032c6:	601a      	str	r2, [r3, #0]
          break;
 80032c8:	e00a      	b.n	80032e0 <HAL_FLASHEx_Erase+0xc8>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	3301      	adds	r3, #1
 80032ce:	60bb      	str	r3, [r7, #8]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68da      	ldr	r2, [r3, #12]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	4413      	add	r3, r2
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d3da      	bcc.n	8003296 <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80032e0:	f000 f894 	bl	800340c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80032e4:	4b03      	ldr	r3, [pc, #12]	; (80032f4 <HAL_FLASHEx_Erase+0xdc>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	761a      	strb	r2, [r3, #24]

  return status;
 80032ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	200004a0 	.word	0x200004a0
 80032f8:	40023c00 	.word	0x40023c00

080032fc <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	6039      	str	r1, [r7, #0]
 8003306:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003308:	4b18      	ldr	r3, [pc, #96]	; (800336c <FLASH_MassErase+0x70>)
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	4a17      	ldr	r2, [pc, #92]	; (800336c <FLASH_MassErase+0x70>)
 800330e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003312:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	2b03      	cmp	r3, #3
 8003318:	d108      	bne.n	800332c <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800331a:	4b14      	ldr	r3, [pc, #80]	; (800336c <FLASH_MassErase+0x70>)
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	4a13      	ldr	r2, [pc, #76]	; (800336c <FLASH_MassErase+0x70>)
 8003320:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003324:	f043 0304 	orr.w	r3, r3, #4
 8003328:	6113      	str	r3, [r2, #16]
 800332a:	e00f      	b.n	800334c <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d106      	bne.n	8003340 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8003332:	4b0e      	ldr	r3, [pc, #56]	; (800336c <FLASH_MassErase+0x70>)
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	4a0d      	ldr	r2, [pc, #52]	; (800336c <FLASH_MassErase+0x70>)
 8003338:	f043 0304 	orr.w	r3, r3, #4
 800333c:	6113      	str	r3, [r2, #16]
 800333e:	e005      	b.n	800334c <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8003340:	4b0a      	ldr	r3, [pc, #40]	; (800336c <FLASH_MassErase+0x70>)
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	4a09      	ldr	r2, [pc, #36]	; (800336c <FLASH_MassErase+0x70>)
 8003346:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800334a:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800334c:	4b07      	ldr	r3, [pc, #28]	; (800336c <FLASH_MassErase+0x70>)
 800334e:	691a      	ldr	r2, [r3, #16]
 8003350:	79fb      	ldrb	r3, [r7, #7]
 8003352:	021b      	lsls	r3, r3, #8
 8003354:	4313      	orrs	r3, r2
 8003356:	4a05      	ldr	r2, [pc, #20]	; (800336c <FLASH_MassErase+0x70>)
 8003358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800335c:	6113      	str	r3, [r2, #16]
}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	40023c00 	.word	0x40023c00

08003370 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	460b      	mov	r3, r1
 800337a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800337c:	2300      	movs	r3, #0
 800337e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003380:	78fb      	ldrb	r3, [r7, #3]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d102      	bne.n	800338c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003386:	2300      	movs	r3, #0
 8003388:	60fb      	str	r3, [r7, #12]
 800338a:	e010      	b.n	80033ae <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800338c:	78fb      	ldrb	r3, [r7, #3]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d103      	bne.n	800339a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003392:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003396:	60fb      	str	r3, [r7, #12]
 8003398:	e009      	b.n	80033ae <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800339a:	78fb      	ldrb	r3, [r7, #3]
 800339c:	2b02      	cmp	r3, #2
 800339e:	d103      	bne.n	80033a8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80033a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	e002      	b.n	80033ae <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80033a8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80033ac:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b0b      	cmp	r3, #11
 80033b2:	d902      	bls.n	80033ba <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3304      	adds	r3, #4
 80033b8:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80033ba:	4b13      	ldr	r3, [pc, #76]	; (8003408 <FLASH_Erase_Sector+0x98>)
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	4a12      	ldr	r2, [pc, #72]	; (8003408 <FLASH_Erase_Sector+0x98>)
 80033c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033c4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80033c6:	4b10      	ldr	r3, [pc, #64]	; (8003408 <FLASH_Erase_Sector+0x98>)
 80033c8:	691a      	ldr	r2, [r3, #16]
 80033ca:	490f      	ldr	r1, [pc, #60]	; (8003408 <FLASH_Erase_Sector+0x98>)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80033d2:	4b0d      	ldr	r3, [pc, #52]	; (8003408 <FLASH_Erase_Sector+0x98>)
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	4a0c      	ldr	r2, [pc, #48]	; (8003408 <FLASH_Erase_Sector+0x98>)
 80033d8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80033dc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80033de:	4b0a      	ldr	r3, [pc, #40]	; (8003408 <FLASH_Erase_Sector+0x98>)
 80033e0:	691a      	ldr	r2, [r3, #16]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	00db      	lsls	r3, r3, #3
 80033e6:	4313      	orrs	r3, r2
 80033e8:	4a07      	ldr	r2, [pc, #28]	; (8003408 <FLASH_Erase_Sector+0x98>)
 80033ea:	f043 0302 	orr.w	r3, r3, #2
 80033ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80033f0:	4b05      	ldr	r3, [pc, #20]	; (8003408 <FLASH_Erase_Sector+0x98>)
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	4a04      	ldr	r2, [pc, #16]	; (8003408 <FLASH_Erase_Sector+0x98>)
 80033f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033fa:	6113      	str	r3, [r2, #16]
}
 80033fc:	bf00      	nop
 80033fe:	3714      	adds	r7, #20
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	40023c00 	.word	0x40023c00

0800340c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003410:	4b20      	ldr	r3, [pc, #128]	; (8003494 <FLASH_FlushCaches+0x88>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003418:	2b00      	cmp	r3, #0
 800341a:	d017      	beq.n	800344c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800341c:	4b1d      	ldr	r3, [pc, #116]	; (8003494 <FLASH_FlushCaches+0x88>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a1c      	ldr	r2, [pc, #112]	; (8003494 <FLASH_FlushCaches+0x88>)
 8003422:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003426:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003428:	4b1a      	ldr	r3, [pc, #104]	; (8003494 <FLASH_FlushCaches+0x88>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a19      	ldr	r2, [pc, #100]	; (8003494 <FLASH_FlushCaches+0x88>)
 800342e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003432:	6013      	str	r3, [r2, #0]
 8003434:	4b17      	ldr	r3, [pc, #92]	; (8003494 <FLASH_FlushCaches+0x88>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a16      	ldr	r2, [pc, #88]	; (8003494 <FLASH_FlushCaches+0x88>)
 800343a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800343e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003440:	4b14      	ldr	r3, [pc, #80]	; (8003494 <FLASH_FlushCaches+0x88>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a13      	ldr	r2, [pc, #76]	; (8003494 <FLASH_FlushCaches+0x88>)
 8003446:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800344a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800344c:	4b11      	ldr	r3, [pc, #68]	; (8003494 <FLASH_FlushCaches+0x88>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003454:	2b00      	cmp	r3, #0
 8003456:	d017      	beq.n	8003488 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003458:	4b0e      	ldr	r3, [pc, #56]	; (8003494 <FLASH_FlushCaches+0x88>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a0d      	ldr	r2, [pc, #52]	; (8003494 <FLASH_FlushCaches+0x88>)
 800345e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003462:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003464:	4b0b      	ldr	r3, [pc, #44]	; (8003494 <FLASH_FlushCaches+0x88>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a0a      	ldr	r2, [pc, #40]	; (8003494 <FLASH_FlushCaches+0x88>)
 800346a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800346e:	6013      	str	r3, [r2, #0]
 8003470:	4b08      	ldr	r3, [pc, #32]	; (8003494 <FLASH_FlushCaches+0x88>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a07      	ldr	r2, [pc, #28]	; (8003494 <FLASH_FlushCaches+0x88>)
 8003476:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800347a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800347c:	4b05      	ldr	r3, [pc, #20]	; (8003494 <FLASH_FlushCaches+0x88>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a04      	ldr	r2, [pc, #16]	; (8003494 <FLASH_FlushCaches+0x88>)
 8003482:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003486:	6013      	str	r3, [r2, #0]
  }
}
 8003488:	bf00      	nop
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	40023c00 	.word	0x40023c00

08003498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003498:	b480      	push	{r7}
 800349a:	b089      	sub	sp, #36	; 0x24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034a6:	2300      	movs	r3, #0
 80034a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ae:	2300      	movs	r3, #0
 80034b0:	61fb      	str	r3, [r7, #28]
 80034b2:	e177      	b.n	80037a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034b4:	2201      	movs	r2, #1
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	4013      	ands	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	f040 8166 	bne.w	800379e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d005      	beq.n	80034ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d130      	bne.n	800354c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	2203      	movs	r2, #3
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	43db      	mvns	r3, r3
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	4013      	ands	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4313      	orrs	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003520:	2201      	movs	r2, #1
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4013      	ands	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 0201 	and.w	r2, r3, #1
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4313      	orrs	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 0303 	and.w	r3, r3, #3
 8003554:	2b03      	cmp	r3, #3
 8003556:	d017      	beq.n	8003588 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	2203      	movs	r2, #3
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4313      	orrs	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 0303 	and.w	r3, r3, #3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d123      	bne.n	80035dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	08da      	lsrs	r2, r3, #3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3208      	adds	r2, #8
 800359c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	220f      	movs	r2, #15
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	691a      	ldr	r2, [r3, #16]
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	08da      	lsrs	r2, r3, #3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3208      	adds	r2, #8
 80035d6:	69b9      	ldr	r1, [r7, #24]
 80035d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	2203      	movs	r2, #3
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	43db      	mvns	r3, r3
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	4013      	ands	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 0203 	and.w	r2, r3, #3
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4313      	orrs	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 80c0 	beq.w	800379e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800361e:	2300      	movs	r3, #0
 8003620:	60fb      	str	r3, [r7, #12]
 8003622:	4b66      	ldr	r3, [pc, #408]	; (80037bc <HAL_GPIO_Init+0x324>)
 8003624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003626:	4a65      	ldr	r2, [pc, #404]	; (80037bc <HAL_GPIO_Init+0x324>)
 8003628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800362c:	6453      	str	r3, [r2, #68]	; 0x44
 800362e:	4b63      	ldr	r3, [pc, #396]	; (80037bc <HAL_GPIO_Init+0x324>)
 8003630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800363a:	4a61      	ldr	r2, [pc, #388]	; (80037c0 <HAL_GPIO_Init+0x328>)
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	089b      	lsrs	r3, r3, #2
 8003640:	3302      	adds	r3, #2
 8003642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003646:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	220f      	movs	r2, #15
 8003652:	fa02 f303 	lsl.w	r3, r2, r3
 8003656:	43db      	mvns	r3, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	4013      	ands	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a58      	ldr	r2, [pc, #352]	; (80037c4 <HAL_GPIO_Init+0x32c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d037      	beq.n	80036d6 <HAL_GPIO_Init+0x23e>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a57      	ldr	r2, [pc, #348]	; (80037c8 <HAL_GPIO_Init+0x330>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d031      	beq.n	80036d2 <HAL_GPIO_Init+0x23a>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a56      	ldr	r2, [pc, #344]	; (80037cc <HAL_GPIO_Init+0x334>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d02b      	beq.n	80036ce <HAL_GPIO_Init+0x236>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a55      	ldr	r2, [pc, #340]	; (80037d0 <HAL_GPIO_Init+0x338>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d025      	beq.n	80036ca <HAL_GPIO_Init+0x232>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a54      	ldr	r2, [pc, #336]	; (80037d4 <HAL_GPIO_Init+0x33c>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d01f      	beq.n	80036c6 <HAL_GPIO_Init+0x22e>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a53      	ldr	r2, [pc, #332]	; (80037d8 <HAL_GPIO_Init+0x340>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d019      	beq.n	80036c2 <HAL_GPIO_Init+0x22a>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a52      	ldr	r2, [pc, #328]	; (80037dc <HAL_GPIO_Init+0x344>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d013      	beq.n	80036be <HAL_GPIO_Init+0x226>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a51      	ldr	r2, [pc, #324]	; (80037e0 <HAL_GPIO_Init+0x348>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d00d      	beq.n	80036ba <HAL_GPIO_Init+0x222>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a50      	ldr	r2, [pc, #320]	; (80037e4 <HAL_GPIO_Init+0x34c>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d007      	beq.n	80036b6 <HAL_GPIO_Init+0x21e>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a4f      	ldr	r2, [pc, #316]	; (80037e8 <HAL_GPIO_Init+0x350>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d101      	bne.n	80036b2 <HAL_GPIO_Init+0x21a>
 80036ae:	2309      	movs	r3, #9
 80036b0:	e012      	b.n	80036d8 <HAL_GPIO_Init+0x240>
 80036b2:	230a      	movs	r3, #10
 80036b4:	e010      	b.n	80036d8 <HAL_GPIO_Init+0x240>
 80036b6:	2308      	movs	r3, #8
 80036b8:	e00e      	b.n	80036d8 <HAL_GPIO_Init+0x240>
 80036ba:	2307      	movs	r3, #7
 80036bc:	e00c      	b.n	80036d8 <HAL_GPIO_Init+0x240>
 80036be:	2306      	movs	r3, #6
 80036c0:	e00a      	b.n	80036d8 <HAL_GPIO_Init+0x240>
 80036c2:	2305      	movs	r3, #5
 80036c4:	e008      	b.n	80036d8 <HAL_GPIO_Init+0x240>
 80036c6:	2304      	movs	r3, #4
 80036c8:	e006      	b.n	80036d8 <HAL_GPIO_Init+0x240>
 80036ca:	2303      	movs	r3, #3
 80036cc:	e004      	b.n	80036d8 <HAL_GPIO_Init+0x240>
 80036ce:	2302      	movs	r3, #2
 80036d0:	e002      	b.n	80036d8 <HAL_GPIO_Init+0x240>
 80036d2:	2301      	movs	r3, #1
 80036d4:	e000      	b.n	80036d8 <HAL_GPIO_Init+0x240>
 80036d6:	2300      	movs	r3, #0
 80036d8:	69fa      	ldr	r2, [r7, #28]
 80036da:	f002 0203 	and.w	r2, r2, #3
 80036de:	0092      	lsls	r2, r2, #2
 80036e0:	4093      	lsls	r3, r2
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036e8:	4935      	ldr	r1, [pc, #212]	; (80037c0 <HAL_GPIO_Init+0x328>)
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	089b      	lsrs	r3, r3, #2
 80036ee:	3302      	adds	r3, #2
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036f6:	4b3d      	ldr	r3, [pc, #244]	; (80037ec <HAL_GPIO_Init+0x354>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	43db      	mvns	r3, r3
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	4013      	ands	r3, r2
 8003704:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	4313      	orrs	r3, r2
 8003718:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800371a:	4a34      	ldr	r2, [pc, #208]	; (80037ec <HAL_GPIO_Init+0x354>)
 800371c:	69bb      	ldr	r3, [r7, #24]
 800371e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003720:	4b32      	ldr	r3, [pc, #200]	; (80037ec <HAL_GPIO_Init+0x354>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	43db      	mvns	r3, r3
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	4013      	ands	r3, r2
 800372e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	4313      	orrs	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003744:	4a29      	ldr	r2, [pc, #164]	; (80037ec <HAL_GPIO_Init+0x354>)
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800374a:	4b28      	ldr	r3, [pc, #160]	; (80037ec <HAL_GPIO_Init+0x354>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	43db      	mvns	r3, r3
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	4013      	ands	r3, r2
 8003758:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d003      	beq.n	800376e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800376e:	4a1f      	ldr	r2, [pc, #124]	; (80037ec <HAL_GPIO_Init+0x354>)
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003774:	4b1d      	ldr	r3, [pc, #116]	; (80037ec <HAL_GPIO_Init+0x354>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	43db      	mvns	r3, r3
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	4013      	ands	r3, r2
 8003782:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d003      	beq.n	8003798 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	4313      	orrs	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003798:	4a14      	ldr	r2, [pc, #80]	; (80037ec <HAL_GPIO_Init+0x354>)
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	3301      	adds	r3, #1
 80037a2:	61fb      	str	r3, [r7, #28]
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	2b0f      	cmp	r3, #15
 80037a8:	f67f ae84 	bls.w	80034b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037ac:	bf00      	nop
 80037ae:	bf00      	nop
 80037b0:	3724      	adds	r7, #36	; 0x24
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40023800 	.word	0x40023800
 80037c0:	40013800 	.word	0x40013800
 80037c4:	40020000 	.word	0x40020000
 80037c8:	40020400 	.word	0x40020400
 80037cc:	40020800 	.word	0x40020800
 80037d0:	40020c00 	.word	0x40020c00
 80037d4:	40021000 	.word	0x40021000
 80037d8:	40021400 	.word	0x40021400
 80037dc:	40021800 	.word	0x40021800
 80037e0:	40021c00 	.word	0x40021c00
 80037e4:	40022000 	.word	0x40022000
 80037e8:	40022400 	.word	0x40022400
 80037ec:	40013c00 	.word	0x40013c00

080037f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	460b      	mov	r3, r1
 80037fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	691a      	ldr	r2, [r3, #16]
 8003800:	887b      	ldrh	r3, [r7, #2]
 8003802:	4013      	ands	r3, r2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d002      	beq.n	800380e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003808:	2301      	movs	r3, #1
 800380a:	73fb      	strb	r3, [r7, #15]
 800380c:	e001      	b.n	8003812 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800380e:	2300      	movs	r3, #0
 8003810:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003812:	7bfb      	ldrb	r3, [r7, #15]
}
 8003814:	4618      	mov	r0, r3
 8003816:	3714      	adds	r7, #20
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	460b      	mov	r3, r1
 800382a:	807b      	strh	r3, [r7, #2]
 800382c:	4613      	mov	r3, r2
 800382e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003830:	787b      	ldrb	r3, [r7, #1]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003836:	887a      	ldrh	r2, [r7, #2]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800383c:	e003      	b.n	8003846 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800383e:	887b      	ldrh	r3, [r7, #2]
 8003840:	041a      	lsls	r2, r3, #16
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	619a      	str	r2, [r3, #24]
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
	...

08003854 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	4603      	mov	r3, r0
 800385c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800385e:	4b08      	ldr	r3, [pc, #32]	; (8003880 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003860:	695a      	ldr	r2, [r3, #20]
 8003862:	88fb      	ldrh	r3, [r7, #6]
 8003864:	4013      	ands	r3, r2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d006      	beq.n	8003878 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800386a:	4a05      	ldr	r2, [pc, #20]	; (8003880 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800386c:	88fb      	ldrh	r3, [r7, #6]
 800386e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003870:	88fb      	ldrh	r3, [r7, #6]
 8003872:	4618      	mov	r0, r3
 8003874:	f7fd fb1a 	bl	8000eac <HAL_GPIO_EXTI_Callback>
  }
}
 8003878:	bf00      	nop
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40013c00 	.word	0x40013c00

08003884 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d101      	bne.n	8003896 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e12b      	b.n	8003aee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d106      	bne.n	80038b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7fc ffc0 	bl	8000830 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2224      	movs	r2, #36	; 0x24
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 0201 	bic.w	r2, r2, #1
 80038c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038e8:	f001 fa40 	bl	8004d6c <HAL_RCC_GetPCLK1Freq>
 80038ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	4a81      	ldr	r2, [pc, #516]	; (8003af8 <HAL_I2C_Init+0x274>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d807      	bhi.n	8003908 <HAL_I2C_Init+0x84>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	4a80      	ldr	r2, [pc, #512]	; (8003afc <HAL_I2C_Init+0x278>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	bf94      	ite	ls
 8003900:	2301      	movls	r3, #1
 8003902:	2300      	movhi	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	e006      	b.n	8003916 <HAL_I2C_Init+0x92>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4a7d      	ldr	r2, [pc, #500]	; (8003b00 <HAL_I2C_Init+0x27c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	bf94      	ite	ls
 8003910:	2301      	movls	r3, #1
 8003912:	2300      	movhi	r3, #0
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e0e7      	b.n	8003aee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	4a78      	ldr	r2, [pc, #480]	; (8003b04 <HAL_I2C_Init+0x280>)
 8003922:	fba2 2303 	umull	r2, r3, r2, r3
 8003926:	0c9b      	lsrs	r3, r3, #18
 8003928:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	430a      	orrs	r2, r1
 800393c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	4a6a      	ldr	r2, [pc, #424]	; (8003af8 <HAL_I2C_Init+0x274>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d802      	bhi.n	8003958 <HAL_I2C_Init+0xd4>
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	3301      	adds	r3, #1
 8003956:	e009      	b.n	800396c <HAL_I2C_Init+0xe8>
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800395e:	fb02 f303 	mul.w	r3, r2, r3
 8003962:	4a69      	ldr	r2, [pc, #420]	; (8003b08 <HAL_I2C_Init+0x284>)
 8003964:	fba2 2303 	umull	r2, r3, r2, r3
 8003968:	099b      	lsrs	r3, r3, #6
 800396a:	3301      	adds	r3, #1
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	6812      	ldr	r2, [r2, #0]
 8003970:	430b      	orrs	r3, r1
 8003972:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800397e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	495c      	ldr	r1, [pc, #368]	; (8003af8 <HAL_I2C_Init+0x274>)
 8003988:	428b      	cmp	r3, r1
 800398a:	d819      	bhi.n	80039c0 <HAL_I2C_Init+0x13c>
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	1e59      	subs	r1, r3, #1
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	fbb1 f3f3 	udiv	r3, r1, r3
 800399a:	1c59      	adds	r1, r3, #1
 800399c:	f640 73fc 	movw	r3, #4092	; 0xffc
 80039a0:	400b      	ands	r3, r1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00a      	beq.n	80039bc <HAL_I2C_Init+0x138>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	1e59      	subs	r1, r3, #1
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80039b4:	3301      	adds	r3, #1
 80039b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039ba:	e051      	b.n	8003a60 <HAL_I2C_Init+0x1dc>
 80039bc:	2304      	movs	r3, #4
 80039be:	e04f      	b.n	8003a60 <HAL_I2C_Init+0x1dc>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d111      	bne.n	80039ec <HAL_I2C_Init+0x168>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	1e58      	subs	r0, r3, #1
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6859      	ldr	r1, [r3, #4]
 80039d0:	460b      	mov	r3, r1
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	440b      	add	r3, r1
 80039d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039da:	3301      	adds	r3, #1
 80039dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	bf0c      	ite	eq
 80039e4:	2301      	moveq	r3, #1
 80039e6:	2300      	movne	r3, #0
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	e012      	b.n	8003a12 <HAL_I2C_Init+0x18e>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	1e58      	subs	r0, r3, #1
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6859      	ldr	r1, [r3, #4]
 80039f4:	460b      	mov	r3, r1
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	0099      	lsls	r1, r3, #2
 80039fc:	440b      	add	r3, r1
 80039fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a02:	3301      	adds	r3, #1
 8003a04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	bf0c      	ite	eq
 8003a0c:	2301      	moveq	r3, #1
 8003a0e:	2300      	movne	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <HAL_I2C_Init+0x196>
 8003a16:	2301      	movs	r3, #1
 8003a18:	e022      	b.n	8003a60 <HAL_I2C_Init+0x1dc>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10e      	bne.n	8003a40 <HAL_I2C_Init+0x1bc>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	1e58      	subs	r0, r3, #1
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6859      	ldr	r1, [r3, #4]
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	440b      	add	r3, r1
 8003a30:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a34:	3301      	adds	r3, #1
 8003a36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a3e:	e00f      	b.n	8003a60 <HAL_I2C_Init+0x1dc>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	1e58      	subs	r0, r3, #1
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6859      	ldr	r1, [r3, #4]
 8003a48:	460b      	mov	r3, r1
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	0099      	lsls	r1, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a56:	3301      	adds	r3, #1
 8003a58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	6809      	ldr	r1, [r1, #0]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69da      	ldr	r2, [r3, #28]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	430a      	orrs	r2, r1
 8003a82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a8e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6911      	ldr	r1, [r2, #16]
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	68d2      	ldr	r2, [r2, #12]
 8003a9a:	4311      	orrs	r1, r2
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	6812      	ldr	r2, [r2, #0]
 8003aa0:	430b      	orrs	r3, r1
 8003aa2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	695a      	ldr	r2, [r3, #20]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0201 	orr.w	r2, r2, #1
 8003ace:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2220      	movs	r2, #32
 8003ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	000186a0 	.word	0x000186a0
 8003afc:	001e847f 	.word	0x001e847f
 8003b00:	003d08ff 	.word	0x003d08ff
 8003b04:	431bde83 	.word	0x431bde83
 8003b08:	10624dd3 	.word	0x10624dd3

08003b0c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b088      	sub	sp, #32
 8003b10:	af02      	add	r7, sp, #8
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	607a      	str	r2, [r7, #4]
 8003b16:	461a      	mov	r2, r3
 8003b18:	460b      	mov	r3, r1
 8003b1a:	817b      	strh	r3, [r7, #10]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b20:	f7fe fc8e 	bl	8002440 <HAL_GetTick>
 8003b24:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b20      	cmp	r3, #32
 8003b30:	f040 80e0 	bne.w	8003cf4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	2319      	movs	r3, #25
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	4970      	ldr	r1, [pc, #448]	; (8003d00 <HAL_I2C_Master_Transmit+0x1f4>)
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 fa92 	bl	8004068 <I2C_WaitOnFlagUntilTimeout>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	e0d3      	b.n	8003cf6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d101      	bne.n	8003b5c <HAL_I2C_Master_Transmit+0x50>
 8003b58:	2302      	movs	r3, #2
 8003b5a:	e0cc      	b.n	8003cf6 <HAL_I2C_Master_Transmit+0x1ea>
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d007      	beq.n	8003b82 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f042 0201 	orr.w	r2, r2, #1
 8003b80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2221      	movs	r2, #33	; 0x21
 8003b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2210      	movs	r2, #16
 8003b9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	893a      	ldrh	r2, [r7, #8]
 8003bb2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb8:	b29a      	uxth	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	4a50      	ldr	r2, [pc, #320]	; (8003d04 <HAL_I2C_Master_Transmit+0x1f8>)
 8003bc2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003bc4:	8979      	ldrh	r1, [r7, #10]
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	6a3a      	ldr	r2, [r7, #32]
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 f9ca 	bl	8003f64 <I2C_MasterRequestWrite>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e08d      	b.n	8003cf6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bda:	2300      	movs	r3, #0
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	613b      	str	r3, [r7, #16]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	613b      	str	r3, [r7, #16]
 8003bee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003bf0:	e066      	b.n	8003cc0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	6a39      	ldr	r1, [r7, #32]
 8003bf6:	68f8      	ldr	r0, [r7, #12]
 8003bf8:	f000 fb0c 	bl	8004214 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00d      	beq.n	8003c1e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	2b04      	cmp	r3, #4
 8003c08:	d107      	bne.n	8003c1a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e06b      	b.n	8003cf6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	781a      	ldrb	r2, [r3, #0]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2e:	1c5a      	adds	r2, r3, #1
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c46:	3b01      	subs	r3, #1
 8003c48:	b29a      	uxth	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	695b      	ldr	r3, [r3, #20]
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b04      	cmp	r3, #4
 8003c5a:	d11b      	bne.n	8003c94 <HAL_I2C_Master_Transmit+0x188>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d017      	beq.n	8003c94 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c68:	781a      	ldrb	r2, [r3, #0]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c74:	1c5a      	adds	r2, r3, #1
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	3b01      	subs	r3, #1
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c94:	697a      	ldr	r2, [r7, #20]
 8003c96:	6a39      	ldr	r1, [r7, #32]
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 fafc 	bl	8004296 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00d      	beq.n	8003cc0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca8:	2b04      	cmp	r3, #4
 8003caa:	d107      	bne.n	8003cbc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e01a      	b.n	8003cf6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d194      	bne.n	8003bf2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	e000      	b.n	8003cf6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003cf4:	2302      	movs	r3, #2
  }
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3718      	adds	r7, #24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	00100002 	.word	0x00100002
 8003d04:	ffff0000 	.word	0xffff0000

08003d08 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b08a      	sub	sp, #40	; 0x28
 8003d0c:	af02      	add	r7, sp, #8
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	607a      	str	r2, [r7, #4]
 8003d12:	603b      	str	r3, [r7, #0]
 8003d14:	460b      	mov	r3, r1
 8003d16:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003d18:	f7fe fb92 	bl	8002440 <HAL_GetTick>
 8003d1c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	2b20      	cmp	r3, #32
 8003d2c:	f040 8111 	bne.w	8003f52 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	2319      	movs	r3, #25
 8003d36:	2201      	movs	r2, #1
 8003d38:	4988      	ldr	r1, [pc, #544]	; (8003f5c <HAL_I2C_IsDeviceReady+0x254>)
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f994 	bl	8004068 <I2C_WaitOnFlagUntilTimeout>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003d46:	2302      	movs	r3, #2
 8003d48:	e104      	b.n	8003f54 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d101      	bne.n	8003d58 <HAL_I2C_IsDeviceReady+0x50>
 8003d54:	2302      	movs	r3, #2
 8003d56:	e0fd      	b.n	8003f54 <HAL_I2C_IsDeviceReady+0x24c>
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d007      	beq.n	8003d7e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f042 0201 	orr.w	r2, r2, #1
 8003d7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d8c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2224      	movs	r2, #36	; 0x24
 8003d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	4a70      	ldr	r2, [pc, #448]	; (8003f60 <HAL_I2C_IsDeviceReady+0x258>)
 8003da0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003db0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f000 f952 	bl	8004068 <I2C_WaitOnFlagUntilTimeout>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00d      	beq.n	8003de6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dd8:	d103      	bne.n	8003de2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003de0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e0b6      	b.n	8003f54 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003de6:	897b      	ldrh	r3, [r7, #10]
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	461a      	mov	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003df4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003df6:	f7fe fb23 	bl	8002440 <HAL_GetTick>
 8003dfa:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	bf0c      	ite	eq
 8003e0a:	2301      	moveq	r3, #1
 8003e0c:	2300      	movne	r3, #0
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e20:	bf0c      	ite	eq
 8003e22:	2301      	moveq	r3, #1
 8003e24:	2300      	movne	r3, #0
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003e2a:	e025      	b.n	8003e78 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003e2c:	f7fe fb08 	bl	8002440 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	683a      	ldr	r2, [r7, #0]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d302      	bcc.n	8003e42 <HAL_I2C_IsDeviceReady+0x13a>
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d103      	bne.n	8003e4a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	22a0      	movs	r2, #160	; 0xa0
 8003e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	695b      	ldr	r3, [r3, #20]
 8003e50:	f003 0302 	and.w	r3, r3, #2
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	bf0c      	ite	eq
 8003e58:	2301      	moveq	r3, #1
 8003e5a:	2300      	movne	r3, #0
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e6e:	bf0c      	ite	eq
 8003e70:	2301      	moveq	r3, #1
 8003e72:	2300      	movne	r3, #0
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2ba0      	cmp	r3, #160	; 0xa0
 8003e82:	d005      	beq.n	8003e90 <HAL_I2C_IsDeviceReady+0x188>
 8003e84:	7dfb      	ldrb	r3, [r7, #23]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d102      	bne.n	8003e90 <HAL_I2C_IsDeviceReady+0x188>
 8003e8a:	7dbb      	ldrb	r3, [r7, #22]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d0cd      	beq.n	8003e2c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2220      	movs	r2, #32
 8003e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d129      	bne.n	8003efa <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eb4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	613b      	str	r3, [r7, #16]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	695b      	ldr	r3, [r3, #20]
 8003ec0:	613b      	str	r3, [r7, #16]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	613b      	str	r3, [r7, #16]
 8003eca:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	9300      	str	r3, [sp, #0]
 8003ed0:	2319      	movs	r3, #25
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	4921      	ldr	r1, [pc, #132]	; (8003f5c <HAL_I2C_IsDeviceReady+0x254>)
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 f8c6 	bl	8004068 <I2C_WaitOnFlagUntilTimeout>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e036      	b.n	8003f54 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2220      	movs	r2, #32
 8003eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	e02c      	b.n	8003f54 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f08:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f12:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	9300      	str	r3, [sp, #0]
 8003f18:	2319      	movs	r3, #25
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	490f      	ldr	r1, [pc, #60]	; (8003f5c <HAL_I2C_IsDeviceReady+0x254>)
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	f000 f8a2 	bl	8004068 <I2C_WaitOnFlagUntilTimeout>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e012      	b.n	8003f54 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	3301      	adds	r3, #1
 8003f32:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	f4ff af32 	bcc.w	8003da2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2220      	movs	r2, #32
 8003f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e000      	b.n	8003f54 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003f52:	2302      	movs	r3, #2
  }
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3720      	adds	r7, #32
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	00100002 	.word	0x00100002
 8003f60:	ffff0000 	.word	0xffff0000

08003f64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b088      	sub	sp, #32
 8003f68:	af02      	add	r7, sp, #8
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	607a      	str	r2, [r7, #4]
 8003f6e:	603b      	str	r3, [r7, #0]
 8003f70:	460b      	mov	r3, r1
 8003f72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	2b08      	cmp	r3, #8
 8003f7e:	d006      	beq.n	8003f8e <I2C_MasterRequestWrite+0x2a>
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d003      	beq.n	8003f8e <I2C_MasterRequestWrite+0x2a>
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f8c:	d108      	bne.n	8003fa0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	e00b      	b.n	8003fb8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa4:	2b12      	cmp	r3, #18
 8003fa6:	d107      	bne.n	8003fb8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fb6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003fc4:	68f8      	ldr	r0, [r7, #12]
 8003fc6:	f000 f84f 	bl	8004068 <I2C_WaitOnFlagUntilTimeout>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00d      	beq.n	8003fec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fde:	d103      	bne.n	8003fe8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fe6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e035      	b.n	8004058 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ff4:	d108      	bne.n	8004008 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ff6:	897b      	ldrh	r3, [r7, #10]
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004004:	611a      	str	r2, [r3, #16]
 8004006:	e01b      	b.n	8004040 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004008:	897b      	ldrh	r3, [r7, #10]
 800400a:	11db      	asrs	r3, r3, #7
 800400c:	b2db      	uxtb	r3, r3
 800400e:	f003 0306 	and.w	r3, r3, #6
 8004012:	b2db      	uxtb	r3, r3
 8004014:	f063 030f 	orn	r3, r3, #15
 8004018:	b2da      	uxtb	r2, r3
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	490e      	ldr	r1, [pc, #56]	; (8004060 <I2C_MasterRequestWrite+0xfc>)
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 f875 	bl	8004116 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d001      	beq.n	8004036 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e010      	b.n	8004058 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004036:	897b      	ldrh	r3, [r7, #10]
 8004038:	b2da      	uxtb	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	4907      	ldr	r1, [pc, #28]	; (8004064 <I2C_MasterRequestWrite+0x100>)
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 f865 	bl	8004116 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	00010008 	.word	0x00010008
 8004064:	00010002 	.word	0x00010002

08004068 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	603b      	str	r3, [r7, #0]
 8004074:	4613      	mov	r3, r2
 8004076:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004078:	e025      	b.n	80040c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004080:	d021      	beq.n	80040c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004082:	f7fe f9dd 	bl	8002440 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	d302      	bcc.n	8004098 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d116      	bne.n	80040c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2220      	movs	r2, #32
 80040a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b2:	f043 0220 	orr.w	r2, r3, #32
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e023      	b.n	800410e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	0c1b      	lsrs	r3, r3, #16
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d10d      	bne.n	80040ec <I2C_WaitOnFlagUntilTimeout+0x84>
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	43da      	mvns	r2, r3
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	4013      	ands	r3, r2
 80040dc:	b29b      	uxth	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	bf0c      	ite	eq
 80040e2:	2301      	moveq	r3, #1
 80040e4:	2300      	movne	r3, #0
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	461a      	mov	r2, r3
 80040ea:	e00c      	b.n	8004106 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	43da      	mvns	r2, r3
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	4013      	ands	r3, r2
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	bf0c      	ite	eq
 80040fe:	2301      	moveq	r3, #1
 8004100:	2300      	movne	r3, #0
 8004102:	b2db      	uxtb	r3, r3
 8004104:	461a      	mov	r2, r3
 8004106:	79fb      	ldrb	r3, [r7, #7]
 8004108:	429a      	cmp	r2, r3
 800410a:	d0b6      	beq.n	800407a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b084      	sub	sp, #16
 800411a:	af00      	add	r7, sp, #0
 800411c:	60f8      	str	r0, [r7, #12]
 800411e:	60b9      	str	r1, [r7, #8]
 8004120:	607a      	str	r2, [r7, #4]
 8004122:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004124:	e051      	b.n	80041ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004130:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004134:	d123      	bne.n	800417e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004144:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800414e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2220      	movs	r2, #32
 800415a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416a:	f043 0204 	orr.w	r2, r3, #4
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e046      	b.n	800420c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004184:	d021      	beq.n	80041ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004186:	f7fe f95b 	bl	8002440 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	429a      	cmp	r2, r3
 8004194:	d302      	bcc.n	800419c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d116      	bne.n	80041ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2220      	movs	r2, #32
 80041a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b6:	f043 0220 	orr.w	r2, r3, #32
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e020      	b.n	800420c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	0c1b      	lsrs	r3, r3, #16
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d10c      	bne.n	80041ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	695b      	ldr	r3, [r3, #20]
 80041da:	43da      	mvns	r2, r3
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	4013      	ands	r3, r2
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	bf14      	ite	ne
 80041e6:	2301      	movne	r3, #1
 80041e8:	2300      	moveq	r3, #0
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	e00b      	b.n	8004206 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	43da      	mvns	r2, r3
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	4013      	ands	r3, r2
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	bf14      	ite	ne
 8004200:	2301      	movne	r3, #1
 8004202:	2300      	moveq	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d18d      	bne.n	8004126 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004220:	e02d      	b.n	800427e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004222:	68f8      	ldr	r0, [r7, #12]
 8004224:	f000 f878 	bl	8004318 <I2C_IsAcknowledgeFailed>
 8004228:	4603      	mov	r3, r0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d001      	beq.n	8004232 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e02d      	b.n	800428e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004238:	d021      	beq.n	800427e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800423a:	f7fe f901 	bl	8002440 <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	68ba      	ldr	r2, [r7, #8]
 8004246:	429a      	cmp	r2, r3
 8004248:	d302      	bcc.n	8004250 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d116      	bne.n	800427e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2220      	movs	r2, #32
 800425a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426a:	f043 0220 	orr.w	r2, r3, #32
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e007      	b.n	800428e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004288:	2b80      	cmp	r3, #128	; 0x80
 800428a:	d1ca      	bne.n	8004222 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}

08004296 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004296:	b580      	push	{r7, lr}
 8004298:	b084      	sub	sp, #16
 800429a:	af00      	add	r7, sp, #0
 800429c:	60f8      	str	r0, [r7, #12]
 800429e:	60b9      	str	r1, [r7, #8]
 80042a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042a2:	e02d      	b.n	8004300 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042a4:	68f8      	ldr	r0, [r7, #12]
 80042a6:	f000 f837 	bl	8004318 <I2C_IsAcknowledgeFailed>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d001      	beq.n	80042b4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e02d      	b.n	8004310 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ba:	d021      	beq.n	8004300 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042bc:	f7fe f8c0 	bl	8002440 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d302      	bcc.n	80042d2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d116      	bne.n	8004300 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2220      	movs	r2, #32
 80042dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ec:	f043 0220 	orr.w	r2, r3, #32
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e007      	b.n	8004310 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	f003 0304 	and.w	r3, r3, #4
 800430a:	2b04      	cmp	r3, #4
 800430c:	d1ca      	bne.n	80042a4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3710      	adds	r7, #16
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800432a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800432e:	d11b      	bne.n	8004368 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004338:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2220      	movs	r2, #32
 8004344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004354:	f043 0204 	orr.w	r2, r3, #4
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e000      	b.n	800436a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004376:	b480      	push	{r7}
 8004378:	b083      	sub	sp, #12
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
 800437e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004386:	b2db      	uxtb	r3, r3
 8004388:	2b20      	cmp	r3, #32
 800438a:	d129      	bne.n	80043e0 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2224      	movs	r2, #36	; 0x24
 8004390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f022 0201 	bic.w	r2, r2, #1
 80043a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f022 0210 	bic.w	r2, r2, #16
 80043b2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f042 0201 	orr.w	r2, r2, #1
 80043d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2220      	movs	r2, #32
 80043d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80043dc:	2300      	movs	r3, #0
 80043de:	e000      	b.n	80043e2 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80043e0:	2302      	movs	r3, #2
  }
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	370c      	adds	r7, #12
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr

080043ee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b085      	sub	sp, #20
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	6078      	str	r0, [r7, #4]
 80043f6:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80043f8:	2300      	movs	r3, #0
 80043fa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b20      	cmp	r3, #32
 8004406:	d12a      	bne.n	800445e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2224      	movs	r2, #36	; 0x24
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f022 0201 	bic.w	r2, r2, #1
 800441e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004426:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004428:	89fb      	ldrh	r3, [r7, #14]
 800442a:	f023 030f 	bic.w	r3, r3, #15
 800442e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	b29a      	uxth	r2, r3
 8004434:	89fb      	ldrh	r3, [r7, #14]
 8004436:	4313      	orrs	r3, r2
 8004438:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	89fa      	ldrh	r2, [r7, #14]
 8004440:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f042 0201 	orr.w	r2, r2, #1
 8004450:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2220      	movs	r2, #32
 8004456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800445a:	2300      	movs	r3, #0
 800445c:	e000      	b.n	8004460 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800445e:	2302      	movs	r3, #2
  }
}
 8004460:	4618      	mov	r0, r3
 8004462:	3714      	adds	r7, #20
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004472:	2300      	movs	r3, #0
 8004474:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004476:	2300      	movs	r3, #0
 8004478:	603b      	str	r3, [r7, #0]
 800447a:	4b20      	ldr	r3, [pc, #128]	; (80044fc <HAL_PWREx_EnableOverDrive+0x90>)
 800447c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447e:	4a1f      	ldr	r2, [pc, #124]	; (80044fc <HAL_PWREx_EnableOverDrive+0x90>)
 8004480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004484:	6413      	str	r3, [r2, #64]	; 0x40
 8004486:	4b1d      	ldr	r3, [pc, #116]	; (80044fc <HAL_PWREx_EnableOverDrive+0x90>)
 8004488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800448e:	603b      	str	r3, [r7, #0]
 8004490:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004492:	4b1b      	ldr	r3, [pc, #108]	; (8004500 <HAL_PWREx_EnableOverDrive+0x94>)
 8004494:	2201      	movs	r2, #1
 8004496:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004498:	f7fd ffd2 	bl	8002440 <HAL_GetTick>
 800449c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800449e:	e009      	b.n	80044b4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80044a0:	f7fd ffce 	bl	8002440 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044ae:	d901      	bls.n	80044b4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e01f      	b.n	80044f4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80044b4:	4b13      	ldr	r3, [pc, #76]	; (8004504 <HAL_PWREx_EnableOverDrive+0x98>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044c0:	d1ee      	bne.n	80044a0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80044c2:	4b11      	ldr	r3, [pc, #68]	; (8004508 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044c4:	2201      	movs	r2, #1
 80044c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044c8:	f7fd ffba 	bl	8002440 <HAL_GetTick>
 80044cc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044ce:	e009      	b.n	80044e4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80044d0:	f7fd ffb6 	bl	8002440 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044de:	d901      	bls.n	80044e4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e007      	b.n	80044f4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044e4:	4b07      	ldr	r3, [pc, #28]	; (8004504 <HAL_PWREx_EnableOverDrive+0x98>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80044f0:	d1ee      	bne.n	80044d0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3708      	adds	r7, #8
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40023800 	.word	0x40023800
 8004500:	420e0040 	.word	0x420e0040
 8004504:	40007000 	.word	0x40007000
 8004508:	420e0044 	.word	0x420e0044

0800450c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e267      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b00      	cmp	r3, #0
 8004528:	d075      	beq.n	8004616 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800452a:	4b88      	ldr	r3, [pc, #544]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 030c 	and.w	r3, r3, #12
 8004532:	2b04      	cmp	r3, #4
 8004534:	d00c      	beq.n	8004550 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004536:	4b85      	ldr	r3, [pc, #532]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800453e:	2b08      	cmp	r3, #8
 8004540:	d112      	bne.n	8004568 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004542:	4b82      	ldr	r3, [pc, #520]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800454a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800454e:	d10b      	bne.n	8004568 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004550:	4b7e      	ldr	r3, [pc, #504]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d05b      	beq.n	8004614 <HAL_RCC_OscConfig+0x108>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d157      	bne.n	8004614 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e242      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004570:	d106      	bne.n	8004580 <HAL_RCC_OscConfig+0x74>
 8004572:	4b76      	ldr	r3, [pc, #472]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a75      	ldr	r2, [pc, #468]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	e01d      	b.n	80045bc <HAL_RCC_OscConfig+0xb0>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004588:	d10c      	bne.n	80045a4 <HAL_RCC_OscConfig+0x98>
 800458a:	4b70      	ldr	r3, [pc, #448]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a6f      	ldr	r2, [pc, #444]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004590:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004594:	6013      	str	r3, [r2, #0]
 8004596:	4b6d      	ldr	r3, [pc, #436]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a6c      	ldr	r2, [pc, #432]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800459c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045a0:	6013      	str	r3, [r2, #0]
 80045a2:	e00b      	b.n	80045bc <HAL_RCC_OscConfig+0xb0>
 80045a4:	4b69      	ldr	r3, [pc, #420]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a68      	ldr	r2, [pc, #416]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80045aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ae:	6013      	str	r3, [r2, #0]
 80045b0:	4b66      	ldr	r3, [pc, #408]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a65      	ldr	r2, [pc, #404]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80045b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d013      	beq.n	80045ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c4:	f7fd ff3c 	bl	8002440 <HAL_GetTick>
 80045c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ca:	e008      	b.n	80045de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045cc:	f7fd ff38 	bl	8002440 <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	2b64      	cmp	r3, #100	; 0x64
 80045d8:	d901      	bls.n	80045de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e207      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045de:	4b5b      	ldr	r3, [pc, #364]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d0f0      	beq.n	80045cc <HAL_RCC_OscConfig+0xc0>
 80045ea:	e014      	b.n	8004616 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ec:	f7fd ff28 	bl	8002440 <HAL_GetTick>
 80045f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045f2:	e008      	b.n	8004606 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045f4:	f7fd ff24 	bl	8002440 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b64      	cmp	r3, #100	; 0x64
 8004600:	d901      	bls.n	8004606 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e1f3      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004606:	4b51      	ldr	r3, [pc, #324]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1f0      	bne.n	80045f4 <HAL_RCC_OscConfig+0xe8>
 8004612:	e000      	b.n	8004616 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004614:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d063      	beq.n	80046ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004622:	4b4a      	ldr	r3, [pc, #296]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f003 030c 	and.w	r3, r3, #12
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00b      	beq.n	8004646 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800462e:	4b47      	ldr	r3, [pc, #284]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004636:	2b08      	cmp	r3, #8
 8004638:	d11c      	bne.n	8004674 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800463a:	4b44      	ldr	r3, [pc, #272]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d116      	bne.n	8004674 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004646:	4b41      	ldr	r3, [pc, #260]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d005      	beq.n	800465e <HAL_RCC_OscConfig+0x152>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	2b01      	cmp	r3, #1
 8004658:	d001      	beq.n	800465e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e1c7      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800465e:	4b3b      	ldr	r3, [pc, #236]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	00db      	lsls	r3, r3, #3
 800466c:	4937      	ldr	r1, [pc, #220]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800466e:	4313      	orrs	r3, r2
 8004670:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004672:	e03a      	b.n	80046ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d020      	beq.n	80046be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800467c:	4b34      	ldr	r3, [pc, #208]	; (8004750 <HAL_RCC_OscConfig+0x244>)
 800467e:	2201      	movs	r2, #1
 8004680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004682:	f7fd fedd 	bl	8002440 <HAL_GetTick>
 8004686:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004688:	e008      	b.n	800469c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800468a:	f7fd fed9 	bl	8002440 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d901      	bls.n	800469c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e1a8      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800469c:	4b2b      	ldr	r3, [pc, #172]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0f0      	beq.n	800468a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a8:	4b28      	ldr	r3, [pc, #160]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	4925      	ldr	r1, [pc, #148]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	600b      	str	r3, [r1, #0]
 80046bc:	e015      	b.n	80046ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046be:	4b24      	ldr	r3, [pc, #144]	; (8004750 <HAL_RCC_OscConfig+0x244>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c4:	f7fd febc 	bl	8002440 <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ca:	e008      	b.n	80046de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046cc:	f7fd feb8 	bl	8002440 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e187      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046de:	4b1b      	ldr	r3, [pc, #108]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0302 	and.w	r3, r3, #2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1f0      	bne.n	80046cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d036      	beq.n	8004764 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d016      	beq.n	800472c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046fe:	4b15      	ldr	r3, [pc, #84]	; (8004754 <HAL_RCC_OscConfig+0x248>)
 8004700:	2201      	movs	r2, #1
 8004702:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004704:	f7fd fe9c 	bl	8002440 <HAL_GetTick>
 8004708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800470a:	e008      	b.n	800471e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800470c:	f7fd fe98 	bl	8002440 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	2b02      	cmp	r3, #2
 8004718:	d901      	bls.n	800471e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e167      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800471e:	4b0b      	ldr	r3, [pc, #44]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d0f0      	beq.n	800470c <HAL_RCC_OscConfig+0x200>
 800472a:	e01b      	b.n	8004764 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800472c:	4b09      	ldr	r3, [pc, #36]	; (8004754 <HAL_RCC_OscConfig+0x248>)
 800472e:	2200      	movs	r2, #0
 8004730:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004732:	f7fd fe85 	bl	8002440 <HAL_GetTick>
 8004736:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004738:	e00e      	b.n	8004758 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800473a:	f7fd fe81 	bl	8002440 <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	2b02      	cmp	r3, #2
 8004746:	d907      	bls.n	8004758 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e150      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
 800474c:	40023800 	.word	0x40023800
 8004750:	42470000 	.word	0x42470000
 8004754:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004758:	4b88      	ldr	r3, [pc, #544]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800475a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800475c:	f003 0302 	and.w	r3, r3, #2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1ea      	bne.n	800473a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0304 	and.w	r3, r3, #4
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 8097 	beq.w	80048a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004772:	2300      	movs	r3, #0
 8004774:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004776:	4b81      	ldr	r3, [pc, #516]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10f      	bne.n	80047a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004782:	2300      	movs	r3, #0
 8004784:	60bb      	str	r3, [r7, #8]
 8004786:	4b7d      	ldr	r3, [pc, #500]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	4a7c      	ldr	r2, [pc, #496]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800478c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004790:	6413      	str	r3, [r2, #64]	; 0x40
 8004792:	4b7a      	ldr	r3, [pc, #488]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800479a:	60bb      	str	r3, [r7, #8]
 800479c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800479e:	2301      	movs	r3, #1
 80047a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047a2:	4b77      	ldr	r3, [pc, #476]	; (8004980 <HAL_RCC_OscConfig+0x474>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d118      	bne.n	80047e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047ae:	4b74      	ldr	r3, [pc, #464]	; (8004980 <HAL_RCC_OscConfig+0x474>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a73      	ldr	r2, [pc, #460]	; (8004980 <HAL_RCC_OscConfig+0x474>)
 80047b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047ba:	f7fd fe41 	bl	8002440 <HAL_GetTick>
 80047be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047c0:	e008      	b.n	80047d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047c2:	f7fd fe3d 	bl	8002440 <HAL_GetTick>
 80047c6:	4602      	mov	r2, r0
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d901      	bls.n	80047d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	e10c      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d4:	4b6a      	ldr	r3, [pc, #424]	; (8004980 <HAL_RCC_OscConfig+0x474>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d0f0      	beq.n	80047c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d106      	bne.n	80047f6 <HAL_RCC_OscConfig+0x2ea>
 80047e8:	4b64      	ldr	r3, [pc, #400]	; (800497c <HAL_RCC_OscConfig+0x470>)
 80047ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ec:	4a63      	ldr	r2, [pc, #396]	; (800497c <HAL_RCC_OscConfig+0x470>)
 80047ee:	f043 0301 	orr.w	r3, r3, #1
 80047f2:	6713      	str	r3, [r2, #112]	; 0x70
 80047f4:	e01c      	b.n	8004830 <HAL_RCC_OscConfig+0x324>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	2b05      	cmp	r3, #5
 80047fc:	d10c      	bne.n	8004818 <HAL_RCC_OscConfig+0x30c>
 80047fe:	4b5f      	ldr	r3, [pc, #380]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004802:	4a5e      	ldr	r2, [pc, #376]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004804:	f043 0304 	orr.w	r3, r3, #4
 8004808:	6713      	str	r3, [r2, #112]	; 0x70
 800480a:	4b5c      	ldr	r3, [pc, #368]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800480c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800480e:	4a5b      	ldr	r2, [pc, #364]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004810:	f043 0301 	orr.w	r3, r3, #1
 8004814:	6713      	str	r3, [r2, #112]	; 0x70
 8004816:	e00b      	b.n	8004830 <HAL_RCC_OscConfig+0x324>
 8004818:	4b58      	ldr	r3, [pc, #352]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800481a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800481c:	4a57      	ldr	r2, [pc, #348]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800481e:	f023 0301 	bic.w	r3, r3, #1
 8004822:	6713      	str	r3, [r2, #112]	; 0x70
 8004824:	4b55      	ldr	r3, [pc, #340]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004828:	4a54      	ldr	r2, [pc, #336]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800482a:	f023 0304 	bic.w	r3, r3, #4
 800482e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d015      	beq.n	8004864 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004838:	f7fd fe02 	bl	8002440 <HAL_GetTick>
 800483c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800483e:	e00a      	b.n	8004856 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004840:	f7fd fdfe 	bl	8002440 <HAL_GetTick>
 8004844:	4602      	mov	r2, r0
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	f241 3288 	movw	r2, #5000	; 0x1388
 800484e:	4293      	cmp	r3, r2
 8004850:	d901      	bls.n	8004856 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e0cb      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004856:	4b49      	ldr	r3, [pc, #292]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d0ee      	beq.n	8004840 <HAL_RCC_OscConfig+0x334>
 8004862:	e014      	b.n	800488e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004864:	f7fd fdec 	bl	8002440 <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800486a:	e00a      	b.n	8004882 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800486c:	f7fd fde8 	bl	8002440 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	f241 3288 	movw	r2, #5000	; 0x1388
 800487a:	4293      	cmp	r3, r2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e0b5      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004882:	4b3e      	ldr	r3, [pc, #248]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1ee      	bne.n	800486c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800488e:	7dfb      	ldrb	r3, [r7, #23]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d105      	bne.n	80048a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004894:	4b39      	ldr	r3, [pc, #228]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004898:	4a38      	ldr	r2, [pc, #224]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800489a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800489e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 80a1 	beq.w	80049ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048aa:	4b34      	ldr	r3, [pc, #208]	; (800497c <HAL_RCC_OscConfig+0x470>)
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f003 030c 	and.w	r3, r3, #12
 80048b2:	2b08      	cmp	r3, #8
 80048b4:	d05c      	beq.n	8004970 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d141      	bne.n	8004942 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048be:	4b31      	ldr	r3, [pc, #196]	; (8004984 <HAL_RCC_OscConfig+0x478>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c4:	f7fd fdbc 	bl	8002440 <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048cc:	f7fd fdb8 	bl	8002440 <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e087      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048de:	4b27      	ldr	r3, [pc, #156]	; (800497c <HAL_RCC_OscConfig+0x470>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1f0      	bne.n	80048cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	69da      	ldr	r2, [r3, #28]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	431a      	orrs	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	019b      	lsls	r3, r3, #6
 80048fa:	431a      	orrs	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004900:	085b      	lsrs	r3, r3, #1
 8004902:	3b01      	subs	r3, #1
 8004904:	041b      	lsls	r3, r3, #16
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490c:	061b      	lsls	r3, r3, #24
 800490e:	491b      	ldr	r1, [pc, #108]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004910:	4313      	orrs	r3, r2
 8004912:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004914:	4b1b      	ldr	r3, [pc, #108]	; (8004984 <HAL_RCC_OscConfig+0x478>)
 8004916:	2201      	movs	r2, #1
 8004918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800491a:	f7fd fd91 	bl	8002440 <HAL_GetTick>
 800491e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004920:	e008      	b.n	8004934 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004922:	f7fd fd8d 	bl	8002440 <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	2b02      	cmp	r3, #2
 800492e:	d901      	bls.n	8004934 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e05c      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004934:	4b11      	ldr	r3, [pc, #68]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d0f0      	beq.n	8004922 <HAL_RCC_OscConfig+0x416>
 8004940:	e054      	b.n	80049ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004942:	4b10      	ldr	r3, [pc, #64]	; (8004984 <HAL_RCC_OscConfig+0x478>)
 8004944:	2200      	movs	r2, #0
 8004946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004948:	f7fd fd7a 	bl	8002440 <HAL_GetTick>
 800494c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800494e:	e008      	b.n	8004962 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004950:	f7fd fd76 	bl	8002440 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	2b02      	cmp	r3, #2
 800495c:	d901      	bls.n	8004962 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800495e:	2303      	movs	r3, #3
 8004960:	e045      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004962:	4b06      	ldr	r3, [pc, #24]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1f0      	bne.n	8004950 <HAL_RCC_OscConfig+0x444>
 800496e:	e03d      	b.n	80049ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d107      	bne.n	8004988 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e038      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
 800497c:	40023800 	.word	0x40023800
 8004980:	40007000 	.word	0x40007000
 8004984:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004988:	4b1b      	ldr	r3, [pc, #108]	; (80049f8 <HAL_RCC_OscConfig+0x4ec>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d028      	beq.n	80049e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d121      	bne.n	80049e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d11a      	bne.n	80049e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049b8:	4013      	ands	r3, r2
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d111      	bne.n	80049e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ce:	085b      	lsrs	r3, r3, #1
 80049d0:	3b01      	subs	r3, #1
 80049d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d107      	bne.n	80049e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d001      	beq.n	80049ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e000      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3718      	adds	r7, #24
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	40023800 	.word	0x40023800

080049fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e0cc      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a10:	4b68      	ldr	r3, [pc, #416]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 030f 	and.w	r3, r3, #15
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d90c      	bls.n	8004a38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a1e:	4b65      	ldr	r3, [pc, #404]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a20:	683a      	ldr	r2, [r7, #0]
 8004a22:	b2d2      	uxtb	r2, r2
 8004a24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a26:	4b63      	ldr	r3, [pc, #396]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 030f 	and.w	r3, r3, #15
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d001      	beq.n	8004a38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e0b8      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d020      	beq.n	8004a86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0304 	and.w	r3, r3, #4
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d005      	beq.n	8004a5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a50:	4b59      	ldr	r3, [pc, #356]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	4a58      	ldr	r2, [pc, #352]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0308 	and.w	r3, r3, #8
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d005      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a68:	4b53      	ldr	r3, [pc, #332]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	4a52      	ldr	r2, [pc, #328]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a74:	4b50      	ldr	r3, [pc, #320]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	494d      	ldr	r1, [pc, #308]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d044      	beq.n	8004b1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d107      	bne.n	8004aaa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a9a:	4b47      	ldr	r3, [pc, #284]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d119      	bne.n	8004ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e07f      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d003      	beq.n	8004aba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ab6:	2b03      	cmp	r3, #3
 8004ab8:	d107      	bne.n	8004aca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aba:	4b3f      	ldr	r3, [pc, #252]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d109      	bne.n	8004ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e06f      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aca:	4b3b      	ldr	r3, [pc, #236]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e067      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ada:	4b37      	ldr	r3, [pc, #220]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f023 0203 	bic.w	r2, r3, #3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	4934      	ldr	r1, [pc, #208]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004aec:	f7fd fca8 	bl	8002440 <HAL_GetTick>
 8004af0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004af2:	e00a      	b.n	8004b0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004af4:	f7fd fca4 	bl	8002440 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e04f      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b0a:	4b2b      	ldr	r3, [pc, #172]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 020c 	and.w	r2, r3, #12
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d1eb      	bne.n	8004af4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b1c:	4b25      	ldr	r3, [pc, #148]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 030f 	and.w	r3, r3, #15
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d20c      	bcs.n	8004b44 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b2a:	4b22      	ldr	r3, [pc, #136]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b32:	4b20      	ldr	r3, [pc, #128]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	683a      	ldr	r2, [r7, #0]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d001      	beq.n	8004b44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e032      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d008      	beq.n	8004b62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b50:	4b19      	ldr	r3, [pc, #100]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	4916      	ldr	r1, [pc, #88]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0308 	and.w	r3, r3, #8
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d009      	beq.n	8004b82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b6e:	4b12      	ldr	r3, [pc, #72]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	00db      	lsls	r3, r3, #3
 8004b7c:	490e      	ldr	r1, [pc, #56]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b82:	f000 f821 	bl	8004bc8 <HAL_RCC_GetSysClockFreq>
 8004b86:	4602      	mov	r2, r0
 8004b88:	4b0b      	ldr	r3, [pc, #44]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	091b      	lsrs	r3, r3, #4
 8004b8e:	f003 030f 	and.w	r3, r3, #15
 8004b92:	490a      	ldr	r1, [pc, #40]	; (8004bbc <HAL_RCC_ClockConfig+0x1c0>)
 8004b94:	5ccb      	ldrb	r3, [r1, r3]
 8004b96:	fa22 f303 	lsr.w	r3, r2, r3
 8004b9a:	4a09      	ldr	r2, [pc, #36]	; (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b9e:	4b09      	ldr	r3, [pc, #36]	; (8004bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7fd fc08 	bl	80023b8 <HAL_InitTick>

  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3710      	adds	r7, #16
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	40023c00 	.word	0x40023c00
 8004bb8:	40023800 	.word	0x40023800
 8004bbc:	08008d94 	.word	0x08008d94
 8004bc0:	2000016c 	.word	0x2000016c
 8004bc4:	20000170 	.word	0x20000170

08004bc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bcc:	b090      	sub	sp, #64	; 0x40
 8004bce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	637b      	str	r3, [r7, #52]	; 0x34
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bd8:	2300      	movs	r3, #0
 8004bda:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004be0:	4b59      	ldr	r3, [pc, #356]	; (8004d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	f003 030c 	and.w	r3, r3, #12
 8004be8:	2b08      	cmp	r3, #8
 8004bea:	d00d      	beq.n	8004c08 <HAL_RCC_GetSysClockFreq+0x40>
 8004bec:	2b08      	cmp	r3, #8
 8004bee:	f200 80a1 	bhi.w	8004d34 <HAL_RCC_GetSysClockFreq+0x16c>
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d002      	beq.n	8004bfc <HAL_RCC_GetSysClockFreq+0x34>
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d003      	beq.n	8004c02 <HAL_RCC_GetSysClockFreq+0x3a>
 8004bfa:	e09b      	b.n	8004d34 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bfc:	4b53      	ldr	r3, [pc, #332]	; (8004d4c <HAL_RCC_GetSysClockFreq+0x184>)
 8004bfe:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004c00:	e09b      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c02:	4b53      	ldr	r3, [pc, #332]	; (8004d50 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c04:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004c06:	e098      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c08:	4b4f      	ldr	r3, [pc, #316]	; (8004d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c10:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c12:	4b4d      	ldr	r3, [pc, #308]	; (8004d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d028      	beq.n	8004c70 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c1e:	4b4a      	ldr	r3, [pc, #296]	; (8004d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	099b      	lsrs	r3, r3, #6
 8004c24:	2200      	movs	r2, #0
 8004c26:	623b      	str	r3, [r7, #32]
 8004c28:	627a      	str	r2, [r7, #36]	; 0x24
 8004c2a:	6a3b      	ldr	r3, [r7, #32]
 8004c2c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004c30:	2100      	movs	r1, #0
 8004c32:	4b47      	ldr	r3, [pc, #284]	; (8004d50 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c34:	fb03 f201 	mul.w	r2, r3, r1
 8004c38:	2300      	movs	r3, #0
 8004c3a:	fb00 f303 	mul.w	r3, r0, r3
 8004c3e:	4413      	add	r3, r2
 8004c40:	4a43      	ldr	r2, [pc, #268]	; (8004d50 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c42:	fba0 1202 	umull	r1, r2, r0, r2
 8004c46:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c48:	460a      	mov	r2, r1
 8004c4a:	62ba      	str	r2, [r7, #40]	; 0x28
 8004c4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c4e:	4413      	add	r3, r2
 8004c50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c54:	2200      	movs	r2, #0
 8004c56:	61bb      	str	r3, [r7, #24]
 8004c58:	61fa      	str	r2, [r7, #28]
 8004c5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004c62:	f7fb fb1d 	bl	80002a0 <__aeabi_uldivmod>
 8004c66:	4602      	mov	r2, r0
 8004c68:	460b      	mov	r3, r1
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c6e:	e053      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c70:	4b35      	ldr	r3, [pc, #212]	; (8004d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	099b      	lsrs	r3, r3, #6
 8004c76:	2200      	movs	r2, #0
 8004c78:	613b      	str	r3, [r7, #16]
 8004c7a:	617a      	str	r2, [r7, #20]
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004c82:	f04f 0b00 	mov.w	fp, #0
 8004c86:	4652      	mov	r2, sl
 8004c88:	465b      	mov	r3, fp
 8004c8a:	f04f 0000 	mov.w	r0, #0
 8004c8e:	f04f 0100 	mov.w	r1, #0
 8004c92:	0159      	lsls	r1, r3, #5
 8004c94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c98:	0150      	lsls	r0, r2, #5
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	ebb2 080a 	subs.w	r8, r2, sl
 8004ca2:	eb63 090b 	sbc.w	r9, r3, fp
 8004ca6:	f04f 0200 	mov.w	r2, #0
 8004caa:	f04f 0300 	mov.w	r3, #0
 8004cae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004cb2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004cb6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004cba:	ebb2 0408 	subs.w	r4, r2, r8
 8004cbe:	eb63 0509 	sbc.w	r5, r3, r9
 8004cc2:	f04f 0200 	mov.w	r2, #0
 8004cc6:	f04f 0300 	mov.w	r3, #0
 8004cca:	00eb      	lsls	r3, r5, #3
 8004ccc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cd0:	00e2      	lsls	r2, r4, #3
 8004cd2:	4614      	mov	r4, r2
 8004cd4:	461d      	mov	r5, r3
 8004cd6:	eb14 030a 	adds.w	r3, r4, sl
 8004cda:	603b      	str	r3, [r7, #0]
 8004cdc:	eb45 030b 	adc.w	r3, r5, fp
 8004ce0:	607b      	str	r3, [r7, #4]
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cee:	4629      	mov	r1, r5
 8004cf0:	028b      	lsls	r3, r1, #10
 8004cf2:	4621      	mov	r1, r4
 8004cf4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cf8:	4621      	mov	r1, r4
 8004cfa:	028a      	lsls	r2, r1, #10
 8004cfc:	4610      	mov	r0, r2
 8004cfe:	4619      	mov	r1, r3
 8004d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d02:	2200      	movs	r2, #0
 8004d04:	60bb      	str	r3, [r7, #8]
 8004d06:	60fa      	str	r2, [r7, #12]
 8004d08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d0c:	f7fb fac8 	bl	80002a0 <__aeabi_uldivmod>
 8004d10:	4602      	mov	r2, r0
 8004d12:	460b      	mov	r3, r1
 8004d14:	4613      	mov	r3, r2
 8004d16:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d18:	4b0b      	ldr	r3, [pc, #44]	; (8004d48 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	0c1b      	lsrs	r3, r3, #16
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	3301      	adds	r3, #1
 8004d24:	005b      	lsls	r3, r3, #1
 8004d26:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004d28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d30:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d32:	e002      	b.n	8004d3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d34:	4b05      	ldr	r3, [pc, #20]	; (8004d4c <HAL_RCC_GetSysClockFreq+0x184>)
 8004d36:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3740      	adds	r7, #64	; 0x40
 8004d40:	46bd      	mov	sp, r7
 8004d42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d46:	bf00      	nop
 8004d48:	40023800 	.word	0x40023800
 8004d4c:	00f42400 	.word	0x00f42400
 8004d50:	017d7840 	.word	0x017d7840

08004d54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d54:	b480      	push	{r7}
 8004d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d58:	4b03      	ldr	r3, [pc, #12]	; (8004d68 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	2000016c 	.word	0x2000016c

08004d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d70:	f7ff fff0 	bl	8004d54 <HAL_RCC_GetHCLKFreq>
 8004d74:	4602      	mov	r2, r0
 8004d76:	4b05      	ldr	r3, [pc, #20]	; (8004d8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	0a9b      	lsrs	r3, r3, #10
 8004d7c:	f003 0307 	and.w	r3, r3, #7
 8004d80:	4903      	ldr	r1, [pc, #12]	; (8004d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d82:	5ccb      	ldrb	r3, [r1, r3]
 8004d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40023800 	.word	0x40023800
 8004d90:	08008da4 	.word	0x08008da4

08004d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d98:	f7ff ffdc 	bl	8004d54 <HAL_RCC_GetHCLKFreq>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	4b05      	ldr	r3, [pc, #20]	; (8004db4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	0b5b      	lsrs	r3, r3, #13
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	4903      	ldr	r1, [pc, #12]	; (8004db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004daa:	5ccb      	ldrb	r3, [r1, r3]
 8004dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	40023800 	.word	0x40023800
 8004db8:	08008da4 	.word	0x08008da4

08004dbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b086      	sub	sp, #24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d10b      	bne.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d105      	bne.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d075      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004df0:	4b91      	ldr	r3, [pc, #580]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004df6:	f7fd fb23 	bl	8002440 <HAL_GetTick>
 8004dfa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004dfc:	e008      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004dfe:	f7fd fb1f 	bl	8002440 <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d901      	bls.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e189      	b.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e10:	4b8a      	ldr	r3, [pc, #552]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1f0      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0301 	and.w	r3, r3, #1
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d009      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	019a      	lsls	r2, r3, #6
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	071b      	lsls	r3, r3, #28
 8004e34:	4981      	ldr	r1, [pc, #516]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0302 	and.w	r3, r3, #2
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d01f      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004e48:	4b7c      	ldr	r3, [pc, #496]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e4e:	0f1b      	lsrs	r3, r3, #28
 8004e50:	f003 0307 	and.w	r3, r3, #7
 8004e54:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	019a      	lsls	r2, r3, #6
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	061b      	lsls	r3, r3, #24
 8004e62:	431a      	orrs	r2, r3
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	071b      	lsls	r3, r3, #28
 8004e68:	4974      	ldr	r1, [pc, #464]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004e70:	4b72      	ldr	r3, [pc, #456]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e76:	f023 021f 	bic.w	r2, r3, #31
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	69db      	ldr	r3, [r3, #28]
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	496e      	ldr	r1, [pc, #440]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00d      	beq.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	019a      	lsls	r2, r3, #6
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	061b      	lsls	r3, r3, #24
 8004ea0:	431a      	orrs	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	071b      	lsls	r3, r3, #28
 8004ea8:	4964      	ldr	r1, [pc, #400]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004eb0:	4b61      	ldr	r3, [pc, #388]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004eb6:	f7fd fac3 	bl	8002440 <HAL_GetTick>
 8004eba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ebc:	e008      	b.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004ebe:	f7fd fabf 	bl	8002440 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d901      	bls.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e129      	b.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ed0:	4b5a      	ldr	r3, [pc, #360]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d0f0      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0304 	and.w	r3, r3, #4
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d105      	bne.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d079      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004ef4:	4b52      	ldr	r3, [pc, #328]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004efa:	f7fd faa1 	bl	8002440 <HAL_GetTick>
 8004efe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f00:	e008      	b.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004f02:	f7fd fa9d 	bl	8002440 <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e107      	b.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f14:	4b49      	ldr	r3, [pc, #292]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f20:	d0ef      	beq.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0304 	and.w	r3, r3, #4
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d020      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f2e:	4b43      	ldr	r3, [pc, #268]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f34:	0f1b      	lsrs	r3, r3, #28
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	691b      	ldr	r3, [r3, #16]
 8004f40:	019a      	lsls	r2, r3, #6
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	061b      	lsls	r3, r3, #24
 8004f48:	431a      	orrs	r2, r3
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	071b      	lsls	r3, r3, #28
 8004f4e:	493b      	ldr	r1, [pc, #236]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f56:	4b39      	ldr	r3, [pc, #228]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f5c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	3b01      	subs	r3, #1
 8004f66:	021b      	lsls	r3, r3, #8
 8004f68:	4934      	ldr	r1, [pc, #208]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0308 	and.w	r3, r3, #8
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d01e      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f7c:	4b2f      	ldr	r3, [pc, #188]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f82:	0e1b      	lsrs	r3, r3, #24
 8004f84:	f003 030f 	and.w	r3, r3, #15
 8004f88:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	019a      	lsls	r2, r3, #6
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	061b      	lsls	r3, r3, #24
 8004f94:	431a      	orrs	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	699b      	ldr	r3, [r3, #24]
 8004f9a:	071b      	lsls	r3, r3, #28
 8004f9c:	4927      	ldr	r1, [pc, #156]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004fa4:	4b25      	ldr	r3, [pc, #148]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004faa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb2:	4922      	ldr	r1, [pc, #136]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004fba:	4b21      	ldr	r3, [pc, #132]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004fc0:	f7fd fa3e 	bl	8002440 <HAL_GetTick>
 8004fc4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fc6:	e008      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004fc8:	f7fd fa3a 	bl	8002440 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e0a4      	b.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fda:	4b18      	ldr	r3, [pc, #96]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fe2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fe6:	d1ef      	bne.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0320 	and.w	r3, r3, #32
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	f000 808b 	beq.w	800510c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	60fb      	str	r3, [r7, #12]
 8004ffa:	4b10      	ldr	r3, [pc, #64]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffe:	4a0f      	ldr	r2, [pc, #60]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005004:	6413      	str	r3, [r2, #64]	; 0x40
 8005006:	4b0d      	ldr	r3, [pc, #52]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800500e:	60fb      	str	r3, [r7, #12]
 8005010:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005012:	4b0c      	ldr	r3, [pc, #48]	; (8005044 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a0b      	ldr	r2, [pc, #44]	; (8005044 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005018:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800501c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800501e:	f7fd fa0f 	bl	8002440 <HAL_GetTick>
 8005022:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005024:	e010      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005026:	f7fd fa0b 	bl	8002440 <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d909      	bls.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e075      	b.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005038:	42470068 	.word	0x42470068
 800503c:	40023800 	.word	0x40023800
 8005040:	42470070 	.word	0x42470070
 8005044:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005048:	4b38      	ldr	r3, [pc, #224]	; (800512c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0e8      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005054:	4b36      	ldr	r3, [pc, #216]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005058:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800505c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d02f      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005068:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800506c:	693a      	ldr	r2, [r7, #16]
 800506e:	429a      	cmp	r2, r3
 8005070:	d028      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005072:	4b2f      	ldr	r3, [pc, #188]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005076:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800507a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800507c:	4b2d      	ldr	r3, [pc, #180]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800507e:	2201      	movs	r2, #1
 8005080:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005082:	4b2c      	ldr	r3, [pc, #176]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005084:	2200      	movs	r2, #0
 8005086:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005088:	4a29      	ldr	r2, [pc, #164]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800508e:	4b28      	ldr	r3, [pc, #160]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b01      	cmp	r3, #1
 8005098:	d114      	bne.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800509a:	f7fd f9d1 	bl	8002440 <HAL_GetTick>
 800509e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a0:	e00a      	b.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050a2:	f7fd f9cd 	bl	8002440 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d901      	bls.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e035      	b.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050b8:	4b1d      	ldr	r3, [pc, #116]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050bc:	f003 0302 	and.w	r3, r3, #2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d0ee      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050d0:	d10d      	bne.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x332>
 80050d2:	4b17      	ldr	r3, [pc, #92]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050de:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80050e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050e6:	4912      	ldr	r1, [pc, #72]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	608b      	str	r3, [r1, #8]
 80050ec:	e005      	b.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80050ee:	4b10      	ldr	r3, [pc, #64]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	4a0f      	ldr	r2, [pc, #60]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050f4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80050f8:	6093      	str	r3, [r2, #8]
 80050fa:	4b0d      	ldr	r3, [pc, #52]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005102:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005106:	490a      	ldr	r1, [pc, #40]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005108:	4313      	orrs	r3, r2
 800510a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0310 	and.w	r3, r3, #16
 8005114:	2b00      	cmp	r3, #0
 8005116:	d004      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800511e:	4b06      	ldr	r3, [pc, #24]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005120:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005122:	2300      	movs	r3, #0
}
 8005124:	4618      	mov	r0, r3
 8005126:	3718      	adds	r7, #24
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	40007000 	.word	0x40007000
 8005130:	40023800 	.word	0x40023800
 8005134:	42470e40 	.word	0x42470e40
 8005138:	424711e0 	.word	0x424711e0

0800513c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e066      	b.n	8005220 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	7f5b      	ldrb	r3, [r3, #29]
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b00      	cmp	r3, #0
 800515a:	d105      	bne.n	8005168 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f7fc fd86 	bl	8001c74 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2202      	movs	r2, #2
 800516c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	22ca      	movs	r2, #202	; 0xca
 8005174:	625a      	str	r2, [r3, #36]	; 0x24
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2253      	movs	r2, #83	; 0x53
 800517c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 fa45 	bl	800560e <RTC_EnterInitMode>
 8005184:	4603      	mov	r3, r0
 8005186:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005188:	7bfb      	ldrb	r3, [r7, #15]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d12c      	bne.n	80051e8 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	6812      	ldr	r2, [r2, #0]
 8005198:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800519c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051a0:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	6899      	ldr	r1, [r3, #8]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	431a      	orrs	r2, r3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	431a      	orrs	r2, r3
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	430a      	orrs	r2, r1
 80051be:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	68d2      	ldr	r2, [r2, #12]
 80051c8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	6919      	ldr	r1, [r3, #16]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	041a      	lsls	r2, r3, #16
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	430a      	orrs	r2, r1
 80051dc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 fa4c 	bl	800567c <RTC_ExitInitMode>
 80051e4:	4603      	mov	r3, r0
 80051e6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80051e8:	7bfb      	ldrb	r3, [r7, #15]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d113      	bne.n	8005216 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80051fc:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	699a      	ldr	r2, [r3, #24]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	430a      	orrs	r2, r1
 800520e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	22ff      	movs	r2, #255	; 0xff
 800521c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800521e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005220:	4618      	mov	r0, r3
 8005222:	3710      	adds	r7, #16
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005228:	b590      	push	{r4, r7, lr}
 800522a:	b087      	sub	sp, #28
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005234:	2300      	movs	r3, #0
 8005236:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	7f1b      	ldrb	r3, [r3, #28]
 800523c:	2b01      	cmp	r3, #1
 800523e:	d101      	bne.n	8005244 <HAL_RTC_SetTime+0x1c>
 8005240:	2302      	movs	r3, #2
 8005242:	e087      	b.n	8005354 <HAL_RTC_SetTime+0x12c>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2201      	movs	r2, #1
 8005248:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2202      	movs	r2, #2
 800524e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d126      	bne.n	80052a4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005260:	2b00      	cmp	r3, #0
 8005262:	d102      	bne.n	800526a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2200      	movs	r2, #0
 8005268:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	4618      	mov	r0, r3
 8005270:	f000 fa29 	bl	80056c6 <RTC_ByteToBcd2>
 8005274:	4603      	mov	r3, r0
 8005276:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	785b      	ldrb	r3, [r3, #1]
 800527c:	4618      	mov	r0, r3
 800527e:	f000 fa22 	bl	80056c6 <RTC_ByteToBcd2>
 8005282:	4603      	mov	r3, r0
 8005284:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005286:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	789b      	ldrb	r3, [r3, #2]
 800528c:	4618      	mov	r0, r3
 800528e:	f000 fa1a 	bl	80056c6 <RTC_ByteToBcd2>
 8005292:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005294:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	78db      	ldrb	r3, [r3, #3]
 800529c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800529e:	4313      	orrs	r3, r2
 80052a0:	617b      	str	r3, [r7, #20]
 80052a2:	e018      	b.n	80052d6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d102      	bne.n	80052b8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2200      	movs	r2, #0
 80052b6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	781b      	ldrb	r3, [r3, #0]
 80052bc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	785b      	ldrb	r3, [r3, #1]
 80052c2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80052c4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80052c6:	68ba      	ldr	r2, [r7, #8]
 80052c8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80052ca:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	78db      	ldrb	r3, [r3, #3]
 80052d0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80052d2:	4313      	orrs	r3, r2
 80052d4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	22ca      	movs	r2, #202	; 0xca
 80052dc:	625a      	str	r2, [r3, #36]	; 0x24
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2253      	movs	r2, #83	; 0x53
 80052e4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f000 f991 	bl	800560e <RTC_EnterInitMode>
 80052ec:	4603      	mov	r3, r0
 80052ee:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80052f0:	7cfb      	ldrb	r3, [r7, #19]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d120      	bne.n	8005338 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005300:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005304:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	689a      	ldr	r2, [r3, #8]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005314:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	6899      	ldr	r1, [r3, #8]
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	68da      	ldr	r2, [r3, #12]
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	431a      	orrs	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	430a      	orrs	r2, r1
 800532c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800532e:	68f8      	ldr	r0, [r7, #12]
 8005330:	f000 f9a4 	bl	800567c <RTC_ExitInitMode>
 8005334:	4603      	mov	r3, r0
 8005336:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005338:	7cfb      	ldrb	r3, [r7, #19]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d102      	bne.n	8005344 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2201      	movs	r2, #1
 8005342:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	22ff      	movs	r2, #255	; 0xff
 800534a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	771a      	strb	r2, [r3, #28]

  return status;
 8005352:	7cfb      	ldrb	r3, [r7, #19]
}
 8005354:	4618      	mov	r0, r3
 8005356:	371c      	adds	r7, #28
 8005358:	46bd      	mov	sp, r7
 800535a:	bd90      	pop	{r4, r7, pc}

0800535c <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b086      	sub	sp, #24
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005368:	2300      	movs	r3, #0
 800536a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800538e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005392:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	0c1b      	lsrs	r3, r3, #16
 8005398:	b2db      	uxtb	r3, r3
 800539a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800539e:	b2da      	uxtb	r2, r3
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	0a1b      	lsrs	r3, r3, #8
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053ae:	b2da      	uxtb	r2, r3
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053bc:	b2da      	uxtb	r2, r3
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	0d9b      	lsrs	r3, r3, #22
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	f003 0301 	and.w	r3, r3, #1
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d11a      	bne.n	800540e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	781b      	ldrb	r3, [r3, #0]
 80053dc:	4618      	mov	r0, r3
 80053de:	f000 f98f 	bl	8005700 <RTC_Bcd2ToByte>
 80053e2:	4603      	mov	r3, r0
 80053e4:	461a      	mov	r2, r3
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	785b      	ldrb	r3, [r3, #1]
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 f986 	bl	8005700 <RTC_Bcd2ToByte>
 80053f4:	4603      	mov	r3, r0
 80053f6:	461a      	mov	r2, r3
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	789b      	ldrb	r3, [r3, #2]
 8005400:	4618      	mov	r0, r3
 8005402:	f000 f97d 	bl	8005700 <RTC_Bcd2ToByte>
 8005406:	4603      	mov	r3, r0
 8005408:	461a      	mov	r2, r3
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3718      	adds	r7, #24
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}

08005418 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005418:	b590      	push	{r4, r7, lr}
 800541a:	b087      	sub	sp, #28
 800541c:	af00      	add	r7, sp, #0
 800541e:	60f8      	str	r0, [r7, #12]
 8005420:	60b9      	str	r1, [r7, #8]
 8005422:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005424:	2300      	movs	r3, #0
 8005426:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	7f1b      	ldrb	r3, [r3, #28]
 800542c:	2b01      	cmp	r3, #1
 800542e:	d101      	bne.n	8005434 <HAL_RTC_SetDate+0x1c>
 8005430:	2302      	movs	r3, #2
 8005432:	e071      	b.n	8005518 <HAL_RTC_SetDate+0x100>
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2201      	movs	r2, #1
 8005438:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2202      	movs	r2, #2
 800543e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10e      	bne.n	8005464 <HAL_RTC_SetDate+0x4c>
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	785b      	ldrb	r3, [r3, #1]
 800544a:	f003 0310 	and.w	r3, r3, #16
 800544e:	2b00      	cmp	r3, #0
 8005450:	d008      	beq.n	8005464 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	785b      	ldrb	r3, [r3, #1]
 8005456:	f023 0310 	bic.w	r3, r3, #16
 800545a:	b2db      	uxtb	r3, r3
 800545c:	330a      	adds	r3, #10
 800545e:	b2da      	uxtb	r2, r3
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d11c      	bne.n	80054a4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	78db      	ldrb	r3, [r3, #3]
 800546e:	4618      	mov	r0, r3
 8005470:	f000 f929 	bl	80056c6 <RTC_ByteToBcd2>
 8005474:	4603      	mov	r3, r0
 8005476:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	785b      	ldrb	r3, [r3, #1]
 800547c:	4618      	mov	r0, r3
 800547e:	f000 f922 	bl	80056c6 <RTC_ByteToBcd2>
 8005482:	4603      	mov	r3, r0
 8005484:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005486:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	789b      	ldrb	r3, [r3, #2]
 800548c:	4618      	mov	r0, r3
 800548e:	f000 f91a 	bl	80056c6 <RTC_ByteToBcd2>
 8005492:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005494:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800549e:	4313      	orrs	r3, r2
 80054a0:	617b      	str	r3, [r7, #20]
 80054a2:	e00e      	b.n	80054c2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	78db      	ldrb	r3, [r3, #3]
 80054a8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	785b      	ldrb	r3, [r3, #1]
 80054ae:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80054b0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80054b2:	68ba      	ldr	r2, [r7, #8]
 80054b4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80054b6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80054be:	4313      	orrs	r3, r2
 80054c0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	22ca      	movs	r2, #202	; 0xca
 80054c8:	625a      	str	r2, [r3, #36]	; 0x24
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2253      	movs	r2, #83	; 0x53
 80054d0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f000 f89b 	bl	800560e <RTC_EnterInitMode>
 80054d8:	4603      	mov	r3, r0
 80054da:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80054dc:	7cfb      	ldrb	r3, [r7, #19]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d10c      	bne.n	80054fc <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80054ec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80054f0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80054f2:	68f8      	ldr	r0, [r7, #12]
 80054f4:	f000 f8c2 	bl	800567c <RTC_ExitInitMode>
 80054f8:	4603      	mov	r3, r0
 80054fa:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80054fc:	7cfb      	ldrb	r3, [r7, #19]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d102      	bne.n	8005508 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2201      	movs	r2, #1
 8005506:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	22ff      	movs	r2, #255	; 0xff
 800550e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	771a      	strb	r2, [r3, #28]

  return status;
 8005516:	7cfb      	ldrb	r3, [r7, #19]
}
 8005518:	4618      	mov	r0, r3
 800551a:	371c      	adds	r7, #28
 800551c:	46bd      	mov	sp, r7
 800551e:	bd90      	pop	{r4, r7, pc}

08005520 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800552c:	2300      	movs	r3, #0
 800552e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800553a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800553e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	0c1b      	lsrs	r3, r3, #16
 8005544:	b2da      	uxtb	r2, r3
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	0a1b      	lsrs	r3, r3, #8
 800554e:	b2db      	uxtb	r3, r3
 8005550:	f003 031f 	and.w	r3, r3, #31
 8005554:	b2da      	uxtb	r2, r3
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	b2db      	uxtb	r3, r3
 800555e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005562:	b2da      	uxtb	r2, r3
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	0b5b      	lsrs	r3, r3, #13
 800556c:	b2db      	uxtb	r3, r3
 800556e:	f003 0307 	and.w	r3, r3, #7
 8005572:	b2da      	uxtb	r2, r3
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d11a      	bne.n	80055b4 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	78db      	ldrb	r3, [r3, #3]
 8005582:	4618      	mov	r0, r3
 8005584:	f000 f8bc 	bl	8005700 <RTC_Bcd2ToByte>
 8005588:	4603      	mov	r3, r0
 800558a:	461a      	mov	r2, r3
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	785b      	ldrb	r3, [r3, #1]
 8005594:	4618      	mov	r0, r3
 8005596:	f000 f8b3 	bl	8005700 <RTC_Bcd2ToByte>
 800559a:	4603      	mov	r3, r0
 800559c:	461a      	mov	r2, r3
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	789b      	ldrb	r3, [r3, #2]
 80055a6:	4618      	mov	r0, r3
 80055a8:	f000 f8aa 	bl	8005700 <RTC_Bcd2ToByte>
 80055ac:	4603      	mov	r3, r0
 80055ae:	461a      	mov	r2, r3
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3718      	adds	r7, #24
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80055be:	b580      	push	{r7, lr}
 80055c0:	b084      	sub	sp, #16
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80055c6:	2300      	movs	r3, #0
 80055c8:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68da      	ldr	r2, [r3, #12]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80055d8:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80055da:	f7fc ff31 	bl	8002440 <HAL_GetTick>
 80055de:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80055e0:	e009      	b.n	80055f6 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80055e2:	f7fc ff2d 	bl	8002440 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055f0:	d901      	bls.n	80055f6 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e007      	b.n	8005606 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f003 0320 	and.w	r3, r3, #32
 8005600:	2b00      	cmp	r3, #0
 8005602:	d0ee      	beq.n	80055e2 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3710      	adds	r7, #16
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}

0800560e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800560e:	b580      	push	{r7, lr}
 8005610:	b084      	sub	sp, #16
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005616:	2300      	movs	r3, #0
 8005618:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800561a:	2300      	movs	r3, #0
 800561c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005628:	2b00      	cmp	r3, #0
 800562a:	d122      	bne.n	8005672 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68da      	ldr	r2, [r3, #12]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800563a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800563c:	f7fc ff00 	bl	8002440 <HAL_GetTick>
 8005640:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005642:	e00c      	b.n	800565e <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005644:	f7fc fefc 	bl	8002440 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005652:	d904      	bls.n	800565e <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2204      	movs	r2, #4
 8005658:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005668:	2b00      	cmp	r3, #0
 800566a:	d102      	bne.n	8005672 <RTC_EnterInitMode+0x64>
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d1e8      	bne.n	8005644 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005672:	7bfb      	ldrb	r3, [r7, #15]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3710      	adds	r7, #16
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005684:	2300      	movs	r3, #0
 8005686:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005696:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f003 0320 	and.w	r3, r3, #32
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d10a      	bne.n	80056bc <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7ff ff89 	bl	80055be <HAL_RTC_WaitForSynchro>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d004      	beq.n	80056bc <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2204      	movs	r2, #4
 80056b6:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80056bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3710      	adds	r7, #16
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}

080056c6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80056c6:	b480      	push	{r7}
 80056c8:	b085      	sub	sp, #20
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	4603      	mov	r3, r0
 80056ce:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80056d0:	2300      	movs	r3, #0
 80056d2:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80056d4:	e005      	b.n	80056e2 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80056d6:	7bfb      	ldrb	r3, [r7, #15]
 80056d8:	3301      	adds	r3, #1
 80056da:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80056dc:	79fb      	ldrb	r3, [r7, #7]
 80056de:	3b0a      	subs	r3, #10
 80056e0:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80056e2:	79fb      	ldrb	r3, [r7, #7]
 80056e4:	2b09      	cmp	r3, #9
 80056e6:	d8f6      	bhi.n	80056d6 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80056e8:	7bfb      	ldrb	r3, [r7, #15]
 80056ea:	011b      	lsls	r3, r3, #4
 80056ec:	b2da      	uxtb	r2, r3
 80056ee:	79fb      	ldrb	r3, [r7, #7]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	b2db      	uxtb	r3, r3
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3714      	adds	r7, #20
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005700:	b480      	push	{r7}
 8005702:	b085      	sub	sp, #20
 8005704:	af00      	add	r7, sp, #0
 8005706:	4603      	mov	r3, r0
 8005708:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800570a:	2300      	movs	r3, #0
 800570c:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800570e:	79fb      	ldrb	r3, [r7, #7]
 8005710:	091b      	lsrs	r3, r3, #4
 8005712:	b2db      	uxtb	r3, r3
 8005714:	461a      	mov	r2, r3
 8005716:	0092      	lsls	r2, r2, #2
 8005718:	4413      	add	r3, r2
 800571a:	005b      	lsls	r3, r3, #1
 800571c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800571e:	79fb      	ldrb	r3, [r7, #7]
 8005720:	f003 030f 	and.w	r3, r3, #15
 8005724:	b2da      	uxtb	r2, r3
 8005726:	7bfb      	ldrb	r3, [r7, #15]
 8005728:	4413      	add	r3, r2
 800572a:	b2db      	uxtb	r3, r3
}
 800572c:	4618      	mov	r0, r3
 800572e:	3714      	adds	r7, #20
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e041      	b.n	80057ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005750:	b2db      	uxtb	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	d106      	bne.n	8005764 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f7fc fc9a 	bl	8002098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	3304      	adds	r3, #4
 8005774:	4619      	mov	r1, r3
 8005776:	4610      	mov	r0, r2
 8005778:	f000 fc7a 	bl	8006070 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3708      	adds	r7, #8
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
	...

080057d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d001      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e04e      	b.n	800588e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68da      	ldr	r2, [r3, #12]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0201 	orr.w	r2, r2, #1
 8005806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a23      	ldr	r2, [pc, #140]	; (800589c <HAL_TIM_Base_Start_IT+0xc4>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d022      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800581a:	d01d      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a1f      	ldr	r2, [pc, #124]	; (80058a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d018      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a1e      	ldr	r2, [pc, #120]	; (80058a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d013      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a1c      	ldr	r2, [pc, #112]	; (80058a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d00e      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a1b      	ldr	r2, [pc, #108]	; (80058ac <HAL_TIM_Base_Start_IT+0xd4>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d009      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a19      	ldr	r2, [pc, #100]	; (80058b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d004      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x80>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a18      	ldr	r2, [pc, #96]	; (80058b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d111      	bne.n	800587c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f003 0307 	and.w	r3, r3, #7
 8005862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2b06      	cmp	r3, #6
 8005868:	d010      	beq.n	800588c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f042 0201 	orr.w	r2, r2, #1
 8005878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800587a:	e007      	b.n	800588c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0201 	orr.w	r2, r2, #1
 800588a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	40010000 	.word	0x40010000
 80058a0:	40000400 	.word	0x40000400
 80058a4:	40000800 	.word	0x40000800
 80058a8:	40000c00 	.word	0x40000c00
 80058ac:	40010400 	.word	0x40010400
 80058b0:	40014000 	.word	0x40014000
 80058b4:	40001800 	.word	0x40001800

080058b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d101      	bne.n	80058ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e041      	b.n	800594e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d106      	bne.n	80058e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 f839 	bl	8005956 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2202      	movs	r2, #2
 80058e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	3304      	adds	r3, #4
 80058f4:	4619      	mov	r1, r3
 80058f6:	4610      	mov	r0, r2
 80058f8:	f000 fbba 	bl	8006070 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3708      	adds	r7, #8
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005956:	b480      	push	{r7}
 8005958:	b083      	sub	sp, #12
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800595e:	bf00      	nop
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
	...

0800596c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d109      	bne.n	8005990 <HAL_TIM_PWM_Start+0x24>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005982:	b2db      	uxtb	r3, r3
 8005984:	2b01      	cmp	r3, #1
 8005986:	bf14      	ite	ne
 8005988:	2301      	movne	r3, #1
 800598a:	2300      	moveq	r3, #0
 800598c:	b2db      	uxtb	r3, r3
 800598e:	e022      	b.n	80059d6 <HAL_TIM_PWM_Start+0x6a>
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	2b04      	cmp	r3, #4
 8005994:	d109      	bne.n	80059aa <HAL_TIM_PWM_Start+0x3e>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b01      	cmp	r3, #1
 80059a0:	bf14      	ite	ne
 80059a2:	2301      	movne	r3, #1
 80059a4:	2300      	moveq	r3, #0
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	e015      	b.n	80059d6 <HAL_TIM_PWM_Start+0x6a>
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	d109      	bne.n	80059c4 <HAL_TIM_PWM_Start+0x58>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	bf14      	ite	ne
 80059bc:	2301      	movne	r3, #1
 80059be:	2300      	moveq	r3, #0
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	e008      	b.n	80059d6 <HAL_TIM_PWM_Start+0x6a>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	bf14      	ite	ne
 80059d0:	2301      	movne	r3, #1
 80059d2:	2300      	moveq	r3, #0
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d001      	beq.n	80059de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e07c      	b.n	8005ad8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d104      	bne.n	80059ee <HAL_TIM_PWM_Start+0x82>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2202      	movs	r2, #2
 80059e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059ec:	e013      	b.n	8005a16 <HAL_TIM_PWM_Start+0xaa>
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	2b04      	cmp	r3, #4
 80059f2:	d104      	bne.n	80059fe <HAL_TIM_PWM_Start+0x92>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2202      	movs	r2, #2
 80059f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059fc:	e00b      	b.n	8005a16 <HAL_TIM_PWM_Start+0xaa>
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b08      	cmp	r3, #8
 8005a02:	d104      	bne.n	8005a0e <HAL_TIM_PWM_Start+0xa2>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2202      	movs	r2, #2
 8005a08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a0c:	e003      	b.n	8005a16 <HAL_TIM_PWM_Start+0xaa>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2202      	movs	r2, #2
 8005a12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	6839      	ldr	r1, [r7, #0]
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f000 fe10 	bl	8006644 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a2d      	ldr	r2, [pc, #180]	; (8005ae0 <HAL_TIM_PWM_Start+0x174>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d004      	beq.n	8005a38 <HAL_TIM_PWM_Start+0xcc>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a2c      	ldr	r2, [pc, #176]	; (8005ae4 <HAL_TIM_PWM_Start+0x178>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d101      	bne.n	8005a3c <HAL_TIM_PWM_Start+0xd0>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e000      	b.n	8005a3e <HAL_TIM_PWM_Start+0xd2>
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d007      	beq.n	8005a52 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a50:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a22      	ldr	r2, [pc, #136]	; (8005ae0 <HAL_TIM_PWM_Start+0x174>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d022      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x136>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a64:	d01d      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x136>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a1f      	ldr	r2, [pc, #124]	; (8005ae8 <HAL_TIM_PWM_Start+0x17c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d018      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x136>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a1d      	ldr	r2, [pc, #116]	; (8005aec <HAL_TIM_PWM_Start+0x180>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d013      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x136>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a1c      	ldr	r2, [pc, #112]	; (8005af0 <HAL_TIM_PWM_Start+0x184>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d00e      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x136>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a16      	ldr	r2, [pc, #88]	; (8005ae4 <HAL_TIM_PWM_Start+0x178>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d009      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x136>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a18      	ldr	r2, [pc, #96]	; (8005af4 <HAL_TIM_PWM_Start+0x188>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d004      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x136>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a16      	ldr	r2, [pc, #88]	; (8005af8 <HAL_TIM_PWM_Start+0x18c>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d111      	bne.n	8005ac6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f003 0307 	and.w	r3, r3, #7
 8005aac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2b06      	cmp	r3, #6
 8005ab2:	d010      	beq.n	8005ad6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f042 0201 	orr.w	r2, r2, #1
 8005ac2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac4:	e007      	b.n	8005ad6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f042 0201 	orr.w	r2, r2, #1
 8005ad4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3710      	adds	r7, #16
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	40010000 	.word	0x40010000
 8005ae4:	40010400 	.word	0x40010400
 8005ae8:	40000400 	.word	0x40000400
 8005aec:	40000800 	.word	0x40000800
 8005af0:	40000c00 	.word	0x40000c00
 8005af4:	40014000 	.word	0x40014000
 8005af8:	40001800 	.word	0x40001800

08005afc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b02      	cmp	r3, #2
 8005b10:	d122      	bne.n	8005b58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	f003 0302 	and.w	r3, r3, #2
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d11b      	bne.n	8005b58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f06f 0202 	mvn.w	r2, #2
 8005b28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	f003 0303 	and.w	r3, r3, #3
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 fa77 	bl	8006032 <HAL_TIM_IC_CaptureCallback>
 8005b44:	e005      	b.n	8005b52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 fa69 	bl	800601e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f000 fa7a 	bl	8006046 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	f003 0304 	and.w	r3, r3, #4
 8005b62:	2b04      	cmp	r3, #4
 8005b64:	d122      	bne.n	8005bac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	f003 0304 	and.w	r3, r3, #4
 8005b70:	2b04      	cmp	r3, #4
 8005b72:	d11b      	bne.n	8005bac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f06f 0204 	mvn.w	r2, #4
 8005b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2202      	movs	r2, #2
 8005b82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 fa4d 	bl	8006032 <HAL_TIM_IC_CaptureCallback>
 8005b98:	e005      	b.n	8005ba6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 fa3f 	bl	800601e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 fa50 	bl	8006046 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	f003 0308 	and.w	r3, r3, #8
 8005bb6:	2b08      	cmp	r3, #8
 8005bb8:	d122      	bne.n	8005c00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	f003 0308 	and.w	r3, r3, #8
 8005bc4:	2b08      	cmp	r3, #8
 8005bc6:	d11b      	bne.n	8005c00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f06f 0208 	mvn.w	r2, #8
 8005bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2204      	movs	r2, #4
 8005bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	f003 0303 	and.w	r3, r3, #3
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 fa23 	bl	8006032 <HAL_TIM_IC_CaptureCallback>
 8005bec:	e005      	b.n	8005bfa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 fa15 	bl	800601e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 fa26 	bl	8006046 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	f003 0310 	and.w	r3, r3, #16
 8005c0a:	2b10      	cmp	r3, #16
 8005c0c:	d122      	bne.n	8005c54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	f003 0310 	and.w	r3, r3, #16
 8005c18:	2b10      	cmp	r3, #16
 8005c1a:	d11b      	bne.n	8005c54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f06f 0210 	mvn.w	r2, #16
 8005c24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2208      	movs	r2, #8
 8005c2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	69db      	ldr	r3, [r3, #28]
 8005c32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d003      	beq.n	8005c42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 f9f9 	bl	8006032 <HAL_TIM_IC_CaptureCallback>
 8005c40:	e005      	b.n	8005c4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 f9eb 	bl	800601e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f9fc 	bl	8006046 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d10e      	bne.n	8005c80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	f003 0301 	and.w	r3, r3, #1
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d107      	bne.n	8005c80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f06f 0201 	mvn.w	r2, #1
 8005c78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f7fb f98e 	bl	8000f9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c8a:	2b80      	cmp	r3, #128	; 0x80
 8005c8c:	d10e      	bne.n	8005cac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c98:	2b80      	cmp	r3, #128	; 0x80
 8005c9a:	d107      	bne.n	8005cac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 fd78 	bl	800679c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cb6:	2b40      	cmp	r3, #64	; 0x40
 8005cb8:	d10e      	bne.n	8005cd8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc4:	2b40      	cmp	r3, #64	; 0x40
 8005cc6:	d107      	bne.n	8005cd8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005cd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f9c1 	bl	800605a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	f003 0320 	and.w	r3, r3, #32
 8005ce2:	2b20      	cmp	r3, #32
 8005ce4:	d10e      	bne.n	8005d04 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	f003 0320 	and.w	r3, r3, #32
 8005cf0:	2b20      	cmp	r3, #32
 8005cf2:	d107      	bne.n	8005d04 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f06f 0220 	mvn.w	r2, #32
 8005cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 fd42 	bl	8006788 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d04:	bf00      	nop
 8005d06:	3708      	adds	r7, #8
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b086      	sub	sp, #24
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d101      	bne.n	8005d2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d26:	2302      	movs	r3, #2
 8005d28:	e0ae      	b.n	8005e88 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b0c      	cmp	r3, #12
 8005d36:	f200 809f 	bhi.w	8005e78 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005d3a:	a201      	add	r2, pc, #4	; (adr r2, 8005d40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d40:	08005d75 	.word	0x08005d75
 8005d44:	08005e79 	.word	0x08005e79
 8005d48:	08005e79 	.word	0x08005e79
 8005d4c:	08005e79 	.word	0x08005e79
 8005d50:	08005db5 	.word	0x08005db5
 8005d54:	08005e79 	.word	0x08005e79
 8005d58:	08005e79 	.word	0x08005e79
 8005d5c:	08005e79 	.word	0x08005e79
 8005d60:	08005df7 	.word	0x08005df7
 8005d64:	08005e79 	.word	0x08005e79
 8005d68:	08005e79 	.word	0x08005e79
 8005d6c:	08005e79 	.word	0x08005e79
 8005d70:	08005e37 	.word	0x08005e37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68b9      	ldr	r1, [r7, #8]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 fa18 	bl	80061b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	699a      	ldr	r2, [r3, #24]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f042 0208 	orr.w	r2, r2, #8
 8005d8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	699a      	ldr	r2, [r3, #24]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 0204 	bic.w	r2, r2, #4
 8005d9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6999      	ldr	r1, [r3, #24]
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	691a      	ldr	r2, [r3, #16]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	430a      	orrs	r2, r1
 8005db0:	619a      	str	r2, [r3, #24]
      break;
 8005db2:	e064      	b.n	8005e7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68b9      	ldr	r1, [r7, #8]
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f000 fa68 	bl	8006290 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	699a      	ldr	r2, [r3, #24]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005dce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	699a      	ldr	r2, [r3, #24]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	6999      	ldr	r1, [r3, #24]
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	021a      	lsls	r2, r3, #8
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	619a      	str	r2, [r3, #24]
      break;
 8005df4:	e043      	b.n	8005e7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68b9      	ldr	r1, [r7, #8]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 fabd 	bl	800637c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	69da      	ldr	r2, [r3, #28]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f042 0208 	orr.w	r2, r2, #8
 8005e10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	69da      	ldr	r2, [r3, #28]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f022 0204 	bic.w	r2, r2, #4
 8005e20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	69d9      	ldr	r1, [r3, #28]
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	691a      	ldr	r2, [r3, #16]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	430a      	orrs	r2, r1
 8005e32:	61da      	str	r2, [r3, #28]
      break;
 8005e34:	e023      	b.n	8005e7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68b9      	ldr	r1, [r7, #8]
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f000 fb11 	bl	8006464 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	69da      	ldr	r2, [r3, #28]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	69da      	ldr	r2, [r3, #28]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	69d9      	ldr	r1, [r3, #28]
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	021a      	lsls	r2, r3, #8
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	61da      	str	r2, [r3, #28]
      break;
 8005e76:	e002      	b.n	8005e7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	75fb      	strb	r3, [r7, #23]
      break;
 8005e7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e86:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3718      	adds	r7, #24
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d101      	bne.n	8005eac <HAL_TIM_ConfigClockSource+0x1c>
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	e0b4      	b.n	8006016 <HAL_TIM_ConfigClockSource+0x186>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2202      	movs	r2, #2
 8005eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005eca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ed2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68ba      	ldr	r2, [r7, #8]
 8005eda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ee4:	d03e      	beq.n	8005f64 <HAL_TIM_ConfigClockSource+0xd4>
 8005ee6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005eea:	f200 8087 	bhi.w	8005ffc <HAL_TIM_ConfigClockSource+0x16c>
 8005eee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ef2:	f000 8086 	beq.w	8006002 <HAL_TIM_ConfigClockSource+0x172>
 8005ef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005efa:	d87f      	bhi.n	8005ffc <HAL_TIM_ConfigClockSource+0x16c>
 8005efc:	2b70      	cmp	r3, #112	; 0x70
 8005efe:	d01a      	beq.n	8005f36 <HAL_TIM_ConfigClockSource+0xa6>
 8005f00:	2b70      	cmp	r3, #112	; 0x70
 8005f02:	d87b      	bhi.n	8005ffc <HAL_TIM_ConfigClockSource+0x16c>
 8005f04:	2b60      	cmp	r3, #96	; 0x60
 8005f06:	d050      	beq.n	8005faa <HAL_TIM_ConfigClockSource+0x11a>
 8005f08:	2b60      	cmp	r3, #96	; 0x60
 8005f0a:	d877      	bhi.n	8005ffc <HAL_TIM_ConfigClockSource+0x16c>
 8005f0c:	2b50      	cmp	r3, #80	; 0x50
 8005f0e:	d03c      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0xfa>
 8005f10:	2b50      	cmp	r3, #80	; 0x50
 8005f12:	d873      	bhi.n	8005ffc <HAL_TIM_ConfigClockSource+0x16c>
 8005f14:	2b40      	cmp	r3, #64	; 0x40
 8005f16:	d058      	beq.n	8005fca <HAL_TIM_ConfigClockSource+0x13a>
 8005f18:	2b40      	cmp	r3, #64	; 0x40
 8005f1a:	d86f      	bhi.n	8005ffc <HAL_TIM_ConfigClockSource+0x16c>
 8005f1c:	2b30      	cmp	r3, #48	; 0x30
 8005f1e:	d064      	beq.n	8005fea <HAL_TIM_ConfigClockSource+0x15a>
 8005f20:	2b30      	cmp	r3, #48	; 0x30
 8005f22:	d86b      	bhi.n	8005ffc <HAL_TIM_ConfigClockSource+0x16c>
 8005f24:	2b20      	cmp	r3, #32
 8005f26:	d060      	beq.n	8005fea <HAL_TIM_ConfigClockSource+0x15a>
 8005f28:	2b20      	cmp	r3, #32
 8005f2a:	d867      	bhi.n	8005ffc <HAL_TIM_ConfigClockSource+0x16c>
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d05c      	beq.n	8005fea <HAL_TIM_ConfigClockSource+0x15a>
 8005f30:	2b10      	cmp	r3, #16
 8005f32:	d05a      	beq.n	8005fea <HAL_TIM_ConfigClockSource+0x15a>
 8005f34:	e062      	b.n	8005ffc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6818      	ldr	r0, [r3, #0]
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	6899      	ldr	r1, [r3, #8]
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	685a      	ldr	r2, [r3, #4]
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	f000 fb5d 	bl	8006604 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005f58:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	68ba      	ldr	r2, [r7, #8]
 8005f60:	609a      	str	r2, [r3, #8]
      break;
 8005f62:	e04f      	b.n	8006004 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6818      	ldr	r0, [r3, #0]
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	6899      	ldr	r1, [r3, #8]
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	f000 fb46 	bl	8006604 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	689a      	ldr	r2, [r3, #8]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f86:	609a      	str	r2, [r3, #8]
      break;
 8005f88:	e03c      	b.n	8006004 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6818      	ldr	r0, [r3, #0]
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	6859      	ldr	r1, [r3, #4]
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	461a      	mov	r2, r3
 8005f98:	f000 faba 	bl	8006510 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2150      	movs	r1, #80	; 0x50
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f000 fb13 	bl	80065ce <TIM_ITRx_SetConfig>
      break;
 8005fa8:	e02c      	b.n	8006004 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6818      	ldr	r0, [r3, #0]
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	6859      	ldr	r1, [r3, #4]
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	f000 fad9 	bl	800656e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2160      	movs	r1, #96	; 0x60
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f000 fb03 	bl	80065ce <TIM_ITRx_SetConfig>
      break;
 8005fc8:	e01c      	b.n	8006004 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6818      	ldr	r0, [r3, #0]
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	6859      	ldr	r1, [r3, #4]
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	f000 fa9a 	bl	8006510 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2140      	movs	r1, #64	; 0x40
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f000 faf3 	bl	80065ce <TIM_ITRx_SetConfig>
      break;
 8005fe8:	e00c      	b.n	8006004 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	4610      	mov	r0, r2
 8005ff6:	f000 faea 	bl	80065ce <TIM_ITRx_SetConfig>
      break;
 8005ffa:	e003      	b.n	8006004 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	73fb      	strb	r3, [r7, #15]
      break;
 8006000:	e000      	b.n	8006004 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006002:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006014:	7bfb      	ldrb	r3, [r7, #15]
}
 8006016:	4618      	mov	r0, r3
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800601e:	b480      	push	{r7}
 8006020:	b083      	sub	sp, #12
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006026:	bf00      	nop
 8006028:	370c      	adds	r7, #12
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr

08006032 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006032:	b480      	push	{r7}
 8006034:	b083      	sub	sp, #12
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800603a:	bf00      	nop
 800603c:	370c      	adds	r7, #12
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr

08006046 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006046:	b480      	push	{r7}
 8006048:	b083      	sub	sp, #12
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800604e:	bf00      	nop
 8006050:	370c      	adds	r7, #12
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr

0800605a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800605a:	b480      	push	{r7}
 800605c:	b083      	sub	sp, #12
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006062:	bf00      	nop
 8006064:	370c      	adds	r7, #12
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
	...

08006070 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a40      	ldr	r2, [pc, #256]	; (8006184 <TIM_Base_SetConfig+0x114>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d013      	beq.n	80060b0 <TIM_Base_SetConfig+0x40>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800608e:	d00f      	beq.n	80060b0 <TIM_Base_SetConfig+0x40>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a3d      	ldr	r2, [pc, #244]	; (8006188 <TIM_Base_SetConfig+0x118>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d00b      	beq.n	80060b0 <TIM_Base_SetConfig+0x40>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a3c      	ldr	r2, [pc, #240]	; (800618c <TIM_Base_SetConfig+0x11c>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d007      	beq.n	80060b0 <TIM_Base_SetConfig+0x40>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a3b      	ldr	r2, [pc, #236]	; (8006190 <TIM_Base_SetConfig+0x120>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d003      	beq.n	80060b0 <TIM_Base_SetConfig+0x40>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a3a      	ldr	r2, [pc, #232]	; (8006194 <TIM_Base_SetConfig+0x124>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d108      	bne.n	80060c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	4313      	orrs	r3, r2
 80060c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a2f      	ldr	r2, [pc, #188]	; (8006184 <TIM_Base_SetConfig+0x114>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d02b      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060d0:	d027      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4a2c      	ldr	r2, [pc, #176]	; (8006188 <TIM_Base_SetConfig+0x118>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d023      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a2b      	ldr	r2, [pc, #172]	; (800618c <TIM_Base_SetConfig+0x11c>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d01f      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a2a      	ldr	r2, [pc, #168]	; (8006190 <TIM_Base_SetConfig+0x120>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d01b      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a29      	ldr	r2, [pc, #164]	; (8006194 <TIM_Base_SetConfig+0x124>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d017      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a28      	ldr	r2, [pc, #160]	; (8006198 <TIM_Base_SetConfig+0x128>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d013      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a27      	ldr	r2, [pc, #156]	; (800619c <TIM_Base_SetConfig+0x12c>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d00f      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a26      	ldr	r2, [pc, #152]	; (80061a0 <TIM_Base_SetConfig+0x130>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d00b      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a25      	ldr	r2, [pc, #148]	; (80061a4 <TIM_Base_SetConfig+0x134>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d007      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a24      	ldr	r2, [pc, #144]	; (80061a8 <TIM_Base_SetConfig+0x138>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d003      	beq.n	8006122 <TIM_Base_SetConfig+0xb2>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a23      	ldr	r2, [pc, #140]	; (80061ac <TIM_Base_SetConfig+0x13c>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d108      	bne.n	8006134 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006128:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	4313      	orrs	r3, r2
 8006132:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	4313      	orrs	r3, r2
 8006140:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	689a      	ldr	r2, [r3, #8]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a0a      	ldr	r2, [pc, #40]	; (8006184 <TIM_Base_SetConfig+0x114>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d003      	beq.n	8006168 <TIM_Base_SetConfig+0xf8>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a0c      	ldr	r2, [pc, #48]	; (8006194 <TIM_Base_SetConfig+0x124>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d103      	bne.n	8006170 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	691a      	ldr	r2, [r3, #16]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	615a      	str	r2, [r3, #20]
}
 8006176:	bf00      	nop
 8006178:	3714      	adds	r7, #20
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	40010000 	.word	0x40010000
 8006188:	40000400 	.word	0x40000400
 800618c:	40000800 	.word	0x40000800
 8006190:	40000c00 	.word	0x40000c00
 8006194:	40010400 	.word	0x40010400
 8006198:	40014000 	.word	0x40014000
 800619c:	40014400 	.word	0x40014400
 80061a0:	40014800 	.word	0x40014800
 80061a4:	40001800 	.word	0x40001800
 80061a8:	40001c00 	.word	0x40001c00
 80061ac:	40002000 	.word	0x40002000

080061b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	f023 0201 	bic.w	r2, r3, #1
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f023 0303 	bic.w	r3, r3, #3
 80061e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	f023 0302 	bic.w	r3, r3, #2
 80061f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	4313      	orrs	r3, r2
 8006202:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a20      	ldr	r2, [pc, #128]	; (8006288 <TIM_OC1_SetConfig+0xd8>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d003      	beq.n	8006214 <TIM_OC1_SetConfig+0x64>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a1f      	ldr	r2, [pc, #124]	; (800628c <TIM_OC1_SetConfig+0xdc>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d10c      	bne.n	800622e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	f023 0308 	bic.w	r3, r3, #8
 800621a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	4313      	orrs	r3, r2
 8006224:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	f023 0304 	bic.w	r3, r3, #4
 800622c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a15      	ldr	r2, [pc, #84]	; (8006288 <TIM_OC1_SetConfig+0xd8>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d003      	beq.n	800623e <TIM_OC1_SetConfig+0x8e>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a14      	ldr	r2, [pc, #80]	; (800628c <TIM_OC1_SetConfig+0xdc>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d111      	bne.n	8006262 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006244:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800624c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	693a      	ldr	r2, [r7, #16]
 8006254:	4313      	orrs	r3, r2
 8006256:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	699b      	ldr	r3, [r3, #24]
 800625c:	693a      	ldr	r2, [r7, #16]
 800625e:	4313      	orrs	r3, r2
 8006260:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	693a      	ldr	r2, [r7, #16]
 8006266:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	68fa      	ldr	r2, [r7, #12]
 800626c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	685a      	ldr	r2, [r3, #4]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	697a      	ldr	r2, [r7, #20]
 800627a:	621a      	str	r2, [r3, #32]
}
 800627c:	bf00      	nop
 800627e:	371c      	adds	r7, #28
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	40010000 	.word	0x40010000
 800628c:	40010400 	.word	0x40010400

08006290 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006290:	b480      	push	{r7}
 8006292:	b087      	sub	sp, #28
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	f023 0210 	bic.w	r2, r3, #16
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	699b      	ldr	r3, [r3, #24]
 80062b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	021b      	lsls	r3, r3, #8
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	f023 0320 	bic.w	r3, r3, #32
 80062da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	011b      	lsls	r3, r3, #4
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a22      	ldr	r2, [pc, #136]	; (8006374 <TIM_OC2_SetConfig+0xe4>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d003      	beq.n	80062f8 <TIM_OC2_SetConfig+0x68>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a21      	ldr	r2, [pc, #132]	; (8006378 <TIM_OC2_SetConfig+0xe8>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d10d      	bne.n	8006314 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	011b      	lsls	r3, r3, #4
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	4313      	orrs	r3, r2
 800630a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006312:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a17      	ldr	r2, [pc, #92]	; (8006374 <TIM_OC2_SetConfig+0xe4>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d003      	beq.n	8006324 <TIM_OC2_SetConfig+0x94>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a16      	ldr	r2, [pc, #88]	; (8006378 <TIM_OC2_SetConfig+0xe8>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d113      	bne.n	800634c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800632a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006332:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	695b      	ldr	r3, [r3, #20]
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	693a      	ldr	r2, [r7, #16]
 800633c:	4313      	orrs	r3, r2
 800633e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	009b      	lsls	r3, r3, #2
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	4313      	orrs	r3, r2
 800634a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	621a      	str	r2, [r3, #32]
}
 8006366:	bf00      	nop
 8006368:	371c      	adds	r7, #28
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	40010000 	.word	0x40010000
 8006378:	40010400 	.word	0x40010400

0800637c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800637c:	b480      	push	{r7}
 800637e:	b087      	sub	sp, #28
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a1b      	ldr	r3, [r3, #32]
 8006396:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	69db      	ldr	r3, [r3, #28]
 80063a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f023 0303 	bic.w	r3, r3, #3
 80063b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68fa      	ldr	r2, [r7, #12]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80063c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	021b      	lsls	r3, r3, #8
 80063cc:	697a      	ldr	r2, [r7, #20]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a21      	ldr	r2, [pc, #132]	; (800645c <TIM_OC3_SetConfig+0xe0>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d003      	beq.n	80063e2 <TIM_OC3_SetConfig+0x66>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a20      	ldr	r2, [pc, #128]	; (8006460 <TIM_OC3_SetConfig+0xe4>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d10d      	bne.n	80063fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	021b      	lsls	r3, r3, #8
 80063f0:	697a      	ldr	r2, [r7, #20]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a16      	ldr	r2, [pc, #88]	; (800645c <TIM_OC3_SetConfig+0xe0>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d003      	beq.n	800640e <TIM_OC3_SetConfig+0x92>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a15      	ldr	r2, [pc, #84]	; (8006460 <TIM_OC3_SetConfig+0xe4>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d113      	bne.n	8006436 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800641c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	695b      	ldr	r3, [r3, #20]
 8006422:	011b      	lsls	r3, r3, #4
 8006424:	693a      	ldr	r2, [r7, #16]
 8006426:	4313      	orrs	r3, r2
 8006428:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	699b      	ldr	r3, [r3, #24]
 800642e:	011b      	lsls	r3, r3, #4
 8006430:	693a      	ldr	r2, [r7, #16]
 8006432:	4313      	orrs	r3, r2
 8006434:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	693a      	ldr	r2, [r7, #16]
 800643a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	685a      	ldr	r2, [r3, #4]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	697a      	ldr	r2, [r7, #20]
 800644e:	621a      	str	r2, [r3, #32]
}
 8006450:	bf00      	nop
 8006452:	371c      	adds	r7, #28
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr
 800645c:	40010000 	.word	0x40010000
 8006460:	40010400 	.word	0x40010400

08006464 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006464:	b480      	push	{r7}
 8006466:	b087      	sub	sp, #28
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a1b      	ldr	r3, [r3, #32]
 8006472:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	69db      	ldr	r3, [r3, #28]
 800648a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006492:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800649a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	021b      	lsls	r3, r3, #8
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	031b      	lsls	r3, r3, #12
 80064b6:	693a      	ldr	r2, [r7, #16]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a12      	ldr	r2, [pc, #72]	; (8006508 <TIM_OC4_SetConfig+0xa4>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d003      	beq.n	80064cc <TIM_OC4_SetConfig+0x68>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a11      	ldr	r2, [pc, #68]	; (800650c <TIM_OC4_SetConfig+0xa8>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d109      	bne.n	80064e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80064d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	695b      	ldr	r3, [r3, #20]
 80064d8:	019b      	lsls	r3, r3, #6
 80064da:	697a      	ldr	r2, [r7, #20]
 80064dc:	4313      	orrs	r3, r2
 80064de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	697a      	ldr	r2, [r7, #20]
 80064e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	685a      	ldr	r2, [r3, #4]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	621a      	str	r2, [r3, #32]
}
 80064fa:	bf00      	nop
 80064fc:	371c      	adds	r7, #28
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
 8006506:	bf00      	nop
 8006508:	40010000 	.word	0x40010000
 800650c:	40010400 	.word	0x40010400

08006510 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006510:	b480      	push	{r7}
 8006512:	b087      	sub	sp, #28
 8006514:	af00      	add	r7, sp, #0
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6a1b      	ldr	r3, [r3, #32]
 8006520:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6a1b      	ldr	r3, [r3, #32]
 8006526:	f023 0201 	bic.w	r2, r3, #1
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800653a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	011b      	lsls	r3, r3, #4
 8006540:	693a      	ldr	r2, [r7, #16]
 8006542:	4313      	orrs	r3, r2
 8006544:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	f023 030a 	bic.w	r3, r3, #10
 800654c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800654e:	697a      	ldr	r2, [r7, #20]
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	4313      	orrs	r3, r2
 8006554:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	693a      	ldr	r2, [r7, #16]
 800655a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	697a      	ldr	r2, [r7, #20]
 8006560:	621a      	str	r2, [r3, #32]
}
 8006562:	bf00      	nop
 8006564:	371c      	adds	r7, #28
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr

0800656e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800656e:	b480      	push	{r7}
 8006570:	b087      	sub	sp, #28
 8006572:	af00      	add	r7, sp, #0
 8006574:	60f8      	str	r0, [r7, #12]
 8006576:	60b9      	str	r1, [r7, #8]
 8006578:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	f023 0210 	bic.w	r2, r3, #16
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	699b      	ldr	r3, [r3, #24]
 800658a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006598:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	031b      	lsls	r3, r3, #12
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80065aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	011b      	lsls	r3, r3, #4
 80065b0:	693a      	ldr	r2, [r7, #16]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	697a      	ldr	r2, [r7, #20]
 80065ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	693a      	ldr	r2, [r7, #16]
 80065c0:	621a      	str	r2, [r3, #32]
}
 80065c2:	bf00      	nop
 80065c4:	371c      	adds	r7, #28
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr

080065ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80065ce:	b480      	push	{r7}
 80065d0:	b085      	sub	sp, #20
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
 80065d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	f043 0307 	orr.w	r3, r3, #7
 80065f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	68fa      	ldr	r2, [r7, #12]
 80065f6:	609a      	str	r2, [r3, #8]
}
 80065f8:	bf00      	nop
 80065fa:	3714      	adds	r7, #20
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006604:	b480      	push	{r7}
 8006606:	b087      	sub	sp, #28
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
 8006610:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800661e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	021a      	lsls	r2, r3, #8
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	431a      	orrs	r2, r3
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	4313      	orrs	r3, r2
 800662c:	697a      	ldr	r2, [r7, #20]
 800662e:	4313      	orrs	r3, r2
 8006630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	609a      	str	r2, [r3, #8]
}
 8006638:	bf00      	nop
 800663a:	371c      	adds	r7, #28
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr

08006644 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006644:	b480      	push	{r7}
 8006646:	b087      	sub	sp, #28
 8006648:	af00      	add	r7, sp, #0
 800664a:	60f8      	str	r0, [r7, #12]
 800664c:	60b9      	str	r1, [r7, #8]
 800664e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	f003 031f 	and.w	r3, r3, #31
 8006656:	2201      	movs	r2, #1
 8006658:	fa02 f303 	lsl.w	r3, r2, r3
 800665c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6a1a      	ldr	r2, [r3, #32]
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	43db      	mvns	r3, r3
 8006666:	401a      	ands	r2, r3
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6a1a      	ldr	r2, [r3, #32]
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	f003 031f 	and.w	r3, r3, #31
 8006676:	6879      	ldr	r1, [r7, #4]
 8006678:	fa01 f303 	lsl.w	r3, r1, r3
 800667c:	431a      	orrs	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	621a      	str	r2, [r3, #32]
}
 8006682:	bf00      	nop
 8006684:	371c      	adds	r7, #28
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr
	...

08006690 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006690:	b480      	push	{r7}
 8006692:	b085      	sub	sp, #20
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d101      	bne.n	80066a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066a4:	2302      	movs	r3, #2
 80066a6:	e05a      	b.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2202      	movs	r2, #2
 80066b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68fa      	ldr	r2, [r7, #12]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a21      	ldr	r2, [pc, #132]	; (800676c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d022      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066f4:	d01d      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a1d      	ldr	r2, [pc, #116]	; (8006770 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d018      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a1b      	ldr	r2, [pc, #108]	; (8006774 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d013      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a1a      	ldr	r2, [pc, #104]	; (8006778 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d00e      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a18      	ldr	r2, [pc, #96]	; (800677c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d009      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a17      	ldr	r2, [pc, #92]	; (8006780 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d004      	beq.n	8006732 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a15      	ldr	r2, [pc, #84]	; (8006784 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d10c      	bne.n	800674c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006738:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	4313      	orrs	r3, r2
 8006742:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68ba      	ldr	r2, [r7, #8]
 800674a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800675c:	2300      	movs	r3, #0
}
 800675e:	4618      	mov	r0, r3
 8006760:	3714      	adds	r7, #20
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	40010000 	.word	0x40010000
 8006770:	40000400 	.word	0x40000400
 8006774:	40000800 	.word	0x40000800
 8006778:	40000c00 	.word	0x40000c00
 800677c:	40010400 	.word	0x40010400
 8006780:	40014000 	.word	0x40014000
 8006784:	40001800 	.word	0x40001800

08006788 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b082      	sub	sp, #8
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d101      	bne.n	80067c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e03f      	b.n	8006842 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d106      	bne.n	80067dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f7fb fd26 	bl	8002228 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2224      	movs	r2, #36	; 0x24
 80067e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68da      	ldr	r2, [r3, #12]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80067f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 fd7b 	bl	80072f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	691a      	ldr	r2, [r3, #16]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006808:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	695a      	ldr	r2, [r3, #20]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006818:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68da      	ldr	r2, [r3, #12]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006828:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2220      	movs	r2, #32
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2220      	movs	r2, #32
 800683c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006840:	2300      	movs	r3, #0
}
 8006842:	4618      	mov	r0, r3
 8006844:	3708      	adds	r7, #8
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b08a      	sub	sp, #40	; 0x28
 800684e:	af02      	add	r7, sp, #8
 8006850:	60f8      	str	r0, [r7, #12]
 8006852:	60b9      	str	r1, [r7, #8]
 8006854:	603b      	str	r3, [r7, #0]
 8006856:	4613      	mov	r3, r2
 8006858:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b20      	cmp	r3, #32
 8006868:	d17c      	bne.n	8006964 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d002      	beq.n	8006876 <HAL_UART_Transmit+0x2c>
 8006870:	88fb      	ldrh	r3, [r7, #6]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d101      	bne.n	800687a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e075      	b.n	8006966 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006880:	2b01      	cmp	r3, #1
 8006882:	d101      	bne.n	8006888 <HAL_UART_Transmit+0x3e>
 8006884:	2302      	movs	r3, #2
 8006886:	e06e      	b.n	8006966 <HAL_UART_Transmit+0x11c>
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2221      	movs	r2, #33	; 0x21
 800689a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800689e:	f7fb fdcf 	bl	8002440 <HAL_GetTick>
 80068a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	88fa      	ldrh	r2, [r7, #6]
 80068a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	88fa      	ldrh	r2, [r7, #6]
 80068ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068b8:	d108      	bne.n	80068cc <HAL_UART_Transmit+0x82>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	691b      	ldr	r3, [r3, #16]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d104      	bne.n	80068cc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80068c2:	2300      	movs	r3, #0
 80068c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	61bb      	str	r3, [r7, #24]
 80068ca:	e003      	b.n	80068d4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80068d0:	2300      	movs	r3, #0
 80068d2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80068dc:	e02a      	b.n	8006934 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	9300      	str	r3, [sp, #0]
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	2200      	movs	r2, #0
 80068e6:	2180      	movs	r1, #128	; 0x80
 80068e8:	68f8      	ldr	r0, [r7, #12]
 80068ea:	f000 faf9 	bl	8006ee0 <UART_WaitOnFlagUntilTimeout>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d001      	beq.n	80068f8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80068f4:	2303      	movs	r3, #3
 80068f6:	e036      	b.n	8006966 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10b      	bne.n	8006916 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	881b      	ldrh	r3, [r3, #0]
 8006902:	461a      	mov	r2, r3
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800690c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	3302      	adds	r3, #2
 8006912:	61bb      	str	r3, [r7, #24]
 8006914:	e007      	b.n	8006926 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	781a      	ldrb	r2, [r3, #0]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	3301      	adds	r3, #1
 8006924:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800692a:	b29b      	uxth	r3, r3
 800692c:	3b01      	subs	r3, #1
 800692e:	b29a      	uxth	r2, r3
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006938:	b29b      	uxth	r3, r3
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1cf      	bne.n	80068de <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	2200      	movs	r2, #0
 8006946:	2140      	movs	r1, #64	; 0x40
 8006948:	68f8      	ldr	r0, [r7, #12]
 800694a:	f000 fac9 	bl	8006ee0 <UART_WaitOnFlagUntilTimeout>
 800694e:	4603      	mov	r3, r0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d001      	beq.n	8006958 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e006      	b.n	8006966 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2220      	movs	r2, #32
 800695c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006960:	2300      	movs	r3, #0
 8006962:	e000      	b.n	8006966 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006964:	2302      	movs	r3, #2
  }
}
 8006966:	4618      	mov	r0, r3
 8006968:	3720      	adds	r7, #32
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
	...

08006970 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b0ba      	sub	sp, #232	; 0xe8
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006996:	2300      	movs	r3, #0
 8006998:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800699c:	2300      	movs	r3, #0
 800699e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80069a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069a6:	f003 030f 	and.w	r3, r3, #15
 80069aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80069ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d10f      	bne.n	80069d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80069b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069ba:	f003 0320 	and.w	r3, r3, #32
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d009      	beq.n	80069d6 <HAL_UART_IRQHandler+0x66>
 80069c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069c6:	f003 0320 	and.w	r3, r3, #32
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d003      	beq.n	80069d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 fbd3 	bl	800717a <UART_Receive_IT>
      return;
 80069d4:	e256      	b.n	8006e84 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80069d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f000 80de 	beq.w	8006b9c <HAL_UART_IRQHandler+0x22c>
 80069e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069e4:	f003 0301 	and.w	r3, r3, #1
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d106      	bne.n	80069fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80069ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069f0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f000 80d1 	beq.w	8006b9c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80069fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00b      	beq.n	8006a1e <HAL_UART_IRQHandler+0xae>
 8006a06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d005      	beq.n	8006a1e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a16:	f043 0201 	orr.w	r2, r3, #1
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a22:	f003 0304 	and.w	r3, r3, #4
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00b      	beq.n	8006a42 <HAL_UART_IRQHandler+0xd2>
 8006a2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d005      	beq.n	8006a42 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a3a:	f043 0202 	orr.w	r2, r3, #2
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a46:	f003 0302 	and.w	r3, r3, #2
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00b      	beq.n	8006a66 <HAL_UART_IRQHandler+0xf6>
 8006a4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a52:	f003 0301 	and.w	r3, r3, #1
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d005      	beq.n	8006a66 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5e:	f043 0204 	orr.w	r2, r3, #4
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a6a:	f003 0308 	and.w	r3, r3, #8
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d011      	beq.n	8006a96 <HAL_UART_IRQHandler+0x126>
 8006a72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a76:	f003 0320 	and.w	r3, r3, #32
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d105      	bne.n	8006a8a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006a7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a82:	f003 0301 	and.w	r3, r3, #1
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d005      	beq.n	8006a96 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a8e:	f043 0208 	orr.w	r2, r3, #8
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f000 81ed 	beq.w	8006e7a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006aa4:	f003 0320 	and.w	r3, r3, #32
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d008      	beq.n	8006abe <HAL_UART_IRQHandler+0x14e>
 8006aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ab0:	f003 0320 	and.w	r3, r3, #32
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d002      	beq.n	8006abe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 fb5e 	bl	800717a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	695b      	ldr	r3, [r3, #20]
 8006ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac8:	2b40      	cmp	r3, #64	; 0x40
 8006aca:	bf0c      	ite	eq
 8006acc:	2301      	moveq	r3, #1
 8006ace:	2300      	movne	r3, #0
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ada:	f003 0308 	and.w	r3, r3, #8
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d103      	bne.n	8006aea <HAL_UART_IRQHandler+0x17a>
 8006ae2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d04f      	beq.n	8006b8a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 fa66 	bl	8006fbc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006afa:	2b40      	cmp	r3, #64	; 0x40
 8006afc:	d141      	bne.n	8006b82 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3314      	adds	r3, #20
 8006b04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006b0c:	e853 3f00 	ldrex	r3, [r3]
 8006b10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006b14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006b18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	3314      	adds	r3, #20
 8006b26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006b2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006b2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006b36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006b3a:	e841 2300 	strex	r3, r2, [r1]
 8006b3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006b42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d1d9      	bne.n	8006afe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d013      	beq.n	8006b7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b56:	4a7d      	ldr	r2, [pc, #500]	; (8006d4c <HAL_UART_IRQHandler+0x3dc>)
 8006b58:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7fc f971 	bl	8002e46 <HAL_DMA_Abort_IT>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d016      	beq.n	8006b98 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b70:	687a      	ldr	r2, [r7, #4]
 8006b72:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b74:	4610      	mov	r0, r2
 8006b76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b78:	e00e      	b.n	8006b98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 f99a 	bl	8006eb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b80:	e00a      	b.n	8006b98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 f996 	bl	8006eb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b88:	e006      	b.n	8006b98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 f992 	bl	8006eb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006b96:	e170      	b.n	8006e7a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b98:	bf00      	nop
    return;
 8006b9a:	e16e      	b.n	8006e7a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	f040 814a 	bne.w	8006e3a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006baa:	f003 0310 	and.w	r3, r3, #16
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	f000 8143 	beq.w	8006e3a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bb8:	f003 0310 	and.w	r3, r3, #16
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	f000 813c 	beq.w	8006e3a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	60bb      	str	r3, [r7, #8]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	60bb      	str	r3, [r7, #8]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	60bb      	str	r3, [r7, #8]
 8006bd6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006be2:	2b40      	cmp	r3, #64	; 0x40
 8006be4:	f040 80b4 	bne.w	8006d50 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006bf4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 8140 	beq.w	8006e7e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c06:	429a      	cmp	r2, r3
 8006c08:	f080 8139 	bcs.w	8006e7e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c12:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c1e:	f000 8088 	beq.w	8006d32 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	330c      	adds	r3, #12
 8006c28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c30:	e853 3f00 	ldrex	r3, [r3]
 8006c34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006c38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c40:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	330c      	adds	r3, #12
 8006c4a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006c4e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c56:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006c5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006c5e:	e841 2300 	strex	r3, r2, [r1]
 8006c62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006c66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1d9      	bne.n	8006c22 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	3314      	adds	r3, #20
 8006c74:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006c78:	e853 3f00 	ldrex	r3, [r3]
 8006c7c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006c7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006c80:	f023 0301 	bic.w	r3, r3, #1
 8006c84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	3314      	adds	r3, #20
 8006c8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006c92:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006c96:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c98:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006c9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006c9e:	e841 2300 	strex	r3, r2, [r1]
 8006ca2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006ca4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d1e1      	bne.n	8006c6e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3314      	adds	r3, #20
 8006cb0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006cb4:	e853 3f00 	ldrex	r3, [r3]
 8006cb8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006cba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006cbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cc0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3314      	adds	r3, #20
 8006cca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006cce:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006cd0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006cd4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006cd6:	e841 2300 	strex	r3, r2, [r1]
 8006cda:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006cdc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1e3      	bne.n	8006caa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2220      	movs	r2, #32
 8006ce6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	330c      	adds	r3, #12
 8006cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cfa:	e853 3f00 	ldrex	r3, [r3]
 8006cfe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006d00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d02:	f023 0310 	bic.w	r3, r3, #16
 8006d06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	330c      	adds	r3, #12
 8006d10:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006d14:	65ba      	str	r2, [r7, #88]	; 0x58
 8006d16:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d18:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d1a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d1c:	e841 2300 	strex	r3, r2, [r1]
 8006d20:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006d22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1e3      	bne.n	8006cf0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7fc f81a 	bl	8002d66 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	4619      	mov	r1, r3
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 f8c0 	bl	8006ec8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d48:	e099      	b.n	8006e7e <HAL_UART_IRQHandler+0x50e>
 8006d4a:	bf00      	nop
 8006d4c:	08007083 	.word	0x08007083
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	f000 808b 	beq.w	8006e82 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006d6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f000 8086 	beq.w	8006e82 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	330c      	adds	r3, #12
 8006d7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d80:	e853 3f00 	ldrex	r3, [r3]
 8006d84:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d8c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	330c      	adds	r3, #12
 8006d96:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006d9a:	647a      	str	r2, [r7, #68]	; 0x44
 8006d9c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006da0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006da2:	e841 2300 	strex	r3, r2, [r1]
 8006da6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006da8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1e3      	bne.n	8006d76 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	3314      	adds	r3, #20
 8006db4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db8:	e853 3f00 	ldrex	r3, [r3]
 8006dbc:	623b      	str	r3, [r7, #32]
   return(result);
 8006dbe:	6a3b      	ldr	r3, [r7, #32]
 8006dc0:	f023 0301 	bic.w	r3, r3, #1
 8006dc4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	3314      	adds	r3, #20
 8006dce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006dd2:	633a      	str	r2, [r7, #48]	; 0x30
 8006dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006dd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dda:	e841 2300 	strex	r3, r2, [r1]
 8006dde:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1e3      	bne.n	8006dae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2220      	movs	r2, #32
 8006dea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	330c      	adds	r3, #12
 8006dfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	e853 3f00 	ldrex	r3, [r3]
 8006e02:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f023 0310 	bic.w	r3, r3, #16
 8006e0a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	330c      	adds	r3, #12
 8006e14:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006e18:	61fa      	str	r2, [r7, #28]
 8006e1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1c:	69b9      	ldr	r1, [r7, #24]
 8006e1e:	69fa      	ldr	r2, [r7, #28]
 8006e20:	e841 2300 	strex	r3, r2, [r1]
 8006e24:	617b      	str	r3, [r7, #20]
   return(result);
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d1e3      	bne.n	8006df4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006e30:	4619      	mov	r1, r3
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f000 f848 	bl	8006ec8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006e38:	e023      	b.n	8006e82 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d009      	beq.n	8006e5a <HAL_UART_IRQHandler+0x4ea>
 8006e46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d003      	beq.n	8006e5a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 f929 	bl	80070aa <UART_Transmit_IT>
    return;
 8006e58:	e014      	b.n	8006e84 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00e      	beq.n	8006e84 <HAL_UART_IRQHandler+0x514>
 8006e66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d008      	beq.n	8006e84 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 f969 	bl	800714a <UART_EndTransmit_IT>
    return;
 8006e78:	e004      	b.n	8006e84 <HAL_UART_IRQHandler+0x514>
    return;
 8006e7a:	bf00      	nop
 8006e7c:	e002      	b.n	8006e84 <HAL_UART_IRQHandler+0x514>
      return;
 8006e7e:	bf00      	nop
 8006e80:	e000      	b.n	8006e84 <HAL_UART_IRQHandler+0x514>
      return;
 8006e82:	bf00      	nop
  }
}
 8006e84:	37e8      	adds	r7, #232	; 0xe8
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop

08006e8c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006e94:	bf00      	nop
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006ea8:	bf00      	nop
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ed4:	bf00      	nop
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b090      	sub	sp, #64	; 0x40
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	603b      	str	r3, [r7, #0]
 8006eec:	4613      	mov	r3, r2
 8006eee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ef0:	e050      	b.n	8006f94 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ef2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ef8:	d04c      	beq.n	8006f94 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006efa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d007      	beq.n	8006f10 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f00:	f7fb fa9e 	bl	8002440 <HAL_GetTick>
 8006f04:	4602      	mov	r2, r0
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d241      	bcs.n	8006f94 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	330c      	adds	r3, #12
 8006f16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f1a:	e853 3f00 	ldrex	r3, [r3]
 8006f1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f22:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006f26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	330c      	adds	r3, #12
 8006f2e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006f30:	637a      	str	r2, [r7, #52]	; 0x34
 8006f32:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006f36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f38:	e841 2300 	strex	r3, r2, [r1]
 8006f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d1e5      	bne.n	8006f10 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	3314      	adds	r3, #20
 8006f4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	e853 3f00 	ldrex	r3, [r3]
 8006f52:	613b      	str	r3, [r7, #16]
   return(result);
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	f023 0301 	bic.w	r3, r3, #1
 8006f5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	3314      	adds	r3, #20
 8006f62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f64:	623a      	str	r2, [r7, #32]
 8006f66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f68:	69f9      	ldr	r1, [r7, #28]
 8006f6a:	6a3a      	ldr	r2, [r7, #32]
 8006f6c:	e841 2300 	strex	r3, r2, [r1]
 8006f70:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1e5      	bne.n	8006f44 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2220      	movs	r2, #32
 8006f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2220      	movs	r2, #32
 8006f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006f90:	2303      	movs	r3, #3
 8006f92:	e00f      	b.n	8006fb4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	4013      	ands	r3, r2
 8006f9e:	68ba      	ldr	r2, [r7, #8]
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	bf0c      	ite	eq
 8006fa4:	2301      	moveq	r3, #1
 8006fa6:	2300      	movne	r3, #0
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	461a      	mov	r2, r3
 8006fac:	79fb      	ldrb	r3, [r7, #7]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d09f      	beq.n	8006ef2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006fb2:	2300      	movs	r3, #0
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3740      	adds	r7, #64	; 0x40
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b095      	sub	sp, #84	; 0x54
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	330c      	adds	r3, #12
 8006fca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fce:	e853 3f00 	ldrex	r3, [r3]
 8006fd2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006fda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	330c      	adds	r3, #12
 8006fe2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006fe4:	643a      	str	r2, [r7, #64]	; 0x40
 8006fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006fea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006fec:	e841 2300 	strex	r3, r2, [r1]
 8006ff0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d1e5      	bne.n	8006fc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	3314      	adds	r3, #20
 8006ffe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007000:	6a3b      	ldr	r3, [r7, #32]
 8007002:	e853 3f00 	ldrex	r3, [r3]
 8007006:	61fb      	str	r3, [r7, #28]
   return(result);
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	f023 0301 	bic.w	r3, r3, #1
 800700e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	3314      	adds	r3, #20
 8007016:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007018:	62fa      	str	r2, [r7, #44]	; 0x2c
 800701a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800701e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007020:	e841 2300 	strex	r3, r2, [r1]
 8007024:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1e5      	bne.n	8006ff8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007030:	2b01      	cmp	r3, #1
 8007032:	d119      	bne.n	8007068 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	330c      	adds	r3, #12
 800703a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	e853 3f00 	ldrex	r3, [r3]
 8007042:	60bb      	str	r3, [r7, #8]
   return(result);
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	f023 0310 	bic.w	r3, r3, #16
 800704a:	647b      	str	r3, [r7, #68]	; 0x44
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	330c      	adds	r3, #12
 8007052:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007054:	61ba      	str	r2, [r7, #24]
 8007056:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007058:	6979      	ldr	r1, [r7, #20]
 800705a:	69ba      	ldr	r2, [r7, #24]
 800705c:	e841 2300 	strex	r3, r2, [r1]
 8007060:	613b      	str	r3, [r7, #16]
   return(result);
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1e5      	bne.n	8007034 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2220      	movs	r2, #32
 800706c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007076:	bf00      	nop
 8007078:	3754      	adds	r7, #84	; 0x54
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr

08007082 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007082:	b580      	push	{r7, lr}
 8007084:	b084      	sub	sp, #16
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2200      	movs	r2, #0
 8007094:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2200      	movs	r2, #0
 800709a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f7ff ff09 	bl	8006eb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070a2:	bf00      	nop
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}

080070aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80070aa:	b480      	push	{r7}
 80070ac:	b085      	sub	sp, #20
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2b21      	cmp	r3, #33	; 0x21
 80070bc:	d13e      	bne.n	800713c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070c6:	d114      	bne.n	80070f2 <UART_Transmit_IT+0x48>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	691b      	ldr	r3, [r3, #16]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d110      	bne.n	80070f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6a1b      	ldr	r3, [r3, #32]
 80070d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	881b      	ldrh	r3, [r3, #0]
 80070da:	461a      	mov	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6a1b      	ldr	r3, [r3, #32]
 80070ea:	1c9a      	adds	r2, r3, #2
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	621a      	str	r2, [r3, #32]
 80070f0:	e008      	b.n	8007104 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	1c59      	adds	r1, r3, #1
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	6211      	str	r1, [r2, #32]
 80070fc:	781a      	ldrb	r2, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007108:	b29b      	uxth	r3, r3
 800710a:	3b01      	subs	r3, #1
 800710c:	b29b      	uxth	r3, r3
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	4619      	mov	r1, r3
 8007112:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007114:	2b00      	cmp	r3, #0
 8007116:	d10f      	bne.n	8007138 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68da      	ldr	r2, [r3, #12]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007126:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68da      	ldr	r2, [r3, #12]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007136:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007138:	2300      	movs	r3, #0
 800713a:	e000      	b.n	800713e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800713c:	2302      	movs	r3, #2
  }
}
 800713e:	4618      	mov	r0, r3
 8007140:	3714      	adds	r7, #20
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr

0800714a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b082      	sub	sp, #8
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	68da      	ldr	r2, [r3, #12]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007160:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2220      	movs	r2, #32
 8007166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f7ff fe8e 	bl	8006e8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007170:	2300      	movs	r3, #0
}
 8007172:	4618      	mov	r0, r3
 8007174:	3708      	adds	r7, #8
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800717a:	b580      	push	{r7, lr}
 800717c:	b08c      	sub	sp, #48	; 0x30
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007188:	b2db      	uxtb	r3, r3
 800718a:	2b22      	cmp	r3, #34	; 0x22
 800718c:	f040 80ab 	bne.w	80072e6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007198:	d117      	bne.n	80071ca <UART_Receive_IT+0x50>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	691b      	ldr	r3, [r3, #16]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d113      	bne.n	80071ca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80071a2:	2300      	movs	r3, #0
 80071a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071aa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071bc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071c2:	1c9a      	adds	r2, r3, #2
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	629a      	str	r2, [r3, #40]	; 0x28
 80071c8:	e026      	b.n	8007218 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80071d0:	2300      	movs	r3, #0
 80071d2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071dc:	d007      	beq.n	80071ee <UART_Receive_IT+0x74>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d10a      	bne.n	80071fc <UART_Receive_IT+0x82>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d106      	bne.n	80071fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	b2da      	uxtb	r2, r3
 80071f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071f8:	701a      	strb	r2, [r3, #0]
 80071fa:	e008      	b.n	800720e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	b2db      	uxtb	r3, r3
 8007204:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007208:	b2da      	uxtb	r2, r3
 800720a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800720c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800721c:	b29b      	uxth	r3, r3
 800721e:	3b01      	subs	r3, #1
 8007220:	b29b      	uxth	r3, r3
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	4619      	mov	r1, r3
 8007226:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007228:	2b00      	cmp	r3, #0
 800722a:	d15a      	bne.n	80072e2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	68da      	ldr	r2, [r3, #12]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f022 0220 	bic.w	r2, r2, #32
 800723a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68da      	ldr	r2, [r3, #12]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800724a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	695a      	ldr	r2, [r3, #20]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f022 0201 	bic.w	r2, r2, #1
 800725a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2220      	movs	r2, #32
 8007260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007268:	2b01      	cmp	r3, #1
 800726a:	d135      	bne.n	80072d8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	330c      	adds	r3, #12
 8007278:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	e853 3f00 	ldrex	r3, [r3]
 8007280:	613b      	str	r3, [r7, #16]
   return(result);
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	f023 0310 	bic.w	r3, r3, #16
 8007288:	627b      	str	r3, [r7, #36]	; 0x24
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	330c      	adds	r3, #12
 8007290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007292:	623a      	str	r2, [r7, #32]
 8007294:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007296:	69f9      	ldr	r1, [r7, #28]
 8007298:	6a3a      	ldr	r2, [r7, #32]
 800729a:	e841 2300 	strex	r3, r2, [r1]
 800729e:	61bb      	str	r3, [r7, #24]
   return(result);
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1e5      	bne.n	8007272 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 0310 	and.w	r3, r3, #16
 80072b0:	2b10      	cmp	r3, #16
 80072b2:	d10a      	bne.n	80072ca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80072b4:	2300      	movs	r3, #0
 80072b6:	60fb      	str	r3, [r7, #12]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	60fb      	str	r3, [r7, #12]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	60fb      	str	r3, [r7, #12]
 80072c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80072ce:	4619      	mov	r1, r3
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f7ff fdf9 	bl	8006ec8 <HAL_UARTEx_RxEventCallback>
 80072d6:	e002      	b.n	80072de <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f7ff fde1 	bl	8006ea0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80072de:	2300      	movs	r3, #0
 80072e0:	e002      	b.n	80072e8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80072e2:	2300      	movs	r3, #0
 80072e4:	e000      	b.n	80072e8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80072e6:	2302      	movs	r3, #2
  }
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3730      	adds	r7, #48	; 0x30
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072f4:	b0c0      	sub	sp, #256	; 0x100
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	691b      	ldr	r3, [r3, #16]
 8007304:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800730c:	68d9      	ldr	r1, [r3, #12]
 800730e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	ea40 0301 	orr.w	r3, r0, r1
 8007318:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800731a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800731e:	689a      	ldr	r2, [r3, #8]
 8007320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	431a      	orrs	r2, r3
 8007328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800732c:	695b      	ldr	r3, [r3, #20]
 800732e:	431a      	orrs	r2, r3
 8007330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007334:	69db      	ldr	r3, [r3, #28]
 8007336:	4313      	orrs	r3, r2
 8007338:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800733c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007348:	f021 010c 	bic.w	r1, r1, #12
 800734c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007356:	430b      	orrs	r3, r1
 8007358:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800735a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	695b      	ldr	r3, [r3, #20]
 8007362:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800736a:	6999      	ldr	r1, [r3, #24]
 800736c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	ea40 0301 	orr.w	r3, r0, r1
 8007376:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	4b8f      	ldr	r3, [pc, #572]	; (80075bc <UART_SetConfig+0x2cc>)
 8007380:	429a      	cmp	r2, r3
 8007382:	d005      	beq.n	8007390 <UART_SetConfig+0xa0>
 8007384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	4b8d      	ldr	r3, [pc, #564]	; (80075c0 <UART_SetConfig+0x2d0>)
 800738c:	429a      	cmp	r2, r3
 800738e:	d104      	bne.n	800739a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007390:	f7fd fd00 	bl	8004d94 <HAL_RCC_GetPCLK2Freq>
 8007394:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007398:	e003      	b.n	80073a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800739a:	f7fd fce7 	bl	8004d6c <HAL_RCC_GetPCLK1Freq>
 800739e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073a6:	69db      	ldr	r3, [r3, #28]
 80073a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073ac:	f040 810c 	bne.w	80075c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80073b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073b4:	2200      	movs	r2, #0
 80073b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80073ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80073be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80073c2:	4622      	mov	r2, r4
 80073c4:	462b      	mov	r3, r5
 80073c6:	1891      	adds	r1, r2, r2
 80073c8:	65b9      	str	r1, [r7, #88]	; 0x58
 80073ca:	415b      	adcs	r3, r3
 80073cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80073d2:	4621      	mov	r1, r4
 80073d4:	eb12 0801 	adds.w	r8, r2, r1
 80073d8:	4629      	mov	r1, r5
 80073da:	eb43 0901 	adc.w	r9, r3, r1
 80073de:	f04f 0200 	mov.w	r2, #0
 80073e2:	f04f 0300 	mov.w	r3, #0
 80073e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073f2:	4690      	mov	r8, r2
 80073f4:	4699      	mov	r9, r3
 80073f6:	4623      	mov	r3, r4
 80073f8:	eb18 0303 	adds.w	r3, r8, r3
 80073fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007400:	462b      	mov	r3, r5
 8007402:	eb49 0303 	adc.w	r3, r9, r3
 8007406:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800740a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007416:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800741a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800741e:	460b      	mov	r3, r1
 8007420:	18db      	adds	r3, r3, r3
 8007422:	653b      	str	r3, [r7, #80]	; 0x50
 8007424:	4613      	mov	r3, r2
 8007426:	eb42 0303 	adc.w	r3, r2, r3
 800742a:	657b      	str	r3, [r7, #84]	; 0x54
 800742c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007430:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007434:	f7f8 ff34 	bl	80002a0 <__aeabi_uldivmod>
 8007438:	4602      	mov	r2, r0
 800743a:	460b      	mov	r3, r1
 800743c:	4b61      	ldr	r3, [pc, #388]	; (80075c4 <UART_SetConfig+0x2d4>)
 800743e:	fba3 2302 	umull	r2, r3, r3, r2
 8007442:	095b      	lsrs	r3, r3, #5
 8007444:	011c      	lsls	r4, r3, #4
 8007446:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800744a:	2200      	movs	r2, #0
 800744c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007450:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007454:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007458:	4642      	mov	r2, r8
 800745a:	464b      	mov	r3, r9
 800745c:	1891      	adds	r1, r2, r2
 800745e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007460:	415b      	adcs	r3, r3
 8007462:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007464:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007468:	4641      	mov	r1, r8
 800746a:	eb12 0a01 	adds.w	sl, r2, r1
 800746e:	4649      	mov	r1, r9
 8007470:	eb43 0b01 	adc.w	fp, r3, r1
 8007474:	f04f 0200 	mov.w	r2, #0
 8007478:	f04f 0300 	mov.w	r3, #0
 800747c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007480:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007484:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007488:	4692      	mov	sl, r2
 800748a:	469b      	mov	fp, r3
 800748c:	4643      	mov	r3, r8
 800748e:	eb1a 0303 	adds.w	r3, sl, r3
 8007492:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007496:	464b      	mov	r3, r9
 8007498:	eb4b 0303 	adc.w	r3, fp, r3
 800749c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80074a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80074ac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80074b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80074b4:	460b      	mov	r3, r1
 80074b6:	18db      	adds	r3, r3, r3
 80074b8:	643b      	str	r3, [r7, #64]	; 0x40
 80074ba:	4613      	mov	r3, r2
 80074bc:	eb42 0303 	adc.w	r3, r2, r3
 80074c0:	647b      	str	r3, [r7, #68]	; 0x44
 80074c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80074c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80074ca:	f7f8 fee9 	bl	80002a0 <__aeabi_uldivmod>
 80074ce:	4602      	mov	r2, r0
 80074d0:	460b      	mov	r3, r1
 80074d2:	4611      	mov	r1, r2
 80074d4:	4b3b      	ldr	r3, [pc, #236]	; (80075c4 <UART_SetConfig+0x2d4>)
 80074d6:	fba3 2301 	umull	r2, r3, r3, r1
 80074da:	095b      	lsrs	r3, r3, #5
 80074dc:	2264      	movs	r2, #100	; 0x64
 80074de:	fb02 f303 	mul.w	r3, r2, r3
 80074e2:	1acb      	subs	r3, r1, r3
 80074e4:	00db      	lsls	r3, r3, #3
 80074e6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80074ea:	4b36      	ldr	r3, [pc, #216]	; (80075c4 <UART_SetConfig+0x2d4>)
 80074ec:	fba3 2302 	umull	r2, r3, r3, r2
 80074f0:	095b      	lsrs	r3, r3, #5
 80074f2:	005b      	lsls	r3, r3, #1
 80074f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80074f8:	441c      	add	r4, r3
 80074fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074fe:	2200      	movs	r2, #0
 8007500:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007504:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007508:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800750c:	4642      	mov	r2, r8
 800750e:	464b      	mov	r3, r9
 8007510:	1891      	adds	r1, r2, r2
 8007512:	63b9      	str	r1, [r7, #56]	; 0x38
 8007514:	415b      	adcs	r3, r3
 8007516:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007518:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800751c:	4641      	mov	r1, r8
 800751e:	1851      	adds	r1, r2, r1
 8007520:	6339      	str	r1, [r7, #48]	; 0x30
 8007522:	4649      	mov	r1, r9
 8007524:	414b      	adcs	r3, r1
 8007526:	637b      	str	r3, [r7, #52]	; 0x34
 8007528:	f04f 0200 	mov.w	r2, #0
 800752c:	f04f 0300 	mov.w	r3, #0
 8007530:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007534:	4659      	mov	r1, fp
 8007536:	00cb      	lsls	r3, r1, #3
 8007538:	4651      	mov	r1, sl
 800753a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800753e:	4651      	mov	r1, sl
 8007540:	00ca      	lsls	r2, r1, #3
 8007542:	4610      	mov	r0, r2
 8007544:	4619      	mov	r1, r3
 8007546:	4603      	mov	r3, r0
 8007548:	4642      	mov	r2, r8
 800754a:	189b      	adds	r3, r3, r2
 800754c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007550:	464b      	mov	r3, r9
 8007552:	460a      	mov	r2, r1
 8007554:	eb42 0303 	adc.w	r3, r2, r3
 8007558:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800755c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007568:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800756c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007570:	460b      	mov	r3, r1
 8007572:	18db      	adds	r3, r3, r3
 8007574:	62bb      	str	r3, [r7, #40]	; 0x28
 8007576:	4613      	mov	r3, r2
 8007578:	eb42 0303 	adc.w	r3, r2, r3
 800757c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800757e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007582:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007586:	f7f8 fe8b 	bl	80002a0 <__aeabi_uldivmod>
 800758a:	4602      	mov	r2, r0
 800758c:	460b      	mov	r3, r1
 800758e:	4b0d      	ldr	r3, [pc, #52]	; (80075c4 <UART_SetConfig+0x2d4>)
 8007590:	fba3 1302 	umull	r1, r3, r3, r2
 8007594:	095b      	lsrs	r3, r3, #5
 8007596:	2164      	movs	r1, #100	; 0x64
 8007598:	fb01 f303 	mul.w	r3, r1, r3
 800759c:	1ad3      	subs	r3, r2, r3
 800759e:	00db      	lsls	r3, r3, #3
 80075a0:	3332      	adds	r3, #50	; 0x32
 80075a2:	4a08      	ldr	r2, [pc, #32]	; (80075c4 <UART_SetConfig+0x2d4>)
 80075a4:	fba2 2303 	umull	r2, r3, r2, r3
 80075a8:	095b      	lsrs	r3, r3, #5
 80075aa:	f003 0207 	and.w	r2, r3, #7
 80075ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4422      	add	r2, r4
 80075b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80075b8:	e105      	b.n	80077c6 <UART_SetConfig+0x4d6>
 80075ba:	bf00      	nop
 80075bc:	40011000 	.word	0x40011000
 80075c0:	40011400 	.word	0x40011400
 80075c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075cc:	2200      	movs	r2, #0
 80075ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80075d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80075d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80075da:	4642      	mov	r2, r8
 80075dc:	464b      	mov	r3, r9
 80075de:	1891      	adds	r1, r2, r2
 80075e0:	6239      	str	r1, [r7, #32]
 80075e2:	415b      	adcs	r3, r3
 80075e4:	627b      	str	r3, [r7, #36]	; 0x24
 80075e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80075ea:	4641      	mov	r1, r8
 80075ec:	1854      	adds	r4, r2, r1
 80075ee:	4649      	mov	r1, r9
 80075f0:	eb43 0501 	adc.w	r5, r3, r1
 80075f4:	f04f 0200 	mov.w	r2, #0
 80075f8:	f04f 0300 	mov.w	r3, #0
 80075fc:	00eb      	lsls	r3, r5, #3
 80075fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007602:	00e2      	lsls	r2, r4, #3
 8007604:	4614      	mov	r4, r2
 8007606:	461d      	mov	r5, r3
 8007608:	4643      	mov	r3, r8
 800760a:	18e3      	adds	r3, r4, r3
 800760c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007610:	464b      	mov	r3, r9
 8007612:	eb45 0303 	adc.w	r3, r5, r3
 8007616:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800761a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007626:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800762a:	f04f 0200 	mov.w	r2, #0
 800762e:	f04f 0300 	mov.w	r3, #0
 8007632:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007636:	4629      	mov	r1, r5
 8007638:	008b      	lsls	r3, r1, #2
 800763a:	4621      	mov	r1, r4
 800763c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007640:	4621      	mov	r1, r4
 8007642:	008a      	lsls	r2, r1, #2
 8007644:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007648:	f7f8 fe2a 	bl	80002a0 <__aeabi_uldivmod>
 800764c:	4602      	mov	r2, r0
 800764e:	460b      	mov	r3, r1
 8007650:	4b60      	ldr	r3, [pc, #384]	; (80077d4 <UART_SetConfig+0x4e4>)
 8007652:	fba3 2302 	umull	r2, r3, r3, r2
 8007656:	095b      	lsrs	r3, r3, #5
 8007658:	011c      	lsls	r4, r3, #4
 800765a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800765e:	2200      	movs	r2, #0
 8007660:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007664:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007668:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800766c:	4642      	mov	r2, r8
 800766e:	464b      	mov	r3, r9
 8007670:	1891      	adds	r1, r2, r2
 8007672:	61b9      	str	r1, [r7, #24]
 8007674:	415b      	adcs	r3, r3
 8007676:	61fb      	str	r3, [r7, #28]
 8007678:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800767c:	4641      	mov	r1, r8
 800767e:	1851      	adds	r1, r2, r1
 8007680:	6139      	str	r1, [r7, #16]
 8007682:	4649      	mov	r1, r9
 8007684:	414b      	adcs	r3, r1
 8007686:	617b      	str	r3, [r7, #20]
 8007688:	f04f 0200 	mov.w	r2, #0
 800768c:	f04f 0300 	mov.w	r3, #0
 8007690:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007694:	4659      	mov	r1, fp
 8007696:	00cb      	lsls	r3, r1, #3
 8007698:	4651      	mov	r1, sl
 800769a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800769e:	4651      	mov	r1, sl
 80076a0:	00ca      	lsls	r2, r1, #3
 80076a2:	4610      	mov	r0, r2
 80076a4:	4619      	mov	r1, r3
 80076a6:	4603      	mov	r3, r0
 80076a8:	4642      	mov	r2, r8
 80076aa:	189b      	adds	r3, r3, r2
 80076ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80076b0:	464b      	mov	r3, r9
 80076b2:	460a      	mov	r2, r1
 80076b4:	eb42 0303 	adc.w	r3, r2, r3
 80076b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80076bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80076c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80076c8:	f04f 0200 	mov.w	r2, #0
 80076cc:	f04f 0300 	mov.w	r3, #0
 80076d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80076d4:	4649      	mov	r1, r9
 80076d6:	008b      	lsls	r3, r1, #2
 80076d8:	4641      	mov	r1, r8
 80076da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076de:	4641      	mov	r1, r8
 80076e0:	008a      	lsls	r2, r1, #2
 80076e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80076e6:	f7f8 fddb 	bl	80002a0 <__aeabi_uldivmod>
 80076ea:	4602      	mov	r2, r0
 80076ec:	460b      	mov	r3, r1
 80076ee:	4b39      	ldr	r3, [pc, #228]	; (80077d4 <UART_SetConfig+0x4e4>)
 80076f0:	fba3 1302 	umull	r1, r3, r3, r2
 80076f4:	095b      	lsrs	r3, r3, #5
 80076f6:	2164      	movs	r1, #100	; 0x64
 80076f8:	fb01 f303 	mul.w	r3, r1, r3
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	011b      	lsls	r3, r3, #4
 8007700:	3332      	adds	r3, #50	; 0x32
 8007702:	4a34      	ldr	r2, [pc, #208]	; (80077d4 <UART_SetConfig+0x4e4>)
 8007704:	fba2 2303 	umull	r2, r3, r2, r3
 8007708:	095b      	lsrs	r3, r3, #5
 800770a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800770e:	441c      	add	r4, r3
 8007710:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007714:	2200      	movs	r2, #0
 8007716:	673b      	str	r3, [r7, #112]	; 0x70
 8007718:	677a      	str	r2, [r7, #116]	; 0x74
 800771a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800771e:	4642      	mov	r2, r8
 8007720:	464b      	mov	r3, r9
 8007722:	1891      	adds	r1, r2, r2
 8007724:	60b9      	str	r1, [r7, #8]
 8007726:	415b      	adcs	r3, r3
 8007728:	60fb      	str	r3, [r7, #12]
 800772a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800772e:	4641      	mov	r1, r8
 8007730:	1851      	adds	r1, r2, r1
 8007732:	6039      	str	r1, [r7, #0]
 8007734:	4649      	mov	r1, r9
 8007736:	414b      	adcs	r3, r1
 8007738:	607b      	str	r3, [r7, #4]
 800773a:	f04f 0200 	mov.w	r2, #0
 800773e:	f04f 0300 	mov.w	r3, #0
 8007742:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007746:	4659      	mov	r1, fp
 8007748:	00cb      	lsls	r3, r1, #3
 800774a:	4651      	mov	r1, sl
 800774c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007750:	4651      	mov	r1, sl
 8007752:	00ca      	lsls	r2, r1, #3
 8007754:	4610      	mov	r0, r2
 8007756:	4619      	mov	r1, r3
 8007758:	4603      	mov	r3, r0
 800775a:	4642      	mov	r2, r8
 800775c:	189b      	adds	r3, r3, r2
 800775e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007760:	464b      	mov	r3, r9
 8007762:	460a      	mov	r2, r1
 8007764:	eb42 0303 	adc.w	r3, r2, r3
 8007768:	66fb      	str	r3, [r7, #108]	; 0x6c
 800776a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	663b      	str	r3, [r7, #96]	; 0x60
 8007774:	667a      	str	r2, [r7, #100]	; 0x64
 8007776:	f04f 0200 	mov.w	r2, #0
 800777a:	f04f 0300 	mov.w	r3, #0
 800777e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007782:	4649      	mov	r1, r9
 8007784:	008b      	lsls	r3, r1, #2
 8007786:	4641      	mov	r1, r8
 8007788:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800778c:	4641      	mov	r1, r8
 800778e:	008a      	lsls	r2, r1, #2
 8007790:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007794:	f7f8 fd84 	bl	80002a0 <__aeabi_uldivmod>
 8007798:	4602      	mov	r2, r0
 800779a:	460b      	mov	r3, r1
 800779c:	4b0d      	ldr	r3, [pc, #52]	; (80077d4 <UART_SetConfig+0x4e4>)
 800779e:	fba3 1302 	umull	r1, r3, r3, r2
 80077a2:	095b      	lsrs	r3, r3, #5
 80077a4:	2164      	movs	r1, #100	; 0x64
 80077a6:	fb01 f303 	mul.w	r3, r1, r3
 80077aa:	1ad3      	subs	r3, r2, r3
 80077ac:	011b      	lsls	r3, r3, #4
 80077ae:	3332      	adds	r3, #50	; 0x32
 80077b0:	4a08      	ldr	r2, [pc, #32]	; (80077d4 <UART_SetConfig+0x4e4>)
 80077b2:	fba2 2303 	umull	r2, r3, r2, r3
 80077b6:	095b      	lsrs	r3, r3, #5
 80077b8:	f003 020f 	and.w	r2, r3, #15
 80077bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4422      	add	r2, r4
 80077c4:	609a      	str	r2, [r3, #8]
}
 80077c6:	bf00      	nop
 80077c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80077cc:	46bd      	mov	sp, r7
 80077ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077d2:	bf00      	nop
 80077d4:	51eb851f 	.word	0x51eb851f

080077d8 <__errno>:
 80077d8:	4b01      	ldr	r3, [pc, #4]	; (80077e0 <__errno+0x8>)
 80077da:	6818      	ldr	r0, [r3, #0]
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop
 80077e0:	20000178 	.word	0x20000178

080077e4 <__libc_init_array>:
 80077e4:	b570      	push	{r4, r5, r6, lr}
 80077e6:	4d0d      	ldr	r5, [pc, #52]	; (800781c <__libc_init_array+0x38>)
 80077e8:	4c0d      	ldr	r4, [pc, #52]	; (8007820 <__libc_init_array+0x3c>)
 80077ea:	1b64      	subs	r4, r4, r5
 80077ec:	10a4      	asrs	r4, r4, #2
 80077ee:	2600      	movs	r6, #0
 80077f0:	42a6      	cmp	r6, r4
 80077f2:	d109      	bne.n	8007808 <__libc_init_array+0x24>
 80077f4:	4d0b      	ldr	r5, [pc, #44]	; (8007824 <__libc_init_array+0x40>)
 80077f6:	4c0c      	ldr	r4, [pc, #48]	; (8007828 <__libc_init_array+0x44>)
 80077f8:	f001 fa34 	bl	8008c64 <_init>
 80077fc:	1b64      	subs	r4, r4, r5
 80077fe:	10a4      	asrs	r4, r4, #2
 8007800:	2600      	movs	r6, #0
 8007802:	42a6      	cmp	r6, r4
 8007804:	d105      	bne.n	8007812 <__libc_init_array+0x2e>
 8007806:	bd70      	pop	{r4, r5, r6, pc}
 8007808:	f855 3b04 	ldr.w	r3, [r5], #4
 800780c:	4798      	blx	r3
 800780e:	3601      	adds	r6, #1
 8007810:	e7ee      	b.n	80077f0 <__libc_init_array+0xc>
 8007812:	f855 3b04 	ldr.w	r3, [r5], #4
 8007816:	4798      	blx	r3
 8007818:	3601      	adds	r6, #1
 800781a:	e7f2      	b.n	8007802 <__libc_init_array+0x1e>
 800781c:	08008e4c 	.word	0x08008e4c
 8007820:	08008e4c 	.word	0x08008e4c
 8007824:	08008e4c 	.word	0x08008e4c
 8007828:	08008e50 	.word	0x08008e50

0800782c <memset>:
 800782c:	4402      	add	r2, r0
 800782e:	4603      	mov	r3, r0
 8007830:	4293      	cmp	r3, r2
 8007832:	d100      	bne.n	8007836 <memset+0xa>
 8007834:	4770      	bx	lr
 8007836:	f803 1b01 	strb.w	r1, [r3], #1
 800783a:	e7f9      	b.n	8007830 <memset+0x4>

0800783c <iprintf>:
 800783c:	b40f      	push	{r0, r1, r2, r3}
 800783e:	4b0a      	ldr	r3, [pc, #40]	; (8007868 <iprintf+0x2c>)
 8007840:	b513      	push	{r0, r1, r4, lr}
 8007842:	681c      	ldr	r4, [r3, #0]
 8007844:	b124      	cbz	r4, 8007850 <iprintf+0x14>
 8007846:	69a3      	ldr	r3, [r4, #24]
 8007848:	b913      	cbnz	r3, 8007850 <iprintf+0x14>
 800784a:	4620      	mov	r0, r4
 800784c:	f000 fab2 	bl	8007db4 <__sinit>
 8007850:	ab05      	add	r3, sp, #20
 8007852:	9a04      	ldr	r2, [sp, #16]
 8007854:	68a1      	ldr	r1, [r4, #8]
 8007856:	9301      	str	r3, [sp, #4]
 8007858:	4620      	mov	r0, r4
 800785a:	f000 fe17 	bl	800848c <_vfiprintf_r>
 800785e:	b002      	add	sp, #8
 8007860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007864:	b004      	add	sp, #16
 8007866:	4770      	bx	lr
 8007868:	20000178 	.word	0x20000178

0800786c <_puts_r>:
 800786c:	b570      	push	{r4, r5, r6, lr}
 800786e:	460e      	mov	r6, r1
 8007870:	4605      	mov	r5, r0
 8007872:	b118      	cbz	r0, 800787c <_puts_r+0x10>
 8007874:	6983      	ldr	r3, [r0, #24]
 8007876:	b90b      	cbnz	r3, 800787c <_puts_r+0x10>
 8007878:	f000 fa9c 	bl	8007db4 <__sinit>
 800787c:	69ab      	ldr	r3, [r5, #24]
 800787e:	68ac      	ldr	r4, [r5, #8]
 8007880:	b913      	cbnz	r3, 8007888 <_puts_r+0x1c>
 8007882:	4628      	mov	r0, r5
 8007884:	f000 fa96 	bl	8007db4 <__sinit>
 8007888:	4b2c      	ldr	r3, [pc, #176]	; (800793c <_puts_r+0xd0>)
 800788a:	429c      	cmp	r4, r3
 800788c:	d120      	bne.n	80078d0 <_puts_r+0x64>
 800788e:	686c      	ldr	r4, [r5, #4]
 8007890:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007892:	07db      	lsls	r3, r3, #31
 8007894:	d405      	bmi.n	80078a2 <_puts_r+0x36>
 8007896:	89a3      	ldrh	r3, [r4, #12]
 8007898:	0598      	lsls	r0, r3, #22
 800789a:	d402      	bmi.n	80078a2 <_puts_r+0x36>
 800789c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800789e:	f000 fb27 	bl	8007ef0 <__retarget_lock_acquire_recursive>
 80078a2:	89a3      	ldrh	r3, [r4, #12]
 80078a4:	0719      	lsls	r1, r3, #28
 80078a6:	d51d      	bpl.n	80078e4 <_puts_r+0x78>
 80078a8:	6923      	ldr	r3, [r4, #16]
 80078aa:	b1db      	cbz	r3, 80078e4 <_puts_r+0x78>
 80078ac:	3e01      	subs	r6, #1
 80078ae:	68a3      	ldr	r3, [r4, #8]
 80078b0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80078b4:	3b01      	subs	r3, #1
 80078b6:	60a3      	str	r3, [r4, #8]
 80078b8:	bb39      	cbnz	r1, 800790a <_puts_r+0x9e>
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	da38      	bge.n	8007930 <_puts_r+0xc4>
 80078be:	4622      	mov	r2, r4
 80078c0:	210a      	movs	r1, #10
 80078c2:	4628      	mov	r0, r5
 80078c4:	f000 f89c 	bl	8007a00 <__swbuf_r>
 80078c8:	3001      	adds	r0, #1
 80078ca:	d011      	beq.n	80078f0 <_puts_r+0x84>
 80078cc:	250a      	movs	r5, #10
 80078ce:	e011      	b.n	80078f4 <_puts_r+0x88>
 80078d0:	4b1b      	ldr	r3, [pc, #108]	; (8007940 <_puts_r+0xd4>)
 80078d2:	429c      	cmp	r4, r3
 80078d4:	d101      	bne.n	80078da <_puts_r+0x6e>
 80078d6:	68ac      	ldr	r4, [r5, #8]
 80078d8:	e7da      	b.n	8007890 <_puts_r+0x24>
 80078da:	4b1a      	ldr	r3, [pc, #104]	; (8007944 <_puts_r+0xd8>)
 80078dc:	429c      	cmp	r4, r3
 80078de:	bf08      	it	eq
 80078e0:	68ec      	ldreq	r4, [r5, #12]
 80078e2:	e7d5      	b.n	8007890 <_puts_r+0x24>
 80078e4:	4621      	mov	r1, r4
 80078e6:	4628      	mov	r0, r5
 80078e8:	f000 f8dc 	bl	8007aa4 <__swsetup_r>
 80078ec:	2800      	cmp	r0, #0
 80078ee:	d0dd      	beq.n	80078ac <_puts_r+0x40>
 80078f0:	f04f 35ff 	mov.w	r5, #4294967295
 80078f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078f6:	07da      	lsls	r2, r3, #31
 80078f8:	d405      	bmi.n	8007906 <_puts_r+0x9a>
 80078fa:	89a3      	ldrh	r3, [r4, #12]
 80078fc:	059b      	lsls	r3, r3, #22
 80078fe:	d402      	bmi.n	8007906 <_puts_r+0x9a>
 8007900:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007902:	f000 faf6 	bl	8007ef2 <__retarget_lock_release_recursive>
 8007906:	4628      	mov	r0, r5
 8007908:	bd70      	pop	{r4, r5, r6, pc}
 800790a:	2b00      	cmp	r3, #0
 800790c:	da04      	bge.n	8007918 <_puts_r+0xac>
 800790e:	69a2      	ldr	r2, [r4, #24]
 8007910:	429a      	cmp	r2, r3
 8007912:	dc06      	bgt.n	8007922 <_puts_r+0xb6>
 8007914:	290a      	cmp	r1, #10
 8007916:	d004      	beq.n	8007922 <_puts_r+0xb6>
 8007918:	6823      	ldr	r3, [r4, #0]
 800791a:	1c5a      	adds	r2, r3, #1
 800791c:	6022      	str	r2, [r4, #0]
 800791e:	7019      	strb	r1, [r3, #0]
 8007920:	e7c5      	b.n	80078ae <_puts_r+0x42>
 8007922:	4622      	mov	r2, r4
 8007924:	4628      	mov	r0, r5
 8007926:	f000 f86b 	bl	8007a00 <__swbuf_r>
 800792a:	3001      	adds	r0, #1
 800792c:	d1bf      	bne.n	80078ae <_puts_r+0x42>
 800792e:	e7df      	b.n	80078f0 <_puts_r+0x84>
 8007930:	6823      	ldr	r3, [r4, #0]
 8007932:	250a      	movs	r5, #10
 8007934:	1c5a      	adds	r2, r3, #1
 8007936:	6022      	str	r2, [r4, #0]
 8007938:	701d      	strb	r5, [r3, #0]
 800793a:	e7db      	b.n	80078f4 <_puts_r+0x88>
 800793c:	08008dd0 	.word	0x08008dd0
 8007940:	08008df0 	.word	0x08008df0
 8007944:	08008db0 	.word	0x08008db0

08007948 <puts>:
 8007948:	4b02      	ldr	r3, [pc, #8]	; (8007954 <puts+0xc>)
 800794a:	4601      	mov	r1, r0
 800794c:	6818      	ldr	r0, [r3, #0]
 800794e:	f7ff bf8d 	b.w	800786c <_puts_r>
 8007952:	bf00      	nop
 8007954:	20000178 	.word	0x20000178

08007958 <sniprintf>:
 8007958:	b40c      	push	{r2, r3}
 800795a:	b530      	push	{r4, r5, lr}
 800795c:	4b17      	ldr	r3, [pc, #92]	; (80079bc <sniprintf+0x64>)
 800795e:	1e0c      	subs	r4, r1, #0
 8007960:	681d      	ldr	r5, [r3, #0]
 8007962:	b09d      	sub	sp, #116	; 0x74
 8007964:	da08      	bge.n	8007978 <sniprintf+0x20>
 8007966:	238b      	movs	r3, #139	; 0x8b
 8007968:	602b      	str	r3, [r5, #0]
 800796a:	f04f 30ff 	mov.w	r0, #4294967295
 800796e:	b01d      	add	sp, #116	; 0x74
 8007970:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007974:	b002      	add	sp, #8
 8007976:	4770      	bx	lr
 8007978:	f44f 7302 	mov.w	r3, #520	; 0x208
 800797c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007980:	bf14      	ite	ne
 8007982:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007986:	4623      	moveq	r3, r4
 8007988:	9304      	str	r3, [sp, #16]
 800798a:	9307      	str	r3, [sp, #28]
 800798c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007990:	9002      	str	r0, [sp, #8]
 8007992:	9006      	str	r0, [sp, #24]
 8007994:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007998:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800799a:	ab21      	add	r3, sp, #132	; 0x84
 800799c:	a902      	add	r1, sp, #8
 800799e:	4628      	mov	r0, r5
 80079a0:	9301      	str	r3, [sp, #4]
 80079a2:	f000 fc49 	bl	8008238 <_svfiprintf_r>
 80079a6:	1c43      	adds	r3, r0, #1
 80079a8:	bfbc      	itt	lt
 80079aa:	238b      	movlt	r3, #139	; 0x8b
 80079ac:	602b      	strlt	r3, [r5, #0]
 80079ae:	2c00      	cmp	r4, #0
 80079b0:	d0dd      	beq.n	800796e <sniprintf+0x16>
 80079b2:	9b02      	ldr	r3, [sp, #8]
 80079b4:	2200      	movs	r2, #0
 80079b6:	701a      	strb	r2, [r3, #0]
 80079b8:	e7d9      	b.n	800796e <sniprintf+0x16>
 80079ba:	bf00      	nop
 80079bc:	20000178 	.word	0x20000178

080079c0 <siprintf>:
 80079c0:	b40e      	push	{r1, r2, r3}
 80079c2:	b500      	push	{lr}
 80079c4:	b09c      	sub	sp, #112	; 0x70
 80079c6:	ab1d      	add	r3, sp, #116	; 0x74
 80079c8:	9002      	str	r0, [sp, #8]
 80079ca:	9006      	str	r0, [sp, #24]
 80079cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80079d0:	4809      	ldr	r0, [pc, #36]	; (80079f8 <siprintf+0x38>)
 80079d2:	9107      	str	r1, [sp, #28]
 80079d4:	9104      	str	r1, [sp, #16]
 80079d6:	4909      	ldr	r1, [pc, #36]	; (80079fc <siprintf+0x3c>)
 80079d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80079dc:	9105      	str	r1, [sp, #20]
 80079de:	6800      	ldr	r0, [r0, #0]
 80079e0:	9301      	str	r3, [sp, #4]
 80079e2:	a902      	add	r1, sp, #8
 80079e4:	f000 fc28 	bl	8008238 <_svfiprintf_r>
 80079e8:	9b02      	ldr	r3, [sp, #8]
 80079ea:	2200      	movs	r2, #0
 80079ec:	701a      	strb	r2, [r3, #0]
 80079ee:	b01c      	add	sp, #112	; 0x70
 80079f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80079f4:	b003      	add	sp, #12
 80079f6:	4770      	bx	lr
 80079f8:	20000178 	.word	0x20000178
 80079fc:	ffff0208 	.word	0xffff0208

08007a00 <__swbuf_r>:
 8007a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a02:	460e      	mov	r6, r1
 8007a04:	4614      	mov	r4, r2
 8007a06:	4605      	mov	r5, r0
 8007a08:	b118      	cbz	r0, 8007a12 <__swbuf_r+0x12>
 8007a0a:	6983      	ldr	r3, [r0, #24]
 8007a0c:	b90b      	cbnz	r3, 8007a12 <__swbuf_r+0x12>
 8007a0e:	f000 f9d1 	bl	8007db4 <__sinit>
 8007a12:	4b21      	ldr	r3, [pc, #132]	; (8007a98 <__swbuf_r+0x98>)
 8007a14:	429c      	cmp	r4, r3
 8007a16:	d12b      	bne.n	8007a70 <__swbuf_r+0x70>
 8007a18:	686c      	ldr	r4, [r5, #4]
 8007a1a:	69a3      	ldr	r3, [r4, #24]
 8007a1c:	60a3      	str	r3, [r4, #8]
 8007a1e:	89a3      	ldrh	r3, [r4, #12]
 8007a20:	071a      	lsls	r2, r3, #28
 8007a22:	d52f      	bpl.n	8007a84 <__swbuf_r+0x84>
 8007a24:	6923      	ldr	r3, [r4, #16]
 8007a26:	b36b      	cbz	r3, 8007a84 <__swbuf_r+0x84>
 8007a28:	6923      	ldr	r3, [r4, #16]
 8007a2a:	6820      	ldr	r0, [r4, #0]
 8007a2c:	1ac0      	subs	r0, r0, r3
 8007a2e:	6963      	ldr	r3, [r4, #20]
 8007a30:	b2f6      	uxtb	r6, r6
 8007a32:	4283      	cmp	r3, r0
 8007a34:	4637      	mov	r7, r6
 8007a36:	dc04      	bgt.n	8007a42 <__swbuf_r+0x42>
 8007a38:	4621      	mov	r1, r4
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	f000 f926 	bl	8007c8c <_fflush_r>
 8007a40:	bb30      	cbnz	r0, 8007a90 <__swbuf_r+0x90>
 8007a42:	68a3      	ldr	r3, [r4, #8]
 8007a44:	3b01      	subs	r3, #1
 8007a46:	60a3      	str	r3, [r4, #8]
 8007a48:	6823      	ldr	r3, [r4, #0]
 8007a4a:	1c5a      	adds	r2, r3, #1
 8007a4c:	6022      	str	r2, [r4, #0]
 8007a4e:	701e      	strb	r6, [r3, #0]
 8007a50:	6963      	ldr	r3, [r4, #20]
 8007a52:	3001      	adds	r0, #1
 8007a54:	4283      	cmp	r3, r0
 8007a56:	d004      	beq.n	8007a62 <__swbuf_r+0x62>
 8007a58:	89a3      	ldrh	r3, [r4, #12]
 8007a5a:	07db      	lsls	r3, r3, #31
 8007a5c:	d506      	bpl.n	8007a6c <__swbuf_r+0x6c>
 8007a5e:	2e0a      	cmp	r6, #10
 8007a60:	d104      	bne.n	8007a6c <__swbuf_r+0x6c>
 8007a62:	4621      	mov	r1, r4
 8007a64:	4628      	mov	r0, r5
 8007a66:	f000 f911 	bl	8007c8c <_fflush_r>
 8007a6a:	b988      	cbnz	r0, 8007a90 <__swbuf_r+0x90>
 8007a6c:	4638      	mov	r0, r7
 8007a6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a70:	4b0a      	ldr	r3, [pc, #40]	; (8007a9c <__swbuf_r+0x9c>)
 8007a72:	429c      	cmp	r4, r3
 8007a74:	d101      	bne.n	8007a7a <__swbuf_r+0x7a>
 8007a76:	68ac      	ldr	r4, [r5, #8]
 8007a78:	e7cf      	b.n	8007a1a <__swbuf_r+0x1a>
 8007a7a:	4b09      	ldr	r3, [pc, #36]	; (8007aa0 <__swbuf_r+0xa0>)
 8007a7c:	429c      	cmp	r4, r3
 8007a7e:	bf08      	it	eq
 8007a80:	68ec      	ldreq	r4, [r5, #12]
 8007a82:	e7ca      	b.n	8007a1a <__swbuf_r+0x1a>
 8007a84:	4621      	mov	r1, r4
 8007a86:	4628      	mov	r0, r5
 8007a88:	f000 f80c 	bl	8007aa4 <__swsetup_r>
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	d0cb      	beq.n	8007a28 <__swbuf_r+0x28>
 8007a90:	f04f 37ff 	mov.w	r7, #4294967295
 8007a94:	e7ea      	b.n	8007a6c <__swbuf_r+0x6c>
 8007a96:	bf00      	nop
 8007a98:	08008dd0 	.word	0x08008dd0
 8007a9c:	08008df0 	.word	0x08008df0
 8007aa0:	08008db0 	.word	0x08008db0

08007aa4 <__swsetup_r>:
 8007aa4:	4b32      	ldr	r3, [pc, #200]	; (8007b70 <__swsetup_r+0xcc>)
 8007aa6:	b570      	push	{r4, r5, r6, lr}
 8007aa8:	681d      	ldr	r5, [r3, #0]
 8007aaa:	4606      	mov	r6, r0
 8007aac:	460c      	mov	r4, r1
 8007aae:	b125      	cbz	r5, 8007aba <__swsetup_r+0x16>
 8007ab0:	69ab      	ldr	r3, [r5, #24]
 8007ab2:	b913      	cbnz	r3, 8007aba <__swsetup_r+0x16>
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	f000 f97d 	bl	8007db4 <__sinit>
 8007aba:	4b2e      	ldr	r3, [pc, #184]	; (8007b74 <__swsetup_r+0xd0>)
 8007abc:	429c      	cmp	r4, r3
 8007abe:	d10f      	bne.n	8007ae0 <__swsetup_r+0x3c>
 8007ac0:	686c      	ldr	r4, [r5, #4]
 8007ac2:	89a3      	ldrh	r3, [r4, #12]
 8007ac4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ac8:	0719      	lsls	r1, r3, #28
 8007aca:	d42c      	bmi.n	8007b26 <__swsetup_r+0x82>
 8007acc:	06dd      	lsls	r5, r3, #27
 8007ace:	d411      	bmi.n	8007af4 <__swsetup_r+0x50>
 8007ad0:	2309      	movs	r3, #9
 8007ad2:	6033      	str	r3, [r6, #0]
 8007ad4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007ad8:	81a3      	strh	r3, [r4, #12]
 8007ada:	f04f 30ff 	mov.w	r0, #4294967295
 8007ade:	e03e      	b.n	8007b5e <__swsetup_r+0xba>
 8007ae0:	4b25      	ldr	r3, [pc, #148]	; (8007b78 <__swsetup_r+0xd4>)
 8007ae2:	429c      	cmp	r4, r3
 8007ae4:	d101      	bne.n	8007aea <__swsetup_r+0x46>
 8007ae6:	68ac      	ldr	r4, [r5, #8]
 8007ae8:	e7eb      	b.n	8007ac2 <__swsetup_r+0x1e>
 8007aea:	4b24      	ldr	r3, [pc, #144]	; (8007b7c <__swsetup_r+0xd8>)
 8007aec:	429c      	cmp	r4, r3
 8007aee:	bf08      	it	eq
 8007af0:	68ec      	ldreq	r4, [r5, #12]
 8007af2:	e7e6      	b.n	8007ac2 <__swsetup_r+0x1e>
 8007af4:	0758      	lsls	r0, r3, #29
 8007af6:	d512      	bpl.n	8007b1e <__swsetup_r+0x7a>
 8007af8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007afa:	b141      	cbz	r1, 8007b0e <__swsetup_r+0x6a>
 8007afc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b00:	4299      	cmp	r1, r3
 8007b02:	d002      	beq.n	8007b0a <__swsetup_r+0x66>
 8007b04:	4630      	mov	r0, r6
 8007b06:	f000 fa5b 	bl	8007fc0 <_free_r>
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	6363      	str	r3, [r4, #52]	; 0x34
 8007b0e:	89a3      	ldrh	r3, [r4, #12]
 8007b10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b14:	81a3      	strh	r3, [r4, #12]
 8007b16:	2300      	movs	r3, #0
 8007b18:	6063      	str	r3, [r4, #4]
 8007b1a:	6923      	ldr	r3, [r4, #16]
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	89a3      	ldrh	r3, [r4, #12]
 8007b20:	f043 0308 	orr.w	r3, r3, #8
 8007b24:	81a3      	strh	r3, [r4, #12]
 8007b26:	6923      	ldr	r3, [r4, #16]
 8007b28:	b94b      	cbnz	r3, 8007b3e <__swsetup_r+0x9a>
 8007b2a:	89a3      	ldrh	r3, [r4, #12]
 8007b2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b34:	d003      	beq.n	8007b3e <__swsetup_r+0x9a>
 8007b36:	4621      	mov	r1, r4
 8007b38:	4630      	mov	r0, r6
 8007b3a:	f000 fa01 	bl	8007f40 <__smakebuf_r>
 8007b3e:	89a0      	ldrh	r0, [r4, #12]
 8007b40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b44:	f010 0301 	ands.w	r3, r0, #1
 8007b48:	d00a      	beq.n	8007b60 <__swsetup_r+0xbc>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	60a3      	str	r3, [r4, #8]
 8007b4e:	6963      	ldr	r3, [r4, #20]
 8007b50:	425b      	negs	r3, r3
 8007b52:	61a3      	str	r3, [r4, #24]
 8007b54:	6923      	ldr	r3, [r4, #16]
 8007b56:	b943      	cbnz	r3, 8007b6a <__swsetup_r+0xc6>
 8007b58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007b5c:	d1ba      	bne.n	8007ad4 <__swsetup_r+0x30>
 8007b5e:	bd70      	pop	{r4, r5, r6, pc}
 8007b60:	0781      	lsls	r1, r0, #30
 8007b62:	bf58      	it	pl
 8007b64:	6963      	ldrpl	r3, [r4, #20]
 8007b66:	60a3      	str	r3, [r4, #8]
 8007b68:	e7f4      	b.n	8007b54 <__swsetup_r+0xb0>
 8007b6a:	2000      	movs	r0, #0
 8007b6c:	e7f7      	b.n	8007b5e <__swsetup_r+0xba>
 8007b6e:	bf00      	nop
 8007b70:	20000178 	.word	0x20000178
 8007b74:	08008dd0 	.word	0x08008dd0
 8007b78:	08008df0 	.word	0x08008df0
 8007b7c:	08008db0 	.word	0x08008db0

08007b80 <__sflush_r>:
 8007b80:	898a      	ldrh	r2, [r1, #12]
 8007b82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b86:	4605      	mov	r5, r0
 8007b88:	0710      	lsls	r0, r2, #28
 8007b8a:	460c      	mov	r4, r1
 8007b8c:	d458      	bmi.n	8007c40 <__sflush_r+0xc0>
 8007b8e:	684b      	ldr	r3, [r1, #4]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	dc05      	bgt.n	8007ba0 <__sflush_r+0x20>
 8007b94:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	dc02      	bgt.n	8007ba0 <__sflush_r+0x20>
 8007b9a:	2000      	movs	r0, #0
 8007b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ba0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ba2:	2e00      	cmp	r6, #0
 8007ba4:	d0f9      	beq.n	8007b9a <__sflush_r+0x1a>
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007bac:	682f      	ldr	r7, [r5, #0]
 8007bae:	602b      	str	r3, [r5, #0]
 8007bb0:	d032      	beq.n	8007c18 <__sflush_r+0x98>
 8007bb2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007bb4:	89a3      	ldrh	r3, [r4, #12]
 8007bb6:	075a      	lsls	r2, r3, #29
 8007bb8:	d505      	bpl.n	8007bc6 <__sflush_r+0x46>
 8007bba:	6863      	ldr	r3, [r4, #4]
 8007bbc:	1ac0      	subs	r0, r0, r3
 8007bbe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007bc0:	b10b      	cbz	r3, 8007bc6 <__sflush_r+0x46>
 8007bc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007bc4:	1ac0      	subs	r0, r0, r3
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	4602      	mov	r2, r0
 8007bca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bcc:	6a21      	ldr	r1, [r4, #32]
 8007bce:	4628      	mov	r0, r5
 8007bd0:	47b0      	blx	r6
 8007bd2:	1c43      	adds	r3, r0, #1
 8007bd4:	89a3      	ldrh	r3, [r4, #12]
 8007bd6:	d106      	bne.n	8007be6 <__sflush_r+0x66>
 8007bd8:	6829      	ldr	r1, [r5, #0]
 8007bda:	291d      	cmp	r1, #29
 8007bdc:	d82c      	bhi.n	8007c38 <__sflush_r+0xb8>
 8007bde:	4a2a      	ldr	r2, [pc, #168]	; (8007c88 <__sflush_r+0x108>)
 8007be0:	40ca      	lsrs	r2, r1
 8007be2:	07d6      	lsls	r6, r2, #31
 8007be4:	d528      	bpl.n	8007c38 <__sflush_r+0xb8>
 8007be6:	2200      	movs	r2, #0
 8007be8:	6062      	str	r2, [r4, #4]
 8007bea:	04d9      	lsls	r1, r3, #19
 8007bec:	6922      	ldr	r2, [r4, #16]
 8007bee:	6022      	str	r2, [r4, #0]
 8007bf0:	d504      	bpl.n	8007bfc <__sflush_r+0x7c>
 8007bf2:	1c42      	adds	r2, r0, #1
 8007bf4:	d101      	bne.n	8007bfa <__sflush_r+0x7a>
 8007bf6:	682b      	ldr	r3, [r5, #0]
 8007bf8:	b903      	cbnz	r3, 8007bfc <__sflush_r+0x7c>
 8007bfa:	6560      	str	r0, [r4, #84]	; 0x54
 8007bfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bfe:	602f      	str	r7, [r5, #0]
 8007c00:	2900      	cmp	r1, #0
 8007c02:	d0ca      	beq.n	8007b9a <__sflush_r+0x1a>
 8007c04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c08:	4299      	cmp	r1, r3
 8007c0a:	d002      	beq.n	8007c12 <__sflush_r+0x92>
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	f000 f9d7 	bl	8007fc0 <_free_r>
 8007c12:	2000      	movs	r0, #0
 8007c14:	6360      	str	r0, [r4, #52]	; 0x34
 8007c16:	e7c1      	b.n	8007b9c <__sflush_r+0x1c>
 8007c18:	6a21      	ldr	r1, [r4, #32]
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	4628      	mov	r0, r5
 8007c1e:	47b0      	blx	r6
 8007c20:	1c41      	adds	r1, r0, #1
 8007c22:	d1c7      	bne.n	8007bb4 <__sflush_r+0x34>
 8007c24:	682b      	ldr	r3, [r5, #0]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d0c4      	beq.n	8007bb4 <__sflush_r+0x34>
 8007c2a:	2b1d      	cmp	r3, #29
 8007c2c:	d001      	beq.n	8007c32 <__sflush_r+0xb2>
 8007c2e:	2b16      	cmp	r3, #22
 8007c30:	d101      	bne.n	8007c36 <__sflush_r+0xb6>
 8007c32:	602f      	str	r7, [r5, #0]
 8007c34:	e7b1      	b.n	8007b9a <__sflush_r+0x1a>
 8007c36:	89a3      	ldrh	r3, [r4, #12]
 8007c38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c3c:	81a3      	strh	r3, [r4, #12]
 8007c3e:	e7ad      	b.n	8007b9c <__sflush_r+0x1c>
 8007c40:	690f      	ldr	r7, [r1, #16]
 8007c42:	2f00      	cmp	r7, #0
 8007c44:	d0a9      	beq.n	8007b9a <__sflush_r+0x1a>
 8007c46:	0793      	lsls	r3, r2, #30
 8007c48:	680e      	ldr	r6, [r1, #0]
 8007c4a:	bf08      	it	eq
 8007c4c:	694b      	ldreq	r3, [r1, #20]
 8007c4e:	600f      	str	r7, [r1, #0]
 8007c50:	bf18      	it	ne
 8007c52:	2300      	movne	r3, #0
 8007c54:	eba6 0807 	sub.w	r8, r6, r7
 8007c58:	608b      	str	r3, [r1, #8]
 8007c5a:	f1b8 0f00 	cmp.w	r8, #0
 8007c5e:	dd9c      	ble.n	8007b9a <__sflush_r+0x1a>
 8007c60:	6a21      	ldr	r1, [r4, #32]
 8007c62:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c64:	4643      	mov	r3, r8
 8007c66:	463a      	mov	r2, r7
 8007c68:	4628      	mov	r0, r5
 8007c6a:	47b0      	blx	r6
 8007c6c:	2800      	cmp	r0, #0
 8007c6e:	dc06      	bgt.n	8007c7e <__sflush_r+0xfe>
 8007c70:	89a3      	ldrh	r3, [r4, #12]
 8007c72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c76:	81a3      	strh	r3, [r4, #12]
 8007c78:	f04f 30ff 	mov.w	r0, #4294967295
 8007c7c:	e78e      	b.n	8007b9c <__sflush_r+0x1c>
 8007c7e:	4407      	add	r7, r0
 8007c80:	eba8 0800 	sub.w	r8, r8, r0
 8007c84:	e7e9      	b.n	8007c5a <__sflush_r+0xda>
 8007c86:	bf00      	nop
 8007c88:	20400001 	.word	0x20400001

08007c8c <_fflush_r>:
 8007c8c:	b538      	push	{r3, r4, r5, lr}
 8007c8e:	690b      	ldr	r3, [r1, #16]
 8007c90:	4605      	mov	r5, r0
 8007c92:	460c      	mov	r4, r1
 8007c94:	b913      	cbnz	r3, 8007c9c <_fflush_r+0x10>
 8007c96:	2500      	movs	r5, #0
 8007c98:	4628      	mov	r0, r5
 8007c9a:	bd38      	pop	{r3, r4, r5, pc}
 8007c9c:	b118      	cbz	r0, 8007ca6 <_fflush_r+0x1a>
 8007c9e:	6983      	ldr	r3, [r0, #24]
 8007ca0:	b90b      	cbnz	r3, 8007ca6 <_fflush_r+0x1a>
 8007ca2:	f000 f887 	bl	8007db4 <__sinit>
 8007ca6:	4b14      	ldr	r3, [pc, #80]	; (8007cf8 <_fflush_r+0x6c>)
 8007ca8:	429c      	cmp	r4, r3
 8007caa:	d11b      	bne.n	8007ce4 <_fflush_r+0x58>
 8007cac:	686c      	ldr	r4, [r5, #4]
 8007cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d0ef      	beq.n	8007c96 <_fflush_r+0xa>
 8007cb6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007cb8:	07d0      	lsls	r0, r2, #31
 8007cba:	d404      	bmi.n	8007cc6 <_fflush_r+0x3a>
 8007cbc:	0599      	lsls	r1, r3, #22
 8007cbe:	d402      	bmi.n	8007cc6 <_fflush_r+0x3a>
 8007cc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cc2:	f000 f915 	bl	8007ef0 <__retarget_lock_acquire_recursive>
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	4621      	mov	r1, r4
 8007cca:	f7ff ff59 	bl	8007b80 <__sflush_r>
 8007cce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007cd0:	07da      	lsls	r2, r3, #31
 8007cd2:	4605      	mov	r5, r0
 8007cd4:	d4e0      	bmi.n	8007c98 <_fflush_r+0xc>
 8007cd6:	89a3      	ldrh	r3, [r4, #12]
 8007cd8:	059b      	lsls	r3, r3, #22
 8007cda:	d4dd      	bmi.n	8007c98 <_fflush_r+0xc>
 8007cdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cde:	f000 f908 	bl	8007ef2 <__retarget_lock_release_recursive>
 8007ce2:	e7d9      	b.n	8007c98 <_fflush_r+0xc>
 8007ce4:	4b05      	ldr	r3, [pc, #20]	; (8007cfc <_fflush_r+0x70>)
 8007ce6:	429c      	cmp	r4, r3
 8007ce8:	d101      	bne.n	8007cee <_fflush_r+0x62>
 8007cea:	68ac      	ldr	r4, [r5, #8]
 8007cec:	e7df      	b.n	8007cae <_fflush_r+0x22>
 8007cee:	4b04      	ldr	r3, [pc, #16]	; (8007d00 <_fflush_r+0x74>)
 8007cf0:	429c      	cmp	r4, r3
 8007cf2:	bf08      	it	eq
 8007cf4:	68ec      	ldreq	r4, [r5, #12]
 8007cf6:	e7da      	b.n	8007cae <_fflush_r+0x22>
 8007cf8:	08008dd0 	.word	0x08008dd0
 8007cfc:	08008df0 	.word	0x08008df0
 8007d00:	08008db0 	.word	0x08008db0

08007d04 <std>:
 8007d04:	2300      	movs	r3, #0
 8007d06:	b510      	push	{r4, lr}
 8007d08:	4604      	mov	r4, r0
 8007d0a:	e9c0 3300 	strd	r3, r3, [r0]
 8007d0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d12:	6083      	str	r3, [r0, #8]
 8007d14:	8181      	strh	r1, [r0, #12]
 8007d16:	6643      	str	r3, [r0, #100]	; 0x64
 8007d18:	81c2      	strh	r2, [r0, #14]
 8007d1a:	6183      	str	r3, [r0, #24]
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	2208      	movs	r2, #8
 8007d20:	305c      	adds	r0, #92	; 0x5c
 8007d22:	f7ff fd83 	bl	800782c <memset>
 8007d26:	4b05      	ldr	r3, [pc, #20]	; (8007d3c <std+0x38>)
 8007d28:	6263      	str	r3, [r4, #36]	; 0x24
 8007d2a:	4b05      	ldr	r3, [pc, #20]	; (8007d40 <std+0x3c>)
 8007d2c:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d2e:	4b05      	ldr	r3, [pc, #20]	; (8007d44 <std+0x40>)
 8007d30:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d32:	4b05      	ldr	r3, [pc, #20]	; (8007d48 <std+0x44>)
 8007d34:	6224      	str	r4, [r4, #32]
 8007d36:	6323      	str	r3, [r4, #48]	; 0x30
 8007d38:	bd10      	pop	{r4, pc}
 8007d3a:	bf00      	nop
 8007d3c:	08008a35 	.word	0x08008a35
 8007d40:	08008a57 	.word	0x08008a57
 8007d44:	08008a8f 	.word	0x08008a8f
 8007d48:	08008ab3 	.word	0x08008ab3

08007d4c <_cleanup_r>:
 8007d4c:	4901      	ldr	r1, [pc, #4]	; (8007d54 <_cleanup_r+0x8>)
 8007d4e:	f000 b8af 	b.w	8007eb0 <_fwalk_reent>
 8007d52:	bf00      	nop
 8007d54:	08007c8d 	.word	0x08007c8d

08007d58 <__sfmoreglue>:
 8007d58:	b570      	push	{r4, r5, r6, lr}
 8007d5a:	2268      	movs	r2, #104	; 0x68
 8007d5c:	1e4d      	subs	r5, r1, #1
 8007d5e:	4355      	muls	r5, r2
 8007d60:	460e      	mov	r6, r1
 8007d62:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007d66:	f000 f997 	bl	8008098 <_malloc_r>
 8007d6a:	4604      	mov	r4, r0
 8007d6c:	b140      	cbz	r0, 8007d80 <__sfmoreglue+0x28>
 8007d6e:	2100      	movs	r1, #0
 8007d70:	e9c0 1600 	strd	r1, r6, [r0]
 8007d74:	300c      	adds	r0, #12
 8007d76:	60a0      	str	r0, [r4, #8]
 8007d78:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d7c:	f7ff fd56 	bl	800782c <memset>
 8007d80:	4620      	mov	r0, r4
 8007d82:	bd70      	pop	{r4, r5, r6, pc}

08007d84 <__sfp_lock_acquire>:
 8007d84:	4801      	ldr	r0, [pc, #4]	; (8007d8c <__sfp_lock_acquire+0x8>)
 8007d86:	f000 b8b3 	b.w	8007ef0 <__retarget_lock_acquire_recursive>
 8007d8a:	bf00      	nop
 8007d8c:	200004c1 	.word	0x200004c1

08007d90 <__sfp_lock_release>:
 8007d90:	4801      	ldr	r0, [pc, #4]	; (8007d98 <__sfp_lock_release+0x8>)
 8007d92:	f000 b8ae 	b.w	8007ef2 <__retarget_lock_release_recursive>
 8007d96:	bf00      	nop
 8007d98:	200004c1 	.word	0x200004c1

08007d9c <__sinit_lock_acquire>:
 8007d9c:	4801      	ldr	r0, [pc, #4]	; (8007da4 <__sinit_lock_acquire+0x8>)
 8007d9e:	f000 b8a7 	b.w	8007ef0 <__retarget_lock_acquire_recursive>
 8007da2:	bf00      	nop
 8007da4:	200004c2 	.word	0x200004c2

08007da8 <__sinit_lock_release>:
 8007da8:	4801      	ldr	r0, [pc, #4]	; (8007db0 <__sinit_lock_release+0x8>)
 8007daa:	f000 b8a2 	b.w	8007ef2 <__retarget_lock_release_recursive>
 8007dae:	bf00      	nop
 8007db0:	200004c2 	.word	0x200004c2

08007db4 <__sinit>:
 8007db4:	b510      	push	{r4, lr}
 8007db6:	4604      	mov	r4, r0
 8007db8:	f7ff fff0 	bl	8007d9c <__sinit_lock_acquire>
 8007dbc:	69a3      	ldr	r3, [r4, #24]
 8007dbe:	b11b      	cbz	r3, 8007dc8 <__sinit+0x14>
 8007dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dc4:	f7ff bff0 	b.w	8007da8 <__sinit_lock_release>
 8007dc8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007dcc:	6523      	str	r3, [r4, #80]	; 0x50
 8007dce:	4b13      	ldr	r3, [pc, #76]	; (8007e1c <__sinit+0x68>)
 8007dd0:	4a13      	ldr	r2, [pc, #76]	; (8007e20 <__sinit+0x6c>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	62a2      	str	r2, [r4, #40]	; 0x28
 8007dd6:	42a3      	cmp	r3, r4
 8007dd8:	bf04      	itt	eq
 8007dda:	2301      	moveq	r3, #1
 8007ddc:	61a3      	streq	r3, [r4, #24]
 8007dde:	4620      	mov	r0, r4
 8007de0:	f000 f820 	bl	8007e24 <__sfp>
 8007de4:	6060      	str	r0, [r4, #4]
 8007de6:	4620      	mov	r0, r4
 8007de8:	f000 f81c 	bl	8007e24 <__sfp>
 8007dec:	60a0      	str	r0, [r4, #8]
 8007dee:	4620      	mov	r0, r4
 8007df0:	f000 f818 	bl	8007e24 <__sfp>
 8007df4:	2200      	movs	r2, #0
 8007df6:	60e0      	str	r0, [r4, #12]
 8007df8:	2104      	movs	r1, #4
 8007dfa:	6860      	ldr	r0, [r4, #4]
 8007dfc:	f7ff ff82 	bl	8007d04 <std>
 8007e00:	68a0      	ldr	r0, [r4, #8]
 8007e02:	2201      	movs	r2, #1
 8007e04:	2109      	movs	r1, #9
 8007e06:	f7ff ff7d 	bl	8007d04 <std>
 8007e0a:	68e0      	ldr	r0, [r4, #12]
 8007e0c:	2202      	movs	r2, #2
 8007e0e:	2112      	movs	r1, #18
 8007e10:	f7ff ff78 	bl	8007d04 <std>
 8007e14:	2301      	movs	r3, #1
 8007e16:	61a3      	str	r3, [r4, #24]
 8007e18:	e7d2      	b.n	8007dc0 <__sinit+0xc>
 8007e1a:	bf00      	nop
 8007e1c:	08008dac 	.word	0x08008dac
 8007e20:	08007d4d 	.word	0x08007d4d

08007e24 <__sfp>:
 8007e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e26:	4607      	mov	r7, r0
 8007e28:	f7ff ffac 	bl	8007d84 <__sfp_lock_acquire>
 8007e2c:	4b1e      	ldr	r3, [pc, #120]	; (8007ea8 <__sfp+0x84>)
 8007e2e:	681e      	ldr	r6, [r3, #0]
 8007e30:	69b3      	ldr	r3, [r6, #24]
 8007e32:	b913      	cbnz	r3, 8007e3a <__sfp+0x16>
 8007e34:	4630      	mov	r0, r6
 8007e36:	f7ff ffbd 	bl	8007db4 <__sinit>
 8007e3a:	3648      	adds	r6, #72	; 0x48
 8007e3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e40:	3b01      	subs	r3, #1
 8007e42:	d503      	bpl.n	8007e4c <__sfp+0x28>
 8007e44:	6833      	ldr	r3, [r6, #0]
 8007e46:	b30b      	cbz	r3, 8007e8c <__sfp+0x68>
 8007e48:	6836      	ldr	r6, [r6, #0]
 8007e4a:	e7f7      	b.n	8007e3c <__sfp+0x18>
 8007e4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e50:	b9d5      	cbnz	r5, 8007e88 <__sfp+0x64>
 8007e52:	4b16      	ldr	r3, [pc, #88]	; (8007eac <__sfp+0x88>)
 8007e54:	60e3      	str	r3, [r4, #12]
 8007e56:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e5a:	6665      	str	r5, [r4, #100]	; 0x64
 8007e5c:	f000 f847 	bl	8007eee <__retarget_lock_init_recursive>
 8007e60:	f7ff ff96 	bl	8007d90 <__sfp_lock_release>
 8007e64:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007e68:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007e6c:	6025      	str	r5, [r4, #0]
 8007e6e:	61a5      	str	r5, [r4, #24]
 8007e70:	2208      	movs	r2, #8
 8007e72:	4629      	mov	r1, r5
 8007e74:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e78:	f7ff fcd8 	bl	800782c <memset>
 8007e7c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007e80:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007e84:	4620      	mov	r0, r4
 8007e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e88:	3468      	adds	r4, #104	; 0x68
 8007e8a:	e7d9      	b.n	8007e40 <__sfp+0x1c>
 8007e8c:	2104      	movs	r1, #4
 8007e8e:	4638      	mov	r0, r7
 8007e90:	f7ff ff62 	bl	8007d58 <__sfmoreglue>
 8007e94:	4604      	mov	r4, r0
 8007e96:	6030      	str	r0, [r6, #0]
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d1d5      	bne.n	8007e48 <__sfp+0x24>
 8007e9c:	f7ff ff78 	bl	8007d90 <__sfp_lock_release>
 8007ea0:	230c      	movs	r3, #12
 8007ea2:	603b      	str	r3, [r7, #0]
 8007ea4:	e7ee      	b.n	8007e84 <__sfp+0x60>
 8007ea6:	bf00      	nop
 8007ea8:	08008dac 	.word	0x08008dac
 8007eac:	ffff0001 	.word	0xffff0001

08007eb0 <_fwalk_reent>:
 8007eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007eb4:	4606      	mov	r6, r0
 8007eb6:	4688      	mov	r8, r1
 8007eb8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007ebc:	2700      	movs	r7, #0
 8007ebe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ec2:	f1b9 0901 	subs.w	r9, r9, #1
 8007ec6:	d505      	bpl.n	8007ed4 <_fwalk_reent+0x24>
 8007ec8:	6824      	ldr	r4, [r4, #0]
 8007eca:	2c00      	cmp	r4, #0
 8007ecc:	d1f7      	bne.n	8007ebe <_fwalk_reent+0xe>
 8007ece:	4638      	mov	r0, r7
 8007ed0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ed4:	89ab      	ldrh	r3, [r5, #12]
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d907      	bls.n	8007eea <_fwalk_reent+0x3a>
 8007eda:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ede:	3301      	adds	r3, #1
 8007ee0:	d003      	beq.n	8007eea <_fwalk_reent+0x3a>
 8007ee2:	4629      	mov	r1, r5
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	47c0      	blx	r8
 8007ee8:	4307      	orrs	r7, r0
 8007eea:	3568      	adds	r5, #104	; 0x68
 8007eec:	e7e9      	b.n	8007ec2 <_fwalk_reent+0x12>

08007eee <__retarget_lock_init_recursive>:
 8007eee:	4770      	bx	lr

08007ef0 <__retarget_lock_acquire_recursive>:
 8007ef0:	4770      	bx	lr

08007ef2 <__retarget_lock_release_recursive>:
 8007ef2:	4770      	bx	lr

08007ef4 <__swhatbuf_r>:
 8007ef4:	b570      	push	{r4, r5, r6, lr}
 8007ef6:	460e      	mov	r6, r1
 8007ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007efc:	2900      	cmp	r1, #0
 8007efe:	b096      	sub	sp, #88	; 0x58
 8007f00:	4614      	mov	r4, r2
 8007f02:	461d      	mov	r5, r3
 8007f04:	da08      	bge.n	8007f18 <__swhatbuf_r+0x24>
 8007f06:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	602a      	str	r2, [r5, #0]
 8007f0e:	061a      	lsls	r2, r3, #24
 8007f10:	d410      	bmi.n	8007f34 <__swhatbuf_r+0x40>
 8007f12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f16:	e00e      	b.n	8007f36 <__swhatbuf_r+0x42>
 8007f18:	466a      	mov	r2, sp
 8007f1a:	f000 fdf1 	bl	8008b00 <_fstat_r>
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	dbf1      	blt.n	8007f06 <__swhatbuf_r+0x12>
 8007f22:	9a01      	ldr	r2, [sp, #4]
 8007f24:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007f28:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007f2c:	425a      	negs	r2, r3
 8007f2e:	415a      	adcs	r2, r3
 8007f30:	602a      	str	r2, [r5, #0]
 8007f32:	e7ee      	b.n	8007f12 <__swhatbuf_r+0x1e>
 8007f34:	2340      	movs	r3, #64	; 0x40
 8007f36:	2000      	movs	r0, #0
 8007f38:	6023      	str	r3, [r4, #0]
 8007f3a:	b016      	add	sp, #88	; 0x58
 8007f3c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007f40 <__smakebuf_r>:
 8007f40:	898b      	ldrh	r3, [r1, #12]
 8007f42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f44:	079d      	lsls	r5, r3, #30
 8007f46:	4606      	mov	r6, r0
 8007f48:	460c      	mov	r4, r1
 8007f4a:	d507      	bpl.n	8007f5c <__smakebuf_r+0x1c>
 8007f4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f50:	6023      	str	r3, [r4, #0]
 8007f52:	6123      	str	r3, [r4, #16]
 8007f54:	2301      	movs	r3, #1
 8007f56:	6163      	str	r3, [r4, #20]
 8007f58:	b002      	add	sp, #8
 8007f5a:	bd70      	pop	{r4, r5, r6, pc}
 8007f5c:	ab01      	add	r3, sp, #4
 8007f5e:	466a      	mov	r2, sp
 8007f60:	f7ff ffc8 	bl	8007ef4 <__swhatbuf_r>
 8007f64:	9900      	ldr	r1, [sp, #0]
 8007f66:	4605      	mov	r5, r0
 8007f68:	4630      	mov	r0, r6
 8007f6a:	f000 f895 	bl	8008098 <_malloc_r>
 8007f6e:	b948      	cbnz	r0, 8007f84 <__smakebuf_r+0x44>
 8007f70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f74:	059a      	lsls	r2, r3, #22
 8007f76:	d4ef      	bmi.n	8007f58 <__smakebuf_r+0x18>
 8007f78:	f023 0303 	bic.w	r3, r3, #3
 8007f7c:	f043 0302 	orr.w	r3, r3, #2
 8007f80:	81a3      	strh	r3, [r4, #12]
 8007f82:	e7e3      	b.n	8007f4c <__smakebuf_r+0xc>
 8007f84:	4b0d      	ldr	r3, [pc, #52]	; (8007fbc <__smakebuf_r+0x7c>)
 8007f86:	62b3      	str	r3, [r6, #40]	; 0x28
 8007f88:	89a3      	ldrh	r3, [r4, #12]
 8007f8a:	6020      	str	r0, [r4, #0]
 8007f8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f90:	81a3      	strh	r3, [r4, #12]
 8007f92:	9b00      	ldr	r3, [sp, #0]
 8007f94:	6163      	str	r3, [r4, #20]
 8007f96:	9b01      	ldr	r3, [sp, #4]
 8007f98:	6120      	str	r0, [r4, #16]
 8007f9a:	b15b      	cbz	r3, 8007fb4 <__smakebuf_r+0x74>
 8007f9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fa0:	4630      	mov	r0, r6
 8007fa2:	f000 fdbf 	bl	8008b24 <_isatty_r>
 8007fa6:	b128      	cbz	r0, 8007fb4 <__smakebuf_r+0x74>
 8007fa8:	89a3      	ldrh	r3, [r4, #12]
 8007faa:	f023 0303 	bic.w	r3, r3, #3
 8007fae:	f043 0301 	orr.w	r3, r3, #1
 8007fb2:	81a3      	strh	r3, [r4, #12]
 8007fb4:	89a0      	ldrh	r0, [r4, #12]
 8007fb6:	4305      	orrs	r5, r0
 8007fb8:	81a5      	strh	r5, [r4, #12]
 8007fba:	e7cd      	b.n	8007f58 <__smakebuf_r+0x18>
 8007fbc:	08007d4d 	.word	0x08007d4d

08007fc0 <_free_r>:
 8007fc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007fc2:	2900      	cmp	r1, #0
 8007fc4:	d044      	beq.n	8008050 <_free_r+0x90>
 8007fc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fca:	9001      	str	r0, [sp, #4]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f1a1 0404 	sub.w	r4, r1, #4
 8007fd2:	bfb8      	it	lt
 8007fd4:	18e4      	addlt	r4, r4, r3
 8007fd6:	f000 fdef 	bl	8008bb8 <__malloc_lock>
 8007fda:	4a1e      	ldr	r2, [pc, #120]	; (8008054 <_free_r+0x94>)
 8007fdc:	9801      	ldr	r0, [sp, #4]
 8007fde:	6813      	ldr	r3, [r2, #0]
 8007fe0:	b933      	cbnz	r3, 8007ff0 <_free_r+0x30>
 8007fe2:	6063      	str	r3, [r4, #4]
 8007fe4:	6014      	str	r4, [r2, #0]
 8007fe6:	b003      	add	sp, #12
 8007fe8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007fec:	f000 bdea 	b.w	8008bc4 <__malloc_unlock>
 8007ff0:	42a3      	cmp	r3, r4
 8007ff2:	d908      	bls.n	8008006 <_free_r+0x46>
 8007ff4:	6825      	ldr	r5, [r4, #0]
 8007ff6:	1961      	adds	r1, r4, r5
 8007ff8:	428b      	cmp	r3, r1
 8007ffa:	bf01      	itttt	eq
 8007ffc:	6819      	ldreq	r1, [r3, #0]
 8007ffe:	685b      	ldreq	r3, [r3, #4]
 8008000:	1949      	addeq	r1, r1, r5
 8008002:	6021      	streq	r1, [r4, #0]
 8008004:	e7ed      	b.n	8007fe2 <_free_r+0x22>
 8008006:	461a      	mov	r2, r3
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	b10b      	cbz	r3, 8008010 <_free_r+0x50>
 800800c:	42a3      	cmp	r3, r4
 800800e:	d9fa      	bls.n	8008006 <_free_r+0x46>
 8008010:	6811      	ldr	r1, [r2, #0]
 8008012:	1855      	adds	r5, r2, r1
 8008014:	42a5      	cmp	r5, r4
 8008016:	d10b      	bne.n	8008030 <_free_r+0x70>
 8008018:	6824      	ldr	r4, [r4, #0]
 800801a:	4421      	add	r1, r4
 800801c:	1854      	adds	r4, r2, r1
 800801e:	42a3      	cmp	r3, r4
 8008020:	6011      	str	r1, [r2, #0]
 8008022:	d1e0      	bne.n	8007fe6 <_free_r+0x26>
 8008024:	681c      	ldr	r4, [r3, #0]
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	6053      	str	r3, [r2, #4]
 800802a:	4421      	add	r1, r4
 800802c:	6011      	str	r1, [r2, #0]
 800802e:	e7da      	b.n	8007fe6 <_free_r+0x26>
 8008030:	d902      	bls.n	8008038 <_free_r+0x78>
 8008032:	230c      	movs	r3, #12
 8008034:	6003      	str	r3, [r0, #0]
 8008036:	e7d6      	b.n	8007fe6 <_free_r+0x26>
 8008038:	6825      	ldr	r5, [r4, #0]
 800803a:	1961      	adds	r1, r4, r5
 800803c:	428b      	cmp	r3, r1
 800803e:	bf04      	itt	eq
 8008040:	6819      	ldreq	r1, [r3, #0]
 8008042:	685b      	ldreq	r3, [r3, #4]
 8008044:	6063      	str	r3, [r4, #4]
 8008046:	bf04      	itt	eq
 8008048:	1949      	addeq	r1, r1, r5
 800804a:	6021      	streq	r1, [r4, #0]
 800804c:	6054      	str	r4, [r2, #4]
 800804e:	e7ca      	b.n	8007fe6 <_free_r+0x26>
 8008050:	b003      	add	sp, #12
 8008052:	bd30      	pop	{r4, r5, pc}
 8008054:	200004c4 	.word	0x200004c4

08008058 <sbrk_aligned>:
 8008058:	b570      	push	{r4, r5, r6, lr}
 800805a:	4e0e      	ldr	r6, [pc, #56]	; (8008094 <sbrk_aligned+0x3c>)
 800805c:	460c      	mov	r4, r1
 800805e:	6831      	ldr	r1, [r6, #0]
 8008060:	4605      	mov	r5, r0
 8008062:	b911      	cbnz	r1, 800806a <sbrk_aligned+0x12>
 8008064:	f000 fcd6 	bl	8008a14 <_sbrk_r>
 8008068:	6030      	str	r0, [r6, #0]
 800806a:	4621      	mov	r1, r4
 800806c:	4628      	mov	r0, r5
 800806e:	f000 fcd1 	bl	8008a14 <_sbrk_r>
 8008072:	1c43      	adds	r3, r0, #1
 8008074:	d00a      	beq.n	800808c <sbrk_aligned+0x34>
 8008076:	1cc4      	adds	r4, r0, #3
 8008078:	f024 0403 	bic.w	r4, r4, #3
 800807c:	42a0      	cmp	r0, r4
 800807e:	d007      	beq.n	8008090 <sbrk_aligned+0x38>
 8008080:	1a21      	subs	r1, r4, r0
 8008082:	4628      	mov	r0, r5
 8008084:	f000 fcc6 	bl	8008a14 <_sbrk_r>
 8008088:	3001      	adds	r0, #1
 800808a:	d101      	bne.n	8008090 <sbrk_aligned+0x38>
 800808c:	f04f 34ff 	mov.w	r4, #4294967295
 8008090:	4620      	mov	r0, r4
 8008092:	bd70      	pop	{r4, r5, r6, pc}
 8008094:	200004c8 	.word	0x200004c8

08008098 <_malloc_r>:
 8008098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800809c:	1ccd      	adds	r5, r1, #3
 800809e:	f025 0503 	bic.w	r5, r5, #3
 80080a2:	3508      	adds	r5, #8
 80080a4:	2d0c      	cmp	r5, #12
 80080a6:	bf38      	it	cc
 80080a8:	250c      	movcc	r5, #12
 80080aa:	2d00      	cmp	r5, #0
 80080ac:	4607      	mov	r7, r0
 80080ae:	db01      	blt.n	80080b4 <_malloc_r+0x1c>
 80080b0:	42a9      	cmp	r1, r5
 80080b2:	d905      	bls.n	80080c0 <_malloc_r+0x28>
 80080b4:	230c      	movs	r3, #12
 80080b6:	603b      	str	r3, [r7, #0]
 80080b8:	2600      	movs	r6, #0
 80080ba:	4630      	mov	r0, r6
 80080bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080c0:	4e2e      	ldr	r6, [pc, #184]	; (800817c <_malloc_r+0xe4>)
 80080c2:	f000 fd79 	bl	8008bb8 <__malloc_lock>
 80080c6:	6833      	ldr	r3, [r6, #0]
 80080c8:	461c      	mov	r4, r3
 80080ca:	bb34      	cbnz	r4, 800811a <_malloc_r+0x82>
 80080cc:	4629      	mov	r1, r5
 80080ce:	4638      	mov	r0, r7
 80080d0:	f7ff ffc2 	bl	8008058 <sbrk_aligned>
 80080d4:	1c43      	adds	r3, r0, #1
 80080d6:	4604      	mov	r4, r0
 80080d8:	d14d      	bne.n	8008176 <_malloc_r+0xde>
 80080da:	6834      	ldr	r4, [r6, #0]
 80080dc:	4626      	mov	r6, r4
 80080de:	2e00      	cmp	r6, #0
 80080e0:	d140      	bne.n	8008164 <_malloc_r+0xcc>
 80080e2:	6823      	ldr	r3, [r4, #0]
 80080e4:	4631      	mov	r1, r6
 80080e6:	4638      	mov	r0, r7
 80080e8:	eb04 0803 	add.w	r8, r4, r3
 80080ec:	f000 fc92 	bl	8008a14 <_sbrk_r>
 80080f0:	4580      	cmp	r8, r0
 80080f2:	d13a      	bne.n	800816a <_malloc_r+0xd2>
 80080f4:	6821      	ldr	r1, [r4, #0]
 80080f6:	3503      	adds	r5, #3
 80080f8:	1a6d      	subs	r5, r5, r1
 80080fa:	f025 0503 	bic.w	r5, r5, #3
 80080fe:	3508      	adds	r5, #8
 8008100:	2d0c      	cmp	r5, #12
 8008102:	bf38      	it	cc
 8008104:	250c      	movcc	r5, #12
 8008106:	4629      	mov	r1, r5
 8008108:	4638      	mov	r0, r7
 800810a:	f7ff ffa5 	bl	8008058 <sbrk_aligned>
 800810e:	3001      	adds	r0, #1
 8008110:	d02b      	beq.n	800816a <_malloc_r+0xd2>
 8008112:	6823      	ldr	r3, [r4, #0]
 8008114:	442b      	add	r3, r5
 8008116:	6023      	str	r3, [r4, #0]
 8008118:	e00e      	b.n	8008138 <_malloc_r+0xa0>
 800811a:	6822      	ldr	r2, [r4, #0]
 800811c:	1b52      	subs	r2, r2, r5
 800811e:	d41e      	bmi.n	800815e <_malloc_r+0xc6>
 8008120:	2a0b      	cmp	r2, #11
 8008122:	d916      	bls.n	8008152 <_malloc_r+0xba>
 8008124:	1961      	adds	r1, r4, r5
 8008126:	42a3      	cmp	r3, r4
 8008128:	6025      	str	r5, [r4, #0]
 800812a:	bf18      	it	ne
 800812c:	6059      	strne	r1, [r3, #4]
 800812e:	6863      	ldr	r3, [r4, #4]
 8008130:	bf08      	it	eq
 8008132:	6031      	streq	r1, [r6, #0]
 8008134:	5162      	str	r2, [r4, r5]
 8008136:	604b      	str	r3, [r1, #4]
 8008138:	4638      	mov	r0, r7
 800813a:	f104 060b 	add.w	r6, r4, #11
 800813e:	f000 fd41 	bl	8008bc4 <__malloc_unlock>
 8008142:	f026 0607 	bic.w	r6, r6, #7
 8008146:	1d23      	adds	r3, r4, #4
 8008148:	1af2      	subs	r2, r6, r3
 800814a:	d0b6      	beq.n	80080ba <_malloc_r+0x22>
 800814c:	1b9b      	subs	r3, r3, r6
 800814e:	50a3      	str	r3, [r4, r2]
 8008150:	e7b3      	b.n	80080ba <_malloc_r+0x22>
 8008152:	6862      	ldr	r2, [r4, #4]
 8008154:	42a3      	cmp	r3, r4
 8008156:	bf0c      	ite	eq
 8008158:	6032      	streq	r2, [r6, #0]
 800815a:	605a      	strne	r2, [r3, #4]
 800815c:	e7ec      	b.n	8008138 <_malloc_r+0xa0>
 800815e:	4623      	mov	r3, r4
 8008160:	6864      	ldr	r4, [r4, #4]
 8008162:	e7b2      	b.n	80080ca <_malloc_r+0x32>
 8008164:	4634      	mov	r4, r6
 8008166:	6876      	ldr	r6, [r6, #4]
 8008168:	e7b9      	b.n	80080de <_malloc_r+0x46>
 800816a:	230c      	movs	r3, #12
 800816c:	603b      	str	r3, [r7, #0]
 800816e:	4638      	mov	r0, r7
 8008170:	f000 fd28 	bl	8008bc4 <__malloc_unlock>
 8008174:	e7a1      	b.n	80080ba <_malloc_r+0x22>
 8008176:	6025      	str	r5, [r4, #0]
 8008178:	e7de      	b.n	8008138 <_malloc_r+0xa0>
 800817a:	bf00      	nop
 800817c:	200004c4 	.word	0x200004c4

08008180 <__ssputs_r>:
 8008180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008184:	688e      	ldr	r6, [r1, #8]
 8008186:	429e      	cmp	r6, r3
 8008188:	4682      	mov	sl, r0
 800818a:	460c      	mov	r4, r1
 800818c:	4690      	mov	r8, r2
 800818e:	461f      	mov	r7, r3
 8008190:	d838      	bhi.n	8008204 <__ssputs_r+0x84>
 8008192:	898a      	ldrh	r2, [r1, #12]
 8008194:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008198:	d032      	beq.n	8008200 <__ssputs_r+0x80>
 800819a:	6825      	ldr	r5, [r4, #0]
 800819c:	6909      	ldr	r1, [r1, #16]
 800819e:	eba5 0901 	sub.w	r9, r5, r1
 80081a2:	6965      	ldr	r5, [r4, #20]
 80081a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081ac:	3301      	adds	r3, #1
 80081ae:	444b      	add	r3, r9
 80081b0:	106d      	asrs	r5, r5, #1
 80081b2:	429d      	cmp	r5, r3
 80081b4:	bf38      	it	cc
 80081b6:	461d      	movcc	r5, r3
 80081b8:	0553      	lsls	r3, r2, #21
 80081ba:	d531      	bpl.n	8008220 <__ssputs_r+0xa0>
 80081bc:	4629      	mov	r1, r5
 80081be:	f7ff ff6b 	bl	8008098 <_malloc_r>
 80081c2:	4606      	mov	r6, r0
 80081c4:	b950      	cbnz	r0, 80081dc <__ssputs_r+0x5c>
 80081c6:	230c      	movs	r3, #12
 80081c8:	f8ca 3000 	str.w	r3, [sl]
 80081cc:	89a3      	ldrh	r3, [r4, #12]
 80081ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081d2:	81a3      	strh	r3, [r4, #12]
 80081d4:	f04f 30ff 	mov.w	r0, #4294967295
 80081d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081dc:	6921      	ldr	r1, [r4, #16]
 80081de:	464a      	mov	r2, r9
 80081e0:	f000 fcc2 	bl	8008b68 <memcpy>
 80081e4:	89a3      	ldrh	r3, [r4, #12]
 80081e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80081ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081ee:	81a3      	strh	r3, [r4, #12]
 80081f0:	6126      	str	r6, [r4, #16]
 80081f2:	6165      	str	r5, [r4, #20]
 80081f4:	444e      	add	r6, r9
 80081f6:	eba5 0509 	sub.w	r5, r5, r9
 80081fa:	6026      	str	r6, [r4, #0]
 80081fc:	60a5      	str	r5, [r4, #8]
 80081fe:	463e      	mov	r6, r7
 8008200:	42be      	cmp	r6, r7
 8008202:	d900      	bls.n	8008206 <__ssputs_r+0x86>
 8008204:	463e      	mov	r6, r7
 8008206:	6820      	ldr	r0, [r4, #0]
 8008208:	4632      	mov	r2, r6
 800820a:	4641      	mov	r1, r8
 800820c:	f000 fcba 	bl	8008b84 <memmove>
 8008210:	68a3      	ldr	r3, [r4, #8]
 8008212:	1b9b      	subs	r3, r3, r6
 8008214:	60a3      	str	r3, [r4, #8]
 8008216:	6823      	ldr	r3, [r4, #0]
 8008218:	4433      	add	r3, r6
 800821a:	6023      	str	r3, [r4, #0]
 800821c:	2000      	movs	r0, #0
 800821e:	e7db      	b.n	80081d8 <__ssputs_r+0x58>
 8008220:	462a      	mov	r2, r5
 8008222:	f000 fcd5 	bl	8008bd0 <_realloc_r>
 8008226:	4606      	mov	r6, r0
 8008228:	2800      	cmp	r0, #0
 800822a:	d1e1      	bne.n	80081f0 <__ssputs_r+0x70>
 800822c:	6921      	ldr	r1, [r4, #16]
 800822e:	4650      	mov	r0, sl
 8008230:	f7ff fec6 	bl	8007fc0 <_free_r>
 8008234:	e7c7      	b.n	80081c6 <__ssputs_r+0x46>
	...

08008238 <_svfiprintf_r>:
 8008238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800823c:	4698      	mov	r8, r3
 800823e:	898b      	ldrh	r3, [r1, #12]
 8008240:	061b      	lsls	r3, r3, #24
 8008242:	b09d      	sub	sp, #116	; 0x74
 8008244:	4607      	mov	r7, r0
 8008246:	460d      	mov	r5, r1
 8008248:	4614      	mov	r4, r2
 800824a:	d50e      	bpl.n	800826a <_svfiprintf_r+0x32>
 800824c:	690b      	ldr	r3, [r1, #16]
 800824e:	b963      	cbnz	r3, 800826a <_svfiprintf_r+0x32>
 8008250:	2140      	movs	r1, #64	; 0x40
 8008252:	f7ff ff21 	bl	8008098 <_malloc_r>
 8008256:	6028      	str	r0, [r5, #0]
 8008258:	6128      	str	r0, [r5, #16]
 800825a:	b920      	cbnz	r0, 8008266 <_svfiprintf_r+0x2e>
 800825c:	230c      	movs	r3, #12
 800825e:	603b      	str	r3, [r7, #0]
 8008260:	f04f 30ff 	mov.w	r0, #4294967295
 8008264:	e0d1      	b.n	800840a <_svfiprintf_r+0x1d2>
 8008266:	2340      	movs	r3, #64	; 0x40
 8008268:	616b      	str	r3, [r5, #20]
 800826a:	2300      	movs	r3, #0
 800826c:	9309      	str	r3, [sp, #36]	; 0x24
 800826e:	2320      	movs	r3, #32
 8008270:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008274:	f8cd 800c 	str.w	r8, [sp, #12]
 8008278:	2330      	movs	r3, #48	; 0x30
 800827a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008424 <_svfiprintf_r+0x1ec>
 800827e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008282:	f04f 0901 	mov.w	r9, #1
 8008286:	4623      	mov	r3, r4
 8008288:	469a      	mov	sl, r3
 800828a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800828e:	b10a      	cbz	r2, 8008294 <_svfiprintf_r+0x5c>
 8008290:	2a25      	cmp	r2, #37	; 0x25
 8008292:	d1f9      	bne.n	8008288 <_svfiprintf_r+0x50>
 8008294:	ebba 0b04 	subs.w	fp, sl, r4
 8008298:	d00b      	beq.n	80082b2 <_svfiprintf_r+0x7a>
 800829a:	465b      	mov	r3, fp
 800829c:	4622      	mov	r2, r4
 800829e:	4629      	mov	r1, r5
 80082a0:	4638      	mov	r0, r7
 80082a2:	f7ff ff6d 	bl	8008180 <__ssputs_r>
 80082a6:	3001      	adds	r0, #1
 80082a8:	f000 80aa 	beq.w	8008400 <_svfiprintf_r+0x1c8>
 80082ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082ae:	445a      	add	r2, fp
 80082b0:	9209      	str	r2, [sp, #36]	; 0x24
 80082b2:	f89a 3000 	ldrb.w	r3, [sl]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	f000 80a2 	beq.w	8008400 <_svfiprintf_r+0x1c8>
 80082bc:	2300      	movs	r3, #0
 80082be:	f04f 32ff 	mov.w	r2, #4294967295
 80082c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082c6:	f10a 0a01 	add.w	sl, sl, #1
 80082ca:	9304      	str	r3, [sp, #16]
 80082cc:	9307      	str	r3, [sp, #28]
 80082ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80082d2:	931a      	str	r3, [sp, #104]	; 0x68
 80082d4:	4654      	mov	r4, sl
 80082d6:	2205      	movs	r2, #5
 80082d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082dc:	4851      	ldr	r0, [pc, #324]	; (8008424 <_svfiprintf_r+0x1ec>)
 80082de:	f7f7 ff8f 	bl	8000200 <memchr>
 80082e2:	9a04      	ldr	r2, [sp, #16]
 80082e4:	b9d8      	cbnz	r0, 800831e <_svfiprintf_r+0xe6>
 80082e6:	06d0      	lsls	r0, r2, #27
 80082e8:	bf44      	itt	mi
 80082ea:	2320      	movmi	r3, #32
 80082ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082f0:	0711      	lsls	r1, r2, #28
 80082f2:	bf44      	itt	mi
 80082f4:	232b      	movmi	r3, #43	; 0x2b
 80082f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082fa:	f89a 3000 	ldrb.w	r3, [sl]
 80082fe:	2b2a      	cmp	r3, #42	; 0x2a
 8008300:	d015      	beq.n	800832e <_svfiprintf_r+0xf6>
 8008302:	9a07      	ldr	r2, [sp, #28]
 8008304:	4654      	mov	r4, sl
 8008306:	2000      	movs	r0, #0
 8008308:	f04f 0c0a 	mov.w	ip, #10
 800830c:	4621      	mov	r1, r4
 800830e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008312:	3b30      	subs	r3, #48	; 0x30
 8008314:	2b09      	cmp	r3, #9
 8008316:	d94e      	bls.n	80083b6 <_svfiprintf_r+0x17e>
 8008318:	b1b0      	cbz	r0, 8008348 <_svfiprintf_r+0x110>
 800831a:	9207      	str	r2, [sp, #28]
 800831c:	e014      	b.n	8008348 <_svfiprintf_r+0x110>
 800831e:	eba0 0308 	sub.w	r3, r0, r8
 8008322:	fa09 f303 	lsl.w	r3, r9, r3
 8008326:	4313      	orrs	r3, r2
 8008328:	9304      	str	r3, [sp, #16]
 800832a:	46a2      	mov	sl, r4
 800832c:	e7d2      	b.n	80082d4 <_svfiprintf_r+0x9c>
 800832e:	9b03      	ldr	r3, [sp, #12]
 8008330:	1d19      	adds	r1, r3, #4
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	9103      	str	r1, [sp, #12]
 8008336:	2b00      	cmp	r3, #0
 8008338:	bfbb      	ittet	lt
 800833a:	425b      	neglt	r3, r3
 800833c:	f042 0202 	orrlt.w	r2, r2, #2
 8008340:	9307      	strge	r3, [sp, #28]
 8008342:	9307      	strlt	r3, [sp, #28]
 8008344:	bfb8      	it	lt
 8008346:	9204      	strlt	r2, [sp, #16]
 8008348:	7823      	ldrb	r3, [r4, #0]
 800834a:	2b2e      	cmp	r3, #46	; 0x2e
 800834c:	d10c      	bne.n	8008368 <_svfiprintf_r+0x130>
 800834e:	7863      	ldrb	r3, [r4, #1]
 8008350:	2b2a      	cmp	r3, #42	; 0x2a
 8008352:	d135      	bne.n	80083c0 <_svfiprintf_r+0x188>
 8008354:	9b03      	ldr	r3, [sp, #12]
 8008356:	1d1a      	adds	r2, r3, #4
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	9203      	str	r2, [sp, #12]
 800835c:	2b00      	cmp	r3, #0
 800835e:	bfb8      	it	lt
 8008360:	f04f 33ff 	movlt.w	r3, #4294967295
 8008364:	3402      	adds	r4, #2
 8008366:	9305      	str	r3, [sp, #20]
 8008368:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008434 <_svfiprintf_r+0x1fc>
 800836c:	7821      	ldrb	r1, [r4, #0]
 800836e:	2203      	movs	r2, #3
 8008370:	4650      	mov	r0, sl
 8008372:	f7f7 ff45 	bl	8000200 <memchr>
 8008376:	b140      	cbz	r0, 800838a <_svfiprintf_r+0x152>
 8008378:	2340      	movs	r3, #64	; 0x40
 800837a:	eba0 000a 	sub.w	r0, r0, sl
 800837e:	fa03 f000 	lsl.w	r0, r3, r0
 8008382:	9b04      	ldr	r3, [sp, #16]
 8008384:	4303      	orrs	r3, r0
 8008386:	3401      	adds	r4, #1
 8008388:	9304      	str	r3, [sp, #16]
 800838a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800838e:	4826      	ldr	r0, [pc, #152]	; (8008428 <_svfiprintf_r+0x1f0>)
 8008390:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008394:	2206      	movs	r2, #6
 8008396:	f7f7 ff33 	bl	8000200 <memchr>
 800839a:	2800      	cmp	r0, #0
 800839c:	d038      	beq.n	8008410 <_svfiprintf_r+0x1d8>
 800839e:	4b23      	ldr	r3, [pc, #140]	; (800842c <_svfiprintf_r+0x1f4>)
 80083a0:	bb1b      	cbnz	r3, 80083ea <_svfiprintf_r+0x1b2>
 80083a2:	9b03      	ldr	r3, [sp, #12]
 80083a4:	3307      	adds	r3, #7
 80083a6:	f023 0307 	bic.w	r3, r3, #7
 80083aa:	3308      	adds	r3, #8
 80083ac:	9303      	str	r3, [sp, #12]
 80083ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083b0:	4433      	add	r3, r6
 80083b2:	9309      	str	r3, [sp, #36]	; 0x24
 80083b4:	e767      	b.n	8008286 <_svfiprintf_r+0x4e>
 80083b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80083ba:	460c      	mov	r4, r1
 80083bc:	2001      	movs	r0, #1
 80083be:	e7a5      	b.n	800830c <_svfiprintf_r+0xd4>
 80083c0:	2300      	movs	r3, #0
 80083c2:	3401      	adds	r4, #1
 80083c4:	9305      	str	r3, [sp, #20]
 80083c6:	4619      	mov	r1, r3
 80083c8:	f04f 0c0a 	mov.w	ip, #10
 80083cc:	4620      	mov	r0, r4
 80083ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083d2:	3a30      	subs	r2, #48	; 0x30
 80083d4:	2a09      	cmp	r2, #9
 80083d6:	d903      	bls.n	80083e0 <_svfiprintf_r+0x1a8>
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d0c5      	beq.n	8008368 <_svfiprintf_r+0x130>
 80083dc:	9105      	str	r1, [sp, #20]
 80083de:	e7c3      	b.n	8008368 <_svfiprintf_r+0x130>
 80083e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80083e4:	4604      	mov	r4, r0
 80083e6:	2301      	movs	r3, #1
 80083e8:	e7f0      	b.n	80083cc <_svfiprintf_r+0x194>
 80083ea:	ab03      	add	r3, sp, #12
 80083ec:	9300      	str	r3, [sp, #0]
 80083ee:	462a      	mov	r2, r5
 80083f0:	4b0f      	ldr	r3, [pc, #60]	; (8008430 <_svfiprintf_r+0x1f8>)
 80083f2:	a904      	add	r1, sp, #16
 80083f4:	4638      	mov	r0, r7
 80083f6:	f3af 8000 	nop.w
 80083fa:	1c42      	adds	r2, r0, #1
 80083fc:	4606      	mov	r6, r0
 80083fe:	d1d6      	bne.n	80083ae <_svfiprintf_r+0x176>
 8008400:	89ab      	ldrh	r3, [r5, #12]
 8008402:	065b      	lsls	r3, r3, #25
 8008404:	f53f af2c 	bmi.w	8008260 <_svfiprintf_r+0x28>
 8008408:	9809      	ldr	r0, [sp, #36]	; 0x24
 800840a:	b01d      	add	sp, #116	; 0x74
 800840c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008410:	ab03      	add	r3, sp, #12
 8008412:	9300      	str	r3, [sp, #0]
 8008414:	462a      	mov	r2, r5
 8008416:	4b06      	ldr	r3, [pc, #24]	; (8008430 <_svfiprintf_r+0x1f8>)
 8008418:	a904      	add	r1, sp, #16
 800841a:	4638      	mov	r0, r7
 800841c:	f000 f9d4 	bl	80087c8 <_printf_i>
 8008420:	e7eb      	b.n	80083fa <_svfiprintf_r+0x1c2>
 8008422:	bf00      	nop
 8008424:	08008e10 	.word	0x08008e10
 8008428:	08008e1a 	.word	0x08008e1a
 800842c:	00000000 	.word	0x00000000
 8008430:	08008181 	.word	0x08008181
 8008434:	08008e16 	.word	0x08008e16

08008438 <__sfputc_r>:
 8008438:	6893      	ldr	r3, [r2, #8]
 800843a:	3b01      	subs	r3, #1
 800843c:	2b00      	cmp	r3, #0
 800843e:	b410      	push	{r4}
 8008440:	6093      	str	r3, [r2, #8]
 8008442:	da08      	bge.n	8008456 <__sfputc_r+0x1e>
 8008444:	6994      	ldr	r4, [r2, #24]
 8008446:	42a3      	cmp	r3, r4
 8008448:	db01      	blt.n	800844e <__sfputc_r+0x16>
 800844a:	290a      	cmp	r1, #10
 800844c:	d103      	bne.n	8008456 <__sfputc_r+0x1e>
 800844e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008452:	f7ff bad5 	b.w	8007a00 <__swbuf_r>
 8008456:	6813      	ldr	r3, [r2, #0]
 8008458:	1c58      	adds	r0, r3, #1
 800845a:	6010      	str	r0, [r2, #0]
 800845c:	7019      	strb	r1, [r3, #0]
 800845e:	4608      	mov	r0, r1
 8008460:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008464:	4770      	bx	lr

08008466 <__sfputs_r>:
 8008466:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008468:	4606      	mov	r6, r0
 800846a:	460f      	mov	r7, r1
 800846c:	4614      	mov	r4, r2
 800846e:	18d5      	adds	r5, r2, r3
 8008470:	42ac      	cmp	r4, r5
 8008472:	d101      	bne.n	8008478 <__sfputs_r+0x12>
 8008474:	2000      	movs	r0, #0
 8008476:	e007      	b.n	8008488 <__sfputs_r+0x22>
 8008478:	f814 1b01 	ldrb.w	r1, [r4], #1
 800847c:	463a      	mov	r2, r7
 800847e:	4630      	mov	r0, r6
 8008480:	f7ff ffda 	bl	8008438 <__sfputc_r>
 8008484:	1c43      	adds	r3, r0, #1
 8008486:	d1f3      	bne.n	8008470 <__sfputs_r+0xa>
 8008488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800848c <_vfiprintf_r>:
 800848c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008490:	460d      	mov	r5, r1
 8008492:	b09d      	sub	sp, #116	; 0x74
 8008494:	4614      	mov	r4, r2
 8008496:	4698      	mov	r8, r3
 8008498:	4606      	mov	r6, r0
 800849a:	b118      	cbz	r0, 80084a4 <_vfiprintf_r+0x18>
 800849c:	6983      	ldr	r3, [r0, #24]
 800849e:	b90b      	cbnz	r3, 80084a4 <_vfiprintf_r+0x18>
 80084a0:	f7ff fc88 	bl	8007db4 <__sinit>
 80084a4:	4b89      	ldr	r3, [pc, #548]	; (80086cc <_vfiprintf_r+0x240>)
 80084a6:	429d      	cmp	r5, r3
 80084a8:	d11b      	bne.n	80084e2 <_vfiprintf_r+0x56>
 80084aa:	6875      	ldr	r5, [r6, #4]
 80084ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084ae:	07d9      	lsls	r1, r3, #31
 80084b0:	d405      	bmi.n	80084be <_vfiprintf_r+0x32>
 80084b2:	89ab      	ldrh	r3, [r5, #12]
 80084b4:	059a      	lsls	r2, r3, #22
 80084b6:	d402      	bmi.n	80084be <_vfiprintf_r+0x32>
 80084b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084ba:	f7ff fd19 	bl	8007ef0 <__retarget_lock_acquire_recursive>
 80084be:	89ab      	ldrh	r3, [r5, #12]
 80084c0:	071b      	lsls	r3, r3, #28
 80084c2:	d501      	bpl.n	80084c8 <_vfiprintf_r+0x3c>
 80084c4:	692b      	ldr	r3, [r5, #16]
 80084c6:	b9eb      	cbnz	r3, 8008504 <_vfiprintf_r+0x78>
 80084c8:	4629      	mov	r1, r5
 80084ca:	4630      	mov	r0, r6
 80084cc:	f7ff faea 	bl	8007aa4 <__swsetup_r>
 80084d0:	b1c0      	cbz	r0, 8008504 <_vfiprintf_r+0x78>
 80084d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084d4:	07dc      	lsls	r4, r3, #31
 80084d6:	d50e      	bpl.n	80084f6 <_vfiprintf_r+0x6a>
 80084d8:	f04f 30ff 	mov.w	r0, #4294967295
 80084dc:	b01d      	add	sp, #116	; 0x74
 80084de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e2:	4b7b      	ldr	r3, [pc, #492]	; (80086d0 <_vfiprintf_r+0x244>)
 80084e4:	429d      	cmp	r5, r3
 80084e6:	d101      	bne.n	80084ec <_vfiprintf_r+0x60>
 80084e8:	68b5      	ldr	r5, [r6, #8]
 80084ea:	e7df      	b.n	80084ac <_vfiprintf_r+0x20>
 80084ec:	4b79      	ldr	r3, [pc, #484]	; (80086d4 <_vfiprintf_r+0x248>)
 80084ee:	429d      	cmp	r5, r3
 80084f0:	bf08      	it	eq
 80084f2:	68f5      	ldreq	r5, [r6, #12]
 80084f4:	e7da      	b.n	80084ac <_vfiprintf_r+0x20>
 80084f6:	89ab      	ldrh	r3, [r5, #12]
 80084f8:	0598      	lsls	r0, r3, #22
 80084fa:	d4ed      	bmi.n	80084d8 <_vfiprintf_r+0x4c>
 80084fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084fe:	f7ff fcf8 	bl	8007ef2 <__retarget_lock_release_recursive>
 8008502:	e7e9      	b.n	80084d8 <_vfiprintf_r+0x4c>
 8008504:	2300      	movs	r3, #0
 8008506:	9309      	str	r3, [sp, #36]	; 0x24
 8008508:	2320      	movs	r3, #32
 800850a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800850e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008512:	2330      	movs	r3, #48	; 0x30
 8008514:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80086d8 <_vfiprintf_r+0x24c>
 8008518:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800851c:	f04f 0901 	mov.w	r9, #1
 8008520:	4623      	mov	r3, r4
 8008522:	469a      	mov	sl, r3
 8008524:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008528:	b10a      	cbz	r2, 800852e <_vfiprintf_r+0xa2>
 800852a:	2a25      	cmp	r2, #37	; 0x25
 800852c:	d1f9      	bne.n	8008522 <_vfiprintf_r+0x96>
 800852e:	ebba 0b04 	subs.w	fp, sl, r4
 8008532:	d00b      	beq.n	800854c <_vfiprintf_r+0xc0>
 8008534:	465b      	mov	r3, fp
 8008536:	4622      	mov	r2, r4
 8008538:	4629      	mov	r1, r5
 800853a:	4630      	mov	r0, r6
 800853c:	f7ff ff93 	bl	8008466 <__sfputs_r>
 8008540:	3001      	adds	r0, #1
 8008542:	f000 80aa 	beq.w	800869a <_vfiprintf_r+0x20e>
 8008546:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008548:	445a      	add	r2, fp
 800854a:	9209      	str	r2, [sp, #36]	; 0x24
 800854c:	f89a 3000 	ldrb.w	r3, [sl]
 8008550:	2b00      	cmp	r3, #0
 8008552:	f000 80a2 	beq.w	800869a <_vfiprintf_r+0x20e>
 8008556:	2300      	movs	r3, #0
 8008558:	f04f 32ff 	mov.w	r2, #4294967295
 800855c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008560:	f10a 0a01 	add.w	sl, sl, #1
 8008564:	9304      	str	r3, [sp, #16]
 8008566:	9307      	str	r3, [sp, #28]
 8008568:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800856c:	931a      	str	r3, [sp, #104]	; 0x68
 800856e:	4654      	mov	r4, sl
 8008570:	2205      	movs	r2, #5
 8008572:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008576:	4858      	ldr	r0, [pc, #352]	; (80086d8 <_vfiprintf_r+0x24c>)
 8008578:	f7f7 fe42 	bl	8000200 <memchr>
 800857c:	9a04      	ldr	r2, [sp, #16]
 800857e:	b9d8      	cbnz	r0, 80085b8 <_vfiprintf_r+0x12c>
 8008580:	06d1      	lsls	r1, r2, #27
 8008582:	bf44      	itt	mi
 8008584:	2320      	movmi	r3, #32
 8008586:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800858a:	0713      	lsls	r3, r2, #28
 800858c:	bf44      	itt	mi
 800858e:	232b      	movmi	r3, #43	; 0x2b
 8008590:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008594:	f89a 3000 	ldrb.w	r3, [sl]
 8008598:	2b2a      	cmp	r3, #42	; 0x2a
 800859a:	d015      	beq.n	80085c8 <_vfiprintf_r+0x13c>
 800859c:	9a07      	ldr	r2, [sp, #28]
 800859e:	4654      	mov	r4, sl
 80085a0:	2000      	movs	r0, #0
 80085a2:	f04f 0c0a 	mov.w	ip, #10
 80085a6:	4621      	mov	r1, r4
 80085a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085ac:	3b30      	subs	r3, #48	; 0x30
 80085ae:	2b09      	cmp	r3, #9
 80085b0:	d94e      	bls.n	8008650 <_vfiprintf_r+0x1c4>
 80085b2:	b1b0      	cbz	r0, 80085e2 <_vfiprintf_r+0x156>
 80085b4:	9207      	str	r2, [sp, #28]
 80085b6:	e014      	b.n	80085e2 <_vfiprintf_r+0x156>
 80085b8:	eba0 0308 	sub.w	r3, r0, r8
 80085bc:	fa09 f303 	lsl.w	r3, r9, r3
 80085c0:	4313      	orrs	r3, r2
 80085c2:	9304      	str	r3, [sp, #16]
 80085c4:	46a2      	mov	sl, r4
 80085c6:	e7d2      	b.n	800856e <_vfiprintf_r+0xe2>
 80085c8:	9b03      	ldr	r3, [sp, #12]
 80085ca:	1d19      	adds	r1, r3, #4
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	9103      	str	r1, [sp, #12]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	bfbb      	ittet	lt
 80085d4:	425b      	neglt	r3, r3
 80085d6:	f042 0202 	orrlt.w	r2, r2, #2
 80085da:	9307      	strge	r3, [sp, #28]
 80085dc:	9307      	strlt	r3, [sp, #28]
 80085de:	bfb8      	it	lt
 80085e0:	9204      	strlt	r2, [sp, #16]
 80085e2:	7823      	ldrb	r3, [r4, #0]
 80085e4:	2b2e      	cmp	r3, #46	; 0x2e
 80085e6:	d10c      	bne.n	8008602 <_vfiprintf_r+0x176>
 80085e8:	7863      	ldrb	r3, [r4, #1]
 80085ea:	2b2a      	cmp	r3, #42	; 0x2a
 80085ec:	d135      	bne.n	800865a <_vfiprintf_r+0x1ce>
 80085ee:	9b03      	ldr	r3, [sp, #12]
 80085f0:	1d1a      	adds	r2, r3, #4
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	9203      	str	r2, [sp, #12]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	bfb8      	it	lt
 80085fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80085fe:	3402      	adds	r4, #2
 8008600:	9305      	str	r3, [sp, #20]
 8008602:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80086e8 <_vfiprintf_r+0x25c>
 8008606:	7821      	ldrb	r1, [r4, #0]
 8008608:	2203      	movs	r2, #3
 800860a:	4650      	mov	r0, sl
 800860c:	f7f7 fdf8 	bl	8000200 <memchr>
 8008610:	b140      	cbz	r0, 8008624 <_vfiprintf_r+0x198>
 8008612:	2340      	movs	r3, #64	; 0x40
 8008614:	eba0 000a 	sub.w	r0, r0, sl
 8008618:	fa03 f000 	lsl.w	r0, r3, r0
 800861c:	9b04      	ldr	r3, [sp, #16]
 800861e:	4303      	orrs	r3, r0
 8008620:	3401      	adds	r4, #1
 8008622:	9304      	str	r3, [sp, #16]
 8008624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008628:	482c      	ldr	r0, [pc, #176]	; (80086dc <_vfiprintf_r+0x250>)
 800862a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800862e:	2206      	movs	r2, #6
 8008630:	f7f7 fde6 	bl	8000200 <memchr>
 8008634:	2800      	cmp	r0, #0
 8008636:	d03f      	beq.n	80086b8 <_vfiprintf_r+0x22c>
 8008638:	4b29      	ldr	r3, [pc, #164]	; (80086e0 <_vfiprintf_r+0x254>)
 800863a:	bb1b      	cbnz	r3, 8008684 <_vfiprintf_r+0x1f8>
 800863c:	9b03      	ldr	r3, [sp, #12]
 800863e:	3307      	adds	r3, #7
 8008640:	f023 0307 	bic.w	r3, r3, #7
 8008644:	3308      	adds	r3, #8
 8008646:	9303      	str	r3, [sp, #12]
 8008648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800864a:	443b      	add	r3, r7
 800864c:	9309      	str	r3, [sp, #36]	; 0x24
 800864e:	e767      	b.n	8008520 <_vfiprintf_r+0x94>
 8008650:	fb0c 3202 	mla	r2, ip, r2, r3
 8008654:	460c      	mov	r4, r1
 8008656:	2001      	movs	r0, #1
 8008658:	e7a5      	b.n	80085a6 <_vfiprintf_r+0x11a>
 800865a:	2300      	movs	r3, #0
 800865c:	3401      	adds	r4, #1
 800865e:	9305      	str	r3, [sp, #20]
 8008660:	4619      	mov	r1, r3
 8008662:	f04f 0c0a 	mov.w	ip, #10
 8008666:	4620      	mov	r0, r4
 8008668:	f810 2b01 	ldrb.w	r2, [r0], #1
 800866c:	3a30      	subs	r2, #48	; 0x30
 800866e:	2a09      	cmp	r2, #9
 8008670:	d903      	bls.n	800867a <_vfiprintf_r+0x1ee>
 8008672:	2b00      	cmp	r3, #0
 8008674:	d0c5      	beq.n	8008602 <_vfiprintf_r+0x176>
 8008676:	9105      	str	r1, [sp, #20]
 8008678:	e7c3      	b.n	8008602 <_vfiprintf_r+0x176>
 800867a:	fb0c 2101 	mla	r1, ip, r1, r2
 800867e:	4604      	mov	r4, r0
 8008680:	2301      	movs	r3, #1
 8008682:	e7f0      	b.n	8008666 <_vfiprintf_r+0x1da>
 8008684:	ab03      	add	r3, sp, #12
 8008686:	9300      	str	r3, [sp, #0]
 8008688:	462a      	mov	r2, r5
 800868a:	4b16      	ldr	r3, [pc, #88]	; (80086e4 <_vfiprintf_r+0x258>)
 800868c:	a904      	add	r1, sp, #16
 800868e:	4630      	mov	r0, r6
 8008690:	f3af 8000 	nop.w
 8008694:	4607      	mov	r7, r0
 8008696:	1c78      	adds	r0, r7, #1
 8008698:	d1d6      	bne.n	8008648 <_vfiprintf_r+0x1bc>
 800869a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800869c:	07d9      	lsls	r1, r3, #31
 800869e:	d405      	bmi.n	80086ac <_vfiprintf_r+0x220>
 80086a0:	89ab      	ldrh	r3, [r5, #12]
 80086a2:	059a      	lsls	r2, r3, #22
 80086a4:	d402      	bmi.n	80086ac <_vfiprintf_r+0x220>
 80086a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086a8:	f7ff fc23 	bl	8007ef2 <__retarget_lock_release_recursive>
 80086ac:	89ab      	ldrh	r3, [r5, #12]
 80086ae:	065b      	lsls	r3, r3, #25
 80086b0:	f53f af12 	bmi.w	80084d8 <_vfiprintf_r+0x4c>
 80086b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086b6:	e711      	b.n	80084dc <_vfiprintf_r+0x50>
 80086b8:	ab03      	add	r3, sp, #12
 80086ba:	9300      	str	r3, [sp, #0]
 80086bc:	462a      	mov	r2, r5
 80086be:	4b09      	ldr	r3, [pc, #36]	; (80086e4 <_vfiprintf_r+0x258>)
 80086c0:	a904      	add	r1, sp, #16
 80086c2:	4630      	mov	r0, r6
 80086c4:	f000 f880 	bl	80087c8 <_printf_i>
 80086c8:	e7e4      	b.n	8008694 <_vfiprintf_r+0x208>
 80086ca:	bf00      	nop
 80086cc:	08008dd0 	.word	0x08008dd0
 80086d0:	08008df0 	.word	0x08008df0
 80086d4:	08008db0 	.word	0x08008db0
 80086d8:	08008e10 	.word	0x08008e10
 80086dc:	08008e1a 	.word	0x08008e1a
 80086e0:	00000000 	.word	0x00000000
 80086e4:	08008467 	.word	0x08008467
 80086e8:	08008e16 	.word	0x08008e16

080086ec <_printf_common>:
 80086ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086f0:	4616      	mov	r6, r2
 80086f2:	4699      	mov	r9, r3
 80086f4:	688a      	ldr	r2, [r1, #8]
 80086f6:	690b      	ldr	r3, [r1, #16]
 80086f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80086fc:	4293      	cmp	r3, r2
 80086fe:	bfb8      	it	lt
 8008700:	4613      	movlt	r3, r2
 8008702:	6033      	str	r3, [r6, #0]
 8008704:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008708:	4607      	mov	r7, r0
 800870a:	460c      	mov	r4, r1
 800870c:	b10a      	cbz	r2, 8008712 <_printf_common+0x26>
 800870e:	3301      	adds	r3, #1
 8008710:	6033      	str	r3, [r6, #0]
 8008712:	6823      	ldr	r3, [r4, #0]
 8008714:	0699      	lsls	r1, r3, #26
 8008716:	bf42      	ittt	mi
 8008718:	6833      	ldrmi	r3, [r6, #0]
 800871a:	3302      	addmi	r3, #2
 800871c:	6033      	strmi	r3, [r6, #0]
 800871e:	6825      	ldr	r5, [r4, #0]
 8008720:	f015 0506 	ands.w	r5, r5, #6
 8008724:	d106      	bne.n	8008734 <_printf_common+0x48>
 8008726:	f104 0a19 	add.w	sl, r4, #25
 800872a:	68e3      	ldr	r3, [r4, #12]
 800872c:	6832      	ldr	r2, [r6, #0]
 800872e:	1a9b      	subs	r3, r3, r2
 8008730:	42ab      	cmp	r3, r5
 8008732:	dc26      	bgt.n	8008782 <_printf_common+0x96>
 8008734:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008738:	1e13      	subs	r3, r2, #0
 800873a:	6822      	ldr	r2, [r4, #0]
 800873c:	bf18      	it	ne
 800873e:	2301      	movne	r3, #1
 8008740:	0692      	lsls	r2, r2, #26
 8008742:	d42b      	bmi.n	800879c <_printf_common+0xb0>
 8008744:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008748:	4649      	mov	r1, r9
 800874a:	4638      	mov	r0, r7
 800874c:	47c0      	blx	r8
 800874e:	3001      	adds	r0, #1
 8008750:	d01e      	beq.n	8008790 <_printf_common+0xa4>
 8008752:	6823      	ldr	r3, [r4, #0]
 8008754:	68e5      	ldr	r5, [r4, #12]
 8008756:	6832      	ldr	r2, [r6, #0]
 8008758:	f003 0306 	and.w	r3, r3, #6
 800875c:	2b04      	cmp	r3, #4
 800875e:	bf08      	it	eq
 8008760:	1aad      	subeq	r5, r5, r2
 8008762:	68a3      	ldr	r3, [r4, #8]
 8008764:	6922      	ldr	r2, [r4, #16]
 8008766:	bf0c      	ite	eq
 8008768:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800876c:	2500      	movne	r5, #0
 800876e:	4293      	cmp	r3, r2
 8008770:	bfc4      	itt	gt
 8008772:	1a9b      	subgt	r3, r3, r2
 8008774:	18ed      	addgt	r5, r5, r3
 8008776:	2600      	movs	r6, #0
 8008778:	341a      	adds	r4, #26
 800877a:	42b5      	cmp	r5, r6
 800877c:	d11a      	bne.n	80087b4 <_printf_common+0xc8>
 800877e:	2000      	movs	r0, #0
 8008780:	e008      	b.n	8008794 <_printf_common+0xa8>
 8008782:	2301      	movs	r3, #1
 8008784:	4652      	mov	r2, sl
 8008786:	4649      	mov	r1, r9
 8008788:	4638      	mov	r0, r7
 800878a:	47c0      	blx	r8
 800878c:	3001      	adds	r0, #1
 800878e:	d103      	bne.n	8008798 <_printf_common+0xac>
 8008790:	f04f 30ff 	mov.w	r0, #4294967295
 8008794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008798:	3501      	adds	r5, #1
 800879a:	e7c6      	b.n	800872a <_printf_common+0x3e>
 800879c:	18e1      	adds	r1, r4, r3
 800879e:	1c5a      	adds	r2, r3, #1
 80087a0:	2030      	movs	r0, #48	; 0x30
 80087a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80087a6:	4422      	add	r2, r4
 80087a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80087ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80087b0:	3302      	adds	r3, #2
 80087b2:	e7c7      	b.n	8008744 <_printf_common+0x58>
 80087b4:	2301      	movs	r3, #1
 80087b6:	4622      	mov	r2, r4
 80087b8:	4649      	mov	r1, r9
 80087ba:	4638      	mov	r0, r7
 80087bc:	47c0      	blx	r8
 80087be:	3001      	adds	r0, #1
 80087c0:	d0e6      	beq.n	8008790 <_printf_common+0xa4>
 80087c2:	3601      	adds	r6, #1
 80087c4:	e7d9      	b.n	800877a <_printf_common+0x8e>
	...

080087c8 <_printf_i>:
 80087c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087cc:	7e0f      	ldrb	r7, [r1, #24]
 80087ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80087d0:	2f78      	cmp	r7, #120	; 0x78
 80087d2:	4691      	mov	r9, r2
 80087d4:	4680      	mov	r8, r0
 80087d6:	460c      	mov	r4, r1
 80087d8:	469a      	mov	sl, r3
 80087da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80087de:	d807      	bhi.n	80087f0 <_printf_i+0x28>
 80087e0:	2f62      	cmp	r7, #98	; 0x62
 80087e2:	d80a      	bhi.n	80087fa <_printf_i+0x32>
 80087e4:	2f00      	cmp	r7, #0
 80087e6:	f000 80d8 	beq.w	800899a <_printf_i+0x1d2>
 80087ea:	2f58      	cmp	r7, #88	; 0x58
 80087ec:	f000 80a3 	beq.w	8008936 <_printf_i+0x16e>
 80087f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80087f8:	e03a      	b.n	8008870 <_printf_i+0xa8>
 80087fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80087fe:	2b15      	cmp	r3, #21
 8008800:	d8f6      	bhi.n	80087f0 <_printf_i+0x28>
 8008802:	a101      	add	r1, pc, #4	; (adr r1, 8008808 <_printf_i+0x40>)
 8008804:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008808:	08008861 	.word	0x08008861
 800880c:	08008875 	.word	0x08008875
 8008810:	080087f1 	.word	0x080087f1
 8008814:	080087f1 	.word	0x080087f1
 8008818:	080087f1 	.word	0x080087f1
 800881c:	080087f1 	.word	0x080087f1
 8008820:	08008875 	.word	0x08008875
 8008824:	080087f1 	.word	0x080087f1
 8008828:	080087f1 	.word	0x080087f1
 800882c:	080087f1 	.word	0x080087f1
 8008830:	080087f1 	.word	0x080087f1
 8008834:	08008981 	.word	0x08008981
 8008838:	080088a5 	.word	0x080088a5
 800883c:	08008963 	.word	0x08008963
 8008840:	080087f1 	.word	0x080087f1
 8008844:	080087f1 	.word	0x080087f1
 8008848:	080089a3 	.word	0x080089a3
 800884c:	080087f1 	.word	0x080087f1
 8008850:	080088a5 	.word	0x080088a5
 8008854:	080087f1 	.word	0x080087f1
 8008858:	080087f1 	.word	0x080087f1
 800885c:	0800896b 	.word	0x0800896b
 8008860:	682b      	ldr	r3, [r5, #0]
 8008862:	1d1a      	adds	r2, r3, #4
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	602a      	str	r2, [r5, #0]
 8008868:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800886c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008870:	2301      	movs	r3, #1
 8008872:	e0a3      	b.n	80089bc <_printf_i+0x1f4>
 8008874:	6820      	ldr	r0, [r4, #0]
 8008876:	6829      	ldr	r1, [r5, #0]
 8008878:	0606      	lsls	r6, r0, #24
 800887a:	f101 0304 	add.w	r3, r1, #4
 800887e:	d50a      	bpl.n	8008896 <_printf_i+0xce>
 8008880:	680e      	ldr	r6, [r1, #0]
 8008882:	602b      	str	r3, [r5, #0]
 8008884:	2e00      	cmp	r6, #0
 8008886:	da03      	bge.n	8008890 <_printf_i+0xc8>
 8008888:	232d      	movs	r3, #45	; 0x2d
 800888a:	4276      	negs	r6, r6
 800888c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008890:	485e      	ldr	r0, [pc, #376]	; (8008a0c <_printf_i+0x244>)
 8008892:	230a      	movs	r3, #10
 8008894:	e019      	b.n	80088ca <_printf_i+0x102>
 8008896:	680e      	ldr	r6, [r1, #0]
 8008898:	602b      	str	r3, [r5, #0]
 800889a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800889e:	bf18      	it	ne
 80088a0:	b236      	sxthne	r6, r6
 80088a2:	e7ef      	b.n	8008884 <_printf_i+0xbc>
 80088a4:	682b      	ldr	r3, [r5, #0]
 80088a6:	6820      	ldr	r0, [r4, #0]
 80088a8:	1d19      	adds	r1, r3, #4
 80088aa:	6029      	str	r1, [r5, #0]
 80088ac:	0601      	lsls	r1, r0, #24
 80088ae:	d501      	bpl.n	80088b4 <_printf_i+0xec>
 80088b0:	681e      	ldr	r6, [r3, #0]
 80088b2:	e002      	b.n	80088ba <_printf_i+0xf2>
 80088b4:	0646      	lsls	r6, r0, #25
 80088b6:	d5fb      	bpl.n	80088b0 <_printf_i+0xe8>
 80088b8:	881e      	ldrh	r6, [r3, #0]
 80088ba:	4854      	ldr	r0, [pc, #336]	; (8008a0c <_printf_i+0x244>)
 80088bc:	2f6f      	cmp	r7, #111	; 0x6f
 80088be:	bf0c      	ite	eq
 80088c0:	2308      	moveq	r3, #8
 80088c2:	230a      	movne	r3, #10
 80088c4:	2100      	movs	r1, #0
 80088c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80088ca:	6865      	ldr	r5, [r4, #4]
 80088cc:	60a5      	str	r5, [r4, #8]
 80088ce:	2d00      	cmp	r5, #0
 80088d0:	bfa2      	ittt	ge
 80088d2:	6821      	ldrge	r1, [r4, #0]
 80088d4:	f021 0104 	bicge.w	r1, r1, #4
 80088d8:	6021      	strge	r1, [r4, #0]
 80088da:	b90e      	cbnz	r6, 80088e0 <_printf_i+0x118>
 80088dc:	2d00      	cmp	r5, #0
 80088de:	d04d      	beq.n	800897c <_printf_i+0x1b4>
 80088e0:	4615      	mov	r5, r2
 80088e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80088e6:	fb03 6711 	mls	r7, r3, r1, r6
 80088ea:	5dc7      	ldrb	r7, [r0, r7]
 80088ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80088f0:	4637      	mov	r7, r6
 80088f2:	42bb      	cmp	r3, r7
 80088f4:	460e      	mov	r6, r1
 80088f6:	d9f4      	bls.n	80088e2 <_printf_i+0x11a>
 80088f8:	2b08      	cmp	r3, #8
 80088fa:	d10b      	bne.n	8008914 <_printf_i+0x14c>
 80088fc:	6823      	ldr	r3, [r4, #0]
 80088fe:	07de      	lsls	r6, r3, #31
 8008900:	d508      	bpl.n	8008914 <_printf_i+0x14c>
 8008902:	6923      	ldr	r3, [r4, #16]
 8008904:	6861      	ldr	r1, [r4, #4]
 8008906:	4299      	cmp	r1, r3
 8008908:	bfde      	ittt	le
 800890a:	2330      	movle	r3, #48	; 0x30
 800890c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008910:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008914:	1b52      	subs	r2, r2, r5
 8008916:	6122      	str	r2, [r4, #16]
 8008918:	f8cd a000 	str.w	sl, [sp]
 800891c:	464b      	mov	r3, r9
 800891e:	aa03      	add	r2, sp, #12
 8008920:	4621      	mov	r1, r4
 8008922:	4640      	mov	r0, r8
 8008924:	f7ff fee2 	bl	80086ec <_printf_common>
 8008928:	3001      	adds	r0, #1
 800892a:	d14c      	bne.n	80089c6 <_printf_i+0x1fe>
 800892c:	f04f 30ff 	mov.w	r0, #4294967295
 8008930:	b004      	add	sp, #16
 8008932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008936:	4835      	ldr	r0, [pc, #212]	; (8008a0c <_printf_i+0x244>)
 8008938:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800893c:	6829      	ldr	r1, [r5, #0]
 800893e:	6823      	ldr	r3, [r4, #0]
 8008940:	f851 6b04 	ldr.w	r6, [r1], #4
 8008944:	6029      	str	r1, [r5, #0]
 8008946:	061d      	lsls	r5, r3, #24
 8008948:	d514      	bpl.n	8008974 <_printf_i+0x1ac>
 800894a:	07df      	lsls	r7, r3, #31
 800894c:	bf44      	itt	mi
 800894e:	f043 0320 	orrmi.w	r3, r3, #32
 8008952:	6023      	strmi	r3, [r4, #0]
 8008954:	b91e      	cbnz	r6, 800895e <_printf_i+0x196>
 8008956:	6823      	ldr	r3, [r4, #0]
 8008958:	f023 0320 	bic.w	r3, r3, #32
 800895c:	6023      	str	r3, [r4, #0]
 800895e:	2310      	movs	r3, #16
 8008960:	e7b0      	b.n	80088c4 <_printf_i+0xfc>
 8008962:	6823      	ldr	r3, [r4, #0]
 8008964:	f043 0320 	orr.w	r3, r3, #32
 8008968:	6023      	str	r3, [r4, #0]
 800896a:	2378      	movs	r3, #120	; 0x78
 800896c:	4828      	ldr	r0, [pc, #160]	; (8008a10 <_printf_i+0x248>)
 800896e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008972:	e7e3      	b.n	800893c <_printf_i+0x174>
 8008974:	0659      	lsls	r1, r3, #25
 8008976:	bf48      	it	mi
 8008978:	b2b6      	uxthmi	r6, r6
 800897a:	e7e6      	b.n	800894a <_printf_i+0x182>
 800897c:	4615      	mov	r5, r2
 800897e:	e7bb      	b.n	80088f8 <_printf_i+0x130>
 8008980:	682b      	ldr	r3, [r5, #0]
 8008982:	6826      	ldr	r6, [r4, #0]
 8008984:	6961      	ldr	r1, [r4, #20]
 8008986:	1d18      	adds	r0, r3, #4
 8008988:	6028      	str	r0, [r5, #0]
 800898a:	0635      	lsls	r5, r6, #24
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	d501      	bpl.n	8008994 <_printf_i+0x1cc>
 8008990:	6019      	str	r1, [r3, #0]
 8008992:	e002      	b.n	800899a <_printf_i+0x1d2>
 8008994:	0670      	lsls	r0, r6, #25
 8008996:	d5fb      	bpl.n	8008990 <_printf_i+0x1c8>
 8008998:	8019      	strh	r1, [r3, #0]
 800899a:	2300      	movs	r3, #0
 800899c:	6123      	str	r3, [r4, #16]
 800899e:	4615      	mov	r5, r2
 80089a0:	e7ba      	b.n	8008918 <_printf_i+0x150>
 80089a2:	682b      	ldr	r3, [r5, #0]
 80089a4:	1d1a      	adds	r2, r3, #4
 80089a6:	602a      	str	r2, [r5, #0]
 80089a8:	681d      	ldr	r5, [r3, #0]
 80089aa:	6862      	ldr	r2, [r4, #4]
 80089ac:	2100      	movs	r1, #0
 80089ae:	4628      	mov	r0, r5
 80089b0:	f7f7 fc26 	bl	8000200 <memchr>
 80089b4:	b108      	cbz	r0, 80089ba <_printf_i+0x1f2>
 80089b6:	1b40      	subs	r0, r0, r5
 80089b8:	6060      	str	r0, [r4, #4]
 80089ba:	6863      	ldr	r3, [r4, #4]
 80089bc:	6123      	str	r3, [r4, #16]
 80089be:	2300      	movs	r3, #0
 80089c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089c4:	e7a8      	b.n	8008918 <_printf_i+0x150>
 80089c6:	6923      	ldr	r3, [r4, #16]
 80089c8:	462a      	mov	r2, r5
 80089ca:	4649      	mov	r1, r9
 80089cc:	4640      	mov	r0, r8
 80089ce:	47d0      	blx	sl
 80089d0:	3001      	adds	r0, #1
 80089d2:	d0ab      	beq.n	800892c <_printf_i+0x164>
 80089d4:	6823      	ldr	r3, [r4, #0]
 80089d6:	079b      	lsls	r3, r3, #30
 80089d8:	d413      	bmi.n	8008a02 <_printf_i+0x23a>
 80089da:	68e0      	ldr	r0, [r4, #12]
 80089dc:	9b03      	ldr	r3, [sp, #12]
 80089de:	4298      	cmp	r0, r3
 80089e0:	bfb8      	it	lt
 80089e2:	4618      	movlt	r0, r3
 80089e4:	e7a4      	b.n	8008930 <_printf_i+0x168>
 80089e6:	2301      	movs	r3, #1
 80089e8:	4632      	mov	r2, r6
 80089ea:	4649      	mov	r1, r9
 80089ec:	4640      	mov	r0, r8
 80089ee:	47d0      	blx	sl
 80089f0:	3001      	adds	r0, #1
 80089f2:	d09b      	beq.n	800892c <_printf_i+0x164>
 80089f4:	3501      	adds	r5, #1
 80089f6:	68e3      	ldr	r3, [r4, #12]
 80089f8:	9903      	ldr	r1, [sp, #12]
 80089fa:	1a5b      	subs	r3, r3, r1
 80089fc:	42ab      	cmp	r3, r5
 80089fe:	dcf2      	bgt.n	80089e6 <_printf_i+0x21e>
 8008a00:	e7eb      	b.n	80089da <_printf_i+0x212>
 8008a02:	2500      	movs	r5, #0
 8008a04:	f104 0619 	add.w	r6, r4, #25
 8008a08:	e7f5      	b.n	80089f6 <_printf_i+0x22e>
 8008a0a:	bf00      	nop
 8008a0c:	08008e21 	.word	0x08008e21
 8008a10:	08008e32 	.word	0x08008e32

08008a14 <_sbrk_r>:
 8008a14:	b538      	push	{r3, r4, r5, lr}
 8008a16:	4d06      	ldr	r5, [pc, #24]	; (8008a30 <_sbrk_r+0x1c>)
 8008a18:	2300      	movs	r3, #0
 8008a1a:	4604      	mov	r4, r0
 8008a1c:	4608      	mov	r0, r1
 8008a1e:	602b      	str	r3, [r5, #0]
 8008a20:	f7f9 fa2e 	bl	8001e80 <_sbrk>
 8008a24:	1c43      	adds	r3, r0, #1
 8008a26:	d102      	bne.n	8008a2e <_sbrk_r+0x1a>
 8008a28:	682b      	ldr	r3, [r5, #0]
 8008a2a:	b103      	cbz	r3, 8008a2e <_sbrk_r+0x1a>
 8008a2c:	6023      	str	r3, [r4, #0]
 8008a2e:	bd38      	pop	{r3, r4, r5, pc}
 8008a30:	200004cc 	.word	0x200004cc

08008a34 <__sread>:
 8008a34:	b510      	push	{r4, lr}
 8008a36:	460c      	mov	r4, r1
 8008a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a3c:	f000 f8f8 	bl	8008c30 <_read_r>
 8008a40:	2800      	cmp	r0, #0
 8008a42:	bfab      	itete	ge
 8008a44:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a46:	89a3      	ldrhlt	r3, [r4, #12]
 8008a48:	181b      	addge	r3, r3, r0
 8008a4a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a4e:	bfac      	ite	ge
 8008a50:	6563      	strge	r3, [r4, #84]	; 0x54
 8008a52:	81a3      	strhlt	r3, [r4, #12]
 8008a54:	bd10      	pop	{r4, pc}

08008a56 <__swrite>:
 8008a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a5a:	461f      	mov	r7, r3
 8008a5c:	898b      	ldrh	r3, [r1, #12]
 8008a5e:	05db      	lsls	r3, r3, #23
 8008a60:	4605      	mov	r5, r0
 8008a62:	460c      	mov	r4, r1
 8008a64:	4616      	mov	r6, r2
 8008a66:	d505      	bpl.n	8008a74 <__swrite+0x1e>
 8008a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a6c:	2302      	movs	r3, #2
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f000 f868 	bl	8008b44 <_lseek_r>
 8008a74:	89a3      	ldrh	r3, [r4, #12]
 8008a76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a7e:	81a3      	strh	r3, [r4, #12]
 8008a80:	4632      	mov	r2, r6
 8008a82:	463b      	mov	r3, r7
 8008a84:	4628      	mov	r0, r5
 8008a86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a8a:	f000 b817 	b.w	8008abc <_write_r>

08008a8e <__sseek>:
 8008a8e:	b510      	push	{r4, lr}
 8008a90:	460c      	mov	r4, r1
 8008a92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a96:	f000 f855 	bl	8008b44 <_lseek_r>
 8008a9a:	1c43      	adds	r3, r0, #1
 8008a9c:	89a3      	ldrh	r3, [r4, #12]
 8008a9e:	bf15      	itete	ne
 8008aa0:	6560      	strne	r0, [r4, #84]	; 0x54
 8008aa2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008aa6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008aaa:	81a3      	strheq	r3, [r4, #12]
 8008aac:	bf18      	it	ne
 8008aae:	81a3      	strhne	r3, [r4, #12]
 8008ab0:	bd10      	pop	{r4, pc}

08008ab2 <__sclose>:
 8008ab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ab6:	f000 b813 	b.w	8008ae0 <_close_r>
	...

08008abc <_write_r>:
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	4d07      	ldr	r5, [pc, #28]	; (8008adc <_write_r+0x20>)
 8008ac0:	4604      	mov	r4, r0
 8008ac2:	4608      	mov	r0, r1
 8008ac4:	4611      	mov	r1, r2
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	602a      	str	r2, [r5, #0]
 8008aca:	461a      	mov	r2, r3
 8008acc:	f7f9 f987 	bl	8001dde <_write>
 8008ad0:	1c43      	adds	r3, r0, #1
 8008ad2:	d102      	bne.n	8008ada <_write_r+0x1e>
 8008ad4:	682b      	ldr	r3, [r5, #0]
 8008ad6:	b103      	cbz	r3, 8008ada <_write_r+0x1e>
 8008ad8:	6023      	str	r3, [r4, #0]
 8008ada:	bd38      	pop	{r3, r4, r5, pc}
 8008adc:	200004cc 	.word	0x200004cc

08008ae0 <_close_r>:
 8008ae0:	b538      	push	{r3, r4, r5, lr}
 8008ae2:	4d06      	ldr	r5, [pc, #24]	; (8008afc <_close_r+0x1c>)
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	4604      	mov	r4, r0
 8008ae8:	4608      	mov	r0, r1
 8008aea:	602b      	str	r3, [r5, #0]
 8008aec:	f7f9 f993 	bl	8001e16 <_close>
 8008af0:	1c43      	adds	r3, r0, #1
 8008af2:	d102      	bne.n	8008afa <_close_r+0x1a>
 8008af4:	682b      	ldr	r3, [r5, #0]
 8008af6:	b103      	cbz	r3, 8008afa <_close_r+0x1a>
 8008af8:	6023      	str	r3, [r4, #0]
 8008afa:	bd38      	pop	{r3, r4, r5, pc}
 8008afc:	200004cc 	.word	0x200004cc

08008b00 <_fstat_r>:
 8008b00:	b538      	push	{r3, r4, r5, lr}
 8008b02:	4d07      	ldr	r5, [pc, #28]	; (8008b20 <_fstat_r+0x20>)
 8008b04:	2300      	movs	r3, #0
 8008b06:	4604      	mov	r4, r0
 8008b08:	4608      	mov	r0, r1
 8008b0a:	4611      	mov	r1, r2
 8008b0c:	602b      	str	r3, [r5, #0]
 8008b0e:	f7f9 f98e 	bl	8001e2e <_fstat>
 8008b12:	1c43      	adds	r3, r0, #1
 8008b14:	d102      	bne.n	8008b1c <_fstat_r+0x1c>
 8008b16:	682b      	ldr	r3, [r5, #0]
 8008b18:	b103      	cbz	r3, 8008b1c <_fstat_r+0x1c>
 8008b1a:	6023      	str	r3, [r4, #0]
 8008b1c:	bd38      	pop	{r3, r4, r5, pc}
 8008b1e:	bf00      	nop
 8008b20:	200004cc 	.word	0x200004cc

08008b24 <_isatty_r>:
 8008b24:	b538      	push	{r3, r4, r5, lr}
 8008b26:	4d06      	ldr	r5, [pc, #24]	; (8008b40 <_isatty_r+0x1c>)
 8008b28:	2300      	movs	r3, #0
 8008b2a:	4604      	mov	r4, r0
 8008b2c:	4608      	mov	r0, r1
 8008b2e:	602b      	str	r3, [r5, #0]
 8008b30:	f7f9 f98d 	bl	8001e4e <_isatty>
 8008b34:	1c43      	adds	r3, r0, #1
 8008b36:	d102      	bne.n	8008b3e <_isatty_r+0x1a>
 8008b38:	682b      	ldr	r3, [r5, #0]
 8008b3a:	b103      	cbz	r3, 8008b3e <_isatty_r+0x1a>
 8008b3c:	6023      	str	r3, [r4, #0]
 8008b3e:	bd38      	pop	{r3, r4, r5, pc}
 8008b40:	200004cc 	.word	0x200004cc

08008b44 <_lseek_r>:
 8008b44:	b538      	push	{r3, r4, r5, lr}
 8008b46:	4d07      	ldr	r5, [pc, #28]	; (8008b64 <_lseek_r+0x20>)
 8008b48:	4604      	mov	r4, r0
 8008b4a:	4608      	mov	r0, r1
 8008b4c:	4611      	mov	r1, r2
 8008b4e:	2200      	movs	r2, #0
 8008b50:	602a      	str	r2, [r5, #0]
 8008b52:	461a      	mov	r2, r3
 8008b54:	f7f9 f986 	bl	8001e64 <_lseek>
 8008b58:	1c43      	adds	r3, r0, #1
 8008b5a:	d102      	bne.n	8008b62 <_lseek_r+0x1e>
 8008b5c:	682b      	ldr	r3, [r5, #0]
 8008b5e:	b103      	cbz	r3, 8008b62 <_lseek_r+0x1e>
 8008b60:	6023      	str	r3, [r4, #0]
 8008b62:	bd38      	pop	{r3, r4, r5, pc}
 8008b64:	200004cc 	.word	0x200004cc

08008b68 <memcpy>:
 8008b68:	440a      	add	r2, r1
 8008b6a:	4291      	cmp	r1, r2
 8008b6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b70:	d100      	bne.n	8008b74 <memcpy+0xc>
 8008b72:	4770      	bx	lr
 8008b74:	b510      	push	{r4, lr}
 8008b76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b7e:	4291      	cmp	r1, r2
 8008b80:	d1f9      	bne.n	8008b76 <memcpy+0xe>
 8008b82:	bd10      	pop	{r4, pc}

08008b84 <memmove>:
 8008b84:	4288      	cmp	r0, r1
 8008b86:	b510      	push	{r4, lr}
 8008b88:	eb01 0402 	add.w	r4, r1, r2
 8008b8c:	d902      	bls.n	8008b94 <memmove+0x10>
 8008b8e:	4284      	cmp	r4, r0
 8008b90:	4623      	mov	r3, r4
 8008b92:	d807      	bhi.n	8008ba4 <memmove+0x20>
 8008b94:	1e43      	subs	r3, r0, #1
 8008b96:	42a1      	cmp	r1, r4
 8008b98:	d008      	beq.n	8008bac <memmove+0x28>
 8008b9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ba2:	e7f8      	b.n	8008b96 <memmove+0x12>
 8008ba4:	4402      	add	r2, r0
 8008ba6:	4601      	mov	r1, r0
 8008ba8:	428a      	cmp	r2, r1
 8008baa:	d100      	bne.n	8008bae <memmove+0x2a>
 8008bac:	bd10      	pop	{r4, pc}
 8008bae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008bb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008bb6:	e7f7      	b.n	8008ba8 <memmove+0x24>

08008bb8 <__malloc_lock>:
 8008bb8:	4801      	ldr	r0, [pc, #4]	; (8008bc0 <__malloc_lock+0x8>)
 8008bba:	f7ff b999 	b.w	8007ef0 <__retarget_lock_acquire_recursive>
 8008bbe:	bf00      	nop
 8008bc0:	200004c0 	.word	0x200004c0

08008bc4 <__malloc_unlock>:
 8008bc4:	4801      	ldr	r0, [pc, #4]	; (8008bcc <__malloc_unlock+0x8>)
 8008bc6:	f7ff b994 	b.w	8007ef2 <__retarget_lock_release_recursive>
 8008bca:	bf00      	nop
 8008bcc:	200004c0 	.word	0x200004c0

08008bd0 <_realloc_r>:
 8008bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd4:	4680      	mov	r8, r0
 8008bd6:	4614      	mov	r4, r2
 8008bd8:	460e      	mov	r6, r1
 8008bda:	b921      	cbnz	r1, 8008be6 <_realloc_r+0x16>
 8008bdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008be0:	4611      	mov	r1, r2
 8008be2:	f7ff ba59 	b.w	8008098 <_malloc_r>
 8008be6:	b92a      	cbnz	r2, 8008bf4 <_realloc_r+0x24>
 8008be8:	f7ff f9ea 	bl	8007fc0 <_free_r>
 8008bec:	4625      	mov	r5, r4
 8008bee:	4628      	mov	r0, r5
 8008bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bf4:	f000 f82e 	bl	8008c54 <_malloc_usable_size_r>
 8008bf8:	4284      	cmp	r4, r0
 8008bfa:	4607      	mov	r7, r0
 8008bfc:	d802      	bhi.n	8008c04 <_realloc_r+0x34>
 8008bfe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008c02:	d812      	bhi.n	8008c2a <_realloc_r+0x5a>
 8008c04:	4621      	mov	r1, r4
 8008c06:	4640      	mov	r0, r8
 8008c08:	f7ff fa46 	bl	8008098 <_malloc_r>
 8008c0c:	4605      	mov	r5, r0
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	d0ed      	beq.n	8008bee <_realloc_r+0x1e>
 8008c12:	42bc      	cmp	r4, r7
 8008c14:	4622      	mov	r2, r4
 8008c16:	4631      	mov	r1, r6
 8008c18:	bf28      	it	cs
 8008c1a:	463a      	movcs	r2, r7
 8008c1c:	f7ff ffa4 	bl	8008b68 <memcpy>
 8008c20:	4631      	mov	r1, r6
 8008c22:	4640      	mov	r0, r8
 8008c24:	f7ff f9cc 	bl	8007fc0 <_free_r>
 8008c28:	e7e1      	b.n	8008bee <_realloc_r+0x1e>
 8008c2a:	4635      	mov	r5, r6
 8008c2c:	e7df      	b.n	8008bee <_realloc_r+0x1e>
	...

08008c30 <_read_r>:
 8008c30:	b538      	push	{r3, r4, r5, lr}
 8008c32:	4d07      	ldr	r5, [pc, #28]	; (8008c50 <_read_r+0x20>)
 8008c34:	4604      	mov	r4, r0
 8008c36:	4608      	mov	r0, r1
 8008c38:	4611      	mov	r1, r2
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	602a      	str	r2, [r5, #0]
 8008c3e:	461a      	mov	r2, r3
 8008c40:	f7f9 f8b0 	bl	8001da4 <_read>
 8008c44:	1c43      	adds	r3, r0, #1
 8008c46:	d102      	bne.n	8008c4e <_read_r+0x1e>
 8008c48:	682b      	ldr	r3, [r5, #0]
 8008c4a:	b103      	cbz	r3, 8008c4e <_read_r+0x1e>
 8008c4c:	6023      	str	r3, [r4, #0]
 8008c4e:	bd38      	pop	{r3, r4, r5, pc}
 8008c50:	200004cc 	.word	0x200004cc

08008c54 <_malloc_usable_size_r>:
 8008c54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c58:	1f18      	subs	r0, r3, #4
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	bfbc      	itt	lt
 8008c5e:	580b      	ldrlt	r3, [r1, r0]
 8008c60:	18c0      	addlt	r0, r0, r3
 8008c62:	4770      	bx	lr

08008c64 <_init>:
 8008c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c66:	bf00      	nop
 8008c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c6a:	bc08      	pop	{r3}
 8008c6c:	469e      	mov	lr, r3
 8008c6e:	4770      	bx	lr

08008c70 <_fini>:
 8008c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c72:	bf00      	nop
 8008c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c76:	bc08      	pop	{r3}
 8008c78:	469e      	mov	lr, r3
 8008c7a:	4770      	bx	lr
