# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do bcd_4bits_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jerem@MATILDA.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/4bitsBCD {D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/4bitsBCD/bcd_4bits.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:44:53 on Mar 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/4bitsBCD" D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/4bitsBCD/bcd_4bits.sv 
# -- Compiling module bcd_4bits
# 
# Top level modules:
# 	bcd_4bits
# End time: 15:44:53 on Mar 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/4bitsBCD {D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/4bitsBCD/bcd_4bits_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:44:54 on Mar 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/4bitsBCD" D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/4bitsBCD/bcd_4bits_tb.sv 
# -- Compiling module bcd_4bits_tb
# 
# Top level modules:
# 	bcd_4bits_tb
# End time: 15:44:54 on Mar 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  bcd_4bits_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" bcd_4bits_tb 
# Start time: 15:44:54 on Mar 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.bcd_4bits_tb(fast)
# Loading work.bcd_4bits(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jerem  Hostname: MATILDA  ProcessID: 5600
#           Attempting to use alternate WLF file "./wlft56cghe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft56cghe
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando pruebas...
# num=0000 -> y_A=0000001 ✅
# num=0000 -> y_B=0000001 ✅
# num=0001 -> y_A=1001111 ✅
# num=0001 -> y_B=0000001 ✅
# num=0010 -> y_A=0010010 ✅
# num=0010 -> y_B=0000001 ✅
# num=0011 -> y_A=0000110 ✅
# num=0011 -> y_B=0000001 ✅
# num=0100 -> y_A=1001100 ✅
# num=0100 -> y_B=0000001 ✅
# num=0101 -> y_A=0100100 ✅
# num=0101 -> y_B=0000001 ✅
# num=0110 -> y_A=0100000 ✅
# num=0110 -> y_B=0000001 ✅
# num=0111 -> y_A=0001111 ✅
# num=0111 -> y_B=0000001 ✅
# num=1000 -> y_A=0000000 ✅
# num=1000 -> y_B=0000001 ✅
# num=1001 -> y_A=0001100 ✅
# num=1001 -> y_B=0000001 ✅
# num=1010 -> y_A=0000001 ✅
# num=1010 -> y_B=1001111 ✅
# num=1011 -> y_A=1001111 ✅
# num=1011 -> y_B=1001111 ✅
# num=1100 -> y_A=0010010 ✅
# num=1100 -> y_B=1001111 ✅
# num=1101 -> y_A=0000110 ✅
# num=1101 -> y_B=1001111 ✅
# num=1110 -> y_A=1001100 ✅
# num=1110 -> y_B=1001111 ✅
# num=1111 -> y_A=0100100 ✅
# num=1111 -> y_B=1001111 ✅
# ** Note: $finish    : D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/4bitsBCD/bcd_4bits_tb.sv(53)
#    Time: 160 ns  Iteration: 0  Instance: /bcd_4bits_tb
# End time: 15:45:29 on Mar 17,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 3
