INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Immediate_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Multiplexer_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Multiplexer_41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_41
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.srcs/sim_1/new/tb_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/CA Project/Task 2/Task 2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
