ARM GAS  /tmp/ccdyZuwZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_syscfg.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c"
  18              		.section	.text.syscfg_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	syscfg_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	syscfg_deinit:
  26              	.LFB116:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \file    gd32f4xx_syscfg.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief   SYSCFG driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****        specific prior written permission.
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /tmp/ccdyZuwZ.s 			page 2


  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** #include "gd32f4xx_syscfg.h"
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    reset the SYSCFG registers
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  none
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_deinit(void)
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
  27              		.loc 1 47 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     rcu_periph_reset_enable(RCU_SYSCFGRST);
  31              		.loc 1 48 5 view .LVU1
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     rcu_periph_reset_enable(RCU_SYSCFGRST);
  32              		.loc 1 47 1 is_stmt 0 view .LVU2
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  38              		.loc 1 48 5 view .LVU3
  39 0002 40F60E10 		movw	r0, #2318
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     rcu_periph_reset_disable(RCU_SYSCFGRST);
  42              		.loc 1 49 5 is_stmt 1 view .LVU4
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
  43              		.loc 1 50 1 is_stmt 0 view .LVU5
  44 000a BDE80840 		pop	{r3, lr}
  45              	.LCFI1:
  46              		.cfi_restore 14
  47              		.cfi_restore 3
  48              		.cfi_def_cfa_offset 0
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     rcu_periph_reset_disable(RCU_SYSCFGRST);
  49              		.loc 1 49 5 view .LVU6
  50 000e 40F60E10 		movw	r0, #2318
  51 0012 FFF7FEBF 		b	rcu_periph_reset_disable
  52              	.LVL1:
  53              		.cfi_endproc
  54              	.LFE116:
  56              		.section	.text.syscfg_bootmode_config,"ax",%progbits
  57              		.align	1
  58              		.global	syscfg_bootmode_config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	syscfg_bootmode_config:
  64              	.LVL2:
  65              	.LFB117:
ARM GAS  /tmp/ccdyZuwZ.s 			page 3


  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    configure the boot mode
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_bootmode: selects the memory remapping
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_FLASH: main flash memory (0x08000000~0x083BFFFF) is mapped at add
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_BOOTLOADER: boot loader (0x1FFF0000 - 0x1FFF77FF) is mapped at ad
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_EXMC_SRAM: SRAM/NOR 0 and 1 of EXMC (0x60000000~0x67FFFFFF) is ma
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_SRAM: SRAM0 of on-chip SRAM (0x20000000~0x2001BFFF) is mapped at 
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_EXMC_SDRAM: SDRAM bank0 of EXMC (0xC0000000~0xC7FFFFFF) is mapped
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_bootmode_config(uint8_t syscfg_bootmode)
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
  66              		.loc 1 65 1 is_stmt 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CFG0_BOOT_MODE bit and set according to syscfg_bootmode */
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 &= ~SYSCFG_CFG0_BOOT_MODE;
  71              		.loc 1 67 5 view .LVU8
  72 0000 064B     		ldr	r3, .L3
  73 0002 D3F80028 		ldr	r2, [r3, #2048]
  74              		.loc 1 67 17 is_stmt 0 view .LVU9
  75 0006 22F00702 		bic	r2, r2, #7
  76 000a C3F80028 		str	r2, [r3, #2048]
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 |= (uint32_t)syscfg_bootmode;
  77              		.loc 1 68 5 is_stmt 1 view .LVU10
  78 000e D3F80028 		ldr	r2, [r3, #2048]
  79              		.loc 1 68 17 is_stmt 0 view .LVU11
  80 0012 1043     		orrs	r0, r0, r2
  81              	.LVL3:
  82              		.loc 1 68 17 view .LVU12
  83 0014 C3F80008 		str	r0, [r3, #2048]
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
  84              		.loc 1 69 1 view .LVU13
  85 0018 7047     		bx	lr
  86              	.L4:
  87 001a 00BF     		.align	2
  88              	.L3:
  89 001c 00300140 		.word	1073819648
  90              		.cfi_endproc
  91              	.LFE117:
  93              		.section	.text.syscfg_fmc_swap_config,"ax",%progbits
  94              		.align	1
  95              		.global	syscfg_fmc_swap_config
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	syscfg_fmc_swap_config:
 101              	.LVL4:
 102              	.LFB118:
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    FMC memory mapping swap
ARM GAS  /tmp/ccdyZuwZ.s 			page 4


  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_fmc_swap: selects the interal flash bank swapping
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_FMC_SWP_BANK0: bank 0 is mapped at address 0x08000000 and bank 1 is mapped
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_FMC_SWP_BANK1: bank 1 is mapped at address 0x08000000 and bank 0 is mapped
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_fmc_swap_config(uint32_t syscfg_fmc_swap)
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 103              		.loc 1 81 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		@ link register save eliminated.
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 108              		.loc 1 82 5 view .LVU15
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG0;
 109              		.loc 1 83 5 view .LVU16
 110              		.loc 1 83 9 is_stmt 0 view .LVU17
 111 0000 044A     		ldr	r2, .L6
 112 0002 D2F80038 		ldr	r3, [r2, #2048]
 113              	.LVL5:
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     /* reset the FMC_SWP bit and set according to syscfg_fmc_swap */
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG0_FMC_SWP;
 114              		.loc 1 85 5 is_stmt 1 view .LVU18
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_fmc_swap);
 115              		.loc 1 86 5 view .LVU19
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_fmc_swap);
 116              		.loc 1 85 9 is_stmt 0 view .LVU20
 117 0006 23F48073 		bic	r3, r3, #256
 118              	.LVL6:
 119              		.loc 1 86 24 view .LVU21
 120 000a 0343     		orrs	r3, r3, r0
 121              	.LVL7:
 122              		.loc 1 86 17 view .LVU22
 123 000c C2F80038 		str	r3, [r2, #2048]
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 124              		.loc 1 87 1 view .LVU23
 125 0010 7047     		bx	lr
 126              	.L7:
 127 0012 00BF     		.align	2
 128              	.L6:
 129 0014 00300140 		.word	1073819648
 130              		.cfi_endproc
 131              	.LFE118:
 133              		.section	.text.syscfg_exmc_swap_config,"ax",%progbits
 134              		.align	1
 135              		.global	syscfg_exmc_swap_config
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	syscfg_exmc_swap_config:
 141              	.LVL8:
 142              	.LFB119:
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    EXMC memory mapping swap
ARM GAS  /tmp/ccdyZuwZ.s 			page 5


  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_exmc_swap: selects the memories in EXMC swapping
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_EXMC_SWP_ENABLE: SDRAM bank 0 and bank 1 are swapped with NAND bank 1 and 
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_EXMC_SWP_DISABLE: no memory mapping swap
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_exmc_swap_config(uint32_t syscfg_exmc_swap)
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 143              		.loc 1 99 1 is_stmt 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 148              		.loc 1 100 5 view .LVU25
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG0;
 149              		.loc 1 102 5 view .LVU26
 150              		.loc 1 102 9 is_stmt 0 view .LVU27
 151 0000 044A     		ldr	r2, .L9
 152 0002 D2F80038 		ldr	r3, [r2, #2048]
 153              	.LVL9:
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CFG0_EXMC_SWP bits and set according to syscfg_exmc_swap */
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG0_EXMC_SWP;
 154              		.loc 1 104 5 is_stmt 1 view .LVU28
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_exmc_swap);
 155              		.loc 1 105 5 view .LVU29
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_exmc_swap);
 156              		.loc 1 104 9 is_stmt 0 view .LVU30
 157 0006 23F44063 		bic	r3, r3, #3072
 158              	.LVL10:
 159              		.loc 1 105 24 view .LVU31
 160 000a 0343     		orrs	r3, r3, r0
 161              	.LVL11:
 162              		.loc 1 105 17 view .LVU32
 163 000c C2F80038 		str	r3, [r2, #2048]
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 164              		.loc 1 106 1 view .LVU33
 165 0010 7047     		bx	lr
 166              	.L10:
 167 0012 00BF     		.align	2
 168              	.L9:
 169 0014 00300140 		.word	1073819648
 170              		.cfi_endproc
 171              	.LFE119:
 173              		.section	.text.syscfg_exti_line_config,"ax",%progbits
 174              		.align	1
 175              		.global	syscfg_exti_line_config
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	syscfg_exti_line_config:
 181              	.LVL12:
 182              	.LFB120:
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
ARM GAS  /tmp/ccdyZuwZ.s 			page 6


 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    configure the GPIO pin as EXTI Line
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  exti_port: specify the GPIO port used in EXTI
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        EXTI_SOURCE_GPIOx(x = A,B,C,D,E,F,G,H,I): EXTI GPIO port
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  exti_pin: specify the EXTI line
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        EXTI_SOURCE_PINx(x = 0..15): EXTI GPIO pin
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_exti_line_config(uint8_t exti_port, uint8_t exti_pin)
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 183              		.loc 1 120 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		@ link register save eliminated.
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t clear_exti_mask = ~((uint32_t)EXTI_SS_MASK << (EXTI_SS_MSTEP(exti_pin)));
 188              		.loc 1 121 5 view .LVU35
 189              		.loc 1 121 61 is_stmt 0 view .LVU36
 190 0000 01F00302 		and	r2, r1, #3
 191 0004 9200     		lsls	r2, r2, #2
 192              		.loc 1 121 57 view .LVU37
 193 0006 0F23     		movs	r3, #15
 194 0008 9340     		lsls	r3, r3, r2
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t config_exti_mask = ((uint32_t)exti_port) << (EXTI_SS_MSTEP(exti_pin));
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     switch(exti_pin / EXTI_SS_JSTEP) {
 195              		.loc 1 124 5 view .LVU38
 196 000a 8908     		lsrs	r1, r1, #2
 197              	.LVL13:
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t clear_exti_mask = ~((uint32_t)EXTI_SS_MASK << (EXTI_SS_MSTEP(exti_pin)));
 198              		.loc 1 121 14 view .LVU39
 199 000c DB43     		mvns	r3, r3
 200              	.LVL14:
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t config_exti_mask = ((uint32_t)exti_port) << (EXTI_SS_MSTEP(exti_pin));
 201              		.loc 1 122 5 is_stmt 1 view .LVU40
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t config_exti_mask = ((uint32_t)exti_port) << (EXTI_SS_MSTEP(exti_pin));
 202              		.loc 1 122 14 is_stmt 0 view .LVU41
 203 000e 9040     		lsls	r0, r0, r2
 204              	.LVL15:
 205              		.loc 1 124 5 is_stmt 1 view .LVU42
 206 0010 0329     		cmp	r1, #3
 207 0012 32D8     		bhi	.L11
 208 0014 DFE801F0 		tbb	[pc, r1]
 209              	.L14:
 210 0018 02       		.byte	(.L17-.L14)/2
 211 0019 0E       		.byte	(.L16-.L14)/2
 212 001a 1A       		.byte	(.L15-.L14)/2
 213 001b 26       		.byte	(.L13-.L14)/2
 214              		.p2align 1
 215              	.L17:
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     case EXTISS0:
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* clear EXTI source line(0..3) */
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS0 &= clear_exti_mask;
 216              		.loc 1 127 9 view .LVU43
 217 001c 174A     		ldr	r2, .L19
ARM GAS  /tmp/ccdyZuwZ.s 			page 7


 218 001e D2F80818 		ldr	r1, [r2, #2056]
 219              		.loc 1 127 24 is_stmt 0 view .LVU44
 220 0022 0B40     		ands	r3, r3, r1
 221              	.LVL16:
 222              		.loc 1 127 24 view .LVU45
 223 0024 C2F80838 		str	r3, [r2, #2056]
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(0..3) */
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS0 |= config_exti_mask;
 224              		.loc 1 129 9 is_stmt 1 view .LVU46
 225 0028 D2F80838 		ldr	r3, [r2, #2056]
 226              		.loc 1 129 24 is_stmt 0 view .LVU47
 227 002c 0343     		orrs	r3, r3, r0
 228 002e C2F80838 		str	r3, [r2, #2056]
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         break;
 229              		.loc 1 130 9 is_stmt 1 view .LVU48
 230 0032 7047     		bx	lr
 231              	.LVL17:
 232              	.L16:
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     case EXTISS1:
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(4..7) */
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS1 &= clear_exti_mask;
 233              		.loc 1 133 9 view .LVU49
 234 0034 114A     		ldr	r2, .L19
 235 0036 D2F80C18 		ldr	r1, [r2, #2060]
 236              		.loc 1 133 24 is_stmt 0 view .LVU50
 237 003a 0B40     		ands	r3, r3, r1
 238              	.LVL18:
 239              		.loc 1 133 24 view .LVU51
 240 003c C2F80C38 		str	r3, [r2, #2060]
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(4..7) */
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS1 |= config_exti_mask;
 241              		.loc 1 135 9 is_stmt 1 view .LVU52
 242 0040 D2F80C38 		ldr	r3, [r2, #2060]
 243              		.loc 1 135 24 is_stmt 0 view .LVU53
 244 0044 0343     		orrs	r3, r3, r0
 245 0046 C2F80C38 		str	r3, [r2, #2060]
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         break;
 246              		.loc 1 136 9 is_stmt 1 view .LVU54
 247 004a 7047     		bx	lr
 248              	.LVL19:
 249              	.L15:
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     case EXTISS2:
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(8..11) */
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS2 &= clear_exti_mask;
 250              		.loc 1 139 9 view .LVU55
 251 004c 0B4A     		ldr	r2, .L19
 252 004e D2F81018 		ldr	r1, [r2, #2064]
 253              		.loc 1 139 24 is_stmt 0 view .LVU56
 254 0052 0B40     		ands	r3, r3, r1
 255              	.LVL20:
 256              		.loc 1 139 24 view .LVU57
 257 0054 C2F81038 		str	r3, [r2, #2064]
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(8..11) */
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS2 |= config_exti_mask;
 258              		.loc 1 141 9 is_stmt 1 view .LVU58
 259 0058 D2F81038 		ldr	r3, [r2, #2064]
 260              		.loc 1 141 24 is_stmt 0 view .LVU59
ARM GAS  /tmp/ccdyZuwZ.s 			page 8


 261 005c 0343     		orrs	r3, r3, r0
 262 005e C2F81038 		str	r3, [r2, #2064]
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         break;
 263              		.loc 1 142 9 is_stmt 1 view .LVU60
 264 0062 7047     		bx	lr
 265              	.LVL21:
 266              	.L13:
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     case EXTISS3:
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(12..15) */
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS3 &= clear_exti_mask;
 267              		.loc 1 145 9 view .LVU61
 268 0064 054A     		ldr	r2, .L19
 269 0066 D2F81418 		ldr	r1, [r2, #2068]
 270              		.loc 1 145 24 is_stmt 0 view .LVU62
 271 006a 0B40     		ands	r3, r3, r1
 272              	.LVL22:
 273              		.loc 1 145 24 view .LVU63
 274 006c C2F81438 		str	r3, [r2, #2068]
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(12..15) */
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS3 |= config_exti_mask;
 275              		.loc 1 147 9 is_stmt 1 view .LVU64
 276 0070 D2F81438 		ldr	r3, [r2, #2068]
 277              		.loc 1 147 24 is_stmt 0 view .LVU65
 278 0074 0343     		orrs	r3, r3, r0
 279 0076 C2F81438 		str	r3, [r2, #2068]
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         break;
 280              		.loc 1 148 9 is_stmt 1 view .LVU66
 281              	.L11:
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     default:
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         break;
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     }
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 282              		.loc 1 152 1 is_stmt 0 view .LVU67
 283 007a 7047     		bx	lr
 284              	.L20:
 285              		.align	2
 286              	.L19:
 287 007c 00300140 		.word	1073819648
 288              		.cfi_endproc
 289              	.LFE120:
 291              		.section	.text.syscfg_enet_phy_interface_config,"ax",%progbits
 292              		.align	1
 293              		.global	syscfg_enet_phy_interface_config
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	syscfg_enet_phy_interface_config:
 299              	.LVL23:
 300              	.LFB121:
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    configure the PHY interface for the ethernet MAC
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_enet_phy_interface: specifies the media interface mode.
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_ENET_PHY_MII: MII mode is selected
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_ENET_PHY_RMII: RMII mode is selected
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
ARM GAS  /tmp/ccdyZuwZ.s 			page 9


 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_enet_phy_interface_config(uint32_t syscfg_enet_phy_interface)
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 301              		.loc 1 164 1 is_stmt 1 view -0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 305              		@ link register save eliminated.
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 306              		.loc 1 165 5 view .LVU69
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG1;
 307              		.loc 1 167 5 view .LVU70
 308              		.loc 1 167 9 is_stmt 0 view .LVU71
 309 0000 044A     		ldr	r2, .L22
 310 0002 D2F80438 		ldr	r3, [r2, #2052]
 311              	.LVL24:
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     /* reset the ENET_PHY_SEL bit and set according to syscfg_enet_phy_interface */
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG1_ENET_PHY_SEL;
 312              		.loc 1 169 5 is_stmt 1 view .LVU72
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG1 = (reg | syscfg_enet_phy_interface);
 313              		.loc 1 170 5 view .LVU73
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG1 = (reg | syscfg_enet_phy_interface);
 314              		.loc 1 169 9 is_stmt 0 view .LVU74
 315 0006 23F40003 		bic	r3, r3, #8388608
 316              	.LVL25:
 317              		.loc 1 170 24 view .LVU75
 318 000a 0343     		orrs	r3, r3, r0
 319              	.LVL26:
 320              		.loc 1 170 17 view .LVU76
 321 000c C2F80438 		str	r3, [r2, #2052]
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 322              		.loc 1 171 1 view .LVU77
 323 0010 7047     		bx	lr
 324              	.L23:
 325 0012 00BF     		.align	2
 326              	.L22:
 327 0014 00300140 		.word	1073819648
 328              		.cfi_endproc
 329              	.LFE121:
 331              		.section	.text.syscfg_compensation_config,"ax",%progbits
 332              		.align	1
 333              		.global	syscfg_compensation_config
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 338              	syscfg_compensation_config:
 339              	.LVL27:
 340              	.LFB122:
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    configure the I/O compensation cell
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_compensation: specifies the I/O compensation cell mode
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_COMPENSATION_ENABLE: I/O compensation cell is enabled
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_COMPENSATION_DISABLE: I/O compensation cell is disabled
ARM GAS  /tmp/ccdyZuwZ.s 			page 10


 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_compensation_config(uint32_t syscfg_compensation)
 183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 341              		.loc 1 183 1 is_stmt 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345              		@ link register save eliminated.
 184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 346              		.loc 1 184 5 view .LVU79
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CPSCTL;
 347              		.loc 1 186 5 view .LVU80
 348              		.loc 1 186 9 is_stmt 0 view .LVU81
 349 0000 044A     		ldr	r2, .L25
 350 0002 D2F82038 		ldr	r3, [r2, #2080]
 351              	.LVL28:
 187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CPSCTL_CPS_EN bit and set according to syscfg_compensation */
 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CPSCTL_CPS_EN;
 352              		.loc 1 188 5 is_stmt 1 view .LVU82
 189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CPSCTL = (reg | syscfg_compensation);
 353              		.loc 1 189 5 view .LVU83
 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CPSCTL = (reg | syscfg_compensation);
 354              		.loc 1 188 9 is_stmt 0 view .LVU84
 355 0006 23F00103 		bic	r3, r3, #1
 356              	.LVL29:
 357              		.loc 1 189 26 view .LVU85
 358 000a 0343     		orrs	r3, r3, r0
 359              	.LVL30:
 360              		.loc 1 189 19 view .LVU86
 361 000c C2F82038 		str	r3, [r2, #2080]
 190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 362              		.loc 1 190 1 view .LVU87
 363 0010 7047     		bx	lr
 364              	.L26:
 365 0012 00BF     		.align	2
 366              	.L25:
 367 0014 00300140 		.word	1073819648
 368              		.cfi_endproc
 369              	.LFE122:
 371              		.section	.text.syscfg_flag_get,"ax",%progbits
 372              		.align	1
 373              		.global	syscfg_flag_get
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 378              	syscfg_flag_get:
 379              	.LFB123:
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
 193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    checks whether the I/O compensation cell ready flag is set or not
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  none
 195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     FlagStatus: SET or RESET
 197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****   */
ARM GAS  /tmp/ccdyZuwZ.s 			page 11


 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** FlagStatus syscfg_flag_get(void)
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 380              		.loc 1 199 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     if(((uint32_t)RESET) != (SYSCFG_CPSCTL & SYSCFG_CPSCTL_CPS_RDY)) {
 385              		.loc 1 200 5 view .LVU89
 386              		.loc 1 200 30 is_stmt 0 view .LVU90
 387 0000 024B     		ldr	r3, .L28
 388 0002 D3F82008 		ldr	r0, [r3, #2080]
 201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         return SET;
 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     } else {
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         return RESET;
 204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     }
 205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 389              		.loc 1 205 1 view .LVU91
 390 0006 C0F30020 		ubfx	r0, r0, #8, #1
 391 000a 7047     		bx	lr
 392              	.L29:
 393              		.align	2
 394              	.L28:
 395 000c 00300140 		.word	1073819648
 396              		.cfi_endproc
 397              	.LFE123:
 399              		.text
 400              	.Letext0:
 401              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 402              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 403              		.file 4 "Drivers/CMSIS/Include/gd32f4xx.h"
 404              		.file 5 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
ARM GAS  /tmp/ccdyZuwZ.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_syscfg.c
     /tmp/ccdyZuwZ.s:19     .text.syscfg_deinit:0000000000000000 $t
     /tmp/ccdyZuwZ.s:25     .text.syscfg_deinit:0000000000000000 syscfg_deinit
     /tmp/ccdyZuwZ.s:57     .text.syscfg_bootmode_config:0000000000000000 $t
     /tmp/ccdyZuwZ.s:63     .text.syscfg_bootmode_config:0000000000000000 syscfg_bootmode_config
     /tmp/ccdyZuwZ.s:89     .text.syscfg_bootmode_config:000000000000001c $d
     /tmp/ccdyZuwZ.s:94     .text.syscfg_fmc_swap_config:0000000000000000 $t
     /tmp/ccdyZuwZ.s:100    .text.syscfg_fmc_swap_config:0000000000000000 syscfg_fmc_swap_config
     /tmp/ccdyZuwZ.s:129    .text.syscfg_fmc_swap_config:0000000000000014 $d
     /tmp/ccdyZuwZ.s:134    .text.syscfg_exmc_swap_config:0000000000000000 $t
     /tmp/ccdyZuwZ.s:140    .text.syscfg_exmc_swap_config:0000000000000000 syscfg_exmc_swap_config
     /tmp/ccdyZuwZ.s:169    .text.syscfg_exmc_swap_config:0000000000000014 $d
     /tmp/ccdyZuwZ.s:174    .text.syscfg_exti_line_config:0000000000000000 $t
     /tmp/ccdyZuwZ.s:180    .text.syscfg_exti_line_config:0000000000000000 syscfg_exti_line_config
     /tmp/ccdyZuwZ.s:210    .text.syscfg_exti_line_config:0000000000000018 $d
     /tmp/ccdyZuwZ.s:214    .text.syscfg_exti_line_config:000000000000001c $t
     /tmp/ccdyZuwZ.s:287    .text.syscfg_exti_line_config:000000000000007c $d
     /tmp/ccdyZuwZ.s:292    .text.syscfg_enet_phy_interface_config:0000000000000000 $t
     /tmp/ccdyZuwZ.s:298    .text.syscfg_enet_phy_interface_config:0000000000000000 syscfg_enet_phy_interface_config
     /tmp/ccdyZuwZ.s:327    .text.syscfg_enet_phy_interface_config:0000000000000014 $d
     /tmp/ccdyZuwZ.s:332    .text.syscfg_compensation_config:0000000000000000 $t
     /tmp/ccdyZuwZ.s:338    .text.syscfg_compensation_config:0000000000000000 syscfg_compensation_config
     /tmp/ccdyZuwZ.s:367    .text.syscfg_compensation_config:0000000000000014 $d
     /tmp/ccdyZuwZ.s:372    .text.syscfg_flag_get:0000000000000000 $t
     /tmp/ccdyZuwZ.s:378    .text.syscfg_flag_get:0000000000000000 syscfg_flag_get
     /tmp/ccdyZuwZ.s:395    .text.syscfg_flag_get:000000000000000c $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
