$date
	Wed Sep 10 12:02:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 # eq $end
$var reg 1 " gt $end
$var reg 1 ! lt $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b110 '
b1010 &
b110 %
b1010 $
0#
1"
0!
$end
#10
1!
0"
b1001 %
b1001 '
b101 $
b101 &
#20
0!
1#
b1100 %
b1100 '
b1100 $
b1100 &
#30
1"
b0 %
b0 '
0#
b1 $
b1 &
#40
b1110 %
b1110 '
b1111 $
b1111 &
#50
1!
0"
b1111 %
b1111 '
b111 $
b111 &
#60
