// Seed: 1814182643
module module_0 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    input tri id_10,
    output wand id_11,
    input wire id_12,
    input wor id_13,
    output supply0 id_14
);
  wire id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    inout wand id_2,
    output tri id_3
    , id_12,
    input wor id_4,
    input wand id_5
    , id_13,
    output supply1 id_6,
    input supply1 id_7,
    output tri id_8,
    output tri0 id_9,
    input tri1 id_10
);
  assign id_0 = id_2;
  module_0(
      id_7, id_5, id_8, id_3, id_2, id_4, id_7, id_10, id_10, id_5, id_1, id_0, id_2, id_5, id_8
  );
endmodule
