[2025-07-18 00:00:55.093041] [openram.globals/init_openram]: Initializing OpenRAM...
[2025-07-18 00:00:55.093467] [openram.globals/setup_paths]: OpenRAM source code found in /workspaces/OpenRAM/compiler
[2025-07-18 00:00:55.093740] [openram.globals/setup_paths]: Temporary files saved in /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/
[2025-07-18 00:00:55.094426] [openram.globals/read_config]: Configuration file is /workspaces/OpenRAM/macros/rom_configs/sky130_rom_krom.py
[2025-07-18 00:00:55.097037] [openram.globals/read_config]: Output saved in /workspaces/OpenRAM/macros/sky130_rom_krom/
[2025-07-18 00:00:55.097266] [openram.globals/install_conda]: Creating conda setup...
[2025-07-18 00:00:55.100484] [openram.globals/import_tech]: Tech directory found in /workspaces/OpenRAM/technology:/workspaces/OpenRAM/miniconda/lib/python3.8/site-packages/openram/technology
[2025-07-18 00:00:55.100854] [openram.globals/import_tech]: Adding technology path: /workspaces/OpenRAM/technology
[2025-07-18 00:00:55.101115] [openram.globals/import_tech]: Adding technology path: /workspaces/OpenRAM/miniconda/lib/python3.8/site-packages/openram/technology
[2025-07-18 00:00:55.119536] [openram.globals/init_paths]: Creating temp directory: /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/
[2025-07-18 00:00:58.036056] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2025-07-18 00:01:06.703509] [openram.characterizer/<module>]: Initializing characterizer...
[2025-07-18 00:01:06.714521] [openram.characterizer/<module>]: Analytical model enabled.
[2025-07-18 00:01:06.770765] [openram.verify/<module>]: Initializing verify...
[2025-07-18 00:01:06.781281] [openram.verify/<module>]: Finding DRC/LVS/PEX tools.
[2025-07-18 00:01:06.793749] [openram.globals/get_tool]: Using DRC: /workspaces/OpenRAM/miniconda/bin/magic
[2025-07-18 00:01:06.804236] [openram.globals/get_tool]: Using LVS: /workspaces/OpenRAM/miniconda/bin/netgen
[2025-07-18 00:01:06.814777] [openram.globals/get_tool]: Using PEX: /workspaces/OpenRAM/miniconda/bin/magic
[2025-07-18 00:01:06.815755] |==============================================================================|
[2025-07-18 00:01:06.815842] |=========                      OpenRAM v1.2.49                       =========|
[2025-07-18 00:01:06.815922] |=========                                                            =========|
[2025-07-18 00:01:06.816025] |=========               VLSI Design and Automation Lab               =========|
[2025-07-18 00:01:06.816101] |=========        Computer Science and Engineering Department         =========|
[2025-07-18 00:01:06.816171] |=========            University of California Santa Cruz             =========|
[2025-07-18 00:01:06.816240] |=========                                                            =========|
[2025-07-18 00:01:06.816317] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-07-18 00:01:06.816389] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-07-18 00:01:06.816456] |=========                See LICENSE for license info                =========|
[2025-07-18 00:01:06.816522] |==============================================================================|
[2025-07-18 00:01:06.816601] ** Start: 07/18/2025 00:01:06
[2025-07-18 00:01:06.816679] Output files are: 
[2025-07-18 00:01:06.816748] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.sp
[2025-07-18 00:01:06.816813] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.v
[2025-07-18 00:01:06.816874] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.lef
[2025-07-18 00:01:06.816937] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.gds
[2025-07-18 00:01:06.877422] [openram.rom_config/compute_sizes]: Read rom data file: length 256.0 bytes, 64 words, set number of cols to 256, rows to 8, with 8 words per row
[2025-07-18 00:01:06.877606] create rom of word size 4 with 64 num of words
[2025-07-18 00:01:06.887913] [openram.modules.bitcell_base_array/__init__]: Creating sky130_rom_krom_rom_base_array 8 x 256
[2025-07-18 00:01:09.342014] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_row_decode_wordline_buffer
[2025-07-18 00:01:09.343591] [openram.modules.pbuf_dec/__init__]: creating pbuf_dec with size of 32
[2025-07-18 00:01:09.358585] [openram.modules.bitcell_base_array/__init__]: Creating sky130_rom_krom_rom_row_decode_array 6 x 8
[2025-07-18 00:01:09.393967] [openram.modules.rom_column_mux_array/__init__]: Creating sky130_rom_krom_rom_column_mux_array
[2025-07-18 00:01:09.701914] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_column_decode_wordline_buffer
[2025-07-18 00:01:09.723455] [openram.modules.pdriver/__init__]: creating pdriver rom_clock_driver
[2025-07-18 00:01:09.743606] [openram.modules.pdriver/__init__]: creating pdriver rom_precharge_driver
[2025-07-18 00:01:09.778613] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_bitline_inverter
[2025-07-18 00:01:09.941558] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_output_buffer
[2025-07-18 00:01:09.982389] ** Submodules: 3.1 seconds
[2025-07-18 00:01:09.983185] ** Placement: 0.0 seconds
[2025-07-18 00:01:13.745551] [openram.base.hierarchy_layout/get_bbox]: Size: 302.89 x 61.28 with perimeter margin 0
[2025-07-18 00:01:13.787259] [openram.router.router_tech/__init__]: Minimum track width: 0.680
[2025-07-18 00:01:13.787644] [openram.router.router_tech/__init__]: Minimum track space: 0.300
[2025-07-18 00:01:13.787967] [openram.router.router_tech/__init__]: Minimum track wire width: 0.380
[2025-07-18 00:01:13.788311] [openram.router.supply_router/route]: Running router for vdd and gnd...
[2025-07-18 00:01:21.229256] [openram.router.router_tech/__init__]: Minimum track width: 0.680
[2025-07-18 00:01:21.229684] [openram.router.router_tech/__init__]: Minimum track space: 0.300
[2025-07-18 00:01:21.230085] [openram.router.router_tech/__init__]: Minimum track wire width: 0.380
[2025-07-18 00:01:21.230402] [openram.router.signal_escape_router/route]: Running signal escape router...
[2025-07-18 00:01:26.994859] ** Routing: 17.0 seconds
[2025-07-18 00:01:57.241883] [openram.verify.run_script/run_script]: Still running /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/run_ext.sh (30 seconds)
[2025-07-18 00:02:12.274145] [openram.verify.magic/run_drc]: DRC Errors sky130_rom_krom	0
[2025-07-18 00:02:13.330459] [openram.verify.magic/run_lvs]: sky130_rom_krom	LVS matches
[2025-07-18 00:02:13.330761] ** Verification: 46.3 seconds
[2025-07-18 00:02:13.330869] ** ROM creation: 66.5 seconds
[2025-07-18 00:02:13.330987] SP: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.sp
[2025-07-18 00:02:13.379084] ** Spice writing: 0.0 seconds
[2025-07-18 00:02:13.379215] GDS: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.gds
[2025-07-18 00:02:13.507197] ** GDS: 0.1 seconds
[2025-07-18 00:02:13.507304] LEF: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.lef
[2025-07-18 00:02:13.509148] ** LEF: 0.0 seconds
[2025-07-18 00:02:13.509238] LVS: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.lvs.sp
[2025-07-18 00:02:13.554714] ** LVS writing: 0.0 seconds
[2025-07-18 00:02:13.556312] Config: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.py
[2025-07-18 00:02:13.556412] ** Config: 0.0 seconds
[2025-07-18 00:02:13.556495] Verilog: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.v
[2025-07-18 00:02:13.556680] ** Verilog: 0.0 seconds
[2025-07-18 00:02:13.556956] [openram.globals/cleanup_paths]: Preserving temp directory: /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/
[2025-07-18 00:02:13.557211] [openram.verify.magic/print_drc_stats]: DRC runs: 1
[2025-07-18 00:02:13.557426] [openram.verify.magic/print_lvs_stats]: LVS runs: 1
[2025-07-18 00:02:13.557640] [openram.verify.magic/print_pex_stats]: PEX runs: 0
[2025-07-18 00:02:13.557731] ** End: 66.7 seconds
