srcscan starts
srcscan exits with return value 0
 VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "E:/XILINX/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "E:/XILINX/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "E:/XILINX/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "E:/XILINX/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "E:/XILINX/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "E:/XILINX/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "E:/XILINX/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/carrylookahead-4bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'carrylookahead4bit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'carrylookahead4bit' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'nbyfouradder' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'nbyfouradder' (VHDL-9006)
D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd(48): WARNING: Positional port connection in entity/module instantiation <carrylookahead4bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd(48): WARNING: Positional port connection in entity/module instantiation <carrylookahead4bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd(48): WARNING: Positional port connection in entity/module instantiation <carrylookahead4bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd(48): WARNING: Positional port connection in entity/module instantiation <carrylookahead4bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd(48): WARNING: Positional port connection in entity/module instantiation <carrylookahead4bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd(50): WARNING: Positional port connection in entity/module instantiation <carrylookahead4bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd(50): WARNING: Positional port connection in entity/module instantiation <carrylookahead4bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd(50): WARNING: Positional port connection in entity/module instantiation <carrylookahead4bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd(50): WARNING: Positional port connection in entity/module instantiation <carrylookahead4bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/fourbyfouradder.vhd(50): WARNING: Positional port connection in entity/module instantiation <carrylookahead4bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/nbitmultiplier.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'nbitmultiplier' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'nbitmultiplier' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/shiftunit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'shiftunit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'shiftunit' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/n-to-1-mux.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'nto1mux' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'nto1mux' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/arithmeticunit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'arithmeticunit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'arithmeticunit' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/logicunit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'logicunit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'logicunit' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/JK_FF.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'JK_FF' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'jk_ff' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'shift_register' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'shift_register' (VHDL-9006)
D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd(53): WARNING: Positional port connection in entity/module instantiation <jk_ff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd(53): WARNING: Positional port connection in entity/module instantiation <jk_ff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd(53): ERROR: actual for formal port 'k' is neither a static name nor a globally static expression (VHDL-1443)
D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd(53): WARNING: Positional port connection in entity/module instantiation <jk_ff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd(53): WARNING: Positional port connection in entity/module instantiation <jk_ff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd(53): WARNING: Positional port connection in entity/module instantiation <jk_ff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/shift_register.vhd(53): WARNING: Positional port connection in entity/module instantiation <jk_ff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ALU' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'alu' (VHDL-9006)
D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd(70): WARNING: Positional port connection in entity/module instantiation <shift_register> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd(70): WARNING: Positional port connection in entity/module instantiation <shift_register> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd(70): WARNING: Positional port connection in entity/module instantiation <shift_register> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd(70): WARNING: Positional port connection in entity/module instantiation <shift_register> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd(70): WARNING: Positional port connection in entity/module instantiation <shift_register> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd(70): WARNING: Positional port connection in entity/module instantiation <shift_register> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/ALU.vhd(70): WARNING: Positional port connection in entity/module instantiation <shift_register> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/METEKA~1/AppData/Local/Temp/VivadoEditorAssist15199991733422980102.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Control' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'control' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/decoder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'decoder' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'decoder' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'register_file' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'register_file' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Datapath.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Datapath' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'datapath' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/METEKA~1/AppData/Local/Temp/VivadoEditorAssist16068786239265227098.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'CPU' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'cpu' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/HW4/COMP_1_bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'COMP_1_bit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'comp_1_bit' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/HW4/CONNECT.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'CONNECT' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'connect' (VHDL-9006)
-- Analyzing VHDL file "D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'CON_COMP_1_bit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'con_comp_1_bit' (VHDL-9006)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(19): WARNING: Positional port connection in entity/module instantiation <comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(19): WARNING: Positional port connection in entity/module instantiation <comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(19): WARNING: Positional port connection in entity/module instantiation <comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(19): WARNING: Positional port connection in entity/module instantiation <comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(19): WARNING: Positional port connection in entity/module instantiation <comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(20): WARNING: Positional port connection in entity/module instantiation <connect> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(20): WARNING: Positional port connection in entity/module instantiation <connect> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(20): WARNING: Positional port connection in entity/module instantiation <connect> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(20): WARNING: Positional port connection in entity/module instantiation <connect> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(20): WARNING: Positional port connection in entity/module instantiation <connect> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(20): WARNING: Positional port connection in entity/module instantiation <connect> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(20): WARNING: Positional port connection in entity/module instantiation <connect> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(20): WARNING: Positional port connection in entity/module instantiation <connect> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/CON_COMP_1_bit.vhd(20): WARNING: Positional port connection in entity/module instantiation <connect> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "D:/Documents/xilinx/HW4/POZ_COMPARE.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'POZ_COMPARE' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'poz_compare' (VHDL-9006)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(20): WARNING: Positional port connection in entity/module instantiation <comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(20): WARNING: Positional port connection in entity/module instantiation <comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(20): WARNING: Positional port connection in entity/module instantiation <comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(20): WARNING: Positional port connection in entity/module instantiation <comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(20): WARNING: Positional port connection in entity/module instantiation <comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(22): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(22): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(22): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(22): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(22): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(22): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(22): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(22): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(24): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(24): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(24): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(24): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(24): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(24): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(24): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
D:/Documents/xilinx/HW4/POZ_COMPARE.vhd(24): WARNING: Positional port connection in entity/module instantiation <con_comp_1_bit> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
srcscan exits with return value 0
