
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 3.96 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
go libraries
Source file analysis completed (CIN-68)
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 3.68 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Input file has changed
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: label "S2_COPY_LOOP" has already been defined (CRD-247)
go libraries
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.87 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
Source file analysis completed (CIN-68)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
go libraries
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Input file has changed
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.44 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
# Error: expected an expression (CRD-29)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: expected an expression (CRD-29)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
go compile
# Info: Completed transformation 'analyze' on solution 'hybrid.v2': elapsed time 3.58 seconds, memory usage 1445752kB, peak memory usage 1511288kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
hybrid.v2
# Info: Branching solution 'hybrid.v2' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'hybrid.v2' (SOL-8)
go compile
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.60 seconds, memory usage 1445284kB, peak memory usage 1445856kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
go compile
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
option set Input/CppStandard c++11
option set Input/TargetPlatform x86_64
go compile
c++11
solution file add ./src/utils.cpp
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
set_working_dir /home/jd4691/research/NTT_CPU/hybird
Moving session transcript to file "/home/jd4691/research/NTT_CPU/hybird/catapult.log"
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.05 seconds, memory usage 1314188kB, peak memory usage 1314188kB (SOL-9)
/INPUTFILES/1
# Error: Compilation aborted (CIN-5)
solution file add ./src/ntt.cpp
# Error: go analyze: Failed analyze
go compile
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
/INPUTFILES/2
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'hybrid.v18': elapsed time 18.66 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1407, Real ops = 495, Vars = 244 (SOL-21)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Optimizing block '/hybrid' ... (CIN-4)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
INOUT port 'tw_h' is only used as an input. (OPT-10)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
INOUT port 'tw' is only used as an input. (OPT-10)
INOUT port 'revArr' is only used as an input. (OPT-10)
Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP3' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP3:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP3:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP3' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S5_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
Loop '/hybrid/core/S2_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
Design 'hybrid' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v18/CDesignChecker/design_checker.sh'
Synthesizing routine 'hybrid' (CIN-13)
Found top design routine 'hybrid' specified by directive (CIN-52)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'hybrid' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'hybrid.v18' (SOL-8)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 1407, Real ops = 495, Vars = 244 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'hybrid.v18': elapsed time 0.64 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'hybrid.v18' (SOL-8)

# Messages from "go assembly"

# Info: Completed transformation 'assembly' on solution 'hybrid.v18': elapsed time 2.27 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1407, Real ops = 495, Vars = 244 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'hybrid.v18' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 1421, Real ops = 495, Vars = 251 (SOL-21)
# Info: Completed transformation 'loops' on solution 'hybrid.v18': elapsed time 0.29 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
/hybrid/core/S2_INNER_LOOP2/PIPELINE_INIT_INTERVAL 1
Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
directive set /hybrid/core/S2_INNER_LOOP2 -PIPELINE_INIT_INTERVAL 1
Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'hybrid.v18' (SOL-8)
Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
go allocate
/hybrid/core/yy:rsc/BLOCK_SIZE 16
directive set /hybrid/core/yy:rsc -BLOCK_SIZE 16
/hybrid/core/yy:rsc/INTERLEAVE 2
directive set /hybrid/core/yy:rsc -INTERLEAVE 2
Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/main' is left rolled. (LOOP-4)
/hybrid/core/xx:rsc/INTERLEAVE 2
directive set /hybrid/core/xx:rsc -INTERLEAVE 2
/hybrid/core/xx:rsc/BLOCK_SIZE 16
directive set /hybrid/core/xx:rsc -BLOCK_SIZE 16
Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
# Info: Completed transformation 'memories' on solution 'hybrid.v18': elapsed time 129.67 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Running transformation 'memories' on solution 'hybrid.v18': elapsed time 128.44 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Design complexity at end of 'memories': Total ops = 11199, Real ops = 495, Vars = 841 (SOL-21)
Memory Resource '/hybrid/core/xx:rsc(25)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(26)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(23)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(24)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(29)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(30)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(27)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(28)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(0)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(1)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(31)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Resource '/hybrid/core/yy:rsc' split into 32 x 2 blocks (MEM-11)
Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(4)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(5)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(2)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(3)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(9)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(10)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(7)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(8)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(13)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(14)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(11)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(12)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(17)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(18)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(15)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(16)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(21)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(22)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(19)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(20)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(1)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(2)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Resource '/hybrid/core/xx:rsc' split into 32 x 2 blocks (MEM-11)
# Info: Starting transformation 'memories' on solution 'hybrid.v18' (SOL-8)
Memory Resource '/hybrid/core/xx:rsc(0)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(5)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(6)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(3)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(4)(1)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# Info: Merged 32 of 64 branches of 'S34_OUTER_LOOP:for:switch#1' at $PROJECT_HOME/src/ntt.cpp(144) to 'S34_OUTER_LOOP:for:switch' at $PROJECT_HOME/src/ntt.cpp(143). (OPT-17)
# Info: Running transformation 'memories' on solution 'hybrid.v18': elapsed time 29.85 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v18': elapsed time 82.83 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v18': elapsed time 59.87 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v18': elapsed time 105.67 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(24)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(25)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(22)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(23)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(28)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(29)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(26)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(27)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(30)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
Memory Resource '/hybrid/core/yy:rsc(31)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(8)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(9)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(6)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(7)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(12)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(13)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(10)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(11)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(16)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(17)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(14)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(15)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(20)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(21)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(18)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(19)(1)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 11199, Real ops = 495, Vars = 841 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'hybrid.v18': elapsed time 1.84 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'hybrid.v18' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 27201, Real ops = 5993, Vars = 3209 (SOL-21)
# Info: Completed transformation 'architect' on solution 'hybrid.v18': elapsed time 1408.72 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-9)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 252.05 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 128.39 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 105.48 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 176.28 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 151.19 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 423.83 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 398.78 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 476.72 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 453.85 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 330.10 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 300.08 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 375.97 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 353.01 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 22.54 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Starting transformation 'architect' on solution 'hybrid.v18' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 82.52 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 52.51 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1018.84 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 995.94 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1073.99 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1043.97 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 920.19 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 895.10 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 973.10 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 950.25 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1220.59 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1197.72 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1266.17 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1243.31 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1119.70 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1096.82 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1167.70 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1142.49 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 623.30 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 600.45 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 671.38 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 646.24 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 522.33 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 499.48 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 577.60 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 547.58 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 825.26 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 795.24 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 872.21 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 849.25 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 724.29 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 701.39 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 770.11 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 747.19 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
Design 'hybrid' contains '5993' real operations. (SOL-11)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1389.40 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1321.43 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1291.42 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1366.59 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 1343.95 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 229.13 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 206.29 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v18': elapsed time 274.54 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)

# Messages from "go allocate"

# Info: Completed transformation 'allocate' on solution 'hybrid.v18': elapsed time 97.90 seconds, memory usage 5279736kB, peak memory usage 5279736kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 27201, Real ops = 5993, Vars = 3209 (SOL-21)
# Info: Running transformation 'allocate' on solution 'hybrid.v18': elapsed time 69.15 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/hybrid/core': Latency = 3050, Area (Datapath, Register, Total) = 103010.16, 0.00, 103010.16 (CRAAS-12)
# Info: Optimized LOOP 'S2_INNER_LOOP3': Latency = 3066, Area (Datapath, Register, Total) = 103010.16, 0.00, 103010.16 (CRAAS-18)
Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 3050, Area (Datapath, Register, Total) = 104224.16, 0.00, 104224.16 (CRAAS-11)
Prescheduled SEQUENTIAL '/hybrid/core' (total length 14228 c-steps) (SCHD-8)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (10 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (10 c-steps) (SCHD-7)
# Info: Running transformation 'allocate' on solution 'hybrid.v18': elapsed time 46.11 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'hybrid.v18': elapsed time 23.13 seconds, memory usage 5214200kB, peak memory usage 5214200kB (SOL-15)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (10 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (10 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'hybrid.v18' (SOL-8)
Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (10 c-steps) (SCHD-7)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
# Info: Select qualified components for data operations ... (CRAAS-3)
Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (10 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (4 c-steps) (SCHD-7)
