// Seed: 590965874
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  wire id_3,
    input  wand id_4,
    input  wire id_5,
    output tri0 id_6,
    output tri0 id_7
);
  wire id_9;
  assign id_6 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd30
) (
    input wor id_0,
    output supply1 id_1,
    input tri1 _id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    output wor id_7
);
  logic [{  1  {  id_2  }  } : id_2] id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_0,
      id_0,
      id_6,
      id_1,
      id_7
  );
  assign modCall_1.id_2 = 0;
  logic id_10;
  wire  id_11;
  logic id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
