Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 18 13:52:14 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.798        0.000                      0                 2591        0.027        0.000                      0                 2591        4.020        0.000                       0                  1223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.798        0.000                      0                 2591        0.027        0.000                      0                 2591        4.020        0.000                       0                  1223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 4.680ns (58.466%)  route 3.325ns (41.534%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           1.333     6.816    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[0]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.940 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.494     9.193    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.498     9.815    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.939 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000     9.939    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.471 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.471    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.585 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.033 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.033    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2_n_6
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    12.692    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 4.659ns (58.357%)  route 3.325ns (41.643%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           1.333     6.816    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[0]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.940 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.494     9.193    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.498     9.815    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.939 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000     9.939    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.471 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.471    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.585 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.012 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.012    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2_n_4
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    12.692    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 4.585ns (57.967%)  route 3.325ns (42.033%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           1.333     6.816    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[0]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.940 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.494     9.193    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.498     9.815    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.939 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000     9.939    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.471 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.471    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.585 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.938 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.938    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2_n_5
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    12.692    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[14]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 4.569ns (57.882%)  route 3.325ns (42.118%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           1.333     6.816    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[0]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.940 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.494     9.193    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.498     9.815    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.939 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000     9.939    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.471 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.471    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.585 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.922 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.922    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_2_n_7
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    12.692    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[12]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 4.566ns (57.866%)  route 3.325ns (42.134%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           1.333     6.816    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[0]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.940 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.494     9.193    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.498     9.815    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.939 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000     9.939    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.471 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.471    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.585 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.919 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.919    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_6
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    12.692    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[9]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 4.545ns (57.754%)  route 3.325ns (42.246%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           1.333     6.816    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[0]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.940 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.494     9.193    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.498     9.815    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.939 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000     9.939    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.471 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.471    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.585 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.898 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.898    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_4
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    12.692    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 3.480ns (45.135%)  route 4.230ns (54.865%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.718     3.026    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.480 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOBDO[3]
                         net (fo=5, routed)           1.563     7.044    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOBDO[3]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124     7.168 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_20_fu_632_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     7.168    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_20_fu_632_p2_carry_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.718 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_20_fu_632_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.718    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_20_fu_632_p2_carry_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_20_fu_632_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_20_fu_632_p2_carry__0_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.946 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_20_fu_632_p2_carry__1/CO[3]
                         net (fo=16, routed)          2.667    10.613    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_20_fu_632_p2_carry__1_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.737 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291[12]_i_1/O
                         net (fo=1, routed)           0.000    10.737    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291[12]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.495    12.687    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X22Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291_reg[12]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.031    12.694    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291_reg[12]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 4.471ns (57.353%)  route 3.325ns (42.647%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           1.333     6.816    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[0]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.940 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.494     9.193    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.498     9.815    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.939 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000     9.939    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.471 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.471    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.585 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.824 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.824    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_5
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    12.692    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[10]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 4.455ns (57.265%)  route 3.325ns (42.735%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           1.333     6.816    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[0]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.940 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.494     9.193    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.498     9.815    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.939 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000     9.939    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.471 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.471    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.585 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.808 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.808    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_7
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    12.692    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[8]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 4.452ns (57.248%)  route 3.325ns (42.752%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.720     3.028    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.482 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           1.333     6.816    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/DOADO[0]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.940 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_i_8_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1/CO[3]
                         net (fo=16, routed)          1.494     9.193    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/tmp_16_fu_566_p2_carry__1_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16/O
                         net (fo=1, routed)           0.498     9.815    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_16_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.939 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9/O
                         net (fo=1, routed)           0.000     9.939    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_9_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.471 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.471    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.805 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.805    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_6
    SLICE_X17Y43         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        1.500    12.692    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[5]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  2.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.200     1.265    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[18]
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.310 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[19]_i_1/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[19]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.752%)  route 0.190ns (56.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.564     0.905    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_consumeRandom_fu_146/aclk
    SLICE_X6Y38          FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_consumeRandom_fu_146/val_V_reg_223_reg[9]/Q
                         net (fo=2, routed)           0.190     1.243    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/Q[9]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.874     1.244    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.281     0.963    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.206    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.111%)  route 0.199ns (60.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.199     1.254    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X4Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.011     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.227ns (52.141%)  route 0.208ns (47.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X1Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.208     1.260    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[17]
    SLICE_X2Y51          LUT4 (Prop_lut4_I0_O)        0.099     1.359 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[18]_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[18]
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.091     1.285    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.169     1.216    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X6Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.316%)  route 0.243ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.243     1.328    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.316%)  route 0.243ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.243     1.328    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.734%)  route 0.230ns (64.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.230     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][31]
    SLICE_X2Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)        -0.006     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.527%)  route 0.176ns (55.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.176     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X6Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X6Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.234%)  route 0.265ns (58.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.562     0.903    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X17Y40         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_reg[6]/Q
                         net (fo=24, routed)          0.265     1.309    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_state7
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.354 r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm[7]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm[7]_i_1_n_0
    SLICE_X22Y40         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1223, routed)        0.827     1.197    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/aclk
    SLICE_X22Y40         FDRE                                         r  design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_reg[7]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091     1.254    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y30    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y32    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y32    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y32    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y33    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y33    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y33    design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y32   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y54    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK



