{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696040202720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696040202721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 21:16:42 2023 " "Processing started: Fri Sep 29 21:16:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696040202721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696040202721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sincos7 -c sincos7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sincos7 -c sincos7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696040202721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696040203134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696040203135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/sincos_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/synthesis/submodules/sincos_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos_CORDIC_0-normal " "Found design unit 1: sincos_CORDIC_0-normal" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211387 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos_CORDIC_0 " "Found entity 1: sincos_CORDIC_0" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696040211387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sincos/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package " "Found design unit 1: dspba_library_package" {  } { { "sincos/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696040211389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file sincos/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211392 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211392 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211392 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211392 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211392 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696040211392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/sincos.v 2 2 " "Found 2 design units, including 2 entities, in source file sincos/synthesis/sincos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Found entity 1: sincos" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211394 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_display_decoder " "Found entity 2: seven_display_decoder" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696040211394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696040211394 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 sincos.v(41) " "Verilog HDL Implicit Net warning at sincos.v(41): created implicit net for \"temp1\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696040211400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2 sincos.v(41) " "Verilog HDL Implicit Net warning at sincos.v(41): created implicit net for \"temp2\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696040211400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sincos " "Elaborating entity \"sincos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696040211430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos_CORDIC_0 sincos_CORDIC_0:u0 " "Elaborating entity \"sincos_CORDIC_0\" for hierarchy \"sincos_CORDIC_0:u0\"" {  } { { "sincos/synthesis/sincos.v" "u0" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696040211431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos_CORDIC_0:u0\|dspba_delay:redist8_signA_uid7_sincosTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos_CORDIC_0:u0\|dspba_delay:redist8_signA_uid7_sincosTest_b_2\"" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "redist8_signA_uid7_sincosTest_b_2" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696040211433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos_CORDIC_0:u0\|dspba_delay:redist2_xMSB_uid96_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos_CORDIC_0:u0\|dspba_delay:redist2_xMSB_uid96_sincosTest_b_1\"" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "redist2_xMSB_uid96_sincosTest_b_1" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696040211435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos_CORDIC_0:u0\|dspba_delay:redist0_yPostExc_uid124_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos_CORDIC_0:u0\|dspba_delay:redist0_yPostExc_uid124_sincosTest_b_1\"" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "redist0_yPostExc_uid124_sincosTest_b_1" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696040211437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_display_decoder seven_display_decoder:u1 " "Elaborating entity \"seven_display_decoder\" for hierarchy \"seven_display_decoder:u1\"" {  } { { "sincos/synthesis/sincos.v" "u1" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696040211439 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696040211757 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_dec\[0\] GND " "Pin \"sin_sev_dec\[0\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_dec[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_dec\[1\] GND " "Pin \"sin_sev_dec\[1\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_dec[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_dec\[2\] GND " "Pin \"sin_sev_dec\[2\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_dec[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_dec\[3\] GND " "Pin \"sin_sev_dec\[3\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_dec[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_dec\[4\] GND " "Pin \"sin_sev_dec\[4\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_dec[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_dec\[5\] GND " "Pin \"sin_sev_dec\[5\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_dec[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_dec\[6\] VCC " "Pin \"sin_sev_dec\[6\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_dec[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_int\[0\] GND " "Pin \"sin_sev_int\[0\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_int[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_int\[1\] GND " "Pin \"sin_sev_int\[1\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_int[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_int\[2\] GND " "Pin \"sin_sev_int\[2\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_int[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_int\[3\] GND " "Pin \"sin_sev_int\[3\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_int[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_int\[4\] GND " "Pin \"sin_sev_int\[4\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_int[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_int\[5\] GND " "Pin \"sin_sev_int\[5\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_int[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_int\[6\] VCC " "Pin \"sin_sev_int\[6\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_int[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[0\] GND " "Pin \"sin_sev_sign\[0\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[1\] GND " "Pin \"sin_sev_sign\[1\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[2\] GND " "Pin \"sin_sev_sign\[2\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[3\] GND " "Pin \"sin_sev_sign\[3\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[4\] GND " "Pin \"sin_sev_sign\[4\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[5\] GND " "Pin \"sin_sev_sign\[5\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[6\] VCC " "Pin \"sin_sev_sign\[6\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|sin_sev_sign[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_dec\[0\] GND " "Pin \"cos_sev_dec\[0\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_dec[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_dec\[1\] GND " "Pin \"cos_sev_dec\[1\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_dec[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_dec\[2\] GND " "Pin \"cos_sev_dec\[2\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_dec[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_dec\[3\] GND " "Pin \"cos_sev_dec\[3\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_dec[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_dec\[4\] GND " "Pin \"cos_sev_dec\[4\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_dec[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_dec\[5\] GND " "Pin \"cos_sev_dec\[5\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_dec[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_dec\[6\] VCC " "Pin \"cos_sev_dec\[6\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_dec[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_int\[0\] GND " "Pin \"cos_sev_int\[0\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_int[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_int\[1\] GND " "Pin \"cos_sev_int\[1\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_int[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_int\[2\] GND " "Pin \"cos_sev_int\[2\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_int[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_int\[3\] GND " "Pin \"cos_sev_int\[3\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_int[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_int\[4\] GND " "Pin \"cos_sev_int\[4\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_int[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_int\[5\] GND " "Pin \"cos_sev_int\[5\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_int[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_int\[6\] VCC " "Pin \"cos_sev_int\[6\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_int[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[0\] GND " "Pin \"cos_sev_sign\[0\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[1\] GND " "Pin \"cos_sev_sign\[1\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[2\] GND " "Pin \"cos_sev_sign\[2\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[3\] GND " "Pin \"cos_sev_sign\[3\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[4\] GND " "Pin \"cos_sev_sign\[4\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[5\] GND " "Pin \"cos_sev_sign\[5\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[6\] VCC " "Pin \"cos_sev_sign\[6\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696040211812 "|sincos|cos_sev_sign[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696040211812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696040211959 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696040211959 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "No output dependent on input pin \"a\[8\]\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "No output dependent on input pin \"a\[9\]\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "areset " "No output dependent on input pin \"areset\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|areset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696040212005 "|sincos|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696040212005 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696040212006 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696040212006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696040212006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696040212042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 21:16:52 2023 " "Processing ended: Fri Sep 29 21:16:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696040212042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696040212042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696040212042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696040212042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696040213316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696040213316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 21:16:53 2023 " "Processing started: Fri Sep 29 21:16:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696040213316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696040213316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sincos7 -c sincos7 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sincos7 -c sincos7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696040213316 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696040213411 ""}
{ "Info" "0" "" "Project  = sincos7" {  } {  } 0 0 "Project  = sincos7" 0 0 "Fitter" 0 0 1696040213412 ""}
{ "Info" "0" "" "Revision = sincos7" {  } {  } 0 0 "Revision = sincos7" 0 0 "Fitter" 0 0 1696040213412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696040213519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696040213520 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sincos7 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"sincos7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696040213527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696040213569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696040213569 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696040213962 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696040213982 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696040214095 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1696040223956 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696040224003 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696040224005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696040224006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696040224006 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696040224006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696040224006 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696040224006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696040224007 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696040224007 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696040224007 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696040224048 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696040232032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1696040232035 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1696040232037 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1696040232038 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696040232038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696040232038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000          clk " "   2.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696040232038 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696040232038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696040232041 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1696040232199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696040232855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696040233309 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696040233538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696040233538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696040234902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696040240033 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696040240033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696040240279 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1696040240279 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696040240279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696040240283 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696040241356 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696040241390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696040241775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696040241775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696040242129 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696040244468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/output_files/sincos7.fit.smsg " "Generated suppressed messages file C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/output_files/sincos7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696040244821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6474 " "Peak virtual memory: 6474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696040245337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 21:17:25 2023 " "Processing ended: Fri Sep 29 21:17:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696040245337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696040245337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696040245337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696040245337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696040246495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696040246495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 21:17:26 2023 " "Processing started: Fri Sep 29 21:17:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696040246495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696040246495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sincos7 -c sincos7 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sincos7 -c sincos7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696040246496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696040247164 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696040251463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696040251856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 21:17:31 2023 " "Processing ended: Fri Sep 29 21:17:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696040251856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696040251856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696040251856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696040251856 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696040252493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696040253072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696040253072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 21:17:32 2023 " "Processing started: Fri Sep 29 21:17:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696040253072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696040253072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sincos7 -c sincos7 " "Command: quartus_sta sincos7 -c sincos7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696040253072 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696040253181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696040253714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696040253715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696040253757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696040253757 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696040254232 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1696040254234 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696040254238 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696040254239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696040254251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040254256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040254282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040254285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040254297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040254302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040254313 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696040254317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696040254350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696040254974 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696040255025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255076 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696040255079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696040255244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696040255758 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696040255810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040255842 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696040255851 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696040256001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040256006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040256014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040256017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040256029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696040256032 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696040257692 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696040257692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5122 " "Peak virtual memory: 5122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696040257940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 21:17:37 2023 " "Processing ended: Fri Sep 29 21:17:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696040257940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696040257940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696040257940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696040257940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1696040259126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696040259127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 21:17:39 2023 " "Processing started: Fri Sep 29 21:17:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696040259127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696040259127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sincos7 -c sincos7 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sincos7 -c sincos7" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696040259127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1696040259957 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sincos7.vo C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/simulation/questa/ simulation " "Generated file sincos7.vo in folder \"C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1696040259994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696040260037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 21:17:40 2023 " "Processing ended: Fri Sep 29 21:17:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696040260037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696040260037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696040260037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696040260037 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696040260741 ""}
