Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 14 16:57:27 2020
| Host         : DESKTOP-6QC0905 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file trab_1_timing_summary_routed.rpt -pb trab_1_timing_summary_routed.pb -rpx trab_1_timing_summary_routed.rpx -warn_on_violation
| Design       : trab_1
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn3 (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch0 (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch1 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.403        0.000                      0                   57        0.263        0.000                      0                   57        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.403        0.000                      0                   57        0.263        0.000                      0                   57        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 cnt_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.375ns (25.780%)  route 3.959ns (74.220%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X2Y84          FDSE                                         r  cnt_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDSE (Prop_fdse_C_Q)         0.478     5.646 r  cnt_s_reg[14]/Q
                         net (fo=2, routed)           0.812     6.459    cnt_s[14]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.295     6.754 f  cnt_s[26]_i_8/O
                         net (fo=5, routed)           0.840     7.594    cnt_s[26]_i_8_n_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I2_O)        0.152     7.746 f  led_5_P_i_4/O
                         net (fo=6, routed)           0.581     8.327    led_5_P_i_4_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.326     8.653 r  cnt_s[22]_i_8/O
                         net (fo=12, routed)          1.222     9.875    led_7
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     9.999 r  led_4_P_i_1/O
                         net (fo=4, routed)           0.503    10.502    led_40
    SLICE_X0Y85          FDPE                                         r  led_4_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501    14.872    clk_IBUF_BUFG
    SLICE_X0Y85          FDPE                                         r  led_4_reg_P/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X0Y85          FDPE (Setup_fdpe_C_CE)      -0.205    14.905    led_4_reg_P
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 cnt_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_7_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.375ns (25.818%)  route 3.951ns (74.182%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X2Y84          FDSE                                         r  cnt_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDSE (Prop_fdse_C_Q)         0.478     5.646 r  cnt_s_reg[14]/Q
                         net (fo=2, routed)           0.812     6.459    cnt_s[14]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.295     6.754 f  cnt_s[26]_i_8/O
                         net (fo=5, routed)           0.840     7.594    cnt_s[26]_i_8_n_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I2_O)        0.152     7.746 f  led_5_P_i_4/O
                         net (fo=6, routed)           0.581     8.327    led_5_P_i_4_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.326     8.653 r  cnt_s[22]_i_8/O
                         net (fo=12, routed)          1.222     9.875    led_7
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     9.999 r  led_4_P_i_1/O
                         net (fo=4, routed)           0.495    10.494    led_40
    SLICE_X3Y86          FDPE                                         r  led_7_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501    14.872    clk_IBUF_BUFG
    SLICE_X3Y86          FDPE                                         r  led_7_reg_P/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X3Y86          FDPE (Setup_fdpe_C_CE)      -0.205    14.905    led_7_reg_P
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 cnt_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_5_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.375ns (25.851%)  route 3.944ns (74.149%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X2Y84          FDSE                                         r  cnt_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDSE (Prop_fdse_C_Q)         0.478     5.646 r  cnt_s_reg[14]/Q
                         net (fo=2, routed)           0.812     6.459    cnt_s[14]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.295     6.754 f  cnt_s[26]_i_8/O
                         net (fo=5, routed)           0.840     7.594    cnt_s[26]_i_8_n_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I2_O)        0.152     7.746 f  led_5_P_i_4/O
                         net (fo=6, routed)           0.581     8.327    led_5_P_i_4_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.326     8.653 r  cnt_s[22]_i_8/O
                         net (fo=12, routed)          1.222     9.875    led_7
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     9.999 r  led_4_P_i_1/O
                         net (fo=4, routed)           0.489    10.487    led_40
    SLICE_X3Y85          FDPE                                         r  led_5_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501    14.872    clk_IBUF_BUFG
    SLICE_X3Y85          FDPE                                         r  led_5_reg_P/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_CE)      -0.205    14.905    led_5_reg_P
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 cnt_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_6_reg_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.375ns (26.284%)  route 3.856ns (73.716%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X2Y84          FDSE                                         r  cnt_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDSE (Prop_fdse_C_Q)         0.478     5.646 r  cnt_s_reg[14]/Q
                         net (fo=2, routed)           0.812     6.459    cnt_s[14]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.295     6.754 f  cnt_s[26]_i_8/O
                         net (fo=5, routed)           0.840     7.594    cnt_s[26]_i_8_n_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I2_O)        0.152     7.746 f  led_5_P_i_4/O
                         net (fo=6, routed)           0.581     8.327    led_5_P_i_4_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.326     8.653 r  cnt_s[22]_i_8/O
                         net (fo=12, routed)          1.222     9.875    led_7
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     9.999 r  led_4_P_i_1/O
                         net (fo=4, routed)           0.401    10.400    led_40
    SLICE_X1Y87          FDPE                                         r  led_6_reg_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.502    14.873    clk_IBUF_BUFG
    SLICE_X1Y87          FDPE                                         r  led_6_reg_P/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X1Y87          FDPE (Setup_fdpe_C_CE)      -0.205    14.906    led_6_reg_P
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 cnt_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.021ns (21.479%)  route 3.732ns (78.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X2Y84          FDSE                                         r  cnt_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDSE (Prop_fdse_C_Q)         0.478     5.646 r  cnt_s_reg[14]/Q
                         net (fo=2, routed)           0.812     6.459    cnt_s[14]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.295     6.754 f  cnt_s[26]_i_8/O
                         net (fo=5, routed)           0.980     7.734    cnt_s[26]_i_8_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     7.858 f  cnt_s[26]_i_4/O
                         net (fo=3, routed)           0.872     8.729    cnt_s[26]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.853 r  cnt_s[10]_i_1/O
                         net (fo=8, routed)           1.068     9.922    cnt_s[10]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.498    14.869    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[1]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.678    cnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 cnt_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.021ns (21.479%)  route 3.732ns (78.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X2Y84          FDSE                                         r  cnt_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDSE (Prop_fdse_C_Q)         0.478     5.646 r  cnt_s_reg[14]/Q
                         net (fo=2, routed)           0.812     6.459    cnt_s[14]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.295     6.754 f  cnt_s[26]_i_8/O
                         net (fo=5, routed)           0.980     7.734    cnt_s[26]_i_8_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     7.858 f  cnt_s[26]_i_4/O
                         net (fo=3, routed)           0.872     8.729    cnt_s[26]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.853 r  cnt_s[10]_i_1/O
                         net (fo=8, routed)           1.068     9.922    cnt_s[10]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.498    14.869    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[2]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.678    cnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 cnt_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.021ns (21.479%)  route 3.732ns (78.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X2Y84          FDSE                                         r  cnt_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDSE (Prop_fdse_C_Q)         0.478     5.646 r  cnt_s_reg[14]/Q
                         net (fo=2, routed)           0.812     6.459    cnt_s[14]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.295     6.754 f  cnt_s[26]_i_8/O
                         net (fo=5, routed)           0.980     7.734    cnt_s[26]_i_8_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     7.858 f  cnt_s[26]_i_4/O
                         net (fo=3, routed)           0.872     8.729    cnt_s[26]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.853 r  cnt_s[10]_i_1/O
                         net (fo=8, routed)           1.068     9.922    cnt_s[10]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.498    14.869    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[3]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.678    cnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 cnt_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.021ns (21.479%)  route 3.732ns (78.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X2Y84          FDSE                                         r  cnt_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDSE (Prop_fdse_C_Q)         0.478     5.646 r  cnt_s_reg[14]/Q
                         net (fo=2, routed)           0.812     6.459    cnt_s[14]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.295     6.754 f  cnt_s[26]_i_8/O
                         net (fo=5, routed)           0.980     7.734    cnt_s[26]_i_8_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     7.858 f  cnt_s[26]_i_4/O
                         net (fo=3, routed)           0.872     8.729    cnt_s[26]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.853 r  cnt_s[10]_i_1/O
                         net (fo=8, routed)           1.068     9.922    cnt_s[10]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.498    14.869    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[4]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.678    cnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 cnt_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_7_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.375ns (27.287%)  route 3.664ns (72.713%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X2Y84          FDSE                                         r  cnt_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDSE (Prop_fdse_C_Q)         0.478     5.646 r  cnt_s_reg[14]/Q
                         net (fo=2, routed)           0.812     6.459    cnt_s[14]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.295     6.754 f  cnt_s[26]_i_8/O
                         net (fo=5, routed)           0.840     7.594    cnt_s[26]_i_8_n_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I2_O)        0.152     7.746 f  led_5_P_i_4/O
                         net (fo=6, routed)           0.581     8.327    led_5_P_i_4_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.326     8.653 r  cnt_s[22]_i_8/O
                         net (fo=12, routed)          0.919     9.571    led_7
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124     9.695 r  led_7_C_i_1/O
                         net (fo=1, routed)           0.512    10.208    led_7_C_i_1_n_0
    SLICE_X1Y86          FDCE                                         r  led_7_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501    14.872    clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  led_7_reg_C/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)       -0.067    15.043    led_7_reg_C
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 cnt_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.021ns (22.821%)  route 3.453ns (77.179%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X2Y84          FDSE                                         r  cnt_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDSE (Prop_fdse_C_Q)         0.478     5.646 r  cnt_s_reg[14]/Q
                         net (fo=2, routed)           0.812     6.459    cnt_s[14]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.295     6.754 f  cnt_s[26]_i_8/O
                         net (fo=5, routed)           0.980     7.734    cnt_s[26]_i_8_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     7.858 f  cnt_s[26]_i_4/O
                         net (fo=3, routed)           0.872     8.729    cnt_s[26]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.853 r  cnt_s[10]_i_1/O
                         net (fo=8, routed)           0.789     9.642    cnt_s[10]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  cnt_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.499    14.870    clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  cnt_s_reg[5]/C
                         clock pessimism              0.273    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429    14.679    cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.498    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cnt_s_reg[4]/Q
                         net (fo=2, routed)           0.119     1.759    cnt_s[4]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  cnt_s_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    data0[4]
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     2.012    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[4]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.603    cnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 led_5_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_5_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  led_5_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.664 r  led_5_reg_C/Q
                         net (fo=2, routed)           0.175     1.840    led_5_reg_C_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.885 r  led_5_C_i_1/O
                         net (fo=1, routed)           0.000     1.885    led_5_C_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  led_5_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     2.015    clk_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  led_5_reg_C/C
                         clock pessimism             -0.514     1.500    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120     1.620    led_5_reg_C
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  cnt_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  cnt_s_reg[8]/Q
                         net (fo=11, routed)          0.120     1.761    cnt_s[8]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  cnt_s_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    data0[8]
    SLICE_X3Y83          FDRE                                         r  cnt_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  cnt_s_reg[8]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.604    cnt_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  cnt_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  cnt_s_reg[5]/Q
                         net (fo=3, routed)           0.115     1.756    cnt_s[5]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.871 r  cnt_s_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.871    data0[5]
    SLICE_X3Y83          FDRE                                         r  cnt_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  cnt_s_reg[5]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.604    cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.498    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cnt_s_reg[3]/Q
                         net (fo=2, routed)           0.120     1.760    cnt_s[3]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.871 r  cnt_s_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    data0[3]
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     2.012    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[3]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.603    cnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 led_6_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_6_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  led_6_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.642 r  led_6_reg_C/Q
                         net (fo=2, routed)           0.184     1.826    led_6_reg_C_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  led_6_C_i_1/O
                         net (fo=1, routed)           0.000     1.871    led_6_C_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  led_6_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  led_6_reg_C/C
                         clock pessimism             -0.514     1.501    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.091     1.592    led_6_reg_C
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 cnt_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.184ns (43.731%)  route 0.237ns (56.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  cnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.640 f  cnt_s_reg[0]/Q
                         net (fo=6, routed)           0.237     1.877    cnt_s[0]
    SLICE_X4Y87          LUT4 (Prop_lut4_I2_O)        0.043     1.920 r  cnt_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.920    p_0_out[0]
    SLICE_X4Y87          FDRE                                         r  cnt_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     2.014    clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  cnt_s_reg[0]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.104     1.603    cnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 cnt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.498    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.167     1.807    cnt_s[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.922 r  cnt_s_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    data0[1]
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     2.012    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.603    cnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 cnt_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.251ns (58.839%)  route 0.176ns (41.161%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.498    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.176     1.815    cnt_s[2]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.925 r  cnt_s_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.925    data0[2]
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     2.012    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  cnt_s_reg[2]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.603    cnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 cnt_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.251ns (57.346%)  route 0.187ns (42.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  cnt_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cnt_s_reg[10]/Q
                         net (fo=3, routed)           0.187     1.828    cnt_s[10]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.938 r  cnt_s_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.938    data0[10]
    SLICE_X3Y84          FDRE                                         r  cnt_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  cnt_s_reg[10]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.605    cnt_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     cnt_s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     cnt_s_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     cnt_s_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     cnt_s_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     cnt_s_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     cnt_s_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     cnt_s_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     cnt_s_reg[16]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     cnt_s_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     cnt_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     cnt_s_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y85     cnt_s_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     cnt_s_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     cnt_s_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     cnt_s_reg[14]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     cnt_s_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     cnt_s_reg[16]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     cnt_s_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     cnt_s_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     cnt_s_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y85     cnt_s_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     cnt_s_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     cnt_s_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     cnt_s_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     cnt_s_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     cnt_s_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     cnt_s_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     cnt_s_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     cnt_s_reg[23]/C



