

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'
================================================================
* Date:           Thu Dec 18 21:18:21 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |      268|      268|  2.680 us|  2.680 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |      266|      266|        12|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.02>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 15 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 16 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.47ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten13"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 19 [1/1] (0.47ns)   --->   "%store_ln17 = store i5 0, i5 %y" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 19 'store' 'store_ln17' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 20 [1/1] (0.47ns)   --->   "%store_ln18 = store i5 0, i5 %x" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 20 'store' 'store_ln18' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i327"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i9 %indvar_flatten13" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 22 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.12ns)   --->   "%icmp_ln17 = icmp_eq  i9 %indvar_flatten13_load, i9 256" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 23 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.12ns)   --->   "%add_ln17_2 = add i9 %indvar_flatten13_load, i9 1" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 24 'add' 'add_ln17_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc37.i328, void %for.body4.i360.preheader.exitStub" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 25 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 26 'load' 'x_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 27 'load' 'y_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.90ns)   --->   "%add_ln17 = add i5 %y_load, i5 1" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 28 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.90ns)   --->   "%icmp_ln18 = icmp_eq  i5 %x_load, i5 16" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 29 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.25ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i5 0, i5 %x_load" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 30 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.25ns)   --->   "%select_ln17_1 = select i1 %icmp_ln18, i5 %add_ln17, i5 %y_load" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 31 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [9/9] (1.10ns)   --->   "%urem_ln17 = urem i5 %select_ln17_1, i5 3" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 32 'urem' 'urem_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i5 %select_ln17_1" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 33 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 34 [9/9] (1.10ns)   --->   "%urem_ln18 = urem i5 %select_ln17, i5 3" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 34 'urem' 'urem_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = trunc i5 %select_ln17" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 35 'trunc' 'trunc_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.90ns)   --->   "%add_ln18 = add i5 %select_ln17, i5 1" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 36 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.47ns)   --->   "%store_ln17 = store i9 %add_ln17_2, i9 %indvar_flatten13" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 37 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.47>
ST_1 : Operation 38 [1/1] (0.47ns)   --->   "%store_ln17 = store i5 %select_ln17_1, i5 %y" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 38 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.47>
ST_1 : Operation 39 [1/1] (0.47ns)   --->   "%store_ln18 = store i5 %add_ln18, i5 %x" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 39 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.47>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body4.i327" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 40 'br' 'br_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 41 [8/9] (1.10ns)   --->   "%urem_ln17 = urem i5 %select_ln17_1, i5 3" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 41 'urem' 'urem_ln17' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [8/9] (1.10ns)   --->   "%urem_ln18 = urem i5 %select_ln17, i5 3" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 42 'urem' 'urem_ln18' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.10>
ST_3 : Operation 43 [7/9] (1.10ns)   --->   "%urem_ln17 = urem i5 %select_ln17_1, i5 3" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 43 'urem' 'urem_ln17' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [7/9] (1.10ns)   --->   "%urem_ln18 = urem i5 %select_ln17, i5 3" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 44 'urem' 'urem_ln18' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 45 [6/9] (1.10ns)   --->   "%urem_ln17 = urem i5 %select_ln17_1, i5 3" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 45 'urem' 'urem_ln17' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [6/9] (1.10ns)   --->   "%urem_ln18 = urem i5 %select_ln17, i5 3" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 46 'urem' 'urem_ln18' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.10>
ST_5 : Operation 47 [5/9] (1.10ns)   --->   "%urem_ln17 = urem i5 %select_ln17_1, i5 3" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 47 'urem' 'urem_ln17' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [5/9] (1.10ns)   --->   "%urem_ln18 = urem i5 %select_ln17, i5 3" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 48 'urem' 'urem_ln18' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.10>
ST_6 : Operation 49 [4/9] (1.10ns)   --->   "%urem_ln17 = urem i5 %select_ln17_1, i5 3" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 49 'urem' 'urem_ln17' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [4/9] (1.10ns)   --->   "%urem_ln18 = urem i5 %select_ln17, i5 3" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 50 'urem' 'urem_ln18' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.10>
ST_7 : Operation 51 [3/9] (1.10ns)   --->   "%urem_ln17 = urem i5 %select_ln17_1, i5 3" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 51 'urem' 'urem_ln17' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [3/9] (1.10ns)   --->   "%urem_ln18 = urem i5 %select_ln17, i5 3" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 52 'urem' 'urem_ln18' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.10>
ST_8 : Operation 53 [2/9] (1.10ns)   --->   "%urem_ln17 = urem i5 %select_ln17_1, i5 3" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 53 'urem' 'urem_ln17' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [2/9] (1.10ns)   --->   "%urem_ln18 = urem i5 %select_ln17, i5 3" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 54 'urem' 'urem_ln18' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 55 [1/9] (1.10ns)   --->   "%urem_ln17 = urem i5 %select_ln17_1, i5 3" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 55 'urem' 'urem_ln17' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i2 %urem_ln17" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 56 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/9] (1.10ns)   --->   "%urem_ln18 = urem i5 %select_ln17, i5 3" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 57 'urem' 'urem_ln18' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i2 %urem_ln18" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 58 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.64ns)   --->   "%switch_ln20 = switch i2 %trunc_ln17, void %arrayidx365.i324421.case.2, i2 0, void %arrayidx365.i324421.case.0, i2 1, void %arrayidx365.i324421.case.1" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 59 'switch' 'switch_ln20' <Predicate = true> <Delay = 0.64>
ST_9 : Operation 60 [1/1] (0.64ns)   --->   "%switch_ln20 = switch i2 %trunc_ln18, void %arrayidx365.i324421.case.270, i2 0, void %arrayidx365.i324421.case.068, i2 1, void %arrayidx365.i324421.case.169" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 60 'switch' 'switch_ln20' <Predicate = (trunc_ln17 == 1)> <Delay = 0.64>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 61 'br' 'br_ln20' <Predicate = (trunc_ln17 == 1)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.64ns)   --->   "%switch_ln20 = switch i2 %trunc_ln18, void %arrayidx365.i324421.case.265, i2 0, void %arrayidx365.i324421.case.063, i2 1, void %arrayidx365.i324421.case.164" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 62 'switch' 'switch_ln20' <Predicate = (trunc_ln17 == 0)> <Delay = 0.64>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 63 'br' 'br_ln20' <Predicate = (trunc_ln17 == 0)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.64ns)   --->   "%switch_ln20 = switch i2 %trunc_ln18, void %arrayidx365.i324421.case.275, i2 0, void %arrayidx365.i324421.case.073, i2 1, void %arrayidx365.i324421.case.174" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 64 'switch' 'switch_ln20' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 0.64>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 65 'br' 'br_ln20' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.63>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %select_ln17_1" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 66 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (1.90ns)   --->   "%mul_ln17 = mul i11 %zext_ln17, i11 43" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 67 'mul' 'mul_ln17' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln17, i32 7, i32 10" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 68 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln17, i32 7, i32 9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 69 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_15, i1 0" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 70 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_16, i3 0" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 71 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %tmp_17" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 72 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln17 = sub i6 %tmp_18, i6 %zext_ln20" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 73 'sub' 'sub_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln20 = shl i5 %select_ln17_1, i5 1" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 74 'shl' 'shl_ln20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i5 %shl_ln20" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 75 'zext' 'zext_ln20_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (1.90ns)   --->   "%mul_ln20 = mul i11 %zext_ln20_5, i11 43" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 76 'mul' 'mul_ln20' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln20, i32 7, i32 10" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 77 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i4 %tmp_19" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 78 'zext' 'zext_ln20_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (1.27ns)   --->   "%mul_ln20_1 = mul i7 %zext_ln20_6, i7 11" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 79 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln20, i1 1" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 80 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %or_ln" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 81 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (1.90ns)   --->   "%mul_ln18 = mul i11 %zext_ln18, i11 43" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 82 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln18, i32 7, i32 10" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 83 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln20_7 = zext i4 %tmp_20" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 84 'zext' 'zext_ln20_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (1.27ns)   --->   "%mul_ln20_2 = mul i7 %zext_ln20_7, i7 11" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 85 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i5 %select_ln17" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 86 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (1.90ns)   --->   "%mul_ln18_1 = mul i11 %zext_ln18_1, i11 43" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 87 'mul' 'mul_ln18_1' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln18_1, i32 7, i32 10" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 88 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln20_8 = zext i4 %tmp_21" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 89 'zext' 'zext_ln20_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%add_ln20_4 = add i6 %sub_ln17, i6 %zext_ln20_8" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 90 'add' 'add_ln20_4' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln20_1 = shl i5 %select_ln17, i5 1" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 91 'shl' 'shl_ln20_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln20_10 = zext i5 %shl_ln20_1" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 92 'zext' 'zext_ln20_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (1.90ns)   --->   "%mul_ln20_3 = mul i11 %zext_ln20_10, i11 43" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 93 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln20_3, i32 7, i32 10" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 94 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln20_11 = zext i4 %tmp_22" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 95 'zext' 'zext_ln20_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.04ns)   --->   "%add_ln20_5 = add i7 %mul_ln20_1, i7 %zext_ln20_11" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 96 'add' 'add_ln20_5' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln20_12 = zext i7 %add_ln20_5" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 97 'zext' 'zext_ln20_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_144 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln20_12" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 98 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_144' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.04ns)   --->   "%add_ln20_6 = add i7 %mul_ln20_2, i7 %zext_ln20_11" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 99 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln20_13 = zext i7 %add_ln20_6" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 100 'zext' 'zext_ln20_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_145 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln20_13" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 101 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_145' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_146 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln20_12" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 102 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_146' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_147 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln20_13" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 103 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_147' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_148 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln20_12" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 104 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_148' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_149 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln20_13" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 105 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_149' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_150 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln20_12" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 106 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_150' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_151 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln20_13" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 107 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_151' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_152 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln20_12" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 108 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_152' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_153 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln20_13" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 109 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_153' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_154 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln20_12" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 110 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_154' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_155 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln20_13" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 111 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_155' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_156 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln20_12" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 112 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_156' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_157 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln20_13" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 113 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_157' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_158 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln20_12" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 114 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_158' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_159 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln20_13" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 115 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_159' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_160 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln20_12" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 116 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_160' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_161 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln20_13" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 117 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_161' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 0.00>
ST_10 : Operation 118 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_162 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_144" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 118 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_162' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 119 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_163 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_146" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 119 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_163' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 120 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_164 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_148" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 120 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_164' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 121 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_165 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_150" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 121 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_165' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 122 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_166 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_152" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 122 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_166' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 123 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_167 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_154" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 123 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_167' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 124 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_168 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_156" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 124 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_168' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 125 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_169 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_158" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 125 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_169' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 126 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_170 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_160" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 126 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_170' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 127 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_171 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_145" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 127 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_171' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 128 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_172 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_147" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 128 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_172' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 129 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_173 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_149" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 129 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_173' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 130 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_174 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_151" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 130 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_174' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 131 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_175 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_153" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 131 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_175' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 132 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_176 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_155" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 132 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_176' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 133 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_177 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_157" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 133 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_177' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 134 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_178 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_159" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 134 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_178' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 135 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_179 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_161" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 135 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_179' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln20_1, i1 1" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 136 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln20_14 = zext i5 %or_ln1" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 137 'zext' 'zext_ln20_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.90ns)   --->   "%mul_ln20_4 = mul i11 %zext_ln20_14, i11 43" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 138 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln20_4, i32 7, i32 10" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 139 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln20_15 = zext i4 %tmp_23" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 140 'zext' 'zext_ln20_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (1.04ns)   --->   "%add_ln20_7 = add i7 %mul_ln20_1, i7 %zext_ln20_15" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 141 'add' 'add_ln20_7' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (1.04ns)   --->   "%add_ln21_1 = add i7 %mul_ln20_2, i7 %zext_ln20_15" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 142 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 143 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_162 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_144" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 143 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_162' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 144 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_163 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_146" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 144 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_163' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 145 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_164 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_148" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 145 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_164' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 146 [1/1] (0.47ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_162, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_163, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_164, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 146 'sparsemux' 'tmp' <Predicate = (trunc_ln17 == 0)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_165 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_150" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 147 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_165' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 148 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_166 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_152" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 148 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_166' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 149 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_167 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_154" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 149 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_167' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 150 [1/1] (0.47ns)   --->   "%tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_165, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_166, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_167, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 150 'sparsemux' 'tmp_1' <Predicate = (trunc_ln17 == 2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_168 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_156" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 151 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_168' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 152 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_169 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_158" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 152 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_169' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 153 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_170 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_160" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 153 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_170' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 154 [1/1] (0.47ns)   --->   "%tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_168, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_169, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_170, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 154 'sparsemux' 'tmp_2' <Predicate = (trunc_ln17 == 1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.47ns)   --->   "%tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp, i2 2, i16 %tmp_1, i2 1, i16 %tmp_2, i16 0, i2 %trunc_ln17" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 155 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i16 %tmp_3" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 156 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_171 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_145" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 157 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_171' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 158 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_172 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_147" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 158 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_172' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 159 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_173 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_149" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 159 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_173' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 160 [1/1] (0.47ns)   --->   "%tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_171, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_172, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_173, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 160 'sparsemux' 'tmp_4' <Predicate = (trunc_ln17 == 1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_174 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_151" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 161 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_174' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 162 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_175 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_153" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 162 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_175' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 163 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_176 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_155" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 163 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_176' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 164 [1/1] (0.47ns)   --->   "%tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_174, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_175, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_176, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 164 'sparsemux' 'tmp_5' <Predicate = (trunc_ln17 == 0)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_177 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_157" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 165 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_177' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 166 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_178 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_159" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 166 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_178' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 167 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_179 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_161" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 167 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_179' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 168 [1/1] (0.47ns)   --->   "%tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_177, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_178, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_179, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 168 'sparsemux' 'tmp_6' <Predicate = (trunc_ln17 == 2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.47ns)   --->   "%tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_4, i2 0, i16 %tmp_5, i2 2, i16 %tmp_6, i16 0, i2 %trunc_ln17" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 169 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i16 %tmp_7" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 170 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (1.26ns)   --->   "%add_ln20 = add i17 %sext_ln20_1, i17 %sext_ln20" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 171 'add' 'add_ln20' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln20_16 = zext i7 %add_ln20_7" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 172 'zext' 'zext_ln20_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_180 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln20_16" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 173 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_180' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %add_ln21_1" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 174 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_181 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 175 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_181' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_182 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln20_16" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 176 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_182' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_183 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 177 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_183' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_184 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln20_16" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 178 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_184' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_185 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 179 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_185' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_186 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln20_16" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 180 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_186' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_187 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 181 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_187' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_188 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln20_16" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 182 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_188' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_189 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 183 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_189' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_190 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln20_16" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 184 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_190' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_191 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 185 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_191' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_192 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln20_16" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 186 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_192' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_193 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 187 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_193' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_194 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln20_16" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 188 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_194' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_195 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 189 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_195' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_196 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln20_16" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 190 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_196' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_197 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 191 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_197' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 0.00>
ST_11 : Operation 192 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_198 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_180" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 192 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_198' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 193 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_199 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_182" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 193 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_199' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 194 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_200 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_184" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 194 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_200' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 195 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_201 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_186" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 195 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_201' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 196 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_202 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_188" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 196 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_202' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 197 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_203 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_190" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 197 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_203' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 198 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_204 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_192" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 198 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_204' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 199 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_205 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_194" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 199 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_205' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 200 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_206 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_196" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 200 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_206' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 201 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_207 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_181" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 201 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_207' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 202 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_208 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_183" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 202 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_208' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 203 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_209 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_185" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 203 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_209' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 204 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_210 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_187" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 204 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_210' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 205 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_211 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_189" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 205 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_211' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 206 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_212 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_191" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 206 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_212' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 207 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_213 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_193" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 207 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_213' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 208 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_214 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_195" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 208 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_214' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 209 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_215 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_197" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 209 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_215' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 278 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 278 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.47>

State 12 <SV = 11> <Delay = 6.79>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_str"   --->   Operation 210 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 211 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramid_hls.cpp:19->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 212 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln20_9 = zext i6 %add_ln20_4" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 213 'zext' 'zext_ln20_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_135 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17, i64 0, i64 %zext_ln20_9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 214 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_136 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16, i64 0, i64 %zext_ln20_9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 215 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_137 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15, i64 0, i64 %zext_ln20_9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 216 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_137' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_138 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14, i64 0, i64 %zext_ln20_9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 217 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_139 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13, i64 0, i64 %zext_ln20_9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 218 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_140 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12, i64 0, i64 %zext_ln20_9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 219 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_141 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11, i64 0, i64 %zext_ln20_9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 220 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_141' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_142 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10, i64 0, i64 %zext_ln20_9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 221 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_143 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9, i64 0, i64 %zext_ln20_9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 222 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_143' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln20_2 = sext i17 %add_ln20" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 223 'sext' 'sext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_198 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_180" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 224 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_198' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 225 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_199 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_182" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 225 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_199' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 226 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_200 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_184" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 226 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_200' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 227 [1/1] (0.47ns)   --->   "%tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_198, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_199, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_200, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 227 'sparsemux' 'tmp_8' <Predicate = (trunc_ln17 == 0)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_201 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_186" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 228 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_201' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 229 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_202 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_188" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 229 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_202' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 230 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_203 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_190" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 230 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_203' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 231 [1/1] (0.47ns)   --->   "%tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_201, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_202, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_203, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 231 'sparsemux' 'tmp_9' <Predicate = (trunc_ln17 == 2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_204 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_192" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 232 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_204' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 233 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_205 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_194" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 233 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_205' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 234 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_206 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_196" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 234 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_206' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 235 [1/1] (0.47ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_204, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_205, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_206, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 235 'sparsemux' 'tmp_s' <Predicate = (trunc_ln17 == 1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.47ns)   --->   "%tmp_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_8, i2 2, i16 %tmp_9, i2 1, i16 %tmp_s, i16 0, i2 %trunc_ln17" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 236 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln20_3 = sext i16 %tmp_10" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 237 'sext' 'sext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20_1 = add i18 %sext_ln20_2, i18 %sext_ln20_3" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 238 'add' 'add_ln20_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 239 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_207 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_181" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 239 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_207' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 240 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_208 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_183" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 240 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_208' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 241 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_209 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_185" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 241 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_209' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 242 [1/1] (0.47ns)   --->   "%tmp_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_207, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_208, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_209, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 242 'sparsemux' 'tmp_11' <Predicate = (trunc_ln17 == 1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_210 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_187" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 243 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_210' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 244 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_211 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_189" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 244 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_211' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 245 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_212 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_191" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 245 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_212' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 246 [1/1] (0.47ns)   --->   "%tmp_12 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_210, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_211, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_212, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 246 'sparsemux' 'tmp_12' <Predicate = (trunc_ln17 == 0)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_213 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_193" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 247 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_213' <Predicate = (trunc_ln18 == 1 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 248 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_214 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_195" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 248 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_214' <Predicate = (trunc_ln18 == 0 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 249 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_215 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_197" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 249 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_215' <Predicate = (trunc_ln18 == 2 & trunc_ln17 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 250 [1/1] (0.47ns)   --->   "%tmp_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_213, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_214, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_215, i16 0, i2 %trunc_ln18" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 250 'sparsemux' 'tmp_13' <Predicate = (trunc_ln17 == 2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (0.47ns)   --->   "%tmp_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_11, i2 0, i16 %tmp_12, i2 2, i16 %tmp_13, i16 0, i2 %trunc_ln17" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 251 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %tmp_14" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 252 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln21 = add i18 %add_ln20_1, i18 %sext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 253 'add' 'add_ln21' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln21, i32 17" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 254 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (1.28ns)   --->   "%sub_ln21 = sub i18 0, i18 %add_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 255 'sub' 'sub_ln21' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln21, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 256 'partselect' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (1.26ns)   --->   "%sub_ln21_1 = sub i16 0, i16 %trunc_ln21_1" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 257 'sub' 'sub_ln21_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln21, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 258 'partselect' 'trunc_ln21_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.35ns)   --->   "%select_ln21 = select i1 %tmp_24, i16 %sub_ln21_1, i16 %trunc_ln21_2" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 259 'select' 'select_ln21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 260 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i16 %select_ln21, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_139" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 260 'store' 'store_ln20' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit67" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 261 'br' 'br_ln20' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 1)> <Delay = 0.00>
ST_12 : Operation 262 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i16 %select_ln21, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_138" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 262 'store' 'store_ln20' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit67" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 263 'br' 'br_ln20' <Predicate = (trunc_ln17 == 1 & trunc_ln18 == 0)> <Delay = 0.00>
ST_12 : Operation 264 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i16 %select_ln21, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_140" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 264 'store' 'store_ln20' <Predicate = (trunc_ln17 == 1 & trunc_ln18 != 0 & trunc_ln18 != 1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit67" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 265 'br' 'br_ln20' <Predicate = (trunc_ln17 == 1 & trunc_ln18 != 0 & trunc_ln18 != 1)> <Delay = 0.00>
ST_12 : Operation 266 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i16 %select_ln21, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_136" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 266 'store' 'store_ln20' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit62" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 267 'br' 'br_ln20' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 1)> <Delay = 0.00>
ST_12 : Operation 268 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i16 %select_ln21, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_135" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 268 'store' 'store_ln20' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit62" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 269 'br' 'br_ln20' <Predicate = (trunc_ln17 == 0 & trunc_ln18 == 0)> <Delay = 0.00>
ST_12 : Operation 270 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i16 %select_ln21, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_137" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 270 'store' 'store_ln20' <Predicate = (trunc_ln17 == 0 & trunc_ln18 != 0 & trunc_ln18 != 1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit62" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 271 'br' 'br_ln20' <Predicate = (trunc_ln17 == 0 & trunc_ln18 != 0 & trunc_ln18 != 1)> <Delay = 0.00>
ST_12 : Operation 272 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i16 %select_ln21, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_142" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 272 'store' 'store_ln20' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln18 == 1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit72" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 273 'br' 'br_ln20' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln18 == 1)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i16 %select_ln21, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_141" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 274 'store' 'store_ln20' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln18 == 0)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit72" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 275 'br' 'br_ln20' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln18 == 0)> <Delay = 0.00>
ST_12 : Operation 276 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i16 %select_ln21, i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_143" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 276 'store' 'store_ln20' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln18 != 0 & trunc_ln18 != 1)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx365.i324421.exit72" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30]   --->   Operation 277 'br' 'br_ln20' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln18 != 0 & trunc_ln18 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.024ns
The critical path consists of the following:
	'store' operation ('store_ln18', ../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30) of constant 0 5 bit on local variable 'x', ../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30 [24]  (0.478 ns)
	'load' operation 5 bit ('x_load', ../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30) on local variable 'x', ../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30 [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln18', ../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30) [37]  (0.908 ns)
	'select' operation 5 bit ('select_ln17', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30) [38]  (0.251 ns)
	'add' operation 5 bit ('add_ln18', ../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30) [243]  (0.908 ns)
	'store' operation ('store_ln18', ../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30) of variable 'add_ln18', ../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30 5 bit on local variable 'x', ../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30 [246]  (0.478 ns)

 <State 2>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln17', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30) [48]  (1.106 ns)

 <State 3>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln17', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30) [48]  (1.106 ns)

 <State 4>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln17', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30) [48]  (1.106 ns)

 <State 5>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln17', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30) [48]  (1.106 ns)

 <State 6>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln17', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30) [48]  (1.106 ns)

 <State 7>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln17', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30) [48]  (1.106 ns)

 <State 8>: 1.106ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln17', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:30) [48]  (1.106 ns)

 <State 9>: 1.755ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln18', ../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:30) [79]  (1.106 ns)
	blocking operation 0.649 ns on control path)

 <State 10>: 5.639ns
The critical path consists of the following:
	'shl' operation 5 bit ('shl_ln20', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [51]  (0.000 ns)
	'mul' operation 11 bit ('mul_ln20', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [53]  (1.900 ns)
	'mul' operation 7 bit ('mul_ln20_1', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [56]  (1.270 ns)
	'add' operation 7 bit ('add_ln20_5', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [87]  (1.042 ns)
	'getelementptr' operation 7 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_144', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [89]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_162', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8' [109]  (1.428 ns)

 <State 11>: 3.644ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_162', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8' [109]  (1.428 ns)
	'sparsemux' operation 16 bit ('tmp', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [112]  (0.478 ns)
	'sparsemux' operation 16 bit ('tmp_3', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [121]  (0.478 ns)
	'add' operation 17 bit ('add_ln20', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [137]  (1.260 ns)

 <State 12>: 6.797ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_198', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8' [166]  (1.428 ns)
	'sparsemux' operation 16 bit ('tmp_8', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [169]  (0.478 ns)
	'sparsemux' operation 16 bit ('tmp_10', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [178]  (0.478 ns)
	'add' operation 18 bit ('add_ln20_1', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) [180]  (0.000 ns)
	'add' operation 18 bit ('add_ln21', ../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30) [195]  (0.882 ns)
	'sub' operation 18 bit ('sub_ln21', ../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30) [197]  (1.286 ns)
	'sub' operation 16 bit ('sub_ln21_1', ../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30) [199]  (1.260 ns)
	'select' operation 16 bit ('select_ln21', ../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30) [201]  (0.355 ns)
	'store' operation ('store_ln20', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:30) of variable 'select_ln21', ../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:30 16 bit on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14' [209]  (0.629 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
