// Seed: 1806757330
module module_0 ();
  logic id_1;
  parameter id_2 = 1;
  localparam id_3 = 1;
  assign module_1.id_5 = 0;
  generate
    if (-1) wire id_4;
    assign id_1 = 1;
  endgenerate
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd18
) (
    input supply1 id_0,
    input uwire id_1,
    output wand id_2,
    output wand id_3,
    input tri0 id_4,
    input tri _id_5,
    input tri0 id_6,
    output wand id_7,
    output wand id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wire id_11,
    input wor id_12,
    input wire id_13,
    input tri0 id_14,
    input wire id_15,
    input wire id_16,
    input wor id_17,
    output wor id_18,
    output tri1 id_19
);
  tri0 id_21 = 1;
  module_0 modCall_1 ();
  assign id_8 = id_17;
  wire [-1  +  id_5 : 1] id_22 = id_0;
  parameter id_23 = -1;
  localparam id_24 = id_23;
endmodule
