<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - motor_dtf_antiwindup.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../motor_dtf_antiwindup.v" target="rtwreport_document_frame" id="linkToText_plain">motor_dtf_antiwindup.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: hdl_prj\hdlsrc\motor_dtf_antiwindup\motor_dtf_antiwindup.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2023-04-27 20:25:27</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 9.11 and HDL Coder 3.19</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">// -- Rate and Clocking Details</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// Model base rate: 0.001</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Target subsystem base rate: 1</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// </span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="16">   16   </a>
</span><span><a class="LN" name="17">   17   </a>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">// </span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">// Module: motor_dtf_antiwindup</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">// Source Path: motor_dtf_antiwindup</span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">// Hierarchy Level: 0</span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">// </span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">// Simulink model description for motor_dtf_antiwindup:</span>
</span><span><a class="LN" name="25">   25   </a><span class="CT">// </span>
</span><span><a class="LN" name="26">   26   </a><span class="CT">// Symmetric FIR Filter</span>
</span><span><a class="LN" name="27">   27   </a><span class="CT">// This example shows how to use HDL Coder(TM) to check, generate,</span>
</span><span><a class="LN" name="28">   28   </a><span class="CT">// and verify HDL for a fixed-point symmetric FIR filter. </span>
</span><span><a class="LN" name="29">   29   </a><span class="CT">// </span>
</span><span><a class="LN" name="30">   30   </a><span class="CT">// Simulink subsystem description for motor_dtf_antiwindup:</span>
</span><span><a class="LN" name="31">   31   </a><span class="CT">// </span>
</span><span><a class="LN" name="32">   32   </a><span class="CT">// Symmetric FIR Filter</span>
</span><span><a class="LN" name="33">   33   </a><span class="CT">// This example shows how to use HDL Coder(TM) to check, generate,</span>
</span><span><a class="LN" name="34">   34   </a><span class="CT">// and verify HDL for a fixed-point symmetric FIR filter. </span>
</span><span><a class="LN" name="35">   35   </a><span class="CT">// </span>
</span><span><a class="LN" name="36">   36   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="37">   37   </a>
</span><span><a class="LN" name="38">   38   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="39">   39   </a>
</span><span><a class="LN" name="40">   40   </a><span class="KW">module</span> motor_dtf_antiwindup;
</span><span><a class="LN" name="41">   41   </a>
</span><span><a class="LN" name="42">   42   </a>
</span><span><a class="LN" name="43">   43   </a>
</span><span><a class="LN" name="44">   44   </a>
</span><span><a class="LN" name="45">   45   </a>  <span class="CT">// All logic inside the DUT 'motor_dtf_antiwindup' was detected to be redundant by HDL Coder. Consider connecting </span>
</span><span><a class="LN" name="46">   46   </a>  <span class="CT">// output ports to the design in order to preserve logic for code generation</span>
</span><span><a class="LN" name="47">   47   </a>
</span><span><a class="LN" name="48">   48   </a>
</span><span><a class="LN" name="49">   49   </a><span class="KW">endmodule</span>  <span class="CT">// motor_dtf_antiwindup</span>
</span><span><a class="LN" name="50">   50   </a>
</span><span><a class="LN" name="51">   51   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>