Design a 4-bit Fibonacci or Prime number detector (0, 1, 2, 3, 5, 7, 8, 11, 13) using Verilog.
