<Results/membwl/dimm1/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b30
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7770.34 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7757.89 --|
|-- Mem Ch  2: Reads (MB/s):    61.49 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    33.49 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    61.49 --||-- NODE 1 Mem Read (MB/s) :  7770.34 --|
|-- NODE 0 Mem Write(MB/s) :    33.49 --||-- NODE 1 Mem Write(MB/s) :  7757.89 --|
|-- NODE 0 P. Write (T/s):      31143 --||-- NODE 1 P. Write (T/s):     101654 --|
|-- NODE 0 Memory (MB/s):       94.98 --||-- NODE 1 Memory (MB/s):    15528.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7831.83                --|
            |--                System Write Throughput(MB/s):       7791.39                --|
            |--               System Memory Throughput(MB/s):      15623.22                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c66
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     231 K       150 K  1416 K  1387 K     60 M     0    2160  
 1     181 K        18 K    14 M   145 M     61 M    12     591 K
-----------------------------------------------------------------------
 *     412 K       168 K    15 M   146 M    121 M    12     593 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.04        Core1: 174.44        
Core2: 35.83        Core3: 182.96        
Core4: 26.73        Core5: 175.84        
Core6: 35.71        Core7: 178.70        
Core8: 26.36        Core9: 80.25        
Core10: 36.29        Core11: 198.32        
Core12: 36.77        Core13: 172.76        
Core14: 37.64        Core15: 229.09        
Core16: 41.90        Core17: 169.00        
Core18: 46.40        Core19: 167.24        
Core20: 39.47        Core21: 228.05        
Core22: 38.28        Core23: 149.50        
Core24: 40.64        Core25: 188.43        
Core26: 18.61        Core27: 212.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 182.96
DDR read Latency(ns)
Socket0: 48304.02
Socket1: 189.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.39        Core1: 172.32        
Core2: 38.10        Core3: 180.51        
Core4: 41.29        Core5: 173.40        
Core6: 37.41        Core7: 183.17        
Core8: 35.37        Core9: 77.32        
Core10: 33.46        Core11: 197.96        
Core12: 42.54        Core13: 170.06        
Core14: 46.31        Core15: 220.18        
Core16: 37.04        Core17: 167.34        
Core18: 45.90        Core19: 162.57        
Core20: 41.84        Core21: 220.87        
Core22: 46.77        Core23: 149.09        
Core24: 41.85        Core25: 188.07        
Core26: 24.66        Core27: 208.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.34
Socket1: 180.10
DDR read Latency(ns)
Socket0: 54024.12
Socket1: 188.81
irq_total: 112542.230268084
cpu_total: 44.27
cpu_0: 1.99
cpu_1: 100.00
cpu_2: 2.53
cpu_3: 100.00
cpu_4: 2.13
cpu_5: 100.00
cpu_6: 2.13
cpu_7: 96.68
cpu_8: 0.93
cpu_9: 18.48
cpu_10: 0.80
cpu_11: 68.55
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 92.22
cpu_16: 0.47
cpu_17: 100.00
cpu_18: 0.86
cpu_19: 100.00
cpu_20: 0.53
cpu_21: 93.09
cpu_22: 0.80
cpu_23: 100.00
cpu_24: 1.13
cpu_25: 87.43
cpu_26: 1.80
cpu_27: 65.76
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 452769
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 402024
Total_rx_packets: 854793
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 4004031914
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3606751533
Total_rx_bytes: 7610783447
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 452759
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 402039
Total_rx_packets_phy: 854798
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 66857
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 80055
Total_tx_packets_phy: 146912
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 27804
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 29950
Total_tx_packets: 57754
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 1835090
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 1976772
Total_tx_bytes: 3811862
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 4028939557
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3624012851
Total_rx_bytes_phy: 7652952408
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4445710
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5303273
Total_tx_bytes_phy: 9748983


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.11        Core1: 171.66        
Core2: 49.95        Core3: 181.69        
Core4: 41.42        Core5: 172.29        
Core6: 37.42        Core7: 182.45        
Core8: 27.63        Core9: 77.88        
Core10: 35.84        Core11: 197.54        
Core12: 31.45        Core13: 169.46        
Core14: 16.93        Core15: 216.33        
Core16: 39.86        Core17: 166.81        
Core18: 30.12        Core19: 162.20        
Core20: 45.11        Core21: 218.04        
Core22: 42.21        Core23: 148.29        
Core24: 41.09        Core25: 187.18        
Core26: 35.67        Core27: 205.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.06
Socket1: 178.94
DDR read Latency(ns)
Socket0: 50262.03
Socket1: 189.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.43        Core1: 171.53        
Core2: 38.99        Core3: 183.77        
Core4: 40.83        Core5: 172.01        
Core6: 39.35        Core7: 182.77        
Core8: 38.24        Core9: 77.55        
Core10: 38.00        Core11: 197.43        
Core12: 32.92        Core13: 168.73        
Core14: 25.23        Core15: 216.52        
Core16: 31.42        Core17: 166.75        
Core18: 34.37        Core19: 163.66        
Core20: 33.63        Core21: 217.42        
Core22: 41.71        Core23: 148.15        
Core24: 38.84        Core25: 186.76        
Core26: 37.63        Core27: 202.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.24
Socket1: 178.94
DDR read Latency(ns)
Socket0: 51331.09
Socket1: 189.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.86        Core1: 172.06        
Core2: 36.43        Core3: 183.13        
Core4: 33.72        Core5: 172.92        
Core6: 38.96        Core7: 181.79        
Core8: 39.32        Core9: 76.57        
Core10: 39.82        Core11: 195.89        
Core12: 37.38        Core13: 169.78        
Core14: 35.55        Core15: 220.45        
Core16: 39.00        Core17: 166.90        
Core18: 36.41        Core19: 163.04        
Core20: 43.67        Core21: 221.55        
Core22: 42.04        Core23: 148.67        
Core24: 40.42        Core25: 187.14        
Core26: 40.24        Core27: 206.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.28
Socket1: 179.76
DDR read Latency(ns)
Socket0: 51930.72
Socket1: 188.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.18        Core1: 171.90        
Core2: 37.15        Core3: 182.65        
Core4: 31.01        Core5: 172.40        
Core6: 35.31        Core7: 181.96        
Core8: 40.47        Core9: 79.98        
Core10: 39.85        Core11: 196.23        
Core12: 41.21        Core13: 169.37        
Core14: 42.26        Core15: 218.18        
Core16: 42.16        Core17: 167.13        
Core18: 29.65        Core19: 163.10        
Core20: 40.71        Core21: 218.41        
Core22: 35.07        Core23: 147.95        
Core24: 35.70        Core25: 187.32        
Core26: 18.67        Core27: 206.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.58
Socket1: 179.25
DDR read Latency(ns)
Socket0: 50335.76
Socket1: 189.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20175
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6014 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14435434570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14435449522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217735143; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217735143; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7217858951; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7217858951; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014872996; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4348116; Consumed Joules: 265.39; Watts: 44.13; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 686082; Consumed DRAM Joules: 10.50; DRAM Watts: 1.75
S1P0; QPIClocks: 14435525794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14435532166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217880873; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217880873; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217778384; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217778384; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015127380; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7206531; Consumed Joules: 439.85; Watts: 73.14; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1701604; Consumed DRAM Joules: 26.03; DRAM Watts: 4.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5006
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.90   0.02    0.68     127 K    835 K    0.85    0.16    0.00    0.01     3024        4        1     68
   1    1     0.05   0.04   1.20    1.20      37 M     42 M    0.13    0.20    0.07    0.08     3136     3107       15     56
   2    0     0.00   0.38   0.01    0.60      39 K    355 K    0.89    0.18    0.00    0.01     2408        4        1     66
   3    1     0.06   0.05   1.20    1.20      36 M     42 M    0.13    0.20    0.06    0.07     1792     1354       17     56
   4    0     0.01   0.74   0.01    0.96      40 K    341 K    0.88    0.51    0.00    0.00     2520       12        0     67
   5    1     0.02   0.02   1.20    1.20      40 M     46 M    0.11    0.19    0.19    0.21     5488     3640        2     56
   6    0     0.03   0.98   0.03    1.04      72 K    557 K    0.87    0.56    0.00    0.00     4592       24        0     67
   7    1     0.07   0.06   1.20    1.20      34 M     41 M    0.15    0.22    0.05    0.06     1512     1412       41     56
   8    0     0.04   1.51   0.03    0.95      61 K    517 K    0.88    0.52    0.00    0.00     4984       10        1     66
   9    1     0.06   0.38   0.17    0.62    1605 K   3228 K    0.50    0.41    0.00    0.00       56       37       10     56
  10    0     0.00   0.57   0.01    0.60      23 K    220 K    0.89    0.35    0.00    0.01      504        5        0     65
  11    1     0.07   0.08   0.80    1.20      17 M     22 M    0.22    0.28    0.03    0.03      896     1070        8     55
  12    0     0.00   0.40   0.01    0.60      75 K    662 K    0.89    0.16    0.00    0.02      448        4        1     66
  13    1     0.02   0.02   1.20    1.20      39 M     45 M    0.13    0.20    0.16    0.18     3472     3164        4     55
  14    0     0.00   0.36   0.01    0.60     144 K   1222 K    0.88    0.10    0.00    0.03     1064        7        1     67
  15    1     0.03   0.02   1.16    1.20      34 M     40 M    0.16    0.19    0.12    0.14      840     2158        2     55
  16    0     0.00   0.42   0.01    0.60      49 K    407 K    0.88    0.19    0.00    0.01      952        4        1     67
  17    1     0.05   0.04   1.20    1.20      36 M     43 M    0.16    0.23    0.07    0.09     3248     2560       11     55
  18    0     0.02   1.55   0.01    0.77      50 K    388 K    0.87    0.39    0.00    0.00     1456        5        1     67
  19    1     0.04   0.03   1.20    1.20      37 M     43 M    0.14    0.22    0.09    0.11     3584     2670        8     57
  20    0     0.00   0.43   0.01    0.60      23 K    217 K    0.89    0.28    0.00    0.01      840        1        1     67
  21    1     0.03   0.03   1.17    1.20      33 M     40 M    0.17    0.20    0.10    0.12     1568     2292        1     56
  22    0     0.01   1.25   0.01    0.69      42 K    246 K    0.83    0.34    0.00    0.00     1232        3        1     68
  23    1     0.11   0.10   1.20    1.20      32 M     39 M    0.19    0.25    0.03    0.03     3528     2313       29     56
  24    0     0.00   0.57   0.01    0.60      43 K    229 K    0.81    0.27    0.00    0.01     1512        7        1     68
  25    1     0.03   0.03   1.10    1.20      35 M     41 M    0.14    0.19    0.12    0.14      896     1788        4     56
  26    0     0.00   0.33   0.00    0.60      13 K    136 K    0.90    0.20    0.00    0.01     1232        3        0     67
  27    1     0.07   0.08   0.84    1.20      18 M     23 M    0.23    0.34    0.03    0.03     1288     1146        3     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.92   0.01    0.75     807 K   6339 K    0.87    0.32    0.00    0.00    26768       93       10     59
 SKT    1     0.05   0.05   1.06    1.19     435 M    516 M    0.16    0.22    0.06    0.07    31304    28711      155     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.18     436 M    522 M    0.16    0.22    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8831 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.34 %

 C1 core residency: 8.13 %; C3 core residency: 0.24 %; C6 core residency: 46.29 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.45 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   17%    17%   
 SKT    1     6084 M   6054 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   45 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.29     0.16     224.23       8.89         200.16
 SKT   1    39.32    39.41     374.02      21.94         412.29
---------------------------------------------------------------------------------------------------------------
       *    39.61    39.57     598.25      30.83         412.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51de
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7701.95 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7831.90 --|
|-- Mem Ch  2: Reads (MB/s):    63.69 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    31.40 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    63.69 --||-- NODE 1 Mem Read (MB/s) :  7701.95 --|
|-- NODE 0 Mem Write(MB/s) :    31.40 --||-- NODE 1 Mem Write(MB/s) :  7831.90 --|
|-- NODE 0 P. Write (T/s):      31135 --||-- NODE 1 P. Write (T/s):     103922 --|
|-- NODE 0 Memory (MB/s):       95.10 --||-- NODE 1 Memory (MB/s):    15533.86 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7765.64                --|
            |--                System Write Throughput(MB/s):       7863.31                --|
            |--               System Memory Throughput(MB/s):      15628.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5314
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     256 K        51 K  3161 K  1917 K     66 M   144     660  
 1     157 K        12 K    17 M   145 M     56 M    12     564 K
-----------------------------------------------------------------------
 *     413 K        63 K    20 M   146 M    122 M   156     565 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.47        Core1: 167.93        
Core2: 17.65        Core3: 185.06        
Core4: 27.72        Core5: 178.41        
Core6: 32.09        Core7: 182.37        
Core8: 29.57        Core9: 54.21        
Core10: 30.55        Core11: 255.16        
Core12: 31.97        Core13: 183.15        
Core14: 31.21        Core15: 200.35        
Core16: 36.35        Core17: 173.36        
Core18: 33.96        Core19: 161.47        
Core20: 31.97        Core21: 261.79        
Core22: 21.73        Core23: 159.24        
Core24: 29.10        Core25: 181.29        
Core26: 29.47        Core27: 243.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.32
Socket1: 192.76
DDR read Latency(ns)
Socket0: 41136.36
Socket1: 194.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.61        Core1: 169.28        
Core2: 15.89        Core3: 184.82        
Core4: 30.53        Core5: 176.83        
Core6: 31.75        Core7: 182.23        
Core8: 29.15        Core9: 51.64        
Core10: 30.35        Core11: 253.65        
Core12: 31.25        Core13: 182.76        
Core14: 30.29        Core15: 205.13        
Core16: 31.54        Core17: 170.06        
Core18: 27.59        Core19: 158.85        
Core20: 26.82        Core21: 262.05        
Core22: 30.65        Core23: 157.27        
Core24: 29.41        Core25: 181.07        
Core26: 28.62        Core27: 241.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 192.36
DDR read Latency(ns)
Socket0: 42867.16
Socket1: 197.16
irq_total: 132779.773783306
cpu_total: 44.82
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 1.73
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 88.02
cpu_8: 1.26
cpu_9: 3.39
cpu_10: 0.60
cpu_11: 79.31
cpu_12: 1.80
cpu_13: 100.00
cpu_14: 1.66
cpu_15: 99.40
cpu_16: 1.13
cpu_17: 100.00
cpu_18: 0.67
cpu_19: 100.00
cpu_20: 0.93
cpu_21: 85.76
cpu_22: 1.00
cpu_23: 100.00
cpu_24: 2.00
cpu_25: 98.34
cpu_26: 1.26
cpu_27: 83.43
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3747070931
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3914850104
Total_rx_bytes: 7661921035
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3770497091
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3936822730
Total_rx_bytes_phy: 7707319821
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3954847
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5833562
Total_tx_bytes_phy: 9788409
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 1634502
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2312368
Total_tx_bytes: 3946870
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 423769
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 437869
Total_rx_packets: 861638
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 423776
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 437880
Total_rx_packets_phy: 861656
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 59472
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 87863
Total_tx_packets_phy: 147335
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 24765
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 35034
Total_tx_packets: 59799


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.29        Core1: 169.46        
Core2: 35.15        Core3: 185.39        
Core4: 32.81        Core5: 177.79        
Core6: 32.03        Core7: 181.73        
Core8: 36.49        Core9: 52.51        
Core10: 32.30        Core11: 252.69        
Core12: 36.60        Core13: 182.88        
Core14: 22.66        Core15: 202.89        
Core16: 31.78        Core17: 168.57        
Core18: 33.91        Core19: 157.45        
Core20: 32.27        Core21: 264.02        
Core22: 36.20        Core23: 159.55        
Core24: 41.77        Core25: 181.21        
Core26: 40.23        Core27: 242.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.78
Socket1: 192.36
DDR read Latency(ns)
Socket0: 42732.28
Socket1: 197.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.92        Core1: 169.78        
Core2: 19.36        Core3: 185.21        
Core4: 16.89        Core5: 179.74        
Core6: 33.50        Core7: 181.60        
Core8: 33.01        Core9: 53.87        
Core10: 28.46        Core11: 252.85        
Core12: 27.60        Core13: 182.80        
Core14: 30.71        Core15: 203.73        
Core16: 30.84        Core17: 172.15        
Core18: 32.67        Core19: 156.74        
Core20: 29.72        Core21: 262.52        
Core22: 35.22        Core23: 156.82        
Core24: 29.73        Core25: 181.91        
Core26: 31.74        Core27: 244.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.02
Socket1: 192.77
DDR read Latency(ns)
Socket0: 41675.76
Socket1: 195.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.79        Core1: 168.88        
Core2: 33.75        Core3: 185.20        
Core4: 18.09        Core5: 178.20        
Core6: 31.41        Core7: 182.61        
Core8: 30.01        Core9: 63.92        
Core10: 33.80        Core11: 255.95        
Core12: 31.49        Core13: 182.75        
Core14: 30.73        Core15: 203.88        
Core16: 30.95        Core17: 169.84        
Core18: 26.11        Core19: 161.14        
Core20: 34.00        Core21: 261.95        
Core22: 37.02        Core23: 156.52        
Core24: 28.63        Core25: 181.36        
Core26: 16.45        Core27: 240.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.58
Socket1: 192.46
DDR read Latency(ns)
Socket0: 40363.06
Socket1: 194.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.40        Core1: 170.12        
Core2: 28.82        Core3: 185.22        
Core4: 28.37        Core5: 176.92        
Core6: 32.26        Core7: 182.34        
Core8: 32.90        Core9: 52.35        
Core10: 34.51        Core11: 251.19        
Core12: 34.17        Core13: 182.88        
Core14: 32.98        Core15: 206.67        
Core16: 31.13        Core17: 168.67        
Core18: 22.39        Core19: 161.06        
Core20: 32.23        Core21: 262.92        
Core22: 29.46        Core23: 159.51        
Core24: 28.94        Core25: 181.59        
Core26: 16.38        Core27: 239.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.46
Socket1: 192.52
DDR read Latency(ns)
Socket0: 41911.59
Socket1: 195.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21885
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6018 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14456339834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14456350194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7228179040; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7228179040; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7228313568; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7228313568; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6023527267; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4356154; Consumed Joules: 265.88; Watts: 44.18; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 688981; Consumed DRAM Joules: 10.54; DRAM Watts: 1.75
S1P0; QPIClocks: 14456301362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14456316218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7228260271; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7228260271; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7228169903; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7228169903; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6022860116; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7305195; Consumed Joules: 445.87; Watts: 74.09; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1709768; Consumed DRAM Joules: 26.16; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 56b3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   1.38   0.04    0.92     161 K   1100 K    0.85    0.39    0.00    0.00     7728       17        2     69
   1    1     0.06   0.05   1.20    1.20      34 M     40 M    0.15    0.25    0.06    0.07     2240     2947        8     56
   2    0     0.00   0.55   0.01    0.60      41 K    438 K    0.90    0.23    0.00    0.01      392        1        1     67
   3    1     0.03   0.02   1.20    1.20      37 M     42 M    0.13    0.18    0.15    0.17     2744     2624       10     55
   4    0     0.00   0.50   0.01    0.60      29 K    264 K    0.89    0.28    0.00    0.01      560        2        0     68
   5    1     0.04   0.03   1.20    1.20      36 M     41 M    0.13    0.22    0.09    0.11     2856     2918        9     56
   6    0     0.00   0.58   0.01    0.60      27 K    230 K    0.88    0.30    0.00    0.01      672       18        1     68
   7    1     0.03   0.02   1.20    1.20      37 M     42 M    0.13    0.20    0.13    0.14     2184     2776       14     55
   8    0     0.00   0.58   0.01    0.60      26 K    221 K    0.88    0.31    0.00    0.01      504        1        0     68
   9    1     0.01   0.26   0.06    0.64     286 K   1411 K    0.80    0.06    0.00    0.01      168        7        2     56
  10    0     0.01   1.53   0.01    0.73      29 K    215 K    0.86    0.35    0.00    0.00     2632        6        1     66
  11    1     0.04   0.03   1.16    1.20      28 M     34 M    0.17    0.24    0.08    0.09     2240     4090        3     54
  12    0     0.00   0.62   0.01    0.60      32 K    195 K    0.83    0.27    0.00    0.01     1568        4        0     68
  13    1     0.02   0.02   1.20    1.20      38 M     43 M    0.13    0.19    0.17    0.19     2744     2947        7     54
  14    0     0.00   0.48   0.00    0.60      20 K    163 K    0.88    0.21    0.00    0.01      560        1        0     68
  15    1     0.08   0.07   1.20    1.20      31 M     38 M    0.18    0.21    0.04    0.05     2128     3394       95     55
  16    0     0.00   0.29   0.00    0.60      10 K    132 K    0.92    0.20    0.00    0.01      672        1        0     68
  17    1     0.05   0.05   1.20    1.20      34 M     39 M    0.14    0.26    0.06    0.07     2408     2495       59     55
  18    0     0.00   0.31   0.00    0.60      22 K    255 K    0.91    0.14    0.00    0.02      336        1        0     68
  19    1     0.08   0.07   1.20    1.20      30 M     36 M    0.17    0.32    0.04    0.05     2800     2101       34     56
  20    0     0.01   0.40   0.01    0.60     143 K   1407 K    0.90    0.08    0.00    0.03      560       12        1     68
  21    1     0.03   0.03   1.15    1.20      27 M     33 M    0.18    0.23    0.09    0.10     2688     4136        1     55
  22    0     0.00   0.38   0.01    0.60      75 K    840 K    0.91    0.07    0.00    0.03      392        4        0     68
  23    1     0.09   0.08   1.20    1.20      31 M     37 M    0.17    0.29    0.03    0.04     2464     2299       77     56
  24    0     0.00   0.40   0.01    0.60      99 K   1005 K    0.90    0.07    0.00    0.03      448        7        1     69
  25    1     0.03   0.03   1.20    1.20      36 M     42 M    0.14    0.20    0.11    0.12     2240     2335        3     55
  26    0     0.06   1.24   0.04    1.11     115 K    955 K    0.88    0.54    0.00    0.00     7392       20        2     68
  27    1     0.05   0.04   1.17    1.20      28 M     35 M    0.19    0.22    0.06    0.07     1736     3695        2     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.94   0.01    0.76     835 K   7426 K    0.89    0.28    0.00    0.00    24416       95        9     60
 SKT    1     0.05   0.04   1.11    1.20     432 M    511 M    0.15    0.23    0.07    0.08    31640    38764      324     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.56    1.19     433 M    518 M    0.16    0.23    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8033 M ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.15 %

 C1 core residency: 5.86 %; C3 core residency: 0.78 %; C6 core residency: 46.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.28 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1     6120 M   6066 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   47 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.33     0.16     221.78       8.80         196.34
 SKT   1    38.07    39.38     372.43      21.80         428.67
---------------------------------------------------------------------------------------------------------------
       *    38.40    39.55     594.21      30.60         428.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 588b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7823.64 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7728.61 --|
|-- Mem Ch  2: Reads (MB/s):    66.74 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    35.37 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    66.74 --||-- NODE 1 Mem Read (MB/s) :  7823.64 --|
|-- NODE 0 Mem Write(MB/s) :    35.37 --||-- NODE 1 Mem Write(MB/s) :  7728.61 --|
|-- NODE 0 P. Write (T/s):      31138 --||-- NODE 1 P. Write (T/s):      95003 --|
|-- NODE 0 Memory (MB/s):      102.12 --||-- NODE 1 Memory (MB/s):    15552.25 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7890.39                --|
            |--                System Write Throughput(MB/s):       7763.99                --|
            |--               System Memory Throughput(MB/s):      15654.37                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 59c1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     288 K       125 K  1998 K  2469 K     57 M    36      36  
 1     193 K        15 K    17 M   148 M     62 M     0     509 K
-----------------------------------------------------------------------
 *     482 K       141 K    19 M   151 M    119 M    36     510 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.41        Core1: 172.04        
Core2: 40.08        Core3: 180.32        
Core4: 36.92        Core5: 154.97        
Core6: 42.49        Core7: 203.26        
Core8: 32.62        Core9: 79.94        
Core10: 38.23        Core11: 190.75        
Core12: 37.67        Core13: 171.35        
Core14: 34.92        Core15: 180.17        
Core16: 45.10        Core17: 168.48        
Core18: 40.11        Core19: 165.60        
Core20: 43.60        Core21: 220.33        
Core22: 24.08        Core23: 166.30        
Core24: 35.85        Core25: 188.42        
Core26: 40.29        Core27: 191.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.11
Socket1: 179.15
DDR read Latency(ns)
Socket0: 39928.29
Socket1: 191.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.92        Core1: 171.91        
Core2: 33.24        Core3: 179.78        
Core4: 31.61        Core5: 171.44        
Core6: 34.18        Core7: 210.25        
Core8: 40.66        Core9: 80.84        
Core10: 36.22        Core11: 197.84        
Core12: 38.51        Core13: 170.84        
Core14: 42.35        Core15: 186.51        
Core16: 41.61        Core17: 163.75        
Core18: 40.04        Core19: 163.81        
Core20: 40.94        Core21: 213.87        
Core22: 38.27        Core23: 165.65        
Core24: 17.74        Core25: 189.19        
Core26: 37.64        Core27: 190.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.84
Socket1: 180.61
DDR read Latency(ns)
Socket0: 40412.72
Socket1: 194.58
irq_total: 106252.2704475
cpu_total: 43.61
cpu_0: 2.26
cpu_1: 100.00
cpu_2: 1.66
cpu_3: 100.00
cpu_4: 0.73
cpu_5: 100.00
cpu_6: 0.80
cpu_7: 65.69
cpu_8: 0.73
cpu_9: 8.91
cpu_10: 0.60
cpu_11: 84.97
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 0.40
cpu_15: 92.15
cpu_16: 0.40
cpu_17: 100.00
cpu_18: 1.00
cpu_19: 100.00
cpu_20: 0.33
cpu_21: 99.27
cpu_22: 4.39
cpu_23: 100.00
cpu_24: 1.26
cpu_25: 72.14
cpu_26: 1.20
cpu_27: 81.52
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 4081267945
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3484886204
Total_rx_bytes: 7566154149
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4372471
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5524574
Total_tx_bytes_phy: 9897045
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 26809
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 33406
Total_tx_packets: 60215
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 4105807444
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3497180319
Total_rx_bytes_phy: 7602987763
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 461393
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 387866
Total_rx_packets: 849259
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 1769400
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2204835
Total_tx_bytes: 3974235
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 65806
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 83189
Total_tx_packets_phy: 148995
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 461386
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 387868
Total_rx_packets_phy: 849254


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.61        Core1: 170.53        
Core2: 36.88        Core3: 179.78        
Core4: 31.63        Core5: 170.85        
Core6: 47.33        Core7: 200.39        
Core8: 27.06        Core9: 82.67        
Core10: 37.52        Core11: 197.64        
Core12: 35.14        Core13: 169.90        
Core14: 36.48        Core15: 187.76        
Core16: 34.34        Core17: 169.08        
Core18: 39.05        Core19: 164.11        
Core20: 36.50        Core21: 219.24        
Core22: 17.01        Core23: 165.68        
Core24: 22.30        Core25: 187.51        
Core26: 32.67        Core27: 189.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.40
Socket1: 180.53
DDR read Latency(ns)
Socket0: 41370.32
Socket1: 194.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.07        Core1: 171.06        
Core2: 44.51        Core3: 179.50        
Core4: 42.23        Core5: 171.16        
Core6: 39.64        Core7: 204.74        
Core8: 41.62        Core9: 78.04        
Core10: 41.80        Core11: 197.66        
Core12: 43.70        Core13: 170.21        
Core14: 45.37        Core15: 186.56        
Core16: 46.33        Core17: 165.41        
Core18: 36.66        Core19: 164.17        
Core20: 46.66        Core21: 218.38        
Core22: 25.51        Core23: 165.21        
Core24: 39.37        Core25: 188.02        
Core26: 38.30        Core27: 189.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.23
Socket1: 180.38
DDR read Latency(ns)
Socket0: 43675.91
Socket1: 193.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.88        Core1: 171.55        
Core2: 35.59        Core3: 178.89        
Core4: 34.21        Core5: 170.06        
Core6: 40.26        Core7: 205.12        
Core8: 39.36        Core9: 80.07        
Core10: 43.45        Core11: 196.71        
Core12: 38.03        Core13: 170.16        
Core14: 42.45        Core15: 185.90        
Core16: 39.59        Core17: 165.84        
Core18: 38.73        Core19: 164.32        
Core20: 42.30        Core21: 213.64        
Core22: 18.17        Core23: 165.30        
Core24: 33.09        Core25: 191.88        
Core26: 31.84        Core27: 189.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 180.13
DDR read Latency(ns)
Socket0: 41893.97
Socket1: 194.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.05        Core1: 171.43        
Core2: 40.94        Core3: 179.78        
Core4: 35.56        Core5: 170.78        
Core6: 40.02        Core7: 202.07        
Core8: 42.81        Core9: 80.20        
Core10: 35.97        Core11: 197.51        
Core12: 40.59        Core13: 170.41        
Core14: 43.00        Core15: 187.55        
Core16: 41.82        Core17: 168.39        
Core18: 40.32        Core19: 164.60        
Core20: 18.52        Core21: 217.36        
Core22: 25.11        Core23: 165.54        
Core24: 31.36        Core25: 189.06        
Core26: 33.16        Core27: 189.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.04
Socket1: 180.70
DDR read Latency(ns)
Socket0: 41972.35
Socket1: 194.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23597
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422965794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422977582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211494634; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211494634; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211610149; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211610149; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009683219; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4362351; Consumed Joules: 266.26; Watts: 44.32; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 694238; Consumed DRAM Joules: 10.62; DRAM Watts: 1.77
S1P0; QPIClocks: 14423060370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423066006; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211651184; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211651184; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211552083; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211552083; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008551841; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7219867; Consumed Joules: 440.67; Watts: 73.35; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1699984; Consumed DRAM Joules: 26.01; DRAM Watts: 4.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 607e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.42   0.02    0.60     160 K   1002 K    0.84    0.17    0.00    0.01     2128       10        3     69
   1    1     0.06   0.05   1.20    1.20      36 M     43 M    0.14    0.23    0.06    0.07     4592     3166       11     56
   2    0     0.02   0.94   0.02    0.73     110 K    934 K    0.88    0.34    0.00    0.01     1064        7        1     67
   3    1     0.05   0.04   1.20    1.20      38 M     45 M    0.14    0.20    0.08    0.10     1568     1550        5     55
   4    0     0.01   0.60   0.01    0.70      80 K    384 K    0.79    0.29    0.00    0.01     1904        5        2     69
   5    1     0.12   0.10   1.20    1.20      29 M     36 M    0.19    0.19    0.02    0.03     3080     2043        9     56
   6    0     0.01   0.60   0.01    0.76      35 K    349 K    0.90    0.35    0.00    0.01      616        3        0     68
   7    1     0.10   0.11   0.86    1.20      17 M     23 M    0.27    0.33    0.02    0.02     1120      975       56     55
   8    0     0.01   0.44   0.01    0.61     147 K    604 K    0.76    0.33    0.00    0.01     6048       37        4     67
   9    1     0.03   0.33   0.09    0.63     811 K   1915 K    0.58    0.23    0.00    0.01        0       24        5     56
  10    0     0.02   0.91   0.02    0.97      74 K    552 K    0.86    0.50    0.00    0.00     2688       15        0     67
  11    1     0.03   0.03   1.05    1.20      34 M     41 M    0.16    0.17    0.11    0.13      112       51        2     55
  12    0     0.03   1.28   0.03    0.87      81 K    587 K    0.86    0.51    0.00    0.00     2968       17        1     68
  13    1     0.03   0.02   1.20    1.20      40 M     47 M    0.13    0.19    0.14    0.16     4928     3199        3     54
  14    0     0.05   1.31   0.03    0.89      71 K    746 K    0.90    0.52    0.00    0.00     1456       12        0     68
  15    1     0.06   0.05   1.14    1.20      35 M     42 M    0.16    0.20    0.06    0.08      616       48       51     54
  16    0     0.01   0.69   0.01    0.68      86 K    488 K    0.82    0.39    0.00    0.01     1456        7        4     68
  17    1     0.05   0.04   1.20    1.20      38 M     45 M    0.15    0.24    0.08    0.10     3584     3127       11     55
  18    0     0.05   1.13   0.04    1.07     105 K    817 K    0.87    0.55    0.00    0.00     4368       19        1     69
  19    1     0.03   0.03   1.20    1.20      40 M     46 M    0.14    0.20    0.13    0.15     3248     2546        3     56
  20    0     0.01   0.63   0.01    0.65      55 K    375 K    0.85    0.37    0.00    0.01      952        7        0     69
  21    1     0.07   0.06   1.20    1.20      32 M     39 M    0.18    0.23    0.04    0.05     1568     2054        3     55
  22    0     0.00   0.55   0.01    0.60      38 K    313 K    0.88    0.37    0.00    0.01      616        2        1     69
  23    1     0.03   0.02   1.20    1.20      39 M     46 M    0.14    0.19    0.13    0.15     4760     2594        4     55
  24    0     0.03   1.30   0.02    0.85      80 K    489 K    0.84    0.47    0.00    0.00     1904        9        2     70
  25    1     0.13   0.13   0.97    1.20      18 M     24 M    0.27    0.38    0.01    0.02      784      863       14     56
  26    0     0.01   0.44   0.01    0.60     138 K   1025 K    0.86    0.11    0.00    0.02     1064       15        2     68
  27    1     0.03   0.03   1.01    1.20      32 M     37 M    0.15    0.19    0.11    0.13     1568     1796        1     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.94   0.02    0.79    1267 K   8672 K    0.85    0.39    0.00    0.00    29232      165       20     60
 SKT    1     0.06   0.06   1.05    1.19     435 M    522 M    0.17    0.22    0.05    0.06    31528    24036      178     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.53    1.18     437 M    530 M    0.18    0.22    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  150 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.18 %

 C1 core residency: 8.69 %; C3 core residency: 0.36 %; C6 core residency: 45.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.75 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.94 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   16%    16%   
 SKT    1     6020 M   5987 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.37     0.24     221.25       8.81         206.63
 SKT   1    39.04    38.77     369.41      21.67         412.73
---------------------------------------------------------------------------------------------------------------
       *    39.41    39.01     590.67      30.48         412.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6315
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7614.11 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7866.69 --|
|-- Mem Ch  2: Reads (MB/s):    54.96 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    28.21 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    54.96 --||-- NODE 1 Mem Read (MB/s) :  7614.11 --|
|-- NODE 0 Mem Write(MB/s) :    28.21 --||-- NODE 1 Mem Write(MB/s) :  7866.69 --|
|-- NODE 0 P. Write (T/s):      31124 --||-- NODE 1 P. Write (T/s):     104181 --|
|-- NODE 0 Memory (MB/s):       83.17 --||-- NODE 1 Memory (MB/s):    15480.80 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7669.07                --|
            |--                System Write Throughput(MB/s):       7894.90                --|
            |--               System Memory Throughput(MB/s):      15563.97                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 644b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     220 K      9636      10 M  2764 K     65 M     0     552  
 1     155 K      7824      16 M   143 M     57 M     0     556 K
-----------------------------------------------------------------------
 *     376 K        17 K    27 M   146 M    123 M     0     557 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.45        Core1: 179.14        
Core2: 34.49        Core3: 185.71        
Core4: 34.59        Core5: 179.19        
Core6: 27.17        Core7: 206.88        
Core8: 39.07        Core9: 75.38        
Core10: 36.00        Core11: 182.94        
Core12: 29.13        Core13: 185.55        
Core14: 33.72        Core15: 268.49        
Core16: 17.14        Core17: 186.90        
Core18: 15.87        Core19: 160.85        
Core20: 27.39        Core21: 180.63        
Core22: 30.44        Core23: 177.54        
Core24: 32.66        Core25: 256.03        
Core26: 33.58        Core27: 272.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.71
Socket1: 199.38
DDR read Latency(ns)
Socket0: 48410.55
Socket1: 187.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.25        Core1: 181.07        
Core2: 33.91        Core3: 185.12        
Core4: 30.72        Core5: 179.48        
Core6: 25.99        Core7: 213.50        
Core8: 35.58        Core9: 82.02        
Core10: 36.76        Core11: 182.58        
Core12: 37.19        Core13: 185.47        
Core14: 15.93        Core15: 267.40        
Core16: 31.65        Core17: 186.88        
Core18: 18.75        Core19: 161.63        
Core20: 30.69        Core21: 180.92        
Core22: 28.28        Core23: 178.06        
Core24: 33.03        Core25: 247.40        
Core26: 31.21        Core27: 270.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.71
Socket1: 199.17
DDR read Latency(ns)
Socket0: 47328.16
Socket1: 191.36
irq_total: 124685.183466686
cpu_total: 46.86
cpu_0: 2.06
cpu_1: 100.00
cpu_2: 1.00
cpu_3: 100.00
cpu_4: 0.73
cpu_5: 100.00
cpu_6: 0.66
cpu_7: 98.54
cpu_8: 0.60
cpu_9: 7.38
cpu_10: 0.73
cpu_11: 99.93
cpu_12: 0.73
cpu_13: 100.00
cpu_14: 2.46
cpu_15: 97.54
cpu_16: 1.20
cpu_17: 100.00
cpu_18: 2.46
cpu_19: 100.00
cpu_20: 1.26
cpu_21: 100.00
cpu_22: 1.20
cpu_23: 100.00
cpu_24: 1.20
cpu_25: 96.28
cpu_26: 0.93
cpu_27: 95.21
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 57866
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 92369
Total_tx_packets_phy: 150235
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 24072
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 38258
Total_tx_packets: 62330
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 1588814
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2525371
Total_tx_bytes: 4114185
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3640077170
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4143869316
Total_rx_bytes_phy: 7783946486
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 409070
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 462307
Total_rx_packets: 871377
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3617021943
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4117873151
Total_rx_bytes: 7734895094
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3847913
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6141524
Total_tx_bytes_phy: 9989437
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 409087
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 462298
Total_rx_packets_phy: 871385


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.50        Core1: 181.00        
Core2: 34.31        Core3: 186.53        
Core4: 29.25        Core5: 178.96        
Core6: 21.50        Core7: 217.00        
Core8: 30.05        Core9: 78.93        
Core10: 23.68        Core11: 183.44        
Core12: 28.93        Core13: 185.39        
Core14: 29.14        Core15: 262.43        
Core16: 31.49        Core17: 186.84        
Core18: 16.51        Core19: 161.31        
Core20: 33.60        Core21: 181.28        
Core22: 27.17        Core23: 178.11        
Core24: 32.71        Core25: 252.30        
Core26: 29.89        Core27: 272.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.82
Socket1: 199.77
DDR read Latency(ns)
Socket0: 49244.76
Socket1: 192.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.67        Core1: 182.01        
Core2: 25.90        Core3: 186.51        
Core4: 30.63        Core5: 169.71        
Core6: 31.92        Core7: 221.85        
Core8: 35.81        Core9: 81.84        
Core10: 38.46        Core11: 183.96        
Core12: 30.09        Core13: 186.58        
Core14: 15.58        Core15: 268.50        
Core16: 28.75        Core17: 187.30        
Core18: 20.73        Core19: 163.41        
Core20: 28.76        Core21: 181.30        
Core22: 27.60        Core23: 178.74        
Core24: 33.27        Core25: 250.13        
Core26: 32.88        Core27: 270.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.38
Socket1: 200.33
DDR read Latency(ns)
Socket0: 46903.89
Socket1: 189.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.56        Core1: 180.67        
Core2: 20.41        Core3: 185.33        
Core4: 28.97        Core5: 178.66        
Core6: 28.71        Core7: 213.84        
Core8: 26.98        Core9: 75.01        
Core10: 30.53        Core11: 182.33        
Core12: 33.47        Core13: 185.18        
Core14: 20.05        Core15: 266.24        
Core16: 38.78        Core17: 186.41        
Core18: 39.44        Core19: 160.55        
Core20: 36.16        Core21: 180.80        
Core22: 40.28        Core23: 174.80        
Core24: 33.53        Core25: 250.62        
Core26: 32.42        Core27: 270.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.22
Socket1: 198.82
DDR read Latency(ns)
Socket0: 52476.92
Socket1: 192.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.16        Core1: 182.14        
Core2: 26.89        Core3: 186.37        
Core4: 32.66        Core5: 178.19        
Core6: 37.01        Core7: 219.35        
Core8: 41.99        Core9: 80.83        
Core10: 42.19        Core11: 183.52        
Core12: 44.44        Core13: 186.26        
Core14: 21.78        Core15: 268.77        
Core16: 30.75        Core17: 187.30        
Core18: 38.30        Core19: 162.55        
Core20: 29.66        Core21: 181.34        
Core22: 36.96        Core23: 178.64        
Core24: 32.26        Core25: 248.66        
Core26: 33.83        Core27: 270.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.99
Socket1: 200.40
DDR read Latency(ns)
Socket0: 50920.51
Socket1: 191.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26297
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6019 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14483171386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14483177738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7241592298; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7241592298; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7241714226; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7241714226; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6034747813; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4354188; Consumed Joules: 265.76; Watts: 44.15; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 686843; Consumed DRAM Joules: 10.51; DRAM Watts: 1.75
S1P0; QPIClocks: 14483235138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14483242494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7241727363; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7241727363; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7241635084; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7241635084; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6019860579; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7298212; Consumed Joules: 445.45; Watts: 74.01; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1710615; Consumed DRAM Joules: 26.17; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 67f1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.32   0.01    0.60     105 K    951 K    0.89    0.08    0.00    0.02     1512        3        2     69
   1    1     0.04   0.03   1.20    1.20      34 M     39 M    0.13    0.24    0.08    0.09     3416     2997        9     55
   2    0     0.00   0.40   0.01    0.60      86 K    895 K    0.90    0.09    0.00    0.02      336        4        2     67
   3    1     0.02   0.02   1.20    1.20      36 M     42 M    0.13    0.19    0.15    0.17     1848     3130       47     55
   4    0     0.04   1.19   0.03    1.01      85 K    782 K    0.89    0.51    0.00    0.00     6720       13        2     68
   5    1     0.05   0.04   1.20    1.20      33 M     38 M    0.14    0.24    0.06    0.08     3080     2878       12     55
   6    0     0.00   0.55   0.01    0.60      39 K    280 K    0.86    0.26    0.00    0.01     1008        8        0     68
   7    1     0.05   0.04   1.20    1.20      30 M     36 M    0.17    0.25    0.06    0.07     2576     3585       63     55
   8    0     0.05   1.57   0.03    0.91      50 K    568 K    0.91    0.53    0.00    0.00     2072        4        2     67
   9    1     0.03   0.32   0.08    0.61     678 K   1625 K    0.58    0.19    0.00    0.01        0       28        0     57
  10    0     0.00   0.59   0.01    0.60      28 K    274 K    0.90    0.36    0.00    0.01      840        8        0     67
  11    1     0.03   0.02   1.20    1.20      36 M     42 M    0.13    0.20    0.14    0.16     2688     3244        4     54
  12    0     0.00   0.54   0.01    0.60      25 K    247 K    0.90    0.33    0.00    0.01      616        1        0     68
  13    1     0.02   0.02   1.20    1.20      37 M     42 M    0.13    0.19    0.17    0.19     2408     2831        5     54
  14    0     0.00   0.46   0.00    0.60      13 K    149 K    0.91    0.25    0.00    0.01     2968        5        1     68
  15    1     0.03   0.03   1.17    1.20      28 M     33 M    0.17    0.23    0.09    0.10     1960     4208        6     54
  16    0     0.03   1.35   0.02    1.03      40 K    434 K    0.91    0.53    0.00    0.00     4760       11        0     69
  17    1     0.02   0.02   1.20    1.20      38 M     43 M    0.11    0.17    0.18    0.20     1792     2762        0     55
  18    0     0.00   0.61   0.01    0.63      26 K    282 K    0.91    0.37    0.00    0.01      896        3        0     69
  19    1     0.10   0.08   1.20    1.20      30 M     37 M    0.18    0.27    0.03    0.04     2016     2293       17     56
  20    0     0.00   0.60   0.00    0.60      39 K    203 K    0.81    0.25    0.00    0.01     1064        4        0     69
  21    1     0.04   0.03   1.20    1.20      35 M     41 M    0.14    0.22    0.09    0.11     3248     3354        1     55
  22    0     0.00   0.23   0.00    0.60    6748       96 K    0.93    0.15    0.00    0.02      280        1        0     70
  23    1     0.05   0.04   1.20    1.20      33 M     39 M    0.14    0.24    0.06    0.07     1848     2329       68     55
  24    0     0.01   0.91   0.01    0.97      41 K    326 K    0.87    0.51    0.00    0.00     4760       11        0     70
  25    1     0.03   0.03   1.17    1.20      28 M     34 M    0.17    0.24    0.08    0.10     1848     4049        5     55
  26    0     0.00   0.38   0.01    0.60     118 K   1217 K    0.90    0.06    0.00    0.03      840        5        2     68
  27    1     0.03   0.03   1.16    1.20      27 M     33 M    0.18    0.22    0.09    0.10     2016     4559        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.95   0.01    0.78     707 K   6711 K    0.89    0.32    0.00    0.00    28672       81        9     60
 SKT    1     0.04   0.04   1.11    1.19     432 M    506 M    0.15    0.22    0.08    0.09    30744    42247      238     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.56    1.19     432 M    513 M    0.16    0.23    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired: 7181 M ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.33 %

 C1 core residency: 5.69 %; C3 core residency: 0.44 %; C6 core residency: 46.53 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.13 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1     6128 M   6088 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   47 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.28     0.14     221.73       8.76         199.96
 SKT   1    38.24    39.63     373.49      21.84         423.69
---------------------------------------------------------------------------------------------------------------
       *    38.51    39.77     595.22      30.60         424.09
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 69c3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7713.03 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7829.14 --|
|-- Mem Ch  2: Reads (MB/s):    69.06 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    34.02 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    69.06 --||-- NODE 1 Mem Read (MB/s) :  7713.03 --|
|-- NODE 0 Mem Write(MB/s) :    34.02 --||-- NODE 1 Mem Write(MB/s) :  7829.14 --|
|-- NODE 0 P. Write (T/s):      31139 --||-- NODE 1 P. Write (T/s):     105540 --|
|-- NODE 0 Memory (MB/s):      103.08 --||-- NODE 1 Memory (MB/s):    15542.17 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7782.09                --|
            |--                System Write Throughput(MB/s):       7863.16                --|
            |--               System Memory Throughput(MB/s):      15645.25                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6afe
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     235 K      8916    3130 K  1789 K     59 M     0     864  
 1     169 K        14 K    17 M   142 M     63 M    36     639 K
-----------------------------------------------------------------------
 *     405 K        23 K    20 M   144 M    122 M    36     640 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.05        Core1: 184.51        
Core2: 33.89        Core3: 177.49        
Core4: 36.51        Core5: 186.02        
Core6: 27.35        Core7: 171.36        
Core8: 34.12        Core9: 104.63        
Core10: 33.46        Core11: 199.67        
Core12: 34.26        Core13: 180.01        
Core14: 40.67        Core15: 245.13        
Core16: 32.52        Core17: 186.59        
Core18: 40.67        Core19: 182.35        
Core20: 40.25        Core21: 206.18        
Core22: 27.54        Core23: 180.28        
Core24: 42.26        Core25: 272.67        
Core26: 37.18        Core27: 212.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.51
Socket1: 196.61
DDR read Latency(ns)
Socket0: 41121.42
Socket1: 183.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.76        Core1: 185.16        
Core2: 32.07        Core3: 179.55        
Core4: 35.71        Core5: 186.80        
Core6: 20.81        Core7: 174.55        
Core8: 33.63        Core9: 109.33        
Core10: 25.49        Core11: 188.73        
Core12: 32.78        Core13: 182.04        
Core14: 33.62        Core15: 242.10        
Core16: 30.44        Core17: 187.59        
Core18: 38.15        Core19: 182.78        
Core20: 30.82        Core21: 215.01        
Core22: 34.57        Core23: 181.55        
Core24: 16.98        Core25: 271.72        
Core26: 31.37        Core27: 226.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.38
Socket1: 198.11
DDR read Latency(ns)
Socket0: 40646.23
Socket1: 186.56
irq_total: 150338.091431855
cpu_total: 47.01
cpu_0: 1.33
cpu_1: 100.00
cpu_2: 1.20
cpu_3: 100.00
cpu_4: 2.13
cpu_5: 100.00
cpu_6: 1.46
cpu_7: 100.00
cpu_8: 1.53
cpu_9: 10.51
cpu_10: 0.93
cpu_11: 99.87
cpu_12: 2.53
cpu_13: 100.00
cpu_14: 2.06
cpu_15: 96.81
cpu_16: 1.00
cpu_17: 100.00
cpu_18: 1.26
cpu_19: 100.00
cpu_20: 1.20
cpu_21: 99.93
cpu_22: 0.80
cpu_23: 100.00
cpu_24: 0.93
cpu_25: 90.49
cpu_26: 0.53
cpu_27: 99.87
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3972100605
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3739590043
Total_rx_bytes: 7711690648
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 449713
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 418473
Total_rx_packets: 868186
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 449720
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 418470
Total_rx_packets_phy: 868190
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 67958
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 85594
Total_tx_packets_phy: 153552
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3998208490
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3762273406
Total_rx_bytes_phy: 7760481896
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 1845777
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2227400
Total_tx_bytes: 4073177
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 27966
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 33747
Total_tx_packets: 61713
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4517168
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5680632
Total_tx_bytes_phy: 10197800


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.69        Core1: 183.91        
Core2: 17.72        Core3: 177.47        
Core4: 36.39        Core5: 184.11        
Core6: 28.75        Core7: 172.49        
Core8: 26.98        Core9: 108.44        
Core10: 24.31        Core11: 195.74        
Core12: 32.51        Core13: 180.30        
Core14: 30.83        Core15: 252.63        
Core16: 29.55        Core17: 185.82        
Core18: 26.73        Core19: 181.87        
Core20: 33.16        Core21: 184.38        
Core22: 37.47        Core23: 180.91        
Core24: 30.43        Core25: 289.70        
Core26: 36.90        Core27: 199.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.50
Socket1: 195.02
DDR read Latency(ns)
Socket0: 37755.90
Socket1: 184.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.06        Core1: 185.22        
Core2: 22.38        Core3: 180.04        
Core4: 17.34        Core5: 186.46        
Core6: 27.52        Core7: 173.52        
Core8: 28.61        Core9: 113.81        
Core10: 33.71        Core11: 192.73        
Core12: 32.30        Core13: 181.86        
Core14: 32.43        Core15: 242.02        
Core16: 30.20        Core17: 187.58        
Core18: 34.81        Core19: 182.93        
Core20: 38.14        Core21: 206.92        
Core22: 40.41        Core23: 181.32        
Core24: 36.22        Core25: 277.22        
Core26: 36.93        Core27: 227.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.03
Socket1: 198.26
DDR read Latency(ns)
Socket0: 40651.59
Socket1: 186.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.41        Core1: 184.84        
Core2: 34.79        Core3: 180.04        
Core4: 21.65        Core5: 186.72        
Core6: 30.59        Core7: 173.58        
Core8: 33.95        Core9: 101.24        
Core10: 31.17        Core11: 195.34        
Core12: 17.30        Core13: 182.70        
Core14: 31.45        Core15: 241.58        
Core16: 28.96        Core17: 187.14        
Core18: 24.67        Core19: 182.49        
Core20: 27.57        Core21: 206.03        
Core22: 40.05        Core23: 181.92        
Core24: 34.88        Core25: 275.49        
Core26: 34.71        Core27: 227.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.56
Socket1: 198.28
DDR read Latency(ns)
Socket0: 42012.72
Socket1: 184.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.33        Core1: 184.56        
Core2: 42.08        Core3: 178.76        
Core4: 37.33        Core5: 186.64        
Core6: 44.39        Core7: 170.53        
Core8: 33.43        Core9: 105.70        
Core10: 42.11        Core11: 189.48        
Core12: 21.11        Core13: 181.86        
Core14: 33.02        Core15: 240.74        
Core16: 36.78        Core17: 187.30        
Core18: 31.96        Core19: 182.82        
Core20: 32.24        Core21: 213.03        
Core22: 26.67        Core23: 180.85        
Core24: 31.58        Core25: 273.75        
Core26: 42.35        Core27: 230.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.44
Socket1: 197.85
DDR read Latency(ns)
Socket0: 43559.31
Socket1: 186.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28017
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417830550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417840978; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208924124; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208924124; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209063692; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209063692; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007467693; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4320348; Consumed Joules: 263.69; Watts: 43.90; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 687445; Consumed DRAM Joules: 10.52; DRAM Watts: 1.75
S1P0; QPIClocks: 14417700494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417709906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208980617; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208980617; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208875002; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208875002; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6013951762; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7300404; Consumed Joules: 445.58; Watts: 74.19; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1699819; Consumed DRAM Joules: 26.01; DRAM Watts: 4.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6eae
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.37   0.01    0.60      92 K    810 K    0.89    0.11    0.00    0.02     2016        6        1     69
   1    1     0.03   0.02   1.20    1.20      36 M     41 M    0.12    0.21    0.14    0.17     2296     3096        5     55
   2    0     0.00   0.35   0.01    0.60      46 K    443 K    0.90    0.11    0.00    0.02      224        2        0     68
   3    1     0.05   0.05   1.20    1.20      33 M     39 M    0.15    0.24    0.06    0.07     2408     2652       55     55
   4    0     0.00   0.34   0.00    0.60      11 K    148 K    0.92    0.23    0.00    0.01     3920        5        0     69
   5    1     0.02   0.02   1.20    1.20      37 M     42 M    0.13    0.20    0.16    0.18     3248     3381       27     55
   6    0     0.00   0.47   0.01    0.60      43 K    242 K    0.82    0.22    0.00    0.01     1736       12        1     69
   7    1     0.06   0.05   1.20    1.20      32 M     38 M    0.15    0.28    0.05    0.06     1960     2480       30     55
   8    0     0.03   1.34   0.02    0.93      46 K    405 K    0.88    0.53    0.00    0.00     4088        8        1     68
   9    1     0.03   0.33   0.10    0.61     896 K   1798 K    0.50    0.25    0.00    0.01        0       12        9     56
  10    0     0.08   1.38   0.06    1.11      83 K    942 K    0.91    0.58    0.00    0.00     6216       15        2     67
  11    1     0.07   0.06   1.20    1.20      29 M     34 M    0.16    0.31    0.04    0.05     1960     2829       14     54
  12    0     0.00   0.50   0.01    0.60      17 K    213 K    0.92    0.29    0.00    0.01     1176        1        0     68
  13    1     0.03   0.03   1.20    1.20      36 M     41 M    0.13    0.22    0.11    0.12     2184     2977        5     54
  14    0     0.00   0.61   0.01    0.63      33 K    291 K    0.88    0.34    0.00    0.01     3752        3        0     68
  15    1     0.05   0.04   1.17    1.20      27 M     33 M    0.18    0.24    0.05    0.07     2128     3701        8     54
  16    0     0.01   0.43   0.02    0.60     155 K   1667 K    0.91    0.12    0.00    0.02     1064        4        1     69
  17    1     0.02   0.02   1.20    1.20      38 M     43 M    0.11    0.18    0.20    0.23     3024     3052        0     54
  18    0     0.00   0.40   0.01    0.60      70 K    801 K    0.91    0.09    0.00    0.02      952        2        1     69
  19    1     0.04   0.03   1.20    1.20      35 M     41 M    0.14    0.23    0.09    0.10     3080     3166        6     55
  20    0     0.00   0.42   0.01    0.60      73 K    814 K    0.91    0.11    0.00    0.02      952        2        1     69
  21    1     0.06   0.05   1.20    1.20      30 M     37 M    0.17    0.26    0.05    0.06     2632     2890        7     55
  22    0     0.00   0.44   0.01    0.60      32 K    337 K    0.90    0.16    0.00    0.01      784        2        0     69
  23    1     0.03   0.03   1.20    1.20      35 M     40 M    0.14    0.23    0.10    0.12     2240     3199       55     56
  24    0     0.00   0.36   0.00    0.60      17 K    206 K    0.92    0.21    0.00    0.01      728        1        0     70
  25    1     0.02   0.02   1.10    1.20      25 M     31 M    0.18    0.21    0.10    0.12     1848     4005        0     55
  26    0     0.02   1.51   0.01    0.72      44 K    491 K    0.91    0.26    0.00    0.00     1176        3        2     69
  27    1     0.04   0.04   1.20    1.20      30 M     35 M    0.15    0.27    0.07    0.08     2016     3528        8     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.91   0.01    0.75     770 K   7816 K    0.90    0.27    0.00    0.00    28784       66        8     61
 SKT    1     0.04   0.04   1.11    1.19     430 M    503 M    0.15    0.24    0.07    0.09    31024    40968      228     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.56    1.18     430 M    511 M    0.16    0.24    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired: 7469 M ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.43 %

 C1 core residency: 6.30 %; C3 core residency: 0.38 %; C6 core residency: 45.90 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.18 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.66 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   17%    17%   
 SKT    1     6107 M   6051 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   45 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.34     0.16     221.47       8.79         214.38
 SKT   1    38.66    39.28     373.50      21.77         412.19
---------------------------------------------------------------------------------------------------------------
       *    39.00    39.44     594.97      30.57         411.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7079
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7700.19 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7852.69 --|
|-- Mem Ch  2: Reads (MB/s):    71.49 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    35.77 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    71.49 --||-- NODE 1 Mem Read (MB/s) :  7700.19 --|
|-- NODE 0 Mem Write(MB/s) :    35.77 --||-- NODE 1 Mem Write(MB/s) :  7852.69 --|
|-- NODE 0 P. Write (T/s):      31167 --||-- NODE 1 P. Write (T/s):     106446 --|
|-- NODE 0 Memory (MB/s):      107.26 --||-- NODE 1 Memory (MB/s):    15552.88 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7771.68                --|
            |--                System Write Throughput(MB/s):       7888.46                --|
            |--               System Memory Throughput(MB/s):      15660.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 71af
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     232 K        14 K  2693 K  2131 K     61 M     0     912  
 1     180 K      9144      17 M   144 M     61 M     0     665 K
-----------------------------------------------------------------------
 *     412 K        23 K    19 M   146 M    123 M     0     666 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.63        Core1: 183.51        
Core2: 36.08        Core3: 185.43        
Core4: 35.33        Core5: 178.98        
Core6: 32.91        Core7: 276.67        
Core8: 18.93        Core9: 106.60        
Core10: 30.72        Core11: 183.25        
Core12: 22.92        Core13: 173.90        
Core14: 29.83        Core15: 166.48        
Core16: 28.47        Core17: 185.09        
Core18: 28.40        Core19: 176.96        
Core20: 27.87        Core21: 261.53        
Core22: 33.00        Core23: 179.04        
Core24: 34.84        Core25: 168.76        
Core26: 37.47        Core27: 245.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.74
Socket1: 194.24
DDR read Latency(ns)
Socket0: 38241.18
Socket1: 185.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.10        Core1: 182.88        
Core2: 36.60        Core3: 185.21        
Core4: 39.79        Core5: 178.50        
Core6: 41.87        Core7: 275.14        
Core8: 28.61        Core9: 104.69        
Core10: 31.81        Core11: 182.40        
Core12: 32.99        Core13: 171.94        
Core14: 32.67        Core15: 164.47        
Core16: 34.02        Core17: 184.21        
Core18: 31.17        Core19: 176.20        
Core20: 43.09        Core21: 260.13        
Core22: 32.88        Core23: 178.25        
Core24: 34.77        Core25: 168.48        
Core26: 36.93        Core27: 246.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.45
Socket1: 193.30
DDR read Latency(ns)
Socket0: 39314.16
Socket1: 184.43
irq_total: 158212.011162697
cpu_total: 46.63
cpu_0: 1.33
cpu_1: 100.00
cpu_2: 1.46
cpu_3: 100.00
cpu_4: 1.20
cpu_5: 100.00
cpu_6: 1.20
cpu_7: 90.35
cpu_8: 1.26
cpu_9: 9.38
cpu_10: 1.33
cpu_11: 100.00
cpu_12: 1.26
cpu_13: 100.00
cpu_14: 2.20
cpu_15: 100.00
cpu_16: 1.73
cpu_17: 100.00
cpu_18: 1.80
cpu_19: 100.00
cpu_20: 0.67
cpu_21: 92.68
cpu_22: 1.53
cpu_23: 100.00
cpu_24: 0.53
cpu_25: 100.00
cpu_26: 1.06
cpu_27: 94.41
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3870035363
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3888006899
Total_rx_bytes_phy: 7758042262
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 64351
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 89256
Total_tx_packets_phy: 153607
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4283191
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5931236
Total_tx_bytes_phy: 10214427
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 1811807
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2405124
Total_tx_bytes: 4216931
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 27451
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 36438
Total_tx_packets: 63889
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 435225
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 433757
Total_rx_packets: 868982
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3845240488
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3864211064
Total_rx_bytes: 7709451552
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 435226
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 433752
Total_rx_packets_phy: 868978


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.67        Core1: 182.35        
Core2: 33.78        Core3: 184.50        
Core4: 41.62        Core5: 178.15        
Core6: 31.90        Core7: 274.11        
Core8: 20.27        Core9: 103.15        
Core10: 32.12        Core11: 181.61        
Core12: 24.62        Core13: 171.32        
Core14: 35.06        Core15: 164.65        
Core16: 33.62        Core17: 184.18        
Core18: 30.36        Core19: 175.71        
Core20: 34.04        Core21: 259.50        
Core22: 18.10        Core23: 175.73        
Core24: 34.30        Core25: 167.48        
Core26: 31.74        Core27: 245.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.81
Socket1: 192.64
DDR read Latency(ns)
Socket0: 36229.11
Socket1: 185.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.78        Core1: 182.25        
Core2: 34.49        Core3: 184.21        
Core4: 30.56        Core5: 178.76        
Core6: 39.48        Core7: 276.81        
Core8: 41.04        Core9: 104.85        
Core10: 32.29        Core11: 181.66        
Core12: 31.78        Core13: 172.43        
Core14: 32.81        Core15: 163.69        
Core16: 16.10        Core17: 184.44        
Core18: 36.23        Core19: 175.32        
Core20: 32.20        Core21: 260.56        
Core22: 22.20        Core23: 175.71        
Core24: 33.28        Core25: 167.33        
Core26: 29.96        Core27: 243.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 192.71
DDR read Latency(ns)
Socket0: 37713.48
Socket1: 188.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.09        Core1: 182.84        
Core2: 36.68        Core3: 185.62        
Core4: 43.38        Core5: 178.99        
Core6: 39.47        Core7: 271.78        
Core8: 31.98        Core9: 106.72        
Core10: 32.19        Core11: 183.93        
Core12: 31.40        Core13: 173.68        
Core14: 32.18        Core15: 163.98        
Core16: 17.62        Core17: 184.79        
Core18: 26.71        Core19: 176.02        
Core20: 32.39        Core21: 260.79        
Core22: 32.63        Core23: 177.07        
Core24: 26.08        Core25: 167.52        
Core26: 30.03        Core27: 245.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.32
Socket1: 193.38
DDR read Latency(ns)
Socket0: 39683.34
Socket1: 188.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.49        Core1: 182.83        
Core2: 39.13        Core3: 184.45        
Core4: 38.66        Core5: 179.62        
Core6: 33.48        Core7: 277.46        
Core8: 32.10        Core9: 105.68        
Core10: 18.29        Core11: 182.24        
Core12: 32.09        Core13: 173.59        
Core14: 32.25        Core15: 164.00        
Core16: 33.64        Core17: 184.31        
Core18: 30.56        Core19: 177.23        
Core20: 29.94        Core21: 262.72        
Core22: 27.52        Core23: 174.60        
Core24: 21.29        Core25: 168.03        
Core26: 29.79        Core27: 245.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.09
Socket1: 193.43
DDR read Latency(ns)
Socket0: 37961.47
Socket1: 185.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29735
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6015 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14436821126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14436828822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7218417657; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7218417657; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7218512457; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7218512457; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6015426027; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4329241; Consumed Joules: 264.24; Watts: 43.93; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 689850; Consumed DRAM Joules: 10.55; DRAM Watts: 1.75
S1P0; QPIClocks: 14436836710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14436845066; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7218535214; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7218535214; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7218433148; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7218433148; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015550660; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7290371; Consumed Joules: 444.97; Watts: 73.98; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1702158; Consumed DRAM Joules: 26.04; DRAM Watts: 4.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7561
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.01    0.60      89 K    702 K    0.87    0.11    0.00    0.02     2240        2        1     69
   1    1     0.03   0.02   1.20    1.20      37 M     42 M    0.12    0.20    0.14    0.16     2632     2916       19     56
   2    0     0.00   0.48   0.01    0.60      60 K    546 K    0.89    0.20    0.00    0.01      728        1        3     68
   3    1     0.03   0.02   1.20    1.20      37 M     42 M    0.13    0.20    0.14    0.16     2184     2992       10     55
   4    0     0.00   0.59   0.01    0.60      33 K    297 K    0.89    0.30    0.00    0.01      672        1        0     69
   5    1     0.04   0.03   1.20    1.20      36 M     41 M    0.13    0.23    0.10    0.12     3416     3386       11     55
   6    0     0.00   0.57   0.01    0.60      32 K    307 K    0.89    0.28    0.00    0.01     2296       22        1     69
   7    1     0.04   0.04   1.10    1.20      24 M     30 M    0.19    0.26    0.06    0.08     1680     3832       33     55
   8    0     0.01   1.34   0.01    0.74      48 K    299 K    0.84    0.34    0.00    0.00     3024        8        1     68
   9    1     0.03   0.40   0.08    0.60     867 K   1599 K    0.46    0.20    0.00    0.00      504       35        5     56
  10    0     0.00   0.54   0.00    0.60      27 K    205 K    0.87    0.22    0.00    0.01     1456        4        1     67
  11    1     0.03   0.02   1.20    1.20      37 M     43 M    0.13    0.20    0.15    0.17     1456     3009        4     54
  12    0     0.00   0.38   0.00    0.60      37 K    198 K    0.81    0.28    0.00    0.01     2240        6        0     69
  13    1     0.06   0.05   1.20    1.20      34 M     40 M    0.16    0.24    0.05    0.06     2184     2577       11     54
  14    0     0.00   0.34   0.00    0.60      16 K    179 K    0.91    0.21    0.00    0.01      784        1        0     69
  15    1     0.07   0.06   1.20    1.20      32 M     38 M    0.16    0.29    0.04    0.05     2408     2520       53     54
  16    0     0.00   0.40   0.01    0.60      73 K    826 K    0.91    0.14    0.00    0.02      560        4        1     69
  17    1     0.02   0.02   1.20    1.20      39 M     44 M    0.11    0.18    0.21    0.23     2240     3159        0     55
  18    0     0.00   0.38   0.01    0.60     103 K   1203 K    0.91    0.07    0.00    0.03      224        2        1     69
  19    1     0.05   0.04   1.20    1.20      34 M     40 M    0.14    0.24    0.07    0.09     2520     2813       13     56
  20    0     0.00   0.39   0.00    0.60      36 K    431 K    0.92    0.08    0.00    0.02      504        3        0     69
  21    1     0.04   0.04   1.12    1.20      25 M     30 M    0.17    0.30    0.06    0.07     2744     3683        9     55
  22    0     0.01   0.40   0.01    0.60     128 K   1456 K    0.91    0.06    0.00    0.03      448        4        1     70
  23    1     0.05   0.04   1.20    1.20      35 M     40 M    0.14    0.25    0.07    0.09     2632     2947       68     55
  24    0     0.03   1.26   0.02    1.00      73 K    636 K    0.88    0.44    0.00    0.00     5712       11        2     70
  25    1     0.06   0.05   1.20    1.20      32 M     38 M    0.15    0.29    0.05    0.06     2520     2649       16     55
  26    0     0.08   1.37   0.06    1.06     101 K   1127 K    0.91    0.53    0.00    0.00     8568       17        3     69
  27    1     0.06   0.06   1.14    1.20      25 M     32 M    0.21    0.27    0.04    0.05     1680     3864        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.89   0.01    0.75     863 K   8421 K    0.90    0.26    0.00    0.01    29456       86       14     60
 SKT    1     0.04   0.04   1.10    1.19     433 M    508 M    0.15    0.24    0.07    0.08    30800    40382      253     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.56    1.19     434 M    517 M    0.16    0.24    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired: 7674 M ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.01 %

 C1 core residency: 6.85 %; C3 core residency: 0.29 %; C6 core residency: 45.85 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.22 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   17%    17%   
 SKT    1     6174 M   6109 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.36     0.18     221.57       8.79         205.18
 SKT   1    38.60    39.38     372.89      21.83         416.08
---------------------------------------------------------------------------------------------------------------
       *    38.96    39.56     594.46      30.62         415.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 773a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7874.96 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7736.54 --|
|-- Mem Ch  2: Reads (MB/s):    68.43 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    31.01 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    68.43 --||-- NODE 1 Mem Read (MB/s) :  7874.96 --|
|-- NODE 0 Mem Write(MB/s) :    31.01 --||-- NODE 1 Mem Write(MB/s) :  7736.54 --|
|-- NODE 0 P. Write (T/s):      31153 --||-- NODE 1 P. Write (T/s):     100692 --|
|-- NODE 0 Memory (MB/s):       99.44 --||-- NODE 1 Memory (MB/s):    15611.50 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7943.39                --|
            |--                System Write Throughput(MB/s):       7767.55                --|
            |--               System Memory Throughput(MB/s):      15710.94                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7870
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     326 K       105 K  1751 K  1822 K     57 M     0     852  
 1     175 K      9108      18 M   147 M     62 M     0     643 K
-----------------------------------------------------------------------
 *     501 K       114 K    19 M   149 M    120 M     0     644 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.60        Core1: 175.37        
Core2: 19.55        Core3: 182.94        
Core4: 39.81        Core5: 138.86        
Core6: 20.44        Core7: 237.09        
Core8: 30.99        Core9: 60.51        
Core10: 30.36        Core11: 166.59        
Core12: 34.09        Core13: 167.35        
Core14: 36.41        Core15: 223.14        
Core16: 41.63        Core17: 177.98        
Core18: 35.68        Core19: 173.00        
Core20: 36.38        Core21: 238.77        
Core22: 36.81        Core23: 175.04        
Core24: 35.70        Core25: 167.30        
Core26: 43.83        Core27: 170.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.47
Socket1: 179.59
DDR read Latency(ns)
Socket0: 39724.89
Socket1: 193.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.62        Core1: 176.46        
Core2: 23.29        Core3: 183.74        
Core4: 31.11        Core5: 140.12        
Core6: 28.38        Core7: 241.08        
Core8: 28.73        Core9: 60.18        
Core10: 29.41        Core11: 168.96        
Core12: 30.90        Core13: 170.12        
Core14: 34.99        Core15: 225.45        
Core16: 40.88        Core17: 178.92        
Core18: 35.52        Core19: 173.80        
Core20: 36.80        Core21: 237.28        
Core22: 36.87        Core23: 175.65        
Core24: 17.46        Core25: 164.29        
Core26: 33.34        Core27: 170.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 180.72
DDR read Latency(ns)
Socket0: 40807.16
Socket1: 194.20
irq_total: 141792.048393598
cpu_total: 45.44
cpu_0: 1.40
cpu_1: 100.00
cpu_2: 2.73
cpu_3: 100.00
cpu_4: 1.33
cpu_5: 100.00
cpu_6: 1.46
cpu_7: 79.79
cpu_8: 1.26
cpu_9: 14.23
cpu_10: 1.13
cpu_11: 100.00
cpu_12: 0.80
cpu_13: 100.00
cpu_14: 0.60
cpu_15: 82.51
cpu_16: 0.40
cpu_17: 100.00
cpu_18: 1.06
cpu_19: 100.00
cpu_20: 0.80
cpu_21: 76.93
cpu_22: 1.13
cpu_23: 100.00
cpu_24: 3.06
cpu_25: 100.00
cpu_26: 1.53
cpu_27: 99.93
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 27628
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 42615
Total_tx_packets: 70243
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 447927
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 399465
Total_rx_packets: 847392
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 1823506
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2812623
Total_tx_bytes: 4636129
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4438321
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6197584
Total_tx_bytes_phy: 10635905
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3958983429
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3577461728
Total_rx_bytes: 7536445157
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3985050119
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3591648339
Total_rx_bytes_phy: 7576698458
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 447922
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 399462
Total_rx_packets_phy: 847384
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 66758
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 92842
Total_tx_packets_phy: 159600


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.49        Core1: 175.16        
Core2: 37.85        Core3: 183.32        
Core4: 34.55        Core5: 142.80        
Core6: 33.89        Core7: 238.42        
Core8: 46.98        Core9: 61.51        
Core10: 27.68        Core11: 170.17        
Core12: 39.23        Core13: 167.09        
Core14: 34.03        Core15: 215.96        
Core16: 35.90        Core17: 177.79        
Core18: 35.24        Core19: 172.93        
Core20: 37.77        Core21: 242.69        
Core22: 36.37        Core23: 173.46        
Core24: 24.51        Core25: 165.88        
Core26: 35.38        Core27: 171.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.21
Socket1: 179.97
DDR read Latency(ns)
Socket0: 40042.47
Socket1: 194.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.13        Core1: 174.61        
Core2: 37.19        Core3: 184.01        
Core4: 30.14        Core5: 140.37        
Core6: 17.02        Core7: 232.25        
Core8: 37.65        Core9: 61.38        
Core10: 27.21        Core11: 167.23        
Core12: 30.24        Core13: 166.98        
Core14: 42.75        Core15: 222.93        
Core16: 40.94        Core17: 177.26        
Core18: 37.86        Core19: 172.64        
Core20: 35.89        Core21: 238.19        
Core22: 35.51        Core23: 168.35        
Core24: 36.37        Core25: 166.59        
Core26: 37.54        Core27: 169.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.08
Socket1: 178.73
DDR read Latency(ns)
Socket0: 40969.04
Socket1: 194.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.31        Core1: 174.93        
Core2: 20.10        Core3: 183.85        
Core4: 31.99        Core5: 138.41        
Core6: 24.60        Core7: 234.97        
Core8: 28.32        Core9: 62.33        
Core10: 34.41        Core11: 167.33        
Core12: 33.37        Core13: 168.30        
Core14: 34.12        Core15: 224.57        
Core16: 45.31        Core17: 177.80        
Core18: 41.38        Core19: 172.45        
Core20: 40.74        Core21: 236.03        
Core22: 37.62        Core23: 170.99        
Core24: 37.11        Core25: 166.06        
Core26: 35.61        Core27: 169.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.27
Socket1: 178.93
DDR read Latency(ns)
Socket0: 40299.64
Socket1: 193.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.26        Core1: 173.02        
Core2: 24.70        Core3: 182.26        
Core4: 25.08        Core5: 143.63        
Core6: 34.33        Core7: 235.56        
Core8: 30.07        Core9: 63.09        
Core10: 38.94        Core11: 172.18        
Core12: 37.44        Core13: 165.76        
Core14: 37.96        Core15: 204.56        
Core16: 43.58        Core17: 176.12        
Core18: 38.90        Core19: 170.25        
Core20: 35.35        Core21: 240.88        
Core22: 36.48        Core23: 171.10        
Core24: 37.40        Core25: 163.39        
Core26: 19.24        Core27: 172.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.94
Socket1: 177.69
DDR read Latency(ns)
Socket0: 40633.72
Socket1: 194.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31449
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14434120586; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14434130086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217071097; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217071097; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7217211445; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7217211445; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014302367; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4319089; Consumed Joules: 263.62; Watts: 43.89; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 683461; Consumed DRAM Joules: 10.46; DRAM Watts: 1.74
S1P0; QPIClocks: 14434109482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14434118222; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217170446; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217170446; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217073874; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217073874; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011734753; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7248117; Consumed Joules: 442.39; Watts: 73.66; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1699865; Consumed DRAM Joules: 26.01; DRAM Watts: 4.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c0e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.92   0.02    0.68     105 K    713 K    0.85    0.16    0.00    0.00     3416        3        1     70
   1    1     0.03   0.02   1.20    1.20      40 M     46 M    0.13    0.21    0.14    0.17     3976     3406       10     55
   2    0     0.03   1.16   0.03    0.89      91 K    767 K    0.88    0.42    0.00    0.00     3696       12        2     68
   3    1     0.05   0.04   1.20    1.20      37 M     43 M    0.14    0.22    0.08    0.09     1680     1947       23     55
   4    0     0.00   0.53   0.01    0.60      45 K    374 K    0.88    0.27    0.00    0.01      504        1        0     69
   5    1     0.13   0.11   1.20    1.20      28 M     36 M    0.22    0.21    0.02    0.03     1624     2268        6     55
   6    0     0.00   0.54   0.01    0.60      27 K    278 K    0.90    0.32    0.00    0.01      896       19        0     69
   7    1     0.07   0.07   0.97    1.20      21 M     26 M    0.22    0.31    0.03    0.04     1456     1736       40     55
   8    0     0.01   0.44   0.01    0.60     102 K    939 K    0.89    0.14    0.00    0.02      448        3        4     68
   9    1     0.05   0.44   0.12    0.60    1213 K   2658 K    0.54    0.35    0.00    0.00       56       24        1     57
  10    0     0.00   0.43   0.01    0.60      58 K    467 K    0.88    0.18    0.00    0.01     1288        5        3     67
  11    1     0.06   0.05   1.20    1.20      38 M     45 M    0.15    0.20    0.06    0.07     1904      501        9     54
  12    0     0.01   0.38   0.02    0.60     150 K   1436 K    0.90    0.11    0.00    0.02      560        4        9     69
  13    1     0.05   0.04   1.20    1.20      37 M     44 M    0.16    0.24    0.08    0.09     2968     3194       14     54
  14    0     0.00   0.43   0.01    0.60     103 K    770 K    0.87    0.16    0.00    0.02     3024        8        2     69
  15    1     0.05   0.05   0.99    1.20      24 M     30 M    0.18    0.27    0.05    0.06     1064     1898       66     54
  16    0     0.00   0.38   0.00    0.60      21 K    203 K    0.90    0.20    0.00    0.01      392        1        0     69
  17    1     0.02   0.02   1.20    1.20      42 M     48 M    0.12    0.18    0.21    0.23     4592     3647        0     55
  18    0     0.00   0.24   0.00    0.60      14 K    179 K    0.92    0.16    0.00    0.02      672        1        0     69
  19    1     0.04   0.04   1.20    1.20      38 M     44 M    0.15    0.22    0.09    0.10     3472     2935        7     56
  20    0     0.00   0.23   0.00    0.60    8898      135 K    0.93    0.18    0.00    0.01      224        0        0     69
  21    1     0.06   0.07   0.93    1.20      20 M     26 M    0.22    0.31    0.03    0.04     1568     1660        8     56
  22    0     0.00   0.31   0.00    0.60      13 K    156 K    0.91    0.21    0.00    0.01     1120        2        0     70
  23    1     0.04   0.04   1.20    1.20      38 M     44 M    0.13    0.21    0.09    0.10     2800     3239        5     55
  24    0     0.07   1.38   0.05    1.06      89 K    876 K    0.90    0.59    0.00    0.00     9352       21        3     70
  25    1     0.07   0.06   1.20    1.20      34 M     42 M    0.17    0.28    0.05    0.06     2128     1518        9     55
  26    0     0.00   0.47   0.01    0.60      25 K    271 K    0.91    0.24    0.00    0.01     2016        4        0     69
  27    1     0.05   0.05   1.20    1.20      39 M     46 M    0.16    0.20    0.07    0.09     1344      593        0     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.86   0.01    0.74     857 K   7568 K    0.89    0.28    0.00    0.00    27608       84       24     61
 SKT    1     0.06   0.05   1.07    1.19     443 M    529 M    0.16    0.23    0.06    0.07    30632    28566      197     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.18     444 M    537 M    0.17    0.23    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 9592 M ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.88 %

 C1 core residency: 8.00 %; C3 core residency: 0.22 %; C6 core residency: 45.90 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.56 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   16%    16%   
 SKT    1     6147 M   6102 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.34     0.16     221.88       8.80         208.08
 SKT   1    39.83    39.05     373.87      21.85         410.78
---------------------------------------------------------------------------------------------------------------
       *    40.18    39.21     595.75      30.65         410.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7de6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7915.05 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7700.78 --|
|-- Mem Ch  2: Reads (MB/s):    68.90 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    39.61 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    68.90 --||-- NODE 1 Mem Read (MB/s) :  7915.05 --|
|-- NODE 0 Mem Write(MB/s) :    39.61 --||-- NODE 1 Mem Write(MB/s) :  7700.78 --|
|-- NODE 0 P. Write (T/s):      31122 --||-- NODE 1 P. Write (T/s):      99117 --|
|-- NODE 0 Memory (MB/s):      108.51 --||-- NODE 1 Memory (MB/s):    15615.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7983.95                --|
            |--                System Write Throughput(MB/s):       7740.39                --|
            |--               System Memory Throughput(MB/s):      15724.33                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f1d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     227 K        95 K  2678 K  5253 K     52 M     0     504  
 1     185 K        21 K    17 M   146 M     66 M    12     486 K
-----------------------------------------------------------------------
 *     413 K       117 K    20 M   152 M    119 M    12     487 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.96        Core1: 162.35        
Core2: 40.44        Core3: 187.05        
Core4: 28.51        Core5: 157.82        
Core6: 40.22        Core7: 188.21        
Core8: 41.10        Core9: 108.30        
Core10: 37.86        Core11: 165.40        
Core12: 34.62        Core13: 167.98        
Core14: 43.69        Core15: 205.89        
Core16: 42.99        Core17: 172.61        
Core18: 42.57        Core19: 170.73        
Core20: 43.82        Core21: 185.32        
Core22: 42.60        Core23: 161.62        
Core24: 21.00        Core25: 178.79        
Core26: 34.71        Core27: 188.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.94
Socket1: 173.97
DDR read Latency(ns)
Socket0: 36603.59
Socket1: 193.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.92        Core1: 163.44        
Core2: 32.17        Core3: 178.51        
Core4: 30.56        Core5: 158.83        
Core6: 43.58        Core7: 182.07        
Core8: 32.90        Core9: 86.00        
Core10: 41.79        Core11: 170.12        
Core12: 41.06        Core13: 162.57        
Core14: 42.77        Core15: 191.75        
Core16: 42.75        Core17: 168.84        
Core18: 41.52        Core19: 165.72        
Core20: 35.00        Core21: 180.79        
Core22: 41.09        Core23: 157.21        
Core24: 20.02        Core25: 179.04        
Core26: 36.92        Core27: 192.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.39
Socket1: 170.44
DDR read Latency(ns)
Socket0: 42972.83
Socket1: 194.39
irq_total: 100737.236368952
cpu_total: 42.76
cpu_0: 1.86
cpu_1: 100.00
cpu_2: 2.26
cpu_3: 100.00
cpu_4: 1.46
cpu_5: 100.00
cpu_6: 1.86
cpu_7: 69.88
cpu_8: 0.73
cpu_9: 13.10
cpu_10: 0.66
cpu_11: 94.88
cpu_12: 0.53
cpu_13: 100.00
cpu_14: 0.60
cpu_15: 77.06
cpu_16: 0.60
cpu_17: 100.00
cpu_18: 0.53
cpu_19: 100.00
cpu_20: 0.53
cpu_21: 95.08
cpu_22: 0.40
cpu_23: 100.00
cpu_24: 3.92
cpu_25: 86.30
cpu_26: 1.73
cpu_27: 43.09
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4648422
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4826400
Total_tx_bytes_phy: 9474822
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 4266837886
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3229811186
Total_rx_bytes: 7496649072
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 1745609
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 1706024
Total_tx_bytes: 3451633
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 4293929924
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3241094625
Total_rx_bytes_phy: 7535024549
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 26448
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 25848
Total_tx_packets: 52296
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 482423
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 359809
Total_rx_packets: 842232
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 482444
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 359814
Total_rx_packets_phy: 842258
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 70152
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 72989
Total_tx_packets_phy: 143141


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.50        Core1: 161.34        
Core2: 41.13        Core3: 177.19        
Core4: 34.71        Core5: 161.83        
Core6: 41.19        Core7: 179.47        
Core8: 33.49        Core9: 83.80        
Core10: 43.37        Core11: 165.37        
Core12: 40.23        Core13: 161.55        
Core14: 37.00        Core15: 191.45        
Core16: 43.97        Core17: 167.68        
Core18: 40.97        Core19: 164.65        
Core20: 38.17        Core21: 182.84        
Core22: 39.78        Core23: 156.69        
Core24: 22.14        Core25: 178.34        
Core26: 41.58        Core27: 183.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.55
Socket1: 169.17
DDR read Latency(ns)
Socket0: 44025.51
Socket1: 193.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.70        Core1: 163.42        
Core2: 46.81        Core3: 177.08        
Core4: 41.16        Core5: 162.29        
Core6: 31.51        Core7: 177.53        
Core8: 29.23        Core9: 88.62        
Core10: 35.11        Core11: 164.43        
Core12: 40.99        Core13: 161.78        
Core14: 50.90        Core15: 191.35        
Core16: 43.22        Core17: 167.33        
Core18: 39.54        Core19: 164.78        
Core20: 47.83        Core21: 182.49        
Core22: 16.64        Core23: 157.96        
Core24: 40.25        Core25: 178.57        
Core26: 42.53        Core27: 182.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.55
Socket1: 169.29
DDR read Latency(ns)
Socket0: 43427.22
Socket1: 192.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.37        Core1: 162.99        
Core2: 48.09        Core3: 176.22        
Core4: 42.82        Core5: 161.17        
Core6: 27.19        Core7: 176.29        
Core8: 32.41        Core9: 84.73        
Core10: 29.55        Core11: 162.58        
Core12: 17.90        Core13: 161.13        
Core14: 33.12        Core15: 191.59        
Core16: 42.49        Core17: 166.67        
Core18: 35.92        Core19: 163.42        
Core20: 33.87        Core21: 182.72        
Core22: 35.30        Core23: 155.32        
Core24: 39.42        Core25: 177.76        
Core26: 42.41        Core27: 184.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.42
Socket1: 168.35
DDR read Latency(ns)
Socket0: 43699.06
Socket1: 192.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.30        Core1: 162.49        
Core2: 36.83        Core3: 176.84        
Core4: 42.12        Core5: 162.51        
Core6: 34.57        Core7: 178.43        
Core8: 42.94        Core9: 83.92        
Core10: 35.90        Core11: 165.19        
Core12: 26.18        Core13: 162.37        
Core14: 32.86        Core15: 191.31        
Core16: 33.91        Core17: 167.76        
Core18: 34.48        Core19: 164.99        
Core20: 20.51        Core21: 182.83        
Core22: 39.99        Core23: 159.53        
Core24: 39.56        Core25: 178.15        
Core26: 41.82        Core27: 183.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.61
Socket1: 169.62
DDR read Latency(ns)
Socket0: 43846.96
Socket1: 194.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 697
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6014 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14435022882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14435033670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217522484; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217522484; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7217668653; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7217668653; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014720754; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4309392; Consumed Joules: 263.02; Watts: 43.74; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 687694; Consumed DRAM Joules: 10.52; DRAM Watts: 1.75
S1P0; QPIClocks: 14435160370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14435172122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217699842; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217699842; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217599352; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217599352; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015365622; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7036219; Consumed Joules: 429.46; Watts: 71.41; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1700837; Consumed DRAM Joules: 26.02; DRAM Watts: 4.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 40c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.27   0.01    0.60     113 K    682 K    0.83    0.09    0.00    0.02     2688        1        1     70
   1    1     0.05   0.04   1.20    1.20      41 M     48 M    0.15    0.18    0.09    0.10     3640     3009        5     56
   2    0     0.01   0.34   0.02    0.60     206 K   1357 K    0.85    0.08    0.00    0.02      560        1        3     68
   3    1     0.04   0.03   1.20    1.20      42 M     49 M    0.13    0.17    0.12    0.14     1176      924        4     55
   4    0     0.00   0.29   0.01    0.60      40 K    320 K    0.87    0.12    0.00    0.02      840        2        0     70
   5    1     0.08   0.07   1.20    1.20      38 M     45 M    0.14    0.24    0.05    0.06     5376     3447        9     55
   6    0     0.00   0.29   0.01    0.60      27 K    254 K    0.89    0.15    0.00    0.02     1120        2        0     69
   7    1     0.10   0.14   0.77    1.20      15 M     22 M    0.29    0.19    0.01    0.02      784      575       16     56
   8    0     0.03   1.24   0.02    0.96      58 K    464 K    0.87    0.50    0.00    0.00     2576       13        1     69
   9    1     0.04   0.40   0.10    0.60    1332 K   2910 K    0.54    0.14    0.00    0.01      392       24        4     56
  10    0     0.01   1.31   0.01    0.73      33 K    247 K    0.86    0.38    0.00    0.00     2240        5        2     67
  11    1     0.09   0.10   0.97    1.20      28 M     36 M    0.22    0.20    0.03    0.04      448      668        5     54
  12    0     0.03   1.23   0.03    0.92      54 K    514 K    0.89    0.52    0.00    0.00     4424        7        1     69
  13    1     0.03   0.03   1.20    1.20      44 M     51 M    0.13    0.18    0.14    0.16     3528     3051        1     54
  14    0     0.03   1.25   0.02    0.98      59 K    488 K    0.88    0.51    0.00    0.00     2240        9        1     69
  15    1     0.05   0.06   0.89    1.20      26 M     31 M    0.16    0.20    0.05    0.06     1232     1011       50     54
  16    0     0.02   0.97   0.02    0.90      57 K    493 K    0.88    0.50    0.00    0.00     3696       13        0     69
  17    1     0.04   0.03   1.20    1.20      43 M     50 M    0.14    0.19    0.11    0.12     4256     3712       19     55
  18    0     0.01   0.33   0.02    0.78      26 K    238 K    0.89    0.32    0.00    0.00     2016        2        6     70
  19    1     0.03   0.02   1.20    1.20      44 M     51 M    0.13    0.19    0.16    0.19     5488     3889        7     56
  20    0     0.00   0.45   0.01    0.60      23 K    222 K    0.90    0.30    0.00    0.01     1624        1        0     70
  21    1     0.08   0.08   0.98    1.20      27 M     33 M    0.20    0.18    0.03    0.04      672      971        1     56
  22    0     0.00   0.46   0.00    0.60      14 K    162 K    0.91    0.30    0.00    0.01      952        1        1     70
  23    1     0.06   0.05   1.20    1.20      41 M     48 M    0.15    0.23    0.07    0.08     3136     3491        2     56
  24    0     0.00   0.50   0.00    0.60      24 K    148 K    0.83    0.24    0.00    0.01     2296        4        0     70
  25    1     0.04   0.05   0.87    1.20      27 M     34 M    0.19    0.17    0.07    0.09      168      458        0     56
  26    0     0.00   0.25   0.00    0.60    8454       90 K    0.91    0.14    0.00    0.02      616        1        0     70
  27    1     0.03   0.09   0.33    0.80      14 M     18 M    0.23    0.19    0.05    0.07      392       11        0     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.83   0.01    0.78     749 K   5686 K    0.87    0.33    0.00    0.00    27888       62       14     61
 SKT    1     0.05   0.06   0.95    1.18     439 M    525 M    0.16    0.19    0.06    0.07    30688    25241      123     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.07   0.48    1.17     439 M    530 M    0.17    0.20    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 9265 M ; Active cycles:  135 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.23 %

 C1 core residency: 11.66 %; C3 core residency: 1.11 %; C6 core residency: 46.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.71 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.82 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   14%    14%   
 SKT    1     5904 M   5887 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.32     0.19     220.53       8.76         203.51
 SKT   1    40.21    38.52     360.31      21.71         376.77
---------------------------------------------------------------------------------------------------------------
       *    40.53    38.71     580.85      30.47         376.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7795.47 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7780.30 --|
|-- Mem Ch  2: Reads (MB/s):    70.42 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    35.41 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    70.42 --||-- NODE 1 Mem Read (MB/s) :  7795.47 --|
|-- NODE 0 Mem Write(MB/s) :    35.41 --||-- NODE 1 Mem Write(MB/s) :  7780.30 --|
|-- NODE 0 P. Write (T/s):      31131 --||-- NODE 1 P. Write (T/s):     104251 --|
|-- NODE 0 Memory (MB/s):      105.84 --||-- NODE 1 Memory (MB/s):    15575.77 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7865.90                --|
            |--                System Write Throughput(MB/s):       7815.71                --|
            |--               System Memory Throughput(MB/s):      15681.61                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 729
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     251 K        48 K  4237 K  4681 K     54 M     0     408  
 1     182 K      9888      17 M   144 M     66 M     0     525 K
-----------------------------------------------------------------------
 *     434 K        58 K    21 M   149 M    121 M     0     526 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.83        Core1: 179.09        
Core2: 41.14        Core3: 188.96        
Core4: 39.10        Core5: 171.19        
Core6: 33.13        Core7: 169.33        
Core8: 19.23        Core9: 52.93        
Core10: 22.19        Core11: 231.67        
Core12: 31.84        Core13: 177.97        
Core14: 30.61        Core15: 150.43        
Core16: 35.69        Core17: 178.05        
Core18: 34.99        Core19: 163.52        
Core20: 34.78        Core21: 182.95        
Core22: 34.88        Core23: 176.99        
Core24: 35.11        Core25: 239.94        
Core26: 36.99        Core27: 256.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.91
Socket1: 185.82
DDR read Latency(ns)
Socket0: 37915.80
Socket1: 188.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.98        Core1: 178.76        
Core2: 38.00        Core3: 186.53        
Core4: 17.06        Core5: 172.78        
Core6: 31.40        Core7: 169.53        
Core8: 22.04        Core9: 48.59        
Core10: 32.80        Core11: 233.87        
Core12: 33.79        Core13: 177.99        
Core14: 33.05        Core15: 151.02        
Core16: 33.66        Core17: 177.95        
Core18: 35.97        Core19: 170.26        
Core20: 35.99        Core21: 191.25        
Core22: 35.85        Core23: 177.02        
Core24: 37.10        Core25: 234.13        
Core26: 40.98        Core27: 250.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 186.39
DDR read Latency(ns)
Socket0: 40256.94
Socket1: 189.30
irq_total: 145979.109647172
cpu_total: 45.41
cpu_0: 1.20
cpu_1: 100.00
cpu_2: 1.06
cpu_3: 100.00
cpu_4: 0.80
cpu_5: 100.00
cpu_6: 2.40
cpu_7: 100.00
cpu_8: 1.20
cpu_9: 2.86
cpu_10: 2.59
cpu_11: 89.16
cpu_12: 2.79
cpu_13: 100.00
cpu_14: 1.13
cpu_15: 100.00
cpu_16: 1.13
cpu_17: 100.00
cpu_18: 1.33
cpu_19: 100.00
cpu_20: 0.80
cpu_21: 99.33
cpu_22: 0.86
cpu_23: 100.00
cpu_24: 0.53
cpu_25: 77.98
cpu_26: 0.40
cpu_27: 83.83
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 453471
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 405946
Total_rx_packets: 859417
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 4006962032
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3626286375
Total_rx_bytes: 7633248407
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4544287
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5764351
Total_tx_bytes_phy: 10308638
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 68306
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 86727
Total_tx_packets_phy: 155033
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 28781
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 35616
Total_tx_packets: 64397
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 1899572
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2350752
Total_tx_bytes: 4250324
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 453470
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 405935
Total_rx_packets_phy: 859405
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 4032782637
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3644557333
Total_rx_bytes_phy: 7677339970


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.14        Core1: 179.96        
Core2: 41.20        Core3: 187.22        
Core4: 23.56        Core5: 171.28        
Core6: 18.28        Core7: 173.05        
Core8: 30.48        Core9: 54.66        
Core10: 30.10        Core11: 237.42        
Core12: 29.87        Core13: 179.32        
Core14: 29.05        Core15: 151.84        
Core16: 35.31        Core17: 179.03        
Core18: 34.64        Core19: 169.40        
Core20: 36.78        Core21: 185.63        
Core22: 35.24        Core23: 178.34        
Core24: 35.51        Core25: 240.48        
Core26: 33.86        Core27: 254.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.92
Socket1: 187.72
DDR read Latency(ns)
Socket0: 38139.16
Socket1: 188.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.05        Core1: 179.62        
Core2: 39.01        Core3: 190.56        
Core4: 38.00        Core5: 169.83        
Core6: 23.36        Core7: 172.51        
Core8: 37.47        Core9: 50.36        
Core10: 29.66        Core11: 240.26        
Core12: 35.25        Core13: 178.89        
Core14: 36.79        Core15: 155.24        
Core16: 42.17        Core17: 178.69        
Core18: 43.31        Core19: 169.78        
Core20: 35.75        Core21: 183.36        
Core22: 35.35        Core23: 177.36        
Core24: 35.53        Core25: 244.84        
Core26: 35.21        Core27: 253.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.86
Socket1: 187.93
DDR read Latency(ns)
Socket0: 41531.59
Socket1: 190.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.09        Core1: 180.10        
Core2: 39.12        Core3: 189.07        
Core4: 44.80        Core5: 167.99        
Core6: 39.04        Core7: 174.54        
Core8: 28.84        Core9: 63.44        
Core10: 14.83        Core11: 240.83        
Core12: 38.72        Core13: 179.22        
Core14: 32.86        Core15: 151.01        
Core16: 31.68        Core17: 179.12        
Core18: 35.81        Core19: 165.72        
Core20: 35.59        Core21: 178.62        
Core22: 34.16        Core23: 178.46        
Core24: 35.30        Core25: 247.04        
Core26: 35.50        Core27: 251.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.05
Socket1: 187.44
DDR read Latency(ns)
Socket0: 38321.27
Socket1: 188.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.33        Core1: 179.92        
Core2: 39.70        Core3: 187.11        
Core4: 40.27        Core5: 170.56        
Core6: 17.40        Core7: 170.44        
Core8: 23.41        Core9: 47.86        
Core10: 31.40        Core11: 237.90        
Core12: 17.02        Core13: 179.35        
Core14: 34.91        Core15: 149.01        
Core16: 34.02        Core17: 178.97        
Core18: 37.21        Core19: 171.35        
Core20: 36.48        Core21: 183.67        
Core22: 38.29        Core23: 177.77        
Core24: 33.97        Core25: 242.31        
Core26: 34.26        Core27: 251.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 187.34
DDR read Latency(ns)
Socket0: 39756.52
Socket1: 190.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2464
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6034 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14490899010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14490919558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7245461983; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7245461983; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7245623064; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7245623064; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6037888118; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4339088; Consumed Joules: 264.84; Watts: 43.89; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 692237; Consumed DRAM Joules: 10.59; DRAM Watts: 1.76
S1P0; QPIClocks: 14490780622; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14490785810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7245497207; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7245497207; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7245406292; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7245406292; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6034668370; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7290018; Consumed Joules: 444.95; Watts: 73.74; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1708031; Consumed DRAM Joules: 26.13; DRAM Watts: 4.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: ad5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.29   0.01    0.60      93 K    790 K    0.88    0.09    0.00    0.02     2856        1        2     70
   1    1     0.03   0.02   1.20    1.20      39 M     45 M    0.12    0.20    0.15    0.17     3808     3342        5     55
   2    0     0.01   0.38   0.02    0.60     181 K   1926 K    0.91    0.07    0.00    0.03      616       12       12     68
   3    1     0.03   0.02   1.20    1.20      38 M     44 M    0.13    0.19    0.13    0.15     2184     2541        8     55
   4    0     0.00   0.38   0.01    0.61     128 K   1088 K    0.88    0.08    0.00    0.02     2184       10        8     69
   5    1     0.08   0.07   1.20    1.20      32 M     38 M    0.17    0.24    0.04    0.05     3024     2480       19     55
   6    0     0.00   0.42   0.01    0.60      38 K    358 K    0.89    0.16    0.00    0.01     1176       10        1     69
   7    1     0.05   0.04   1.20    1.20      36 M     42 M    0.14    0.24    0.07    0.08     1904     2159       60     54
   8    0     0.04   1.47   0.02    0.95      46 K    453 K    0.90    0.51    0.00    0.00     4312        8        1     68
   9    1     0.01   0.32   0.05    0.63     351 K   1262 K    0.72    0.10    0.00    0.01        0        8        6     56
  10    0     0.00   0.45   0.01    0.60      17 K    196 K    0.91    0.28    0.00    0.01     1848        4        1     67
  11    1     0.03   0.03   1.07    1.20      29 M     35 M    0.17    0.20    0.10    0.12     1456     2265        4     54
  12    0     0.02   1.00   0.02    0.96      46 K    419 K    0.89    0.51    0.00    0.00     4256        8        0     69
  13    1     0.02   0.02   1.20    1.20      40 M     46 M    0.13    0.19    0.16    0.19     2632     3290        2     54
  14    0     0.04   1.25   0.04    1.01      91 K    720 K    0.87    0.54    0.00    0.00     7168       16        1     69
  15    1     0.10   0.09   1.20    1.20      32 M     39 M    0.19    0.29    0.03    0.04     1680     1734       24     54
  16    0     0.02   1.53   0.01    0.72      23 K    282 K    0.92    0.41    0.00    0.00      840        0        1     69
  17    1     0.02   0.02   1.20    1.20      42 M     47 M    0.11    0.19    0.19    0.22     3304     3306        1     55
  18    0     0.00   0.50   0.01    0.60      21 K    244 K    0.91    0.29    0.00    0.01      672        1        0     69
  19    1     0.06   0.05   1.20    1.20      35 M     42 M    0.15    0.24    0.06    0.07     2688     2640       14     56
  20    0     0.00   0.44   0.01    0.60      20 K    219 K    0.91    0.28    0.00    0.01      672        1        0     69
  21    1     0.07   0.06   1.19    1.20      31 M     36 M    0.15    0.30    0.04    0.05     1848     2544       16     55
  22    0     0.00   0.37   0.00    0.60      17 K    225 K    0.92    0.20    0.00    0.01      504        1        0     70
  23    1     0.03   0.03   1.20    1.20      39 M     45 M    0.13    0.21    0.12    0.14     2856     3123       60     56
  24    0     0.00   0.48   0.01    0.60      21 K    186 K    0.89    0.24    0.00    0.01     1176        2        0     70
  25    1     0.05   0.06   0.95    1.20      22 M     28 M    0.21    0.25    0.04    0.05     1232     1525       13     55
  26    0     0.00   0.33   0.01    0.60      42 K    439 K    0.90    0.09    0.00    0.02      840        2        1     69
  27    1     0.07   0.07   1.02    1.20      22 M     28 M    0.21    0.29    0.03    0.04     1848     2580        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.87   0.01    0.74     790 K   7553 K    0.90    0.27    0.00    0.00    29120       76       27     61
 SKT    1     0.05   0.04   1.08    1.20     443 M    523 M    0.15    0.23    0.06    0.08    30464    33537      233     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     444 M    531 M    0.16    0.23    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8381 M ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.72 %

 C1 core residency: 7.53 %; C3 core residency: 0.55 %; C6 core residency: 46.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.34 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.73 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   17%    17%   
 SKT    1     6261 M   6208 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.36     0.19     226.04       9.02         208.80
 SKT   1    39.07    39.01     371.02      21.74         417.09
---------------------------------------------------------------------------------------------------------------
       *    39.43    39.20     597.05      30.76         413.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: cb0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7865.56 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7759.09 --|
|-- Mem Ch  2: Reads (MB/s):    60.11 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    33.71 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    60.11 --||-- NODE 1 Mem Read (MB/s) :  7865.56 --|
|-- NODE 0 Mem Write(MB/s) :    33.71 --||-- NODE 1 Mem Write(MB/s) :  7759.09 --|
|-- NODE 0 P. Write (T/s):      31123 --||-- NODE 1 P. Write (T/s):     106574 --|
|-- NODE 0 Memory (MB/s):       93.82 --||-- NODE 1 Memory (MB/s):    15624.64 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7925.67                --|
            |--                System Write Throughput(MB/s):       7792.79                --|
            |--               System Memory Throughput(MB/s):      15718.46                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: de5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     183 K        71 K  4304 K  2435 K     55 M     0     504  
 1     195 K        19 K    17 M   144 M     65 M     0     443 K
-----------------------------------------------------------------------
 *     378 K        90 K    21 M   146 M    120 M     0     444 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.99        Core1: 169.98        
Core2: 42.10        Core3: 176.87        
Core4: 28.16        Core5: 170.31        
Core6: 30.36        Core7: 225.49        
Core8: 39.89        Core9: 74.06        
Core10: 29.29        Core11: 185.80        
Core12: 38.67        Core13: 159.65        
Core14: 33.79        Core15: 185.09        
Core16: 33.12        Core17: 162.79        
Core18: 44.95        Core19: 171.20        
Core20: 38.04        Core21: 245.73        
Core22: 38.52        Core23: 155.36        
Core24: 42.80        Core25: 179.00        
Core26: 18.66        Core27: 243.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.40
Socket1: 178.08
DDR read Latency(ns)
Socket0: 46975.50
Socket1: 188.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.21        Core1: 170.28        
Core2: 34.55        Core3: 173.27        
Core4: 18.49        Core5: 171.21        
Core6: 30.31        Core7: 227.46        
Core8: 35.14        Core9: 63.62        
Core10: 36.88        Core11: 186.94        
Core12: 37.88        Core13: 159.68        
Core14: 33.11        Core15: 186.42        
Core16: 39.65        Core17: 163.08        
Core18: 33.39        Core19: 171.70        
Core20: 34.09        Core21: 245.53        
Core22: 39.91        Core23: 154.97        
Core24: 38.50        Core25: 179.56        
Core26: 23.94        Core27: 230.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 177.43
DDR read Latency(ns)
Socket0: 48173.16
Socket1: 188.26
irq_total: 108269.871969639
cpu_total: 42.28
cpu_0: 2.26
cpu_1: 100.00
cpu_2: 1.53
cpu_3: 96.68
cpu_4: 2.79
cpu_5: 100.00
cpu_6: 0.86
cpu_7: 67.15
cpu_8: 0.86
cpu_9: 15.96
cpu_10: 1.80
cpu_11: 91.95
cpu_12: 0.73
cpu_13: 100.00
cpu_14: 1.40
cpu_15: 93.68
cpu_16: 0.80
cpu_17: 100.00
cpu_18: 0.93
cpu_19: 100.00
cpu_20: 0.60
cpu_21: 53.72
cpu_22: 0.53
cpu_23: 100.00
cpu_24: 0.40
cpu_25: 97.74
cpu_26: 1.53
cpu_27: 49.87
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 467803
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 388411
Total_rx_packets_phy: 856214
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 1871519
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 1671147
Total_tx_bytes: 3542666
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 69580
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 74193
Total_tx_packets_phy: 143773
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 4161332700
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3499785274
Total_rx_bytes_phy: 7661117974
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 467794
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 388399
Total_rx_packets: 856193
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 28356
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 25319
Total_tx_packets: 53675
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4623271
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4900336
Total_tx_bytes_phy: 9523607
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 4134827210
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3481912774
Total_rx_bytes: 7616739984


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.82        Core1: 170.11        
Core2: 36.91        Core3: 175.09        
Core4: 22.31        Core5: 169.70        
Core6: 25.64        Core7: 228.59        
Core8: 33.79        Core9: 70.02        
Core10: 37.75        Core11: 187.15        
Core12: 37.27        Core13: 160.05        
Core14: 37.59        Core15: 189.41        
Core16: 33.98        Core17: 166.18        
Core18: 31.40        Core19: 170.40        
Core20: 35.84        Core21: 230.48        
Core22: 42.76        Core23: 154.26        
Core24: 39.51        Core25: 181.21        
Core26: 40.55        Core27: 229.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.01
Socket1: 177.19
DDR read Latency(ns)
Socket0: 45352.17
Socket1: 187.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.98        Core1: 171.13        
Core2: 39.19        Core3: 184.50        
Core4: 40.02        Core5: 168.84        
Core6: 39.74        Core7: 229.52        
Core8: 38.88        Core9: 93.00        
Core10: 18.38        Core11: 187.50        
Core12: 32.30        Core13: 160.43        
Core14: 40.97        Core15: 190.19        
Core16: 34.91        Core17: 166.19        
Core18: 27.21        Core19: 170.04        
Core20: 35.52        Core21: 220.69        
Core22: 31.73        Core23: 153.78        
Core24: 34.32        Core25: 182.24        
Core26: 34.64        Core27: 237.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.40
Socket1: 178.39
DDR read Latency(ns)
Socket0: 49303.96
Socket1: 190.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.50        Core1: 172.37        
Core2: 42.09        Core3: 181.87        
Core4: 43.18        Core5: 169.04        
Core6: 46.93        Core7: 226.68        
Core8: 47.55        Core9: 88.12        
Core10: 40.84        Core11: 186.26        
Core12: 44.25        Core13: 159.91        
Core14: 40.50        Core15: 187.16        
Core16: 42.49        Core17: 168.40        
Core18: 22.14        Core19: 171.67        
Core20: 32.11        Core21: 229.69        
Core22: 37.24        Core23: 155.39        
Core24: 30.86        Core25: 179.44        
Core26: 44.69        Core27: 249.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.61
Socket1: 179.23
DDR read Latency(ns)
Socket0: 53003.43
Socket1: 191.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.85        Core1: 172.48        
Core2: 43.19        Core3: 183.38        
Core4: 45.56        Core5: 167.27        
Core6: 40.07        Core7: 232.47        
Core8: 42.97        Core9: 91.55        
Core10: 38.66        Core11: 185.75        
Core12: 19.13        Core13: 160.24        
Core14: 38.02        Core15: 184.10        
Core16: 32.91        Core17: 169.07        
Core18: 34.87        Core19: 172.03        
Core20: 34.38        Core21: 238.00        
Core22: 35.96        Core23: 157.54        
Core24: 34.42        Core25: 178.71        
Core26: 42.87        Core27: 236.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.47
Socket1: 179.72
DDR read Latency(ns)
Socket0: 48749.58
Socket1: 191.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4200
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14448606318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14448620038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7224314352; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7224314352; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7224458406; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7224458406; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6020334011; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4314996; Consumed Joules: 263.37; Watts: 43.84; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 688088; Consumed DRAM Joules: 10.53; DRAM Watts: 1.75
S1P0; QPIClocks: 14448588422; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14448596202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7224412369; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7224412369; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7224314828; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7224314828; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008768687; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7109860; Consumed Joules: 433.95; Watts: 72.23; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1706010; Consumed DRAM Joules: 26.10; DRAM Watts: 4.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11af
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.40   0.01    0.60     118 K    819 K    0.86    0.11    0.00    0.02     2912        4        2     70
   1    1     0.03   0.02   1.20    1.20      41 M     47 M    0.12    0.19    0.15    0.17     4648     3336        4     55
   2    0     0.00   0.34   0.01    0.60     112 K    816 K    0.86    0.08    0.00    0.02     1456        7        2     69
   3    1     0.04   0.03   1.20    1.20      40 M     46 M    0.13    0.20    0.10    0.12     2072     1946       23     55
   4    0     0.00   0.31   0.00    0.60      22 K    220 K    0.90    0.14    0.00    0.02     1456        3        0     70
   5    1     0.07   0.06   1.20    1.20      36 M     43 M    0.16    0.21    0.05    0.06     3696     3060        6     55
   6    0     0.00   0.42   0.00    0.60      21 K    167 K    0.87    0.24    0.00    0.01      504        7        0     69
   7    1     0.09   0.12   0.75    1.20      14 M     19 M    0.25    0.32    0.02    0.02     1064      937       58     55
   8    0     0.04   1.54   0.03    0.89      59 K    463 K    0.87    0.53    0.00    0.00     2968        7        3     68
   9    1     0.06   0.45   0.12    0.61    2325 K   4401 K    0.47    0.15    0.00    0.01      224      111        9     57
  10    0     0.02   0.81   0.03    1.01      89 K    569 K    0.84    0.56    0.00    0.00     7560       26        1     67
  11    1     0.03   0.02   1.13    1.20      38 M     44 M    0.13    0.18    0.15    0.17     2408     2390       13     55
  12    0     0.00   0.58   0.00    0.60      25 K    187 K    0.86    0.33    0.00    0.01     2688        7        1     69
  13    1     0.06   0.05   1.20    1.20      37 M     44 M    0.16    0.26    0.06    0.07     2576     3034        8     54
  14    0     0.00   0.40   0.00    0.60      15 K    123 K    0.87    0.25    0.00    0.01      392        0        1     69
  15    1     0.03   0.03   1.17    1.20      38 M     45 M    0.14    0.19    0.13    0.15     2240     2403        6     54
  16    0     0.04   1.50   0.03    0.99      37 K    434 K    0.91    0.54    0.00    0.00     2912        7        2     69
  17    1     0.05   0.04   1.20    1.20      39 M     46 M    0.16    0.22    0.08    0.09     3640     3009       45     54
  18    0     0.00   0.50   0.01    0.60      28 K    200 K    0.86    0.29    0.00    0.01     1008        1        5     69
  19    1     0.04   0.03   1.20    1.20      40 M     46 M    0.13    0.21    0.10    0.12     3416     3292        1     56
  20    0     0.02   1.63   0.01    0.72      39 K    303 K    0.87    0.40    0.00    0.00     1008        3        1     69
  21    1     0.05   0.09   0.58    1.12      12 M     17 M    0.25    0.33    0.03    0.03      728      962        3     56
  22    0     0.00   0.46   0.01    0.60      24 K    227 K    0.89    0.27    0.00    0.01      336        1        0     69
  23    1     0.07   0.06   1.20    1.20      38 M     45 M    0.15    0.23    0.06    0.07     3080     2897       65     56
  24    0     0.00   0.50   0.00    0.60      21 K    164 K    0.87    0.27    0.00    0.01      952        4        2     70
  25    1     0.06   0.05   1.20    1.20      38 M     45 M    0.15    0.18    0.06    0.08     1960     1861        2     56
  26    0     0.00   0.41   0.00    0.60      15 K    138 K    0.89    0.22    0.00    0.01     2296        3        0     69
  27    1     0.04   0.08   0.46    0.95      12 M     16 M    0.22    0.33    0.03    0.04     1008      858        3     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.76     631 K   4836 K    0.87    0.35    0.00    0.00    28448       80       20     61
 SKT    1     0.05   0.05   0.99    1.18     433 M    512 M    0.16    0.22    0.06    0.07    32760    30096      246     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.50    1.17     433 M    517 M    0.16    0.22    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8515 M ; Active cycles:  140 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 42.64 %

 C1 core residency: 9.79 %; C3 core residency: 0.29 %; C6 core residency: 47.28 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.76 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   16%    16%   
 SKT    1     6004 M   5979 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   43 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.29     0.16     220.87       8.77         197.80
 SKT   1    39.38    38.97     363.60      21.75         399.92
---------------------------------------------------------------------------------------------------------------
       *    39.67    39.13     584.47      30.52         399.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
