
Selected circuits
===================
 - **Circuit**: 12-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. WCED [%] and Power parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Power<sub>W</sub> | Delay<sub>ns</sub> | LUTs | Download |
| --- |  --- | --- | --- | --- | --- | --- | --- | --- | --- |
| add12u_0NB | 0.00 | 0.00 | 0.00 | 0.00 | 0 | 0.42 | 9.8 | 12 |  [[Verilog](add12u_0NB.v)] [[Verilog<sub>PDK45</sub>](add12u_0NB_pdk45.v)] [[C](add12u_0NB.c)] |
| add12u_0NK | 0.012 | 0.024 | 75.00 | 0.034 | 1.5 | 0.39 | 8.6 | 10 |  [[Verilog](add12u_0NK.v)] [[Verilog<sub>PDK45</sub>](add12u_0NK_pdk45.v)] [[C](add12u_0NK.c)] |
| add12u_0M4 | 0.024 | 0.049 | 87.50 | 0.068 | 5.5 | 0.38 | 8.6 | 9.0 |  [[Verilog](add12u_0M4.v)] [[Verilog<sub>PDK45</sub>](add12u_0M4_pdk45.v)] [[C](add12u_0M4.c)] |
| add12u_16V | 0.032 | 0.085 | 87.50 | 0.089 | 10 | 0.36 | 8.0 | 9.0 |  [[Verilog](add12u_16V.v)] [[Verilog<sub>PDK45</sub>](add12u_16V_pdk45.v)] [[C](add12u_16V.c)] |
| add12u_0NG | 0.098 | 0.20 | 99.61 | 0.27 | 74 | 0.36 | 7.9 | 7.0 |  [[Verilog](add12u_0NG.v)] [[Verilog<sub>PDK45</sub>](add12u_0NG_pdk45.v)] [[C](add12u_0NG.c)] |
| add12u_013 | 0.21 | 0.82 | 97.84 | 0.58 | 474 | 0.33 | 7.0 | 7.0 |  [[Verilog](add12u_013.v)] [[Verilog<sub>PDK45</sub>](add12u_013_pdk45.v)] [[C](add12u_013.c)] |
| add12u_0HR | 0.50 | 1.67 | 99.28 | 1.39 | 2518 | 0.32 | 6.9 | 5.0 |  [[Verilog](add12u_0HR.v)] [[Verilog<sub>PDK45</sub>](add12u_0HR_pdk45.v)] [[C](add12u_0HR.c)] |
| add12u_0FQ | 1.63 | 4.26 | 99.82 | 4.51 | 24520 | 0.3 | 6.7 | 3.0 |  [[Verilog](add12u_0FQ.v)] [[Verilog<sub>PDK45</sub>](add12u_0FQ_pdk45.v)] [[C](add12u_0FQ.c)] |
| add12u_2KL | 3.59 | 9.83 | 99.90 | 10.05 | 126206 | 0.29 | 6.7 | 3.0 |  [[Verilog](add12u_2KL.v)] [[Verilog<sub>PDK45</sub>](add12u_2KL_pdk45.v)] [[C](add12u_2KL.c)] |
| add12u_1JB | 12.50 | 25.00 | 100.00 | 30.48 | 13286.96e2 | 0.27 | 5.1 | 0 |  [[Verilog](add12u_1JB.v)] [[Verilog<sub>PDK45</sub>](add12u_1JB_pdk45.v)] [[C](add12u_1JB.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
PRABAKARAN B. S., MRAZEK V., VASICEK Z., SEKANINA L., SHAFIQUE M. ApproxFPGAs: Embracing ASIC-based Approximate Arithmetic Components for FPGA-Based Systems. DAC 2020.

             