

================================================================
== Vivado HLS Report for 'insertionSort'
================================================================
* Date:           Fri Jul 16 14:38:32 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        insertionSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.48|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    2|  130562|    3|  130563|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  1020|  130560|  4 ~ 512 |          -|          -|      255|    no    |
        | + Loop 1.1  |     2|     510|         2|          -|          -| 1 ~ 255 |    no    |
        +-------------+------+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     51|
|Register         |        -|      -|      65|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      65|     79|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_149_p2           |     +    |      0|  0|   9|           9|           1|
    |j_fu_121_p2           |     +    |      0|  0|   9|           9|           2|
    |exitcond_i_fu_115_p2  |   icmp   |      0|  0|   4|           9|          10|
    |tmp_5_i_fu_155_p2     |   icmp   |      0|  0|   6|          16|          16|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  28|          43|          29|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |A_address0       |   8|          4|    8|         32|
    |A_address1       |   8|          3|    8|         24|
    |ap_NS_fsm        |   1|          7|    1|          7|
    |i_i_reg_73       |   9|          2|    9|         18|
    |j_0_in_i_reg_85  |   9|          2|    9|         18|
    |p_0_reg_95       |  16|          2|   16|         32|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  51|         20|   51|        131|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |A_addr_1_reg_180  |   8|   0|    8|          0|
    |A_addr_2_reg_186  |   8|   0|    8|          0|
    |ap_CS_fsm         |   6|   0|    6|          0|
    |i_i_reg_73        |   9|   0|    9|          0|
    |j_0_in_i_reg_85   |   9|   0|    9|          0|
    |j_reg_172         |   9|   0|    9|          0|
    |p_0_reg_95        |  16|   0|   16|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  65|   0|   65|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  insertionSort  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  insertionSort  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  insertionSort  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  insertionSort  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  insertionSort  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  insertionSort  | return value |
|ap_return        | out |   16| ap_ctrl_hs |  insertionSort  | return value |
|indexOutputData  |  in |    8|   ap_none  | indexOutputData |    scalar    |
|operation_V      |  in |    1|   ap_none  |   operation_V   |    pointer   |
|A_address0       | out |    8|  ap_memory |        A        |     array    |
|A_ce0            | out |    1|  ap_memory |        A        |     array    |
|A_we0            | out |    1|  ap_memory |        A        |     array    |
|A_d0             | out |   16|  ap_memory |        A        |     array    |
|A_q0             |  in |   16|  ap_memory |        A        |     array    |
|A_address1       | out |    8|  ap_memory |        A        |     array    |
|A_ce1            | out |    1|  ap_memory |        A        |     array    |
|A_we1            | out |    1|  ap_memory |        A        |     array    |
|A_d1             | out |   16|  ap_memory |        A        |     array    |
|A_q1             |  in |   16|  ap_memory |        A        |     array    |
+-----------------+-----+-----+------------+-----------------+--------------+

