

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Wed Oct 18 18:09:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fir128_bitwidth_optimization
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      385|      513|  3.850 us|  5.130 us|  386|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      384|      512|     3 ~ 4|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     90|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      6|    -|
|Memory           |        1|    -|       5|     10|    0|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|      90|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|      95|    198|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_16s_5s_16_1_1_U1  |mul_16s_5s_16_1_1  |        0|   1|  0|   6|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   1|  0|   6|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U          |c_ROM_AUTO_1R            |        0|  5|  10|    0|   128|    5|     1|          640|
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        1|  5|  10|    0|   256|   37|     2|         4736|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_237_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln36_fu_227_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln46_fu_157_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln53_fu_199_p2   |         +|   0|  0|  14|           7|           2|
    |icmp_ln41_fu_189_p2  |      icmp|   0|  0|  15|           8|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  90|          55|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |acc_fu_64              |   9|          2|   16|         32|
    |ap_NS_fsm              |  31|          6|    1|          6|
    |i_fu_68                |   9|          2|    8|         16|
    |mul_i_i285_pn_reg_121  |   9|          2|   16|         32|
    |shift_reg_address0     |  20|          4|    7|         28|
    |shift_reg_d0           |  14|          3|   32|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  92|         19|   80|        210|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |acc_fu_64              |  16|   0|   16|          0|
    |add_ln46_reg_267       |  15|   0|   16|          1|
    |ap_CS_fsm              |   5|   0|    5|          0|
    |c_load_reg_302         |   5|   0|    5|          0|
    |i_fu_68                |   8|   0|    8|          0|
    |icmp_ln41_reg_283      |   1|   0|    1|          0|
    |mul_i_i285_pn_reg_121  |  16|   0|   16|          0|
    |trunc_ln54_reg_297     |  16|   0|   16|          0|
    |zext_ln36_reg_275      |   8|   0|   64|         56|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  90|   0|  147|         57|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

