/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire [8:0] celloutsig_0_8z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [31:0] celloutsig_1_3z;
  wire [19:0] celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_86z = !(celloutsig_0_36z ? celloutsig_0_23z : celloutsig_0_19z[9]);
  assign celloutsig_0_26z = !(celloutsig_0_25z ? celloutsig_0_3z[3] : celloutsig_0_0z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z[8] | celloutsig_0_6z[3]) & celloutsig_0_3z[3]);
  assign celloutsig_0_29z = ~((celloutsig_0_0z | celloutsig_0_12z) & celloutsig_0_14z[0]);
  assign celloutsig_0_23z = celloutsig_0_16z | ~(celloutsig_0_13z[3]);
  assign celloutsig_0_0z = in_data[73] ^ in_data[42];
  reg [11:0] _06_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 12'h000;
    else _06_ <= { celloutsig_0_46z[3], celloutsig_0_10z };
  assign out_data[11:0] = _06_;
  assign celloutsig_1_19z = in_data[190:184] === { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_3z[9], celloutsig_0_0z, celloutsig_0_0z } <= { celloutsig_0_2z[3:2], celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_23z, 1'h0 } <= celloutsig_0_14z[3:0];
  assign celloutsig_0_5z = { celloutsig_0_2z[9:8], celloutsig_0_3z[11:3], celloutsig_0_3z[3], celloutsig_0_3z[3], celloutsig_0_3z[3], celloutsig_0_4z, celloutsig_0_4z } <= { in_data[51:50], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_10z[4:2], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z } <= { celloutsig_0_10z[5:2], 1'h0, celloutsig_0_4z };
  assign celloutsig_0_36z = { celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_14z } && { celloutsig_0_3z[5:3], celloutsig_0_3z[3], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_21z };
  assign celloutsig_1_18z = celloutsig_1_5z[16:12] && { celloutsig_1_5z[4:1], celloutsig_1_11z };
  assign celloutsig_0_18z = { in_data[74], celloutsig_0_7z, celloutsig_0_4z } && { celloutsig_0_3z[5:3], celloutsig_0_3z[3] };
  assign celloutsig_1_2z = celloutsig_1_0z[9:0] < celloutsig_1_0z[11:2];
  assign celloutsig_0_19z = { celloutsig_0_2z[9:6], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_16z } % { 1'h1, celloutsig_0_3z[7:3], celloutsig_0_3z[3], celloutsig_0_3z[3], celloutsig_0_3z[3], celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_46z = celloutsig_0_40z ? celloutsig_0_33z[8:4] : { celloutsig_0_37z[5:3], celloutsig_0_26z, celloutsig_0_16z };
  assign celloutsig_0_8z = celloutsig_0_4z ? { in_data[33:30], celloutsig_0_0z, 1'h1, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z } : { in_data[90:83], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[105] ? in_data[163:150] : { in_data[118:106], 1'h0 };
  assign celloutsig_1_1z = celloutsig_1_0z[6] ? { 1'h1, celloutsig_1_0z[5:1] } : { celloutsig_1_0z[11:7], 1'h0 };
  assign celloutsig_1_5z = celloutsig_1_0z[1] ? in_data[129:110] : { celloutsig_1_3z[25:23], celloutsig_1_3z[31:27], celloutsig_1_3z[17:6] };
  assign celloutsig_0_33z = celloutsig_0_19z[8] ? celloutsig_0_2z[9:1] : { celloutsig_0_19z[9], 1'h0, celloutsig_0_19z[7:2], celloutsig_0_23z };
  assign celloutsig_1_11z = in_data[107:100] != { celloutsig_1_0z[5], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_21z = celloutsig_0_3z[10:5] != { celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_15z } != { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_37z = - { celloutsig_0_13z[3:0], celloutsig_0_23z, celloutsig_0_5z };
  assign celloutsig_0_2z = - { in_data[56:48], celloutsig_0_0z };
  assign celloutsig_0_6z = ~ { in_data[71:68], celloutsig_0_0z };
  assign celloutsig_0_13z = ~ { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_15z = | celloutsig_0_10z[8:2];
  assign celloutsig_0_16z = | celloutsig_0_2z[7:1];
  assign celloutsig_0_27z = | { celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_4z } - { celloutsig_0_2z[0], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_6z[3:0], celloutsig_0_7z, 1'h0 } - { celloutsig_0_8z[5:2], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_19z[7:2], celloutsig_0_4z } ^ { celloutsig_0_13z[5:1], celloutsig_0_0z, celloutsig_0_29z };
  assign celloutsig_0_3z[11:3] = ~ { in_data[75:68], celloutsig_0_0z };
  assign { celloutsig_1_3z[26], celloutsig_1_3z[11:6], celloutsig_1_3z[25:23], celloutsig_1_3z[31:27], celloutsig_1_3z[17:12] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z[2:0] = { celloutsig_0_3z[3], celloutsig_0_3z[3], celloutsig_0_3z[3] };
  assign { celloutsig_1_3z[22:18], celloutsig_1_3z[5:0] } = { celloutsig_1_3z[31:27], celloutsig_1_3z[11:6] };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z };
endmodule
