{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1407472300538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1407472300539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 08 13:31:40 2014 " "Processing started: Fri Aug 08 13:31:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1407472300539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1407472300539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reversi_FPGA -c reversi_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off reversi_FPGA -c reversi_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1407472300539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1407472301007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xorshift32.v(10) " "Verilog HDL information at xorshift32.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../xorshift32/xorshift32.v" "" { Text "C:/altera/13.0/projects/xorshift32/xorshift32.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1407472301080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/xorshift32/xorshift32.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/xorshift32/xorshift32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorshift32 " "Found entity 1: xorshift32" {  } { { "../xorshift32/xorshift32.v" "" { Text "C:/altera/13.0/projects/xorshift32/xorshift32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/rs232c_rx/rs232c_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/rs232c_rx/rs232c_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232c_tx " "Found entity 1: rs232c_tx" {  } { { "../rs232c_rx/rs232c_tx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/rs232c_rx/rs232c_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/rs232c_rx/rs232c_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232c_rx " "Found entity 1: rs232c_rx" {  } { { "../rs232c_rx/rs232c_rx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/rs232c_rx/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/rs232c_rx/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/reversi_judge.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/reversi_judge.v" { { "Info" "ISGN_ENTITY_NAME" "1 reversi_judge " "Found entity 1: reversi_judge" {  } { { "../reversi/reversi_judge.v" "" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/reversi.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/reversi.v" { { "Info" "ISGN_ENTITY_NAME" "1 reversi " "Found entity 1: reversi" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301101 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "print_rs232c.v(74) " "Verilog HDL information at print_rs232c.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1407472301106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/print_rs232c.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/print_rs232c.v" { { "Info" "ISGN_ENTITY_NAME" "1 print_rs232c " "Found entity 1: print_rs232c" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301107 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "judge.v(31) " "Verilog HDL information at judge.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1407472301113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/judge.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/judge.v" { { "Info" "ISGN_ENTITY_NAME" "1 judge " "Found entity 1: judge" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/input_rs232c.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0/projects/reversi/input_rs232c.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_rs232c " "Found entity 1: input_rs232c" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/projects/reversi/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /altera/13.0/projects/reversi/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reversi_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file reversi_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 reversi_FPGA " "Found entity 1: reversi_FPGA" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_data.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_data " "Found entity 1: cnt_data" {  } { { "cnt_data.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/cnt_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_reversi.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_reversi.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_reversi " "Found entity 1: LCD_reversi" {  } { { "LCD_reversi.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472301135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472301135 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "judge judge.v(10) " "Verilog HDL Parameter Declaration warning at judge.v(10): Parameter Declaration in module \"judge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301137 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "judge judge.v(11) " "Verilog HDL Parameter Declaration warning at judge.v(11): Parameter Declaration in module \"judge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301137 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "judge judge.v(12) " "Verilog HDL Parameter Declaration warning at judge.v(12): Parameter Declaration in module \"judge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301137 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(12) " "Verilog HDL Parameter Declaration warning at reversi.v(12): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301151 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(13) " "Verilog HDL Parameter Declaration warning at reversi.v(13): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301151 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(14) " "Verilog HDL Parameter Declaration warning at reversi.v(14): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301151 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(15) " "Verilog HDL Parameter Declaration warning at reversi.v(15): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301152 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(16) " "Verilog HDL Parameter Declaration warning at reversi.v(16): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301152 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reversi reversi.v(18) " "Verilog HDL Parameter Declaration warning at reversi.v(18): Parameter Declaration in module \"reversi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301152 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(15) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(15): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301152 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(16) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(16): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301152 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(17) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(17): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301152 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(18) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(18): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301152 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(19) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(19): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(20) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(20): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(23) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(23): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(24) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(24): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(25) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(25): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(26) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(26): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(27) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(27): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(28) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(28): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(29) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(29): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "print_rs232c print_rs232c.v(30) " "Verilog HDL Parameter Declaration warning at print_rs232c.v(30): Parameter Declaration in module \"print_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301154 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(12) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(12): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301156 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(13) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(13): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301156 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(14) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(14): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301157 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(15) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(15): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301157 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(16) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(16): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301157 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(18) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(18): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301157 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_rs232c input_rs232c.v(19) " "Verilog HDL Parameter Declaration warning at input_rs232c.v(19): Parameter Declaration in module \"input_rs232c\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1407472301157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reversi_FPGA " "Elaborating entity \"reversi_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1407472301279 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS reversi_FPGA.v(77) " "Output port \"UART_CTS\" at reversi_FPGA.v(77) has no driver" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1407472301291 "|reversi_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reversi reversi:U0 " "Elaborating entity \"reversi\" for hierarchy \"reversi:U0\"" {  } { { "reversi_FPGA.v" "U0" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472301325 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reversi.v(57) " "Verilog HDL Case Statement information at reversi.v(57): all case item expressions in this case statement are onehot" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1407472301331 "|reversi_FPGA|reversi:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 reversi.v(124) " "Verilog HDL assignment warning at reversi.v(124): truncated value with size 11 to match size of target (8)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301368 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301446 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301447 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301447 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301447 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301447 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301447 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301447 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[63\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[63\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301447 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301447 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301447 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301448 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301448 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301448 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301448 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301448 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[62\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[62\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301448 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301448 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301448 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301448 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301449 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301449 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301449 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301449 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[61\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[61\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301449 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301449 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301449 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301449 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301449 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301449 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301450 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301450 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[60\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[60\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301450 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301450 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301450 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301450 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301450 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301450 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301450 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301450 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[59\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[59\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301451 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301451 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301451 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301451 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301451 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301451 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301451 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301451 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[58\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[58\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301451 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301452 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301452 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301452 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301452 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301452 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301452 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301452 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[57\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[57\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301452 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301452 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301453 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301453 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301453 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301453 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301453 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301453 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[56\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[56\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301453 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301453 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301453 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301453 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301454 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301454 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301454 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301454 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[55\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[55\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301454 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301454 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301454 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301454 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301454 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301455 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301455 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301455 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[54\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[54\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301455 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301455 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301455 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301455 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301455 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301456 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301456 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301456 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[53\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[53\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301456 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301456 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301456 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301456 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301456 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301456 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301457 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301457 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[52\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[52\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301457 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301457 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301457 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301457 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301457 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301457 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301457 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301458 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[51\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[51\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301458 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301458 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301458 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301458 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301458 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301458 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301458 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301458 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[50\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[50\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301459 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301459 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301459 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301459 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301459 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301459 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301459 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301459 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[49\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[49\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301459 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301459 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301460 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301460 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301460 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301460 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301460 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301460 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[48\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[48\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301460 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301460 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301460 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301461 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301461 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301461 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301461 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301461 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[47\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[47\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301461 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301461 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301461 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301461 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301462 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301462 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301462 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301462 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[46\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[46\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301462 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301462 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301462 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301462 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301462 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301462 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301463 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301463 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[45\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[45\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301463 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301463 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301463 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301463 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301463 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301463 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301463 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301464 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[44\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[44\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301464 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301464 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301464 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301464 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301464 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301464 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301464 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301464 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[43\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[43\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301465 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301465 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301465 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301465 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301465 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301465 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301465 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301465 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[42\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[42\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301465 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301465 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301466 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301466 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301466 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301466 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301466 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301466 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[41\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[41\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301466 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301466 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301466 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301467 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301467 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301467 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301467 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301467 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[40\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[40\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301467 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301467 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301467 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301468 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301468 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301468 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301468 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301468 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[39\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[39\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301468 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301468 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301468 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301468 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301468 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301469 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301469 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301469 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[38\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[38\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301469 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301469 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301469 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301469 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301469 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301469 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301470 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301470 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[37\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[37\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301470 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301470 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301470 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301470 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301470 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301470 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301470 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301471 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[36\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[36\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301471 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301471 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301471 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301471 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301471 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301471 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301471 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301471 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[35\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[35\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301472 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301472 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301472 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301472 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301472 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301472 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301472 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301472 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[34\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[34\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301472 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301472 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301473 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301473 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301473 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301473 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301473 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301473 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[33\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[33\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301473 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301473 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301474 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301474 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301474 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301474 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301474 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301474 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[32\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[32\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301474 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301474 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301474 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301475 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301475 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301475 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301475 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301475 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[31\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[31\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301475 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301475 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301475 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301475 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301476 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301476 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301476 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301476 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[30\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[30\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301476 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301476 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301476 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301476 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301476 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301476 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301477 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301477 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[29\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[29\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301477 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301477 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301477 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301477 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301477 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301477 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301477 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301478 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[28\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[28\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301478 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301478 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301478 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301478 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301478 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301478 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301478 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301479 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[27\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[27\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301479 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301479 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301479 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301479 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301479 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301479 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301479 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301479 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[26\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[26\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301480 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301480 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301480 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301480 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301480 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301480 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301480 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301480 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[25\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[25\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301480 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301481 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301481 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301481 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301481 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301481 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301481 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301481 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[24\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[24\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301481 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301481 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301482 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301482 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301482 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301482 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301482 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301482 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[23\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[23\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301482 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301482 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301482 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301483 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301483 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301483 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301483 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301483 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[22\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[22\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301483 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301483 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301483 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301483 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301484 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301484 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301484 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301484 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[21\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[21\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301484 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301484 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301484 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301484 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301484 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301485 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301485 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301485 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[20\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[20\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301485 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301485 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301485 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301485 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301485 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301485 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301486 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301486 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[19\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[19\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301486 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301486 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301486 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301486 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301486 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301486 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301487 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301487 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[18\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[18\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301487 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301487 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301487 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301487 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301487 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301487 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301487 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301488 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[17\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[17\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301488 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301488 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301488 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301488 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301488 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301488 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301488 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301488 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[16\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[16\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301489 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301489 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301489 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301489 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301489 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301489 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301489 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301489 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[15\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[15\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301490 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301490 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301490 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301490 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301490 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301490 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301490 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301490 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[14\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[14\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301490 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301491 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301491 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301491 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301491 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301491 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301491 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301491 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[13\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[13\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301491 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301491 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301492 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301492 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301492 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301492 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301492 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301492 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[12\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[12\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301492 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301492 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301492 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301493 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301493 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301493 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301493 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301493 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[11\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[11\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301493 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301493 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301493 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301493 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301494 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301494 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301494 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301494 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[10\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[10\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301494 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301494 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301494 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301494 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301494 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301495 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301495 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301495 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[9\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[9\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301495 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301495 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301495 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301495 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301495 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301495 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301496 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301496 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[8\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[8\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301496 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301496 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301496 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301496 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301496 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301496 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301497 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301497 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[7\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[7\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301497 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301497 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301497 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301497 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301497 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301497 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301497 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301498 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[6\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[6\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301498 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301498 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301498 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301498 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301498 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301498 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301498 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301498 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[5\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[5\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301499 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301499 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301499 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301499 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301499 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301499 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301499 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301499 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[4\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[4\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301499 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301500 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301500 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301500 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301500 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301500 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301500 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301500 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[3\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[3\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301500 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301501 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301501 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301501 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301501 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301501 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301501 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301501 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[2\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[2\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301501 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301502 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301502 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301502 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301502 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301502 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301502 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301502 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[1\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[1\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301502 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[0\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[0\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301502 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[1\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[1\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301503 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[2\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[2\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301503 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[3\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[3\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301503 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[4\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[4\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301503 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[5\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[5\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301503 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[6\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[6\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301503 "|reversi_FPGA|reversi:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eval\[0\]\[7\] reversi.v(75) " "Inferred latch for \"eval\[0\]\[7\]\" at reversi.v(75)" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407472301503 "|reversi_FPGA|reversi:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_rs232c reversi:U0\|print_rs232c:U_PRINT " "Elaborating entity \"print_rs232c\" for hierarchy \"reversi:U0\|print_rs232c:U_PRINT\"" {  } { { "../reversi/reversi.v" "U_PRINT" { Text "C:/altera/13.0/projects/reversi/reversi.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472301680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 print_rs232c.v(176) " "Verilog HDL assignment warning at print_rs232c.v(176): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/print_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301685 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232c_tx reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT " "Elaborating entity \"rs232c_tx\" for hierarchy \"reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\"" {  } { { "../reversi/print_rs232c.v" "RT" { Text "C:/altera/13.0/projects/reversi/print_rs232c.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472301715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rs232c_tx.v(17) " "Verilog HDL assignment warning at rs232c_tx.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../rs232c_rx/rs232c_tx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301715 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232c_tx.v(19) " "Verilog HDL assignment warning at rs232c_tx.v(19): truncated value with size 32 to match size of target (16)" {  } { { "../rs232c_rx/rs232c_tx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301715 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rs232c_tx.v(57) " "Verilog HDL assignment warning at rs232c_tx.v(57): truncated value with size 32 to match size of target (3)" {  } { { "../rs232c_rx/rs232c_tx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301717 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div " "Elaborating entity \"clk_div\" for hierarchy \"reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\"" {  } { { "../rs232c_rx/rs232c_tx.v" "div" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472301728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clk_div.v(17) " "Verilog HDL assignment warning at clk_div.v(17): truncated value with size 32 to match size of target (16)" {  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301729 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_rs232c reversi:U0\|input_rs232c:U_INPUT " "Elaborating entity \"input_rs232c\" for hierarchy \"reversi:U0\|input_rs232c:U_INPUT\"" {  } { { "../reversi/reversi.v" "U_INPUT" { Text "C:/altera/13.0/projects/reversi/reversi.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472301739 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cLastFlag input_rs232c.v(21) " "Verilog HDL or VHDL warning at input_rs232c.v(21): object \"cLastFlag\" assigned a value but never read" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1407472301740 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232c_rx reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR " "Elaborating entity \"rs232c_rx\" for hierarchy \"reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\"" {  } { { "../reversi/input_rs232c.v" "RR" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472301786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232c_rx.v(14) " "Verilog HDL assignment warning at rs232c_rx.v(14): truncated value with size 32 to match size of target (16)" {  } { { "../rs232c_rx/rs232c_rx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301786 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rs232c_rx.v(39) " "Verilog HDL assignment warning at rs232c_rx.v(39): truncated value with size 32 to match size of target (8)" {  } { { "../rs232c_rx/rs232c_rx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301787 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rs232c_rx.v(43) " "Verilog HDL assignment warning at rs232c_rx.v(43): truncated value with size 32 to match size of target (8)" {  } { { "../rs232c_rx/rs232c_rx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301787 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rs232c_rx.v(53) " "Verilog HDL assignment warning at rs232c_rx.v(53): truncated value with size 32 to match size of target (8)" {  } { { "../rs232c_rx/rs232c_rx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_rx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301788 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reversi_judge reversi:U0\|reversi_judge:U_JUDGE " "Elaborating entity \"reversi_judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\"" {  } { { "../reversi/reversi.v" "U_JUDGE" { Text "C:/altera/13.0/projects/reversi/reversi.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472301810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472301960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301961 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472301961 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302059 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302059 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302059 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302060 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302060 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472302085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302086 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302086 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302187 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302188 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302188 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302189 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302189 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472302218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302218 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302218 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302320 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302320 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302320 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302321 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302321 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472302349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302350 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302350 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302451 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302452 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302452 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302452 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302453 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472302481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302481 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302482 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302582 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302582 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302584 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472302610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302610 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302611 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302712 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302712 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302712 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302713 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302713 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472302740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302741 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302741 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302842 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302842 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302843 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302843 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302844 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[0\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[0\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472302873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302873 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472302874 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302973 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302973 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302974 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302974 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472302975 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[0].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472303003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303003 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303003 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303104 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303104 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303104 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303105 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303105 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472303133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303134 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303134 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303238 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303239 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303239 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303239 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303240 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472303270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303270 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303271 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303375 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303375 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303375 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303376 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303376 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472303407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303408 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303408 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303513 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303513 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303514 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303514 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303515 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472303548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303549 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303549 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303653 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303653 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303653 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303654 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303654 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472303684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303684 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303684 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303791 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303791 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303792 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303792 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303792 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472303824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303824 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303824 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303929 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303929 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303929 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303930 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472303930 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[1\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[1\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472303963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303964 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472303964 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472304014 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472304033 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304065 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304065 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304065 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304066 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304066 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[1].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472304096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304096 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304096 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304198 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304198 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304198 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304199 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304199 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472304226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304226 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304226 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304334 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304335 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304335 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304335 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304336 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472304367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304368 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304368 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304474 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304474 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304475 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304475 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304475 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472304509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304510 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304510 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304616 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304616 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304617 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304618 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304618 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472304653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304653 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304653 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304758 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304759 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304759 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304759 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304760 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472304791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304792 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304792 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304898 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304898 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304898 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304899 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472304899 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472304931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304932 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472304932 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472304985 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472305006 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305038 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305038 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305039 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305039 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305039 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[2\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[2\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472305072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305073 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305073 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472305123 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472305142 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305176 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305177 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305177 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305178 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305178 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[2].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472305205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305205 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305205 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305305 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305306 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305306 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305306 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305307 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472305334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305334 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305335 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305439 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305439 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305440 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305440 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305440 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472305476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305476 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305476 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305584 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305584 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305584 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472305619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305620 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305620 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305727 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305728 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305728 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305728 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305729 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472305762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305762 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305762 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305869 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305870 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305870 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305870 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472305871 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472305904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305904 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472305904 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472305957 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472305979 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306010 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306010 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306011 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306011 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306011 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472306045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306046 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306046 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472306099 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472306119 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306151 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306152 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306152 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306153 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306153 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[3\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[3\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472306187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306187 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306188 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472306239 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472306257 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306289 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306289 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306289 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306290 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306290 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[3].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472306317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306318 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306318 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306418 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306419 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306419 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306419 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306420 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472306450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306450 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306450 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306558 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306558 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306558 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306559 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306559 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472306591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306591 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306591 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306698 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306699 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306699 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306700 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306700 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472306735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306736 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306736 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306842 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306842 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306843 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306843 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306843 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472306877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306878 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472306878 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472306933 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472306954 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306985 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306985 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306985 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306986 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472306986 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472307020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307020 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307021 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472307075 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472307096 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307127 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307127 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307127 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307128 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307128 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472307163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307164 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307164 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472307218 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472307238 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307269 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307269 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307269 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307270 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307270 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[4\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[4\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472307302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307302 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307302 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472307354 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472307373 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307403 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307403 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307404 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307404 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307405 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[4].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472307432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307433 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307433 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307538 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307538 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307539 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307539 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307540 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472307567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307568 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307568 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307673 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307673 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307674 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307674 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307675 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472307708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307709 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307709 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307815 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307815 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307815 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307816 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307816 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472307849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307849 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307849 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472307903 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472307926 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307956 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307956 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307956 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307957 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472307957 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472307991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307991 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472307991 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472308047 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472308068 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308098 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308098 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308099 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308099 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308100 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472308135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308135 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308135 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472308190 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472308211 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308243 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308243 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308244 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308244 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308244 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472308280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308281 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308281 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472308335 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472308356 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308386 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308386 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308386 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308387 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308387 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[5\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[5\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472308419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308419 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308420 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472308477 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472308496 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308526 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308526 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308527 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308527 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308527 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[5].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472308555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308556 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308556 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308658 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308658 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308659 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308659 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308659 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472308689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308689 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308690 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308795 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308795 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308796 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308796 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308796 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472308828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308829 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308829 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472308881 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472308905 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308934 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308934 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308935 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308935 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472308935 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472308967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308968 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472308968 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309021 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309044 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309075 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309075 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309075 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309076 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309076 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472309108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309108 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309108 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309162 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309184 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309213 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309213 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309214 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309214 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309214 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472309249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309249 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309250 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309304 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309325 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309354 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309354 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309355 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309355 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309356 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472309387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309388 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309388 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309445 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309465 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309495 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309495 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309496 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309496 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309496 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[6\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[6\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472309528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309529 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309529 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309583 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309601 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309630 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309631 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309631 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309631 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309632 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[6].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[0\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[0\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[0\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472309660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309661 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309661 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309761 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309761 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309761 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309762 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309762 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[0].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[1\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[1\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[1\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472309790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309791 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309791 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309841 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309864 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309894 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309894 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309894 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309895 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472309895 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[1].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[2\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[2\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[2\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472309922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309923 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472309923 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309974 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472309996 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310026 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310026 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310026 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310027 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310027 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[2].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[3\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[3\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[3\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472310055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310055 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310055 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472310107 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472310129 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310157 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310158 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310158 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310158 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310159 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[3].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[4\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[4\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[4\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472310186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310187 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310187 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472310240 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472310261 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310289 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310289 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310289 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310290 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310290 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[4].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[5\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[5\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[5\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472310319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310319 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310319 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472310372 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472310393 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310421 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310421 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310421 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310422 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310422 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[5].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[6\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[6\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[6\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472310454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310455 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310455 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472310509 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472310530 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310558 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310558 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310558 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310559 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310559 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[6].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[7\].J0 " "Elaborating entity \"judge\" for hierarchy \"reversi:U0\|reversi_judge:U_JUDGE\|judge:i_loop\[7\].j_loop\[7\].J0\"" {  } { { "../reversi/reversi_judge.v" "i_loop\[7\].j_loop\[7\].J0" { Text "C:/altera/13.0/projects/reversi/reversi_judge.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472310586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(10) " "Verilog HDL assignment warning at judge.v(10): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310587 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 judge.v(11) " "Verilog HDL assignment warning at judge.v(11): truncated value with size 32 to match size of target (3)" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310587 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(185) " "Verilog HDL error at judge.v(185): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 185 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472310641 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "judge.v(216) " "Verilog HDL error at judge.v(216): constant value overflow" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 216 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1407472310660 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FillFlag judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"FillFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310688 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeY judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeY\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310688 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310688 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OppositeX judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"OppositeX\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310689 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j judge.v(31) " "Verilog HDL Always Construct warning at judge.v(31): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../reversi/judge.v" "" { Text "C:/altera/13.0/projects/reversi/judge.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407472310689 "|reversi_FPGA|reversi:U0|reversi_judge:U_JUDGE|judge:i_loop[7].j_loop[7].J0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorshift32 reversi:U0\|xorshift32:U_XORSHIFT " "Elaborating entity \"xorshift32\" for hierarchy \"reversi:U0\|xorshift32:U_XORSHIFT\"" {  } { { "../reversi/reversi.v" "U_XORSHIFT" { Text "C:/altera/13.0/projects/reversi/reversi.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472310715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_data cnt_data:U1 " "Elaborating entity \"cnt_data\" for hierarchy \"cnt_data:U1\"" {  } { { "reversi_FPGA.v" "U1" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472310728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:U2 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:U2\"" {  } { { "reversi_FPGA.v" "U2" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472310757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_reversi LCD_reversi:U10 " "Elaborating entity \"LCD_reversi\" for hierarchy \"LCD_reversi:U10\"" {  } { { "reversi_FPGA.v" "U10" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472310777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_reversi.v(57) " "Verilog HDL assignment warning at LCD_reversi.v(57): truncated value with size 32 to match size of target (18)" {  } { { "LCD_reversi.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310779 "|reversi_FPGA|LCD_reversi:U10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_reversi.v(65) " "Verilog HDL assignment warning at LCD_reversi.v(65): truncated value with size 32 to match size of target (6)" {  } { { "LCD_reversi.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310779 "|reversi_FPGA|LCD_reversi:U10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_reversi.v(70) " "Verilog HDL assignment warning at LCD_reversi.v(70): truncated value with size 32 to match size of target (6)" {  } { { "LCD_reversi.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310779 "|reversi_FPGA|LCD_reversi:U10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_reversi:U10\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_reversi:U10\|LCD_Controller:u0\"" {  } { { "LCD_reversi.v" "u0" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_reversi.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472310809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(65) " "Verilog HDL assignment warning at LCD_Controller.v(65): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/LCD_Controller.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1407472310810 "|reversi_FPGA|LCD_reversi:U10|LCD_Controller:u0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "reversi_FPGA.v" "Mod2" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472334487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "reversi_FPGA.v" "Div2" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472334487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "reversi_FPGA.v" "Mod1" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472334487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "reversi_FPGA.v" "Div1" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472334487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "reversi_FPGA.v" "Mod0" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472334487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "reversi_FPGA.v" "Div0" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472334487 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1407472334487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472334564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472334564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472334564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472334564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472334564 ""}  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1407472334564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472334639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472334639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472334660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472334660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472334690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472334690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472334834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472334834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472334915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472334915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472334937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472334938 ""}  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1407472334938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/altera/13.0/projects/reversi_FPGA/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407472335013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407472335013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472335043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472335043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472335043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472335043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472335043 ""}  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1407472335043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472335066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472335066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472335066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472335066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407472335066 ""}  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1407472335066 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1407472336217 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1407472336299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1407472336299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1407472336299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1407472336299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1407472336299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1407472336299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1407472336299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1407472336299 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1407472336299 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 118 -1 0 } } { "../rs232c_rx/rs232c_tx.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/rs232c_tx.v" 6 -1 0 } } { "../reversi/reversi.v" "" { Text "C:/altera/13.0/projects/reversi/reversi.v" 20 -1 0 } } { "../xorshift32/xorshift32.v" "" { Text "C:/altera/13.0/projects/xorshift32/xorshift32.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1407472336529 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1407472336530 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472344425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472344425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472344425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472344425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472344425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472344425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472344425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472344425 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1407472344425 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407472344426 "|reversi_FPGA|UART_CTS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1407472344426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1407472345288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1407472359533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.map.smsg " "Generated suppressed messages file C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1407472359863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1407472360248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472360248 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472360709 "|reversi_FPGA|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472360709 "|reversi_FPGA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472360709 "|reversi_FPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472360709 "|reversi_FPGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472360709 "|reversi_FPGA|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407472360709 "|reversi_FPGA|UART_RTS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1407472360709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4350 " "Implemented 4350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1407472360710 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1407472360710 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1407472360710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4270 " "Implemented 4270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1407472360710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1407472360710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 595 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 595 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1407472360820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 08 13:32:40 2014 " "Processing ended: Fri Aug 08 13:32:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1407472360820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1407472360820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1407472360820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1407472360820 ""}
