$date
	Tue Dec 21 18:47:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module data_delay_tb $end
$var wire 32 ! o_Dout [31:0] $end
$var reg 8 " i_Din [7:0] $end
$var reg 1 # i_clk $end
$var reg 1 $ i_rst $end
$scope module uut $end
$var wire 8 % i_Din [7:0] $end
$var wire 1 # i_clk $end
$var wire 1 $ i_rst $end
$var wire 32 & o_Dout [31:0] $end
$var wire 32 ' data_scale [31:0] $end
$scope begin genblk1[0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
bx %
0$
0#
bx "
b0 !
$end
#100
b100100 "
b100100 %
1#
#200
0#
#300
b10000001 "
b10000001 %
1#
#400
0#
#500
b1001 !
b1001 &
b1001 '
b1001 "
b1001 %
1$
1#
#600
0#
#700
b100101100011 !
b100101100011 &
b100101100011 '
b1100011 "
b1100011 %
1#
#800
0#
#900
b10010110001100001101 !
b10010110001100001101 &
b10010110001100001101 '
b1101 "
b1101 %
1#
#1000
0#
#1100
b1001011000110000110110001101 !
b1001011000110000110110001101 &
b1001011000110000110110001101 '
b10001101 "
b10001101 %
1#
#1200
0#
#1300
b1100011000011011000110101100101 !
b1100011000011011000110101100101 &
b1100011000011011000110101100101 '
b1100101 "
b1100101 %
1#
#1400
0#
#1500
1#
