# 1
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling package instr_register_test_sv_unit
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# -- Compiling interface tb_ifc
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim +notimingchecks +code=bcesft +nowarnTSCALE -coverage -sva -quiet -sv_seed 777777 -novopt top 
# Refreshing D:\FACULTATE\ANUL4_SEM2\TSC\TSC\Lab\sim\work.instr_register_pkg
# Refreshing D:\FACULTATE\ANUL4_SEM2\TSC\TSC\Lab\sim\work.top
# Refreshing D:\FACULTATE\ANUL4_SEM2\TSC\TSC\Lab\sim\work.tb_ifc
# Refreshing D:\FACULTATE\ANUL4_SEM2\TSC\TSC\Lab\sim\work.instr_register_test_sv_unit
# Refreshing D:\FACULTATE\ANUL4_SEM2\TSC\TSC\Lab\sim\work.instr_register_test
# Refreshing D:\FACULTATE\ANUL4_SEM2\TSC\TSC\Lab\sim\work.instr_register
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(29): Clocking block output #parent#.Laborator2_new.cb.opcode is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(18): Clocking block output #parent#.Laborator2_new.cb.operand_a is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(24): Clocking block output #parent#.Laborator2_new.cb.operand_b is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(29): Clocking block output #parent#.Laborator2_new.cb.opcode is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(18): Clocking block output #parent#.Laborator2_new.cb.operand_a is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(24): Clocking block output #parent#.Laborator2_new.cb.operand_b is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(123): Clocking block output Laborator2_new.cb.opcode is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(124): Clocking block output Laborator2_new.cb.operand_a is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(125): Clocking block output Laborator2_new.cb.operand_b is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(122): Clocking block output Laborator2_new.cb.write_pointer is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(131): Clocking block output Laborator2_new.cb.read_pointer is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Error: (vish-4014) No objects found matching '/top/test/seed'.
# Executing ONERROR command at macro ./wave.do line 3
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ************************FIRST HEADER***********************
# ***********************************************************
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 0: 
#   opcode = 6 (DIV)
#   operand_a = 3
#   operand_b = 7
# 
#   Time =                   20ns
# Writing to register location 1: 
#   opcode = 7 (MOD)
#   operand_a = -11
#   operand_b = 8
# 
#   Time =                   30ns
# Writing to register location 2: 
#   opcode = 4 (SUB)
#   operand_a = -14
#   operand_b = 6
# 
#   Time =                   40ns
# Writing to register location 3: 
#   opcode = 3 (ADD)
#   operand_a = -3
#   operand_b = 11
# 
#   Time =                   50ns
# Writing to register location 4: 
#   opcode = 0 (ZERO)
#   operand_a = -11
#   operand_b = 12
# 
#   Time =                   60ns
# 
# Reading back the same register locations written...
# Read from register location 0: 
#   opcode = 6 (DIV)
#   operand_a = 3
#   operand_b = 7
# 
#   Result = 0
# 
#   Time =                    75ns
# Read from register location 1: 
#   opcode = 7 (MOD)
#   operand_a = -11
#   operand_b = 8
# 
#   Result = -3
# 
#   Time =                    85ns
# Read from register location 2: 
#   opcode = 4 (SUB)
#   operand_a = -14
#   operand_b = 6
# 
#   Result = -20
# 
#   Time =                    95ns
# Read from register location 3: 
#   opcode = 3 (ADD)
#   operand_a = -3
#   operand_b = 11
# 
#   Result = 8
# 
#   Time =                   105ns
# Read from register location 4: 
#   opcode = 0 (ZERO)
#   operand_a = -11
#   operand_b = 12
# 
#   Result = 0
# 
#   Time =                   115ns
# Read from register location 5: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
#   Result = 0
# 
#   Time =                   125ns
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# ** Note: $finish    : ../lab01_testbench-interface/instr_register_test.sv(99)
#    Time: 130 ps  Iteration: 2  Instance: /top/test
# 1
# Break in Task run at ../lab01_testbench-interface/instr_register_test.sv line 99
# Simulation Breakpoint: 1
# Break in Task run at ../lab01_testbench-interface/instr_register_test.sv line 99
# MACRO ./run.do PAUSED at line 49
