
Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001ac2  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  00001ac2  00001b36  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001a34  00000000  00000000  00001b48  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000ee7  00000000  00000000  0000357c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00004463  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  000045a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00004713  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  0000635c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00007247  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00007ff4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00008154  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  000083e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00008baf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 ec       	ldi	r30, 0xC2	; 194
      68:	fa e1       	ldi	r31, 0x1A	; 26
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 37       	cpi	r26, 0x70	; 112
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 8e 0b 	call	0x171c	; 0x171c <main>
      7a:	0c 94 5f 0d 	jmp	0x1abe	; 0x1abe <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 e3 0c 	jmp	0x19c6	; 0x19c6 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a8 e6       	ldi	r26, 0x68	; 104
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 ff 0c 	jmp	0x19fe	; 0x19fe <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 ef 0c 	jmp	0x19de	; 0x19de <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 0b 0d 	jmp	0x1a16	; 0x1a16 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 ef 0c 	jmp	0x19de	; 0x19de <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 0b 0d 	jmp	0x1a16	; 0x1a16 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 e3 0c 	jmp	0x19c6	; 0x19c6 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__stack+0x2f>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__stack+0x45>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__stack+0x1d>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__stack+0x2f>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__stack+0x25>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__stack+0x2b>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__stack+0x45>
     484:	88 e6       	ldi	r24, 0x68	; 104
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__stack+0x1b7>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__stack+0x41>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__stack+0x1b7>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__stack+0x57>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__stack+0x1b7>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__stack+0xc3>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__stack+0xb7>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__stack+0xdf>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__stack+0xf9>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__stack+0x7f>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__stack+0x13d>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__stack+0x131>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__stack+0x10f>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__stack+0x15b>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__stack+0x143>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__stack+0x19d>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__stack+0x19d>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__stack+0x19d>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__stack+0x1a7>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 ff 0c 	jmp	0x19fe	; 0x19fe <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 ef 0c 	jmp	0x19de	; 0x19de <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 0b 0d 	jmp	0x1a16	; 0x1a16 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 ef 0c 	jmp	0x19de	; 0x19de <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 0b 0d 	jmp	0x1a16	; 0x1a16 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 ef 0c 	jmp	0x19de	; 0x19de <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 0b 0d 	jmp	0x1a16	; 0x1a16 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 f3 0c 	jmp	0x19e6	; 0x19e6 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 0f 0d 	jmp	0x1a1e	; 0x1a1e <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__pack_f+0x178>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__pack_f+0x172>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__pack_f+0x17c>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__pack_f+0x114>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__pack_f+0x76>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__pack_f+0xca>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__pack_f+0x86>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__pack_f+0x7e>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__pack_f+0x9c>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__pack_f+0x94>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__pack_f+0xbe>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__pack_f+0xee>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__pack_f+0xf6>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__pack_f+0xf6>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__pack_f+0x10e>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__pack_f+0x162>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__pack_f+0x172>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__pack_f+0x144>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__pack_f+0x154>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__pack_f+0x14c>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__pack_f+0x162>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__pack_f+0x164>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__pack_f+0x17c>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <ADC_init>:
 */

#include "adc.h"

//ADC initialization Function
void ADC_init(enum ADC_prescaller ADC_DF) {
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	0f 92       	push	r0
     b3c:	cd b7       	in	r28, 0x3d	; 61
     b3e:	de b7       	in	r29, 0x3e	; 62
     b40:	89 83       	std	Y+1, r24	; 0x01

	/* ADMUX : REFS1:0 = 00 External Reference Voltage Vref
	 * 		   ADLAR   =	0  Right Adjusted
	 * 		   MUX4:0  = 0000 to Choose ADC Channel 0
	 */
	ADMUX = 0;
     b42:	e7 e2       	ldi	r30, 0x27	; 39
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	10 82       	st	Z, r1
	/*
	 *  ADCSRA : ADEN    = 1 for ADC Enable
	 *  	   : ADIE    = 0 for Interrupt Disable
	 *  	   : ADPS2:0 = User Configurable
	 */
	ADCSRA = (1 << ADEN) | (ADC_DF & 0X07);
     b48:	e6 e2       	ldi	r30, 0x26	; 38
     b4a:	f0 e0       	ldi	r31, 0x00	; 0
     b4c:	89 81       	ldd	r24, Y+1	; 0x01
     b4e:	87 70       	andi	r24, 0x07	; 7
     b50:	80 68       	ori	r24, 0x80	; 128
     b52:	80 83       	st	Z, r24

}
     b54:	0f 90       	pop	r0
     b56:	cf 91       	pop	r28
     b58:	df 91       	pop	r29
     b5a:	08 95       	ret

00000b5c <ADC_readChannel>:

uint16 ADC_readChannel(uint8 ch_num) {
     b5c:	df 93       	push	r29
     b5e:	cf 93       	push	r28
     b60:	0f 92       	push	r0
     b62:	cd b7       	in	r28, 0x3d	; 61
     b64:	de b7       	in	r29, 0x3e	; 62
     b66:	89 83       	std	Y+1, r24	; 0x01

	ADMUX = (ADMUX & (0xE0)) | (ch_num & 0X07); // Clear First 5-bits in ADUMX Register and SET the required Channel Number
     b68:	a7 e2       	ldi	r26, 0x27	; 39
     b6a:	b0 e0       	ldi	r27, 0x00	; 0
     b6c:	e7 e2       	ldi	r30, 0x27	; 39
     b6e:	f0 e0       	ldi	r31, 0x00	; 0
     b70:	80 81       	ld	r24, Z
     b72:	98 2f       	mov	r25, r24
     b74:	90 7e       	andi	r25, 0xE0	; 224
     b76:	89 81       	ldd	r24, Y+1	; 0x01
     b78:	87 70       	andi	r24, 0x07	; 7
     b7a:	89 2b       	or	r24, r25
     b7c:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADSC); //ADC Start Conversion
     b7e:	a6 e2       	ldi	r26, 0x26	; 38
     b80:	b0 e0       	ldi	r27, 0x00	; 0
     b82:	e6 e2       	ldi	r30, 0x26	; 38
     b84:	f0 e0       	ldi	r31, 0x00	; 0
     b86:	80 81       	ld	r24, Z
     b88:	80 64       	ori	r24, 0x40	; 64
     b8a:	8c 93       	st	X, r24
	while (BIT_IS_CLEAR(ADCSRA, ADIF)); //Wait for Conversion Complete
     b8c:	e6 e2       	ldi	r30, 0x26	; 38
     b8e:	f0 e0       	ldi	r31, 0x00	; 0
     b90:	80 81       	ld	r24, Z
     b92:	88 2f       	mov	r24, r24
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	80 71       	andi	r24, 0x10	; 16
     b98:	90 70       	andi	r25, 0x00	; 0
     b9a:	00 97       	sbiw	r24, 0x00	; 0
     b9c:	b9 f3       	breq	.-18     	; 0xb8c <ADC_readChannel+0x30>
	SET_BIT(ADCSRA, ADIF); // CLEAR ADIF BIT
     b9e:	a6 e2       	ldi	r26, 0x26	; 38
     ba0:	b0 e0       	ldi	r27, 0x00	; 0
     ba2:	e6 e2       	ldi	r30, 0x26	; 38
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	80 81       	ld	r24, Z
     ba8:	80 61       	ori	r24, 0x10	; 16
     baa:	8c 93       	st	X, r24
	return ADC; // RETURN Data Register
     bac:	e4 e2       	ldi	r30, 0x24	; 36
     bae:	f0 e0       	ldi	r31, 0x00	; 0
     bb0:	80 81       	ld	r24, Z
     bb2:	91 81       	ldd	r25, Z+1	; 0x01
}
     bb4:	0f 90       	pop	r0
     bb6:	cf 91       	pop	r28
     bb8:	df 91       	pop	r29
     bba:	08 95       	ret

00000bbc <Keypad_4x4_adjust>:
	}
}

#elif(N_Col == 4)
//note: this function designed for proteus 4x4 keypad
static uint8 Keypad_4x4_adjust(uint8 button_number) {
     bbc:	df 93       	push	r29
     bbe:	cf 93       	push	r28
     bc0:	00 d0       	rcall	.+0      	; 0xbc2 <Keypad_4x4_adjust+0x6>
     bc2:	00 d0       	rcall	.+0      	; 0xbc4 <Keypad_4x4_adjust+0x8>
     bc4:	cd b7       	in	r28, 0x3d	; 61
     bc6:	de b7       	in	r29, 0x3e	; 62
     bc8:	89 83       	std	Y+1, r24	; 0x01
	switch (button_number) {
     bca:	89 81       	ldd	r24, Y+1	; 0x01
     bcc:	28 2f       	mov	r18, r24
     bce:	30 e0       	ldi	r19, 0x00	; 0
     bd0:	3c 83       	std	Y+4, r19	; 0x04
     bd2:	2b 83       	std	Y+3, r18	; 0x03
     bd4:	8b 81       	ldd	r24, Y+3	; 0x03
     bd6:	9c 81       	ldd	r25, Y+4	; 0x04
     bd8:	88 30       	cpi	r24, 0x08	; 8
     bda:	91 05       	cpc	r25, r1
     bdc:	09 f4       	brne	.+2      	; 0xbe0 <Keypad_4x4_adjust+0x24>
     bde:	70 c0       	rjmp	.+224    	; 0xcc0 <Keypad_4x4_adjust+0x104>
     be0:	2b 81       	ldd	r18, Y+3	; 0x03
     be2:	3c 81       	ldd	r19, Y+4	; 0x04
     be4:	29 30       	cpi	r18, 0x09	; 9
     be6:	31 05       	cpc	r19, r1
     be8:	5c f5       	brge	.+86     	; 0xc40 <Keypad_4x4_adjust+0x84>
     bea:	8b 81       	ldd	r24, Y+3	; 0x03
     bec:	9c 81       	ldd	r25, Y+4	; 0x04
     bee:	84 30       	cpi	r24, 0x04	; 4
     bf0:	91 05       	cpc	r25, r1
     bf2:	09 f4       	brne	.+2      	; 0xbf6 <Keypad_4x4_adjust+0x3a>
     bf4:	59 c0       	rjmp	.+178    	; 0xca8 <Keypad_4x4_adjust+0xec>
     bf6:	2b 81       	ldd	r18, Y+3	; 0x03
     bf8:	3c 81       	ldd	r19, Y+4	; 0x04
     bfa:	25 30       	cpi	r18, 0x05	; 5
     bfc:	31 05       	cpc	r19, r1
     bfe:	9c f4       	brge	.+38     	; 0xc26 <Keypad_4x4_adjust+0x6a>
     c00:	8b 81       	ldd	r24, Y+3	; 0x03
     c02:	9c 81       	ldd	r25, Y+4	; 0x04
     c04:	82 30       	cpi	r24, 0x02	; 2
     c06:	91 05       	cpc	r25, r1
     c08:	09 f4       	brne	.+2      	; 0xc0c <Keypad_4x4_adjust+0x50>
     c0a:	48 c0       	rjmp	.+144    	; 0xc9c <Keypad_4x4_adjust+0xe0>
     c0c:	2b 81       	ldd	r18, Y+3	; 0x03
     c0e:	3c 81       	ldd	r19, Y+4	; 0x04
     c10:	23 30       	cpi	r18, 0x03	; 3
     c12:	31 05       	cpc	r19, r1
     c14:	0c f0       	brlt	.+2      	; 0xc18 <Keypad_4x4_adjust+0x5c>
     c16:	45 c0       	rjmp	.+138    	; 0xca2 <Keypad_4x4_adjust+0xe6>
     c18:	8b 81       	ldd	r24, Y+3	; 0x03
     c1a:	9c 81       	ldd	r25, Y+4	; 0x04
     c1c:	81 30       	cpi	r24, 0x01	; 1
     c1e:	91 05       	cpc	r25, r1
     c20:	09 f4       	brne	.+2      	; 0xc24 <Keypad_4x4_adjust+0x68>
     c22:	39 c0       	rjmp	.+114    	; 0xc96 <Keypad_4x4_adjust+0xda>
     c24:	67 c0       	rjmp	.+206    	; 0xcf4 <Keypad_4x4_adjust+0x138>
     c26:	2b 81       	ldd	r18, Y+3	; 0x03
     c28:	3c 81       	ldd	r19, Y+4	; 0x04
     c2a:	26 30       	cpi	r18, 0x06	; 6
     c2c:	31 05       	cpc	r19, r1
     c2e:	09 f4       	brne	.+2      	; 0xc32 <Keypad_4x4_adjust+0x76>
     c30:	41 c0       	rjmp	.+130    	; 0xcb4 <Keypad_4x4_adjust+0xf8>
     c32:	8b 81       	ldd	r24, Y+3	; 0x03
     c34:	9c 81       	ldd	r25, Y+4	; 0x04
     c36:	87 30       	cpi	r24, 0x07	; 7
     c38:	91 05       	cpc	r25, r1
     c3a:	0c f0       	brlt	.+2      	; 0xc3e <Keypad_4x4_adjust+0x82>
     c3c:	3e c0       	rjmp	.+124    	; 0xcba <Keypad_4x4_adjust+0xfe>
     c3e:	37 c0       	rjmp	.+110    	; 0xcae <Keypad_4x4_adjust+0xf2>
     c40:	2b 81       	ldd	r18, Y+3	; 0x03
     c42:	3c 81       	ldd	r19, Y+4	; 0x04
     c44:	2c 30       	cpi	r18, 0x0C	; 12
     c46:	31 05       	cpc	r19, r1
     c48:	09 f4       	brne	.+2      	; 0xc4c <Keypad_4x4_adjust+0x90>
     c4a:	46 c0       	rjmp	.+140    	; 0xcd8 <Keypad_4x4_adjust+0x11c>
     c4c:	8b 81       	ldd	r24, Y+3	; 0x03
     c4e:	9c 81       	ldd	r25, Y+4	; 0x04
     c50:	8d 30       	cpi	r24, 0x0D	; 13
     c52:	91 05       	cpc	r25, r1
     c54:	5c f4       	brge	.+22     	; 0xc6c <Keypad_4x4_adjust+0xb0>
     c56:	2b 81       	ldd	r18, Y+3	; 0x03
     c58:	3c 81       	ldd	r19, Y+4	; 0x04
     c5a:	2a 30       	cpi	r18, 0x0A	; 10
     c5c:	31 05       	cpc	r19, r1
     c5e:	b1 f1       	breq	.+108    	; 0xccc <Keypad_4x4_adjust+0x110>
     c60:	8b 81       	ldd	r24, Y+3	; 0x03
     c62:	9c 81       	ldd	r25, Y+4	; 0x04
     c64:	8b 30       	cpi	r24, 0x0B	; 11
     c66:	91 05       	cpc	r25, r1
     c68:	a4 f5       	brge	.+104    	; 0xcd2 <Keypad_4x4_adjust+0x116>
     c6a:	2d c0       	rjmp	.+90     	; 0xcc6 <Keypad_4x4_adjust+0x10a>
     c6c:	2b 81       	ldd	r18, Y+3	; 0x03
     c6e:	3c 81       	ldd	r19, Y+4	; 0x04
     c70:	2e 30       	cpi	r18, 0x0E	; 14
     c72:	31 05       	cpc	r19, r1
     c74:	b9 f1       	breq	.+110    	; 0xce4 <Keypad_4x4_adjust+0x128>
     c76:	8b 81       	ldd	r24, Y+3	; 0x03
     c78:	9c 81       	ldd	r25, Y+4	; 0x04
     c7a:	8e 30       	cpi	r24, 0x0E	; 14
     c7c:	91 05       	cpc	r25, r1
     c7e:	7c f1       	brlt	.+94     	; 0xcde <Keypad_4x4_adjust+0x122>
     c80:	2b 81       	ldd	r18, Y+3	; 0x03
     c82:	3c 81       	ldd	r19, Y+4	; 0x04
     c84:	2f 30       	cpi	r18, 0x0F	; 15
     c86:	31 05       	cpc	r19, r1
     c88:	79 f1       	breq	.+94     	; 0xce8 <Keypad_4x4_adjust+0x12c>
     c8a:	8b 81       	ldd	r24, Y+3	; 0x03
     c8c:	9c 81       	ldd	r25, Y+4	; 0x04
     c8e:	80 31       	cpi	r24, 0x10	; 16
     c90:	91 05       	cpc	r25, r1
     c92:	69 f1       	breq	.+90     	; 0xcee <Keypad_4x4_adjust+0x132>
     c94:	2f c0       	rjmp	.+94     	; 0xcf4 <Keypad_4x4_adjust+0x138>
	case 1:
		return 7;
     c96:	97 e0       	ldi	r25, 0x07	; 7
     c98:	9a 83       	std	Y+2, r25	; 0x02
     c9a:	2e c0       	rjmp	.+92     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 2:
		return 8;
     c9c:	28 e0       	ldi	r18, 0x08	; 8
     c9e:	2a 83       	std	Y+2, r18	; 0x02
     ca0:	2b c0       	rjmp	.+86     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 3:
		return 9;
     ca2:	39 e0       	ldi	r19, 0x09	; 9
     ca4:	3a 83       	std	Y+2, r19	; 0x02
     ca6:	28 c0       	rjmp	.+80     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 4:
		return '%';
     ca8:	85 e2       	ldi	r24, 0x25	; 37
     caa:	8a 83       	std	Y+2, r24	; 0x02
     cac:	25 c0       	rjmp	.+74     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 5:
		return 4;
     cae:	94 e0       	ldi	r25, 0x04	; 4
     cb0:	9a 83       	std	Y+2, r25	; 0x02
     cb2:	22 c0       	rjmp	.+68     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 6:
		return 5;
     cb4:	25 e0       	ldi	r18, 0x05	; 5
     cb6:	2a 83       	std	Y+2, r18	; 0x02
     cb8:	1f c0       	rjmp	.+62     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 7:
		return 6;
     cba:	36 e0       	ldi	r19, 0x06	; 6
     cbc:	3a 83       	std	Y+2, r19	; 0x02
     cbe:	1c c0       	rjmp	.+56     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 8:
		return '*';
     cc0:	8a e2       	ldi	r24, 0x2A	; 42
     cc2:	8a 83       	std	Y+2, r24	; 0x02
     cc4:	19 c0       	rjmp	.+50     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 9:
		return 1;
     cc6:	91 e0       	ldi	r25, 0x01	; 1
     cc8:	9a 83       	std	Y+2, r25	; 0x02
     cca:	16 c0       	rjmp	.+44     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 10:
		return 2;
     ccc:	22 e0       	ldi	r18, 0x02	; 2
     cce:	2a 83       	std	Y+2, r18	; 0x02
     cd0:	13 c0       	rjmp	.+38     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 11:
		return 3;
     cd2:	33 e0       	ldi	r19, 0x03	; 3
     cd4:	3a 83       	std	Y+2, r19	; 0x02
     cd6:	10 c0       	rjmp	.+32     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 12:
		return '-';
     cd8:	8d e2       	ldi	r24, 0x2D	; 45
     cda:	8a 83       	std	Y+2, r24	; 0x02
     cdc:	0d c0       	rjmp	.+26     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 13:
		return 13;
     cde:	9d e0       	ldi	r25, 0x0D	; 13
     ce0:	9a 83       	std	Y+2, r25	; 0x02
     ce2:	0a c0       	rjmp	.+20     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 14:
		return 0;
     ce4:	1a 82       	std	Y+2, r1	; 0x02
     ce6:	08 c0       	rjmp	.+16     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 15:
		return '=';
     ce8:	2d e3       	ldi	r18, 0x3D	; 61
     cea:	2a 83       	std	Y+2, r18	; 0x02
     cec:	05 c0       	rjmp	.+10     	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;
	case 16:
		return '+';
     cee:	3b e2       	ldi	r19, 0x2B	; 43
     cf0:	3a 83       	std	Y+2, r19	; 0x02
     cf2:	02 c0       	rjmp	.+4      	; 0xcf8 <Keypad_4x4_adjust+0x13c>
		break;

	default:
		return button_number;
     cf4:	89 81       	ldd	r24, Y+1	; 0x01
     cf6:	8a 83       	std	Y+2, r24	; 0x02
     cf8:	8a 81       	ldd	r24, Y+2	; 0x02

	}
}
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	0f 90       	pop	r0
     d00:	0f 90       	pop	r0
     d02:	cf 91       	pop	r28
     d04:	df 91       	pop	r29
     d06:	08 95       	ret

00000d08 <Keypad_getPressedKey>:
#endif

uint8 Keypad_getPressedKey(void) {
     d08:	df 93       	push	r29
     d0a:	cf 93       	push	r28
     d0c:	00 d0       	rcall	.+0      	; 0xd0e <Keypad_getPressedKey+0x6>
     d0e:	cd b7       	in	r28, 0x3d	; 61
     d10:	de b7       	in	r29, 0x3e	; 62
	uint8 col, row;
	while (1) {
		for (col = 0; col < N_Col; col++) {
     d12:	1a 82       	std	Y+2, r1	; 0x02
     d14:	4b c0       	rjmp	.+150    	; 0xdac <Keypad_getPressedKey+0xa4>
			KEYPAD_PORT_DIR = (0b00010000 << col); // each time one of col pins will be output pin
     d16:	ea e3       	ldi	r30, 0x3A	; 58
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	8a 81       	ldd	r24, Y+2	; 0x02
     d1c:	28 2f       	mov	r18, r24
     d1e:	30 e0       	ldi	r19, 0x00	; 0
     d20:	80 e1       	ldi	r24, 0x10	; 16
     d22:	90 e0       	ldi	r25, 0x00	; 0
     d24:	02 c0       	rjmp	.+4      	; 0xd2a <Keypad_getPressedKey+0x22>
     d26:	88 0f       	add	r24, r24
     d28:	99 1f       	adc	r25, r25
     d2a:	2a 95       	dec	r18
     d2c:	e2 f7       	brpl	.-8      	; 0xd26 <Keypad_getPressedKey+0x1e>
     d2e:	80 83       	st	Z, r24
			KEYPAD_PORT_OUT = (~(0b00010000) << col); // each time enable internal pullup for one pin
     d30:	eb e3       	ldi	r30, 0x3B	; 59
     d32:	f0 e0       	ldi	r31, 0x00	; 0
     d34:	8a 81       	ldd	r24, Y+2	; 0x02
     d36:	28 2f       	mov	r18, r24
     d38:	30 e0       	ldi	r19, 0x00	; 0
     d3a:	8f ee       	ldi	r24, 0xEF	; 239
     d3c:	9f ef       	ldi	r25, 0xFF	; 255
     d3e:	02 2e       	mov	r0, r18
     d40:	02 c0       	rjmp	.+4      	; 0xd46 <Keypad_getPressedKey+0x3e>
     d42:	88 0f       	add	r24, r24
     d44:	99 1f       	adc	r25, r25
     d46:	0a 94       	dec	r0
     d48:	e2 f7       	brpl	.-8      	; 0xd42 <Keypad_getPressedKey+0x3a>
     d4a:	80 83       	st	Z, r24
			for (row = 0; row < N_Row; row++) {
     d4c:	19 82       	std	Y+1, r1	; 0x01
     d4e:	28 c0       	rjmp	.+80     	; 0xda0 <Keypad_getPressedKey+0x98>
				if (!(KEYPAD_PORT_IN & (1 << row))) { // check if switch pressed
     d50:	e9 e3       	ldi	r30, 0x39	; 57
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
     d56:	28 2f       	mov	r18, r24
     d58:	30 e0       	ldi	r19, 0x00	; 0
     d5a:	89 81       	ldd	r24, Y+1	; 0x01
     d5c:	88 2f       	mov	r24, r24
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	a9 01       	movw	r20, r18
     d62:	02 c0       	rjmp	.+4      	; 0xd68 <Keypad_getPressedKey+0x60>
     d64:	55 95       	asr	r21
     d66:	47 95       	ror	r20
     d68:	8a 95       	dec	r24
     d6a:	e2 f7       	brpl	.-8      	; 0xd64 <Keypad_getPressedKey+0x5c>
     d6c:	ca 01       	movw	r24, r20
     d6e:	81 70       	andi	r24, 0x01	; 1
     d70:	90 70       	andi	r25, 0x00	; 0
     d72:	00 97       	sbiw	r24, 0x00	; 0
     d74:	91 f4       	brne	.+36     	; 0xd9a <Keypad_getPressedKey+0x92>
					#if(N_Col==3)
						return Keypad_4x4_adjust((row*N_Col)+col+1);
					#elif(N_Col==4)
						return Keypad_4x4_adjust((row * N_Col) + col + 1);
     d76:	89 81       	ldd	r24, Y+1	; 0x01
     d78:	88 2f       	mov	r24, r24
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	88 0f       	add	r24, r24
     d7e:	99 1f       	adc	r25, r25
     d80:	88 0f       	add	r24, r24
     d82:	99 1f       	adc	r25, r25
     d84:	98 2f       	mov	r25, r24
     d86:	8a 81       	ldd	r24, Y+2	; 0x02
     d88:	89 0f       	add	r24, r25
     d8a:	8f 5f       	subi	r24, 0xFF	; 255
     d8c:	0e 94 de 05 	call	0xbbc	; 0xbbc <Keypad_4x4_adjust>
					#endif
				}
			}
		}
	}
}
     d90:	0f 90       	pop	r0
     d92:	0f 90       	pop	r0
     d94:	cf 91       	pop	r28
     d96:	df 91       	pop	r29
     d98:	08 95       	ret
	uint8 col, row;
	while (1) {
		for (col = 0; col < N_Col; col++) {
			KEYPAD_PORT_DIR = (0b00010000 << col); // each time one of col pins will be output pin
			KEYPAD_PORT_OUT = (~(0b00010000) << col); // each time enable internal pullup for one pin
			for (row = 0; row < N_Row; row++) {
     d9a:	89 81       	ldd	r24, Y+1	; 0x01
     d9c:	8f 5f       	subi	r24, 0xFF	; 255
     d9e:	89 83       	std	Y+1, r24	; 0x01
     da0:	89 81       	ldd	r24, Y+1	; 0x01
     da2:	84 30       	cpi	r24, 0x04	; 4
     da4:	a8 f2       	brcs	.-86     	; 0xd50 <Keypad_getPressedKey+0x48>
#endif

uint8 Keypad_getPressedKey(void) {
	uint8 col, row;
	while (1) {
		for (col = 0; col < N_Col; col++) {
     da6:	8a 81       	ldd	r24, Y+2	; 0x02
     da8:	8f 5f       	subi	r24, 0xFF	; 255
     daa:	8a 83       	std	Y+2, r24	; 0x02
     dac:	8a 81       	ldd	r24, Y+2	; 0x02
     dae:	84 30       	cpi	r24, 0x04	; 4
     db0:	08 f4       	brcc	.+2      	; 0xdb4 <Keypad_getPressedKey+0xac>
     db2:	b1 cf       	rjmp	.-158    	; 0xd16 <Keypad_getPressedKey+0xe>
     db4:	ae cf       	rjmp	.-164    	; 0xd12 <Keypad_getPressedKey+0xa>

00000db6 <LCD_sendCommand>:
 *      Author: Amr Ramadan
 */

#include "lcd.h"

void LCD_sendCommand(uint8 command) {
     db6:	df 93       	push	r29
     db8:	cf 93       	push	r28
     dba:	cd b7       	in	r28, 0x3d	; 61
     dbc:	de b7       	in	r29, 0x3e	; 62
     dbe:	e9 97       	sbiw	r28, 0x39	; 57
     dc0:	0f b6       	in	r0, 0x3f	; 63
     dc2:	f8 94       	cli
     dc4:	de bf       	out	0x3e, r29	; 62
     dc6:	0f be       	out	0x3f, r0	; 63
     dc8:	cd bf       	out	0x3d, r28	; 61
     dca:	89 af       	std	Y+57, r24	; 0x39
	CLEAR_BIT(LCD_CTRL_PORT, RS); //instruction select
     dcc:	a2 e3       	ldi	r26, 0x32	; 50
     dce:	b0 e0       	ldi	r27, 0x00	; 0
     dd0:	e2 e3       	ldi	r30, 0x32	; 50
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	80 81       	ld	r24, Z
     dd6:	8f 7e       	andi	r24, 0xEF	; 239
     dd8:	8c 93       	st	X, r24
	CLEAR_BIT(LCD_CTRL_PORT, RW); //Write on LCD
     dda:	a2 e3       	ldi	r26, 0x32	; 50
     ddc:	b0 e0       	ldi	r27, 0x00	; 0
     dde:	e2 e3       	ldi	r30, 0x32	; 50
     de0:	f0 e0       	ldi	r31, 0x00	; 0
     de2:	80 81       	ld	r24, Z
     de4:	8f 7d       	andi	r24, 0xDF	; 223
     de6:	8c 93       	st	X, r24
     de8:	80 e0       	ldi	r24, 0x00	; 0
     dea:	90 e0       	ldi	r25, 0x00	; 0
     dec:	a0 e8       	ldi	r26, 0x80	; 128
     dee:	bf e3       	ldi	r27, 0x3F	; 63
     df0:	8d ab       	std	Y+53, r24	; 0x35
     df2:	9e ab       	std	Y+54, r25	; 0x36
     df4:	af ab       	std	Y+55, r26	; 0x37
     df6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     df8:	6d a9       	ldd	r22, Y+53	; 0x35
     dfa:	7e a9       	ldd	r23, Y+54	; 0x36
     dfc:	8f a9       	ldd	r24, Y+55	; 0x37
     dfe:	98 ad       	ldd	r25, Y+56	; 0x38
     e00:	20 e0       	ldi	r18, 0x00	; 0
     e02:	30 e0       	ldi	r19, 0x00	; 0
     e04:	4a e7       	ldi	r20, 0x7A	; 122
     e06:	53 e4       	ldi	r21, 0x43	; 67
     e08:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     e0c:	dc 01       	movw	r26, r24
     e0e:	cb 01       	movw	r24, r22
     e10:	89 ab       	std	Y+49, r24	; 0x31
     e12:	9a ab       	std	Y+50, r25	; 0x32
     e14:	ab ab       	std	Y+51, r26	; 0x33
     e16:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     e18:	69 a9       	ldd	r22, Y+49	; 0x31
     e1a:	7a a9       	ldd	r23, Y+50	; 0x32
     e1c:	8b a9       	ldd	r24, Y+51	; 0x33
     e1e:	9c a9       	ldd	r25, Y+52	; 0x34
     e20:	20 e0       	ldi	r18, 0x00	; 0
     e22:	30 e0       	ldi	r19, 0x00	; 0
     e24:	40 e8       	ldi	r20, 0x80	; 128
     e26:	5f e3       	ldi	r21, 0x3F	; 63
     e28:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     e2c:	88 23       	and	r24, r24
     e2e:	2c f4       	brge	.+10     	; 0xe3a <LCD_sendCommand+0x84>
		__ticks = 1;
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	98 ab       	std	Y+48, r25	; 0x30
     e36:	8f a7       	std	Y+47, r24	; 0x2f
     e38:	3f c0       	rjmp	.+126    	; 0xeb8 <LCD_sendCommand+0x102>
	else if (__tmp > 65535)
     e3a:	69 a9       	ldd	r22, Y+49	; 0x31
     e3c:	7a a9       	ldd	r23, Y+50	; 0x32
     e3e:	8b a9       	ldd	r24, Y+51	; 0x33
     e40:	9c a9       	ldd	r25, Y+52	; 0x34
     e42:	20 e0       	ldi	r18, 0x00	; 0
     e44:	3f ef       	ldi	r19, 0xFF	; 255
     e46:	4f e7       	ldi	r20, 0x7F	; 127
     e48:	57 e4       	ldi	r21, 0x47	; 71
     e4a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     e4e:	18 16       	cp	r1, r24
     e50:	4c f5       	brge	.+82     	; 0xea4 <LCD_sendCommand+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e52:	6d a9       	ldd	r22, Y+53	; 0x35
     e54:	7e a9       	ldd	r23, Y+54	; 0x36
     e56:	8f a9       	ldd	r24, Y+55	; 0x37
     e58:	98 ad       	ldd	r25, Y+56	; 0x38
     e5a:	20 e0       	ldi	r18, 0x00	; 0
     e5c:	30 e0       	ldi	r19, 0x00	; 0
     e5e:	40 e2       	ldi	r20, 0x20	; 32
     e60:	51 e4       	ldi	r21, 0x41	; 65
     e62:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     e66:	dc 01       	movw	r26, r24
     e68:	cb 01       	movw	r24, r22
     e6a:	bc 01       	movw	r22, r24
     e6c:	cd 01       	movw	r24, r26
     e6e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e72:	dc 01       	movw	r26, r24
     e74:	cb 01       	movw	r24, r22
     e76:	98 ab       	std	Y+48, r25	; 0x30
     e78:	8f a7       	std	Y+47, r24	; 0x2f
     e7a:	0f c0       	rjmp	.+30     	; 0xe9a <LCD_sendCommand+0xe4>
     e7c:	89 e1       	ldi	r24, 0x19	; 25
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	9e a7       	std	Y+46, r25	; 0x2e
     e82:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e84:	8d a5       	ldd	r24, Y+45	; 0x2d
     e86:	9e a5       	ldd	r25, Y+46	; 0x2e
     e88:	01 97       	sbiw	r24, 0x01	; 1
     e8a:	f1 f7       	brne	.-4      	; 0xe88 <LCD_sendCommand+0xd2>
     e8c:	9e a7       	std	Y+46, r25	; 0x2e
     e8e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e90:	8f a5       	ldd	r24, Y+47	; 0x2f
     e92:	98 a9       	ldd	r25, Y+48	; 0x30
     e94:	01 97       	sbiw	r24, 0x01	; 1
     e96:	98 ab       	std	Y+48, r25	; 0x30
     e98:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e9a:	8f a5       	ldd	r24, Y+47	; 0x2f
     e9c:	98 a9       	ldd	r25, Y+48	; 0x30
     e9e:	00 97       	sbiw	r24, 0x00	; 0
     ea0:	69 f7       	brne	.-38     	; 0xe7c <LCD_sendCommand+0xc6>
     ea2:	14 c0       	rjmp	.+40     	; 0xecc <LCD_sendCommand+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ea4:	69 a9       	ldd	r22, Y+49	; 0x31
     ea6:	7a a9       	ldd	r23, Y+50	; 0x32
     ea8:	8b a9       	ldd	r24, Y+51	; 0x33
     eaa:	9c a9       	ldd	r25, Y+52	; 0x34
     eac:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     eb0:	dc 01       	movw	r26, r24
     eb2:	cb 01       	movw	r24, r22
     eb4:	98 ab       	std	Y+48, r25	; 0x30
     eb6:	8f a7       	std	Y+47, r24	; 0x2f
     eb8:	8f a5       	ldd	r24, Y+47	; 0x2f
     eba:	98 a9       	ldd	r25, Y+48	; 0x30
     ebc:	9c a7       	std	Y+44, r25	; 0x2c
     ebe:	8b a7       	std	Y+43, r24	; 0x2b
     ec0:	8b a5       	ldd	r24, Y+43	; 0x2b
     ec2:	9c a5       	ldd	r25, Y+44	; 0x2c
     ec4:	01 97       	sbiw	r24, 0x01	; 1
     ec6:	f1 f7       	brne	.-4      	; 0xec4 <LCD_sendCommand+0x10e>
     ec8:	9c a7       	std	Y+44, r25	; 0x2c
     eca:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	SET_BIT(LCD_CTRL_PORT, E); // Enable LCD
     ecc:	a2 e3       	ldi	r26, 0x32	; 50
     ece:	b0 e0       	ldi	r27, 0x00	; 0
     ed0:	e2 e3       	ldi	r30, 0x32	; 50
     ed2:	f0 e0       	ldi	r31, 0x00	; 0
     ed4:	80 81       	ld	r24, Z
     ed6:	80 64       	ori	r24, 0x40	; 64
     ed8:	8c 93       	st	X, r24
     eda:	80 e0       	ldi	r24, 0x00	; 0
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	a0 e8       	ldi	r26, 0x80	; 128
     ee0:	bf e3       	ldi	r27, 0x3F	; 63
     ee2:	8f a3       	std	Y+39, r24	; 0x27
     ee4:	98 a7       	std	Y+40, r25	; 0x28
     ee6:	a9 a7       	std	Y+41, r26	; 0x29
     ee8:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     eea:	6f a1       	ldd	r22, Y+39	; 0x27
     eec:	78 a5       	ldd	r23, Y+40	; 0x28
     eee:	89 a5       	ldd	r24, Y+41	; 0x29
     ef0:	9a a5       	ldd	r25, Y+42	; 0x2a
     ef2:	20 e0       	ldi	r18, 0x00	; 0
     ef4:	30 e0       	ldi	r19, 0x00	; 0
     ef6:	4a e7       	ldi	r20, 0x7A	; 122
     ef8:	53 e4       	ldi	r21, 0x43	; 67
     efa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     efe:	dc 01       	movw	r26, r24
     f00:	cb 01       	movw	r24, r22
     f02:	8b a3       	std	Y+35, r24	; 0x23
     f04:	9c a3       	std	Y+36, r25	; 0x24
     f06:	ad a3       	std	Y+37, r26	; 0x25
     f08:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     f0a:	6b a1       	ldd	r22, Y+35	; 0x23
     f0c:	7c a1       	ldd	r23, Y+36	; 0x24
     f0e:	8d a1       	ldd	r24, Y+37	; 0x25
     f10:	9e a1       	ldd	r25, Y+38	; 0x26
     f12:	20 e0       	ldi	r18, 0x00	; 0
     f14:	30 e0       	ldi	r19, 0x00	; 0
     f16:	40 e8       	ldi	r20, 0x80	; 128
     f18:	5f e3       	ldi	r21, 0x3F	; 63
     f1a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     f1e:	88 23       	and	r24, r24
     f20:	2c f4       	brge	.+10     	; 0xf2c <LCD_sendCommand+0x176>
		__ticks = 1;
     f22:	81 e0       	ldi	r24, 0x01	; 1
     f24:	90 e0       	ldi	r25, 0x00	; 0
     f26:	9a a3       	std	Y+34, r25	; 0x22
     f28:	89 a3       	std	Y+33, r24	; 0x21
     f2a:	3f c0       	rjmp	.+126    	; 0xfaa <LCD_sendCommand+0x1f4>
	else if (__tmp > 65535)
     f2c:	6b a1       	ldd	r22, Y+35	; 0x23
     f2e:	7c a1       	ldd	r23, Y+36	; 0x24
     f30:	8d a1       	ldd	r24, Y+37	; 0x25
     f32:	9e a1       	ldd	r25, Y+38	; 0x26
     f34:	20 e0       	ldi	r18, 0x00	; 0
     f36:	3f ef       	ldi	r19, 0xFF	; 255
     f38:	4f e7       	ldi	r20, 0x7F	; 127
     f3a:	57 e4       	ldi	r21, 0x47	; 71
     f3c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     f40:	18 16       	cp	r1, r24
     f42:	4c f5       	brge	.+82     	; 0xf96 <LCD_sendCommand+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f44:	6f a1       	ldd	r22, Y+39	; 0x27
     f46:	78 a5       	ldd	r23, Y+40	; 0x28
     f48:	89 a5       	ldd	r24, Y+41	; 0x29
     f4a:	9a a5       	ldd	r25, Y+42	; 0x2a
     f4c:	20 e0       	ldi	r18, 0x00	; 0
     f4e:	30 e0       	ldi	r19, 0x00	; 0
     f50:	40 e2       	ldi	r20, 0x20	; 32
     f52:	51 e4       	ldi	r21, 0x41	; 65
     f54:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f58:	dc 01       	movw	r26, r24
     f5a:	cb 01       	movw	r24, r22
     f5c:	bc 01       	movw	r22, r24
     f5e:	cd 01       	movw	r24, r26
     f60:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     f64:	dc 01       	movw	r26, r24
     f66:	cb 01       	movw	r24, r22
     f68:	9a a3       	std	Y+34, r25	; 0x22
     f6a:	89 a3       	std	Y+33, r24	; 0x21
     f6c:	0f c0       	rjmp	.+30     	; 0xf8c <LCD_sendCommand+0x1d6>
     f6e:	89 e1       	ldi	r24, 0x19	; 25
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	98 a3       	std	Y+32, r25	; 0x20
     f74:	8f 8f       	std	Y+31, r24	; 0x1f
     f76:	8f 8d       	ldd	r24, Y+31	; 0x1f
     f78:	98 a1       	ldd	r25, Y+32	; 0x20
     f7a:	01 97       	sbiw	r24, 0x01	; 1
     f7c:	f1 f7       	brne	.-4      	; 0xf7a <LCD_sendCommand+0x1c4>
     f7e:	98 a3       	std	Y+32, r25	; 0x20
     f80:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f82:	89 a1       	ldd	r24, Y+33	; 0x21
     f84:	9a a1       	ldd	r25, Y+34	; 0x22
     f86:	01 97       	sbiw	r24, 0x01	; 1
     f88:	9a a3       	std	Y+34, r25	; 0x22
     f8a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f8c:	89 a1       	ldd	r24, Y+33	; 0x21
     f8e:	9a a1       	ldd	r25, Y+34	; 0x22
     f90:	00 97       	sbiw	r24, 0x00	; 0
     f92:	69 f7       	brne	.-38     	; 0xf6e <LCD_sendCommand+0x1b8>
     f94:	14 c0       	rjmp	.+40     	; 0xfbe <LCD_sendCommand+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f96:	6b a1       	ldd	r22, Y+35	; 0x23
     f98:	7c a1       	ldd	r23, Y+36	; 0x24
     f9a:	8d a1       	ldd	r24, Y+37	; 0x25
     f9c:	9e a1       	ldd	r25, Y+38	; 0x26
     f9e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     fa2:	dc 01       	movw	r26, r24
     fa4:	cb 01       	movw	r24, r22
     fa6:	9a a3       	std	Y+34, r25	; 0x22
     fa8:	89 a3       	std	Y+33, r24	; 0x21
     faa:	89 a1       	ldd	r24, Y+33	; 0x21
     fac:	9a a1       	ldd	r25, Y+34	; 0x22
     fae:	9e 8f       	std	Y+30, r25	; 0x1e
     fb0:	8d 8f       	std	Y+29, r24	; 0x1d
     fb2:	8d 8d       	ldd	r24, Y+29	; 0x1d
     fb4:	9e 8d       	ldd	r25, Y+30	; 0x1e
     fb6:	01 97       	sbiw	r24, 0x01	; 1
     fb8:	f1 f7       	brne	.-4      	; 0xfb6 <LCD_sendCommand+0x200>
     fba:	9e 8f       	std	Y+30, r25	; 0x1e
     fbc:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	LCD_DATA_PORT = command; //send CMD to DATA BUS
     fbe:	e5 e3       	ldi	r30, 0x35	; 53
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	89 ad       	ldd	r24, Y+57	; 0x39
     fc4:	80 83       	st	Z, r24
     fc6:	80 e0       	ldi	r24, 0x00	; 0
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	a0 e8       	ldi	r26, 0x80	; 128
     fcc:	bf e3       	ldi	r27, 0x3F	; 63
     fce:	89 8f       	std	Y+25, r24	; 0x19
     fd0:	9a 8f       	std	Y+26, r25	; 0x1a
     fd2:	ab 8f       	std	Y+27, r26	; 0x1b
     fd4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     fd6:	69 8d       	ldd	r22, Y+25	; 0x19
     fd8:	7a 8d       	ldd	r23, Y+26	; 0x1a
     fda:	8b 8d       	ldd	r24, Y+27	; 0x1b
     fdc:	9c 8d       	ldd	r25, Y+28	; 0x1c
     fde:	20 e0       	ldi	r18, 0x00	; 0
     fe0:	30 e0       	ldi	r19, 0x00	; 0
     fe2:	4a e7       	ldi	r20, 0x7A	; 122
     fe4:	53 e4       	ldi	r21, 0x43	; 67
     fe6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     fea:	dc 01       	movw	r26, r24
     fec:	cb 01       	movw	r24, r22
     fee:	8d 8b       	std	Y+21, r24	; 0x15
     ff0:	9e 8b       	std	Y+22, r25	; 0x16
     ff2:	af 8b       	std	Y+23, r26	; 0x17
     ff4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     ff6:	6d 89       	ldd	r22, Y+21	; 0x15
     ff8:	7e 89       	ldd	r23, Y+22	; 0x16
     ffa:	8f 89       	ldd	r24, Y+23	; 0x17
     ffc:	98 8d       	ldd	r25, Y+24	; 0x18
     ffe:	20 e0       	ldi	r18, 0x00	; 0
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	40 e8       	ldi	r20, 0x80	; 128
    1004:	5f e3       	ldi	r21, 0x3F	; 63
    1006:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    100a:	88 23       	and	r24, r24
    100c:	2c f4       	brge	.+10     	; 0x1018 <LCD_sendCommand+0x262>
		__ticks = 1;
    100e:	81 e0       	ldi	r24, 0x01	; 1
    1010:	90 e0       	ldi	r25, 0x00	; 0
    1012:	9c 8b       	std	Y+20, r25	; 0x14
    1014:	8b 8b       	std	Y+19, r24	; 0x13
    1016:	3f c0       	rjmp	.+126    	; 0x1096 <LCD_sendCommand+0x2e0>
	else if (__tmp > 65535)
    1018:	6d 89       	ldd	r22, Y+21	; 0x15
    101a:	7e 89       	ldd	r23, Y+22	; 0x16
    101c:	8f 89       	ldd	r24, Y+23	; 0x17
    101e:	98 8d       	ldd	r25, Y+24	; 0x18
    1020:	20 e0       	ldi	r18, 0x00	; 0
    1022:	3f ef       	ldi	r19, 0xFF	; 255
    1024:	4f e7       	ldi	r20, 0x7F	; 127
    1026:	57 e4       	ldi	r21, 0x47	; 71
    1028:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    102c:	18 16       	cp	r1, r24
    102e:	4c f5       	brge	.+82     	; 0x1082 <LCD_sendCommand+0x2cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1030:	69 8d       	ldd	r22, Y+25	; 0x19
    1032:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1034:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1036:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1038:	20 e0       	ldi	r18, 0x00	; 0
    103a:	30 e0       	ldi	r19, 0x00	; 0
    103c:	40 e2       	ldi	r20, 0x20	; 32
    103e:	51 e4       	ldi	r21, 0x41	; 65
    1040:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1044:	dc 01       	movw	r26, r24
    1046:	cb 01       	movw	r24, r22
    1048:	bc 01       	movw	r22, r24
    104a:	cd 01       	movw	r24, r26
    104c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1050:	dc 01       	movw	r26, r24
    1052:	cb 01       	movw	r24, r22
    1054:	9c 8b       	std	Y+20, r25	; 0x14
    1056:	8b 8b       	std	Y+19, r24	; 0x13
    1058:	0f c0       	rjmp	.+30     	; 0x1078 <LCD_sendCommand+0x2c2>
    105a:	89 e1       	ldi	r24, 0x19	; 25
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	9a 8b       	std	Y+18, r25	; 0x12
    1060:	89 8b       	std	Y+17, r24	; 0x11
    1062:	89 89       	ldd	r24, Y+17	; 0x11
    1064:	9a 89       	ldd	r25, Y+18	; 0x12
    1066:	01 97       	sbiw	r24, 0x01	; 1
    1068:	f1 f7       	brne	.-4      	; 0x1066 <LCD_sendCommand+0x2b0>
    106a:	9a 8b       	std	Y+18, r25	; 0x12
    106c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    106e:	8b 89       	ldd	r24, Y+19	; 0x13
    1070:	9c 89       	ldd	r25, Y+20	; 0x14
    1072:	01 97       	sbiw	r24, 0x01	; 1
    1074:	9c 8b       	std	Y+20, r25	; 0x14
    1076:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1078:	8b 89       	ldd	r24, Y+19	; 0x13
    107a:	9c 89       	ldd	r25, Y+20	; 0x14
    107c:	00 97       	sbiw	r24, 0x00	; 0
    107e:	69 f7       	brne	.-38     	; 0x105a <LCD_sendCommand+0x2a4>
    1080:	14 c0       	rjmp	.+40     	; 0x10aa <LCD_sendCommand+0x2f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1082:	6d 89       	ldd	r22, Y+21	; 0x15
    1084:	7e 89       	ldd	r23, Y+22	; 0x16
    1086:	8f 89       	ldd	r24, Y+23	; 0x17
    1088:	98 8d       	ldd	r25, Y+24	; 0x18
    108a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    108e:	dc 01       	movw	r26, r24
    1090:	cb 01       	movw	r24, r22
    1092:	9c 8b       	std	Y+20, r25	; 0x14
    1094:	8b 8b       	std	Y+19, r24	; 0x13
    1096:	8b 89       	ldd	r24, Y+19	; 0x13
    1098:	9c 89       	ldd	r25, Y+20	; 0x14
    109a:	98 8b       	std	Y+16, r25	; 0x10
    109c:	8f 87       	std	Y+15, r24	; 0x0f
    109e:	8f 85       	ldd	r24, Y+15	; 0x0f
    10a0:	98 89       	ldd	r25, Y+16	; 0x10
    10a2:	01 97       	sbiw	r24, 0x01	; 1
    10a4:	f1 f7       	brne	.-4      	; 0x10a2 <LCD_sendCommand+0x2ec>
    10a6:	98 8b       	std	Y+16, r25	; 0x10
    10a8:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	CLEAR_BIT(LCD_CTRL_PORT, E); //disable LCD
    10aa:	a2 e3       	ldi	r26, 0x32	; 50
    10ac:	b0 e0       	ldi	r27, 0x00	; 0
    10ae:	e2 e3       	ldi	r30, 0x32	; 50
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	8f 7b       	andi	r24, 0xBF	; 191
    10b6:	8c 93       	st	X, r24
    10b8:	80 e0       	ldi	r24, 0x00	; 0
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	a0 e8       	ldi	r26, 0x80	; 128
    10be:	bf e3       	ldi	r27, 0x3F	; 63
    10c0:	8b 87       	std	Y+11, r24	; 0x0b
    10c2:	9c 87       	std	Y+12, r25	; 0x0c
    10c4:	ad 87       	std	Y+13, r26	; 0x0d
    10c6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10c8:	6b 85       	ldd	r22, Y+11	; 0x0b
    10ca:	7c 85       	ldd	r23, Y+12	; 0x0c
    10cc:	8d 85       	ldd	r24, Y+13	; 0x0d
    10ce:	9e 85       	ldd	r25, Y+14	; 0x0e
    10d0:	20 e0       	ldi	r18, 0x00	; 0
    10d2:	30 e0       	ldi	r19, 0x00	; 0
    10d4:	4a e7       	ldi	r20, 0x7A	; 122
    10d6:	53 e4       	ldi	r21, 0x43	; 67
    10d8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    10dc:	dc 01       	movw	r26, r24
    10de:	cb 01       	movw	r24, r22
    10e0:	8f 83       	std	Y+7, r24	; 0x07
    10e2:	98 87       	std	Y+8, r25	; 0x08
    10e4:	a9 87       	std	Y+9, r26	; 0x09
    10e6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    10e8:	6f 81       	ldd	r22, Y+7	; 0x07
    10ea:	78 85       	ldd	r23, Y+8	; 0x08
    10ec:	89 85       	ldd	r24, Y+9	; 0x09
    10ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    10f0:	20 e0       	ldi	r18, 0x00	; 0
    10f2:	30 e0       	ldi	r19, 0x00	; 0
    10f4:	40 e8       	ldi	r20, 0x80	; 128
    10f6:	5f e3       	ldi	r21, 0x3F	; 63
    10f8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    10fc:	88 23       	and	r24, r24
    10fe:	2c f4       	brge	.+10     	; 0x110a <LCD_sendCommand+0x354>
		__ticks = 1;
    1100:	81 e0       	ldi	r24, 0x01	; 1
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	9e 83       	std	Y+6, r25	; 0x06
    1106:	8d 83       	std	Y+5, r24	; 0x05
    1108:	3f c0       	rjmp	.+126    	; 0x1188 <LCD_sendCommand+0x3d2>
	else if (__tmp > 65535)
    110a:	6f 81       	ldd	r22, Y+7	; 0x07
    110c:	78 85       	ldd	r23, Y+8	; 0x08
    110e:	89 85       	ldd	r24, Y+9	; 0x09
    1110:	9a 85       	ldd	r25, Y+10	; 0x0a
    1112:	20 e0       	ldi	r18, 0x00	; 0
    1114:	3f ef       	ldi	r19, 0xFF	; 255
    1116:	4f e7       	ldi	r20, 0x7F	; 127
    1118:	57 e4       	ldi	r21, 0x47	; 71
    111a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    111e:	18 16       	cp	r1, r24
    1120:	4c f5       	brge	.+82     	; 0x1174 <LCD_sendCommand+0x3be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1122:	6b 85       	ldd	r22, Y+11	; 0x0b
    1124:	7c 85       	ldd	r23, Y+12	; 0x0c
    1126:	8d 85       	ldd	r24, Y+13	; 0x0d
    1128:	9e 85       	ldd	r25, Y+14	; 0x0e
    112a:	20 e0       	ldi	r18, 0x00	; 0
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	40 e2       	ldi	r20, 0x20	; 32
    1130:	51 e4       	ldi	r21, 0x41	; 65
    1132:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1136:	dc 01       	movw	r26, r24
    1138:	cb 01       	movw	r24, r22
    113a:	bc 01       	movw	r22, r24
    113c:	cd 01       	movw	r24, r26
    113e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1142:	dc 01       	movw	r26, r24
    1144:	cb 01       	movw	r24, r22
    1146:	9e 83       	std	Y+6, r25	; 0x06
    1148:	8d 83       	std	Y+5, r24	; 0x05
    114a:	0f c0       	rjmp	.+30     	; 0x116a <LCD_sendCommand+0x3b4>
    114c:	89 e1       	ldi	r24, 0x19	; 25
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	9c 83       	std	Y+4, r25	; 0x04
    1152:	8b 83       	std	Y+3, r24	; 0x03
    1154:	8b 81       	ldd	r24, Y+3	; 0x03
    1156:	9c 81       	ldd	r25, Y+4	; 0x04
    1158:	01 97       	sbiw	r24, 0x01	; 1
    115a:	f1 f7       	brne	.-4      	; 0x1158 <LCD_sendCommand+0x3a2>
    115c:	9c 83       	std	Y+4, r25	; 0x04
    115e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1160:	8d 81       	ldd	r24, Y+5	; 0x05
    1162:	9e 81       	ldd	r25, Y+6	; 0x06
    1164:	01 97       	sbiw	r24, 0x01	; 1
    1166:	9e 83       	std	Y+6, r25	; 0x06
    1168:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    116a:	8d 81       	ldd	r24, Y+5	; 0x05
    116c:	9e 81       	ldd	r25, Y+6	; 0x06
    116e:	00 97       	sbiw	r24, 0x00	; 0
    1170:	69 f7       	brne	.-38     	; 0x114c <LCD_sendCommand+0x396>
    1172:	14 c0       	rjmp	.+40     	; 0x119c <LCD_sendCommand+0x3e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1174:	6f 81       	ldd	r22, Y+7	; 0x07
    1176:	78 85       	ldd	r23, Y+8	; 0x08
    1178:	89 85       	ldd	r24, Y+9	; 0x09
    117a:	9a 85       	ldd	r25, Y+10	; 0x0a
    117c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1180:	dc 01       	movw	r26, r24
    1182:	cb 01       	movw	r24, r22
    1184:	9e 83       	std	Y+6, r25	; 0x06
    1186:	8d 83       	std	Y+5, r24	; 0x05
    1188:	8d 81       	ldd	r24, Y+5	; 0x05
    118a:	9e 81       	ldd	r25, Y+6	; 0x06
    118c:	9a 83       	std	Y+2, r25	; 0x02
    118e:	89 83       	std	Y+1, r24	; 0x01
    1190:	89 81       	ldd	r24, Y+1	; 0x01
    1192:	9a 81       	ldd	r25, Y+2	; 0x02
    1194:	01 97       	sbiw	r24, 0x01	; 1
    1196:	f1 f7       	brne	.-4      	; 0x1194 <LCD_sendCommand+0x3de>
    1198:	9a 83       	std	Y+2, r25	; 0x02
    119a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    119c:	e9 96       	adiw	r28, 0x39	; 57
    119e:	0f b6       	in	r0, 0x3f	; 63
    11a0:	f8 94       	cli
    11a2:	de bf       	out	0x3e, r29	; 62
    11a4:	0f be       	out	0x3f, r0	; 63
    11a6:	cd bf       	out	0x3d, r28	; 61
    11a8:	cf 91       	pop	r28
    11aa:	df 91       	pop	r29
    11ac:	08 95       	ret

000011ae <LCD_displayChar>:
void LCD_displayChar(uint8 data) {
    11ae:	df 93       	push	r29
    11b0:	cf 93       	push	r28
    11b2:	cd b7       	in	r28, 0x3d	; 61
    11b4:	de b7       	in	r29, 0x3e	; 62
    11b6:	e9 97       	sbiw	r28, 0x39	; 57
    11b8:	0f b6       	in	r0, 0x3f	; 63
    11ba:	f8 94       	cli
    11bc:	de bf       	out	0x3e, r29	; 62
    11be:	0f be       	out	0x3f, r0	; 63
    11c0:	cd bf       	out	0x3d, r28	; 61
    11c2:	89 af       	std	Y+57, r24	; 0x39
	SET_BIT(LCD_CTRL_PORT, RS); //Data select
    11c4:	a2 e3       	ldi	r26, 0x32	; 50
    11c6:	b0 e0       	ldi	r27, 0x00	; 0
    11c8:	e2 e3       	ldi	r30, 0x32	; 50
    11ca:	f0 e0       	ldi	r31, 0x00	; 0
    11cc:	80 81       	ld	r24, Z
    11ce:	80 61       	ori	r24, 0x10	; 16
    11d0:	8c 93       	st	X, r24
	CLEAR_BIT(LCD_CTRL_PORT, RW); //Write on LCD
    11d2:	a2 e3       	ldi	r26, 0x32	; 50
    11d4:	b0 e0       	ldi	r27, 0x00	; 0
    11d6:	e2 e3       	ldi	r30, 0x32	; 50
    11d8:	f0 e0       	ldi	r31, 0x00	; 0
    11da:	80 81       	ld	r24, Z
    11dc:	8f 7d       	andi	r24, 0xDF	; 223
    11de:	8c 93       	st	X, r24
    11e0:	80 e0       	ldi	r24, 0x00	; 0
    11e2:	90 e0       	ldi	r25, 0x00	; 0
    11e4:	a0 e8       	ldi	r26, 0x80	; 128
    11e6:	bf e3       	ldi	r27, 0x3F	; 63
    11e8:	8d ab       	std	Y+53, r24	; 0x35
    11ea:	9e ab       	std	Y+54, r25	; 0x36
    11ec:	af ab       	std	Y+55, r26	; 0x37
    11ee:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11f0:	6d a9       	ldd	r22, Y+53	; 0x35
    11f2:	7e a9       	ldd	r23, Y+54	; 0x36
    11f4:	8f a9       	ldd	r24, Y+55	; 0x37
    11f6:	98 ad       	ldd	r25, Y+56	; 0x38
    11f8:	20 e0       	ldi	r18, 0x00	; 0
    11fa:	30 e0       	ldi	r19, 0x00	; 0
    11fc:	4a e7       	ldi	r20, 0x7A	; 122
    11fe:	53 e4       	ldi	r21, 0x43	; 67
    1200:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1204:	dc 01       	movw	r26, r24
    1206:	cb 01       	movw	r24, r22
    1208:	89 ab       	std	Y+49, r24	; 0x31
    120a:	9a ab       	std	Y+50, r25	; 0x32
    120c:	ab ab       	std	Y+51, r26	; 0x33
    120e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1210:	69 a9       	ldd	r22, Y+49	; 0x31
    1212:	7a a9       	ldd	r23, Y+50	; 0x32
    1214:	8b a9       	ldd	r24, Y+51	; 0x33
    1216:	9c a9       	ldd	r25, Y+52	; 0x34
    1218:	20 e0       	ldi	r18, 0x00	; 0
    121a:	30 e0       	ldi	r19, 0x00	; 0
    121c:	40 e8       	ldi	r20, 0x80	; 128
    121e:	5f e3       	ldi	r21, 0x3F	; 63
    1220:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1224:	88 23       	and	r24, r24
    1226:	2c f4       	brge	.+10     	; 0x1232 <LCD_displayChar+0x84>
		__ticks = 1;
    1228:	81 e0       	ldi	r24, 0x01	; 1
    122a:	90 e0       	ldi	r25, 0x00	; 0
    122c:	98 ab       	std	Y+48, r25	; 0x30
    122e:	8f a7       	std	Y+47, r24	; 0x2f
    1230:	3f c0       	rjmp	.+126    	; 0x12b0 <LCD_displayChar+0x102>
	else if (__tmp > 65535)
    1232:	69 a9       	ldd	r22, Y+49	; 0x31
    1234:	7a a9       	ldd	r23, Y+50	; 0x32
    1236:	8b a9       	ldd	r24, Y+51	; 0x33
    1238:	9c a9       	ldd	r25, Y+52	; 0x34
    123a:	20 e0       	ldi	r18, 0x00	; 0
    123c:	3f ef       	ldi	r19, 0xFF	; 255
    123e:	4f e7       	ldi	r20, 0x7F	; 127
    1240:	57 e4       	ldi	r21, 0x47	; 71
    1242:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1246:	18 16       	cp	r1, r24
    1248:	4c f5       	brge	.+82     	; 0x129c <LCD_displayChar+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    124a:	6d a9       	ldd	r22, Y+53	; 0x35
    124c:	7e a9       	ldd	r23, Y+54	; 0x36
    124e:	8f a9       	ldd	r24, Y+55	; 0x37
    1250:	98 ad       	ldd	r25, Y+56	; 0x38
    1252:	20 e0       	ldi	r18, 0x00	; 0
    1254:	30 e0       	ldi	r19, 0x00	; 0
    1256:	40 e2       	ldi	r20, 0x20	; 32
    1258:	51 e4       	ldi	r21, 0x41	; 65
    125a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    125e:	dc 01       	movw	r26, r24
    1260:	cb 01       	movw	r24, r22
    1262:	bc 01       	movw	r22, r24
    1264:	cd 01       	movw	r24, r26
    1266:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    126a:	dc 01       	movw	r26, r24
    126c:	cb 01       	movw	r24, r22
    126e:	98 ab       	std	Y+48, r25	; 0x30
    1270:	8f a7       	std	Y+47, r24	; 0x2f
    1272:	0f c0       	rjmp	.+30     	; 0x1292 <LCD_displayChar+0xe4>
    1274:	89 e1       	ldi	r24, 0x19	; 25
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	9e a7       	std	Y+46, r25	; 0x2e
    127a:	8d a7       	std	Y+45, r24	; 0x2d
    127c:	8d a5       	ldd	r24, Y+45	; 0x2d
    127e:	9e a5       	ldd	r25, Y+46	; 0x2e
    1280:	01 97       	sbiw	r24, 0x01	; 1
    1282:	f1 f7       	brne	.-4      	; 0x1280 <LCD_displayChar+0xd2>
    1284:	9e a7       	std	Y+46, r25	; 0x2e
    1286:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1288:	8f a5       	ldd	r24, Y+47	; 0x2f
    128a:	98 a9       	ldd	r25, Y+48	; 0x30
    128c:	01 97       	sbiw	r24, 0x01	; 1
    128e:	98 ab       	std	Y+48, r25	; 0x30
    1290:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1292:	8f a5       	ldd	r24, Y+47	; 0x2f
    1294:	98 a9       	ldd	r25, Y+48	; 0x30
    1296:	00 97       	sbiw	r24, 0x00	; 0
    1298:	69 f7       	brne	.-38     	; 0x1274 <LCD_displayChar+0xc6>
    129a:	14 c0       	rjmp	.+40     	; 0x12c4 <LCD_displayChar+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    129c:	69 a9       	ldd	r22, Y+49	; 0x31
    129e:	7a a9       	ldd	r23, Y+50	; 0x32
    12a0:	8b a9       	ldd	r24, Y+51	; 0x33
    12a2:	9c a9       	ldd	r25, Y+52	; 0x34
    12a4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    12a8:	dc 01       	movw	r26, r24
    12aa:	cb 01       	movw	r24, r22
    12ac:	98 ab       	std	Y+48, r25	; 0x30
    12ae:	8f a7       	std	Y+47, r24	; 0x2f
    12b0:	8f a5       	ldd	r24, Y+47	; 0x2f
    12b2:	98 a9       	ldd	r25, Y+48	; 0x30
    12b4:	9c a7       	std	Y+44, r25	; 0x2c
    12b6:	8b a7       	std	Y+43, r24	; 0x2b
    12b8:	8b a5       	ldd	r24, Y+43	; 0x2b
    12ba:	9c a5       	ldd	r25, Y+44	; 0x2c
    12bc:	01 97       	sbiw	r24, 0x01	; 1
    12be:	f1 f7       	brne	.-4      	; 0x12bc <LCD_displayChar+0x10e>
    12c0:	9c a7       	std	Y+44, r25	; 0x2c
    12c2:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	SET_BIT(LCD_CTRL_PORT, E); // Enable LCD
    12c4:	a2 e3       	ldi	r26, 0x32	; 50
    12c6:	b0 e0       	ldi	r27, 0x00	; 0
    12c8:	e2 e3       	ldi	r30, 0x32	; 50
    12ca:	f0 e0       	ldi	r31, 0x00	; 0
    12cc:	80 81       	ld	r24, Z
    12ce:	80 64       	ori	r24, 0x40	; 64
    12d0:	8c 93       	st	X, r24
    12d2:	80 e0       	ldi	r24, 0x00	; 0
    12d4:	90 e0       	ldi	r25, 0x00	; 0
    12d6:	a0 e8       	ldi	r26, 0x80	; 128
    12d8:	bf e3       	ldi	r27, 0x3F	; 63
    12da:	8f a3       	std	Y+39, r24	; 0x27
    12dc:	98 a7       	std	Y+40, r25	; 0x28
    12de:	a9 a7       	std	Y+41, r26	; 0x29
    12e0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12e2:	6f a1       	ldd	r22, Y+39	; 0x27
    12e4:	78 a5       	ldd	r23, Y+40	; 0x28
    12e6:	89 a5       	ldd	r24, Y+41	; 0x29
    12e8:	9a a5       	ldd	r25, Y+42	; 0x2a
    12ea:	20 e0       	ldi	r18, 0x00	; 0
    12ec:	30 e0       	ldi	r19, 0x00	; 0
    12ee:	4a e7       	ldi	r20, 0x7A	; 122
    12f0:	53 e4       	ldi	r21, 0x43	; 67
    12f2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    12f6:	dc 01       	movw	r26, r24
    12f8:	cb 01       	movw	r24, r22
    12fa:	8b a3       	std	Y+35, r24	; 0x23
    12fc:	9c a3       	std	Y+36, r25	; 0x24
    12fe:	ad a3       	std	Y+37, r26	; 0x25
    1300:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1302:	6b a1       	ldd	r22, Y+35	; 0x23
    1304:	7c a1       	ldd	r23, Y+36	; 0x24
    1306:	8d a1       	ldd	r24, Y+37	; 0x25
    1308:	9e a1       	ldd	r25, Y+38	; 0x26
    130a:	20 e0       	ldi	r18, 0x00	; 0
    130c:	30 e0       	ldi	r19, 0x00	; 0
    130e:	40 e8       	ldi	r20, 0x80	; 128
    1310:	5f e3       	ldi	r21, 0x3F	; 63
    1312:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1316:	88 23       	and	r24, r24
    1318:	2c f4       	brge	.+10     	; 0x1324 <LCD_displayChar+0x176>
		__ticks = 1;
    131a:	81 e0       	ldi	r24, 0x01	; 1
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	9a a3       	std	Y+34, r25	; 0x22
    1320:	89 a3       	std	Y+33, r24	; 0x21
    1322:	3f c0       	rjmp	.+126    	; 0x13a2 <LCD_displayChar+0x1f4>
	else if (__tmp > 65535)
    1324:	6b a1       	ldd	r22, Y+35	; 0x23
    1326:	7c a1       	ldd	r23, Y+36	; 0x24
    1328:	8d a1       	ldd	r24, Y+37	; 0x25
    132a:	9e a1       	ldd	r25, Y+38	; 0x26
    132c:	20 e0       	ldi	r18, 0x00	; 0
    132e:	3f ef       	ldi	r19, 0xFF	; 255
    1330:	4f e7       	ldi	r20, 0x7F	; 127
    1332:	57 e4       	ldi	r21, 0x47	; 71
    1334:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1338:	18 16       	cp	r1, r24
    133a:	4c f5       	brge	.+82     	; 0x138e <LCD_displayChar+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    133c:	6f a1       	ldd	r22, Y+39	; 0x27
    133e:	78 a5       	ldd	r23, Y+40	; 0x28
    1340:	89 a5       	ldd	r24, Y+41	; 0x29
    1342:	9a a5       	ldd	r25, Y+42	; 0x2a
    1344:	20 e0       	ldi	r18, 0x00	; 0
    1346:	30 e0       	ldi	r19, 0x00	; 0
    1348:	40 e2       	ldi	r20, 0x20	; 32
    134a:	51 e4       	ldi	r21, 0x41	; 65
    134c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1350:	dc 01       	movw	r26, r24
    1352:	cb 01       	movw	r24, r22
    1354:	bc 01       	movw	r22, r24
    1356:	cd 01       	movw	r24, r26
    1358:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    135c:	dc 01       	movw	r26, r24
    135e:	cb 01       	movw	r24, r22
    1360:	9a a3       	std	Y+34, r25	; 0x22
    1362:	89 a3       	std	Y+33, r24	; 0x21
    1364:	0f c0       	rjmp	.+30     	; 0x1384 <LCD_displayChar+0x1d6>
    1366:	89 e1       	ldi	r24, 0x19	; 25
    1368:	90 e0       	ldi	r25, 0x00	; 0
    136a:	98 a3       	std	Y+32, r25	; 0x20
    136c:	8f 8f       	std	Y+31, r24	; 0x1f
    136e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1370:	98 a1       	ldd	r25, Y+32	; 0x20
    1372:	01 97       	sbiw	r24, 0x01	; 1
    1374:	f1 f7       	brne	.-4      	; 0x1372 <LCD_displayChar+0x1c4>
    1376:	98 a3       	std	Y+32, r25	; 0x20
    1378:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    137a:	89 a1       	ldd	r24, Y+33	; 0x21
    137c:	9a a1       	ldd	r25, Y+34	; 0x22
    137e:	01 97       	sbiw	r24, 0x01	; 1
    1380:	9a a3       	std	Y+34, r25	; 0x22
    1382:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1384:	89 a1       	ldd	r24, Y+33	; 0x21
    1386:	9a a1       	ldd	r25, Y+34	; 0x22
    1388:	00 97       	sbiw	r24, 0x00	; 0
    138a:	69 f7       	brne	.-38     	; 0x1366 <LCD_displayChar+0x1b8>
    138c:	14 c0       	rjmp	.+40     	; 0x13b6 <LCD_displayChar+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    138e:	6b a1       	ldd	r22, Y+35	; 0x23
    1390:	7c a1       	ldd	r23, Y+36	; 0x24
    1392:	8d a1       	ldd	r24, Y+37	; 0x25
    1394:	9e a1       	ldd	r25, Y+38	; 0x26
    1396:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    139a:	dc 01       	movw	r26, r24
    139c:	cb 01       	movw	r24, r22
    139e:	9a a3       	std	Y+34, r25	; 0x22
    13a0:	89 a3       	std	Y+33, r24	; 0x21
    13a2:	89 a1       	ldd	r24, Y+33	; 0x21
    13a4:	9a a1       	ldd	r25, Y+34	; 0x22
    13a6:	9e 8f       	std	Y+30, r25	; 0x1e
    13a8:	8d 8f       	std	Y+29, r24	; 0x1d
    13aa:	8d 8d       	ldd	r24, Y+29	; 0x1d
    13ac:	9e 8d       	ldd	r25, Y+30	; 0x1e
    13ae:	01 97       	sbiw	r24, 0x01	; 1
    13b0:	f1 f7       	brne	.-4      	; 0x13ae <LCD_displayChar+0x200>
    13b2:	9e 8f       	std	Y+30, r25	; 0x1e
    13b4:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	LCD_DATA_PORT = data; //send DATA to DATA BUS
    13b6:	e5 e3       	ldi	r30, 0x35	; 53
    13b8:	f0 e0       	ldi	r31, 0x00	; 0
    13ba:	89 ad       	ldd	r24, Y+57	; 0x39
    13bc:	80 83       	st	Z, r24
    13be:	80 e0       	ldi	r24, 0x00	; 0
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	a0 e8       	ldi	r26, 0x80	; 128
    13c4:	bf e3       	ldi	r27, 0x3F	; 63
    13c6:	89 8f       	std	Y+25, r24	; 0x19
    13c8:	9a 8f       	std	Y+26, r25	; 0x1a
    13ca:	ab 8f       	std	Y+27, r26	; 0x1b
    13cc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13ce:	69 8d       	ldd	r22, Y+25	; 0x19
    13d0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    13d2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    13d4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    13d6:	20 e0       	ldi	r18, 0x00	; 0
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	4a e7       	ldi	r20, 0x7A	; 122
    13dc:	53 e4       	ldi	r21, 0x43	; 67
    13de:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    13e2:	dc 01       	movw	r26, r24
    13e4:	cb 01       	movw	r24, r22
    13e6:	8d 8b       	std	Y+21, r24	; 0x15
    13e8:	9e 8b       	std	Y+22, r25	; 0x16
    13ea:	af 8b       	std	Y+23, r26	; 0x17
    13ec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    13ee:	6d 89       	ldd	r22, Y+21	; 0x15
    13f0:	7e 89       	ldd	r23, Y+22	; 0x16
    13f2:	8f 89       	ldd	r24, Y+23	; 0x17
    13f4:	98 8d       	ldd	r25, Y+24	; 0x18
    13f6:	20 e0       	ldi	r18, 0x00	; 0
    13f8:	30 e0       	ldi	r19, 0x00	; 0
    13fa:	40 e8       	ldi	r20, 0x80	; 128
    13fc:	5f e3       	ldi	r21, 0x3F	; 63
    13fe:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1402:	88 23       	and	r24, r24
    1404:	2c f4       	brge	.+10     	; 0x1410 <LCD_displayChar+0x262>
		__ticks = 1;
    1406:	81 e0       	ldi	r24, 0x01	; 1
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	9c 8b       	std	Y+20, r25	; 0x14
    140c:	8b 8b       	std	Y+19, r24	; 0x13
    140e:	3f c0       	rjmp	.+126    	; 0x148e <LCD_displayChar+0x2e0>
	else if (__tmp > 65535)
    1410:	6d 89       	ldd	r22, Y+21	; 0x15
    1412:	7e 89       	ldd	r23, Y+22	; 0x16
    1414:	8f 89       	ldd	r24, Y+23	; 0x17
    1416:	98 8d       	ldd	r25, Y+24	; 0x18
    1418:	20 e0       	ldi	r18, 0x00	; 0
    141a:	3f ef       	ldi	r19, 0xFF	; 255
    141c:	4f e7       	ldi	r20, 0x7F	; 127
    141e:	57 e4       	ldi	r21, 0x47	; 71
    1420:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1424:	18 16       	cp	r1, r24
    1426:	4c f5       	brge	.+82     	; 0x147a <LCD_displayChar+0x2cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1428:	69 8d       	ldd	r22, Y+25	; 0x19
    142a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    142c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    142e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1430:	20 e0       	ldi	r18, 0x00	; 0
    1432:	30 e0       	ldi	r19, 0x00	; 0
    1434:	40 e2       	ldi	r20, 0x20	; 32
    1436:	51 e4       	ldi	r21, 0x41	; 65
    1438:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    143c:	dc 01       	movw	r26, r24
    143e:	cb 01       	movw	r24, r22
    1440:	bc 01       	movw	r22, r24
    1442:	cd 01       	movw	r24, r26
    1444:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1448:	dc 01       	movw	r26, r24
    144a:	cb 01       	movw	r24, r22
    144c:	9c 8b       	std	Y+20, r25	; 0x14
    144e:	8b 8b       	std	Y+19, r24	; 0x13
    1450:	0f c0       	rjmp	.+30     	; 0x1470 <LCD_displayChar+0x2c2>
    1452:	89 e1       	ldi	r24, 0x19	; 25
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	9a 8b       	std	Y+18, r25	; 0x12
    1458:	89 8b       	std	Y+17, r24	; 0x11
    145a:	89 89       	ldd	r24, Y+17	; 0x11
    145c:	9a 89       	ldd	r25, Y+18	; 0x12
    145e:	01 97       	sbiw	r24, 0x01	; 1
    1460:	f1 f7       	brne	.-4      	; 0x145e <LCD_displayChar+0x2b0>
    1462:	9a 8b       	std	Y+18, r25	; 0x12
    1464:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1466:	8b 89       	ldd	r24, Y+19	; 0x13
    1468:	9c 89       	ldd	r25, Y+20	; 0x14
    146a:	01 97       	sbiw	r24, 0x01	; 1
    146c:	9c 8b       	std	Y+20, r25	; 0x14
    146e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1470:	8b 89       	ldd	r24, Y+19	; 0x13
    1472:	9c 89       	ldd	r25, Y+20	; 0x14
    1474:	00 97       	sbiw	r24, 0x00	; 0
    1476:	69 f7       	brne	.-38     	; 0x1452 <LCD_displayChar+0x2a4>
    1478:	14 c0       	rjmp	.+40     	; 0x14a2 <LCD_displayChar+0x2f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    147a:	6d 89       	ldd	r22, Y+21	; 0x15
    147c:	7e 89       	ldd	r23, Y+22	; 0x16
    147e:	8f 89       	ldd	r24, Y+23	; 0x17
    1480:	98 8d       	ldd	r25, Y+24	; 0x18
    1482:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1486:	dc 01       	movw	r26, r24
    1488:	cb 01       	movw	r24, r22
    148a:	9c 8b       	std	Y+20, r25	; 0x14
    148c:	8b 8b       	std	Y+19, r24	; 0x13
    148e:	8b 89       	ldd	r24, Y+19	; 0x13
    1490:	9c 89       	ldd	r25, Y+20	; 0x14
    1492:	98 8b       	std	Y+16, r25	; 0x10
    1494:	8f 87       	std	Y+15, r24	; 0x0f
    1496:	8f 85       	ldd	r24, Y+15	; 0x0f
    1498:	98 89       	ldd	r25, Y+16	; 0x10
    149a:	01 97       	sbiw	r24, 0x01	; 1
    149c:	f1 f7       	brne	.-4      	; 0x149a <LCD_displayChar+0x2ec>
    149e:	98 8b       	std	Y+16, r25	; 0x10
    14a0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	CLEAR_BIT(LCD_CTRL_PORT, E); //Disable LCD
    14a2:	a2 e3       	ldi	r26, 0x32	; 50
    14a4:	b0 e0       	ldi	r27, 0x00	; 0
    14a6:	e2 e3       	ldi	r30, 0x32	; 50
    14a8:	f0 e0       	ldi	r31, 0x00	; 0
    14aa:	80 81       	ld	r24, Z
    14ac:	8f 7b       	andi	r24, 0xBF	; 191
    14ae:	8c 93       	st	X, r24
    14b0:	80 e0       	ldi	r24, 0x00	; 0
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	a0 e8       	ldi	r26, 0x80	; 128
    14b6:	bf e3       	ldi	r27, 0x3F	; 63
    14b8:	8b 87       	std	Y+11, r24	; 0x0b
    14ba:	9c 87       	std	Y+12, r25	; 0x0c
    14bc:	ad 87       	std	Y+13, r26	; 0x0d
    14be:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14c0:	6b 85       	ldd	r22, Y+11	; 0x0b
    14c2:	7c 85       	ldd	r23, Y+12	; 0x0c
    14c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    14c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    14c8:	20 e0       	ldi	r18, 0x00	; 0
    14ca:	30 e0       	ldi	r19, 0x00	; 0
    14cc:	4a e7       	ldi	r20, 0x7A	; 122
    14ce:	53 e4       	ldi	r21, 0x43	; 67
    14d0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    14d4:	dc 01       	movw	r26, r24
    14d6:	cb 01       	movw	r24, r22
    14d8:	8f 83       	std	Y+7, r24	; 0x07
    14da:	98 87       	std	Y+8, r25	; 0x08
    14dc:	a9 87       	std	Y+9, r26	; 0x09
    14de:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    14e0:	6f 81       	ldd	r22, Y+7	; 0x07
    14e2:	78 85       	ldd	r23, Y+8	; 0x08
    14e4:	89 85       	ldd	r24, Y+9	; 0x09
    14e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    14e8:	20 e0       	ldi	r18, 0x00	; 0
    14ea:	30 e0       	ldi	r19, 0x00	; 0
    14ec:	40 e8       	ldi	r20, 0x80	; 128
    14ee:	5f e3       	ldi	r21, 0x3F	; 63
    14f0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    14f4:	88 23       	and	r24, r24
    14f6:	2c f4       	brge	.+10     	; 0x1502 <LCD_displayChar+0x354>
		__ticks = 1;
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	9e 83       	std	Y+6, r25	; 0x06
    14fe:	8d 83       	std	Y+5, r24	; 0x05
    1500:	3f c0       	rjmp	.+126    	; 0x1580 <LCD_displayChar+0x3d2>
	else if (__tmp > 65535)
    1502:	6f 81       	ldd	r22, Y+7	; 0x07
    1504:	78 85       	ldd	r23, Y+8	; 0x08
    1506:	89 85       	ldd	r24, Y+9	; 0x09
    1508:	9a 85       	ldd	r25, Y+10	; 0x0a
    150a:	20 e0       	ldi	r18, 0x00	; 0
    150c:	3f ef       	ldi	r19, 0xFF	; 255
    150e:	4f e7       	ldi	r20, 0x7F	; 127
    1510:	57 e4       	ldi	r21, 0x47	; 71
    1512:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1516:	18 16       	cp	r1, r24
    1518:	4c f5       	brge	.+82     	; 0x156c <LCD_displayChar+0x3be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    151a:	6b 85       	ldd	r22, Y+11	; 0x0b
    151c:	7c 85       	ldd	r23, Y+12	; 0x0c
    151e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1520:	9e 85       	ldd	r25, Y+14	; 0x0e
    1522:	20 e0       	ldi	r18, 0x00	; 0
    1524:	30 e0       	ldi	r19, 0x00	; 0
    1526:	40 e2       	ldi	r20, 0x20	; 32
    1528:	51 e4       	ldi	r21, 0x41	; 65
    152a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    152e:	dc 01       	movw	r26, r24
    1530:	cb 01       	movw	r24, r22
    1532:	bc 01       	movw	r22, r24
    1534:	cd 01       	movw	r24, r26
    1536:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    153a:	dc 01       	movw	r26, r24
    153c:	cb 01       	movw	r24, r22
    153e:	9e 83       	std	Y+6, r25	; 0x06
    1540:	8d 83       	std	Y+5, r24	; 0x05
    1542:	0f c0       	rjmp	.+30     	; 0x1562 <LCD_displayChar+0x3b4>
    1544:	89 e1       	ldi	r24, 0x19	; 25
    1546:	90 e0       	ldi	r25, 0x00	; 0
    1548:	9c 83       	std	Y+4, r25	; 0x04
    154a:	8b 83       	std	Y+3, r24	; 0x03
    154c:	8b 81       	ldd	r24, Y+3	; 0x03
    154e:	9c 81       	ldd	r25, Y+4	; 0x04
    1550:	01 97       	sbiw	r24, 0x01	; 1
    1552:	f1 f7       	brne	.-4      	; 0x1550 <LCD_displayChar+0x3a2>
    1554:	9c 83       	std	Y+4, r25	; 0x04
    1556:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1558:	8d 81       	ldd	r24, Y+5	; 0x05
    155a:	9e 81       	ldd	r25, Y+6	; 0x06
    155c:	01 97       	sbiw	r24, 0x01	; 1
    155e:	9e 83       	std	Y+6, r25	; 0x06
    1560:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1562:	8d 81       	ldd	r24, Y+5	; 0x05
    1564:	9e 81       	ldd	r25, Y+6	; 0x06
    1566:	00 97       	sbiw	r24, 0x00	; 0
    1568:	69 f7       	brne	.-38     	; 0x1544 <LCD_displayChar+0x396>
    156a:	14 c0       	rjmp	.+40     	; 0x1594 <LCD_displayChar+0x3e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    156c:	6f 81       	ldd	r22, Y+7	; 0x07
    156e:	78 85       	ldd	r23, Y+8	; 0x08
    1570:	89 85       	ldd	r24, Y+9	; 0x09
    1572:	9a 85       	ldd	r25, Y+10	; 0x0a
    1574:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1578:	dc 01       	movw	r26, r24
    157a:	cb 01       	movw	r24, r22
    157c:	9e 83       	std	Y+6, r25	; 0x06
    157e:	8d 83       	std	Y+5, r24	; 0x05
    1580:	8d 81       	ldd	r24, Y+5	; 0x05
    1582:	9e 81       	ldd	r25, Y+6	; 0x06
    1584:	9a 83       	std	Y+2, r25	; 0x02
    1586:	89 83       	std	Y+1, r24	; 0x01
    1588:	89 81       	ldd	r24, Y+1	; 0x01
    158a:	9a 81       	ldd	r25, Y+2	; 0x02
    158c:	01 97       	sbiw	r24, 0x01	; 1
    158e:	f1 f7       	brne	.-4      	; 0x158c <LCD_displayChar+0x3de>
    1590:	9a 83       	std	Y+2, r25	; 0x02
    1592:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    1594:	e9 96       	adiw	r28, 0x39	; 57
    1596:	0f b6       	in	r0, 0x3f	; 63
    1598:	f8 94       	cli
    159a:	de bf       	out	0x3e, r29	; 62
    159c:	0f be       	out	0x3f, r0	; 63
    159e:	cd bf       	out	0x3d, r28	; 61
    15a0:	cf 91       	pop	r28
    15a2:	df 91       	pop	r29
    15a4:	08 95       	ret

000015a6 <LCD_init>:

void LCD_init(void){
    15a6:	df 93       	push	r29
    15a8:	cf 93       	push	r28
    15aa:	cd b7       	in	r28, 0x3d	; 61
    15ac:	de b7       	in	r29, 0x3e	; 62
	LCD_DATA_PORT_DIR = 0xFF; // configure data port as output port
    15ae:	e5 e3       	ldi	r30, 0x35	; 53
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	8f ef       	ldi	r24, 0xFF	; 255
    15b4:	80 83       	st	Z, r24
	LCD_CTRL_PORT_DIR |= (1 << RS) | (1 << RW) | (1 << E); // configure Control pins
    15b6:	a1 e3       	ldi	r26, 0x31	; 49
    15b8:	b0 e0       	ldi	r27, 0x00	; 0
    15ba:	e1 e3       	ldi	r30, 0x31	; 49
    15bc:	f0 e0       	ldi	r31, 0x00	; 0
    15be:	80 81       	ld	r24, Z
    15c0:	80 67       	ori	r24, 0x70	; 112
    15c2:	8c 93       	st	X, r24
	LCD_sendCommand(TWO_LINE_LCD_EIGHT_BIT_MODE); //use 2-line lcd, 8-bit mode, 5*7 dots
    15c4:	88 e3       	ldi	r24, 0x38	; 56
    15c6:	0e 94 db 06 	call	0xdb6	; 0xdb6 <LCD_sendCommand>
	LCD_sendCommand(CURSOR_OFF); // cursor off
    15ca:	8c e0       	ldi	r24, 0x0C	; 12
    15cc:	0e 94 db 06 	call	0xdb6	; 0xdb6 <LCD_sendCommand>
	LCD_sendCommand(CLEAR_CMD); // clear LCD
    15d0:	81 e0       	ldi	r24, 0x01	; 1
    15d2:	0e 94 db 06 	call	0xdb6	; 0xdb6 <LCD_sendCommand>
}
    15d6:	cf 91       	pop	r28
    15d8:	df 91       	pop	r29
    15da:	08 95       	ret

000015dc <LCD_displayString>:
//Display String in LCD
void LCD_displayString(uint8 *Str) {
    15dc:	df 93       	push	r29
    15de:	cf 93       	push	r28
    15e0:	00 d0       	rcall	.+0      	; 0x15e2 <LCD_displayString+0x6>
    15e2:	cd b7       	in	r28, 0x3d	; 61
    15e4:	de b7       	in	r29, 0x3e	; 62
    15e6:	9a 83       	std	Y+2, r25	; 0x02
    15e8:	89 83       	std	Y+1, r24	; 0x01
    15ea:	0a c0       	rjmp	.+20     	; 0x1600 <LCD_displayString+0x24>
	while ((*Str) != '\0') {
		LCD_displayChar(*Str);
    15ec:	e9 81       	ldd	r30, Y+1	; 0x01
    15ee:	fa 81       	ldd	r31, Y+2	; 0x02
    15f0:	80 81       	ld	r24, Z
    15f2:	0e 94 d7 08 	call	0x11ae	; 0x11ae <LCD_displayChar>
		Str++;
    15f6:	89 81       	ldd	r24, Y+1	; 0x01
    15f8:	9a 81       	ldd	r25, Y+2	; 0x02
    15fa:	01 96       	adiw	r24, 0x01	; 1
    15fc:	9a 83       	std	Y+2, r25	; 0x02
    15fe:	89 83       	std	Y+1, r24	; 0x01
	LCD_sendCommand(CURSOR_OFF); // cursor off
	LCD_sendCommand(CLEAR_CMD); // clear LCD
}
//Display String in LCD
void LCD_displayString(uint8 *Str) {
	while ((*Str) != '\0') {
    1600:	e9 81       	ldd	r30, Y+1	; 0x01
    1602:	fa 81       	ldd	r31, Y+2	; 0x02
    1604:	80 81       	ld	r24, Z
    1606:	88 23       	and	r24, r24
    1608:	89 f7       	brne	.-30     	; 0x15ec <LCD_displayString+0x10>
		LCD_displayChar(*Str);
		Str++;
	}
}
    160a:	0f 90       	pop	r0
    160c:	0f 90       	pop	r0
    160e:	cf 91       	pop	r28
    1610:	df 91       	pop	r29
    1612:	08 95       	ret

00001614 <LCD_goToRowCol>:

void LCD_goToRowCol(uint8 row, uint8 col) {
    1614:	df 93       	push	r29
    1616:	cf 93       	push	r28
    1618:	00 d0       	rcall	.+0      	; 0x161a <LCD_goToRowCol+0x6>
    161a:	00 d0       	rcall	.+0      	; 0x161c <LCD_goToRowCol+0x8>
    161c:	0f 92       	push	r0
    161e:	cd b7       	in	r28, 0x3d	; 61
    1620:	de b7       	in	r29, 0x3e	; 62
    1622:	8a 83       	std	Y+2, r24	; 0x02
    1624:	6b 83       	std	Y+3, r22	; 0x03
	// calculate the required address location
	uint8 address;
	switch (row) {
    1626:	8a 81       	ldd	r24, Y+2	; 0x02
    1628:	28 2f       	mov	r18, r24
    162a:	30 e0       	ldi	r19, 0x00	; 0
    162c:	3d 83       	std	Y+5, r19	; 0x05
    162e:	2c 83       	std	Y+4, r18	; 0x04
    1630:	8c 81       	ldd	r24, Y+4	; 0x04
    1632:	9d 81       	ldd	r25, Y+5	; 0x05
    1634:	81 30       	cpi	r24, 0x01	; 1
    1636:	91 05       	cpc	r25, r1
    1638:	c1 f0       	breq	.+48     	; 0x166a <LCD_goToRowCol+0x56>
    163a:	2c 81       	ldd	r18, Y+4	; 0x04
    163c:	3d 81       	ldd	r19, Y+5	; 0x05
    163e:	22 30       	cpi	r18, 0x02	; 2
    1640:	31 05       	cpc	r19, r1
    1642:	2c f4       	brge	.+10     	; 0x164e <LCD_goToRowCol+0x3a>
    1644:	8c 81       	ldd	r24, Y+4	; 0x04
    1646:	9d 81       	ldd	r25, Y+5	; 0x05
    1648:	00 97       	sbiw	r24, 0x00	; 0
    164a:	61 f0       	breq	.+24     	; 0x1664 <LCD_goToRowCol+0x50>
    164c:	19 c0       	rjmp	.+50     	; 0x1680 <LCD_goToRowCol+0x6c>
    164e:	2c 81       	ldd	r18, Y+4	; 0x04
    1650:	3d 81       	ldd	r19, Y+5	; 0x05
    1652:	22 30       	cpi	r18, 0x02	; 2
    1654:	31 05       	cpc	r19, r1
    1656:	69 f0       	breq	.+26     	; 0x1672 <LCD_goToRowCol+0x5e>
    1658:	8c 81       	ldd	r24, Y+4	; 0x04
    165a:	9d 81       	ldd	r25, Y+5	; 0x05
    165c:	83 30       	cpi	r24, 0x03	; 3
    165e:	91 05       	cpc	r25, r1
    1660:	61 f0       	breq	.+24     	; 0x167a <LCD_goToRowCol+0x66>
    1662:	0e c0       	rjmp	.+28     	; 0x1680 <LCD_goToRowCol+0x6c>
	case 0:
		address = col; //first row
    1664:	8b 81       	ldd	r24, Y+3	; 0x03
    1666:	89 83       	std	Y+1, r24	; 0x01
    1668:	0b c0       	rjmp	.+22     	; 0x1680 <LCD_goToRowCol+0x6c>
		break;
	case 1:
		address = col + 0x40; //second row
    166a:	8b 81       	ldd	r24, Y+3	; 0x03
    166c:	80 5c       	subi	r24, 0xC0	; 192
    166e:	89 83       	std	Y+1, r24	; 0x01
    1670:	07 c0       	rjmp	.+14     	; 0x1680 <LCD_goToRowCol+0x6c>
		break;
	case 2:
		address = col + 0x10; //third row
    1672:	8b 81       	ldd	r24, Y+3	; 0x03
    1674:	80 5f       	subi	r24, 0xF0	; 240
    1676:	89 83       	std	Y+1, r24	; 0x01
    1678:	03 c0       	rjmp	.+6      	; 0x1680 <LCD_goToRowCol+0x6c>
		break;
	case 3:
		address = col + 0x41; // fourth row
    167a:	8b 81       	ldd	r24, Y+3	; 0x03
    167c:	8f 5b       	subi	r24, 0xBF	; 191
    167e:	89 83       	std	Y+1, r24	; 0x01
		break;
	//write in a specific address in LCD
	LCD_sendCommand(address + SET_CURSOR_LOCATION);
	}
}
    1680:	0f 90       	pop	r0
    1682:	0f 90       	pop	r0
    1684:	0f 90       	pop	r0
    1686:	0f 90       	pop	r0
    1688:	0f 90       	pop	r0
    168a:	cf 91       	pop	r28
    168c:	df 91       	pop	r29
    168e:	08 95       	ret

00001690 <LCD_displayStringRowCol>:
// display a string in a specific address
void LCD_displayStringRowCol(uint8 *Str , uint8 row, uint8 col){
    1690:	df 93       	push	r29
    1692:	cf 93       	push	r28
    1694:	00 d0       	rcall	.+0      	; 0x1696 <LCD_displayStringRowCol+0x6>
    1696:	00 d0       	rcall	.+0      	; 0x1698 <LCD_displayStringRowCol+0x8>
    1698:	cd b7       	in	r28, 0x3d	; 61
    169a:	de b7       	in	r29, 0x3e	; 62
    169c:	9a 83       	std	Y+2, r25	; 0x02
    169e:	89 83       	std	Y+1, r24	; 0x01
    16a0:	6b 83       	std	Y+3, r22	; 0x03
    16a2:	4c 83       	std	Y+4, r20	; 0x04
	LCD_goToRowCol(row,col);
    16a4:	8b 81       	ldd	r24, Y+3	; 0x03
    16a6:	6c 81       	ldd	r22, Y+4	; 0x04
    16a8:	0e 94 0a 0b 	call	0x1614	; 0x1614 <LCD_goToRowCol>
	LCD_displayString(Str);
    16ac:	89 81       	ldd	r24, Y+1	; 0x01
    16ae:	9a 81       	ldd	r25, Y+2	; 0x02
    16b0:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <LCD_displayString>
}
    16b4:	0f 90       	pop	r0
    16b6:	0f 90       	pop	r0
    16b8:	0f 90       	pop	r0
    16ba:	0f 90       	pop	r0
    16bc:	cf 91       	pop	r28
    16be:	df 91       	pop	r29
    16c0:	08 95       	ret

000016c2 <LCD_integerToString>:
//display integer
void LCD_integerToString(int data){
    16c2:	df 93       	push	r29
    16c4:	cf 93       	push	r28
    16c6:	cd b7       	in	r28, 0x3d	; 61
    16c8:	de b7       	in	r29, 0x3e	; 62
    16ca:	62 97       	sbiw	r28, 0x12	; 18
    16cc:	0f b6       	in	r0, 0x3f	; 63
    16ce:	f8 94       	cli
    16d0:	de bf       	out	0x3e, r29	; 62
    16d2:	0f be       	out	0x3f, r0	; 63
    16d4:	cd bf       	out	0x3d, r28	; 61
    16d6:	9a 8b       	std	Y+18, r25	; 0x12
    16d8:	89 8b       	std	Y+17, r24	; 0x11
	uint8 buff[16]; // string holds ASCII result
	itoa(data,buff,10);
    16da:	89 89       	ldd	r24, Y+17	; 0x11
    16dc:	9a 89       	ldd	r25, Y+18	; 0x12
    16de:	9e 01       	movw	r18, r28
    16e0:	2f 5f       	subi	r18, 0xFF	; 255
    16e2:	3f 4f       	sbci	r19, 0xFF	; 255
    16e4:	b9 01       	movw	r22, r18
    16e6:	4a e0       	ldi	r20, 0x0A	; 10
    16e8:	50 e0       	ldi	r21, 0x00	; 0
    16ea:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <itoa>
	LCD_displayString(buff);
    16ee:	ce 01       	movw	r24, r28
    16f0:	01 96       	adiw	r24, 0x01	; 1
    16f2:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <LCD_displayString>
}
    16f6:	62 96       	adiw	r28, 0x12	; 18
    16f8:	0f b6       	in	r0, 0x3f	; 63
    16fa:	f8 94       	cli
    16fc:	de bf       	out	0x3e, r29	; 62
    16fe:	0f be       	out	0x3f, r0	; 63
    1700:	cd bf       	out	0x3d, r28	; 61
    1702:	cf 91       	pop	r28
    1704:	df 91       	pop	r29
    1706:	08 95       	ret

00001708 <LCD_clearScreen>:
//clear screen
void LCD_clearScreen(void){
    1708:	df 93       	push	r29
    170a:	cf 93       	push	r28
    170c:	cd b7       	in	r28, 0x3d	; 61
    170e:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(CLEAR_CMD);
    1710:	81 e0       	ldi	r24, 0x01	; 1
    1712:	0e 94 db 06 	call	0xdb6	; 0xdb6 <LCD_sendCommand>
}
    1716:	cf 91       	pop	r28
    1718:	df 91       	pop	r29
    171a:	08 95       	ret

0000171c <main>:

#include "adc.h"
#include "lcd.h"
#include "keypad.h"
#include "uart.h"
int main(){
    171c:	df 93       	push	r29
    171e:	cf 93       	push	r28
    1720:	cd b7       	in	r28, 0x3d	; 61
    1722:	de b7       	in	r29, 0x3e	; 62
	return 0 ;
    1724:	80 e0       	ldi	r24, 0x00	; 0
    1726:	90 e0       	ldi	r25, 0x00	; 0
}
    1728:	cf 91       	pop	r28
    172a:	df 91       	pop	r29
    172c:	08 95       	ret

0000172e <SPI_initMaster>:
 *      Author: amrra
 */

#include "spi.h"

void SPI_initMaster(enum SCK_Frequency SCK) {
    172e:	df 93       	push	r29
    1730:	cf 93       	push	r28
    1732:	0f 92       	push	r0
    1734:	cd b7       	in	r28, 0x3d	; 61
    1736:	de b7       	in	r29, 0x3e	; 62
    1738:	89 83       	std	Y+1, r24	; 0x01

	DDRB |= (1 << PB4); 	//SS Output
    173a:	a7 e3       	ldi	r26, 0x37	; 55
    173c:	b0 e0       	ldi	r27, 0x00	; 0
    173e:	e7 e3       	ldi	r30, 0x37	; 55
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	80 81       	ld	r24, Z
    1744:	80 61       	ori	r24, 0x10	; 16
    1746:	8c 93       	st	X, r24
	DDRB |= (1 << PB5);	 	//MOSI Output
    1748:	a7 e3       	ldi	r26, 0x37	; 55
    174a:	b0 e0       	ldi	r27, 0x00	; 0
    174c:	e7 e3       	ldi	r30, 0x37	; 55
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	80 62       	ori	r24, 0x20	; 32
    1754:	8c 93       	st	X, r24
	DDRB &= (~(1 << PB6));	//MISO Input
    1756:	a7 e3       	ldi	r26, 0x37	; 55
    1758:	b0 e0       	ldi	r27, 0x00	; 0
    175a:	e7 e3       	ldi	r30, 0x37	; 55
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	80 81       	ld	r24, Z
    1760:	8f 7b       	andi	r24, 0xBF	; 191
    1762:	8c 93       	st	X, r24
	DDRB |= (1 << PB7); 	//SCK Output
    1764:	a7 e3       	ldi	r26, 0x37	; 55
    1766:	b0 e0       	ldi	r27, 0x00	; 0
    1768:	e7 e3       	ldi	r30, 0x37	; 55
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	80 81       	ld	r24, Z
    176e:	80 68       	ori	r24, 0x80	; 128
    1770:	8c 93       	st	X, r24
	/*
	 * SPE =1 : Enable SPE
	 * MSTR=1 : Master Configuration
	 * SPR1:0 = User Configure
	 */
	SPCR = (1 << SPE) | (1 << MSTR) | (SCK & 0x03);
    1772:	ed e2       	ldi	r30, 0x2D	; 45
    1774:	f0 e0       	ldi	r31, 0x00	; 0
    1776:	89 81       	ldd	r24, Y+1	; 0x01
    1778:	83 70       	andi	r24, 0x03	; 3
    177a:	80 65       	ori	r24, 0x50	; 80
    177c:	80 83       	st	Z, r24

}
    177e:	0f 90       	pop	r0
    1780:	cf 91       	pop	r28
    1782:	df 91       	pop	r29
    1784:	08 95       	ret

00001786 <SPI_initSlave>:

void SPI_initSlave(void) {
    1786:	df 93       	push	r29
    1788:	cf 93       	push	r28
    178a:	cd b7       	in	r28, 0x3d	; 61
    178c:	de b7       	in	r29, 0x3e	; 62
	DDRB &= (~(1 << PB4));	//SS Input
    178e:	a7 e3       	ldi	r26, 0x37	; 55
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	e7 e3       	ldi	r30, 0x37	; 55
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	80 81       	ld	r24, Z
    1798:	8f 7e       	andi	r24, 0xEF	; 239
    179a:	8c 93       	st	X, r24
	DDRB &= (~(1 << PB5));	//MISO Input
    179c:	a7 e3       	ldi	r26, 0x37	; 55
    179e:	b0 e0       	ldi	r27, 0x00	; 0
    17a0:	e7 e3       	ldi	r30, 0x37	; 55
    17a2:	f0 e0       	ldi	r31, 0x00	; 0
    17a4:	80 81       	ld	r24, Z
    17a6:	8f 7d       	andi	r24, 0xDF	; 223
    17a8:	8c 93       	st	X, r24
	DDRB |= (1 << PB6);	 	//MOSI Output
    17aa:	a7 e3       	ldi	r26, 0x37	; 55
    17ac:	b0 e0       	ldi	r27, 0x00	; 0
    17ae:	e7 e3       	ldi	r30, 0x37	; 55
    17b0:	f0 e0       	ldi	r31, 0x00	; 0
    17b2:	80 81       	ld	r24, Z
    17b4:	80 64       	ori	r24, 0x40	; 64
    17b6:	8c 93       	st	X, r24
	DDRB &= (~(1 << PB7));	//SCK Input
    17b8:	a7 e3       	ldi	r26, 0x37	; 55
    17ba:	b0 e0       	ldi	r27, 0x00	; 0
    17bc:	e7 e3       	ldi	r30, 0x37	; 55
    17be:	f0 e0       	ldi	r31, 0x00	; 0
    17c0:	80 81       	ld	r24, Z
    17c2:	8f 77       	andi	r24, 0x7F	; 127
    17c4:	8c 93       	st	X, r24

	/*
	 * SPE =1 : Enable SPE
	 * Slave Configuration
	 */
	SPCR = (1 << SPE);
    17c6:	ed e2       	ldi	r30, 0x2D	; 45
    17c8:	f0 e0       	ldi	r31, 0x00	; 0
    17ca:	80 e4       	ldi	r24, 0x40	; 64
    17cc:	80 83       	st	Z, r24
}
    17ce:	cf 91       	pop	r28
    17d0:	df 91       	pop	r29
    17d2:	08 95       	ret

000017d4 <SPI_sendByte>:

void SPI_sendByte(uint8 Data){
    17d4:	df 93       	push	r29
    17d6:	cf 93       	push	r28
    17d8:	0f 92       	push	r0
    17da:	cd b7       	in	r28, 0x3d	; 61
    17dc:	de b7       	in	r29, 0x3e	; 62
    17de:	89 83       	std	Y+1, r24	; 0x01
	SPDR = Data; //Send Data to SPI
    17e0:	ef e2       	ldi	r30, 0x2F	; 47
    17e2:	f0 e0       	ldi	r31, 0x00	; 0
    17e4:	89 81       	ldd	r24, Y+1	; 0x01
    17e6:	80 83       	st	Z, r24
	/* wait until data sent ( flag =1 )*/
	while(BIT_IS_CLEAR(SPSR,SPIF));
    17e8:	ee e2       	ldi	r30, 0x2E	; 46
    17ea:	f0 e0       	ldi	r31, 0x00	; 0
    17ec:	80 81       	ld	r24, Z
    17ee:	88 23       	and	r24, r24
    17f0:	dc f7       	brge	.-10     	; 0x17e8 <SPI_sendByte+0x14>
}
    17f2:	0f 90       	pop	r0
    17f4:	cf 91       	pop	r28
    17f6:	df 91       	pop	r29
    17f8:	08 95       	ret

000017fa <SPI_receiveByte>:

uint8 SPI_receiveByte(void)
{	/* wait until data received ( flag = 1 )*/
    17fa:	df 93       	push	r29
    17fc:	cf 93       	push	r28
    17fe:	cd b7       	in	r28, 0x3d	; 61
    1800:	de b7       	in	r29, 0x3e	; 62
	while(BIT_IS_CLEAR(SPSR,SPIF));
    1802:	ee e2       	ldi	r30, 0x2E	; 46
    1804:	f0 e0       	ldi	r31, 0x00	; 0
    1806:	80 81       	ld	r24, Z
    1808:	88 23       	and	r24, r24
    180a:	dc f7       	brge	.-10     	; 0x1802 <SPI_receiveByte+0x8>
	return SPDR; //return data
    180c:	ef e2       	ldi	r30, 0x2F	; 47
    180e:	f0 e0       	ldi	r31, 0x00	; 0
    1810:	80 81       	ld	r24, Z
}
    1812:	cf 91       	pop	r28
    1814:	df 91       	pop	r29
    1816:	08 95       	ret

00001818 <SPI_sendString>:

void SPI_sendString(uint8 *Ptr) {
    1818:	df 93       	push	r29
    181a:	cf 93       	push	r28
    181c:	00 d0       	rcall	.+0      	; 0x181e <SPI_sendString+0x6>
    181e:	cd b7       	in	r28, 0x3d	; 61
    1820:	de b7       	in	r29, 0x3e	; 62
    1822:	9a 83       	std	Y+2, r25	; 0x02
    1824:	89 83       	std	Y+1, r24	; 0x01
    1826:	0a c0       	rjmp	.+20     	; 0x183c <SPI_sendString+0x24>
	while (*Ptr != "\0") {
		SPI_sendByte(*Ptr);
    1828:	e9 81       	ldd	r30, Y+1	; 0x01
    182a:	fa 81       	ldd	r31, Y+2	; 0x02
    182c:	80 81       	ld	r24, Z
    182e:	0e 94 ea 0b 	call	0x17d4	; 0x17d4 <SPI_sendByte>
		Ptr++;
    1832:	89 81       	ldd	r24, Y+1	; 0x01
    1834:	9a 81       	ldd	r25, Y+2	; 0x02
    1836:	01 96       	adiw	r24, 0x01	; 1
    1838:	9a 83       	std	Y+2, r25	; 0x02
    183a:	89 83       	std	Y+1, r24	; 0x01
	while(BIT_IS_CLEAR(SPSR,SPIF));
	return SPDR; //return data
}

void SPI_sendString(uint8 *Ptr) {
	while (*Ptr != "\0") {
    183c:	e9 81       	ldd	r30, Y+1	; 0x01
    183e:	fa 81       	ldd	r31, Y+2	; 0x02
    1840:	80 81       	ld	r24, Z
    1842:	88 2f       	mov	r24, r24
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	20 e0       	ldi	r18, 0x00	; 0
    1848:	80 36       	cpi	r24, 0x60	; 96
    184a:	92 07       	cpc	r25, r18
    184c:	69 f7       	brne	.-38     	; 0x1828 <SPI_sendString+0x10>
		SPI_sendByte(*Ptr);
		Ptr++;
	}
}
    184e:	0f 90       	pop	r0
    1850:	0f 90       	pop	r0
    1852:	cf 91       	pop	r28
    1854:	df 91       	pop	r29
    1856:	08 95       	ret

00001858 <SPI_receiveString>:

void SPI_receiveString(uint8 *Ptr) {
    1858:	df 93       	push	r29
    185a:	cf 93       	push	r28
    185c:	00 d0       	rcall	.+0      	; 0x185e <SPI_receiveString+0x6>
    185e:	cd b7       	in	r28, 0x3d	; 61
    1860:	de b7       	in	r29, 0x3e	; 62
    1862:	9a 83       	std	Y+2, r25	; 0x02
    1864:	89 83       	std	Y+1, r24	; 0x01
	*Ptr = SPI_receiveByte();
    1866:	0e 94 fd 0b 	call	0x17fa	; 0x17fa <SPI_receiveByte>
    186a:	e9 81       	ldd	r30, Y+1	; 0x01
    186c:	fa 81       	ldd	r31, Y+2	; 0x02
    186e:	80 83       	st	Z, r24
    1870:	0a c0       	rjmp	.+20     	; 0x1886 <SPI_receiveString+0x2e>
	while (*Ptr != "#") {
		Ptr++;
    1872:	89 81       	ldd	r24, Y+1	; 0x01
    1874:	9a 81       	ldd	r25, Y+2	; 0x02
    1876:	01 96       	adiw	r24, 0x01	; 1
    1878:	9a 83       	std	Y+2, r25	; 0x02
    187a:	89 83       	std	Y+1, r24	; 0x01
		*Ptr = SPI_receiveByte();
    187c:	0e 94 fd 0b 	call	0x17fa	; 0x17fa <SPI_receiveByte>
    1880:	e9 81       	ldd	r30, Y+1	; 0x01
    1882:	fa 81       	ldd	r31, Y+2	; 0x02
    1884:	80 83       	st	Z, r24
	}
}

void SPI_receiveString(uint8 *Ptr) {
	*Ptr = SPI_receiveByte();
	while (*Ptr != "#") {
    1886:	e9 81       	ldd	r30, Y+1	; 0x01
    1888:	fa 81       	ldd	r31, Y+2	; 0x02
    188a:	80 81       	ld	r24, Z
    188c:	88 2f       	mov	r24, r24
    188e:	90 e0       	ldi	r25, 0x00	; 0
    1890:	20 e0       	ldi	r18, 0x00	; 0
    1892:	82 36       	cpi	r24, 0x62	; 98
    1894:	92 07       	cpc	r25, r18
    1896:	69 f7       	brne	.-38     	; 0x1872 <SPI_receiveString+0x1a>
		Ptr++;
		*Ptr = SPI_receiveByte();
	}
	*Ptr = '\0';
    1898:	e9 81       	ldd	r30, Y+1	; 0x01
    189a:	fa 81       	ldd	r31, Y+2	; 0x02
    189c:	10 82       	st	Z, r1
}
    189e:	0f 90       	pop	r0
    18a0:	0f 90       	pop	r0
    18a2:	cf 91       	pop	r28
    18a4:	df 91       	pop	r29
    18a6:	08 95       	ret

000018a8 <UART_init>:
 *      Author: Amr Ramadan
 */
#include "uart.h"
#define BOUD_PRESCALE (((F_CPU /(USART_BOUDRATE*8UL)))-1)

void UART_init(void) {
    18a8:	df 93       	push	r29
    18aa:	cf 93       	push	r28
    18ac:	cd b7       	in	r28, 0x3d	; 61
    18ae:	de b7       	in	r29, 0x3e	; 62
	/*/*USART Control and Status Register A >> UCSRA
	 * 		U2X=1 : Enable Double USART Transmission speed
	 */
	UCSRA = (1 << U2X);
    18b0:	eb e2       	ldi	r30, 0x2B	; 43
    18b2:	f0 e0       	ldi	r31, 0x00	; 0
    18b4:	82 e0       	ldi	r24, 0x02	; 2
    18b6:	80 83       	st	Z, r24

	/*USART Control and Status Register B >> UCSRB
	 * 		RXC=1 :to able to
	 */
	UCSRB = (1 << RXEN) | (1 << TXEN);
    18b8:	ea e2       	ldi	r30, 0x2A	; 42
    18ba:	f0 e0       	ldi	r31, 0x00	; 0
    18bc:	88 e1       	ldi	r24, 0x18	; 24
    18be:	80 83       	st	Z, r24

	/* USART Control and Status Register C >> UCSRC
	 * 		URSEL = 1 : To able to write in this register
	 * 		UCSZ1:UCSZ0 = 11 : 8-bit mode
	 */
	UCSRC = (1 << URSEL) | (1 << UCSZ1) | (1 << UCSZ0);
    18c0:	e0 e4       	ldi	r30, 0x40	; 64
    18c2:	f0 e0       	ldi	r31, 0x00	; 0
    18c4:	86 e8       	ldi	r24, 0x86	; 134
    18c6:	80 83       	st	Z, r24

	//The URSEL must be zero when writing the UBRRH.
	UBRRH = 0;
    18c8:	e0 e4       	ldi	r30, 0x40	; 64
    18ca:	f0 e0       	ldi	r31, 0x00	; 0
    18cc:	10 82       	st	Z, r1
	UBRRL = BOUD_PRESCALE;
    18ce:	e9 e2       	ldi	r30, 0x29	; 41
    18d0:	f0 e0       	ldi	r31, 0x00	; 0
    18d2:	8c e0       	ldi	r24, 0x0C	; 12
    18d4:	80 83       	st	Z, r24

}
    18d6:	cf 91       	pop	r28
    18d8:	df 91       	pop	r29
    18da:	08 95       	ret

000018dc <UART_sendByte>:
 * Note:
 * 		The USART Transmit Data Buffer Register
 * 		and USART Receive Data Buffer Registers share the
 * 		same I/O address referred to as USART Data Register or UDR.
 */
void UART_sendByte(uint8 Data) {
    18dc:	df 93       	push	r29
    18de:	cf 93       	push	r28
    18e0:	0f 92       	push	r0
    18e2:	cd b7       	in	r28, 0x3d	; 61
    18e4:	de b7       	in	r29, 0x3e	; 62
    18e6:	89 83       	std	Y+1, r24	; 0x01
	UDR = Data;   // copy char into UDR register
    18e8:	ec e2       	ldi	r30, 0x2C	; 44
    18ea:	f0 e0       	ldi	r31, 0x00	; 0
    18ec:	89 81       	ldd	r24, Y+1	; 0x01
    18ee:	80 83       	st	Z, r24
	while (BIT_IS_CLEAR(UCSRA, TXC))
    18f0:	eb e2       	ldi	r30, 0x2B	; 43
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	88 2f       	mov	r24, r24
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	80 74       	andi	r24, 0x40	; 64
    18fc:	90 70       	andi	r25, 0x00	; 0
    18fe:	00 97       	sbiw	r24, 0x00	; 0
    1900:	b9 f3       	breq	.-18     	; 0x18f0 <UART_sendByte+0x14>
		; // wait until transmission complete ( flag is set )
	SET_BIT(UCSRA, TXC); // Clear the TXC flag
    1902:	ab e2       	ldi	r26, 0x2B	; 43
    1904:	b0 e0       	ldi	r27, 0x00	; 0
    1906:	eb e2       	ldi	r30, 0x2B	; 43
    1908:	f0 e0       	ldi	r31, 0x00	; 0
    190a:	80 81       	ld	r24, Z
    190c:	80 64       	ori	r24, 0x40	; 64
    190e:	8c 93       	st	X, r24
}
    1910:	0f 90       	pop	r0
    1912:	cf 91       	pop	r28
    1914:	df 91       	pop	r29
    1916:	08 95       	ret

00001918 <UART_receiveByte>:

uint8 UART_receiveByte(void) {
    1918:	df 93       	push	r29
    191a:	cf 93       	push	r28
    191c:	cd b7       	in	r28, 0x3d	; 61
    191e:	de b7       	in	r29, 0x3e	; 62
	/*
	 * RXC flag is set when the UART Receive data
	 * Read the received data from RX buffer (UDR)
	 * wait until the RXC flag is cleared after read the data
	 */
	while (BIT_IS_CLEAR(UCSRA, RXC))
    1920:	eb e2       	ldi	r30, 0x2B	; 43
    1922:	f0 e0       	ldi	r31, 0x00	; 0
    1924:	80 81       	ld	r24, Z
    1926:	88 23       	and	r24, r24
    1928:	dc f7       	brge	.-10     	; 0x1920 <UART_receiveByte+0x8>
		; // Receive Buffer is Empty ( no pending data )
	return UDR;
    192a:	ec e2       	ldi	r30, 0x2C	; 44
    192c:	f0 e0       	ldi	r31, 0x00	; 0
    192e:	80 81       	ld	r24, Z
}
    1930:	cf 91       	pop	r28
    1932:	df 91       	pop	r29
    1934:	08 95       	ret

00001936 <UART_sendString>:

void UART_sendString(uint8 *Ptr) {
    1936:	df 93       	push	r29
    1938:	cf 93       	push	r28
    193a:	00 d0       	rcall	.+0      	; 0x193c <UART_sendString+0x6>
    193c:	cd b7       	in	r28, 0x3d	; 61
    193e:	de b7       	in	r29, 0x3e	; 62
    1940:	9a 83       	std	Y+2, r25	; 0x02
    1942:	89 83       	std	Y+1, r24	; 0x01
    1944:	0a c0       	rjmp	.+20     	; 0x195a <UART_sendString+0x24>
	while (*Ptr != "\0") {
		UART_sendByte(*Ptr);
    1946:	e9 81       	ldd	r30, Y+1	; 0x01
    1948:	fa 81       	ldd	r31, Y+2	; 0x02
    194a:	80 81       	ld	r24, Z
    194c:	0e 94 6e 0c 	call	0x18dc	; 0x18dc <UART_sendByte>
		Ptr++;
    1950:	89 81       	ldd	r24, Y+1	; 0x01
    1952:	9a 81       	ldd	r25, Y+2	; 0x02
    1954:	01 96       	adiw	r24, 0x01	; 1
    1956:	9a 83       	std	Y+2, r25	; 0x02
    1958:	89 83       	std	Y+1, r24	; 0x01
		; // Receive Buffer is Empty ( no pending data )
	return UDR;
}

void UART_sendString(uint8 *Ptr) {
	while (*Ptr != "\0") {
    195a:	e9 81       	ldd	r30, Y+1	; 0x01
    195c:	fa 81       	ldd	r31, Y+2	; 0x02
    195e:	80 81       	ld	r24, Z
    1960:	88 2f       	mov	r24, r24
    1962:	90 e0       	ldi	r25, 0x00	; 0
    1964:	20 e0       	ldi	r18, 0x00	; 0
    1966:	84 36       	cpi	r24, 0x64	; 100
    1968:	92 07       	cpc	r25, r18
    196a:	69 f7       	brne	.-38     	; 0x1946 <UART_sendString+0x10>
		UART_sendByte(*Ptr);
		Ptr++;
	}
}
    196c:	0f 90       	pop	r0
    196e:	0f 90       	pop	r0
    1970:	cf 91       	pop	r28
    1972:	df 91       	pop	r29
    1974:	08 95       	ret

00001976 <UART_receiveString>:

void UART_receiveString(uint8 *Ptr) {
    1976:	df 93       	push	r29
    1978:	cf 93       	push	r28
    197a:	00 d0       	rcall	.+0      	; 0x197c <UART_receiveString+0x6>
    197c:	cd b7       	in	r28, 0x3d	; 61
    197e:	de b7       	in	r29, 0x3e	; 62
    1980:	9a 83       	std	Y+2, r25	; 0x02
    1982:	89 83       	std	Y+1, r24	; 0x01
	*Ptr = UART_receiveByte();
    1984:	0e 94 8c 0c 	call	0x1918	; 0x1918 <UART_receiveByte>
    1988:	e9 81       	ldd	r30, Y+1	; 0x01
    198a:	fa 81       	ldd	r31, Y+2	; 0x02
    198c:	80 83       	st	Z, r24
    198e:	0a c0       	rjmp	.+20     	; 0x19a4 <UART_receiveString+0x2e>
	while (*Ptr != "#") {
		Ptr++;
    1990:	89 81       	ldd	r24, Y+1	; 0x01
    1992:	9a 81       	ldd	r25, Y+2	; 0x02
    1994:	01 96       	adiw	r24, 0x01	; 1
    1996:	9a 83       	std	Y+2, r25	; 0x02
    1998:	89 83       	std	Y+1, r24	; 0x01
		*Ptr = UART_receiveByte();
    199a:	0e 94 8c 0c 	call	0x1918	; 0x1918 <UART_receiveByte>
    199e:	e9 81       	ldd	r30, Y+1	; 0x01
    19a0:	fa 81       	ldd	r31, Y+2	; 0x02
    19a2:	80 83       	st	Z, r24
	}
}

void UART_receiveString(uint8 *Ptr) {
	*Ptr = UART_receiveByte();
	while (*Ptr != "#") {
    19a4:	e9 81       	ldd	r30, Y+1	; 0x01
    19a6:	fa 81       	ldd	r31, Y+2	; 0x02
    19a8:	80 81       	ld	r24, Z
    19aa:	88 2f       	mov	r24, r24
    19ac:	90 e0       	ldi	r25, 0x00	; 0
    19ae:	20 e0       	ldi	r18, 0x00	; 0
    19b0:	86 36       	cpi	r24, 0x66	; 102
    19b2:	92 07       	cpc	r25, r18
    19b4:	69 f7       	brne	.-38     	; 0x1990 <UART_receiveString+0x1a>
		Ptr++;
		*Ptr = UART_receiveByte();
	}
	*Ptr = '\0';
    19b6:	e9 81       	ldd	r30, Y+1	; 0x01
    19b8:	fa 81       	ldd	r31, Y+2	; 0x02
    19ba:	10 82       	st	Z, r1
}
    19bc:	0f 90       	pop	r0
    19be:	0f 90       	pop	r0
    19c0:	cf 91       	pop	r28
    19c2:	df 91       	pop	r29
    19c4:	08 95       	ret

000019c6 <__prologue_saves__>:
    19c6:	2f 92       	push	r2
    19c8:	3f 92       	push	r3
    19ca:	4f 92       	push	r4
    19cc:	5f 92       	push	r5
    19ce:	6f 92       	push	r6
    19d0:	7f 92       	push	r7
    19d2:	8f 92       	push	r8
    19d4:	9f 92       	push	r9
    19d6:	af 92       	push	r10
    19d8:	bf 92       	push	r11
    19da:	cf 92       	push	r12
    19dc:	df 92       	push	r13
    19de:	ef 92       	push	r14
    19e0:	ff 92       	push	r15
    19e2:	0f 93       	push	r16
    19e4:	1f 93       	push	r17
    19e6:	cf 93       	push	r28
    19e8:	df 93       	push	r29
    19ea:	cd b7       	in	r28, 0x3d	; 61
    19ec:	de b7       	in	r29, 0x3e	; 62
    19ee:	ca 1b       	sub	r28, r26
    19f0:	db 0b       	sbc	r29, r27
    19f2:	0f b6       	in	r0, 0x3f	; 63
    19f4:	f8 94       	cli
    19f6:	de bf       	out	0x3e, r29	; 62
    19f8:	0f be       	out	0x3f, r0	; 63
    19fa:	cd bf       	out	0x3d, r28	; 61
    19fc:	09 94       	ijmp

000019fe <__epilogue_restores__>:
    19fe:	2a 88       	ldd	r2, Y+18	; 0x12
    1a00:	39 88       	ldd	r3, Y+17	; 0x11
    1a02:	48 88       	ldd	r4, Y+16	; 0x10
    1a04:	5f 84       	ldd	r5, Y+15	; 0x0f
    1a06:	6e 84       	ldd	r6, Y+14	; 0x0e
    1a08:	7d 84       	ldd	r7, Y+13	; 0x0d
    1a0a:	8c 84       	ldd	r8, Y+12	; 0x0c
    1a0c:	9b 84       	ldd	r9, Y+11	; 0x0b
    1a0e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1a10:	b9 84       	ldd	r11, Y+9	; 0x09
    1a12:	c8 84       	ldd	r12, Y+8	; 0x08
    1a14:	df 80       	ldd	r13, Y+7	; 0x07
    1a16:	ee 80       	ldd	r14, Y+6	; 0x06
    1a18:	fd 80       	ldd	r15, Y+5	; 0x05
    1a1a:	0c 81       	ldd	r16, Y+4	; 0x04
    1a1c:	1b 81       	ldd	r17, Y+3	; 0x03
    1a1e:	aa 81       	ldd	r26, Y+2	; 0x02
    1a20:	b9 81       	ldd	r27, Y+1	; 0x01
    1a22:	ce 0f       	add	r28, r30
    1a24:	d1 1d       	adc	r29, r1
    1a26:	0f b6       	in	r0, 0x3f	; 63
    1a28:	f8 94       	cli
    1a2a:	de bf       	out	0x3e, r29	; 62
    1a2c:	0f be       	out	0x3f, r0	; 63
    1a2e:	cd bf       	out	0x3d, r28	; 61
    1a30:	ed 01       	movw	r28, r26
    1a32:	08 95       	ret

00001a34 <itoa>:
    1a34:	fb 01       	movw	r30, r22
    1a36:	9f 01       	movw	r18, r30
    1a38:	e8 94       	clt
    1a3a:	42 30       	cpi	r20, 0x02	; 2
    1a3c:	c4 f0       	brlt	.+48     	; 0x1a6e <itoa+0x3a>
    1a3e:	45 32       	cpi	r20, 0x25	; 37
    1a40:	b4 f4       	brge	.+44     	; 0x1a6e <itoa+0x3a>
    1a42:	4a 30       	cpi	r20, 0x0A	; 10
    1a44:	29 f4       	brne	.+10     	; 0x1a50 <itoa+0x1c>
    1a46:	97 fb       	bst	r25, 7
    1a48:	1e f4       	brtc	.+6      	; 0x1a50 <itoa+0x1c>
    1a4a:	90 95       	com	r25
    1a4c:	81 95       	neg	r24
    1a4e:	9f 4f       	sbci	r25, 0xFF	; 255
    1a50:	64 2f       	mov	r22, r20
    1a52:	77 27       	eor	r23, r23
    1a54:	0e 94 4b 0d 	call	0x1a96	; 0x1a96 <__udivmodhi4>
    1a58:	80 5d       	subi	r24, 0xD0	; 208
    1a5a:	8a 33       	cpi	r24, 0x3A	; 58
    1a5c:	0c f0       	brlt	.+2      	; 0x1a60 <itoa+0x2c>
    1a5e:	89 5d       	subi	r24, 0xD9	; 217
    1a60:	81 93       	st	Z+, r24
    1a62:	cb 01       	movw	r24, r22
    1a64:	00 97       	sbiw	r24, 0x00	; 0
    1a66:	a1 f7       	brne	.-24     	; 0x1a50 <itoa+0x1c>
    1a68:	16 f4       	brtc	.+4      	; 0x1a6e <itoa+0x3a>
    1a6a:	5d e2       	ldi	r21, 0x2D	; 45
    1a6c:	51 93       	st	Z+, r21
    1a6e:	10 82       	st	Z, r1
    1a70:	c9 01       	movw	r24, r18
    1a72:	0c 94 3b 0d 	jmp	0x1a76	; 0x1a76 <strrev>

00001a76 <strrev>:
    1a76:	dc 01       	movw	r26, r24
    1a78:	fc 01       	movw	r30, r24
    1a7a:	67 2f       	mov	r22, r23
    1a7c:	71 91       	ld	r23, Z+
    1a7e:	77 23       	and	r23, r23
    1a80:	e1 f7       	brne	.-8      	; 0x1a7a <strrev+0x4>
    1a82:	32 97       	sbiw	r30, 0x02	; 2
    1a84:	04 c0       	rjmp	.+8      	; 0x1a8e <strrev+0x18>
    1a86:	7c 91       	ld	r23, X
    1a88:	6d 93       	st	X+, r22
    1a8a:	70 83       	st	Z, r23
    1a8c:	62 91       	ld	r22, -Z
    1a8e:	ae 17       	cp	r26, r30
    1a90:	bf 07       	cpc	r27, r31
    1a92:	c8 f3       	brcs	.-14     	; 0x1a86 <strrev+0x10>
    1a94:	08 95       	ret

00001a96 <__udivmodhi4>:
    1a96:	aa 1b       	sub	r26, r26
    1a98:	bb 1b       	sub	r27, r27
    1a9a:	51 e1       	ldi	r21, 0x11	; 17
    1a9c:	07 c0       	rjmp	.+14     	; 0x1aac <__udivmodhi4_ep>

00001a9e <__udivmodhi4_loop>:
    1a9e:	aa 1f       	adc	r26, r26
    1aa0:	bb 1f       	adc	r27, r27
    1aa2:	a6 17       	cp	r26, r22
    1aa4:	b7 07       	cpc	r27, r23
    1aa6:	10 f0       	brcs	.+4      	; 0x1aac <__udivmodhi4_ep>
    1aa8:	a6 1b       	sub	r26, r22
    1aaa:	b7 0b       	sbc	r27, r23

00001aac <__udivmodhi4_ep>:
    1aac:	88 1f       	adc	r24, r24
    1aae:	99 1f       	adc	r25, r25
    1ab0:	5a 95       	dec	r21
    1ab2:	a9 f7       	brne	.-22     	; 0x1a9e <__udivmodhi4_loop>
    1ab4:	80 95       	com	r24
    1ab6:	90 95       	com	r25
    1ab8:	bc 01       	movw	r22, r24
    1aba:	cd 01       	movw	r24, r26
    1abc:	08 95       	ret

00001abe <_exit>:
    1abe:	f8 94       	cli

00001ac0 <__stop_program>:
    1ac0:	ff cf       	rjmp	.-2      	; 0x1ac0 <__stop_program>
