

================================================================
== Vivado HLS Report for 'in_structure'
================================================================
* Date:           Sun Oct 18 23:04:46 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        wave2
* Solution:       wave
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.80|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|   3 ~ 5  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	6  / (!tmp)
3 --> 
	4  / (tmp_160)
	6  / (!tmp_160)
4 --> 
	5  / (tmp_161)
	6  / (!tmp_161)
5 --> 
	6  / true
6 --> 
	2  / (tmp & !tmp_160) | (tmp & !tmp_161) | (tmp & !tmp_162) | (tmp & !tmp_163)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: y_read (5)  [1/1] 0.00ns
:0  %y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y)

ST_1: x_read (6)  [1/1] 0.00ns
:1  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x)

ST_1: scenario_nr_struct_l (7)  [1/1] 0.00ns  loc: wave2/.apc/main.c:72
:2  %scenario_nr_struct_l = load i32* @scenario_nr_struct, align 4

ST_1: StgValue_10 (8)  [1/1] 1.57ns  loc: wave2/.apc/main.c:72
:3  br label %1


 <State 2>: 4.09ns
ST_2: i (10)  [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_8, %._crit_edge1 ]

ST_2: i_cast (11)  [1/1] 0.00ns  loc: wave2/.apc/main.c:72
:1  %i_cast = zext i31 %i to i32

ST_2: tmp (12)  [1/1] 2.52ns  loc: wave2/.apc/main.c:72
:2  %tmp = icmp slt i32 %i_cast, %scenario_nr_struct_l

ST_2: i_8 (13)  [1/1] 2.44ns  loc: wave2/.apc/main.c:72
:3  %i_8 = add i31 %i, 1

ST_2: StgValue_15 (14)  [1/1] 1.57ns  loc: wave2/.apc/main.c:72
:4  br i1 %tmp, label %2, label %._crit_edge

ST_2: tmp_s (16)  [1/1] 0.00ns  loc: wave2/.apc/main.c:72
:0  %tmp_s = call i34 @_ssdm_op_BitConcatenate.i34.i31.i3(i31 %i, i3 0)

ST_2: tmp_283 (17)  [1/1] 0.00ns  loc: wave2/.apc/main.c:74
:1  %tmp_283 = zext i34 %tmp_s to i64

ST_2: scenario_structure_c (18)  [1/1] 0.00ns  loc: wave2/.apc/main.c:74
:2  %scenario_structure_c = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_283

ST_2: tmp_284 (19)  [1/1] 0.00ns  loc: wave2/.apc/main.c:72
:3  %tmp_284 = or i34 %tmp_s, 6

ST_2: tmp_285 (20)  [1/1] 0.00ns  loc: wave2/.apc/main.c:74
:4  %tmp_285 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_284)

ST_2: scenario_structure_c_34 (21)  [1/1] 0.00ns  loc: wave2/.apc/main.c:74
:5  %scenario_structure_c_34 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_285

ST_2: tmp_286 (22)  [1/1] 0.00ns  loc: wave2/.apc/main.c:72
:6  %tmp_286 = or i34 %tmp_s, 1

ST_2: tmp_287 (23)  [1/1] 0.00ns  loc: wave2/.apc/main.c:75
:7  %tmp_287 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_286)

ST_2: scenario_structure_c_35 (24)  [1/1] 0.00ns  loc: wave2/.apc/main.c:75
:8  %scenario_structure_c_35 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_287

ST_2: tmp_288 (25)  [1/1] 0.00ns  loc: wave2/.apc/main.c:72
:9  %tmp_288 = or i34 %tmp_s, 3

ST_2: tmp_289 (26)  [1/1] 0.00ns  loc: wave2/.apc/main.c:75
:10  %tmp_289 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_288)

ST_2: scenario_structure_c_36 (27)  [1/1] 0.00ns  loc: wave2/.apc/main.c:75
:11  %scenario_structure_c_36 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_289

ST_2: scenario_structure_c_37 (28)  [2/2] 2.71ns  loc: wave2/.apc/main.c:74
:12  %scenario_structure_c_37 = load i32* %scenario_structure_c, align 8


 <State 3>: 5.23ns
ST_3: scenario_structure_c_37 (28)  [1/2] 2.71ns  loc: wave2/.apc/main.c:74
:12  %scenario_structure_c_37 = load i32* %scenario_structure_c, align 8

ST_3: tmp_160 (29)  [1/1] 2.52ns  loc: wave2/.apc/main.c:74
:13  %tmp_160 = icmp slt i32 %scenario_structure_c_37, %x_read

ST_3: StgValue_31 (30)  [1/1] 0.00ns  loc: wave2/.apc/main.c:74
:14  br i1 %tmp_160, label %3, label %._crit_edge1

ST_3: scenario_structure_c_38 (32)  [2/2] 2.71ns  loc: wave2/.apc/main.c:74
:0  %scenario_structure_c_38 = load i32* %scenario_structure_c_34, align 8


 <State 4>: 5.23ns
ST_4: scenario_structure_c_38 (32)  [1/2] 2.71ns  loc: wave2/.apc/main.c:74
:0  %scenario_structure_c_38 = load i32* %scenario_structure_c_34, align 8

ST_4: tmp_161 (33)  [1/1] 2.52ns  loc: wave2/.apc/main.c:74
:1  %tmp_161 = icmp sgt i32 %scenario_structure_c_38, %x_read

ST_4: StgValue_35 (34)  [1/1] 0.00ns  loc: wave2/.apc/main.c:74
:2  br i1 %tmp_161, label %4, label %._crit_edge1

ST_4: scenario_structure_c_39 (36)  [2/2] 2.71ns  loc: wave2/.apc/main.c:75
:0  %scenario_structure_c_39 = load i32* %scenario_structure_c_35, align 4


 <State 5>: 5.23ns
ST_5: scenario_structure_c_39 (36)  [1/2] 2.71ns  loc: wave2/.apc/main.c:75
:0  %scenario_structure_c_39 = load i32* %scenario_structure_c_35, align 4

ST_5: tmp_162 (37)  [1/1] 2.52ns  loc: wave2/.apc/main.c:75
:1  %tmp_162 = icmp slt i32 %scenario_structure_c_39, %y_read

ST_5: StgValue_39 (38)  [1/1] 0.00ns  loc: wave2/.apc/main.c:75
:2  br i1 %tmp_162, label %5, label %._crit_edge3

ST_5: scenario_structure_c_40 (40)  [2/2] 2.71ns  loc: wave2/.apc/main.c:75
:0  %scenario_structure_c_40 = load i32* %scenario_structure_c_36, align 4


 <State 6>: 6.80ns
ST_6: scenario_structure_c_40 (40)  [1/2] 2.71ns  loc: wave2/.apc/main.c:75
:0  %scenario_structure_c_40 = load i32* %scenario_structure_c_36, align 4

ST_6: tmp_163 (41)  [1/1] 2.52ns  loc: wave2/.apc/main.c:75
:1  %tmp_163 = icmp sgt i32 %scenario_structure_c_40, %y_read

ST_6: StgValue_43 (42)  [1/1] 1.57ns  loc: wave2/.apc/main.c:75
:2  br i1 %tmp_163, label %._crit_edge, label %._crit_edge3

ST_6: StgValue_44 (44)  [1/1] 0.00ns  loc: wave2/.apc/main.c:76
._crit_edge3:0  br label %._crit_edge1

ST_6: StgValue_45 (46)  [1/1] 0.00ns  loc: wave2/.apc/main.c:72
._crit_edge1:0  br label %1

ST_6: p_0 (48)  [1/1] 0.00ns
._crit_edge:0  %p_0 = phi i1 [ false, %1 ], [ true, %5 ]

ST_6: StgValue_47 (49)  [1/1] 0.00ns  loc: wave2/.apc/main.c:79
._crit_edge:1  ret i1 %p_0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', wave2/.apc/main.c:72) [10]  (1.57 ns)

 <State 2>: 4.09ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', wave2/.apc/main.c:72) [10]  (0 ns)
	'icmp' operation ('tmp', wave2/.apc/main.c:72) [12]  (2.52 ns)
	multiplexor before 'phi' operation ('p_0') [48]  (1.57 ns)

 <State 3>: 5.23ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_37', wave2/.apc/main.c:74) on array 'scenario_structure_c' [28]  (2.71 ns)
	'icmp' operation ('tmp_160', wave2/.apc/main.c:74) [29]  (2.52 ns)

 <State 4>: 5.23ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_38', wave2/.apc/main.c:74) on array 'scenario_structure_c' [32]  (2.71 ns)
	'icmp' operation ('tmp_161', wave2/.apc/main.c:74) [33]  (2.52 ns)

 <State 5>: 5.23ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_39', wave2/.apc/main.c:75) on array 'scenario_structure_c' [36]  (2.71 ns)
	'icmp' operation ('tmp_162', wave2/.apc/main.c:75) [37]  (2.52 ns)

 <State 6>: 6.8ns
The critical path consists of the following:
	'load' operation ('scenario_structure_c_40', wave2/.apc/main.c:75) on array 'scenario_structure_c' [40]  (2.71 ns)
	'icmp' operation ('tmp_163', wave2/.apc/main.c:75) [41]  (2.52 ns)
	multiplexor before 'phi' operation ('p_0') [48]  (1.57 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
