Analysis & Synthesis report for fo_bist compilation.
Wed Jun 02 09:16:38 2004
Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version

Command: quartus_map --import_settings_files=on --export_settings_files=off fo_test -c fo_bist



---------------------
; Table of Contents ;
---------------------
   1. Legal Notice
   2. Flow Summary
   3. Flow Settings
   4. Flow Elapsed Time
   5. Analysis & Synthesis Summary
   6. Analysis & Synthesis Settings
   7. Hierarchy
   8. State Machine - present_state
   9. Analysis & Synthesis Resource Utilization by Entity
  10. Analysis & Synthesis Equations
  11. Analysis & Synthesis Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



--------------------------------------------------------------------
; Flow Summary                                                     ;
--------------------------------------------------------------------
; Flow Status              ; Successful - Wed Jun 02 09:16:38 2004 ;
; Compiler Setting Name    ; fo_bist                               ;
; Top-level Entity Name    ; fo_bist                               ;
; Family                   ; Stratix                               ;
; Device                   ; EP1S30F780C5                          ;
; Total logic elements     ; 9                                     ;
; Total pins               ; 59                                    ;
; Total memory bits        ; 0                                     ;
; DSP block 9-bit elements ; 0                                     ;
; Total PLLs               ; 1                                     ;
; Total DLLs               ; 0                                     ;
--------------------------------------------------------------------


-----------------------------------------------
; Flow Settings                               ;
-----------------------------------------------
; Option                ; Setting             ;
-----------------------------------------------
; Start date & time     ; 06/02/2004 09:16:36 ;
; Main task             ; Compilation         ;
; Compiler Setting Name ; fo_bist             ;
-----------------------------------------------


---------------------------------------
; Flow Elapsed Time                   ;
---------------------------------------
; Module Name          ; Elapsed Time ;
---------------------------------------
; Analysis & Synthesis ; 00:00:02     ;
; Total                ; 00:00:02     ;
---------------------------------------


-----------------------------------------------------------------------
; Analysis & Synthesis Summary                                        ;
-----------------------------------------------------------------------
; Analysis & Synthesis Status ; Successful - Wed Jun 02 09:16:38 2004 ;
; Compiler Setting Name       ; fo_bist                               ;
; Top-level Entity Name       ; fo_bist                               ;
; Family                      ; Stratix                               ;
; Total logic elements        ; 9                                     ;
; Total pins                  ; 59                                    ;
; Total memory bits           ; 0                                     ;
; DSP block 9-bit elements    ; 0                                     ;
; Total PLLs                  ; 1                                     ;
; Total DLLs                  ; 0                                     ;
-----------------------------------------------------------------------


------------------------------------------------------------
; Analysis & Synthesis Settings                            ;
------------------------------------------------------------
; Option                                        ; Setting  ;
------------------------------------------------------------
; Use Generated Physical Constraints File       ; On       ;
; Physical Synthesis Level for Resynthesis      ; Normal   ;
; Resynthesis Optimization Effort               ; Normal   ;
; Type of Retiming Performed During Resynthesis ; Full     ;
; Perform gate-level register retiming          ; Off      ;
; Perform WYSIWYG primitive resynthesis         ; Off      ;
; Focus entity name                             ; |fo_bist ;
; Family name                                   ; Stratix  ;
; Preserve fewer node names                     ; On       ;
; Disk space/compilation speed tradeoff         ; Normal   ;
------------------------------------------------------------


--------------
; Hierarchy  ;
--------------
Hierarchy
  fo_bist
    pll:fibre_pll
      altpll:altpll_component


------------------------------------------------------------------------------------------------------------------------------------------
; State Machine - present_state                                                                                                          ;
------------------------------------------------------------------------------------------------------------------------------------------
; Name                   ; present_state~13 ; present_state~12 ; present_state~11 ; present_state~10 ; present_state~9 ; present_state~8 ;
------------------------------------------------------------------------------------------------------------------------------------------
; present_state.tx_data1 ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ;
; present_state.tx_en1   ; 0                ; 0                ; 0                ; 0                ; 1               ; 1               ;
; present_state.tx_data2 ; 0                ; 0                ; 0                ; 1                ; 0               ; 1               ;
; present_state.tx_en2   ; 0                ; 0                ; 1                ; 0                ; 0               ; 1               ;
; present_state.tx_data3 ; 0                ; 1                ; 0                ; 0                ; 0               ; 1               ;
; present_state.tx_en3   ; 1                ; 0                ; 0                ; 0                ; 0               ; 1               ;
------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                   ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Compilation Hierarchy Node      ; Logic Cells ; Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                            ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; |fo_bist                        ; 9 (9)       ; 6         ; 0           ; 0            ; 0       ; 0         ; 0         ; 59   ; 0            ; 3 (3)        ; 6 (6)             ; 0 (0)            ; |fo_bist                                       ;
;    |pll:fibre_pll|              ; 0 (0)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fo_bist|pll:fibre_pll                         ;
;       |altpll:altpll_component| ; 0 (0)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fo_bist|pll:fibre_pll|altpll:altpll_component ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-----------------------------------
; Analysis & Synthesis Equations  ;
-----------------------------------
The equations can be found in C:\Working\mandana\fo_test\fo_bist.map.eqn.


----------------------------------
; Analysis & Synthesis Messages  ;
----------------------------------
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
  Info: Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version
  Info: Processing started: Wed Jun 02 09:16:36 2004
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off fo_test -c fo_bist
Info: Found 2 design units and 1 entities in source file C:\scuba2_repository\cards\clk_card\test\source\fo_test2.vhd
  Info: Found design unit 1: fo_bist-rtl
  Info: Found entity 1: fo_bist
Warning: Entity pll obtained from C:\Working\mandana\fo_test\pll.vhd instead of from Quartus II megafunction library
Info: Found 2 design units and 1 entities in source file C:\Working\mandana\fo_test\pll.vhd
  Info: Found design unit 1: pll-syn
  Info: Found entity 1: pll
Info: Found 1 design units and 1 entities in source file c:\program files\quartus\libraries\megafunctions\altpll.tdf
  Info: Found entity 1: altpll
Info: Inferred 0 megafunctions from design logic
Info: State machine |fo_bist|present_state contains 6 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |fo_bist|present_state
Info: Encoding result for state machine |fo_bist|present_state
  Info: Completed encoding using 6 state bits
    Info: Encoded state bit present_state~13
    Info: Encoded state bit present_state~12
    Info: Encoded state bit present_state~11
    Info: Encoded state bit present_state~10
    Info: Encoded state bit present_state~9
    Info: Encoded state bit present_state~8
  Info: State |fo_bist|present_state.tx_data1 uses code string 000000
  Info: State |fo_bist|present_state.tx_en1 uses code string 000011
  Info: State |fo_bist|present_state.tx_data2 uses code string 000101
  Info: State |fo_bist|present_state.tx_en2 uses code string 001001
  Info: State |fo_bist|present_state.tx_data3 uses code string 010001
  Info: State |fo_bist|present_state.tx_en3 uses code string 100001
Info: Ignored 18 buffer(s)
  Info: Ignored 18 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
  Warning: Pin outclk stuck at GND
  Warning: Pin fibre_tx_sc_nd stuck at GND
  Warning: Pin test[38] stuck at GND
  Warning: Pin test[37] stuck at GND
  Warning: Pin test[36] stuck at GND
  Warning: Pin test[35] stuck at GND
  Warning: Pin test[34] stuck at GND
  Warning: Pin test[33] stuck at GND
  Warning: Pin test[32] stuck at GND
  Warning: Pin test[31] stuck at GND
  Warning: Pin test[30] stuck at GND
  Warning: Pin test[29] stuck at GND
  Warning: Pin test[28] stuck at GND
  Warning: Pin test[27] stuck at GND
  Warning: Pin test[26] stuck at VCC
  Warning: Pin test[25] stuck at VCC
  Warning: Pin test[23] stuck at GND
  Warning: Pin test[22] stuck at VCC
  Warning: Pin test[21] stuck at GND
  Warning: Pin test[20] stuck at VCC
  Warning: Pin test[19] stuck at VCC
  Warning: Pin test[18] stuck at GND
  Warning: Pin test[17] stuck at GND
  Warning: Pin test[16] stuck at GND
  Warning: Pin test[15] stuck at GND
  Warning: Pin test[14] stuck at GND
  Warning: Pin test[13] stuck at GND
  Warning: Pin test[12] stuck at VCC
  Warning: Pin test[11] stuck at VCC
Warning: Design contains 15 input pin(s) that do not drive logic
  Warning: No output dependent on input pin fibre_tx_rp
  Warning: No output dependent on input pin fibre_rx_data[7]
  Warning: No output dependent on input pin fibre_rx_data[6]
  Warning: No output dependent on input pin fibre_rx_data[5]
  Warning: No output dependent on input pin fibre_rx_data[4]
  Warning: No output dependent on input pin fibre_rx_data[3]
  Warning: No output dependent on input pin fibre_rx_data[2]
  Warning: No output dependent on input pin fibre_rx_data[1]
  Warning: No output dependent on input pin fibre_rx_data[0]
  Warning: No output dependent on input pin fibre_rx_error
  Warning: No output dependent on input pin fibre_rx_status
  Warning: No output dependent on input pin fibre_rx_sc_nd
  Warning: No output dependent on input pin fibre_rx_rvs
  Warning: No output dependent on input pin dip_sw2
  Warning: No output dependent on input pin dip_sw3
Info: Implemented 69 device resources after synthesis - the final resource count might be different
  Info: Implemented 18 input pins
  Info: Implemented 41 output pins
  Info: Implemented 9 logic cells
  Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings
  Info: Processing ended: Wed Jun 02 09:16:38 2004
  Info: Elapsed time: 00:00:02
Info: Writing report file fo_bist.map.rpt


