
TestBench_ISIB_UC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ad8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08006be4  08006be4  00016be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c58  08006c58  0002017c  2**0
                  CONTENTS
  4 .ARM          00000000  08006c58  08006c58  0002017c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c58  08006c58  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c58  08006c58  00016c58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c5c  08006c5c  00016c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  08006c60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012b8  2000017c  08006ddc  0002017c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001434  08006ddc  00021434  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019e12  00000000  00000000  000201a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000036d6  00000000  00000000  00039fb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001558  00000000  00000000  0003d690  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013d0  00000000  00000000  0003ebe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018419  00000000  00000000  0003ffb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012905  00000000  00000000  000583d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007dfcf  00000000  00000000  0006acd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e8ca5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005958  00000000  00000000  000e8d20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	08006bcc 	.word	0x08006bcc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	08006bcc 	.word	0x08006bcc

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fcc2 	bl	8000ad8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f80f 	bl	8000176 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f9a4 	bl	80004a4 <MX_GPIO_Init>
  MX_ADC1_Init();
 800015c:	f000 f86a 	bl	8000234 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000160:	f000 f8a6 	bl	80002b0 <MX_ADC2_Init>
  MX_I2C1_Init();
 8000164:	f000 f8e2 	bl	800032c <MX_I2C1_Init>
  MX_TIM4_Init();
 8000168:	f000 f90e 	bl	8000388 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 800016c:	f000 f970 	bl	8000450 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000170:	f006 f896 	bl	80062a0 <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000174:	e7fe      	b.n	8000174 <main+0x28>

08000176 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000176:	b580      	push	{r7, lr}
 8000178:	b094      	sub	sp, #80	; 0x50
 800017a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800017c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000180:	2228      	movs	r2, #40	; 0x28
 8000182:	2100      	movs	r1, #0
 8000184:	4618      	mov	r0, r3
 8000186:	f006 fd19 	bl	8006bbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800018a:	f107 0314 	add.w	r3, r7, #20
 800018e:	2200      	movs	r2, #0
 8000190:	601a      	str	r2, [r3, #0]
 8000192:	605a      	str	r2, [r3, #4]
 8000194:	609a      	str	r2, [r3, #8]
 8000196:	60da      	str	r2, [r3, #12]
 8000198:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800019a:	1d3b      	adds	r3, r7, #4
 800019c:	2200      	movs	r2, #0
 800019e:	601a      	str	r2, [r3, #0]
 80001a0:	605a      	str	r2, [r3, #4]
 80001a2:	609a      	str	r2, [r3, #8]
 80001a4:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001a6:	2301      	movs	r3, #1
 80001a8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001b0:	2300      	movs	r3, #0
 80001b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001b4:	2301      	movs	r3, #1
 80001b6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001b8:	2302      	movs	r3, #2
 80001ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001c0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80001c2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80001c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001cc:	4618      	mov	r0, r3
 80001ce:	f002 f903 	bl	80023d8 <HAL_RCC_OscConfig>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d001      	beq.n	80001dc <SystemClock_Config+0x66>
  {
    Error_Handler();
 80001d8:	f000 f9ea 	bl	80005b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001dc:	230f      	movs	r3, #15
 80001de:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001e0:	2302      	movs	r3, #2
 80001e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001e4:	2300      	movs	r3, #0
 80001e6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001ec:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001ee:	2300      	movs	r3, #0
 80001f0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80001f2:	f107 0314 	add.w	r3, r7, #20
 80001f6:	2101      	movs	r1, #1
 80001f8:	4618      	mov	r0, r3
 80001fa:	f002 fb6d 	bl	80028d8 <HAL_RCC_ClockConfig>
 80001fe:	4603      	mov	r3, r0
 8000200:	2b00      	cmp	r3, #0
 8000202:	d001      	beq.n	8000208 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000204:	f000 f9d4 	bl	80005b0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8000208:	2312      	movs	r3, #18
 800020a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800020c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000210:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000212:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000216:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000218:	1d3b      	adds	r3, r7, #4
 800021a:	4618      	mov	r0, r3
 800021c:	f002 fd28 	bl	8002c70 <HAL_RCCEx_PeriphCLKConfig>
 8000220:	4603      	mov	r3, r0
 8000222:	2b00      	cmp	r3, #0
 8000224:	d001      	beq.n	800022a <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000226:	f000 f9c3 	bl	80005b0 <Error_Handler>
  }
}
 800022a:	bf00      	nop
 800022c:	3750      	adds	r7, #80	; 0x50
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
	...

08000234 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	2200      	movs	r2, #0
 800023e:	601a      	str	r2, [r3, #0]
 8000240:	605a      	str	r2, [r3, #4]
 8000242:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000244:	4b18      	ldr	r3, [pc, #96]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000246:	4a19      	ldr	r2, [pc, #100]	; (80002ac <MX_ADC1_Init+0x78>)
 8000248:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800024a:	4b17      	ldr	r3, [pc, #92]	; (80002a8 <MX_ADC1_Init+0x74>)
 800024c:	2200      	movs	r2, #0
 800024e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000250:	4b15      	ldr	r3, [pc, #84]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000252:	2200      	movs	r2, #0
 8000254:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000256:	4b14      	ldr	r3, [pc, #80]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000258:	2200      	movs	r2, #0
 800025a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_EXT_IT11;
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <MX_ADC1_Init+0x74>)
 800025e:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000262:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000264:	4b10      	ldr	r3, [pc, #64]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000266:	2200      	movs	r2, #0
 8000268:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800026a:	4b0f      	ldr	r3, [pc, #60]	; (80002a8 <MX_ADC1_Init+0x74>)
 800026c:	2201      	movs	r2, #1
 800026e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000270:	480d      	ldr	r0, [pc, #52]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000272:	f000 fc63 	bl	8000b3c <HAL_ADC_Init>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800027c:	f000 f998 	bl	80005b0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000280:	2303      	movs	r3, #3
 8000282:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000284:	2301      	movs	r3, #1
 8000286:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000288:	2300      	movs	r3, #0
 800028a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	4619      	mov	r1, r3
 8000290:	4805      	ldr	r0, [pc, #20]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000292:	f000 fd2b 	bl	8000cec <HAL_ADC_ConfigChannel>
 8000296:	4603      	mov	r3, r0
 8000298:	2b00      	cmp	r3, #0
 800029a:	d001      	beq.n	80002a0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800029c:	f000 f988 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002a0:	bf00      	nop
 80002a2:	3710      	adds	r7, #16
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	20000480 	.word	0x20000480
 80002ac:	40012400 	.word	0x40012400

080002b0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b084      	sub	sp, #16
 80002b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	2200      	movs	r2, #0
 80002ba:	601a      	str	r2, [r3, #0]
 80002bc:	605a      	str	r2, [r3, #4]
 80002be:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config 
  */
  hadc2.Instance = ADC2;
 80002c0:	4b18      	ldr	r3, [pc, #96]	; (8000324 <MX_ADC2_Init+0x74>)
 80002c2:	4a19      	ldr	r2, [pc, #100]	; (8000328 <MX_ADC2_Init+0x78>)
 80002c4:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002c6:	4b17      	ldr	r3, [pc, #92]	; (8000324 <MX_ADC2_Init+0x74>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80002cc:	4b15      	ldr	r3, [pc, #84]	; (8000324 <MX_ADC2_Init+0x74>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80002d2:	4b14      	ldr	r3, [pc, #80]	; (8000324 <MX_ADC2_Init+0x74>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_EXT_IT11;
 80002d8:	4b12      	ldr	r3, [pc, #72]	; (8000324 <MX_ADC2_Init+0x74>)
 80002da:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80002de:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002e0:	4b10      	ldr	r3, [pc, #64]	; (8000324 <MX_ADC2_Init+0x74>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80002e6:	4b0f      	ldr	r3, [pc, #60]	; (8000324 <MX_ADC2_Init+0x74>)
 80002e8:	2201      	movs	r2, #1
 80002ea:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80002ec:	480d      	ldr	r0, [pc, #52]	; (8000324 <MX_ADC2_Init+0x74>)
 80002ee:	f000 fc25 	bl	8000b3c <HAL_ADC_Init>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d001      	beq.n	80002fc <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80002f8:	f000 f95a 	bl	80005b0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80002fc:	2300      	movs	r3, #0
 80002fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000300:	2301      	movs	r3, #1
 8000302:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000304:	2300      	movs	r3, #0
 8000306:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000308:	1d3b      	adds	r3, r7, #4
 800030a:	4619      	mov	r1, r3
 800030c:	4805      	ldr	r0, [pc, #20]	; (8000324 <MX_ADC2_Init+0x74>)
 800030e:	f000 fced 	bl	8000cec <HAL_ADC_ConfigChannel>
 8000312:	4603      	mov	r3, r0
 8000314:	2b00      	cmp	r3, #0
 8000316:	d001      	beq.n	800031c <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000318:	f000 f94a 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800031c:	bf00      	nop
 800031e:	3710      	adds	r7, #16
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	200003fc 	.word	0x200003fc
 8000328:	40012800 	.word	0x40012800

0800032c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000330:	4b12      	ldr	r3, [pc, #72]	; (800037c <MX_I2C1_Init+0x50>)
 8000332:	4a13      	ldr	r2, [pc, #76]	; (8000380 <MX_I2C1_Init+0x54>)
 8000334:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000336:	4b11      	ldr	r3, [pc, #68]	; (800037c <MX_I2C1_Init+0x50>)
 8000338:	4a12      	ldr	r2, [pc, #72]	; (8000384 <MX_I2C1_Init+0x58>)
 800033a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800033c:	4b0f      	ldr	r3, [pc, #60]	; (800037c <MX_I2C1_Init+0x50>)
 800033e:	2200      	movs	r2, #0
 8000340:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000342:	4b0e      	ldr	r3, [pc, #56]	; (800037c <MX_I2C1_Init+0x50>)
 8000344:	2200      	movs	r2, #0
 8000346:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000348:	4b0c      	ldr	r3, [pc, #48]	; (800037c <MX_I2C1_Init+0x50>)
 800034a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800034e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000350:	4b0a      	ldr	r3, [pc, #40]	; (800037c <MX_I2C1_Init+0x50>)
 8000352:	2200      	movs	r2, #0
 8000354:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000356:	4b09      	ldr	r3, [pc, #36]	; (800037c <MX_I2C1_Init+0x50>)
 8000358:	2200      	movs	r2, #0
 800035a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800035c:	4b07      	ldr	r3, [pc, #28]	; (800037c <MX_I2C1_Init+0x50>)
 800035e:	2200      	movs	r2, #0
 8000360:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000362:	4b06      	ldr	r3, [pc, #24]	; (800037c <MX_I2C1_Init+0x50>)
 8000364:	2200      	movs	r2, #0
 8000366:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000368:	4804      	ldr	r0, [pc, #16]	; (800037c <MX_I2C1_Init+0x50>)
 800036a:	f001 f82b 	bl	80013c4 <HAL_I2C_Init>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d001      	beq.n	8000378 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000374:	f000 f91c 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000378:	bf00      	nop
 800037a:	bd80      	pop	{r7, pc}
 800037c:	2000042c 	.word	0x2000042c
 8000380:	40005400 	.word	0x40005400
 8000384:	000186a0 	.word	0x000186a0

08000388 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b08a      	sub	sp, #40	; 0x28
 800038c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800038e:	f107 0320 	add.w	r3, r7, #32
 8000392:	2200      	movs	r2, #0
 8000394:	601a      	str	r2, [r3, #0]
 8000396:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000398:	1d3b      	adds	r3, r7, #4
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]
 80003a0:	609a      	str	r2, [r3, #8]
 80003a2:	60da      	str	r2, [r3, #12]
 80003a4:	611a      	str	r2, [r3, #16]
 80003a6:	615a      	str	r2, [r3, #20]
 80003a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80003aa:	4b27      	ldr	r3, [pc, #156]	; (8000448 <MX_TIM4_Init+0xc0>)
 80003ac:	4a27      	ldr	r2, [pc, #156]	; (800044c <MX_TIM4_Init+0xc4>)
 80003ae:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80003b0:	4b25      	ldr	r3, [pc, #148]	; (8000448 <MX_TIM4_Init+0xc0>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003b6:	4b24      	ldr	r3, [pc, #144]	; (8000448 <MX_TIM4_Init+0xc0>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 80003bc:	4b22      	ldr	r3, [pc, #136]	; (8000448 <MX_TIM4_Init+0xc0>)
 80003be:	2200      	movs	r2, #0
 80003c0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003c2:	4b21      	ldr	r3, [pc, #132]	; (8000448 <MX_TIM4_Init+0xc0>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003c8:	4b1f      	ldr	r3, [pc, #124]	; (8000448 <MX_TIM4_Init+0xc0>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80003ce:	481e      	ldr	r0, [pc, #120]	; (8000448 <MX_TIM4_Init+0xc0>)
 80003d0:	f002 fd5b 	bl	8002e8a <HAL_TIM_PWM_Init>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 80003da:	f000 f8e9 	bl	80005b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003de:	2300      	movs	r3, #0
 80003e0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003e2:	2300      	movs	r3, #0
 80003e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80003e6:	f107 0320 	add.w	r3, r7, #32
 80003ea:	4619      	mov	r1, r3
 80003ec:	4816      	ldr	r0, [pc, #88]	; (8000448 <MX_TIM4_Init+0xc0>)
 80003ee:	f003 f953 	bl	8003698 <HAL_TIMEx_MasterConfigSynchronization>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 80003f8:	f000 f8da 	bl	80005b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80003fc:	2360      	movs	r3, #96	; 0x60
 80003fe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000400:	2300      	movs	r3, #0
 8000402:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000404:	2300      	movs	r3, #0
 8000406:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000408:	2300      	movs	r3, #0
 800040a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800040c:	1d3b      	adds	r3, r7, #4
 800040e:	2208      	movs	r2, #8
 8000410:	4619      	mov	r1, r3
 8000412:	480d      	ldr	r0, [pc, #52]	; (8000448 <MX_TIM4_Init+0xc0>)
 8000414:	f002 fe6c 	bl	80030f0 <HAL_TIM_PWM_ConfigChannel>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800041e:	f000 f8c7 	bl	80005b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	220c      	movs	r2, #12
 8000426:	4619      	mov	r1, r3
 8000428:	4807      	ldr	r0, [pc, #28]	; (8000448 <MX_TIM4_Init+0xc0>)
 800042a:	f002 fe61 	bl	80030f0 <HAL_TIM_PWM_ConfigChannel>
 800042e:	4603      	mov	r3, r0
 8000430:	2b00      	cmp	r3, #0
 8000432:	d001      	beq.n	8000438 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000434:	f000 f8bc 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000438:	4803      	ldr	r0, [pc, #12]	; (8000448 <MX_TIM4_Init+0xc0>)
 800043a:	f000 f9dd 	bl	80007f8 <HAL_TIM_MspPostInit>

}
 800043e:	bf00      	nop
 8000440:	3728      	adds	r7, #40	; 0x28
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	200003bc 	.word	0x200003bc
 800044c:	40000800 	.word	0x40000800

08000450 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000454:	4b11      	ldr	r3, [pc, #68]	; (800049c <MX_USART1_UART_Init+0x4c>)
 8000456:	4a12      	ldr	r2, [pc, #72]	; (80004a0 <MX_USART1_UART_Init+0x50>)
 8000458:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800045a:	4b10      	ldr	r3, [pc, #64]	; (800049c <MX_USART1_UART_Init+0x4c>)
 800045c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000460:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000462:	4b0e      	ldr	r3, [pc, #56]	; (800049c <MX_USART1_UART_Init+0x4c>)
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000468:	4b0c      	ldr	r3, [pc, #48]	; (800049c <MX_USART1_UART_Init+0x4c>)
 800046a:	2200      	movs	r2, #0
 800046c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800046e:	4b0b      	ldr	r3, [pc, #44]	; (800049c <MX_USART1_UART_Init+0x4c>)
 8000470:	2200      	movs	r2, #0
 8000472:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000474:	4b09      	ldr	r3, [pc, #36]	; (800049c <MX_USART1_UART_Init+0x4c>)
 8000476:	220c      	movs	r2, #12
 8000478:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800047a:	4b08      	ldr	r3, [pc, #32]	; (800049c <MX_USART1_UART_Init+0x4c>)
 800047c:	2200      	movs	r2, #0
 800047e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000480:	4b06      	ldr	r3, [pc, #24]	; (800049c <MX_USART1_UART_Init+0x4c>)
 8000482:	2200      	movs	r2, #0
 8000484:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000486:	4805      	ldr	r0, [pc, #20]	; (800049c <MX_USART1_UART_Init+0x4c>)
 8000488:	f003 f95c 	bl	8003744 <HAL_UART_Init>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000492:	f000 f88d 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000496:	bf00      	nop
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	200004b0 	.word	0x200004b0
 80004a0:	40013800 	.word	0x40013800

080004a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b088      	sub	sp, #32
 80004a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004aa:	f107 0310 	add.w	r3, r7, #16
 80004ae:	2200      	movs	r2, #0
 80004b0:	601a      	str	r2, [r3, #0]
 80004b2:	605a      	str	r2, [r3, #4]
 80004b4:	609a      	str	r2, [r3, #8]
 80004b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004b8:	4b30      	ldr	r3, [pc, #192]	; (800057c <MX_GPIO_Init+0xd8>)
 80004ba:	699b      	ldr	r3, [r3, #24]
 80004bc:	4a2f      	ldr	r2, [pc, #188]	; (800057c <MX_GPIO_Init+0xd8>)
 80004be:	f043 0310 	orr.w	r3, r3, #16
 80004c2:	6193      	str	r3, [r2, #24]
 80004c4:	4b2d      	ldr	r3, [pc, #180]	; (800057c <MX_GPIO_Init+0xd8>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	f003 0310 	and.w	r3, r3, #16
 80004cc:	60fb      	str	r3, [r7, #12]
 80004ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004d0:	4b2a      	ldr	r3, [pc, #168]	; (800057c <MX_GPIO_Init+0xd8>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	4a29      	ldr	r2, [pc, #164]	; (800057c <MX_GPIO_Init+0xd8>)
 80004d6:	f043 0320 	orr.w	r3, r3, #32
 80004da:	6193      	str	r3, [r2, #24]
 80004dc:	4b27      	ldr	r3, [pc, #156]	; (800057c <MX_GPIO_Init+0xd8>)
 80004de:	699b      	ldr	r3, [r3, #24]
 80004e0:	f003 0320 	and.w	r3, r3, #32
 80004e4:	60bb      	str	r3, [r7, #8]
 80004e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e8:	4b24      	ldr	r3, [pc, #144]	; (800057c <MX_GPIO_Init+0xd8>)
 80004ea:	699b      	ldr	r3, [r3, #24]
 80004ec:	4a23      	ldr	r2, [pc, #140]	; (800057c <MX_GPIO_Init+0xd8>)
 80004ee:	f043 0304 	orr.w	r3, r3, #4
 80004f2:	6193      	str	r3, [r2, #24]
 80004f4:	4b21      	ldr	r3, [pc, #132]	; (800057c <MX_GPIO_Init+0xd8>)
 80004f6:	699b      	ldr	r3, [r3, #24]
 80004f8:	f003 0304 	and.w	r3, r3, #4
 80004fc:	607b      	str	r3, [r7, #4]
 80004fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000500:	4b1e      	ldr	r3, [pc, #120]	; (800057c <MX_GPIO_Init+0xd8>)
 8000502:	699b      	ldr	r3, [r3, #24]
 8000504:	4a1d      	ldr	r2, [pc, #116]	; (800057c <MX_GPIO_Init+0xd8>)
 8000506:	f043 0308 	orr.w	r3, r3, #8
 800050a:	6193      	str	r3, [r2, #24]
 800050c:	4b1b      	ldr	r3, [pc, #108]	; (800057c <MX_GPIO_Init+0xd8>)
 800050e:	699b      	ldr	r3, [r3, #24]
 8000510:	f003 0308 	and.w	r3, r3, #8
 8000514:	603b      	str	r3, [r7, #0]
 8000516:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000518:	2303      	movs	r3, #3
 800051a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800051c:	2303      	movs	r3, #3
 800051e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000520:	f107 0310 	add.w	r3, r7, #16
 8000524:	4619      	mov	r1, r3
 8000526:	4816      	ldr	r0, [pc, #88]	; (8000580 <MX_GPIO_Init+0xdc>)
 8000528:	f000 fdf2 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800052c:	23f0      	movs	r3, #240	; 0xf0
 800052e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000530:	2302      	movs	r3, #2
 8000532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000534:	2303      	movs	r3, #3
 8000536:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000538:	f107 0310 	add.w	r3, r7, #16
 800053c:	4619      	mov	r1, r3
 800053e:	4810      	ldr	r0, [pc, #64]	; (8000580 <MX_GPIO_Init+0xdc>)
 8000540:	f000 fde6 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000544:	2303      	movs	r3, #3
 8000546:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000548:	2303      	movs	r3, #3
 800054a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800054c:	f107 0310 	add.w	r3, r7, #16
 8000550:	4619      	mov	r1, r3
 8000552:	480c      	ldr	r0, [pc, #48]	; (8000584 <MX_GPIO_Init+0xe0>)
 8000554:	f000 fddc 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000558:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800055c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800055e:	4b0a      	ldr	r3, [pc, #40]	; (8000588 <MX_GPIO_Init+0xe4>)
 8000560:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000562:	2300      	movs	r3, #0
 8000564:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000566:	f107 0310 	add.w	r3, r7, #16
 800056a:	4619      	mov	r1, r3
 800056c:	4805      	ldr	r0, [pc, #20]	; (8000584 <MX_GPIO_Init+0xe0>)
 800056e:	f000 fdcf 	bl	8001110 <HAL_GPIO_Init>

}
 8000572:	bf00      	nop
 8000574:	3720      	adds	r7, #32
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40021000 	.word	0x40021000
 8000580:	40010800 	.word	0x40010800
 8000584:	40010c00 	.word	0x40010c00
 8000588:	10110000 	.word	0x10110000

0800058c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a04      	ldr	r2, [pc, #16]	; (80005ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d101      	bne.n	80005a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800059e:	f000 fab1 	bl	8000b04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80005a2:	bf00      	nop
 80005a4:	3708      	adds	r7, #8
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	40000400 	.word	0x40000400

080005b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr

080005bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005c2:	4b13      	ldr	r3, [pc, #76]	; (8000610 <HAL_MspInit+0x54>)
 80005c4:	699b      	ldr	r3, [r3, #24]
 80005c6:	4a12      	ldr	r2, [pc, #72]	; (8000610 <HAL_MspInit+0x54>)
 80005c8:	f043 0301 	orr.w	r3, r3, #1
 80005cc:	6193      	str	r3, [r2, #24]
 80005ce:	4b10      	ldr	r3, [pc, #64]	; (8000610 <HAL_MspInit+0x54>)
 80005d0:	699b      	ldr	r3, [r3, #24]
 80005d2:	f003 0301 	and.w	r3, r3, #1
 80005d6:	60bb      	str	r3, [r7, #8]
 80005d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005da:	4b0d      	ldr	r3, [pc, #52]	; (8000610 <HAL_MspInit+0x54>)
 80005dc:	69db      	ldr	r3, [r3, #28]
 80005de:	4a0c      	ldr	r2, [pc, #48]	; (8000610 <HAL_MspInit+0x54>)
 80005e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005e4:	61d3      	str	r3, [r2, #28]
 80005e6:	4b0a      	ldr	r3, [pc, #40]	; (8000610 <HAL_MspInit+0x54>)
 80005e8:	69db      	ldr	r3, [r3, #28]
 80005ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State 
  */
  __HAL_AFIO_REMAP_SWJ_ENABLE();
 80005f2:	4b08      	ldr	r3, [pc, #32]	; (8000614 <HAL_MspInit+0x58>)
 80005f4:	685b      	ldr	r3, [r3, #4]
 80005f6:	60fb      	str	r3, [r7, #12]
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	4a04      	ldr	r2, [pc, #16]	; (8000614 <HAL_MspInit+0x58>)
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000606:	bf00      	nop
 8000608:	3714      	adds	r7, #20
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr
 8000610:	40021000 	.word	0x40021000
 8000614:	40010000 	.word	0x40010000

08000618 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08c      	sub	sp, #48	; 0x30
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000620:	f107 0320 	add.w	r3, r7, #32
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a3e      	ldr	r2, [pc, #248]	; (800072c <HAL_ADC_MspInit+0x114>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d138      	bne.n	80006aa <HAL_ADC_MspInit+0x92>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000638:	4b3d      	ldr	r3, [pc, #244]	; (8000730 <HAL_ADC_MspInit+0x118>)
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	4a3c      	ldr	r2, [pc, #240]	; (8000730 <HAL_ADC_MspInit+0x118>)
 800063e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000642:	6193      	str	r3, [r2, #24]
 8000644:	4b3a      	ldr	r3, [pc, #232]	; (8000730 <HAL_ADC_MspInit+0x118>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800064c:	61fb      	str	r3, [r7, #28]
 800064e:	69fb      	ldr	r3, [r7, #28]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000650:	4b37      	ldr	r3, [pc, #220]	; (8000730 <HAL_ADC_MspInit+0x118>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	4a36      	ldr	r2, [pc, #216]	; (8000730 <HAL_ADC_MspInit+0x118>)
 8000656:	f043 0304 	orr.w	r3, r3, #4
 800065a:	6193      	str	r3, [r2, #24]
 800065c:	4b34      	ldr	r3, [pc, #208]	; (8000730 <HAL_ADC_MspInit+0x118>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	f003 0304 	and.w	r3, r3, #4
 8000664:	61bb      	str	r3, [r7, #24]
 8000666:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000668:	4b31      	ldr	r3, [pc, #196]	; (8000730 <HAL_ADC_MspInit+0x118>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	4a30      	ldr	r2, [pc, #192]	; (8000730 <HAL_ADC_MspInit+0x118>)
 800066e:	f043 0308 	orr.w	r3, r3, #8
 8000672:	6193      	str	r3, [r2, #24]
 8000674:	4b2e      	ldr	r3, [pc, #184]	; (8000730 <HAL_ADC_MspInit+0x118>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	f003 0308 	and.w	r3, r3, #8
 800067c:	617b      	str	r3, [r7, #20]
 800067e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1
    PA3     ------> ADC1_IN3
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000680:	230a      	movs	r3, #10
 8000682:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000684:	2303      	movs	r3, #3
 8000686:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000688:	f107 0320 	add.w	r3, r7, #32
 800068c:	4619      	mov	r1, r3
 800068e:	4829      	ldr	r0, [pc, #164]	; (8000734 <HAL_ADC_MspInit+0x11c>)
 8000690:	f000 fd3e 	bl	8001110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000694:	2301      	movs	r3, #1
 8000696:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000698:	2303      	movs	r3, #3
 800069a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800069c:	f107 0320 	add.w	r3, r7, #32
 80006a0:	4619      	mov	r1, r3
 80006a2:	4825      	ldr	r0, [pc, #148]	; (8000738 <HAL_ADC_MspInit+0x120>)
 80006a4:	f000 fd34 	bl	8001110 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80006a8:	e03c      	b.n	8000724 <HAL_ADC_MspInit+0x10c>
  else if(hadc->Instance==ADC2)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4a23      	ldr	r2, [pc, #140]	; (800073c <HAL_ADC_MspInit+0x124>)
 80006b0:	4293      	cmp	r3, r2
 80006b2:	d137      	bne.n	8000724 <HAL_ADC_MspInit+0x10c>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80006b4:	4b1e      	ldr	r3, [pc, #120]	; (8000730 <HAL_ADC_MspInit+0x118>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	4a1d      	ldr	r2, [pc, #116]	; (8000730 <HAL_ADC_MspInit+0x118>)
 80006ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80006be:	6193      	str	r3, [r2, #24]
 80006c0:	4b1b      	ldr	r3, [pc, #108]	; (8000730 <HAL_ADC_MspInit+0x118>)
 80006c2:	699b      	ldr	r3, [r3, #24]
 80006c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80006c8:	613b      	str	r3, [r7, #16]
 80006ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006cc:	4b18      	ldr	r3, [pc, #96]	; (8000730 <HAL_ADC_MspInit+0x118>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	4a17      	ldr	r2, [pc, #92]	; (8000730 <HAL_ADC_MspInit+0x118>)
 80006d2:	f043 0304 	orr.w	r3, r3, #4
 80006d6:	6193      	str	r3, [r2, #24]
 80006d8:	4b15      	ldr	r3, [pc, #84]	; (8000730 <HAL_ADC_MspInit+0x118>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	f003 0304 	and.w	r3, r3, #4
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e4:	4b12      	ldr	r3, [pc, #72]	; (8000730 <HAL_ADC_MspInit+0x118>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	4a11      	ldr	r2, [pc, #68]	; (8000730 <HAL_ADC_MspInit+0x118>)
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	6193      	str	r3, [r2, #24]
 80006f0:	4b0f      	ldr	r3, [pc, #60]	; (8000730 <HAL_ADC_MspInit+0x118>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	f003 0308 	and.w	r3, r3, #8
 80006f8:	60bb      	str	r3, [r7, #8]
 80006fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80006fc:	2305      	movs	r3, #5
 80006fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000700:	2303      	movs	r3, #3
 8000702:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000704:	f107 0320 	add.w	r3, r7, #32
 8000708:	4619      	mov	r1, r3
 800070a:	480a      	ldr	r0, [pc, #40]	; (8000734 <HAL_ADC_MspInit+0x11c>)
 800070c:	f000 fd00 	bl	8001110 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000710:	2302      	movs	r3, #2
 8000712:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000714:	2303      	movs	r3, #3
 8000716:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000718:	f107 0320 	add.w	r3, r7, #32
 800071c:	4619      	mov	r1, r3
 800071e:	4806      	ldr	r0, [pc, #24]	; (8000738 <HAL_ADC_MspInit+0x120>)
 8000720:	f000 fcf6 	bl	8001110 <HAL_GPIO_Init>
}
 8000724:	bf00      	nop
 8000726:	3730      	adds	r7, #48	; 0x30
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40012400 	.word	0x40012400
 8000730:	40021000 	.word	0x40021000
 8000734:	40010800 	.word	0x40010800
 8000738:	40010c00 	.word	0x40010c00
 800073c:	40012800 	.word	0x40012800

08000740 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b088      	sub	sp, #32
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000748:	f107 0310 	add.w	r3, r7, #16
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4a15      	ldr	r2, [pc, #84]	; (80007b0 <HAL_I2C_MspInit+0x70>)
 800075c:	4293      	cmp	r3, r2
 800075e:	d123      	bne.n	80007a8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000760:	4b14      	ldr	r3, [pc, #80]	; (80007b4 <HAL_I2C_MspInit+0x74>)
 8000762:	699b      	ldr	r3, [r3, #24]
 8000764:	4a13      	ldr	r2, [pc, #76]	; (80007b4 <HAL_I2C_MspInit+0x74>)
 8000766:	f043 0308 	orr.w	r3, r3, #8
 800076a:	6193      	str	r3, [r2, #24]
 800076c:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <HAL_I2C_MspInit+0x74>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	f003 0308 	and.w	r3, r3, #8
 8000774:	60fb      	str	r3, [r7, #12]
 8000776:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000778:	23c0      	movs	r3, #192	; 0xc0
 800077a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800077c:	2312      	movs	r3, #18
 800077e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000780:	2303      	movs	r3, #3
 8000782:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000784:	f107 0310 	add.w	r3, r7, #16
 8000788:	4619      	mov	r1, r3
 800078a:	480b      	ldr	r0, [pc, #44]	; (80007b8 <HAL_I2C_MspInit+0x78>)
 800078c:	f000 fcc0 	bl	8001110 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000790:	4b08      	ldr	r3, [pc, #32]	; (80007b4 <HAL_I2C_MspInit+0x74>)
 8000792:	69db      	ldr	r3, [r3, #28]
 8000794:	4a07      	ldr	r2, [pc, #28]	; (80007b4 <HAL_I2C_MspInit+0x74>)
 8000796:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800079a:	61d3      	str	r3, [r2, #28]
 800079c:	4b05      	ldr	r3, [pc, #20]	; (80007b4 <HAL_I2C_MspInit+0x74>)
 800079e:	69db      	ldr	r3, [r3, #28]
 80007a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80007a8:	bf00      	nop
 80007aa:	3720      	adds	r7, #32
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40005400 	.word	0x40005400
 80007b4:	40021000 	.word	0x40021000
 80007b8:	40010c00 	.word	0x40010c00

080007bc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a09      	ldr	r2, [pc, #36]	; (80007f0 <HAL_TIM_PWM_MspInit+0x34>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d10b      	bne.n	80007e6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80007ce:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <HAL_TIM_PWM_MspInit+0x38>)
 80007d0:	69db      	ldr	r3, [r3, #28]
 80007d2:	4a08      	ldr	r2, [pc, #32]	; (80007f4 <HAL_TIM_PWM_MspInit+0x38>)
 80007d4:	f043 0304 	orr.w	r3, r3, #4
 80007d8:	61d3      	str	r3, [r2, #28]
 80007da:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <HAL_TIM_PWM_MspInit+0x38>)
 80007dc:	69db      	ldr	r3, [r3, #28]
 80007de:	f003 0304 	and.w	r3, r3, #4
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80007e6:	bf00      	nop
 80007e8:	3714      	adds	r7, #20
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bc80      	pop	{r7}
 80007ee:	4770      	bx	lr
 80007f0:	40000800 	.word	0x40000800
 80007f4:	40021000 	.word	0x40021000

080007f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000800:	f107 0310 	add.w	r3, r7, #16
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	605a      	str	r2, [r3, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4a10      	ldr	r2, [pc, #64]	; (8000854 <HAL_TIM_MspPostInit+0x5c>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d118      	bne.n	800084a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000818:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <HAL_TIM_MspPostInit+0x60>)
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	4a0e      	ldr	r2, [pc, #56]	; (8000858 <HAL_TIM_MspPostInit+0x60>)
 800081e:	f043 0308 	orr.w	r3, r3, #8
 8000822:	6193      	str	r3, [r2, #24]
 8000824:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <HAL_TIM_MspPostInit+0x60>)
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	f003 0308 	and.w	r3, r3, #8
 800082c:	60fb      	str	r3, [r7, #12]
 800082e:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration    
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000830:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000834:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000836:	2302      	movs	r3, #2
 8000838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2302      	movs	r3, #2
 800083c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800083e:	f107 0310 	add.w	r3, r7, #16
 8000842:	4619      	mov	r1, r3
 8000844:	4805      	ldr	r0, [pc, #20]	; (800085c <HAL_TIM_MspPostInit+0x64>)
 8000846:	f000 fc63 	bl	8001110 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800084a:	bf00      	nop
 800084c:	3720      	adds	r7, #32
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40000800 	.word	0x40000800
 8000858:	40021000 	.word	0x40021000
 800085c:	40010c00 	.word	0x40010c00

08000860 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b088      	sub	sp, #32
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000868:	f107 0310 	add.w	r3, r7, #16
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a1c      	ldr	r2, [pc, #112]	; (80008ec <HAL_UART_MspInit+0x8c>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d131      	bne.n	80008e4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000880:	4b1b      	ldr	r3, [pc, #108]	; (80008f0 <HAL_UART_MspInit+0x90>)
 8000882:	699b      	ldr	r3, [r3, #24]
 8000884:	4a1a      	ldr	r2, [pc, #104]	; (80008f0 <HAL_UART_MspInit+0x90>)
 8000886:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800088a:	6193      	str	r3, [r2, #24]
 800088c:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <HAL_UART_MspInit+0x90>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000898:	4b15      	ldr	r3, [pc, #84]	; (80008f0 <HAL_UART_MspInit+0x90>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	4a14      	ldr	r2, [pc, #80]	; (80008f0 <HAL_UART_MspInit+0x90>)
 800089e:	f043 0304 	orr.w	r3, r3, #4
 80008a2:	6193      	str	r3, [r2, #24]
 80008a4:	4b12      	ldr	r3, [pc, #72]	; (80008f0 <HAL_UART_MspInit+0x90>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	f003 0304 	and.w	r3, r3, #4
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80008b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b6:	2302      	movs	r3, #2
 80008b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008ba:	2303      	movs	r3, #3
 80008bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	f107 0310 	add.w	r3, r7, #16
 80008c2:	4619      	mov	r1, r3
 80008c4:	480b      	ldr	r0, [pc, #44]	; (80008f4 <HAL_UART_MspInit+0x94>)
 80008c6:	f000 fc23 	bl	8001110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d0:	2300      	movs	r3, #0
 80008d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0310 	add.w	r3, r7, #16
 80008dc:	4619      	mov	r1, r3
 80008de:	4805      	ldr	r0, [pc, #20]	; (80008f4 <HAL_UART_MspInit+0x94>)
 80008e0:	f000 fc16 	bl	8001110 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008e4:	bf00      	nop
 80008e6:	3720      	adds	r7, #32
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40013800 	.word	0x40013800
 80008f0:	40021000 	.word	0x40021000
 80008f4:	40010800 	.word	0x40010800

080008f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08c      	sub	sp, #48	; 0x30
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000904:	2300      	movs	r3, #0
 8000906:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0); 
 8000908:	2200      	movs	r2, #0
 800090a:	6879      	ldr	r1, [r7, #4]
 800090c:	201d      	movs	r0, #29
 800090e:	f000 fbd4 	bl	80010ba <HAL_NVIC_SetPriority>
  
  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn); 
 8000912:	201d      	movs	r0, #29
 8000914:	f000 fbed 	bl	80010f2 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8000918:	4b1f      	ldr	r3, [pc, #124]	; (8000998 <HAL_InitTick+0xa0>)
 800091a:	69db      	ldr	r3, [r3, #28]
 800091c:	4a1e      	ldr	r2, [pc, #120]	; (8000998 <HAL_InitTick+0xa0>)
 800091e:	f043 0302 	orr.w	r3, r3, #2
 8000922:	61d3      	str	r3, [r2, #28]
 8000924:	4b1c      	ldr	r3, [pc, #112]	; (8000998 <HAL_InitTick+0xa0>)
 8000926:	69db      	ldr	r3, [r3, #28]
 8000928:	f003 0302 	and.w	r3, r3, #2
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000930:	f107 0210 	add.w	r2, r7, #16
 8000934:	f107 0314 	add.w	r3, r7, #20
 8000938:	4611      	mov	r1, r2
 800093a:	4618      	mov	r0, r3
 800093c:	f002 f94a 	bl	8002bd4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000940:	f002 f920 	bl	8002b84 <HAL_RCC_GetPCLK1Freq>
 8000944:	4603      	mov	r3, r0
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800094a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800094c:	4a13      	ldr	r2, [pc, #76]	; (800099c <HAL_InitTick+0xa4>)
 800094e:	fba2 2303 	umull	r2, r3, r2, r3
 8000952:	0c9b      	lsrs	r3, r3, #18
 8000954:	3b01      	subs	r3, #1
 8000956:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000958:	4b11      	ldr	r3, [pc, #68]	; (80009a0 <HAL_InitTick+0xa8>)
 800095a:	4a12      	ldr	r2, [pc, #72]	; (80009a4 <HAL_InitTick+0xac>)
 800095c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000 / 1000) - 1;
 800095e:	4b10      	ldr	r3, [pc, #64]	; (80009a0 <HAL_InitTick+0xa8>)
 8000960:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000964:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8000966:	4a0e      	ldr	r2, [pc, #56]	; (80009a0 <HAL_InitTick+0xa8>)
 8000968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800096a:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800096c:	4b0c      	ldr	r3, [pc, #48]	; (80009a0 <HAL_InitTick+0xa8>)
 800096e:	2200      	movs	r2, #0
 8000970:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000972:	4b0b      	ldr	r3, [pc, #44]	; (80009a0 <HAL_InitTick+0xa8>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8000978:	4809      	ldr	r0, [pc, #36]	; (80009a0 <HAL_InitTick+0xa8>)
 800097a:	f002 fa2f 	bl	8002ddc <HAL_TIM_Base_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d104      	bne.n	800098e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8000984:	4806      	ldr	r0, [pc, #24]	; (80009a0 <HAL_InitTick+0xa8>)
 8000986:	f002 fa5d 	bl	8002e44 <HAL_TIM_Base_Start_IT>
 800098a:	4603      	mov	r3, r0
 800098c:	e000      	b.n	8000990 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800098e:	2301      	movs	r3, #1
}
 8000990:	4618      	mov	r0, r3
 8000992:	3730      	adds	r7, #48	; 0x30
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40021000 	.word	0x40021000
 800099c:	431bde83 	.word	0x431bde83
 80009a0:	200004f0 	.word	0x200004f0
 80009a4:	40000400 	.word	0x40000400

080009a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80009ac:	bf00      	nop
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bc80      	pop	{r7}
 80009b2:	4770      	bx	lr

080009b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009b8:	e7fe      	b.n	80009b8 <HardFault_Handler+0x4>

080009ba <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009ba:	b480      	push	{r7}
 80009bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009be:	e7fe      	b.n	80009be <MemManage_Handler+0x4>

080009c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009c4:	e7fe      	b.n	80009c4 <BusFault_Handler+0x4>

080009c6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009ca:	e7fe      	b.n	80009ca <UsageFault_Handler+0x4>

080009cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr

080009d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	bc80      	pop	{r7}
 80009e2:	4770      	bx	lr

080009e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009e8:	bf00      	nop
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr

080009f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009f4:	bf00      	nop
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bc80      	pop	{r7}
 80009fa:	4770      	bx	lr

080009fc <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000a00:	4802      	ldr	r0, [pc, #8]	; (8000a0c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000a02:	f000 ff0e 	bl	8001822 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200011c8 	.word	0x200011c8

08000a10 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000a14:	4802      	ldr	r0, [pc, #8]	; (8000a20 <TIM3_IRQHandler+0x10>)
 8000a16:	f002 fa63 	bl	8002ee0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	200004f0 	.word	0x200004f0

08000a24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000a28:	4b15      	ldr	r3, [pc, #84]	; (8000a80 <SystemInit+0x5c>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a14      	ldr	r2, [pc, #80]	; (8000a80 <SystemInit+0x5c>)
 8000a2e:	f043 0301 	orr.w	r3, r3, #1
 8000a32:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000a34:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <SystemInit+0x5c>)
 8000a36:	685a      	ldr	r2, [r3, #4]
 8000a38:	4911      	ldr	r1, [pc, #68]	; (8000a80 <SystemInit+0x5c>)
 8000a3a:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <SystemInit+0x60>)
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000a40:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <SystemInit+0x5c>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a0e      	ldr	r2, [pc, #56]	; (8000a80 <SystemInit+0x5c>)
 8000a46:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000a4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a4e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a50:	4b0b      	ldr	r3, [pc, #44]	; (8000a80 <SystemInit+0x5c>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a0a      	ldr	r2, [pc, #40]	; (8000a80 <SystemInit+0x5c>)
 8000a56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a5a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000a5c:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <SystemInit+0x5c>)
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	4a07      	ldr	r2, [pc, #28]	; (8000a80 <SystemInit+0x5c>)
 8000a62:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000a66:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000a68:	4b05      	ldr	r3, [pc, #20]	; (8000a80 <SystemInit+0x5c>)
 8000a6a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000a6e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000a70:	4b05      	ldr	r3, [pc, #20]	; (8000a88 <SystemInit+0x64>)
 8000a72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a76:	609a      	str	r2, [r3, #8]
#endif 
}
 8000a78:	bf00      	nop
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr
 8000a80:	40021000 	.word	0x40021000
 8000a84:	f8ff0000 	.word	0xf8ff0000
 8000a88:	e000ed00 	.word	0xe000ed00

08000a8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000a8c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000a8e:	e003      	b.n	8000a98 <LoopCopyDataInit>

08000a90 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000a90:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000a92:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000a94:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000a96:	3104      	adds	r1, #4

08000a98 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000a98:	480a      	ldr	r0, [pc, #40]	; (8000ac4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ac8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000a9c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000a9e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000aa0:	d3f6      	bcc.n	8000a90 <CopyDataInit>
  ldr r2, =_sbss
 8000aa2:	4a0a      	ldr	r2, [pc, #40]	; (8000acc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000aa4:	e002      	b.n	8000aac <LoopFillZerobss>

08000aa6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000aa6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000aa8:	f842 3b04 	str.w	r3, [r2], #4

08000aac <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000aac:	4b08      	ldr	r3, [pc, #32]	; (8000ad0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000aae:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000ab0:	d3f9      	bcc.n	8000aa6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000ab2:	f7ff ffb7 	bl	8000a24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ab6:	f006 f85d 	bl	8006b74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000aba:	f7ff fb47 	bl	800014c <main>
  bx lr
 8000abe:	4770      	bx	lr
  ldr r3, =_sidata
 8000ac0:	08006c60 	.word	0x08006c60
  ldr r0, =_sdata
 8000ac4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ac8:	2000017c 	.word	0x2000017c
  ldr r2, =_sbss
 8000acc:	2000017c 	.word	0x2000017c
  ldr r3, = _ebss
 8000ad0:	20001434 	.word	0x20001434

08000ad4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ad4:	e7fe      	b.n	8000ad4 <ADC1_2_IRQHandler>
	...

08000ad8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000adc:	4b08      	ldr	r3, [pc, #32]	; (8000b00 <HAL_Init+0x28>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a07      	ldr	r2, [pc, #28]	; (8000b00 <HAL_Init+0x28>)
 8000ae2:	f043 0310 	orr.w	r3, r3, #16
 8000ae6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ae8:	2003      	movs	r0, #3
 8000aea:	f000 fadb 	bl	80010a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aee:	2000      	movs	r0, #0
 8000af0:	f7ff ff02 	bl	80008f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000af4:	f7ff fd62 	bl	80005bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000af8:	2300      	movs	r3, #0
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40022000 	.word	0x40022000

08000b04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b08:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <HAL_IncTick+0x1c>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <HAL_IncTick+0x20>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4413      	add	r3, r2
 8000b14:	4a03      	ldr	r2, [pc, #12]	; (8000b24 <HAL_IncTick+0x20>)
 8000b16:	6013      	str	r3, [r2, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr
 8000b20:	20000008 	.word	0x20000008
 8000b24:	20000530 	.word	0x20000530

08000b28 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b2c:	4b02      	ldr	r3, [pc, #8]	; (8000b38 <HAL_GetTick+0x10>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bc80      	pop	{r7}
 8000b36:	4770      	bx	lr
 8000b38:	20000530 	.word	0x20000530

08000b3c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b44:	2300      	movs	r3, #0
 8000b46:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000b50:	2300      	movs	r3, #0
 8000b52:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d101      	bne.n	8000b5e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e0be      	b.n	8000cdc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	689b      	ldr	r3, [r3, #8]
 8000b62:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d109      	bne.n	8000b80 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2200      	movs	r2, #0
 8000b76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f7ff fd4c 	bl	8000618 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f000 f9ab 	bl	8000edc <ADC_ConversionStop_Disable>
 8000b86:	4603      	mov	r3, r0
 8000b88:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b8e:	f003 0310 	and.w	r3, r3, #16
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	f040 8099 	bne.w	8000cca <HAL_ADC_Init+0x18e>
 8000b98:	7dfb      	ldrb	r3, [r7, #23]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	f040 8095 	bne.w	8000cca <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ba4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000ba8:	f023 0302 	bic.w	r3, r3, #2
 8000bac:	f043 0202 	orr.w	r2, r3, #2
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000bbc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	7b1b      	ldrb	r3, [r3, #12]
 8000bc2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000bc4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000bc6:	68ba      	ldr	r2, [r7, #8]
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	689b      	ldr	r3, [r3, #8]
 8000bd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000bd4:	d003      	beq.n	8000bde <HAL_ADC_Init+0xa2>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	689b      	ldr	r3, [r3, #8]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d102      	bne.n	8000be4 <HAL_ADC_Init+0xa8>
 8000bde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000be2:	e000      	b.n	8000be6 <HAL_ADC_Init+0xaa>
 8000be4:	2300      	movs	r3, #0
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4313      	orrs	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	7d1b      	ldrb	r3, [r3, #20]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d119      	bne.n	8000c28 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	7b1b      	ldrb	r3, [r3, #12]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d109      	bne.n	8000c10 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	3b01      	subs	r3, #1
 8000c02:	035a      	lsls	r2, r3, #13
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	4313      	orrs	r3, r2
 8000c08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c0c:	613b      	str	r3, [r7, #16]
 8000c0e:	e00b      	b.n	8000c28 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c14:	f043 0220 	orr.w	r2, r3, #32
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c20:	f043 0201 	orr.w	r2, r3, #1
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	430a      	orrs	r2, r1
 8000c3a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	689a      	ldr	r2, [r3, #8]
 8000c42:	4b28      	ldr	r3, [pc, #160]	; (8000ce4 <HAL_ADC_Init+0x1a8>)
 8000c44:	4013      	ands	r3, r2
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	6812      	ldr	r2, [r2, #0]
 8000c4a:	68b9      	ldr	r1, [r7, #8]
 8000c4c:	430b      	orrs	r3, r1
 8000c4e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c58:	d003      	beq.n	8000c62 <HAL_ADC_Init+0x126>
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	689b      	ldr	r3, [r3, #8]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d104      	bne.n	8000c6c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	691b      	ldr	r3, [r3, #16]
 8000c66:	3b01      	subs	r3, #1
 8000c68:	051b      	lsls	r3, r3, #20
 8000c6a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c72:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	689a      	ldr	r2, [r3, #8]
 8000c86:	4b18      	ldr	r3, [pc, #96]	; (8000ce8 <HAL_ADC_Init+0x1ac>)
 8000c88:	4013      	ands	r3, r2
 8000c8a:	68ba      	ldr	r2, [r7, #8]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	d10b      	bne.n	8000ca8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2200      	movs	r2, #0
 8000c94:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c9a:	f023 0303 	bic.w	r3, r3, #3
 8000c9e:	f043 0201 	orr.w	r2, r3, #1
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ca6:	e018      	b.n	8000cda <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cac:	f023 0312 	bic.w	r3, r3, #18
 8000cb0:	f043 0210 	orr.w	r2, r3, #16
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cbc:	f043 0201 	orr.w	r2, r3, #1
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000cc8:	e007      	b.n	8000cda <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cce:	f043 0210 	orr.w	r2, r3, #16
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3718      	adds	r7, #24
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	ffe1f7fd 	.word	0xffe1f7fd
 8000ce8:	ff1f0efe 	.word	0xff1f0efe

08000cec <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d101      	bne.n	8000d0c <HAL_ADC_ConfigChannel+0x20>
 8000d08:	2302      	movs	r3, #2
 8000d0a:	e0dc      	b.n	8000ec6 <HAL_ADC_ConfigChannel+0x1da>
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2201      	movs	r2, #1
 8000d10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	2b06      	cmp	r3, #6
 8000d1a:	d81c      	bhi.n	8000d56 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	685a      	ldr	r2, [r3, #4]
 8000d26:	4613      	mov	r3, r2
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	4413      	add	r3, r2
 8000d2c:	3b05      	subs	r3, #5
 8000d2e:	221f      	movs	r2, #31
 8000d30:	fa02 f303 	lsl.w	r3, r2, r3
 8000d34:	43db      	mvns	r3, r3
 8000d36:	4019      	ands	r1, r3
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	6818      	ldr	r0, [r3, #0]
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	685a      	ldr	r2, [r3, #4]
 8000d40:	4613      	mov	r3, r2
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	4413      	add	r3, r2
 8000d46:	3b05      	subs	r3, #5
 8000d48:	fa00 f203 	lsl.w	r2, r0, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	430a      	orrs	r2, r1
 8000d52:	635a      	str	r2, [r3, #52]	; 0x34
 8000d54:	e03c      	b.n	8000dd0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	2b0c      	cmp	r3, #12
 8000d5c:	d81c      	bhi.n	8000d98 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	685a      	ldr	r2, [r3, #4]
 8000d68:	4613      	mov	r3, r2
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	4413      	add	r3, r2
 8000d6e:	3b23      	subs	r3, #35	; 0x23
 8000d70:	221f      	movs	r2, #31
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	43db      	mvns	r3, r3
 8000d78:	4019      	ands	r1, r3
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	6818      	ldr	r0, [r3, #0]
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685a      	ldr	r2, [r3, #4]
 8000d82:	4613      	mov	r3, r2
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	4413      	add	r3, r2
 8000d88:	3b23      	subs	r3, #35	; 0x23
 8000d8a:	fa00 f203 	lsl.w	r2, r0, r3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	430a      	orrs	r2, r1
 8000d94:	631a      	str	r2, [r3, #48]	; 0x30
 8000d96:	e01b      	b.n	8000dd0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685a      	ldr	r2, [r3, #4]
 8000da2:	4613      	mov	r3, r2
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	4413      	add	r3, r2
 8000da8:	3b41      	subs	r3, #65	; 0x41
 8000daa:	221f      	movs	r2, #31
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	4019      	ands	r1, r3
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	6818      	ldr	r0, [r3, #0]
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685a      	ldr	r2, [r3, #4]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	4413      	add	r3, r2
 8000dc2:	3b41      	subs	r3, #65	; 0x41
 8000dc4:	fa00 f203 	lsl.w	r2, r0, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2b09      	cmp	r3, #9
 8000dd6:	d91c      	bls.n	8000e12 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	68d9      	ldr	r1, [r3, #12]
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	4613      	mov	r3, r2
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	4413      	add	r3, r2
 8000de8:	3b1e      	subs	r3, #30
 8000dea:	2207      	movs	r2, #7
 8000dec:	fa02 f303 	lsl.w	r3, r2, r3
 8000df0:	43db      	mvns	r3, r3
 8000df2:	4019      	ands	r1, r3
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	6898      	ldr	r0, [r3, #8]
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	4613      	mov	r3, r2
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	4413      	add	r3, r2
 8000e02:	3b1e      	subs	r3, #30
 8000e04:	fa00 f203 	lsl.w	r2, r0, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	430a      	orrs	r2, r1
 8000e0e:	60da      	str	r2, [r3, #12]
 8000e10:	e019      	b.n	8000e46 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	6919      	ldr	r1, [r3, #16]
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	4413      	add	r3, r2
 8000e22:	2207      	movs	r2, #7
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	4019      	ands	r1, r3
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	6898      	ldr	r0, [r3, #8]
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	4613      	mov	r3, r2
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	4413      	add	r3, r2
 8000e3a:	fa00 f203 	lsl.w	r2, r0, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	430a      	orrs	r2, r1
 8000e44:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2b10      	cmp	r3, #16
 8000e4c:	d003      	beq.n	8000e56 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000e52:	2b11      	cmp	r3, #17
 8000e54:	d132      	bne.n	8000ebc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a1d      	ldr	r2, [pc, #116]	; (8000ed0 <HAL_ADC_ConfigChannel+0x1e4>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d125      	bne.n	8000eac <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d126      	bne.n	8000ebc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	689a      	ldr	r2, [r3, #8]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000e7c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2b10      	cmp	r3, #16
 8000e84:	d11a      	bne.n	8000ebc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000e86:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <HAL_ADC_ConfigChannel+0x1e8>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a13      	ldr	r2, [pc, #76]	; (8000ed8 <HAL_ADC_ConfigChannel+0x1ec>)
 8000e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e90:	0c9a      	lsrs	r2, r3, #18
 8000e92:	4613      	mov	r3, r2
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	4413      	add	r3, r2
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e9c:	e002      	b.n	8000ea4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d1f9      	bne.n	8000e9e <HAL_ADC_ConfigChannel+0x1b2>
 8000eaa:	e007      	b.n	8000ebc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eb0:	f043 0220 	orr.w	r2, r3, #32
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr
 8000ed0:	40012400 	.word	0x40012400
 8000ed4:	20000000 	.word	0x20000000
 8000ed8:	431bde83 	.word	0x431bde83

08000edc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d127      	bne.n	8000f46 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	689a      	ldr	r2, [r3, #8]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f022 0201 	bic.w	r2, r2, #1
 8000f04:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000f06:	f7ff fe0f 	bl	8000b28 <HAL_GetTick>
 8000f0a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000f0c:	e014      	b.n	8000f38 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000f0e:	f7ff fe0b 	bl	8000b28 <HAL_GetTick>
 8000f12:	4602      	mov	r2, r0
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d90d      	bls.n	8000f38 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f20:	f043 0210 	orr.w	r2, r3, #16
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f2c:	f043 0201 	orr.w	r2, r3, #1
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000f34:	2301      	movs	r3, #1
 8000f36:	e007      	b.n	8000f48 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d0e3      	beq.n	8000f0e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000f46:	2300      	movs	r3, #0
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f60:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f66:	68ba      	ldr	r2, [r7, #8]
 8000f68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f82:	4a04      	ldr	r2, [pc, #16]	; (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	60d3      	str	r3, [r2, #12]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bc80      	pop	{r7}
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f9c:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	f003 0307 	and.w	r3, r3, #7
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	db0b      	blt.n	8000fde <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	f003 021f 	and.w	r2, r3, #31
 8000fcc:	4906      	ldr	r1, [pc, #24]	; (8000fe8 <__NVIC_EnableIRQ+0x34>)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	095b      	lsrs	r3, r3, #5
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr
 8000fe8:	e000e100 	.word	0xe000e100

08000fec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	6039      	str	r1, [r7, #0]
 8000ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	db0a      	blt.n	8001016 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	b2da      	uxtb	r2, r3
 8001004:	490c      	ldr	r1, [pc, #48]	; (8001038 <__NVIC_SetPriority+0x4c>)
 8001006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100a:	0112      	lsls	r2, r2, #4
 800100c:	b2d2      	uxtb	r2, r2
 800100e:	440b      	add	r3, r1
 8001010:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001014:	e00a      	b.n	800102c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	b2da      	uxtb	r2, r3
 800101a:	4908      	ldr	r1, [pc, #32]	; (800103c <__NVIC_SetPriority+0x50>)
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	f003 030f 	and.w	r3, r3, #15
 8001022:	3b04      	subs	r3, #4
 8001024:	0112      	lsls	r2, r2, #4
 8001026:	b2d2      	uxtb	r2, r2
 8001028:	440b      	add	r3, r1
 800102a:	761a      	strb	r2, [r3, #24]
}
 800102c:	bf00      	nop
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	bc80      	pop	{r7}
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	e000e100 	.word	0xe000e100
 800103c:	e000ed00 	.word	0xe000ed00

08001040 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001040:	b480      	push	{r7}
 8001042:	b089      	sub	sp, #36	; 0x24
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f003 0307 	and.w	r3, r3, #7
 8001052:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	f1c3 0307 	rsb	r3, r3, #7
 800105a:	2b04      	cmp	r3, #4
 800105c:	bf28      	it	cs
 800105e:	2304      	movcs	r3, #4
 8001060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	3304      	adds	r3, #4
 8001066:	2b06      	cmp	r3, #6
 8001068:	d902      	bls.n	8001070 <NVIC_EncodePriority+0x30>
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	3b03      	subs	r3, #3
 800106e:	e000      	b.n	8001072 <NVIC_EncodePriority+0x32>
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001074:	f04f 32ff 	mov.w	r2, #4294967295
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	fa02 f303 	lsl.w	r3, r2, r3
 800107e:	43da      	mvns	r2, r3
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	401a      	ands	r2, r3
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001088:	f04f 31ff 	mov.w	r1, #4294967295
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	fa01 f303 	lsl.w	r3, r1, r3
 8001092:	43d9      	mvns	r1, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001098:	4313      	orrs	r3, r2
         );
}
 800109a:	4618      	mov	r0, r3
 800109c:	3724      	adds	r7, #36	; 0x24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr

080010a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff ff4f 	bl	8000f50 <__NVIC_SetPriorityGrouping>
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b086      	sub	sp, #24
 80010be:	af00      	add	r7, sp, #0
 80010c0:	4603      	mov	r3, r0
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010cc:	f7ff ff64 	bl	8000f98 <__NVIC_GetPriorityGrouping>
 80010d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	68b9      	ldr	r1, [r7, #8]
 80010d6:	6978      	ldr	r0, [r7, #20]
 80010d8:	f7ff ffb2 	bl	8001040 <NVIC_EncodePriority>
 80010dc:	4602      	mov	r2, r0
 80010de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e2:	4611      	mov	r1, r2
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff81 	bl	8000fec <__NVIC_SetPriority>
}
 80010ea:	bf00      	nop
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	4603      	mov	r3, r0
 80010fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff ff57 	bl	8000fb4 <__NVIC_EnableIRQ>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001110:	b480      	push	{r7}
 8001112:	b08b      	sub	sp, #44	; 0x2c
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800111e:	2300      	movs	r3, #0
 8001120:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001122:	e127      	b.n	8001374 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001124:	2201      	movs	r2, #1
 8001126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	69fa      	ldr	r2, [r7, #28]
 8001134:	4013      	ands	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	429a      	cmp	r2, r3
 800113e:	f040 8116 	bne.w	800136e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	2b12      	cmp	r3, #18
 8001148:	d034      	beq.n	80011b4 <HAL_GPIO_Init+0xa4>
 800114a:	2b12      	cmp	r3, #18
 800114c:	d80d      	bhi.n	800116a <HAL_GPIO_Init+0x5a>
 800114e:	2b02      	cmp	r3, #2
 8001150:	d02b      	beq.n	80011aa <HAL_GPIO_Init+0x9a>
 8001152:	2b02      	cmp	r3, #2
 8001154:	d804      	bhi.n	8001160 <HAL_GPIO_Init+0x50>
 8001156:	2b00      	cmp	r3, #0
 8001158:	d031      	beq.n	80011be <HAL_GPIO_Init+0xae>
 800115a:	2b01      	cmp	r3, #1
 800115c:	d01c      	beq.n	8001198 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800115e:	e048      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001160:	2b03      	cmp	r3, #3
 8001162:	d043      	beq.n	80011ec <HAL_GPIO_Init+0xdc>
 8001164:	2b11      	cmp	r3, #17
 8001166:	d01b      	beq.n	80011a0 <HAL_GPIO_Init+0x90>
          break;
 8001168:	e043      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800116a:	4a89      	ldr	r2, [pc, #548]	; (8001390 <HAL_GPIO_Init+0x280>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d026      	beq.n	80011be <HAL_GPIO_Init+0xae>
 8001170:	4a87      	ldr	r2, [pc, #540]	; (8001390 <HAL_GPIO_Init+0x280>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d806      	bhi.n	8001184 <HAL_GPIO_Init+0x74>
 8001176:	4a87      	ldr	r2, [pc, #540]	; (8001394 <HAL_GPIO_Init+0x284>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d020      	beq.n	80011be <HAL_GPIO_Init+0xae>
 800117c:	4a86      	ldr	r2, [pc, #536]	; (8001398 <HAL_GPIO_Init+0x288>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d01d      	beq.n	80011be <HAL_GPIO_Init+0xae>
          break;
 8001182:	e036      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001184:	4a85      	ldr	r2, [pc, #532]	; (800139c <HAL_GPIO_Init+0x28c>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d019      	beq.n	80011be <HAL_GPIO_Init+0xae>
 800118a:	4a85      	ldr	r2, [pc, #532]	; (80013a0 <HAL_GPIO_Init+0x290>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d016      	beq.n	80011be <HAL_GPIO_Init+0xae>
 8001190:	4a84      	ldr	r2, [pc, #528]	; (80013a4 <HAL_GPIO_Init+0x294>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d013      	beq.n	80011be <HAL_GPIO_Init+0xae>
          break;
 8001196:	e02c      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	623b      	str	r3, [r7, #32]
          break;
 800119e:	e028      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	3304      	adds	r3, #4
 80011a6:	623b      	str	r3, [r7, #32]
          break;
 80011a8:	e023      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	3308      	adds	r3, #8
 80011b0:	623b      	str	r3, [r7, #32]
          break;
 80011b2:	e01e      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	330c      	adds	r3, #12
 80011ba:	623b      	str	r3, [r7, #32]
          break;
 80011bc:	e019      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d102      	bne.n	80011cc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011c6:	2304      	movs	r3, #4
 80011c8:	623b      	str	r3, [r7, #32]
          break;
 80011ca:	e012      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d105      	bne.n	80011e0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011d4:	2308      	movs	r3, #8
 80011d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	69fa      	ldr	r2, [r7, #28]
 80011dc:	611a      	str	r2, [r3, #16]
          break;
 80011de:	e008      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011e0:	2308      	movs	r3, #8
 80011e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	69fa      	ldr	r2, [r7, #28]
 80011e8:	615a      	str	r2, [r3, #20]
          break;
 80011ea:	e002      	b.n	80011f2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011ec:	2300      	movs	r3, #0
 80011ee:	623b      	str	r3, [r7, #32]
          break;
 80011f0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	2bff      	cmp	r3, #255	; 0xff
 80011f6:	d801      	bhi.n	80011fc <HAL_GPIO_Init+0xec>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	e001      	b.n	8001200 <HAL_GPIO_Init+0xf0>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3304      	adds	r3, #4
 8001200:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	2bff      	cmp	r3, #255	; 0xff
 8001206:	d802      	bhi.n	800120e <HAL_GPIO_Init+0xfe>
 8001208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	e002      	b.n	8001214 <HAL_GPIO_Init+0x104>
 800120e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001210:	3b08      	subs	r3, #8
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	210f      	movs	r1, #15
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	fa01 f303 	lsl.w	r3, r1, r3
 8001222:	43db      	mvns	r3, r3
 8001224:	401a      	ands	r2, r3
 8001226:	6a39      	ldr	r1, [r7, #32]
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	fa01 f303 	lsl.w	r3, r1, r3
 800122e:	431a      	orrs	r2, r3
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123c:	2b00      	cmp	r3, #0
 800123e:	f000 8096 	beq.w	800136e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001242:	4b59      	ldr	r3, [pc, #356]	; (80013a8 <HAL_GPIO_Init+0x298>)
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	4a58      	ldr	r2, [pc, #352]	; (80013a8 <HAL_GPIO_Init+0x298>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6193      	str	r3, [r2, #24]
 800124e:	4b56      	ldr	r3, [pc, #344]	; (80013a8 <HAL_GPIO_Init+0x298>)
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800125a:	4a54      	ldr	r2, [pc, #336]	; (80013ac <HAL_GPIO_Init+0x29c>)
 800125c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125e:	089b      	lsrs	r3, r3, #2
 8001260:	3302      	adds	r3, #2
 8001262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001266:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126a:	f003 0303 	and.w	r3, r3, #3
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	220f      	movs	r2, #15
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	43db      	mvns	r3, r3
 8001278:	68fa      	ldr	r2, [r7, #12]
 800127a:	4013      	ands	r3, r2
 800127c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a4b      	ldr	r2, [pc, #300]	; (80013b0 <HAL_GPIO_Init+0x2a0>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d013      	beq.n	80012ae <HAL_GPIO_Init+0x19e>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a4a      	ldr	r2, [pc, #296]	; (80013b4 <HAL_GPIO_Init+0x2a4>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d00d      	beq.n	80012aa <HAL_GPIO_Init+0x19a>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a49      	ldr	r2, [pc, #292]	; (80013b8 <HAL_GPIO_Init+0x2a8>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d007      	beq.n	80012a6 <HAL_GPIO_Init+0x196>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a48      	ldr	r2, [pc, #288]	; (80013bc <HAL_GPIO_Init+0x2ac>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d101      	bne.n	80012a2 <HAL_GPIO_Init+0x192>
 800129e:	2303      	movs	r3, #3
 80012a0:	e006      	b.n	80012b0 <HAL_GPIO_Init+0x1a0>
 80012a2:	2304      	movs	r3, #4
 80012a4:	e004      	b.n	80012b0 <HAL_GPIO_Init+0x1a0>
 80012a6:	2302      	movs	r3, #2
 80012a8:	e002      	b.n	80012b0 <HAL_GPIO_Init+0x1a0>
 80012aa:	2301      	movs	r3, #1
 80012ac:	e000      	b.n	80012b0 <HAL_GPIO_Init+0x1a0>
 80012ae:	2300      	movs	r3, #0
 80012b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012b2:	f002 0203 	and.w	r2, r2, #3
 80012b6:	0092      	lsls	r2, r2, #2
 80012b8:	4093      	lsls	r3, r2
 80012ba:	68fa      	ldr	r2, [r7, #12]
 80012bc:	4313      	orrs	r3, r2
 80012be:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012c0:	493a      	ldr	r1, [pc, #232]	; (80013ac <HAL_GPIO_Init+0x29c>)
 80012c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c4:	089b      	lsrs	r3, r3, #2
 80012c6:	3302      	adds	r3, #2
 80012c8:	68fa      	ldr	r2, [r7, #12]
 80012ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d006      	beq.n	80012e8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80012da:	4b39      	ldr	r3, [pc, #228]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	4938      	ldr	r1, [pc, #224]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]
 80012e6:	e006      	b.n	80012f6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012e8:	4b35      	ldr	r3, [pc, #212]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	4933      	ldr	r1, [pc, #204]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 80012f2:	4013      	ands	r3, r2
 80012f4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d006      	beq.n	8001310 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001302:	4b2f      	ldr	r3, [pc, #188]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	492e      	ldr	r1, [pc, #184]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	4313      	orrs	r3, r2
 800130c:	604b      	str	r3, [r1, #4]
 800130e:	e006      	b.n	800131e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001310:	4b2b      	ldr	r3, [pc, #172]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 8001312:	685a      	ldr	r2, [r3, #4]
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	43db      	mvns	r3, r3
 8001318:	4929      	ldr	r1, [pc, #164]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 800131a:	4013      	ands	r3, r2
 800131c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d006      	beq.n	8001338 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800132a:	4b25      	ldr	r3, [pc, #148]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 800132c:	689a      	ldr	r2, [r3, #8]
 800132e:	4924      	ldr	r1, [pc, #144]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	4313      	orrs	r3, r2
 8001334:	608b      	str	r3, [r1, #8]
 8001336:	e006      	b.n	8001346 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001338:	4b21      	ldr	r3, [pc, #132]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 800133a:	689a      	ldr	r2, [r3, #8]
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	43db      	mvns	r3, r3
 8001340:	491f      	ldr	r1, [pc, #124]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 8001342:	4013      	ands	r3, r2
 8001344:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d006      	beq.n	8001360 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001352:	4b1b      	ldr	r3, [pc, #108]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 8001354:	68da      	ldr	r2, [r3, #12]
 8001356:	491a      	ldr	r1, [pc, #104]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	4313      	orrs	r3, r2
 800135c:	60cb      	str	r3, [r1, #12]
 800135e:	e006      	b.n	800136e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001360:	4b17      	ldr	r3, [pc, #92]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 8001362:	68da      	ldr	r2, [r3, #12]
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	43db      	mvns	r3, r3
 8001368:	4915      	ldr	r1, [pc, #84]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 800136a:	4013      	ands	r3, r2
 800136c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800136e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001370:	3301      	adds	r3, #1
 8001372:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800137a:	fa22 f303 	lsr.w	r3, r2, r3
 800137e:	2b00      	cmp	r3, #0
 8001380:	f47f aed0 	bne.w	8001124 <HAL_GPIO_Init+0x14>
  }
}
 8001384:	bf00      	nop
 8001386:	372c      	adds	r7, #44	; 0x2c
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	10210000 	.word	0x10210000
 8001394:	10110000 	.word	0x10110000
 8001398:	10120000 	.word	0x10120000
 800139c:	10310000 	.word	0x10310000
 80013a0:	10320000 	.word	0x10320000
 80013a4:	10220000 	.word	0x10220000
 80013a8:	40021000 	.word	0x40021000
 80013ac:	40010000 	.word	0x40010000
 80013b0:	40010800 	.word	0x40010800
 80013b4:	40010c00 	.word	0x40010c00
 80013b8:	40011000 	.word	0x40011000
 80013bc:	40011400 	.word	0x40011400
 80013c0:	40010400 	.word	0x40010400

080013c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e10f      	b.n	80015f6 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d106      	bne.n	80013f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff f9a8 	bl	8000740 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2224      	movs	r2, #36	; 0x24
 80013f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f022 0201 	bic.w	r2, r2, #1
 8001406:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001408:	f001 fbbc 	bl	8002b84 <HAL_RCC_GetPCLK1Freq>
 800140c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	4a7b      	ldr	r2, [pc, #492]	; (8001600 <HAL_I2C_Init+0x23c>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d807      	bhi.n	8001428 <HAL_I2C_Init+0x64>
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	4a7a      	ldr	r2, [pc, #488]	; (8001604 <HAL_I2C_Init+0x240>)
 800141c:	4293      	cmp	r3, r2
 800141e:	bf94      	ite	ls
 8001420:	2301      	movls	r3, #1
 8001422:	2300      	movhi	r3, #0
 8001424:	b2db      	uxtb	r3, r3
 8001426:	e006      	b.n	8001436 <HAL_I2C_Init+0x72>
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	4a77      	ldr	r2, [pc, #476]	; (8001608 <HAL_I2C_Init+0x244>)
 800142c:	4293      	cmp	r3, r2
 800142e:	bf94      	ite	ls
 8001430:	2301      	movls	r3, #1
 8001432:	2300      	movhi	r3, #0
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e0db      	b.n	80015f6 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	4a72      	ldr	r2, [pc, #456]	; (800160c <HAL_I2C_Init+0x248>)
 8001442:	fba2 2303 	umull	r2, r3, r2, r3
 8001446:	0c9b      	lsrs	r3, r3, #18
 8001448:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	68ba      	ldr	r2, [r7, #8]
 800145a:	430a      	orrs	r2, r1
 800145c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6a1b      	ldr	r3, [r3, #32]
 8001464:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	4a64      	ldr	r2, [pc, #400]	; (8001600 <HAL_I2C_Init+0x23c>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d802      	bhi.n	8001478 <HAL_I2C_Init+0xb4>
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	3301      	adds	r3, #1
 8001476:	e009      	b.n	800148c <HAL_I2C_Init+0xc8>
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800147e:	fb02 f303 	mul.w	r3, r2, r3
 8001482:	4a63      	ldr	r2, [pc, #396]	; (8001610 <HAL_I2C_Init+0x24c>)
 8001484:	fba2 2303 	umull	r2, r3, r2, r3
 8001488:	099b      	lsrs	r3, r3, #6
 800148a:	3301      	adds	r3, #1
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	6812      	ldr	r2, [r2, #0]
 8001490:	430b      	orrs	r3, r1
 8001492:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800149e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	4956      	ldr	r1, [pc, #344]	; (8001600 <HAL_I2C_Init+0x23c>)
 80014a8:	428b      	cmp	r3, r1
 80014aa:	d80d      	bhi.n	80014c8 <HAL_I2C_Init+0x104>
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	1e59      	subs	r1, r3, #1
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80014ba:	3301      	adds	r3, #1
 80014bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014c0:	2b04      	cmp	r3, #4
 80014c2:	bf38      	it	cc
 80014c4:	2304      	movcc	r3, #4
 80014c6:	e04f      	b.n	8001568 <HAL_I2C_Init+0x1a4>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d111      	bne.n	80014f4 <HAL_I2C_Init+0x130>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	1e58      	subs	r0, r3, #1
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6859      	ldr	r1, [r3, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	440b      	add	r3, r1
 80014de:	fbb0 f3f3 	udiv	r3, r0, r3
 80014e2:	3301      	adds	r3, #1
 80014e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	bf0c      	ite	eq
 80014ec:	2301      	moveq	r3, #1
 80014ee:	2300      	movne	r3, #0
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	e012      	b.n	800151a <HAL_I2C_Init+0x156>
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	1e58      	subs	r0, r3, #1
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6859      	ldr	r1, [r3, #4]
 80014fc:	460b      	mov	r3, r1
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	440b      	add	r3, r1
 8001502:	0099      	lsls	r1, r3, #2
 8001504:	440b      	add	r3, r1
 8001506:	fbb0 f3f3 	udiv	r3, r0, r3
 800150a:	3301      	adds	r3, #1
 800150c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001510:	2b00      	cmp	r3, #0
 8001512:	bf0c      	ite	eq
 8001514:	2301      	moveq	r3, #1
 8001516:	2300      	movne	r3, #0
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <HAL_I2C_Init+0x15e>
 800151e:	2301      	movs	r3, #1
 8001520:	e022      	b.n	8001568 <HAL_I2C_Init+0x1a4>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d10e      	bne.n	8001548 <HAL_I2C_Init+0x184>
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	1e58      	subs	r0, r3, #1
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6859      	ldr	r1, [r3, #4]
 8001532:	460b      	mov	r3, r1
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	440b      	add	r3, r1
 8001538:	fbb0 f3f3 	udiv	r3, r0, r3
 800153c:	3301      	adds	r3, #1
 800153e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001542:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001546:	e00f      	b.n	8001568 <HAL_I2C_Init+0x1a4>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	1e58      	subs	r0, r3, #1
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6859      	ldr	r1, [r3, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	440b      	add	r3, r1
 8001556:	0099      	lsls	r1, r3, #2
 8001558:	440b      	add	r3, r1
 800155a:	fbb0 f3f3 	udiv	r3, r0, r3
 800155e:	3301      	adds	r3, #1
 8001560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001564:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	6809      	ldr	r1, [r1, #0]
 800156c:	4313      	orrs	r3, r2
 800156e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	69da      	ldr	r2, [r3, #28]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6a1b      	ldr	r3, [r3, #32]
 8001582:	431a      	orrs	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	430a      	orrs	r2, r1
 800158a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001596:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	6911      	ldr	r1, [r2, #16]
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	68d2      	ldr	r2, [r2, #12]
 80015a2:	4311      	orrs	r1, r2
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	6812      	ldr	r2, [r2, #0]
 80015a8:	430b      	orrs	r3, r1
 80015aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	695a      	ldr	r2, [r3, #20]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	431a      	orrs	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	430a      	orrs	r2, r1
 80015c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f042 0201 	orr.w	r2, r2, #1
 80015d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2220      	movs	r2, #32
 80015e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	000186a0 	.word	0x000186a0
 8001604:	001e847f 	.word	0x001e847f
 8001608:	003d08ff 	.word	0x003d08ff
 800160c:	431bde83 	.word	0x431bde83
 8001610:	10624dd3 	.word	0x10624dd3

08001614 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001614:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001616:	b08b      	sub	sp, #44	; 0x2c
 8001618:	af06      	add	r7, sp, #24
 800161a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e0d3      	b.n	80017ce <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b00      	cmp	r3, #0
 8001630:	d106      	bne.n	8001640 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2200      	movs	r2, #0
 8001636:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f004 fffc 	bl	8006638 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2203      	movs	r2, #3
 8001644:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4618      	mov	r0, r3
 800164e:	f002 f9c8 	bl	80039e2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	687e      	ldr	r6, [r7, #4]
 800165a:	466d      	mov	r5, sp
 800165c:	f106 0410 	add.w	r4, r6, #16
 8001660:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001662:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001664:	6823      	ldr	r3, [r4, #0]
 8001666:	602b      	str	r3, [r5, #0]
 8001668:	1d33      	adds	r3, r6, #4
 800166a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800166c:	6838      	ldr	r0, [r7, #0]
 800166e:	f002 f991 	bl	8003994 <USB_CoreInit>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d005      	beq.n	8001684 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2202      	movs	r2, #2
 800167c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e0a4      	b.n	80017ce <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f002 f9c5 	bl	8003a1a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001690:	2300      	movs	r3, #0
 8001692:	73fb      	strb	r3, [r7, #15]
 8001694:	e035      	b.n	8001702 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001696:	7bfb      	ldrb	r3, [r7, #15]
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	015b      	lsls	r3, r3, #5
 800169c:	4413      	add	r3, r2
 800169e:	3329      	adds	r3, #41	; 0x29
 80016a0:	2201      	movs	r2, #1
 80016a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	015b      	lsls	r3, r3, #5
 80016aa:	4413      	add	r3, r2
 80016ac:	3328      	adds	r3, #40	; 0x28
 80016ae:	7bfa      	ldrb	r2, [r7, #15]
 80016b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
 80016b4:	7bfa      	ldrb	r2, [r7, #15]
 80016b6:	b291      	uxth	r1, r2
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	015b      	lsls	r3, r3, #5
 80016bc:	4413      	add	r3, r2
 80016be:	3336      	adds	r3, #54	; 0x36
 80016c0:	460a      	mov	r2, r1
 80016c2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80016c4:	7bfb      	ldrb	r3, [r7, #15]
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	015b      	lsls	r3, r3, #5
 80016ca:	4413      	add	r3, r2
 80016cc:	332b      	adds	r3, #43	; 0x2b
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	015b      	lsls	r3, r3, #5
 80016d8:	4413      	add	r3, r2
 80016da:	3338      	adds	r3, #56	; 0x38
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	015b      	lsls	r3, r3, #5
 80016e6:	4413      	add	r3, r2
 80016e8:	333c      	adds	r3, #60	; 0x3c
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	3302      	adds	r3, #2
 80016f4:	015b      	lsls	r3, r3, #5
 80016f6:	4413      	add	r3, r2
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016fc:	7bfb      	ldrb	r3, [r7, #15]
 80016fe:	3301      	adds	r3, #1
 8001700:	73fb      	strb	r3, [r7, #15]
 8001702:	7bfa      	ldrb	r2, [r7, #15]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	429a      	cmp	r2, r3
 800170a:	d3c4      	bcc.n	8001696 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800170c:	2300      	movs	r3, #0
 800170e:	73fb      	strb	r3, [r7, #15]
 8001710:	e031      	b.n	8001776 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001712:	7bfb      	ldrb	r3, [r7, #15]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	015b      	lsls	r3, r3, #5
 8001718:	4413      	add	r3, r2
 800171a:	f203 1329 	addw	r3, r3, #297	; 0x129
 800171e:	2200      	movs	r2, #0
 8001720:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	015b      	lsls	r3, r3, #5
 8001728:	4413      	add	r3, r2
 800172a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800172e:	7bfa      	ldrb	r2, [r7, #15]
 8001730:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001732:	7bfb      	ldrb	r3, [r7, #15]
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	015b      	lsls	r3, r3, #5
 8001738:	4413      	add	r3, r2
 800173a:	f203 132b 	addw	r3, r3, #299	; 0x12b
 800173e:	2200      	movs	r2, #0
 8001740:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001742:	7bfb      	ldrb	r3, [r7, #15]
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	015b      	lsls	r3, r3, #5
 8001748:	4413      	add	r3, r2
 800174a:	f503 739c 	add.w	r3, r3, #312	; 0x138
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001752:	7bfb      	ldrb	r3, [r7, #15]
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	015b      	lsls	r3, r3, #5
 8001758:	4413      	add	r3, r2
 800175a:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	330a      	adds	r3, #10
 8001768:	015b      	lsls	r3, r3, #5
 800176a:	4413      	add	r3, r2
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001770:	7bfb      	ldrb	r3, [r7, #15]
 8001772:	3301      	adds	r3, #1
 8001774:	73fb      	strb	r3, [r7, #15]
 8001776:	7bfa      	ldrb	r2, [r7, #15]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	429a      	cmp	r2, r3
 800177e:	d3c8      	bcc.n	8001712 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	603b      	str	r3, [r7, #0]
 8001786:	687e      	ldr	r6, [r7, #4]
 8001788:	466d      	mov	r5, sp
 800178a:	f106 0410 	add.w	r4, r6, #16
 800178e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001790:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001792:	6823      	ldr	r3, [r4, #0]
 8001794:	602b      	str	r3, [r5, #0]
 8001796:	1d33      	adds	r3, r6, #4
 8001798:	cb0e      	ldmia	r3, {r1, r2, r3}
 800179a:	6838      	ldr	r0, [r7, #0]
 800179c:	f002 f949 	bl	8003a32 <USB_DevInit>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d005      	beq.n	80017b2 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2202      	movs	r2, #2
 80017aa:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e00d      	b.n	80017ce <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2201      	movs	r2, #1
 80017be:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f003 f987 	bl	8004ada <USB_DevDisconnect>

  return HAL_OK;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080017d6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d101      	bne.n	80017ec <HAL_PCD_Start+0x16>
 80017e8:	2302      	movs	r3, #2
 80017ea:	e016      	b.n	800181a <HAL_PCD_Start+0x44>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2201      	movs	r2, #1
 80017f0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80017f4:	2101      	movs	r1, #1
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f005 f985 	bl	8006b06 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f003 f960 	bl	8004ac6 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f002 f8d2 	bl	80039b4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4618      	mov	r0, r3
 8001830:	f003 f95d 	bl	8004aee <USB_ReadInterrupts>
 8001834:	4603      	mov	r3, r0
 8001836:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800183a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800183e:	d102      	bne.n	8001846 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f000 faf3 	bl	8001e2c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f003 f94f 	bl	8004aee <USB_ReadInterrupts>
 8001850:	4603      	mov	r3, r0
 8001852:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001856:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800185a:	d112      	bne.n	8001882 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001864:	b29a      	uxth	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800186e:	b292      	uxth	r2, r2
 8001870:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f004 ff54 	bl	8006722 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800187a:	2100      	movs	r1, #0
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f000 f8de 	bl	8001a3e <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f003 f931 	bl	8004aee <USB_ReadInterrupts>
 800188c:	4603      	mov	r3, r0
 800188e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001892:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001896:	d10b      	bne.n	80018b0 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80018aa:	b292      	uxth	r2, r2
 80018ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f003 f91a 	bl	8004aee <USB_ReadInterrupts>
 80018ba:	4603      	mov	r3, r0
 80018bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018c4:	d10b      	bne.n	80018de <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80018d8:	b292      	uxth	r2, r2
 80018da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f003 f903 	bl	8004aee <USB_ReadInterrupts>
 80018e8:	4603      	mov	r3, r0
 80018ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018f2:	d126      	bne.n	8001942 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80018fc:	b29a      	uxth	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f022 0204 	bic.w	r2, r2, #4
 8001906:	b292      	uxth	r2, r2
 8001908:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001914:	b29a      	uxth	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f022 0208 	bic.w	r2, r2, #8
 800191e:	b292      	uxth	r2, r2
 8001920:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f004 ff35 	bl	8006794 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001932:	b29a      	uxth	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800193c:	b292      	uxth	r2, r2
 800193e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4618      	mov	r0, r3
 8001948:	f003 f8d1 	bl	8004aee <USB_ReadInterrupts>
 800194c:	4603      	mov	r3, r0
 800194e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001952:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001956:	d13d      	bne.n	80019d4 <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001960:	b29a      	uxth	r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f042 0208 	orr.w	r2, r2, #8
 800196a:	b292      	uxth	r2, r2
 800196c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001978:	b29a      	uxth	r2, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001982:	b292      	uxth	r2, r2
 8001984:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001990:	b29a      	uxth	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f042 0204 	orr.w	r2, r2, #4
 800199a:	b292      	uxth	r2, r2
 800199c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f003 f8a2 	bl	8004aee <USB_ReadInterrupts>
 80019aa:	4603      	mov	r3, r0
 80019ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019b4:	d10b      	bne.n	80019ce <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019be:	b29a      	uxth	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80019c8:	b292      	uxth	r2, r2
 80019ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f004 fec6 	bl	8006760 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4618      	mov	r0, r3
 80019da:	f003 f888 	bl	8004aee <USB_ReadInterrupts>
 80019de:	4603      	mov	r3, r0
 80019e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019e8:	d10e      	bne.n	8001a08 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80019fc:	b292      	uxth	r2, r2
 80019fe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f004 fe7f 	bl	8006706 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f003 f86e 	bl	8004aee <USB_ReadInterrupts>
 8001a12:	4603      	mov	r3, r0
 8001a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a1c:	d10b      	bne.n	8001a36 <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a30:	b292      	uxth	r2, r2
 8001a32:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	460b      	mov	r3, r1
 8001a48:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d101      	bne.n	8001a58 <HAL_PCD_SetAddress+0x1a>
 8001a54:	2302      	movs	r3, #2
 8001a56:	e013      	b.n	8001a80 <HAL_PCD_SetAddress+0x42>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	78fa      	ldrb	r2, [r7, #3]
 8001a64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	4611      	mov	r1, r2
 8001a70:	4618      	mov	r0, r3
 8001a72:	f003 f815 	bl	8004aa0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	4608      	mov	r0, r1
 8001a92:	4611      	mov	r1, r2
 8001a94:	461a      	mov	r2, r3
 8001a96:	4603      	mov	r3, r0
 8001a98:	70fb      	strb	r3, [r7, #3]
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	803b      	strh	r3, [r7, #0]
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001aa6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	da0b      	bge.n	8001ac6 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001aae:	78fb      	ldrb	r3, [r7, #3]
 8001ab0:	f003 0307 	and.w	r3, r3, #7
 8001ab4:	015b      	lsls	r3, r3, #5
 8001ab6:	3328      	adds	r3, #40	; 0x28
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	4413      	add	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	705a      	strb	r2, [r3, #1]
 8001ac4:	e00b      	b.n	8001ade <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ac6:	78fb      	ldrb	r3, [r7, #3]
 8001ac8:	f003 0307 	and.w	r3, r3, #7
 8001acc:	015b      	lsls	r3, r3, #5
 8001ace:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2200      	movs	r2, #0
 8001adc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001ade:	78fb      	ldrb	r3, [r7, #3]
 8001ae0:	f003 0307 	and.w	r3, r3, #7
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001aea:	883a      	ldrh	r2, [r7, #0]
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	78ba      	ldrb	r2, [r7, #2]
 8001af4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	785b      	ldrb	r3, [r3, #1]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d004      	beq.n	8001b08 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001b08:	78bb      	ldrb	r3, [r7, #2]
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d102      	bne.n	8001b14 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2200      	movs	r2, #0
 8001b12:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d101      	bne.n	8001b22 <HAL_PCD_EP_Open+0x9a>
 8001b1e:	2302      	movs	r3, #2
 8001b20:	e00e      	b.n	8001b40 <HAL_PCD_EP_Open+0xb8>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2201      	movs	r2, #1
 8001b26:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	68f9      	ldr	r1, [r7, #12]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f001 ffa3 	bl	8003a7c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8001b3e:	7afb      	ldrb	r3, [r7, #11]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001b54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	da0b      	bge.n	8001b74 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b5c:	78fb      	ldrb	r3, [r7, #3]
 8001b5e:	f003 0307 	and.w	r3, r3, #7
 8001b62:	015b      	lsls	r3, r3, #5
 8001b64:	3328      	adds	r3, #40	; 0x28
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	705a      	strb	r2, [r3, #1]
 8001b72:	e00b      	b.n	8001b8c <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b74:	78fb      	ldrb	r3, [r7, #3]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	015b      	lsls	r3, r3, #5
 8001b7c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	4413      	add	r3, r2
 8001b84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001b8c:	78fb      	ldrb	r3, [r7, #3]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d101      	bne.n	8001ba6 <HAL_PCD_EP_Close+0x5e>
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	e00e      	b.n	8001bc4 <HAL_PCD_EP_Close+0x7c>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68f9      	ldr	r1, [r7, #12]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f002 fa4f 	bl	8004058 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	607a      	str	r2, [r7, #4]
 8001bd6:	603b      	str	r3, [r7, #0]
 8001bd8:	460b      	mov	r3, r1
 8001bda:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001bdc:	7afb      	ldrb	r3, [r7, #11]
 8001bde:	f003 0307 	and.w	r3, r3, #7
 8001be2:	015b      	lsls	r3, r3, #5
 8001be4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001be8:	68fa      	ldr	r2, [r7, #12]
 8001bea:	4413      	add	r3, r2
 8001bec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	2200      	movs	r2, #0
 8001c04:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c06:	7afb      	ldrb	r3, [r7, #11]
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	b2da      	uxtb	r2, r3
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001c12:	7afb      	ldrb	r3, [r7, #11]
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d106      	bne.n	8001c2a <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	6979      	ldr	r1, [r7, #20]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f002 fbae 	bl	8004384 <USB_EPStartXfer>
 8001c28:	e005      	b.n	8001c36 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	6979      	ldr	r1, [r7, #20]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f002 fba7 	bl	8004384 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3718      	adds	r7, #24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001c4c:	78fb      	ldrb	r3, [r7, #3]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	330a      	adds	r3, #10
 8001c56:	015b      	lsls	r3, r3, #5
 8001c58:	4413      	add	r3, r2
 8001c5a:	3304      	adds	r3, #4
 8001c5c:	681b      	ldr	r3, [r3, #0]
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr

08001c68 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	607a      	str	r2, [r7, #4]
 8001c72:	603b      	str	r3, [r7, #0]
 8001c74:	460b      	mov	r3, r1
 8001c76:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c78:	7afb      	ldrb	r3, [r7, #11]
 8001c7a:	f003 0307 	and.w	r3, r3, #7
 8001c7e:	015b      	lsls	r3, r3, #5
 8001c80:	3328      	adds	r3, #40	; 0x28
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	4413      	add	r3, r2
 8001c86:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	683a      	ldr	r2, [r7, #0]
 8001c92:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	2200      	movs	r2, #0
 8001c98:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ca0:	7afb      	ldrb	r3, [r7, #11]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001cac:	7afb      	ldrb	r3, [r7, #11]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d106      	bne.n	8001cc4 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	6979      	ldr	r1, [r7, #20]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f002 fb61 	bl	8004384 <USB_EPStartXfer>
 8001cc2:	e005      	b.n	8001cd0 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6979      	ldr	r1, [r7, #20]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f002 fb5a 	bl	8004384 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b084      	sub	sp, #16
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001ce6:	78fb      	ldrb	r3, [r7, #3]
 8001ce8:	f003 0207 	and.w	r2, r3, #7
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d901      	bls.n	8001cf8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e046      	b.n	8001d86 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001cf8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	da0b      	bge.n	8001d18 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d00:	78fb      	ldrb	r3, [r7, #3]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	015b      	lsls	r3, r3, #5
 8001d08:	3328      	adds	r3, #40	; 0x28
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2201      	movs	r2, #1
 8001d14:	705a      	strb	r2, [r3, #1]
 8001d16:	e009      	b.n	8001d2c <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001d18:	78fb      	ldrb	r3, [r7, #3]
 8001d1a:	015b      	lsls	r3, r3, #5
 8001d1c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	4413      	add	r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d32:	78fb      	ldrb	r3, [r7, #3]
 8001d34:	f003 0307 	and.w	r3, r3, #7
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d101      	bne.n	8001d4c <HAL_PCD_EP_SetStall+0x72>
 8001d48:	2302      	movs	r3, #2
 8001d4a:	e01c      	b.n	8001d86 <HAL_PCD_EP_SetStall+0xac>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68f9      	ldr	r1, [r7, #12]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f002 fdca 	bl	80048f4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001d60:	78fb      	ldrb	r3, [r7, #3]
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d108      	bne.n	8001d7c <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001d74:	4619      	mov	r1, r3
 8001d76:	4610      	mov	r0, r2
 8001d78:	f002 fec8 	bl	8004b0c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b084      	sub	sp, #16
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	460b      	mov	r3, r1
 8001d98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001d9a:	78fb      	ldrb	r3, [r7, #3]
 8001d9c:	f003 020f 	and.w	r2, r3, #15
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d901      	bls.n	8001dac <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e03a      	b.n	8001e22 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001dac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	da0b      	bge.n	8001dcc <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001db4:	78fb      	ldrb	r3, [r7, #3]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	015b      	lsls	r3, r3, #5
 8001dbc:	3328      	adds	r3, #40	; 0x28
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	705a      	strb	r2, [r3, #1]
 8001dca:	e00b      	b.n	8001de4 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001dcc:	78fb      	ldrb	r3, [r7, #3]
 8001dce:	f003 0307 	and.w	r3, r3, #7
 8001dd2:	015b      	lsls	r3, r3, #5
 8001dd4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	4413      	add	r3, r2
 8001ddc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2200      	movs	r2, #0
 8001de2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2200      	movs	r2, #0
 8001de8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001dea:	78fb      	ldrb	r3, [r7, #3]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d101      	bne.n	8001e04 <HAL_PCD_EP_ClrStall+0x76>
 8001e00:	2302      	movs	r3, #2
 8001e02:	e00e      	b.n	8001e22 <HAL_PCD_EP_ClrStall+0x94>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68f9      	ldr	r1, [r7, #12]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f002 fdb0 	bl	8004978 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001e2c:	b590      	push	{r4, r7, lr}
 8001e2e:	b089      	sub	sp, #36	; 0x24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001e34:	e282      	b.n	800233c <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e3e:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001e40:	8afb      	ldrh	r3, [r7, #22]
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	f003 030f 	and.w	r3, r3, #15
 8001e48:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8001e4a:	7d7b      	ldrb	r3, [r7, #21]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	f040 8142 	bne.w	80020d6 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001e52:	8afb      	ldrh	r3, [r7, #22]
 8001e54:	f003 0310 	and.w	r3, r3, #16
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d151      	bne.n	8001f00 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	881b      	ldrh	r3, [r3, #0]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001e68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e6c:	b29c      	uxth	r4, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8001e76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	3328      	adds	r3, #40	; 0x28
 8001e82:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	461a      	mov	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	00db      	lsls	r3, r3, #3
 8001e96:	4413      	add	r3, r2
 8001e98:	3302      	adds	r3, #2
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6812      	ldr	r2, [r2, #0]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ea6:	881b      	ldrh	r3, [r3, #0]
 8001ea8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	695a      	ldr	r2, [r3, #20]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	69db      	ldr	r3, [r3, #28]
 8001eb8:	441a      	add	r2, r3
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f004 fc09 	bl	80066d8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f000 8234 	beq.w	800233c <PCD_EP_ISR_Handler+0x510>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	f040 822f 	bne.w	800233c <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001eea:	b2da      	uxtb	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	b292      	uxth	r2, r2
 8001ef2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001efe:	e21d      	b.n	800233c <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001f06:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	881b      	ldrh	r3, [r3, #0]
 8001f0e:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001f10:	8a7b      	ldrh	r3, [r7, #18]
 8001f12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d033      	beq.n	8001f82 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	461a      	mov	r2, r3
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	4413      	add	r3, r2
 8001f2e:	3306      	adds	r3, #6
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	6812      	ldr	r2, [r2, #0]
 8001f36:	4413      	add	r3, r2
 8001f38:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6818      	ldr	r0, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	f002 fe26 	bl	8004baa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	881b      	ldrh	r3, [r3, #0]
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	b29c      	uxth	r4, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001f76:	b292      	uxth	r2, r2
 8001f78:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f004 fb82 	bl	8006684 <HAL_PCD_SetupStageCallback>
 8001f80:	e1dc      	b.n	800233c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001f82:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f280 81d8 	bge.w	800233c <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	881b      	ldrh	r3, [r3, #0]
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001f98:	4013      	ands	r3, r2
 8001f9a:	b29c      	uxth	r4, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001fa4:	b292      	uxth	r2, r2
 8001fa6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	00db      	lsls	r3, r3, #3
 8001fba:	4413      	add	r3, r2
 8001fbc:	3306      	adds	r3, #6
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001fca:	881b      	ldrh	r3, [r3, #0]
 8001fcc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	69db      	ldr	r3, [r3, #28]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d019      	beq.n	8002010 <PCD_EP_ISR_Handler+0x1e4>
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d015      	beq.n	8002010 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	6959      	ldr	r1, [r3, #20]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	f002 fdd8 	bl	8004baa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	695a      	ldr	r2, [r3, #20]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	69db      	ldr	r3, [r3, #28]
 8002002:	441a      	add	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002008:	2100      	movs	r1, #0
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f004 fb4c 	bl	80066a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	461c      	mov	r4, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800201e:	b29b      	uxth	r3, r3
 8002020:	441c      	add	r4, r3
 8002022:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8002026:	461c      	mov	r4, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d10e      	bne.n	800204e <PCD_EP_ISR_Handler+0x222>
 8002030:	8823      	ldrh	r3, [r4, #0]
 8002032:	b29b      	uxth	r3, r3
 8002034:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002038:	b29b      	uxth	r3, r3
 800203a:	8023      	strh	r3, [r4, #0]
 800203c:	8823      	ldrh	r3, [r4, #0]
 800203e:	b29b      	uxth	r3, r3
 8002040:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002044:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002048:	b29b      	uxth	r3, r3
 800204a:	8023      	strh	r3, [r4, #0]
 800204c:	e02d      	b.n	80020aa <PCD_EP_ISR_Handler+0x27e>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	2b3e      	cmp	r3, #62	; 0x3e
 8002054:	d812      	bhi.n	800207c <PCD_EP_ISR_Handler+0x250>
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	085b      	lsrs	r3, r3, #1
 800205c:	61bb      	str	r3, [r7, #24]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	d002      	beq.n	8002070 <PCD_EP_ISR_Handler+0x244>
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	3301      	adds	r3, #1
 800206e:	61bb      	str	r3, [r7, #24]
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	b29b      	uxth	r3, r3
 8002074:	029b      	lsls	r3, r3, #10
 8002076:	b29b      	uxth	r3, r3
 8002078:	8023      	strh	r3, [r4, #0]
 800207a:	e016      	b.n	80020aa <PCD_EP_ISR_Handler+0x27e>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	095b      	lsrs	r3, r3, #5
 8002082:	61bb      	str	r3, [r7, #24]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	f003 031f 	and.w	r3, r3, #31
 800208c:	2b00      	cmp	r3, #0
 800208e:	d102      	bne.n	8002096 <PCD_EP_ISR_Handler+0x26a>
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	3b01      	subs	r3, #1
 8002094:	61bb      	str	r3, [r7, #24]
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	b29b      	uxth	r3, r3
 800209a:	029b      	lsls	r3, r3, #10
 800209c:	b29b      	uxth	r3, r3
 800209e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80020a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	881b      	ldrh	r3, [r3, #0]
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020ba:	b29c      	uxth	r4, r3
 80020bc:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80020c0:	b29c      	uxth	r4, r3
 80020c2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80020c6:	b29c      	uxth	r4, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4ba2      	ldr	r3, [pc, #648]	; (8002358 <PCD_EP_ISR_Handler+0x52c>)
 80020ce:	4323      	orrs	r3, r4
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	8013      	strh	r3, [r2, #0]
 80020d4:	e132      	b.n	800233c <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	461a      	mov	r2, r3
 80020dc:	7d7b      	ldrb	r3, [r7, #21]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	881b      	ldrh	r3, [r3, #0]
 80020e4:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80020e6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f280 80d1 	bge.w	8002292 <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	461a      	mov	r2, r3
 80020f6:	7d7b      	ldrb	r3, [r7, #21]
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	881b      	ldrh	r3, [r3, #0]
 80020fe:	b29a      	uxth	r2, r3
 8002100:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002104:	4013      	ands	r3, r2
 8002106:	b29c      	uxth	r4, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	461a      	mov	r2, r3
 800210e:	7d7b      	ldrb	r3, [r7, #21]
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	4413      	add	r3, r2
 8002114:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002118:	b292      	uxth	r2, r2
 800211a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800211c:	7d7b      	ldrb	r3, [r7, #21]
 800211e:	015b      	lsls	r3, r3, #5
 8002120:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	4413      	add	r3, r2
 8002128:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	7b1b      	ldrb	r3, [r3, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d121      	bne.n	8002176 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800213a:	b29b      	uxth	r3, r3
 800213c:	461a      	mov	r2, r3
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	4413      	add	r3, r2
 8002146:	3306      	adds	r3, #6
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	6812      	ldr	r2, [r2, #0]
 800214e:	4413      	add	r3, r2
 8002150:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002154:	881b      	ldrh	r3, [r3, #0]
 8002156:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800215a:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 800215c:	8bfb      	ldrh	r3, [r7, #30]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d072      	beq.n	8002248 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6818      	ldr	r0, [r3, #0]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	6959      	ldr	r1, [r3, #20]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	88da      	ldrh	r2, [r3, #6]
 800216e:	8bfb      	ldrh	r3, [r7, #30]
 8002170:	f002 fd1b 	bl	8004baa <USB_ReadPMA>
 8002174:	e068      	b.n	8002248 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	4413      	add	r3, r2
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	b29b      	uxth	r3, r3
 8002188:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d021      	beq.n	80021d4 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002198:	b29b      	uxth	r3, r3
 800219a:	461a      	mov	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	4413      	add	r3, r2
 80021a4:	3302      	adds	r3, #2
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	6812      	ldr	r2, [r2, #0]
 80021ac:	4413      	add	r3, r2
 80021ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021b2:	881b      	ldrh	r3, [r3, #0]
 80021b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021b8:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80021ba:	8bfb      	ldrh	r3, [r7, #30]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d02a      	beq.n	8002216 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6818      	ldr	r0, [r3, #0]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6959      	ldr	r1, [r3, #20]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	891a      	ldrh	r2, [r3, #8]
 80021cc:	8bfb      	ldrh	r3, [r7, #30]
 80021ce:	f002 fcec 	bl	8004baa <USB_ReadPMA>
 80021d2:	e020      	b.n	8002216 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80021dc:	b29b      	uxth	r3, r3
 80021de:	461a      	mov	r2, r3
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	00db      	lsls	r3, r3, #3
 80021e6:	4413      	add	r3, r2
 80021e8:	3306      	adds	r3, #6
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6812      	ldr	r2, [r2, #0]
 80021f0:	4413      	add	r3, r2
 80021f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021f6:	881b      	ldrh	r3, [r3, #0]
 80021f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021fc:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80021fe:	8bfb      	ldrh	r3, [r7, #30]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d008      	beq.n	8002216 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6818      	ldr	r0, [r3, #0]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6959      	ldr	r1, [r3, #20]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	895a      	ldrh	r2, [r3, #10]
 8002210:	8bfb      	ldrh	r3, [r7, #30]
 8002212:	f002 fcca 	bl	8004baa <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	461a      	mov	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	4413      	add	r3, r2
 8002224:	881b      	ldrh	r3, [r3, #0]
 8002226:	b29b      	uxth	r3, r3
 8002228:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800222c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002230:	b29c      	uxth	r4, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	461a      	mov	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	441a      	add	r2, r3
 8002240:	4b46      	ldr	r3, [pc, #280]	; (800235c <PCD_EP_ISR_Handler+0x530>)
 8002242:	4323      	orrs	r3, r4
 8002244:	b29b      	uxth	r3, r3
 8002246:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	69da      	ldr	r2, [r3, #28]
 800224c:	8bfb      	ldrh	r3, [r7, #30]
 800224e:	441a      	add	r2, r3
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	695a      	ldr	r2, [r3, #20]
 8002258:	8bfb      	ldrh	r3, [r7, #30]
 800225a:	441a      	add	r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d004      	beq.n	8002272 <PCD_EP_ISR_Handler+0x446>
 8002268:	8bfa      	ldrh	r2, [r7, #30]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	429a      	cmp	r2, r3
 8002270:	d206      	bcs.n	8002280 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	4619      	mov	r1, r3
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f004 fa15 	bl	80066a8 <HAL_PCD_DataOutStageCallback>
 800227e:	e008      	b.n	8002292 <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	7819      	ldrb	r1, [r3, #0]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	695a      	ldr	r2, [r3, #20]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7ff fc9d 	bl	8001bcc <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002292:	8a7b      	ldrh	r3, [r7, #18]
 8002294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002298:	2b00      	cmp	r3, #0
 800229a:	d04f      	beq.n	800233c <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 800229c:	7d7b      	ldrb	r3, [r7, #21]
 800229e:	015b      	lsls	r3, r3, #5
 80022a0:	3328      	adds	r3, #40	; 0x28
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	4413      	add	r3, r2
 80022a6:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	461a      	mov	r2, r3
 80022ae:	7d7b      	ldrb	r3, [r7, #21]
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	881b      	ldrh	r3, [r3, #0]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80022bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022c0:	b29c      	uxth	r4, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	7d7b      	ldrb	r3, [r7, #21]
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	441a      	add	r2, r3
 80022ce:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80022d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	461a      	mov	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	4413      	add	r3, r2
 80022ee:	3302      	adds	r3, #2
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	6812      	ldr	r2, [r2, #0]
 80022f6:	4413      	add	r3, r2
 80022f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	695a      	ldr	r2, [r3, #20]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	441a      	add	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	699b      	ldr	r3, [r3, #24]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d106      	bne.n	800232a <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	4619      	mov	r1, r3
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f004 f9d8 	bl	80066d8 <HAL_PCD_DataInStageCallback>
 8002328:	e008      	b.n	800233c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	7819      	ldrb	r1, [r3, #0]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	695a      	ldr	r2, [r3, #20]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff fc96 	bl	8001c68 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002344:	b29b      	uxth	r3, r3
 8002346:	b21b      	sxth	r3, r3
 8002348:	2b00      	cmp	r3, #0
 800234a:	f6ff ad74 	blt.w	8001e36 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3724      	adds	r7, #36	; 0x24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd90      	pop	{r4, r7, pc}
 8002358:	ffff8080 	.word	0xffff8080
 800235c:	ffff80c0 	.word	0xffff80c0

08002360 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8002360:	b480      	push	{r7}
 8002362:	b087      	sub	sp, #28
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	607b      	str	r3, [r7, #4]
 800236a:	460b      	mov	r3, r1
 800236c:	817b      	strh	r3, [r7, #10]
 800236e:	4613      	mov	r3, r2
 8002370:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002372:	897b      	ldrh	r3, [r7, #10]
 8002374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002378:	b29b      	uxth	r3, r3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d008      	beq.n	8002390 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800237e:	897b      	ldrh	r3, [r7, #10]
 8002380:	f003 0307 	and.w	r3, r3, #7
 8002384:	015b      	lsls	r3, r3, #5
 8002386:	3328      	adds	r3, #40	; 0x28
 8002388:	68fa      	ldr	r2, [r7, #12]
 800238a:	4413      	add	r3, r2
 800238c:	617b      	str	r3, [r7, #20]
 800238e:	e006      	b.n	800239e <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002390:	897b      	ldrh	r3, [r7, #10]
 8002392:	015b      	lsls	r3, r3, #5
 8002394:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002398:	68fa      	ldr	r2, [r7, #12]
 800239a:	4413      	add	r3, r2
 800239c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800239e:	893b      	ldrh	r3, [r7, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d107      	bne.n	80023b4 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	2200      	movs	r2, #0
 80023a8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	80da      	strh	r2, [r3, #6]
 80023b2:	e00b      	b.n	80023cc <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	2201      	movs	r2, #1
 80023b8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	b29a      	uxth	r2, r3
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	0c1b      	lsrs	r3, r3, #16
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	371c      	adds	r7, #28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e26c      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 8087 	beq.w	8002506 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023f8:	4b92      	ldr	r3, [pc, #584]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 030c 	and.w	r3, r3, #12
 8002400:	2b04      	cmp	r3, #4
 8002402:	d00c      	beq.n	800241e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002404:	4b8f      	ldr	r3, [pc, #572]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f003 030c 	and.w	r3, r3, #12
 800240c:	2b08      	cmp	r3, #8
 800240e:	d112      	bne.n	8002436 <HAL_RCC_OscConfig+0x5e>
 8002410:	4b8c      	ldr	r3, [pc, #560]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002418:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800241c:	d10b      	bne.n	8002436 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800241e:	4b89      	ldr	r3, [pc, #548]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d06c      	beq.n	8002504 <HAL_RCC_OscConfig+0x12c>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d168      	bne.n	8002504 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e246      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800243e:	d106      	bne.n	800244e <HAL_RCC_OscConfig+0x76>
 8002440:	4b80      	ldr	r3, [pc, #512]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a7f      	ldr	r2, [pc, #508]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002446:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800244a:	6013      	str	r3, [r2, #0]
 800244c:	e02e      	b.n	80024ac <HAL_RCC_OscConfig+0xd4>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10c      	bne.n	8002470 <HAL_RCC_OscConfig+0x98>
 8002456:	4b7b      	ldr	r3, [pc, #492]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a7a      	ldr	r2, [pc, #488]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 800245c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	4b78      	ldr	r3, [pc, #480]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a77      	ldr	r2, [pc, #476]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002468:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	e01d      	b.n	80024ac <HAL_RCC_OscConfig+0xd4>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002478:	d10c      	bne.n	8002494 <HAL_RCC_OscConfig+0xbc>
 800247a:	4b72      	ldr	r3, [pc, #456]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a71      	ldr	r2, [pc, #452]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002480:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	4b6f      	ldr	r3, [pc, #444]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a6e      	ldr	r2, [pc, #440]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 800248c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002490:	6013      	str	r3, [r2, #0]
 8002492:	e00b      	b.n	80024ac <HAL_RCC_OscConfig+0xd4>
 8002494:	4b6b      	ldr	r3, [pc, #428]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a6a      	ldr	r2, [pc, #424]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 800249a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	4b68      	ldr	r3, [pc, #416]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a67      	ldr	r2, [pc, #412]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 80024a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d013      	beq.n	80024dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b4:	f7fe fb38 	bl	8000b28 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024bc:	f7fe fb34 	bl	8000b28 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b64      	cmp	r3, #100	; 0x64
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e1fa      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ce:	4b5d      	ldr	r3, [pc, #372]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0f0      	beq.n	80024bc <HAL_RCC_OscConfig+0xe4>
 80024da:	e014      	b.n	8002506 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024dc:	f7fe fb24 	bl	8000b28 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024e2:	e008      	b.n	80024f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024e4:	f7fe fb20 	bl	8000b28 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b64      	cmp	r3, #100	; 0x64
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e1e6      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024f6:	4b53      	ldr	r3, [pc, #332]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1f0      	bne.n	80024e4 <HAL_RCC_OscConfig+0x10c>
 8002502:	e000      	b.n	8002506 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d063      	beq.n	80025da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002512:	4b4c      	ldr	r3, [pc, #304]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 030c 	and.w	r3, r3, #12
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00b      	beq.n	8002536 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800251e:	4b49      	ldr	r3, [pc, #292]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f003 030c 	and.w	r3, r3, #12
 8002526:	2b08      	cmp	r3, #8
 8002528:	d11c      	bne.n	8002564 <HAL_RCC_OscConfig+0x18c>
 800252a:	4b46      	ldr	r3, [pc, #280]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d116      	bne.n	8002564 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002536:	4b43      	ldr	r3, [pc, #268]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d005      	beq.n	800254e <HAL_RCC_OscConfig+0x176>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d001      	beq.n	800254e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e1ba      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254e:	4b3d      	ldr	r3, [pc, #244]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	00db      	lsls	r3, r3, #3
 800255c:	4939      	ldr	r1, [pc, #228]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 800255e:	4313      	orrs	r3, r2
 8002560:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002562:	e03a      	b.n	80025da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d020      	beq.n	80025ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800256c:	4b36      	ldr	r3, [pc, #216]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800256e:	2201      	movs	r2, #1
 8002570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002572:	f7fe fad9 	bl	8000b28 <HAL_GetTick>
 8002576:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800257a:	f7fe fad5 	bl	8000b28 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e19b      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800258c:	4b2d      	ldr	r3, [pc, #180]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0302 	and.w	r3, r3, #2
 8002594:	2b00      	cmp	r3, #0
 8002596:	d0f0      	beq.n	800257a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002598:	4b2a      	ldr	r3, [pc, #168]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	695b      	ldr	r3, [r3, #20]
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	4927      	ldr	r1, [pc, #156]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	600b      	str	r3, [r1, #0]
 80025ac:	e015      	b.n	80025da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ae:	4b26      	ldr	r3, [pc, #152]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b4:	f7fe fab8 	bl	8000b28 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025bc:	f7fe fab4 	bl	8000b28 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e17a      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ce:	4b1d      	ldr	r3, [pc, #116]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1f0      	bne.n	80025bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0308 	and.w	r3, r3, #8
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d03a      	beq.n	800265c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d019      	beq.n	8002622 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025ee:	4b17      	ldr	r3, [pc, #92]	; (800264c <HAL_RCC_OscConfig+0x274>)
 80025f0:	2201      	movs	r2, #1
 80025f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f4:	f7fe fa98 	bl	8000b28 <HAL_GetTick>
 80025f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025fc:	f7fe fa94 	bl	8000b28 <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e15a      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800260e:	4b0d      	ldr	r3, [pc, #52]	; (8002644 <HAL_RCC_OscConfig+0x26c>)
 8002610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d0f0      	beq.n	80025fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800261a:	2001      	movs	r0, #1
 800261c:	f000 fb0a 	bl	8002c34 <RCC_Delay>
 8002620:	e01c      	b.n	800265c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002622:	4b0a      	ldr	r3, [pc, #40]	; (800264c <HAL_RCC_OscConfig+0x274>)
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002628:	f7fe fa7e 	bl	8000b28 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800262e:	e00f      	b.n	8002650 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002630:	f7fe fa7a 	bl	8000b28 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d908      	bls.n	8002650 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e140      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
 8002642:	bf00      	nop
 8002644:	40021000 	.word	0x40021000
 8002648:	42420000 	.word	0x42420000
 800264c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002650:	4b9e      	ldr	r3, [pc, #632]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d1e9      	bne.n	8002630 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0304 	and.w	r3, r3, #4
 8002664:	2b00      	cmp	r3, #0
 8002666:	f000 80a6 	beq.w	80027b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800266a:	2300      	movs	r3, #0
 800266c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800266e:	4b97      	ldr	r3, [pc, #604]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10d      	bne.n	8002696 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800267a:	4b94      	ldr	r3, [pc, #592]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	4a93      	ldr	r2, [pc, #588]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002684:	61d3      	str	r3, [r2, #28]
 8002686:	4b91      	ldr	r3, [pc, #580]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002688:	69db      	ldr	r3, [r3, #28]
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	60bb      	str	r3, [r7, #8]
 8002690:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002692:	2301      	movs	r3, #1
 8002694:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002696:	4b8e      	ldr	r3, [pc, #568]	; (80028d0 <HAL_RCC_OscConfig+0x4f8>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d118      	bne.n	80026d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026a2:	4b8b      	ldr	r3, [pc, #556]	; (80028d0 <HAL_RCC_OscConfig+0x4f8>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a8a      	ldr	r2, [pc, #552]	; (80028d0 <HAL_RCC_OscConfig+0x4f8>)
 80026a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ae:	f7fe fa3b 	bl	8000b28 <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026b6:	f7fe fa37 	bl	8000b28 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b64      	cmp	r3, #100	; 0x64
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e0fd      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c8:	4b81      	ldr	r3, [pc, #516]	; (80028d0 <HAL_RCC_OscConfig+0x4f8>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0f0      	beq.n	80026b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d106      	bne.n	80026ea <HAL_RCC_OscConfig+0x312>
 80026dc:	4b7b      	ldr	r3, [pc, #492]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 80026de:	6a1b      	ldr	r3, [r3, #32]
 80026e0:	4a7a      	ldr	r2, [pc, #488]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 80026e2:	f043 0301 	orr.w	r3, r3, #1
 80026e6:	6213      	str	r3, [r2, #32]
 80026e8:	e02d      	b.n	8002746 <HAL_RCC_OscConfig+0x36e>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d10c      	bne.n	800270c <HAL_RCC_OscConfig+0x334>
 80026f2:	4b76      	ldr	r3, [pc, #472]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 80026f4:	6a1b      	ldr	r3, [r3, #32]
 80026f6:	4a75      	ldr	r2, [pc, #468]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 80026f8:	f023 0301 	bic.w	r3, r3, #1
 80026fc:	6213      	str	r3, [r2, #32]
 80026fe:	4b73      	ldr	r3, [pc, #460]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002700:	6a1b      	ldr	r3, [r3, #32]
 8002702:	4a72      	ldr	r2, [pc, #456]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002704:	f023 0304 	bic.w	r3, r3, #4
 8002708:	6213      	str	r3, [r2, #32]
 800270a:	e01c      	b.n	8002746 <HAL_RCC_OscConfig+0x36e>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	2b05      	cmp	r3, #5
 8002712:	d10c      	bne.n	800272e <HAL_RCC_OscConfig+0x356>
 8002714:	4b6d      	ldr	r3, [pc, #436]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	4a6c      	ldr	r2, [pc, #432]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 800271a:	f043 0304 	orr.w	r3, r3, #4
 800271e:	6213      	str	r3, [r2, #32]
 8002720:	4b6a      	ldr	r3, [pc, #424]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002722:	6a1b      	ldr	r3, [r3, #32]
 8002724:	4a69      	ldr	r2, [pc, #420]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	6213      	str	r3, [r2, #32]
 800272c:	e00b      	b.n	8002746 <HAL_RCC_OscConfig+0x36e>
 800272e:	4b67      	ldr	r3, [pc, #412]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002730:	6a1b      	ldr	r3, [r3, #32]
 8002732:	4a66      	ldr	r2, [pc, #408]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002734:	f023 0301 	bic.w	r3, r3, #1
 8002738:	6213      	str	r3, [r2, #32]
 800273a:	4b64      	ldr	r3, [pc, #400]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	4a63      	ldr	r2, [pc, #396]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002740:	f023 0304 	bic.w	r3, r3, #4
 8002744:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d015      	beq.n	800277a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800274e:	f7fe f9eb 	bl	8000b28 <HAL_GetTick>
 8002752:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002754:	e00a      	b.n	800276c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002756:	f7fe f9e7 	bl	8000b28 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	f241 3288 	movw	r2, #5000	; 0x1388
 8002764:	4293      	cmp	r3, r2
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e0ab      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800276c:	4b57      	ldr	r3, [pc, #348]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 800276e:	6a1b      	ldr	r3, [r3, #32]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0ee      	beq.n	8002756 <HAL_RCC_OscConfig+0x37e>
 8002778:	e014      	b.n	80027a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800277a:	f7fe f9d5 	bl	8000b28 <HAL_GetTick>
 800277e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002780:	e00a      	b.n	8002798 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002782:	f7fe f9d1 	bl	8000b28 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002790:	4293      	cmp	r3, r2
 8002792:	d901      	bls.n	8002798 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e095      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002798:	4b4c      	ldr	r3, [pc, #304]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1ee      	bne.n	8002782 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027a4:	7dfb      	ldrb	r3, [r7, #23]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d105      	bne.n	80027b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027aa:	4b48      	ldr	r3, [pc, #288]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	4a47      	ldr	r2, [pc, #284]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 80027b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	69db      	ldr	r3, [r3, #28]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f000 8081 	beq.w	80028c2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027c0:	4b42      	ldr	r3, [pc, #264]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f003 030c 	and.w	r3, r3, #12
 80027c8:	2b08      	cmp	r3, #8
 80027ca:	d061      	beq.n	8002890 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d146      	bne.n	8002862 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d4:	4b3f      	ldr	r3, [pc, #252]	; (80028d4 <HAL_RCC_OscConfig+0x4fc>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027da:	f7fe f9a5 	bl	8000b28 <HAL_GetTick>
 80027de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027e0:	e008      	b.n	80027f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e2:	f7fe f9a1 	bl	8000b28 <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e067      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027f4:	4b35      	ldr	r3, [pc, #212]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1f0      	bne.n	80027e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a1b      	ldr	r3, [r3, #32]
 8002804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002808:	d108      	bne.n	800281c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800280a:	4b30      	ldr	r3, [pc, #192]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	492d      	ldr	r1, [pc, #180]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002818:	4313      	orrs	r3, r2
 800281a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800281c:	4b2b      	ldr	r3, [pc, #172]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a19      	ldr	r1, [r3, #32]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282c:	430b      	orrs	r3, r1
 800282e:	4927      	ldr	r1, [pc, #156]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002830:	4313      	orrs	r3, r2
 8002832:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002834:	4b27      	ldr	r3, [pc, #156]	; (80028d4 <HAL_RCC_OscConfig+0x4fc>)
 8002836:	2201      	movs	r2, #1
 8002838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283a:	f7fe f975 	bl	8000b28 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002840:	e008      	b.n	8002854 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002842:	f7fe f971 	bl	8000b28 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e037      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002854:	4b1d      	ldr	r3, [pc, #116]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0f0      	beq.n	8002842 <HAL_RCC_OscConfig+0x46a>
 8002860:	e02f      	b.n	80028c2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002862:	4b1c      	ldr	r3, [pc, #112]	; (80028d4 <HAL_RCC_OscConfig+0x4fc>)
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002868:	f7fe f95e 	bl	8000b28 <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002870:	f7fe f95a 	bl	8000b28 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e020      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002882:	4b12      	ldr	r3, [pc, #72]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1f0      	bne.n	8002870 <HAL_RCC_OscConfig+0x498>
 800288e:	e018      	b.n	80028c2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	69db      	ldr	r3, [r3, #28]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d101      	bne.n	800289c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e013      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800289c:	4b0b      	ldr	r3, [pc, #44]	; (80028cc <HAL_RCC_OscConfig+0x4f4>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d106      	bne.n	80028be <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d001      	beq.n	80028c2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e000      	b.n	80028c4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3718      	adds	r7, #24
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40021000 	.word	0x40021000
 80028d0:	40007000 	.word	0x40007000
 80028d4:	42420060 	.word	0x42420060

080028d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d101      	bne.n	80028ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e0d0      	b.n	8002a8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028ec:	4b6a      	ldr	r3, [pc, #424]	; (8002a98 <HAL_RCC_ClockConfig+0x1c0>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d910      	bls.n	800291c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028fa:	4b67      	ldr	r3, [pc, #412]	; (8002a98 <HAL_RCC_ClockConfig+0x1c0>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f023 0207 	bic.w	r2, r3, #7
 8002902:	4965      	ldr	r1, [pc, #404]	; (8002a98 <HAL_RCC_ClockConfig+0x1c0>)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	4313      	orrs	r3, r2
 8002908:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800290a:	4b63      	ldr	r3, [pc, #396]	; (8002a98 <HAL_RCC_ClockConfig+0x1c0>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0307 	and.w	r3, r3, #7
 8002912:	683a      	ldr	r2, [r7, #0]
 8002914:	429a      	cmp	r2, r3
 8002916:	d001      	beq.n	800291c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e0b8      	b.n	8002a8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d020      	beq.n	800296a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0304 	and.w	r3, r3, #4
 8002930:	2b00      	cmp	r3, #0
 8002932:	d005      	beq.n	8002940 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002934:	4b59      	ldr	r3, [pc, #356]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	4a58      	ldr	r2, [pc, #352]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 800293a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800293e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0308 	and.w	r3, r3, #8
 8002948:	2b00      	cmp	r3, #0
 800294a:	d005      	beq.n	8002958 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800294c:	4b53      	ldr	r3, [pc, #332]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	4a52      	ldr	r2, [pc, #328]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 8002952:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002956:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002958:	4b50      	ldr	r3, [pc, #320]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	494d      	ldr	r1, [pc, #308]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 8002966:	4313      	orrs	r3, r2
 8002968:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b00      	cmp	r3, #0
 8002974:	d040      	beq.n	80029f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d107      	bne.n	800298e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800297e:	4b47      	ldr	r3, [pc, #284]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d115      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e07f      	b.n	8002a8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	2b02      	cmp	r3, #2
 8002994:	d107      	bne.n	80029a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002996:	4b41      	ldr	r3, [pc, #260]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d109      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e073      	b.n	8002a8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029a6:	4b3d      	ldr	r3, [pc, #244]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e06b      	b.n	8002a8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029b6:	4b39      	ldr	r3, [pc, #228]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f023 0203 	bic.w	r2, r3, #3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	4936      	ldr	r1, [pc, #216]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029c8:	f7fe f8ae 	bl	8000b28 <HAL_GetTick>
 80029cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ce:	e00a      	b.n	80029e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029d0:	f7fe f8aa 	bl	8000b28 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	f241 3288 	movw	r2, #5000	; 0x1388
 80029de:	4293      	cmp	r3, r2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e053      	b.n	8002a8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e6:	4b2d      	ldr	r3, [pc, #180]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f003 020c 	and.w	r2, r3, #12
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d1eb      	bne.n	80029d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029f8:	4b27      	ldr	r3, [pc, #156]	; (8002a98 <HAL_RCC_ClockConfig+0x1c0>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0307 	and.w	r3, r3, #7
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d210      	bcs.n	8002a28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a06:	4b24      	ldr	r3, [pc, #144]	; (8002a98 <HAL_RCC_ClockConfig+0x1c0>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f023 0207 	bic.w	r2, r3, #7
 8002a0e:	4922      	ldr	r1, [pc, #136]	; (8002a98 <HAL_RCC_ClockConfig+0x1c0>)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a16:	4b20      	ldr	r3, [pc, #128]	; (8002a98 <HAL_RCC_ClockConfig+0x1c0>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0307 	and.w	r3, r3, #7
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d001      	beq.n	8002a28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e032      	b.n	8002a8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0304 	and.w	r3, r3, #4
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d008      	beq.n	8002a46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a34:	4b19      	ldr	r3, [pc, #100]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	4916      	ldr	r1, [pc, #88]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0308 	and.w	r3, r3, #8
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d009      	beq.n	8002a66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a52:	4b12      	ldr	r3, [pc, #72]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	490e      	ldr	r1, [pc, #56]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a66:	f000 f821 	bl	8002aac <HAL_RCC_GetSysClockFreq>
 8002a6a:	4601      	mov	r1, r0
 8002a6c:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <HAL_RCC_ClockConfig+0x1c4>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	091b      	lsrs	r3, r3, #4
 8002a72:	f003 030f 	and.w	r3, r3, #15
 8002a76:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <HAL_RCC_ClockConfig+0x1c8>)
 8002a78:	5cd3      	ldrb	r3, [r2, r3]
 8002a7a:	fa21 f303 	lsr.w	r3, r1, r3
 8002a7e:	4a09      	ldr	r2, [pc, #36]	; (8002aa4 <HAL_RCC_ClockConfig+0x1cc>)
 8002a80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a82:	4b09      	ldr	r3, [pc, #36]	; (8002aa8 <HAL_RCC_ClockConfig+0x1d0>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fd ff36 	bl	80008f8 <HAL_InitTick>

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40022000 	.word	0x40022000
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	08006c40 	.word	0x08006c40
 8002aa4:	20000000 	.word	0x20000000
 8002aa8:	20000004 	.word	0x20000004

08002aac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aac:	b490      	push	{r4, r7}
 8002aae:	b08a      	sub	sp, #40	; 0x28
 8002ab0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002ab2:	4b2a      	ldr	r3, [pc, #168]	; (8002b5c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002ab4:	1d3c      	adds	r4, r7, #4
 8002ab6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ab8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002abc:	4b28      	ldr	r3, [pc, #160]	; (8002b60 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002abe:	881b      	ldrh	r3, [r3, #0]
 8002ac0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61fb      	str	r3, [r7, #28]
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	61bb      	str	r3, [r7, #24]
 8002aca:	2300      	movs	r3, #0
 8002acc:	627b      	str	r3, [r7, #36]	; 0x24
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ad6:	4b23      	ldr	r3, [pc, #140]	; (8002b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	d002      	beq.n	8002aec <HAL_RCC_GetSysClockFreq+0x40>
 8002ae6:	2b08      	cmp	r3, #8
 8002ae8:	d003      	beq.n	8002af2 <HAL_RCC_GetSysClockFreq+0x46>
 8002aea:	e02d      	b.n	8002b48 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002aec:	4b1e      	ldr	r3, [pc, #120]	; (8002b68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002aee:	623b      	str	r3, [r7, #32]
      break;
 8002af0:	e02d      	b.n	8002b4e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	0c9b      	lsrs	r3, r3, #18
 8002af6:	f003 030f 	and.w	r3, r3, #15
 8002afa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002afe:	4413      	add	r3, r2
 8002b00:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002b04:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d013      	beq.n	8002b38 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b10:	4b14      	ldr	r3, [pc, #80]	; (8002b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	0c5b      	lsrs	r3, r3, #17
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b1e:	4413      	add	r3, r2
 8002b20:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002b24:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	4a0f      	ldr	r2, [pc, #60]	; (8002b68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b2a:	fb02 f203 	mul.w	r2, r2, r3
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b34:	627b      	str	r3, [r7, #36]	; 0x24
 8002b36:	e004      	b.n	8002b42 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	4a0c      	ldr	r2, [pc, #48]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b3c:	fb02 f303 	mul.w	r3, r2, r3
 8002b40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b44:	623b      	str	r3, [r7, #32]
      break;
 8002b46:	e002      	b.n	8002b4e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b48:	4b07      	ldr	r3, [pc, #28]	; (8002b68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b4a:	623b      	str	r3, [r7, #32]
      break;
 8002b4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b4e:	6a3b      	ldr	r3, [r7, #32]
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3728      	adds	r7, #40	; 0x28
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bc90      	pop	{r4, r7}
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	08006be4 	.word	0x08006be4
 8002b60:	08006bf4 	.word	0x08006bf4
 8002b64:	40021000 	.word	0x40021000
 8002b68:	007a1200 	.word	0x007a1200
 8002b6c:	003d0900 	.word	0x003d0900

08002b70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b74:	4b02      	ldr	r3, [pc, #8]	; (8002b80 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b76:	681b      	ldr	r3, [r3, #0]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bc80      	pop	{r7}
 8002b7e:	4770      	bx	lr
 8002b80:	20000000 	.word	0x20000000

08002b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b88:	f7ff fff2 	bl	8002b70 <HAL_RCC_GetHCLKFreq>
 8002b8c:	4601      	mov	r1, r0
 8002b8e:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	0a1b      	lsrs	r3, r3, #8
 8002b94:	f003 0307 	and.w	r3, r3, #7
 8002b98:	4a03      	ldr	r2, [pc, #12]	; (8002ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b9a:	5cd3      	ldrb	r3, [r2, r3]
 8002b9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	08006c50 	.word	0x08006c50

08002bac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bb0:	f7ff ffde 	bl	8002b70 <HAL_RCC_GetHCLKFreq>
 8002bb4:	4601      	mov	r1, r0
 8002bb6:	4b05      	ldr	r3, [pc, #20]	; (8002bcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	0adb      	lsrs	r3, r3, #11
 8002bbc:	f003 0307 	and.w	r3, r3, #7
 8002bc0:	4a03      	ldr	r2, [pc, #12]	; (8002bd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bc2:	5cd3      	ldrb	r3, [r2, r3]
 8002bc4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	08006c50 	.word	0x08006c50

08002bd4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	220f      	movs	r2, #15
 8002be2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002be4:	4b11      	ldr	r3, [pc, #68]	; (8002c2c <HAL_RCC_GetClockConfig+0x58>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f003 0203 	and.w	r2, r3, #3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002bf0:	4b0e      	ldr	r3, [pc, #56]	; (8002c2c <HAL_RCC_GetClockConfig+0x58>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002bfc:	4b0b      	ldr	r3, [pc, #44]	; (8002c2c <HAL_RCC_GetClockConfig+0x58>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002c08:	4b08      	ldr	r3, [pc, #32]	; (8002c2c <HAL_RCC_GetClockConfig+0x58>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	08db      	lsrs	r3, r3, #3
 8002c0e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002c16:	4b06      	ldr	r3, [pc, #24]	; (8002c30 <HAL_RCC_GetClockConfig+0x5c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0207 	and.w	r2, r3, #7
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002c22:	bf00      	nop
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	40022000 	.word	0x40022000

08002c34 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c3c:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <RCC_Delay+0x34>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a0a      	ldr	r2, [pc, #40]	; (8002c6c <RCC_Delay+0x38>)
 8002c42:	fba2 2303 	umull	r2, r3, r2, r3
 8002c46:	0a5b      	lsrs	r3, r3, #9
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	fb02 f303 	mul.w	r3, r2, r3
 8002c4e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c50:	bf00      	nop
  }
  while (Delay --);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	1e5a      	subs	r2, r3, #1
 8002c56:	60fa      	str	r2, [r7, #12]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1f9      	bne.n	8002c50 <RCC_Delay+0x1c>
}
 8002c5c:	bf00      	nop
 8002c5e:	3714      	adds	r7, #20
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	20000000 	.word	0x20000000
 8002c6c:	10624dd3 	.word	0x10624dd3

08002c70 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	613b      	str	r3, [r7, #16]
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d07d      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c90:	4b4f      	ldr	r3, [pc, #316]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c92:	69db      	ldr	r3, [r3, #28]
 8002c94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10d      	bne.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c9c:	4b4c      	ldr	r3, [pc, #304]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c9e:	69db      	ldr	r3, [r3, #28]
 8002ca0:	4a4b      	ldr	r2, [pc, #300]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	61d3      	str	r3, [r2, #28]
 8002ca8:	4b49      	ldr	r3, [pc, #292]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb0:	60bb      	str	r3, [r7, #8]
 8002cb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb8:	4b46      	ldr	r3, [pc, #280]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d118      	bne.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cc4:	4b43      	ldr	r3, [pc, #268]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a42      	ldr	r2, [pc, #264]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cd0:	f7fd ff2a 	bl	8000b28 <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd6:	e008      	b.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cd8:	f7fd ff26 	bl	8000b28 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b64      	cmp	r3, #100	; 0x64
 8002ce4:	d901      	bls.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e06d      	b.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cea:	4b3a      	ldr	r3, [pc, #232]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d0f0      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002cf6:	4b36      	ldr	r3, [pc, #216]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf8:	6a1b      	ldr	r3, [r3, #32]
 8002cfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cfe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d02e      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d027      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d14:	4b2e      	ldr	r3, [pc, #184]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d1c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d1e:	4b2e      	ldr	r3, [pc, #184]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d20:	2201      	movs	r2, #1
 8002d22:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d24:	4b2c      	ldr	r3, [pc, #176]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d2a:	4a29      	ldr	r2, [pc, #164]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d014      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d3a:	f7fd fef5 	bl	8000b28 <HAL_GetTick>
 8002d3e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d40:	e00a      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d42:	f7fd fef1 	bl	8000b28 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d901      	bls.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e036      	b.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d58:	4b1d      	ldr	r3, [pc, #116]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d5a:	6a1b      	ldr	r3, [r3, #32]
 8002d5c:	f003 0302 	and.w	r3, r3, #2
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d0ee      	beq.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d64:	4b1a      	ldr	r3, [pc, #104]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	4917      	ldr	r1, [pc, #92]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d76:	7dfb      	ldrb	r3, [r7, #23]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d105      	bne.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d7c:	4b14      	ldr	r3, [pc, #80]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	4a13      	ldr	r2, [pc, #76]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d86:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d008      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d94:	4b0e      	ldr	r3, [pc, #56]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	490b      	ldr	r1, [pc, #44]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0310 	and.w	r3, r3, #16
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d008      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002db2:	4b07      	ldr	r3, [pc, #28]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	4904      	ldr	r1, [pc, #16]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	40007000 	.word	0x40007000
 8002dd8:	42420440 	.word	0x42420440

08002ddc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e01d      	b.n	8002e2a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d106      	bne.n	8002e08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 f815 	bl	8002e32 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3304      	adds	r3, #4
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4610      	mov	r0, r2
 8002e1c:	f000 fa52 	bl	80032c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3708      	adds	r7, #8
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b083      	sub	sp, #12
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr

08002e44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f042 0201 	orr.w	r2, r2, #1
 8002e5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 0307 	and.w	r3, r3, #7
 8002e66:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2b06      	cmp	r3, #6
 8002e6c:	d007      	beq.n	8002e7e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f042 0201 	orr.w	r2, r2, #1
 8002e7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3714      	adds	r7, #20
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr

08002e8a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b082      	sub	sp, #8
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d101      	bne.n	8002e9c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e01d      	b.n	8002ed8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d106      	bne.n	8002eb6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7fd fc83 	bl	80007bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2202      	movs	r2, #2
 8002eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	3304      	adds	r3, #4
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4610      	mov	r0, r2
 8002eca:	f000 f9fb 	bl	80032c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3708      	adds	r7, #8
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d122      	bne.n	8002f3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d11b      	bne.n	8002f3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f06f 0202 	mvn.w	r2, #2
 8002f0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	699b      	ldr	r3, [r3, #24]
 8002f1a:	f003 0303 	and.w	r3, r3, #3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f9b3 	bl	800328e <HAL_TIM_IC_CaptureCallback>
 8002f28:	e005      	b.n	8002f36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f9a6 	bl	800327c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 f9b5 	bl	80032a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	f003 0304 	and.w	r3, r3, #4
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	d122      	bne.n	8002f90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	f003 0304 	and.w	r3, r3, #4
 8002f54:	2b04      	cmp	r3, #4
 8002f56:	d11b      	bne.n	8002f90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f06f 0204 	mvn.w	r2, #4
 8002f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2202      	movs	r2, #2
 8002f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d003      	beq.n	8002f7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f989 	bl	800328e <HAL_TIM_IC_CaptureCallback>
 8002f7c:	e005      	b.n	8002f8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 f97c 	bl	800327c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f000 f98b 	bl	80032a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	f003 0308 	and.w	r3, r3, #8
 8002f9a:	2b08      	cmp	r3, #8
 8002f9c:	d122      	bne.n	8002fe4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	2b08      	cmp	r3, #8
 8002faa:	d11b      	bne.n	8002fe4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f06f 0208 	mvn.w	r2, #8
 8002fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2204      	movs	r2, #4
 8002fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 f95f 	bl	800328e <HAL_TIM_IC_CaptureCallback>
 8002fd0:	e005      	b.n	8002fde <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f952 	bl	800327c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f000 f961 	bl	80032a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	f003 0310 	and.w	r3, r3, #16
 8002fee:	2b10      	cmp	r3, #16
 8002ff0:	d122      	bne.n	8003038 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	f003 0310 	and.w	r3, r3, #16
 8002ffc:	2b10      	cmp	r3, #16
 8002ffe:	d11b      	bne.n	8003038 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f06f 0210 	mvn.w	r2, #16
 8003008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2208      	movs	r2, #8
 800300e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f000 f935 	bl	800328e <HAL_TIM_IC_CaptureCallback>
 8003024:	e005      	b.n	8003032 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 f928 	bl	800327c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f000 f937 	bl	80032a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	2b01      	cmp	r3, #1
 8003044:	d10e      	bne.n	8003064 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	2b01      	cmp	r3, #1
 8003052:	d107      	bne.n	8003064 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f06f 0201 	mvn.w	r2, #1
 800305c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7fd fa94 	bl	800058c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800306e:	2b80      	cmp	r3, #128	; 0x80
 8003070:	d10e      	bne.n	8003090 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800307c:	2b80      	cmp	r3, #128	; 0x80
 800307e:	d107      	bne.n	8003090 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f000 fb51 	bl	8003732 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800309a:	2b40      	cmp	r3, #64	; 0x40
 800309c:	d10e      	bne.n	80030bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030a8:	2b40      	cmp	r3, #64	; 0x40
 80030aa:	d107      	bne.n	80030bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f8fb 	bl	80032b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	f003 0320 	and.w	r3, r3, #32
 80030c6:	2b20      	cmp	r3, #32
 80030c8:	d10e      	bne.n	80030e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	f003 0320 	and.w	r3, r3, #32
 80030d4:	2b20      	cmp	r3, #32
 80030d6:	d107      	bne.n	80030e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f06f 0220 	mvn.w	r2, #32
 80030e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 fb1c 	bl	8003720 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030e8:	bf00      	nop
 80030ea:	3708      	adds	r7, #8
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003106:	2302      	movs	r3, #2
 8003108:	e0b4      	b.n	8003274 <HAL_TIM_PWM_ConfigChannel+0x184>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2202      	movs	r2, #2
 8003116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2b0c      	cmp	r3, #12
 800311e:	f200 809f 	bhi.w	8003260 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003122:	a201      	add	r2, pc, #4	; (adr r2, 8003128 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003128:	0800315d 	.word	0x0800315d
 800312c:	08003261 	.word	0x08003261
 8003130:	08003261 	.word	0x08003261
 8003134:	08003261 	.word	0x08003261
 8003138:	0800319d 	.word	0x0800319d
 800313c:	08003261 	.word	0x08003261
 8003140:	08003261 	.word	0x08003261
 8003144:	08003261 	.word	0x08003261
 8003148:	080031df 	.word	0x080031df
 800314c:	08003261 	.word	0x08003261
 8003150:	08003261 	.word	0x08003261
 8003154:	08003261 	.word	0x08003261
 8003158:	0800321f 	.word	0x0800321f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68b9      	ldr	r1, [r7, #8]
 8003162:	4618      	mov	r0, r3
 8003164:	f000 f910 	bl	8003388 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	699a      	ldr	r2, [r3, #24]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f042 0208 	orr.w	r2, r2, #8
 8003176:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	699a      	ldr	r2, [r3, #24]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f022 0204 	bic.w	r2, r2, #4
 8003186:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6999      	ldr	r1, [r3, #24]
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	691a      	ldr	r2, [r3, #16]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	619a      	str	r2, [r3, #24]
      break;
 800319a:	e062      	b.n	8003262 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68b9      	ldr	r1, [r7, #8]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f000 f956 	bl	8003454 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	699a      	ldr	r2, [r3, #24]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	699a      	ldr	r2, [r3, #24]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6999      	ldr	r1, [r3, #24]
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	021a      	lsls	r2, r3, #8
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	430a      	orrs	r2, r1
 80031da:	619a      	str	r2, [r3, #24]
      break;
 80031dc:	e041      	b.n	8003262 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68b9      	ldr	r1, [r7, #8]
 80031e4:	4618      	mov	r0, r3
 80031e6:	f000 f99f 	bl	8003528 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	69da      	ldr	r2, [r3, #28]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f042 0208 	orr.w	r2, r2, #8
 80031f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	69da      	ldr	r2, [r3, #28]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 0204 	bic.w	r2, r2, #4
 8003208:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	69d9      	ldr	r1, [r3, #28]
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	691a      	ldr	r2, [r3, #16]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	430a      	orrs	r2, r1
 800321a:	61da      	str	r2, [r3, #28]
      break;
 800321c:	e021      	b.n	8003262 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68b9      	ldr	r1, [r7, #8]
 8003224:	4618      	mov	r0, r3
 8003226:	f000 f9e9 	bl	80035fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	69da      	ldr	r2, [r3, #28]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003238:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	69da      	ldr	r2, [r3, #28]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003248:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	69d9      	ldr	r1, [r3, #28]
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	021a      	lsls	r2, r3, #8
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	430a      	orrs	r2, r1
 800325c:	61da      	str	r2, [r3, #28]
      break;
 800325e:	e000      	b.n	8003262 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003260:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3710      	adds	r7, #16
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	bc80      	pop	{r7}
 800328c:	4770      	bx	lr

0800328e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	bc80      	pop	{r7}
 800329e:	4770      	bx	lr

080032a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr

080032b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032b2:	b480      	push	{r7}
 80032b4:	b083      	sub	sp, #12
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032ba:	bf00      	nop
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	bc80      	pop	{r7}
 80032c2:	4770      	bx	lr

080032c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a29      	ldr	r2, [pc, #164]	; (800337c <TIM_Base_SetConfig+0xb8>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d00b      	beq.n	80032f4 <TIM_Base_SetConfig+0x30>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032e2:	d007      	beq.n	80032f4 <TIM_Base_SetConfig+0x30>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a26      	ldr	r2, [pc, #152]	; (8003380 <TIM_Base_SetConfig+0xbc>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d003      	beq.n	80032f4 <TIM_Base_SetConfig+0x30>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a25      	ldr	r2, [pc, #148]	; (8003384 <TIM_Base_SetConfig+0xc0>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d108      	bne.n	8003306 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	4313      	orrs	r3, r2
 8003304:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a1c      	ldr	r2, [pc, #112]	; (800337c <TIM_Base_SetConfig+0xb8>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d00b      	beq.n	8003326 <TIM_Base_SetConfig+0x62>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003314:	d007      	beq.n	8003326 <TIM_Base_SetConfig+0x62>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a19      	ldr	r2, [pc, #100]	; (8003380 <TIM_Base_SetConfig+0xbc>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d003      	beq.n	8003326 <TIM_Base_SetConfig+0x62>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a18      	ldr	r2, [pc, #96]	; (8003384 <TIM_Base_SetConfig+0xc0>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d108      	bne.n	8003338 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800332c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	4313      	orrs	r3, r2
 8003336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	4313      	orrs	r3, r2
 8003344:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a07      	ldr	r2, [pc, #28]	; (800337c <TIM_Base_SetConfig+0xb8>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d103      	bne.n	800336c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	691a      	ldr	r2, [r3, #16]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	615a      	str	r2, [r3, #20]
}
 8003372:	bf00      	nop
 8003374:	3714      	adds	r7, #20
 8003376:	46bd      	mov	sp, r7
 8003378:	bc80      	pop	{r7}
 800337a:	4770      	bx	lr
 800337c:	40012c00 	.word	0x40012c00
 8003380:	40000400 	.word	0x40000400
 8003384:	40000800 	.word	0x40000800

08003388 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003388:	b480      	push	{r7}
 800338a:	b087      	sub	sp, #28
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	f023 0201 	bic.w	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f023 0303 	bic.w	r3, r3, #3
 80033be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	f023 0302 	bic.w	r3, r3, #2
 80033d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	4313      	orrs	r3, r2
 80033da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a1c      	ldr	r2, [pc, #112]	; (8003450 <TIM_OC1_SetConfig+0xc8>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d10c      	bne.n	80033fe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	f023 0308 	bic.w	r3, r3, #8
 80033ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	f023 0304 	bic.w	r3, r3, #4
 80033fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a13      	ldr	r2, [pc, #76]	; (8003450 <TIM_OC1_SetConfig+0xc8>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d111      	bne.n	800342a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800340c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003414:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	4313      	orrs	r3, r2
 800341e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	4313      	orrs	r3, r2
 8003428:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	697a      	ldr	r2, [r7, #20]
 8003442:	621a      	str	r2, [r3, #32]
}
 8003444:	bf00      	nop
 8003446:	371c      	adds	r7, #28
 8003448:	46bd      	mov	sp, r7
 800344a:	bc80      	pop	{r7}
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	40012c00 	.word	0x40012c00

08003454 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003454:	b480      	push	{r7}
 8003456:	b087      	sub	sp, #28
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	f023 0210 	bic.w	r2, r3, #16
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800348a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	021b      	lsls	r3, r3, #8
 8003492:	68fa      	ldr	r2, [r7, #12]
 8003494:	4313      	orrs	r3, r2
 8003496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	f023 0320 	bic.w	r3, r3, #32
 800349e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a1d      	ldr	r2, [pc, #116]	; (8003524 <TIM_OC2_SetConfig+0xd0>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d10d      	bne.n	80034d0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	011b      	lsls	r3, r3, #4
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034ce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a14      	ldr	r2, [pc, #80]	; (8003524 <TIM_OC2_SetConfig+0xd0>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d113      	bne.n	8003500 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80034de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80034e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	695b      	ldr	r3, [r3, #20]
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	693a      	ldr	r2, [r7, #16]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	621a      	str	r2, [r3, #32]
}
 800351a:	bf00      	nop
 800351c:	371c      	adds	r7, #28
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr
 8003524:	40012c00 	.word	0x40012c00

08003528 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003528:	b480      	push	{r7}
 800352a:	b087      	sub	sp, #28
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a1b      	ldr	r3, [r3, #32]
 8003536:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a1b      	ldr	r3, [r3, #32]
 8003542:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	69db      	ldr	r3, [r3, #28]
 800354e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f023 0303 	bic.w	r3, r3, #3
 800355e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	4313      	orrs	r3, r2
 8003568:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003570:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	021b      	lsls	r3, r3, #8
 8003578:	697a      	ldr	r2, [r7, #20]
 800357a:	4313      	orrs	r3, r2
 800357c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a1d      	ldr	r2, [pc, #116]	; (80035f8 <TIM_OC3_SetConfig+0xd0>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d10d      	bne.n	80035a2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800358c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	021b      	lsls	r3, r3, #8
 8003594:	697a      	ldr	r2, [r7, #20]
 8003596:	4313      	orrs	r3, r2
 8003598:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a14      	ldr	r2, [pc, #80]	; (80035f8 <TIM_OC3_SetConfig+0xd0>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d113      	bne.n	80035d2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	011b      	lsls	r3, r3, #4
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	011b      	lsls	r3, r3, #4
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	621a      	str	r2, [r3, #32]
}
 80035ec:	bf00      	nop
 80035ee:	371c      	adds	r7, #28
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bc80      	pop	{r7}
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	40012c00 	.word	0x40012c00

080035fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800362a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	021b      	lsls	r3, r3, #8
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	4313      	orrs	r3, r2
 800363e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003646:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	031b      	lsls	r3, r3, #12
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	4313      	orrs	r3, r2
 8003652:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a0f      	ldr	r2, [pc, #60]	; (8003694 <TIM_OC4_SetConfig+0x98>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d109      	bne.n	8003670 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003662:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	019b      	lsls	r3, r3, #6
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	4313      	orrs	r3, r2
 800366e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685a      	ldr	r2, [r3, #4]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	693a      	ldr	r2, [r7, #16]
 8003688:	621a      	str	r2, [r3, #32]
}
 800368a:	bf00      	nop
 800368c:	371c      	adds	r7, #28
 800368e:	46bd      	mov	sp, r7
 8003690:	bc80      	pop	{r7}
 8003692:	4770      	bx	lr
 8003694:	40012c00 	.word	0x40012c00

08003698 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d101      	bne.n	80036b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80036ac:	2302      	movs	r3, #2
 80036ae:	e032      	b.n	8003716 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68fa      	ldr	r2, [r7, #12]
 80036de:	4313      	orrs	r3, r2
 80036e0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036e8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68ba      	ldr	r2, [r7, #8]
 8003702:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr

08003720 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	bc80      	pop	{r7}
 8003730:	4770      	bx	lr

08003732 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003732:	b480      	push	{r7}
 8003734:	b083      	sub	sp, #12
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	bc80      	pop	{r7}
 8003742:	4770      	bx	lr

08003744 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e03f      	b.n	80037d6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d106      	bne.n	8003770 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f7fd f878 	bl	8000860 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2224      	movs	r2, #36	; 0x24
 8003774:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003786:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 f829 	bl	80037e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	691a      	ldr	r2, [r3, #16]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800379c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	695a      	ldr	r2, [r3, #20]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68da      	ldr	r2, [r3, #12]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2220      	movs	r2, #32
 80037c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2220      	movs	r2, #32
 80037d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
	...

080037e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	68da      	ldr	r2, [r3, #12]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689a      	ldr	r2, [r3, #8]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	431a      	orrs	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	4313      	orrs	r3, r2
 800380e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800381a:	f023 030c 	bic.w	r3, r3, #12
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	6812      	ldr	r2, [r2, #0]
 8003822:	68f9      	ldr	r1, [r7, #12]
 8003824:	430b      	orrs	r3, r1
 8003826:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	699a      	ldr	r2, [r3, #24]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a52      	ldr	r2, [pc, #328]	; (800398c <UART_SetConfig+0x1ac>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d14e      	bne.n	80038e6 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003848:	f7ff f9b0 	bl	8002bac <HAL_RCC_GetPCLK2Freq>
 800384c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	4613      	mov	r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	4413      	add	r3, r2
 8003856:	009a      	lsls	r2, r3, #2
 8003858:	441a      	add	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	fbb2 f3f3 	udiv	r3, r2, r3
 8003864:	4a4a      	ldr	r2, [pc, #296]	; (8003990 <UART_SetConfig+0x1b0>)
 8003866:	fba2 2303 	umull	r2, r3, r2, r3
 800386a:	095b      	lsrs	r3, r3, #5
 800386c:	0119      	lsls	r1, r3, #4
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	4613      	mov	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4413      	add	r3, r2
 8003876:	009a      	lsls	r2, r3, #2
 8003878:	441a      	add	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	fbb2 f2f3 	udiv	r2, r2, r3
 8003884:	4b42      	ldr	r3, [pc, #264]	; (8003990 <UART_SetConfig+0x1b0>)
 8003886:	fba3 0302 	umull	r0, r3, r3, r2
 800388a:	095b      	lsrs	r3, r3, #5
 800388c:	2064      	movs	r0, #100	; 0x64
 800388e:	fb00 f303 	mul.w	r3, r0, r3
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	3332      	adds	r3, #50	; 0x32
 8003898:	4a3d      	ldr	r2, [pc, #244]	; (8003990 <UART_SetConfig+0x1b0>)
 800389a:	fba2 2303 	umull	r2, r3, r2, r3
 800389e:	095b      	lsrs	r3, r3, #5
 80038a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038a4:	4419      	add	r1, r3
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	4613      	mov	r3, r2
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	4413      	add	r3, r2
 80038ae:	009a      	lsls	r2, r3, #2
 80038b0:	441a      	add	r2, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80038bc:	4b34      	ldr	r3, [pc, #208]	; (8003990 <UART_SetConfig+0x1b0>)
 80038be:	fba3 0302 	umull	r0, r3, r3, r2
 80038c2:	095b      	lsrs	r3, r3, #5
 80038c4:	2064      	movs	r0, #100	; 0x64
 80038c6:	fb00 f303 	mul.w	r3, r0, r3
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	3332      	adds	r3, #50	; 0x32
 80038d0:	4a2f      	ldr	r2, [pc, #188]	; (8003990 <UART_SetConfig+0x1b0>)
 80038d2:	fba2 2303 	umull	r2, r3, r2, r3
 80038d6:	095b      	lsrs	r3, r3, #5
 80038d8:	f003 020f 	and.w	r2, r3, #15
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	440a      	add	r2, r1
 80038e2:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80038e4:	e04d      	b.n	8003982 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80038e6:	f7ff f94d 	bl	8002b84 <HAL_RCC_GetPCLK1Freq>
 80038ea:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	4613      	mov	r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	4413      	add	r3, r2
 80038f4:	009a      	lsls	r2, r3, #2
 80038f6:	441a      	add	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003902:	4a23      	ldr	r2, [pc, #140]	; (8003990 <UART_SetConfig+0x1b0>)
 8003904:	fba2 2303 	umull	r2, r3, r2, r3
 8003908:	095b      	lsrs	r3, r3, #5
 800390a:	0119      	lsls	r1, r3, #4
 800390c:	68ba      	ldr	r2, [r7, #8]
 800390e:	4613      	mov	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	4413      	add	r3, r2
 8003914:	009a      	lsls	r2, r3, #2
 8003916:	441a      	add	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003922:	4b1b      	ldr	r3, [pc, #108]	; (8003990 <UART_SetConfig+0x1b0>)
 8003924:	fba3 0302 	umull	r0, r3, r3, r2
 8003928:	095b      	lsrs	r3, r3, #5
 800392a:	2064      	movs	r0, #100	; 0x64
 800392c:	fb00 f303 	mul.w	r3, r0, r3
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	3332      	adds	r3, #50	; 0x32
 8003936:	4a16      	ldr	r2, [pc, #88]	; (8003990 <UART_SetConfig+0x1b0>)
 8003938:	fba2 2303 	umull	r2, r3, r2, r3
 800393c:	095b      	lsrs	r3, r3, #5
 800393e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003942:	4419      	add	r1, r3
 8003944:	68ba      	ldr	r2, [r7, #8]
 8003946:	4613      	mov	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4413      	add	r3, r2
 800394c:	009a      	lsls	r2, r3, #2
 800394e:	441a      	add	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	fbb2 f2f3 	udiv	r2, r2, r3
 800395a:	4b0d      	ldr	r3, [pc, #52]	; (8003990 <UART_SetConfig+0x1b0>)
 800395c:	fba3 0302 	umull	r0, r3, r3, r2
 8003960:	095b      	lsrs	r3, r3, #5
 8003962:	2064      	movs	r0, #100	; 0x64
 8003964:	fb00 f303 	mul.w	r3, r0, r3
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	011b      	lsls	r3, r3, #4
 800396c:	3332      	adds	r3, #50	; 0x32
 800396e:	4a08      	ldr	r2, [pc, #32]	; (8003990 <UART_SetConfig+0x1b0>)
 8003970:	fba2 2303 	umull	r2, r3, r2, r3
 8003974:	095b      	lsrs	r3, r3, #5
 8003976:	f003 020f 	and.w	r2, r3, #15
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	440a      	add	r2, r1
 8003980:	609a      	str	r2, [r3, #8]
}
 8003982:	bf00      	nop
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	40013800 	.word	0x40013800
 8003990:	51eb851f 	.word	0x51eb851f

08003994 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003994:	b084      	sub	sp, #16
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
 800399e:	f107 0014 	add.w	r0, r7, #20
 80039a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bc80      	pop	{r7}
 80039b0:	b004      	add	sp, #16
 80039b2:	4770      	bx	lr

080039b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80039bc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80039c0:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	89fb      	ldrh	r3, [r7, #14]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	bc80      	pop	{r7}
 80039e0:	4770      	bx	lr

080039e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b085      	sub	sp, #20
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80039ea:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80039ee:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	b21a      	sxth	r2, r3
 80039fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80039fe:	43db      	mvns	r3, r3
 8003a00:	b21b      	sxth	r3, r3
 8003a02:	4013      	ands	r3, r2
 8003a04:	b21b      	sxth	r3, r3
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr

08003a1a <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b083      	sub	sp, #12
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
 8003a22:	460b      	mov	r3, r1
 8003a24:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bc80      	pop	{r7}
 8003a30:	4770      	bx	lr

08003a32 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003a32:	b084      	sub	sp, #16
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	f107 0014 	add.w	r0, r7, #20
 8003a40:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f7ff ffa5 	bl	80039b4 <USB_EnableGlobalInt>

  return HAL_OK;
 8003a6a:	2300      	movs	r3, #0
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3708      	adds	r7, #8
 8003a70:	46bd      	mov	sp, r7
 8003a72:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003a76:	b004      	add	sp, #16
 8003a78:	4770      	bx	lr
	...

08003a7c <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003a7c:	b490      	push	{r4, r7}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003a86:	2300      	movs	r3, #0
 8003a88:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	4413      	add	r3, r2
 8003a94:	881b      	ldrh	r3, [r3, #0]
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003a9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aa0:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	78db      	ldrb	r3, [r3, #3]
 8003aa6:	2b03      	cmp	r3, #3
 8003aa8:	d819      	bhi.n	8003ade <USB_ActivateEndpoint+0x62>
 8003aaa:	a201      	add	r2, pc, #4	; (adr r2, 8003ab0 <USB_ActivateEndpoint+0x34>)
 8003aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab0:	08003ac1 	.word	0x08003ac1
 8003ab4:	08003ad5 	.word	0x08003ad5
 8003ab8:	08003ae5 	.word	0x08003ae5
 8003abc:	08003acb 	.word	0x08003acb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003ac0:	89bb      	ldrh	r3, [r7, #12]
 8003ac2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ac6:	81bb      	strh	r3, [r7, #12]
      break;
 8003ac8:	e00d      	b.n	8003ae6 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003aca:	89bb      	ldrh	r3, [r7, #12]
 8003acc:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003ad0:	81bb      	strh	r3, [r7, #12]
      break;
 8003ad2:	e008      	b.n	8003ae6 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003ad4:	89bb      	ldrh	r3, [r7, #12]
 8003ad6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ada:	81bb      	strh	r3, [r7, #12]
      break;
 8003adc:	e003      	b.n	8003ae6 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ae2:	e000      	b.n	8003ae6 <USB_ActivateEndpoint+0x6a>
      break;
 8003ae4:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	441a      	add	r2, r3
 8003af0:	89bb      	ldrh	r3, [r7, #12]
 8003af2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003af6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003afa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003afe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4413      	add	r3, r2
 8003b10:	881b      	ldrh	r3, [r3, #0]
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b1c:	b29a      	uxth	r2, r3
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	4313      	orrs	r3, r2
 8003b26:	b29c      	uxth	r4, r3
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	441a      	add	r2, r3
 8003b32:	4b8a      	ldr	r3, [pc, #552]	; (8003d5c <USB_ActivateEndpoint+0x2e0>)
 8003b34:	4323      	orrs	r3, r4
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	7b1b      	ldrb	r3, [r3, #12]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f040 8112 	bne.w	8003d68 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	785b      	ldrb	r3, [r3, #1]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d067      	beq.n	8003c1c <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003b4c:	687c      	ldr	r4, [r7, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	441c      	add	r4, r3
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	011b      	lsls	r3, r3, #4
 8003b5e:	4423      	add	r3, r4
 8003b60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b64:	461c      	mov	r4, r3
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	88db      	ldrh	r3, [r3, #6]
 8003b6a:	085b      	lsrs	r3, r3, #1
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	005b      	lsls	r3, r3, #1
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4413      	add	r3, r2
 8003b7e:	881b      	ldrh	r3, [r3, #0]
 8003b80:	b29c      	uxth	r4, r3
 8003b82:	4623      	mov	r3, r4
 8003b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d014      	beq.n	8003bb6 <USB_ActivateEndpoint+0x13a>
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	4413      	add	r3, r2
 8003b96:	881b      	ldrh	r3, [r3, #0]
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ba2:	b29c      	uxth	r4, r3
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	441a      	add	r2, r3
 8003bae:	4b6c      	ldr	r3, [pc, #432]	; (8003d60 <USB_ActivateEndpoint+0x2e4>)
 8003bb0:	4323      	orrs	r3, r4
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	78db      	ldrb	r3, [r3, #3]
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d018      	beq.n	8003bf0 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4413      	add	r3, r2
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bd4:	b29c      	uxth	r4, r3
 8003bd6:	f084 0320 	eor.w	r3, r4, #32
 8003bda:	b29c      	uxth	r4, r3
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	441a      	add	r2, r3
 8003be6:	4b5d      	ldr	r3, [pc, #372]	; (8003d5c <USB_ActivateEndpoint+0x2e0>)
 8003be8:	4323      	orrs	r3, r4
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	8013      	strh	r3, [r2, #0]
 8003bee:	e22b      	b.n	8004048 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	881b      	ldrh	r3, [r3, #0]
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c06:	b29c      	uxth	r4, r3
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	441a      	add	r2, r3
 8003c12:	4b52      	ldr	r3, [pc, #328]	; (8003d5c <USB_ActivateEndpoint+0x2e0>)
 8003c14:	4323      	orrs	r3, r4
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	8013      	strh	r3, [r2, #0]
 8003c1a:	e215      	b.n	8004048 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003c1c:	687c      	ldr	r4, [r7, #4]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	441c      	add	r4, r3
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	011b      	lsls	r3, r3, #4
 8003c2e:	4423      	add	r3, r4
 8003c30:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003c34:	461c      	mov	r4, r3
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	88db      	ldrh	r3, [r3, #6]
 8003c3a:	085b      	lsrs	r3, r3, #1
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	005b      	lsls	r3, r3, #1
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003c44:	687c      	ldr	r4, [r7, #4]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	441c      	add	r4, r3
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	011b      	lsls	r3, r3, #4
 8003c56:	4423      	add	r3, r4
 8003c58:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003c5c:	461c      	mov	r4, r3
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10e      	bne.n	8003c84 <USB_ActivateEndpoint+0x208>
 8003c66:	8823      	ldrh	r3, [r4, #0]
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	8023      	strh	r3, [r4, #0]
 8003c72:	8823      	ldrh	r3, [r4, #0]
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	8023      	strh	r3, [r4, #0]
 8003c82:	e02d      	b.n	8003ce0 <USB_ActivateEndpoint+0x264>
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	2b3e      	cmp	r3, #62	; 0x3e
 8003c8a:	d812      	bhi.n	8003cb2 <USB_ActivateEndpoint+0x236>
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	085b      	lsrs	r3, r3, #1
 8003c92:	60bb      	str	r3, [r7, #8]
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d002      	beq.n	8003ca6 <USB_ActivateEndpoint+0x22a>
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	029b      	lsls	r3, r3, #10
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	8023      	strh	r3, [r4, #0]
 8003cb0:	e016      	b.n	8003ce0 <USB_ActivateEndpoint+0x264>
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	095b      	lsrs	r3, r3, #5
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	f003 031f 	and.w	r3, r3, #31
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d102      	bne.n	8003ccc <USB_ActivateEndpoint+0x250>
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	60bb      	str	r3, [r7, #8]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	029b      	lsls	r3, r3, #10
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	4413      	add	r3, r2
 8003cea:	881b      	ldrh	r3, [r3, #0]
 8003cec:	b29c      	uxth	r4, r3
 8003cee:	4623      	mov	r3, r4
 8003cf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d014      	beq.n	8003d22 <USB_ActivateEndpoint+0x2a6>
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	4413      	add	r3, r2
 8003d02:	881b      	ldrh	r3, [r3, #0]
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d0e:	b29c      	uxth	r4, r3
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	441a      	add	r2, r3
 8003d1a:	4b12      	ldr	r3, [pc, #72]	; (8003d64 <USB_ActivateEndpoint+0x2e8>)
 8003d1c:	4323      	orrs	r3, r4
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	4413      	add	r3, r2
 8003d2c:	881b      	ldrh	r3, [r3, #0]
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d38:	b29c      	uxth	r4, r3
 8003d3a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003d3e:	b29c      	uxth	r4, r3
 8003d40:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003d44:	b29c      	uxth	r4, r3
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	441a      	add	r2, r3
 8003d50:	4b02      	ldr	r3, [pc, #8]	; (8003d5c <USB_ActivateEndpoint+0x2e0>)
 8003d52:	4323      	orrs	r3, r4
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	8013      	strh	r3, [r2, #0]
 8003d58:	e176      	b.n	8004048 <USB_ActivateEndpoint+0x5cc>
 8003d5a:	bf00      	nop
 8003d5c:	ffff8080 	.word	0xffff8080
 8003d60:	ffff80c0 	.word	0xffff80c0
 8003d64:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4413      	add	r3, r2
 8003d72:	881b      	ldrh	r3, [r3, #0]
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d7e:	b29c      	uxth	r4, r3
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	441a      	add	r2, r3
 8003d8a:	4b96      	ldr	r3, [pc, #600]	; (8003fe4 <USB_ActivateEndpoint+0x568>)
 8003d8c:	4323      	orrs	r3, r4
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003d92:	687c      	ldr	r4, [r7, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	441c      	add	r4, r3
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	011b      	lsls	r3, r3, #4
 8003da4:	4423      	add	r3, r4
 8003da6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003daa:	461c      	mov	r4, r3
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	891b      	ldrh	r3, [r3, #8]
 8003db0:	085b      	lsrs	r3, r3, #1
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	8023      	strh	r3, [r4, #0]
 8003dba:	687c      	ldr	r4, [r7, #4]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	441c      	add	r4, r3
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	011b      	lsls	r3, r3, #4
 8003dcc:	4423      	add	r3, r4
 8003dce:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003dd2:	461c      	mov	r4, r3
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	895b      	ldrh	r3, [r3, #10]
 8003dd8:	085b      	lsrs	r3, r3, #1
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	005b      	lsls	r3, r3, #1
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	785b      	ldrb	r3, [r3, #1]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f040 8088 	bne.w	8003efc <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	4413      	add	r3, r2
 8003df6:	881b      	ldrh	r3, [r3, #0]
 8003df8:	b29c      	uxth	r4, r3
 8003dfa:	4623      	mov	r3, r4
 8003dfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d014      	beq.n	8003e2e <USB_ActivateEndpoint+0x3b2>
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	4413      	add	r3, r2
 8003e0e:	881b      	ldrh	r3, [r3, #0]
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e1a:	b29c      	uxth	r4, r3
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	441a      	add	r2, r3
 8003e26:	4b70      	ldr	r3, [pc, #448]	; (8003fe8 <USB_ActivateEndpoint+0x56c>)
 8003e28:	4323      	orrs	r3, r4
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	4413      	add	r3, r2
 8003e38:	881b      	ldrh	r3, [r3, #0]
 8003e3a:	b29c      	uxth	r4, r3
 8003e3c:	4623      	mov	r3, r4
 8003e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d014      	beq.n	8003e70 <USB_ActivateEndpoint+0x3f4>
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	4413      	add	r3, r2
 8003e50:	881b      	ldrh	r3, [r3, #0]
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e5c:	b29c      	uxth	r4, r3
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	441a      	add	r2, r3
 8003e68:	4b60      	ldr	r3, [pc, #384]	; (8003fec <USB_ActivateEndpoint+0x570>)
 8003e6a:	4323      	orrs	r3, r4
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	881b      	ldrh	r3, [r3, #0]
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e86:	b29c      	uxth	r4, r3
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	441a      	add	r2, r3
 8003e92:	4b56      	ldr	r3, [pc, #344]	; (8003fec <USB_ActivateEndpoint+0x570>)
 8003e94:	4323      	orrs	r3, r4
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003eac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eb0:	b29c      	uxth	r4, r3
 8003eb2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003eb6:	b29c      	uxth	r4, r3
 8003eb8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003ebc:	b29c      	uxth	r4, r3
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	441a      	add	r2, r3
 8003ec8:	4b49      	ldr	r3, [pc, #292]	; (8003ff0 <USB_ActivateEndpoint+0x574>)
 8003eca:	4323      	orrs	r3, r4
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	4413      	add	r3, r2
 8003eda:	881b      	ldrh	r3, [r3, #0]
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ee2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ee6:	b29c      	uxth	r4, r3
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	441a      	add	r2, r3
 8003ef2:	4b3f      	ldr	r3, [pc, #252]	; (8003ff0 <USB_ActivateEndpoint+0x574>)
 8003ef4:	4323      	orrs	r3, r4
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	8013      	strh	r3, [r2, #0]
 8003efa:	e0a5      	b.n	8004048 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	4413      	add	r3, r2
 8003f06:	881b      	ldrh	r3, [r3, #0]
 8003f08:	b29c      	uxth	r4, r3
 8003f0a:	4623      	mov	r3, r4
 8003f0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d014      	beq.n	8003f3e <USB_ActivateEndpoint+0x4c2>
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	4413      	add	r3, r2
 8003f1e:	881b      	ldrh	r3, [r3, #0]
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f2a:	b29c      	uxth	r4, r3
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	441a      	add	r2, r3
 8003f36:	4b2c      	ldr	r3, [pc, #176]	; (8003fe8 <USB_ActivateEndpoint+0x56c>)
 8003f38:	4323      	orrs	r3, r4
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	4413      	add	r3, r2
 8003f48:	881b      	ldrh	r3, [r3, #0]
 8003f4a:	b29c      	uxth	r4, r3
 8003f4c:	4623      	mov	r3, r4
 8003f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d014      	beq.n	8003f80 <USB_ActivateEndpoint+0x504>
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4413      	add	r3, r2
 8003f60:	881b      	ldrh	r3, [r3, #0]
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f6c:	b29c      	uxth	r4, r3
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	441a      	add	r2, r3
 8003f78:	4b1c      	ldr	r3, [pc, #112]	; (8003fec <USB_ActivateEndpoint+0x570>)
 8003f7a:	4323      	orrs	r3, r4
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	4413      	add	r3, r2
 8003f8a:	881b      	ldrh	r3, [r3, #0]
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f96:	b29c      	uxth	r4, r3
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	441a      	add	r2, r3
 8003fa2:	4b11      	ldr	r3, [pc, #68]	; (8003fe8 <USB_ActivateEndpoint+0x56c>)
 8003fa4:	4323      	orrs	r3, r4
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	78db      	ldrb	r3, [r3, #3]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d020      	beq.n	8003ff4 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	4413      	add	r3, r2
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fc8:	b29c      	uxth	r4, r3
 8003fca:	f084 0320 	eor.w	r3, r4, #32
 8003fce:	b29c      	uxth	r4, r3
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	441a      	add	r2, r3
 8003fda:	4b05      	ldr	r3, [pc, #20]	; (8003ff0 <USB_ActivateEndpoint+0x574>)
 8003fdc:	4323      	orrs	r3, r4
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	8013      	strh	r3, [r2, #0]
 8003fe2:	e01c      	b.n	800401e <USB_ActivateEndpoint+0x5a2>
 8003fe4:	ffff8180 	.word	0xffff8180
 8003fe8:	ffffc080 	.word	0xffffc080
 8003fec:	ffff80c0 	.word	0xffff80c0
 8003ff0:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	4413      	add	r3, r2
 8003ffe:	881b      	ldrh	r3, [r3, #0]
 8004000:	b29b      	uxth	r3, r3
 8004002:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004006:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800400a:	b29c      	uxth	r4, r3
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	441a      	add	r2, r3
 8004016:	4b0f      	ldr	r3, [pc, #60]	; (8004054 <USB_ActivateEndpoint+0x5d8>)
 8004018:	4323      	orrs	r3, r4
 800401a:	b29b      	uxth	r3, r3
 800401c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	4413      	add	r3, r2
 8004028:	881b      	ldrh	r3, [r3, #0]
 800402a:	b29b      	uxth	r3, r3
 800402c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004030:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004034:	b29c      	uxth	r4, r3
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	441a      	add	r2, r3
 8004040:	4b04      	ldr	r3, [pc, #16]	; (8004054 <USB_ActivateEndpoint+0x5d8>)
 8004042:	4323      	orrs	r3, r4
 8004044:	b29b      	uxth	r3, r3
 8004046:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8004048:	7bfb      	ldrb	r3, [r7, #15]
}
 800404a:	4618      	mov	r0, r3
 800404c:	3710      	adds	r7, #16
 800404e:	46bd      	mov	sp, r7
 8004050:	bc90      	pop	{r4, r7}
 8004052:	4770      	bx	lr
 8004054:	ffff8080 	.word	0xffff8080

08004058 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004058:	b490      	push	{r4, r7}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	7b1b      	ldrb	r3, [r3, #12]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d171      	bne.n	800414e <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	785b      	ldrb	r3, [r3, #1]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d036      	beq.n	80040e0 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	4413      	add	r3, r2
 800407c:	881b      	ldrh	r3, [r3, #0]
 800407e:	b29c      	uxth	r4, r3
 8004080:	4623      	mov	r3, r4
 8004082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004086:	2b00      	cmp	r3, #0
 8004088:	d014      	beq.n	80040b4 <USB_DeactivateEndpoint+0x5c>
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	4413      	add	r3, r2
 8004094:	881b      	ldrh	r3, [r3, #0]
 8004096:	b29b      	uxth	r3, r3
 8004098:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800409c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040a0:	b29c      	uxth	r4, r3
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	441a      	add	r2, r3
 80040ac:	4b6b      	ldr	r3, [pc, #428]	; (800425c <USB_DeactivateEndpoint+0x204>)
 80040ae:	4323      	orrs	r3, r4
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4413      	add	r3, r2
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040ca:	b29c      	uxth	r4, r3
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	441a      	add	r2, r3
 80040d6:	4b62      	ldr	r3, [pc, #392]	; (8004260 <USB_DeactivateEndpoint+0x208>)
 80040d8:	4323      	orrs	r3, r4
 80040da:	b29b      	uxth	r3, r3
 80040dc:	8013      	strh	r3, [r2, #0]
 80040de:	e144      	b.n	800436a <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4413      	add	r3, r2
 80040ea:	881b      	ldrh	r3, [r3, #0]
 80040ec:	b29c      	uxth	r4, r3
 80040ee:	4623      	mov	r3, r4
 80040f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d014      	beq.n	8004122 <USB_DeactivateEndpoint+0xca>
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	4413      	add	r3, r2
 8004102:	881b      	ldrh	r3, [r3, #0]
 8004104:	b29b      	uxth	r3, r3
 8004106:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800410a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800410e:	b29c      	uxth	r4, r3
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	441a      	add	r2, r3
 800411a:	4b52      	ldr	r3, [pc, #328]	; (8004264 <USB_DeactivateEndpoint+0x20c>)
 800411c:	4323      	orrs	r3, r4
 800411e:	b29b      	uxth	r3, r3
 8004120:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	4413      	add	r3, r2
 800412c:	881b      	ldrh	r3, [r3, #0]
 800412e:	b29b      	uxth	r3, r3
 8004130:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004134:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004138:	b29c      	uxth	r4, r3
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	441a      	add	r2, r3
 8004144:	4b46      	ldr	r3, [pc, #280]	; (8004260 <USB_DeactivateEndpoint+0x208>)
 8004146:	4323      	orrs	r3, r4
 8004148:	b29b      	uxth	r3, r3
 800414a:	8013      	strh	r3, [r2, #0]
 800414c:	e10d      	b.n	800436a <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	785b      	ldrb	r3, [r3, #1]
 8004152:	2b00      	cmp	r3, #0
 8004154:	f040 8088 	bne.w	8004268 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4413      	add	r3, r2
 8004162:	881b      	ldrh	r3, [r3, #0]
 8004164:	b29c      	uxth	r4, r3
 8004166:	4623      	mov	r3, r4
 8004168:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d014      	beq.n	800419a <USB_DeactivateEndpoint+0x142>
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	4413      	add	r3, r2
 800417a:	881b      	ldrh	r3, [r3, #0]
 800417c:	b29b      	uxth	r3, r3
 800417e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004186:	b29c      	uxth	r4, r3
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	441a      	add	r2, r3
 8004192:	4b34      	ldr	r3, [pc, #208]	; (8004264 <USB_DeactivateEndpoint+0x20c>)
 8004194:	4323      	orrs	r3, r4
 8004196:	b29b      	uxth	r3, r3
 8004198:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4413      	add	r3, r2
 80041a4:	881b      	ldrh	r3, [r3, #0]
 80041a6:	b29c      	uxth	r4, r3
 80041a8:	4623      	mov	r3, r4
 80041aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d014      	beq.n	80041dc <USB_DeactivateEndpoint+0x184>
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	4413      	add	r3, r2
 80041bc:	881b      	ldrh	r3, [r3, #0]
 80041be:	b29b      	uxth	r3, r3
 80041c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041c8:	b29c      	uxth	r4, r3
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	441a      	add	r2, r3
 80041d4:	4b21      	ldr	r3, [pc, #132]	; (800425c <USB_DeactivateEndpoint+0x204>)
 80041d6:	4323      	orrs	r3, r4
 80041d8:	b29b      	uxth	r3, r3
 80041da:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4413      	add	r3, r2
 80041e6:	881b      	ldrh	r3, [r3, #0]
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041f2:	b29c      	uxth	r4, r3
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	441a      	add	r2, r3
 80041fe:	4b17      	ldr	r3, [pc, #92]	; (800425c <USB_DeactivateEndpoint+0x204>)
 8004200:	4323      	orrs	r3, r4
 8004202:	b29b      	uxth	r3, r3
 8004204:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	4413      	add	r3, r2
 8004210:	881b      	ldrh	r3, [r3, #0]
 8004212:	b29b      	uxth	r3, r3
 8004214:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004218:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800421c:	b29c      	uxth	r4, r3
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	441a      	add	r2, r3
 8004228:	4b0d      	ldr	r3, [pc, #52]	; (8004260 <USB_DeactivateEndpoint+0x208>)
 800422a:	4323      	orrs	r3, r4
 800422c:	b29b      	uxth	r3, r3
 800422e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4413      	add	r3, r2
 800423a:	881b      	ldrh	r3, [r3, #0]
 800423c:	b29b      	uxth	r3, r3
 800423e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004242:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004246:	b29c      	uxth	r4, r3
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	781b      	ldrb	r3, [r3, #0]
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	441a      	add	r2, r3
 8004252:	4b03      	ldr	r3, [pc, #12]	; (8004260 <USB_DeactivateEndpoint+0x208>)
 8004254:	4323      	orrs	r3, r4
 8004256:	b29b      	uxth	r3, r3
 8004258:	8013      	strh	r3, [r2, #0]
 800425a:	e086      	b.n	800436a <USB_DeactivateEndpoint+0x312>
 800425c:	ffff80c0 	.word	0xffff80c0
 8004260:	ffff8080 	.word	0xffff8080
 8004264:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4413      	add	r3, r2
 8004272:	881b      	ldrh	r3, [r3, #0]
 8004274:	b29c      	uxth	r4, r3
 8004276:	4623      	mov	r3, r4
 8004278:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d014      	beq.n	80042aa <USB_DeactivateEndpoint+0x252>
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	4413      	add	r3, r2
 800428a:	881b      	ldrh	r3, [r3, #0]
 800428c:	b29b      	uxth	r3, r3
 800428e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004296:	b29c      	uxth	r4, r3
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	441a      	add	r2, r3
 80042a2:	4b35      	ldr	r3, [pc, #212]	; (8004378 <USB_DeactivateEndpoint+0x320>)
 80042a4:	4323      	orrs	r3, r4
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	4413      	add	r3, r2
 80042b4:	881b      	ldrh	r3, [r3, #0]
 80042b6:	b29c      	uxth	r4, r3
 80042b8:	4623      	mov	r3, r4
 80042ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d014      	beq.n	80042ec <USB_DeactivateEndpoint+0x294>
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	4413      	add	r3, r2
 80042cc:	881b      	ldrh	r3, [r3, #0]
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042d8:	b29c      	uxth	r4, r3
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	441a      	add	r2, r3
 80042e4:	4b25      	ldr	r3, [pc, #148]	; (800437c <USB_DeactivateEndpoint+0x324>)
 80042e6:	4323      	orrs	r3, r4
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4413      	add	r3, r2
 80042f6:	881b      	ldrh	r3, [r3, #0]
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004302:	b29c      	uxth	r4, r3
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	441a      	add	r2, r3
 800430e:	4b1a      	ldr	r3, [pc, #104]	; (8004378 <USB_DeactivateEndpoint+0x320>)
 8004310:	4323      	orrs	r3, r4
 8004312:	b29b      	uxth	r3, r3
 8004314:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	4413      	add	r3, r2
 8004320:	881b      	ldrh	r3, [r3, #0]
 8004322:	b29b      	uxth	r3, r3
 8004324:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800432c:	b29c      	uxth	r4, r3
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	441a      	add	r2, r3
 8004338:	4b11      	ldr	r3, [pc, #68]	; (8004380 <USB_DeactivateEndpoint+0x328>)
 800433a:	4323      	orrs	r3, r4
 800433c:	b29b      	uxth	r3, r3
 800433e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4413      	add	r3, r2
 800434a:	881b      	ldrh	r3, [r3, #0]
 800434c:	b29b      	uxth	r3, r3
 800434e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004356:	b29c      	uxth	r4, r3
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	441a      	add	r2, r3
 8004362:	4b07      	ldr	r3, [pc, #28]	; (8004380 <USB_DeactivateEndpoint+0x328>)
 8004364:	4323      	orrs	r3, r4
 8004366:	b29b      	uxth	r3, r3
 8004368:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3708      	adds	r7, #8
 8004370:	46bd      	mov	sp, r7
 8004372:	bc90      	pop	{r4, r7}
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	ffffc080 	.word	0xffffc080
 800437c:	ffff80c0 	.word	0xffff80c0
 8004380:	ffff8080 	.word	0xffff8080

08004384 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004384:	b590      	push	{r4, r7, lr}
 8004386:	b08d      	sub	sp, #52	; 0x34
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	785b      	ldrb	r3, [r3, #1]
 8004392:	2b01      	cmp	r3, #1
 8004394:	f040 8160 	bne.w	8004658 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	699a      	ldr	r2, [r3, #24]
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d909      	bls.n	80043b8 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	699a      	ldr	r2, [r3, #24]
 80043ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b0:	1ad2      	subs	r2, r2, r3
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	619a      	str	r2, [r3, #24]
 80043b6:	e005      	b.n	80043c4 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	2200      	movs	r2, #0
 80043c2:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	7b1b      	ldrb	r3, [r3, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d119      	bne.n	8004400 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	6959      	ldr	r1, [r3, #20]
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	88da      	ldrh	r2, [r3, #6]
 80043d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 fba2 	bl	8004b22 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80043de:	687c      	ldr	r4, [r7, #4]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	441c      	add	r4, r3
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	011b      	lsls	r3, r3, #4
 80043f0:	4423      	add	r3, r4
 80043f2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80043f6:	461c      	mov	r4, r3
 80043f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	8023      	strh	r3, [r4, #0]
 80043fe:	e10f      	b.n	8004620 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	b29b      	uxth	r3, r3
 800440e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004412:	2b00      	cmp	r3, #0
 8004414:	d065      	beq.n	80044e2 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004416:	687c      	ldr	r4, [r7, #4]
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	785b      	ldrb	r3, [r3, #1]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d148      	bne.n	80044b2 <USB_EPStartXfer+0x12e>
 8004420:	687c      	ldr	r4, [r7, #4]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004428:	b29b      	uxth	r3, r3
 800442a:	441c      	add	r4, r3
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	011b      	lsls	r3, r3, #4
 8004432:	4423      	add	r3, r4
 8004434:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004438:	461c      	mov	r4, r3
 800443a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10e      	bne.n	800445e <USB_EPStartXfer+0xda>
 8004440:	8823      	ldrh	r3, [r4, #0]
 8004442:	b29b      	uxth	r3, r3
 8004444:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004448:	b29b      	uxth	r3, r3
 800444a:	8023      	strh	r3, [r4, #0]
 800444c:	8823      	ldrh	r3, [r4, #0]
 800444e:	b29b      	uxth	r3, r3
 8004450:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004454:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004458:	b29b      	uxth	r3, r3
 800445a:	8023      	strh	r3, [r4, #0]
 800445c:	e03d      	b.n	80044da <USB_EPStartXfer+0x156>
 800445e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004460:	2b3e      	cmp	r3, #62	; 0x3e
 8004462:	d810      	bhi.n	8004486 <USB_EPStartXfer+0x102>
 8004464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004466:	085b      	lsrs	r3, r3, #1
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
 800446a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800446c:	f003 0301 	and.w	r3, r3, #1
 8004470:	2b00      	cmp	r3, #0
 8004472:	d002      	beq.n	800447a <USB_EPStartXfer+0xf6>
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	3301      	adds	r3, #1
 8004478:	627b      	str	r3, [r7, #36]	; 0x24
 800447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447c:	b29b      	uxth	r3, r3
 800447e:	029b      	lsls	r3, r3, #10
 8004480:	b29b      	uxth	r3, r3
 8004482:	8023      	strh	r3, [r4, #0]
 8004484:	e029      	b.n	80044da <USB_EPStartXfer+0x156>
 8004486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004488:	095b      	lsrs	r3, r3, #5
 800448a:	627b      	str	r3, [r7, #36]	; 0x24
 800448c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800448e:	f003 031f 	and.w	r3, r3, #31
 8004492:	2b00      	cmp	r3, #0
 8004494:	d102      	bne.n	800449c <USB_EPStartXfer+0x118>
 8004496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004498:	3b01      	subs	r3, #1
 800449a:	627b      	str	r3, [r7, #36]	; 0x24
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	b29b      	uxth	r3, r3
 80044a0:	029b      	lsls	r3, r3, #10
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80044a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	8023      	strh	r3, [r4, #0]
 80044b0:	e013      	b.n	80044da <USB_EPStartXfer+0x156>
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	785b      	ldrb	r3, [r3, #1]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d10f      	bne.n	80044da <USB_EPStartXfer+0x156>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	441c      	add	r4, r3
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	011b      	lsls	r3, r3, #4
 80044ca:	4423      	add	r3, r4
 80044cc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80044d0:	60fb      	str	r3, [r7, #12]
 80044d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	895b      	ldrh	r3, [r3, #10]
 80044de:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80044e0:	e063      	b.n	80045aa <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	785b      	ldrb	r3, [r3, #1]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d148      	bne.n	800457c <USB_EPStartXfer+0x1f8>
 80044ea:	687c      	ldr	r4, [r7, #4]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	441c      	add	r4, r3
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	011b      	lsls	r3, r3, #4
 80044fc:	4423      	add	r3, r4
 80044fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004502:	461c      	mov	r4, r3
 8004504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10e      	bne.n	8004528 <USB_EPStartXfer+0x1a4>
 800450a:	8823      	ldrh	r3, [r4, #0]
 800450c:	b29b      	uxth	r3, r3
 800450e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004512:	b29b      	uxth	r3, r3
 8004514:	8023      	strh	r3, [r4, #0]
 8004516:	8823      	ldrh	r3, [r4, #0]
 8004518:	b29b      	uxth	r3, r3
 800451a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800451e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004522:	b29b      	uxth	r3, r3
 8004524:	8023      	strh	r3, [r4, #0]
 8004526:	e03d      	b.n	80045a4 <USB_EPStartXfer+0x220>
 8004528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800452a:	2b3e      	cmp	r3, #62	; 0x3e
 800452c:	d810      	bhi.n	8004550 <USB_EPStartXfer+0x1cc>
 800452e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004530:	085b      	lsrs	r3, r3, #1
 8004532:	623b      	str	r3, [r7, #32]
 8004534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b00      	cmp	r3, #0
 800453c:	d002      	beq.n	8004544 <USB_EPStartXfer+0x1c0>
 800453e:	6a3b      	ldr	r3, [r7, #32]
 8004540:	3301      	adds	r3, #1
 8004542:	623b      	str	r3, [r7, #32]
 8004544:	6a3b      	ldr	r3, [r7, #32]
 8004546:	b29b      	uxth	r3, r3
 8004548:	029b      	lsls	r3, r3, #10
 800454a:	b29b      	uxth	r3, r3
 800454c:	8023      	strh	r3, [r4, #0]
 800454e:	e029      	b.n	80045a4 <USB_EPStartXfer+0x220>
 8004550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004552:	095b      	lsrs	r3, r3, #5
 8004554:	623b      	str	r3, [r7, #32]
 8004556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004558:	f003 031f 	and.w	r3, r3, #31
 800455c:	2b00      	cmp	r3, #0
 800455e:	d102      	bne.n	8004566 <USB_EPStartXfer+0x1e2>
 8004560:	6a3b      	ldr	r3, [r7, #32]
 8004562:	3b01      	subs	r3, #1
 8004564:	623b      	str	r3, [r7, #32]
 8004566:	6a3b      	ldr	r3, [r7, #32]
 8004568:	b29b      	uxth	r3, r3
 800456a:	029b      	lsls	r3, r3, #10
 800456c:	b29b      	uxth	r3, r3
 800456e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004572:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004576:	b29b      	uxth	r3, r3
 8004578:	8023      	strh	r3, [r4, #0]
 800457a:	e013      	b.n	80045a4 <USB_EPStartXfer+0x220>
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	785b      	ldrb	r3, [r3, #1]
 8004580:	2b01      	cmp	r3, #1
 8004582:	d10f      	bne.n	80045a4 <USB_EPStartXfer+0x220>
 8004584:	687c      	ldr	r4, [r7, #4]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800458c:	b29b      	uxth	r3, r3
 800458e:	441c      	add	r4, r3
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	011b      	lsls	r3, r3, #4
 8004596:	4423      	add	r3, r4
 8004598:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800459c:	461c      	mov	r4, r3
 800459e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	891b      	ldrh	r3, [r3, #8]
 80045a8:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	6959      	ldr	r1, [r3, #20]
 80045ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f000 fab4 	bl	8004b22 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	785b      	ldrb	r3, [r3, #1]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d115      	bne.n	80045ee <USB_EPStartXfer+0x26a>
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	4413      	add	r3, r2
 80045cc:	881b      	ldrh	r3, [r3, #0]
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045d8:	b29c      	uxth	r4, r3
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	441a      	add	r2, r3
 80045e4:	4b9a      	ldr	r3, [pc, #616]	; (8004850 <USB_EPStartXfer+0x4cc>)
 80045e6:	4323      	orrs	r3, r4
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	8013      	strh	r3, [r2, #0]
 80045ec:	e018      	b.n	8004620 <USB_EPStartXfer+0x29c>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	785b      	ldrb	r3, [r3, #1]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d114      	bne.n	8004620 <USB_EPStartXfer+0x29c>
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	4413      	add	r3, r2
 8004600:	881b      	ldrh	r3, [r3, #0]
 8004602:	b29b      	uxth	r3, r3
 8004604:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004608:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800460c:	b29c      	uxth	r4, r3
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	441a      	add	r2, r3
 8004618:	4b8e      	ldr	r3, [pc, #568]	; (8004854 <USB_EPStartXfer+0x4d0>)
 800461a:	4323      	orrs	r3, r4
 800461c:	b29b      	uxth	r3, r3
 800461e:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	4413      	add	r3, r2
 800462a:	881b      	ldrh	r3, [r3, #0]
 800462c:	b29b      	uxth	r3, r3
 800462e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004632:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004636:	b29c      	uxth	r4, r3
 8004638:	f084 0310 	eor.w	r3, r4, #16
 800463c:	b29c      	uxth	r4, r3
 800463e:	f084 0320 	eor.w	r3, r4, #32
 8004642:	b29c      	uxth	r4, r3
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	441a      	add	r2, r3
 800464e:	4b82      	ldr	r3, [pc, #520]	; (8004858 <USB_EPStartXfer+0x4d4>)
 8004650:	4323      	orrs	r3, r4
 8004652:	b29b      	uxth	r3, r3
 8004654:	8013      	strh	r3, [r2, #0]
 8004656:	e146      	b.n	80048e6 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	699a      	ldr	r2, [r3, #24]
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	429a      	cmp	r2, r3
 8004662:	d909      	bls.n	8004678 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	691b      	ldr	r3, [r3, #16]
 8004668:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	699a      	ldr	r2, [r3, #24]
 800466e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004670:	1ad2      	subs	r2, r2, r3
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	619a      	str	r2, [r3, #24]
 8004676:	e005      	b.n	8004684 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2200      	movs	r2, #0
 8004682:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	7b1b      	ldrb	r3, [r3, #12]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d148      	bne.n	800471e <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800468c:	687c      	ldr	r4, [r7, #4]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004694:	b29b      	uxth	r3, r3
 8004696:	441c      	add	r4, r3
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	011b      	lsls	r3, r3, #4
 800469e:	4423      	add	r3, r4
 80046a0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80046a4:	461c      	mov	r4, r3
 80046a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10e      	bne.n	80046ca <USB_EPStartXfer+0x346>
 80046ac:	8823      	ldrh	r3, [r4, #0]
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	8023      	strh	r3, [r4, #0]
 80046b8:	8823      	ldrh	r3, [r4, #0]
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	8023      	strh	r3, [r4, #0]
 80046c8:	e0f2      	b.n	80048b0 <USB_EPStartXfer+0x52c>
 80046ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046cc:	2b3e      	cmp	r3, #62	; 0x3e
 80046ce:	d810      	bhi.n	80046f2 <USB_EPStartXfer+0x36e>
 80046d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d2:	085b      	lsrs	r3, r3, #1
 80046d4:	61fb      	str	r3, [r7, #28]
 80046d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d002      	beq.n	80046e6 <USB_EPStartXfer+0x362>
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	3301      	adds	r3, #1
 80046e4:	61fb      	str	r3, [r7, #28]
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	029b      	lsls	r3, r3, #10
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	8023      	strh	r3, [r4, #0]
 80046f0:	e0de      	b.n	80048b0 <USB_EPStartXfer+0x52c>
 80046f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046f4:	095b      	lsrs	r3, r3, #5
 80046f6:	61fb      	str	r3, [r7, #28]
 80046f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fa:	f003 031f 	and.w	r3, r3, #31
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d102      	bne.n	8004708 <USB_EPStartXfer+0x384>
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	3b01      	subs	r3, #1
 8004706:	61fb      	str	r3, [r7, #28]
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	b29b      	uxth	r3, r3
 800470c:	029b      	lsls	r3, r3, #10
 800470e:	b29b      	uxth	r3, r3
 8004710:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004714:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004718:	b29b      	uxth	r3, r3
 800471a:	8023      	strh	r3, [r4, #0]
 800471c:	e0c8      	b.n	80048b0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	785b      	ldrb	r3, [r3, #1]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d148      	bne.n	80047b8 <USB_EPStartXfer+0x434>
 8004726:	687c      	ldr	r4, [r7, #4]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800472e:	b29b      	uxth	r3, r3
 8004730:	441c      	add	r4, r3
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	011b      	lsls	r3, r3, #4
 8004738:	4423      	add	r3, r4
 800473a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800473e:	461c      	mov	r4, r3
 8004740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004742:	2b00      	cmp	r3, #0
 8004744:	d10e      	bne.n	8004764 <USB_EPStartXfer+0x3e0>
 8004746:	8823      	ldrh	r3, [r4, #0]
 8004748:	b29b      	uxth	r3, r3
 800474a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800474e:	b29b      	uxth	r3, r3
 8004750:	8023      	strh	r3, [r4, #0]
 8004752:	8823      	ldrh	r3, [r4, #0]
 8004754:	b29b      	uxth	r3, r3
 8004756:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800475a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800475e:	b29b      	uxth	r3, r3
 8004760:	8023      	strh	r3, [r4, #0]
 8004762:	e03d      	b.n	80047e0 <USB_EPStartXfer+0x45c>
 8004764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004766:	2b3e      	cmp	r3, #62	; 0x3e
 8004768:	d810      	bhi.n	800478c <USB_EPStartXfer+0x408>
 800476a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800476c:	085b      	lsrs	r3, r3, #1
 800476e:	61bb      	str	r3, [r7, #24]
 8004770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b00      	cmp	r3, #0
 8004778:	d002      	beq.n	8004780 <USB_EPStartXfer+0x3fc>
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	3301      	adds	r3, #1
 800477e:	61bb      	str	r3, [r7, #24]
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	b29b      	uxth	r3, r3
 8004784:	029b      	lsls	r3, r3, #10
 8004786:	b29b      	uxth	r3, r3
 8004788:	8023      	strh	r3, [r4, #0]
 800478a:	e029      	b.n	80047e0 <USB_EPStartXfer+0x45c>
 800478c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478e:	095b      	lsrs	r3, r3, #5
 8004790:	61bb      	str	r3, [r7, #24]
 8004792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004794:	f003 031f 	and.w	r3, r3, #31
 8004798:	2b00      	cmp	r3, #0
 800479a:	d102      	bne.n	80047a2 <USB_EPStartXfer+0x41e>
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	3b01      	subs	r3, #1
 80047a0:	61bb      	str	r3, [r7, #24]
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	029b      	lsls	r3, r3, #10
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	8023      	strh	r3, [r4, #0]
 80047b6:	e013      	b.n	80047e0 <USB_EPStartXfer+0x45c>
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	785b      	ldrb	r3, [r3, #1]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d10f      	bne.n	80047e0 <USB_EPStartXfer+0x45c>
 80047c0:	687c      	ldr	r4, [r7, #4]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	441c      	add	r4, r3
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	011b      	lsls	r3, r3, #4
 80047d2:	4423      	add	r3, r4
 80047d4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80047d8:	461c      	mov	r4, r3
 80047da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047dc:	b29b      	uxth	r3, r3
 80047de:	8023      	strh	r3, [r4, #0]
 80047e0:	687c      	ldr	r4, [r7, #4]
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	785b      	ldrb	r3, [r3, #1]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d14e      	bne.n	8004888 <USB_EPStartXfer+0x504>
 80047ea:	687c      	ldr	r4, [r7, #4]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	441c      	add	r4, r3
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	011b      	lsls	r3, r3, #4
 80047fc:	4423      	add	r3, r4
 80047fe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004802:	461c      	mov	r4, r3
 8004804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10e      	bne.n	8004828 <USB_EPStartXfer+0x4a4>
 800480a:	8823      	ldrh	r3, [r4, #0]
 800480c:	b29b      	uxth	r3, r3
 800480e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004812:	b29b      	uxth	r3, r3
 8004814:	8023      	strh	r3, [r4, #0]
 8004816:	8823      	ldrh	r3, [r4, #0]
 8004818:	b29b      	uxth	r3, r3
 800481a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800481e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004822:	b29b      	uxth	r3, r3
 8004824:	8023      	strh	r3, [r4, #0]
 8004826:	e043      	b.n	80048b0 <USB_EPStartXfer+0x52c>
 8004828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800482a:	2b3e      	cmp	r3, #62	; 0x3e
 800482c:	d816      	bhi.n	800485c <USB_EPStartXfer+0x4d8>
 800482e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004830:	085b      	lsrs	r3, r3, #1
 8004832:	617b      	str	r3, [r7, #20]
 8004834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d002      	beq.n	8004844 <USB_EPStartXfer+0x4c0>
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	3301      	adds	r3, #1
 8004842:	617b      	str	r3, [r7, #20]
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	b29b      	uxth	r3, r3
 8004848:	029b      	lsls	r3, r3, #10
 800484a:	b29b      	uxth	r3, r3
 800484c:	8023      	strh	r3, [r4, #0]
 800484e:	e02f      	b.n	80048b0 <USB_EPStartXfer+0x52c>
 8004850:	ffff80c0 	.word	0xffff80c0
 8004854:	ffffc080 	.word	0xffffc080
 8004858:	ffff8080 	.word	0xffff8080
 800485c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800485e:	095b      	lsrs	r3, r3, #5
 8004860:	617b      	str	r3, [r7, #20]
 8004862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004864:	f003 031f 	and.w	r3, r3, #31
 8004868:	2b00      	cmp	r3, #0
 800486a:	d102      	bne.n	8004872 <USB_EPStartXfer+0x4ee>
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	3b01      	subs	r3, #1
 8004870:	617b      	str	r3, [r7, #20]
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	b29b      	uxth	r3, r3
 8004876:	029b      	lsls	r3, r3, #10
 8004878:	b29b      	uxth	r3, r3
 800487a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800487e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004882:	b29b      	uxth	r3, r3
 8004884:	8023      	strh	r3, [r4, #0]
 8004886:	e013      	b.n	80048b0 <USB_EPStartXfer+0x52c>
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	785b      	ldrb	r3, [r3, #1]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d10f      	bne.n	80048b0 <USB_EPStartXfer+0x52c>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004896:	b29b      	uxth	r3, r3
 8004898:	441c      	add	r4, r3
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	011b      	lsls	r3, r3, #4
 80048a0:	4423      	add	r3, r4
 80048a2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80048a6:	613b      	str	r3, [r7, #16]
 80048a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	4413      	add	r3, r2
 80048ba:	881b      	ldrh	r3, [r3, #0]
 80048bc:	b29b      	uxth	r3, r3
 80048be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048c6:	b29c      	uxth	r4, r3
 80048c8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80048cc:	b29c      	uxth	r4, r3
 80048ce:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80048d2:	b29c      	uxth	r4, r3
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	441a      	add	r2, r3
 80048de:	4b04      	ldr	r3, [pc, #16]	; (80048f0 <USB_EPStartXfer+0x56c>)
 80048e0:	4323      	orrs	r3, r4
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3734      	adds	r7, #52	; 0x34
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd90      	pop	{r4, r7, pc}
 80048f0:	ffff8080 	.word	0xffff8080

080048f4 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80048f4:	b490      	push	{r4, r7}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	785b      	ldrb	r3, [r3, #1]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d018      	beq.n	8004938 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4413      	add	r3, r2
 8004910:	881b      	ldrh	r3, [r3, #0]
 8004912:	b29b      	uxth	r3, r3
 8004914:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004918:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800491c:	b29c      	uxth	r4, r3
 800491e:	f084 0310 	eor.w	r3, r4, #16
 8004922:	b29c      	uxth	r4, r3
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	781b      	ldrb	r3, [r3, #0]
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	441a      	add	r2, r3
 800492e:	4b11      	ldr	r3, [pc, #68]	; (8004974 <USB_EPSetStall+0x80>)
 8004930:	4323      	orrs	r3, r4
 8004932:	b29b      	uxth	r3, r3
 8004934:	8013      	strh	r3, [r2, #0]
 8004936:	e017      	b.n	8004968 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	b29b      	uxth	r3, r3
 8004946:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800494a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800494e:	b29c      	uxth	r4, r3
 8004950:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004954:	b29c      	uxth	r4, r3
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	441a      	add	r2, r3
 8004960:	4b04      	ldr	r3, [pc, #16]	; (8004974 <USB_EPSetStall+0x80>)
 8004962:	4323      	orrs	r3, r4
 8004964:	b29b      	uxth	r3, r3
 8004966:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3708      	adds	r7, #8
 800496e:	46bd      	mov	sp, r7
 8004970:	bc90      	pop	{r4, r7}
 8004972:	4770      	bx	lr
 8004974:	ffff8080 	.word	0xffff8080

08004978 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004978:	b490      	push	{r4, r7}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	7b1b      	ldrb	r3, [r3, #12]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d17d      	bne.n	8004a86 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	785b      	ldrb	r3, [r3, #1]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d03d      	beq.n	8004a0e <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	4413      	add	r3, r2
 800499c:	881b      	ldrh	r3, [r3, #0]
 800499e:	b29c      	uxth	r4, r3
 80049a0:	4623      	mov	r3, r4
 80049a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d014      	beq.n	80049d4 <USB_EPClearStall+0x5c>
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	4413      	add	r3, r2
 80049b4:	881b      	ldrh	r3, [r3, #0]
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049c0:	b29c      	uxth	r4, r3
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	441a      	add	r2, r3
 80049cc:	4b31      	ldr	r3, [pc, #196]	; (8004a94 <USB_EPClearStall+0x11c>)
 80049ce:	4323      	orrs	r3, r4
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	78db      	ldrb	r3, [r3, #3]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d054      	beq.n	8004a86 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	4413      	add	r3, r2
 80049e6:	881b      	ldrh	r3, [r3, #0]
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049f2:	b29c      	uxth	r4, r3
 80049f4:	f084 0320 	eor.w	r3, r4, #32
 80049f8:	b29c      	uxth	r4, r3
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	441a      	add	r2, r3
 8004a04:	4b24      	ldr	r3, [pc, #144]	; (8004a98 <USB_EPClearStall+0x120>)
 8004a06:	4323      	orrs	r3, r4
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	8013      	strh	r3, [r2, #0]
 8004a0c:	e03b      	b.n	8004a86 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	4413      	add	r3, r2
 8004a18:	881b      	ldrh	r3, [r3, #0]
 8004a1a:	b29c      	uxth	r4, r3
 8004a1c:	4623      	mov	r3, r4
 8004a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d014      	beq.n	8004a50 <USB_EPClearStall+0xd8>
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	4413      	add	r3, r2
 8004a30:	881b      	ldrh	r3, [r3, #0]
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a3c:	b29c      	uxth	r4, r3
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	441a      	add	r2, r3
 8004a48:	4b14      	ldr	r3, [pc, #80]	; (8004a9c <USB_EPClearStall+0x124>)
 8004a4a:	4323      	orrs	r3, r4
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	781b      	ldrb	r3, [r3, #0]
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	4413      	add	r3, r2
 8004a5a:	881b      	ldrh	r3, [r3, #0]
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a66:	b29c      	uxth	r4, r3
 8004a68:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004a6c:	b29c      	uxth	r4, r3
 8004a6e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004a72:	b29c      	uxth	r4, r3
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	441a      	add	r2, r3
 8004a7e:	4b06      	ldr	r3, [pc, #24]	; (8004a98 <USB_EPClearStall+0x120>)
 8004a80:	4323      	orrs	r3, r4
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bc90      	pop	{r4, r7}
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	ffff80c0 	.word	0xffff80c0
 8004a98:	ffff8080 	.word	0xffff8080
 8004a9c:	ffffc080 	.word	0xffffc080

08004aa0 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8004aac:	78fb      	ldrb	r3, [r7, #3]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d103      	bne.n	8004aba <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2280      	movs	r2, #128	; 0x80
 8004ab6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bc80      	pop	{r7}
 8004ac4:	4770      	bx	lr

08004ac6 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bc80      	pop	{r7}
 8004ad8:	4770      	bx	lr

08004ada <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8004ada:	b480      	push	{r7}
 8004adc:	b083      	sub	sp, #12
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	370c      	adds	r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bc80      	pop	{r7}
 8004aec:	4770      	bx	lr

08004aee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b085      	sub	sp, #20
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8004b00:	68fb      	ldr	r3, [r7, #12]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr

08004b0c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bc80      	pop	{r7}
 8004b20:	4770      	bx	lr

08004b22 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004b22:	b480      	push	{r7}
 8004b24:	b08d      	sub	sp, #52	; 0x34
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	4611      	mov	r1, r2
 8004b2e:	461a      	mov	r2, r3
 8004b30:	460b      	mov	r3, r1
 8004b32:	80fb      	strh	r3, [r7, #6]
 8004b34:	4613      	mov	r3, r2
 8004b36:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8004b38:	88bb      	ldrh	r3, [r7, #4]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	085b      	lsrs	r3, r3, #1
 8004b3e:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004b48:	88fb      	ldrh	r3, [r7, #6]
 8004b4a:	005a      	lsls	r2, r3, #1
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	4413      	add	r3, r2
 8004b50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b54:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8004b56:	6a3b      	ldr	r3, [r7, #32]
 8004b58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b5a:	e01e      	b.n	8004b9a <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8004b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b64:	3301      	adds	r3, #1
 8004b66:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8004b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	021b      	lsls	r3, r3, #8
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	461a      	mov	r2, r3
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b80:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8004b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b84:	3302      	adds	r3, #2
 8004b86:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8004b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8a:	3302      	adds	r3, #2
 8004b8c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b90:	3301      	adds	r3, #1
 8004b92:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8004b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b96:	3b01      	subs	r3, #1
 8004b98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d1dd      	bne.n	8004b5c <USB_WritePMA+0x3a>
  }
}
 8004ba0:	bf00      	nop
 8004ba2:	3734      	adds	r7, #52	; 0x34
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bc80      	pop	{r7}
 8004ba8:	4770      	bx	lr

08004baa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b08b      	sub	sp, #44	; 0x2c
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	60f8      	str	r0, [r7, #12]
 8004bb2:	60b9      	str	r1, [r7, #8]
 8004bb4:	4611      	mov	r1, r2
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	460b      	mov	r3, r1
 8004bba:	80fb      	strh	r3, [r7, #6]
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8004bc0:	88bb      	ldrh	r3, [r7, #4]
 8004bc2:	085b      	lsrs	r3, r3, #1
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004bd0:	88fb      	ldrh	r3, [r7, #6]
 8004bd2:	005a      	lsls	r2, r3, #1
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	4413      	add	r3, r2
 8004bd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004bdc:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	627b      	str	r3, [r7, #36]	; 0x24
 8004be2:	e01b      	b.n	8004c1c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8004be4:	6a3b      	ldr	r3, [r7, #32]
 8004be6:	881b      	ldrh	r3, [r3, #0]
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8004bec:	6a3b      	ldr	r3, [r7, #32]
 8004bee:	3302      	adds	r3, #2
 8004bf0:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	0a1b      	lsrs	r3, r3, #8
 8004c04:	b2da      	uxtb	r2, r3
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8004c10:	6a3b      	ldr	r3, [r7, #32]
 8004c12:	3302      	adds	r3, #2
 8004c14:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8004c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c18:	3b01      	subs	r3, #1
 8004c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1e0      	bne.n	8004be4 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8004c22:	88bb      	ldrh	r3, [r7, #4]
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d007      	beq.n	8004c3e <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8004c2e:	6a3b      	ldr	r3, [r7, #32]
 8004c30:	881b      	ldrh	r3, [r3, #0]
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	b2da      	uxtb	r2, r3
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	701a      	strb	r2, [r3, #0]
  }
}
 8004c3e:	bf00      	nop
 8004c40:	372c      	adds	r7, #44	; 0x2c
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bc80      	pop	{r7}
 8004c46:	4770      	bx	lr

08004c48 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	460b      	mov	r3, r1
 8004c52:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8004c54:	2300      	movs	r3, #0
 8004c56:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	7c1b      	ldrb	r3, [r3, #16]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d115      	bne.n	8004c8c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004c60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c64:	2202      	movs	r2, #2
 8004c66:	2181      	movs	r1, #129	; 0x81
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f001 fe16 	bl	800689a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2201      	movs	r2, #1
 8004c72:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004c74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c78:	2202      	movs	r2, #2
 8004c7a:	2101      	movs	r1, #1
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f001 fe0c 	bl	800689a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8004c8a:	e012      	b.n	8004cb2 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004c8c:	2340      	movs	r3, #64	; 0x40
 8004c8e:	2202      	movs	r2, #2
 8004c90:	2181      	movs	r1, #129	; 0x81
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f001 fe01 	bl	800689a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004c9e:	2340      	movs	r3, #64	; 0x40
 8004ca0:	2202      	movs	r2, #2
 8004ca2:	2101      	movs	r1, #1
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f001 fdf8 	bl	800689a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004cb2:	2308      	movs	r3, #8
 8004cb4:	2203      	movs	r2, #3
 8004cb6:	2182      	movs	r1, #130	; 0x82
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f001 fdee 	bl	800689a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004cc4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004cc8:	f001 ff08 	bl	8006adc <USBD_static_malloc>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d102      	bne.n	8004ce4 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	73fb      	strb	r3, [r7, #15]
 8004ce2:	e026      	b.n	8004d32 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004cea:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	7c1b      	ldrb	r3, [r3, #16]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d109      	bne.n	8004d22 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004d14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d18:	2101      	movs	r1, #1
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f001 fea7 	bl	8006a6e <USBD_LL_PrepareReceive>
 8004d20:	e007      	b.n	8004d32 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004d28:	2340      	movs	r3, #64	; 0x40
 8004d2a:	2101      	movs	r1, #1
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f001 fe9e 	bl	8006a6e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8004d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3710      	adds	r7, #16
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	460b      	mov	r3, r1
 8004d46:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8004d4c:	2181      	movs	r1, #129	; 0x81
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f001 fdc9 	bl	80068e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8004d5a:	2101      	movs	r1, #1
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f001 fdc2 	bl	80068e6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8004d6a:	2182      	movs	r1, #130	; 0x82
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f001 fdba 	bl	80068e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00e      	beq.n	8004da0 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004d92:	4618      	mov	r0, r3
 8004d94:	f001 feae 	bl	8006af4 <USBD_static_free>
    pdev->pClassData = NULL;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8004da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b086      	sub	sp, #24
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
 8004db2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004dba:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d039      	beq.n	8004e48 <USBD_CDC_Setup+0x9e>
 8004dd4:	2b20      	cmp	r3, #32
 8004dd6:	d17c      	bne.n	8004ed2 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	88db      	ldrh	r3, [r3, #6]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d029      	beq.n	8004e34 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	b25b      	sxtb	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	da11      	bge.n	8004e0e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	683a      	ldr	r2, [r7, #0]
 8004df4:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8004df6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004df8:	683a      	ldr	r2, [r7, #0]
 8004dfa:	88d2      	ldrh	r2, [r2, #6]
 8004dfc:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004dfe:	6939      	ldr	r1, [r7, #16]
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	88db      	ldrh	r3, [r3, #6]
 8004e04:	461a      	mov	r2, r3
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f001 f9c6 	bl	8006198 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8004e0c:	e068      	b.n	8004ee0 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	785a      	ldrb	r2, [r3, #1]
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	88db      	ldrh	r3, [r3, #6]
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004e24:	6939      	ldr	r1, [r7, #16]
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	88db      	ldrh	r3, [r3, #6]
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f001 f9e1 	bl	80061f4 <USBD_CtlPrepareRx>
      break;
 8004e32:	e055      	b.n	8004ee0 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	7850      	ldrb	r0, [r2, #1]
 8004e40:	2200      	movs	r2, #0
 8004e42:	6839      	ldr	r1, [r7, #0]
 8004e44:	4798      	blx	r3
      break;
 8004e46:	e04b      	b.n	8004ee0 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	785b      	ldrb	r3, [r3, #1]
 8004e4c:	2b0a      	cmp	r3, #10
 8004e4e:	d017      	beq.n	8004e80 <USBD_CDC_Setup+0xd6>
 8004e50:	2b0b      	cmp	r3, #11
 8004e52:	d029      	beq.n	8004ea8 <USBD_CDC_Setup+0xfe>
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d133      	bne.n	8004ec0 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004e5e:	2b03      	cmp	r3, #3
 8004e60:	d107      	bne.n	8004e72 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8004e62:	f107 030c 	add.w	r3, r7, #12
 8004e66:	2202      	movs	r2, #2
 8004e68:	4619      	mov	r1, r3
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f001 f994 	bl	8006198 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004e70:	e02e      	b.n	8004ed0 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8004e72:	6839      	ldr	r1, [r7, #0]
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f001 f925 	bl	80060c4 <USBD_CtlError>
            ret = USBD_FAIL;
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	75fb      	strb	r3, [r7, #23]
          break;
 8004e7e:	e027      	b.n	8004ed0 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004e86:	2b03      	cmp	r3, #3
 8004e88:	d107      	bne.n	8004e9a <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8004e8a:	f107 030f 	add.w	r3, r7, #15
 8004e8e:	2201      	movs	r2, #1
 8004e90:	4619      	mov	r1, r3
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f001 f980 	bl	8006198 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004e98:	e01a      	b.n	8004ed0 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8004e9a:	6839      	ldr	r1, [r7, #0]
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f001 f911 	bl	80060c4 <USBD_CtlError>
            ret = USBD_FAIL;
 8004ea2:	2302      	movs	r3, #2
 8004ea4:	75fb      	strb	r3, [r7, #23]
          break;
 8004ea6:	e013      	b.n	8004ed0 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004eae:	2b03      	cmp	r3, #3
 8004eb0:	d00d      	beq.n	8004ece <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8004eb2:	6839      	ldr	r1, [r7, #0]
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f001 f905 	bl	80060c4 <USBD_CtlError>
            ret = USBD_FAIL;
 8004eba:	2302      	movs	r3, #2
 8004ebc:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8004ebe:	e006      	b.n	8004ece <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8004ec0:	6839      	ldr	r1, [r7, #0]
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f001 f8fe 	bl	80060c4 <USBD_CtlError>
          ret = USBD_FAIL;
 8004ec8:	2302      	movs	r3, #2
 8004eca:	75fb      	strb	r3, [r7, #23]
          break;
 8004ecc:	e000      	b.n	8004ed0 <USBD_CDC_Setup+0x126>
          break;
 8004ece:	bf00      	nop
      }
      break;
 8004ed0:	e006      	b.n	8004ee0 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8004ed2:	6839      	ldr	r1, [r7, #0]
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f001 f8f5 	bl	80060c4 <USBD_CtlError>
      ret = USBD_FAIL;
 8004eda:	2302      	movs	r3, #2
 8004edc:	75fb      	strb	r3, [r7, #23]
      break;
 8004ede:	bf00      	nop
  }

  return ret;
 8004ee0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3718      	adds	r7, #24
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}

08004eea <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004eea:	b580      	push	{r7, lr}
 8004eec:	b084      	sub	sp, #16
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004efc:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004f04:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d037      	beq.n	8004f80 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8004f10:	78fa      	ldrb	r2, [r7, #3]
 8004f12:	6879      	ldr	r1, [r7, #4]
 8004f14:	4613      	mov	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	4413      	add	r3, r2
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	440b      	add	r3, r1
 8004f1e:	331c      	adds	r3, #28
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d026      	beq.n	8004f74 <USBD_CDC_DataIn+0x8a>
 8004f26:	78fa      	ldrb	r2, [r7, #3]
 8004f28:	6879      	ldr	r1, [r7, #4]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	4413      	add	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	440b      	add	r3, r1
 8004f34:	331c      	adds	r3, #28
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	78fa      	ldrb	r2, [r7, #3]
 8004f3a:	68b9      	ldr	r1, [r7, #8]
 8004f3c:	0152      	lsls	r2, r2, #5
 8004f3e:	440a      	add	r2, r1
 8004f40:	3238      	adds	r2, #56	; 0x38
 8004f42:	6812      	ldr	r2, [r2, #0]
 8004f44:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f48:	fb02 f201 	mul.w	r2, r2, r1
 8004f4c:	1a9b      	subs	r3, r3, r2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d110      	bne.n	8004f74 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8004f52:	78fa      	ldrb	r2, [r7, #3]
 8004f54:	6879      	ldr	r1, [r7, #4]
 8004f56:	4613      	mov	r3, r2
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	4413      	add	r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	440b      	add	r3, r1
 8004f60:	331c      	adds	r3, #28
 8004f62:	2200      	movs	r2, #0
 8004f64:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8004f66:	78f9      	ldrb	r1, [r7, #3]
 8004f68:	2300      	movs	r3, #0
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f001 fd5b 	bl	8006a28 <USBD_LL_Transmit>
 8004f72:	e003      	b.n	8004f7c <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	e000      	b.n	8004f82 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8004f80:	2302      	movs	r3, #2
  }
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b084      	sub	sp, #16
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
 8004f92:	460b      	mov	r3, r1
 8004f94:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004f9c:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004f9e:	78fb      	ldrb	r3, [r7, #3]
 8004fa0:	4619      	mov	r1, r3
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f001 fd86 	bl	8006ab4 <USBD_LL_GetRxDataSize>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00d      	beq.n	8004fd6 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8004fce:	4611      	mov	r1, r2
 8004fd0:	4798      	blx	r3

    return USBD_OK;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	e000      	b.n	8004fd8 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8004fd6:	2302      	movs	r3, #2
  }
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3710      	adds	r7, #16
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004fee:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d015      	beq.n	8005026 <USBD_CDC_EP0_RxReady+0x46>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005000:	2bff      	cmp	r3, #255	; 0xff
 8005002:	d010      	beq.n	8005026 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8005012:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800501a:	b292      	uxth	r2, r2
 800501c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	22ff      	movs	r2, #255	; 0xff
 8005022:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	3710      	adds	r7, #16
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2243      	movs	r2, #67	; 0x43
 800503c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800503e:	4b03      	ldr	r3, [pc, #12]	; (800504c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005040:	4618      	mov	r0, r3
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	bc80      	pop	{r7}
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	20000094 	.word	0x20000094

08005050 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2243      	movs	r2, #67	; 0x43
 800505c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800505e:	4b03      	ldr	r3, [pc, #12]	; (800506c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005060:	4618      	mov	r0, r3
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	bc80      	pop	{r7}
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	20000050 	.word	0x20000050

08005070 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2243      	movs	r2, #67	; 0x43
 800507c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800507e:	4b03      	ldr	r3, [pc, #12]	; (800508c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005080:	4618      	mov	r0, r3
 8005082:	370c      	adds	r7, #12
 8005084:	46bd      	mov	sp, r7
 8005086:	bc80      	pop	{r7}
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop
 800508c:	200000d8 	.word	0x200000d8

08005090 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	220a      	movs	r2, #10
 800509c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800509e:	4b03      	ldr	r3, [pc, #12]	; (80050ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bc80      	pop	{r7}
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	2000000c 	.word	0x2000000c

080050b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b085      	sub	sp, #20
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80050ba:	2302      	movs	r3, #2
 80050bc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d005      	beq.n	80050d0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80050cc:	2300      	movs	r3, #0
 80050ce:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80050d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3714      	adds	r7, #20
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bc80      	pop	{r7}
 80050da:	4770      	bx	lr

080050dc <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80050dc:	b480      	push	{r7}
 80050de:	b087      	sub	sp, #28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	4613      	mov	r3, r2
 80050e8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80050f0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80050fa:	88fa      	ldrh	r2, [r7, #6]
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	371c      	adds	r7, #28
 8005108:	46bd      	mov	sp, r7
 800510a:	bc80      	pop	{r7}
 800510c:	4770      	bx	lr

0800510e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800510e:	b480      	push	{r7}
 8005110:	b085      	sub	sp, #20
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
 8005116:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800511e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	683a      	ldr	r2, [r7, #0]
 8005124:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3714      	adds	r7, #20
 800512e:	46bd      	mov	sp, r7
 8005130:	bc80      	pop	{r7}
 8005132:	4770      	bx	lr

08005134 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005142:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800514a:	2b00      	cmp	r3, #0
 800514c:	d017      	beq.n	800517e <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	7c1b      	ldrb	r3, [r3, #16]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d109      	bne.n	800516a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800515c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005160:	2101      	movs	r1, #1
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f001 fc83 	bl	8006a6e <USBD_LL_PrepareReceive>
 8005168:	e007      	b.n	800517a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005170:	2340      	movs	r3, #64	; 0x40
 8005172:	2101      	movs	r1, #1
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f001 fc7a 	bl	8006a6e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800517a:	2300      	movs	r3, #0
 800517c:	e000      	b.n	8005180 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800517e:	2302      	movs	r3, #2
  }
}
 8005180:	4618      	mov	r0, r3
 8005182:	3710      	adds	r7, #16
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	4613      	mov	r3, r2
 8005194:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800519c:	2302      	movs	r3, #2
 800519e:	e01a      	b.n	80051d6 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d003      	beq.n	80051b2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d003      	beq.n	80051c0 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	68ba      	ldr	r2, [r7, #8]
 80051bc:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	79fa      	ldrb	r2, [r7, #7]
 80051cc:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f001 faee 	bl	80067b0 <USBD_LL_Init>

  return USBD_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80051de:	b480      	push	{r7}
 80051e0:	b085      	sub	sp, #20
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
 80051e6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80051e8:	2300      	movs	r3, #0
 80051ea:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d006      	beq.n	8005200 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	683a      	ldr	r2, [r7, #0]
 80051f6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80051fa:	2300      	movs	r3, #0
 80051fc:	73fb      	strb	r3, [r7, #15]
 80051fe:	e001      	b.n	8005204 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8005200:	2302      	movs	r3, #2
 8005202:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005204:	7bfb      	ldrb	r3, [r7, #15]
}
 8005206:	4618      	mov	r0, r3
 8005208:	3714      	adds	r7, #20
 800520a:	46bd      	mov	sp, r7
 800520c:	bc80      	pop	{r7}
 800520e:	4770      	bx	lr

08005210 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f001 fb23 	bl	8006864 <USBD_LL_Start>

  return USBD_OK;
 800521e:	2300      	movs	r3, #0
}
 8005220:	4618      	mov	r0, r3
 8005222:	3708      	adds	r7, #8
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	bc80      	pop	{r7}
 800523a:	4770      	bx	lr

0800523c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	460b      	mov	r3, r1
 8005246:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005248:	2302      	movs	r3, #2
 800524a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00c      	beq.n	8005270 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	78fa      	ldrb	r2, [r7, #3]
 8005260:	4611      	mov	r1, r2
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	4798      	blx	r3
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d101      	bne.n	8005270 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800526c:	2300      	movs	r3, #0
 800526e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8005270:	7bfb      	ldrb	r3, [r7, #15]
}
 8005272:	4618      	mov	r0, r3
 8005274:	3710      	adds	r7, #16
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800527a:	b580      	push	{r7, lr}
 800527c:	b082      	sub	sp, #8
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
 8005282:	460b      	mov	r3, r1
 8005284:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	78fa      	ldrb	r2, [r7, #3]
 8005290:	4611      	mov	r1, r2
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	4798      	blx	r3

  return USBD_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	3708      	adds	r7, #8
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}

080052a0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80052b0:	6839      	ldr	r1, [r7, #0]
 80052b2:	4618      	mov	r0, r3
 80052b4:	f000 feca 	bl	800604c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80052c6:	461a      	mov	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80052d4:	f003 031f 	and.w	r3, r3, #31
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d00c      	beq.n	80052f6 <USBD_LL_SetupStage+0x56>
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d302      	bcc.n	80052e6 <USBD_LL_SetupStage+0x46>
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d010      	beq.n	8005306 <USBD_LL_SetupStage+0x66>
 80052e4:	e017      	b.n	8005316 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80052ec:	4619      	mov	r1, r3
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f9ca 	bl	8005688 <USBD_StdDevReq>
      break;
 80052f4:	e01a      	b.n	800532c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80052fc:	4619      	mov	r1, r3
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 fa2c 	bl	800575c <USBD_StdItfReq>
      break;
 8005304:	e012      	b.n	800532c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800530c:	4619      	mov	r1, r3
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 fa6a 	bl	80057e8 <USBD_StdEPReq>
      break;
 8005314:	e00a      	b.n	800532c <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800531c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005320:	b2db      	uxtb	r3, r3
 8005322:	4619      	mov	r1, r3
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f001 fafd 	bl	8006924 <USBD_LL_StallEP>
      break;
 800532a:	bf00      	nop
  }

  return USBD_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3708      	adds	r7, #8
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}

08005336 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005336:	b580      	push	{r7, lr}
 8005338:	b086      	sub	sp, #24
 800533a:	af00      	add	r7, sp, #0
 800533c:	60f8      	str	r0, [r7, #12]
 800533e:	460b      	mov	r3, r1
 8005340:	607a      	str	r2, [r7, #4]
 8005342:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005344:	7afb      	ldrb	r3, [r7, #11]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d14b      	bne.n	80053e2 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005350:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005358:	2b03      	cmp	r3, #3
 800535a:	d134      	bne.n	80053c6 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	68da      	ldr	r2, [r3, #12]
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	429a      	cmp	r2, r3
 8005366:	d919      	bls.n	800539c <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	68da      	ldr	r2, [r3, #12]
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	1ad2      	subs	r2, r2, r3
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	68da      	ldr	r2, [r3, #12]
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800537e:	429a      	cmp	r2, r3
 8005380:	d203      	bcs.n	800538a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8005386:	b29b      	uxth	r3, r3
 8005388:	e002      	b.n	8005390 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800538e:	b29b      	uxth	r3, r3
 8005390:	461a      	mov	r2, r3
 8005392:	6879      	ldr	r1, [r7, #4]
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 ff4b 	bl	8006230 <USBD_CtlContinueRx>
 800539a:	e038      	b.n	800540e <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00a      	beq.n	80053be <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80053ae:	2b03      	cmp	r3, #3
 80053b0:	d105      	bne.n	80053be <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80053be:	68f8      	ldr	r0, [r7, #12]
 80053c0:	f000 ff48 	bl	8006254 <USBD_CtlSendStatus>
 80053c4:	e023      	b.n	800540e <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80053cc:	2b05      	cmp	r3, #5
 80053ce:	d11e      	bne.n	800540e <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80053d8:	2100      	movs	r1, #0
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f001 faa2 	bl	8006924 <USBD_LL_StallEP>
 80053e0:	e015      	b.n	800540e <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00d      	beq.n	800540a <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80053f4:	2b03      	cmp	r3, #3
 80053f6:	d108      	bne.n	800540a <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	7afa      	ldrb	r2, [r7, #11]
 8005402:	4611      	mov	r1, r2
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	4798      	blx	r3
 8005408:	e001      	b.n	800540e <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800540a:	2302      	movs	r3, #2
 800540c:	e000      	b.n	8005410 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3718      	adds	r7, #24
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}

08005418 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af00      	add	r7, sp, #0
 800541e:	60f8      	str	r0, [r7, #12]
 8005420:	460b      	mov	r3, r1
 8005422:	607a      	str	r2, [r7, #4]
 8005424:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005426:	7afb      	ldrb	r3, [r7, #11]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d17f      	bne.n	800552c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	3314      	adds	r3, #20
 8005430:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005438:	2b02      	cmp	r3, #2
 800543a:	d15c      	bne.n	80054f6 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	68da      	ldr	r2, [r3, #12]
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	429a      	cmp	r2, r3
 8005446:	d915      	bls.n	8005474 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	68da      	ldr	r2, [r3, #12]
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	1ad2      	subs	r2, r2, r3
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	b29b      	uxth	r3, r3
 800545c:	461a      	mov	r2, r3
 800545e:	6879      	ldr	r1, [r7, #4]
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f000 feb5 	bl	80061d0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005466:	2300      	movs	r3, #0
 8005468:	2200      	movs	r2, #0
 800546a:	2100      	movs	r1, #0
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f001 fafe 	bl	8006a6e <USBD_LL_PrepareReceive>
 8005472:	e04e      	b.n	8005512 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	6912      	ldr	r2, [r2, #16]
 800547c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005480:	fb02 f201 	mul.w	r2, r2, r1
 8005484:	1a9b      	subs	r3, r3, r2
 8005486:	2b00      	cmp	r3, #0
 8005488:	d11c      	bne.n	80054c4 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	689a      	ldr	r2, [r3, #8]
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005492:	429a      	cmp	r2, r3
 8005494:	d316      	bcc.n	80054c4 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	689a      	ldr	r2, [r3, #8]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d20f      	bcs.n	80054c4 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80054a4:	2200      	movs	r2, #0
 80054a6:	2100      	movs	r1, #0
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f000 fe91 	bl	80061d0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80054b6:	2300      	movs	r3, #0
 80054b8:	2200      	movs	r2, #0
 80054ba:	2100      	movs	r1, #0
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	f001 fad6 	bl	8006a6e <USBD_LL_PrepareReceive>
 80054c2:	e026      	b.n	8005512 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d00a      	beq.n	80054e6 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80054d6:	2b03      	cmp	r3, #3
 80054d8:	d105      	bne.n	80054e6 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80054e6:	2180      	movs	r1, #128	; 0x80
 80054e8:	68f8      	ldr	r0, [r7, #12]
 80054ea:	f001 fa1b 	bl	8006924 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f000 fec3 	bl	800627a <USBD_CtlReceiveStatus>
 80054f4:	e00d      	b.n	8005512 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80054fc:	2b04      	cmp	r3, #4
 80054fe:	d004      	beq.n	800550a <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005506:	2b00      	cmp	r3, #0
 8005508:	d103      	bne.n	8005512 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800550a:	2180      	movs	r1, #128	; 0x80
 800550c:	68f8      	ldr	r0, [r7, #12]
 800550e:	f001 fa09 	bl	8006924 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005518:	2b01      	cmp	r3, #1
 800551a:	d11d      	bne.n	8005558 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f7ff fe83 	bl	8005228 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800552a:	e015      	b.n	8005558 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005532:	695b      	ldr	r3, [r3, #20]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00d      	beq.n	8005554 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800553e:	2b03      	cmp	r3, #3
 8005540:	d108      	bne.n	8005554 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005548:	695b      	ldr	r3, [r3, #20]
 800554a:	7afa      	ldrb	r2, [r7, #11]
 800554c:	4611      	mov	r1, r2
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	4798      	blx	r3
 8005552:	e001      	b.n	8005558 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005554:	2302      	movs	r3, #2
 8005556:	e000      	b.n	800555a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3718      	adds	r7, #24
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b082      	sub	sp, #8
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800556a:	2340      	movs	r3, #64	; 0x40
 800556c:	2200      	movs	r2, #0
 800556e:	2100      	movs	r1, #0
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f001 f992 	bl	800689a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2201      	movs	r2, #1
 800557a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2240      	movs	r2, #64	; 0x40
 8005582:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005586:	2340      	movs	r3, #64	; 0x40
 8005588:	2200      	movs	r2, #0
 800558a:	2180      	movs	r1, #128	; 0x80
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f001 f984 	bl	800689a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2240      	movs	r2, #64	; 0x40
 800559c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d009      	beq.n	80055da <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	6852      	ldr	r2, [r2, #4]
 80055d2:	b2d2      	uxtb	r2, r2
 80055d4:	4611      	mov	r1, r2
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	4798      	blx	r3
  }

  return USBD_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3708      	adds	r7, #8
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	460b      	mov	r3, r1
 80055ee:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	78fa      	ldrb	r2, [r7, #3]
 80055f4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bc80      	pop	{r7}
 8005600:	4770      	bx	lr

08005602 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005602:	b480      	push	{r7}
 8005604:	b083      	sub	sp, #12
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2204      	movs	r2, #4
 800561a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800561e:	2300      	movs	r3, #0
}
 8005620:	4618      	mov	r0, r3
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	bc80      	pop	{r7}
 8005628:	4770      	bx	lr

0800562a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800562a:	b480      	push	{r7}
 800562c:	b083      	sub	sp, #12
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005638:	2b04      	cmp	r3, #4
 800563a:	d105      	bne.n	8005648 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	370c      	adds	r7, #12
 800564e:	46bd      	mov	sp, r7
 8005650:	bc80      	pop	{r7}
 8005652:	4770      	bx	lr

08005654 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005662:	2b03      	cmp	r3, #3
 8005664:	d10b      	bne.n	800567e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d005      	beq.n	800567e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005678:	69db      	ldr	r3, [r3, #28]
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3708      	adds	r7, #8
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005692:	2300      	movs	r3, #0
 8005694:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800569e:	2b20      	cmp	r3, #32
 80056a0:	d004      	beq.n	80056ac <USBD_StdDevReq+0x24>
 80056a2:	2b40      	cmp	r3, #64	; 0x40
 80056a4:	d002      	beq.n	80056ac <USBD_StdDevReq+0x24>
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d008      	beq.n	80056bc <USBD_StdDevReq+0x34>
 80056aa:	e04c      	b.n	8005746 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	6839      	ldr	r1, [r7, #0]
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	4798      	blx	r3
      break;
 80056ba:	e049      	b.n	8005750 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	785b      	ldrb	r3, [r3, #1]
 80056c0:	2b09      	cmp	r3, #9
 80056c2:	d83a      	bhi.n	800573a <USBD_StdDevReq+0xb2>
 80056c4:	a201      	add	r2, pc, #4	; (adr r2, 80056cc <USBD_StdDevReq+0x44>)
 80056c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ca:	bf00      	nop
 80056cc:	0800571d 	.word	0x0800571d
 80056d0:	08005731 	.word	0x08005731
 80056d4:	0800573b 	.word	0x0800573b
 80056d8:	08005727 	.word	0x08005727
 80056dc:	0800573b 	.word	0x0800573b
 80056e0:	080056ff 	.word	0x080056ff
 80056e4:	080056f5 	.word	0x080056f5
 80056e8:	0800573b 	.word	0x0800573b
 80056ec:	08005713 	.word	0x08005713
 80056f0:	08005709 	.word	0x08005709
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80056f4:	6839      	ldr	r1, [r7, #0]
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f9d4 	bl	8005aa4 <USBD_GetDescriptor>
          break;
 80056fc:	e022      	b.n	8005744 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80056fe:	6839      	ldr	r1, [r7, #0]
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 fb37 	bl	8005d74 <USBD_SetAddress>
          break;
 8005706:	e01d      	b.n	8005744 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8005708:	6839      	ldr	r1, [r7, #0]
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 fb74 	bl	8005df8 <USBD_SetConfig>
          break;
 8005710:	e018      	b.n	8005744 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005712:	6839      	ldr	r1, [r7, #0]
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f000 fbfd 	bl	8005f14 <USBD_GetConfig>
          break;
 800571a:	e013      	b.n	8005744 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800571c:	6839      	ldr	r1, [r7, #0]
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 fc2c 	bl	8005f7c <USBD_GetStatus>
          break;
 8005724:	e00e      	b.n	8005744 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005726:	6839      	ldr	r1, [r7, #0]
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 fc5a 	bl	8005fe2 <USBD_SetFeature>
          break;
 800572e:	e009      	b.n	8005744 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005730:	6839      	ldr	r1, [r7, #0]
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 fc69 	bl	800600a <USBD_ClrFeature>
          break;
 8005738:	e004      	b.n	8005744 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800573a:	6839      	ldr	r1, [r7, #0]
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 fcc1 	bl	80060c4 <USBD_CtlError>
          break;
 8005742:	bf00      	nop
      }
      break;
 8005744:	e004      	b.n	8005750 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8005746:	6839      	ldr	r1, [r7, #0]
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 fcbb 	bl	80060c4 <USBD_CtlError>
      break;
 800574e:	bf00      	nop
  }

  return ret;
 8005750:	7bfb      	ldrb	r3, [r7, #15]
}
 8005752:	4618      	mov	r0, r3
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop

0800575c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005766:	2300      	movs	r3, #0
 8005768:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005772:	2b20      	cmp	r3, #32
 8005774:	d003      	beq.n	800577e <USBD_StdItfReq+0x22>
 8005776:	2b40      	cmp	r3, #64	; 0x40
 8005778:	d001      	beq.n	800577e <USBD_StdItfReq+0x22>
 800577a:	2b00      	cmp	r3, #0
 800577c:	d12a      	bne.n	80057d4 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005784:	3b01      	subs	r3, #1
 8005786:	2b02      	cmp	r3, #2
 8005788:	d81d      	bhi.n	80057c6 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	889b      	ldrh	r3, [r3, #4]
 800578e:	b2db      	uxtb	r3, r3
 8005790:	2b01      	cmp	r3, #1
 8005792:	d813      	bhi.n	80057bc <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	6839      	ldr	r1, [r7, #0]
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	4798      	blx	r3
 80057a2:	4603      	mov	r3, r0
 80057a4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	88db      	ldrh	r3, [r3, #6]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d110      	bne.n	80057d0 <USBD_StdItfReq+0x74>
 80057ae:	7bfb      	ldrb	r3, [r7, #15]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10d      	bne.n	80057d0 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 fd4d 	bl	8006254 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80057ba:	e009      	b.n	80057d0 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 80057bc:	6839      	ldr	r1, [r7, #0]
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 fc80 	bl	80060c4 <USBD_CtlError>
          break;
 80057c4:	e004      	b.n	80057d0 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 80057c6:	6839      	ldr	r1, [r7, #0]
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fc7b 	bl	80060c4 <USBD_CtlError>
          break;
 80057ce:	e000      	b.n	80057d2 <USBD_StdItfReq+0x76>
          break;
 80057d0:	bf00      	nop
      }
      break;
 80057d2:	e004      	b.n	80057de <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 80057d4:	6839      	ldr	r1, [r7, #0]
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 fc74 	bl	80060c4 <USBD_CtlError>
      break;
 80057dc:	bf00      	nop
  }

  return USBD_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80057f2:	2300      	movs	r3, #0
 80057f4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	889b      	ldrh	r3, [r3, #4]
 80057fa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005804:	2b20      	cmp	r3, #32
 8005806:	d004      	beq.n	8005812 <USBD_StdEPReq+0x2a>
 8005808:	2b40      	cmp	r3, #64	; 0x40
 800580a:	d002      	beq.n	8005812 <USBD_StdEPReq+0x2a>
 800580c:	2b00      	cmp	r3, #0
 800580e:	d008      	beq.n	8005822 <USBD_StdEPReq+0x3a>
 8005810:	e13d      	b.n	8005a8e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	6839      	ldr	r1, [r7, #0]
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	4798      	blx	r3
      break;
 8005820:	e13a      	b.n	8005a98 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800582a:	2b20      	cmp	r3, #32
 800582c:	d10a      	bne.n	8005844 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	6839      	ldr	r1, [r7, #0]
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	4798      	blx	r3
 800583c:	4603      	mov	r3, r0
 800583e:	73fb      	strb	r3, [r7, #15]

        return ret;
 8005840:	7bfb      	ldrb	r3, [r7, #15]
 8005842:	e12a      	b.n	8005a9a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	785b      	ldrb	r3, [r3, #1]
 8005848:	2b01      	cmp	r3, #1
 800584a:	d03e      	beq.n	80058ca <USBD_StdEPReq+0xe2>
 800584c:	2b03      	cmp	r3, #3
 800584e:	d002      	beq.n	8005856 <USBD_StdEPReq+0x6e>
 8005850:	2b00      	cmp	r3, #0
 8005852:	d070      	beq.n	8005936 <USBD_StdEPReq+0x14e>
 8005854:	e115      	b.n	8005a82 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800585c:	2b02      	cmp	r3, #2
 800585e:	d002      	beq.n	8005866 <USBD_StdEPReq+0x7e>
 8005860:	2b03      	cmp	r3, #3
 8005862:	d015      	beq.n	8005890 <USBD_StdEPReq+0xa8>
 8005864:	e02b      	b.n	80058be <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005866:	7bbb      	ldrb	r3, [r7, #14]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00c      	beq.n	8005886 <USBD_StdEPReq+0x9e>
 800586c:	7bbb      	ldrb	r3, [r7, #14]
 800586e:	2b80      	cmp	r3, #128	; 0x80
 8005870:	d009      	beq.n	8005886 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005872:	7bbb      	ldrb	r3, [r7, #14]
 8005874:	4619      	mov	r1, r3
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f001 f854 	bl	8006924 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800587c:	2180      	movs	r1, #128	; 0x80
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f001 f850 	bl	8006924 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005884:	e020      	b.n	80058c8 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8005886:	6839      	ldr	r1, [r7, #0]
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	f000 fc1b 	bl	80060c4 <USBD_CtlError>
              break;
 800588e:	e01b      	b.n	80058c8 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	885b      	ldrh	r3, [r3, #2]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d10e      	bne.n	80058b6 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005898:	7bbb      	ldrb	r3, [r7, #14]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00b      	beq.n	80058b6 <USBD_StdEPReq+0xce>
 800589e:	7bbb      	ldrb	r3, [r7, #14]
 80058a0:	2b80      	cmp	r3, #128	; 0x80
 80058a2:	d008      	beq.n	80058b6 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	88db      	ldrh	r3, [r3, #6]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d104      	bne.n	80058b6 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80058ac:	7bbb      	ldrb	r3, [r7, #14]
 80058ae:	4619      	mov	r1, r3
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f001 f837 	bl	8006924 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 fccc 	bl	8006254 <USBD_CtlSendStatus>

              break;
 80058bc:	e004      	b.n	80058c8 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 80058be:	6839      	ldr	r1, [r7, #0]
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 fbff 	bl	80060c4 <USBD_CtlError>
              break;
 80058c6:	bf00      	nop
          }
          break;
 80058c8:	e0e0      	b.n	8005a8c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80058d0:	2b02      	cmp	r3, #2
 80058d2:	d002      	beq.n	80058da <USBD_StdEPReq+0xf2>
 80058d4:	2b03      	cmp	r3, #3
 80058d6:	d015      	beq.n	8005904 <USBD_StdEPReq+0x11c>
 80058d8:	e026      	b.n	8005928 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80058da:	7bbb      	ldrb	r3, [r7, #14]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00c      	beq.n	80058fa <USBD_StdEPReq+0x112>
 80058e0:	7bbb      	ldrb	r3, [r7, #14]
 80058e2:	2b80      	cmp	r3, #128	; 0x80
 80058e4:	d009      	beq.n	80058fa <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80058e6:	7bbb      	ldrb	r3, [r7, #14]
 80058e8:	4619      	mov	r1, r3
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f001 f81a 	bl	8006924 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80058f0:	2180      	movs	r1, #128	; 0x80
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f001 f816 	bl	8006924 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80058f8:	e01c      	b.n	8005934 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80058fa:	6839      	ldr	r1, [r7, #0]
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 fbe1 	bl	80060c4 <USBD_CtlError>
              break;
 8005902:	e017      	b.n	8005934 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	885b      	ldrh	r3, [r3, #2]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d112      	bne.n	8005932 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800590c:	7bbb      	ldrb	r3, [r7, #14]
 800590e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005912:	2b00      	cmp	r3, #0
 8005914:	d004      	beq.n	8005920 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8005916:	7bbb      	ldrb	r3, [r7, #14]
 8005918:	4619      	mov	r1, r3
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f001 f821 	bl	8006962 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 fc97 	bl	8006254 <USBD_CtlSendStatus>
              }
              break;
 8005926:	e004      	b.n	8005932 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8005928:	6839      	ldr	r1, [r7, #0]
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fbca 	bl	80060c4 <USBD_CtlError>
              break;
 8005930:	e000      	b.n	8005934 <USBD_StdEPReq+0x14c>
              break;
 8005932:	bf00      	nop
          }
          break;
 8005934:	e0aa      	b.n	8005a8c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800593c:	2b02      	cmp	r3, #2
 800593e:	d002      	beq.n	8005946 <USBD_StdEPReq+0x15e>
 8005940:	2b03      	cmp	r3, #3
 8005942:	d032      	beq.n	80059aa <USBD_StdEPReq+0x1c2>
 8005944:	e097      	b.n	8005a76 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005946:	7bbb      	ldrb	r3, [r7, #14]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d007      	beq.n	800595c <USBD_StdEPReq+0x174>
 800594c:	7bbb      	ldrb	r3, [r7, #14]
 800594e:	2b80      	cmp	r3, #128	; 0x80
 8005950:	d004      	beq.n	800595c <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8005952:	6839      	ldr	r1, [r7, #0]
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 fbb5 	bl	80060c4 <USBD_CtlError>
                break;
 800595a:	e091      	b.n	8005a80 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800595c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005960:	2b00      	cmp	r3, #0
 8005962:	da0b      	bge.n	800597c <USBD_StdEPReq+0x194>
 8005964:	7bbb      	ldrb	r3, [r7, #14]
 8005966:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800596a:	4613      	mov	r3, r2
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	4413      	add	r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	3310      	adds	r3, #16
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	4413      	add	r3, r2
 8005978:	3304      	adds	r3, #4
 800597a:	e00b      	b.n	8005994 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800597c:	7bbb      	ldrb	r3, [r7, #14]
 800597e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005982:	4613      	mov	r3, r2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4413      	add	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	4413      	add	r3, r2
 8005992:	3304      	adds	r3, #4
 8005994:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	2200      	movs	r2, #0
 800599a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	2202      	movs	r2, #2
 80059a0:	4619      	mov	r1, r3
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 fbf8 	bl	8006198 <USBD_CtlSendData>
              break;
 80059a8:	e06a      	b.n	8005a80 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80059aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	da11      	bge.n	80059d6 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80059b2:	7bbb      	ldrb	r3, [r7, #14]
 80059b4:	f003 020f 	and.w	r2, r3, #15
 80059b8:	6879      	ldr	r1, [r7, #4]
 80059ba:	4613      	mov	r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	4413      	add	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	440b      	add	r3, r1
 80059c4:	3318      	adds	r3, #24
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d117      	bne.n	80059fc <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80059cc:	6839      	ldr	r1, [r7, #0]
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 fb78 	bl	80060c4 <USBD_CtlError>
                  break;
 80059d4:	e054      	b.n	8005a80 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80059d6:	7bbb      	ldrb	r3, [r7, #14]
 80059d8:	f003 020f 	and.w	r2, r3, #15
 80059dc:	6879      	ldr	r1, [r7, #4]
 80059de:	4613      	mov	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4413      	add	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	440b      	add	r3, r1
 80059e8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d104      	bne.n	80059fc <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80059f2:	6839      	ldr	r1, [r7, #0]
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 fb65 	bl	80060c4 <USBD_CtlError>
                  break;
 80059fa:	e041      	b.n	8005a80 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80059fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	da0b      	bge.n	8005a1c <USBD_StdEPReq+0x234>
 8005a04:	7bbb      	ldrb	r3, [r7, #14]
 8005a06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4413      	add	r3, r2
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	3310      	adds	r3, #16
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	4413      	add	r3, r2
 8005a18:	3304      	adds	r3, #4
 8005a1a:	e00b      	b.n	8005a34 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005a1c:	7bbb      	ldrb	r3, [r7, #14]
 8005a1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005a22:	4613      	mov	r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	4413      	add	r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	4413      	add	r3, r2
 8005a32:	3304      	adds	r3, #4
 8005a34:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005a36:	7bbb      	ldrb	r3, [r7, #14]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d002      	beq.n	8005a42 <USBD_StdEPReq+0x25a>
 8005a3c:	7bbb      	ldrb	r3, [r7, #14]
 8005a3e:	2b80      	cmp	r3, #128	; 0x80
 8005a40:	d103      	bne.n	8005a4a <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	2200      	movs	r2, #0
 8005a46:	601a      	str	r2, [r3, #0]
 8005a48:	e00e      	b.n	8005a68 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8005a4a:	7bbb      	ldrb	r3, [r7, #14]
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 ffa6 	bl	80069a0 <USBD_LL_IsStallEP>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d003      	beq.n	8005a62 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	601a      	str	r2, [r3, #0]
 8005a60:	e002      	b.n	8005a68 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	2200      	movs	r2, #0
 8005a66:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2202      	movs	r2, #2
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 fb92 	bl	8006198 <USBD_CtlSendData>
              break;
 8005a74:	e004      	b.n	8005a80 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8005a76:	6839      	ldr	r1, [r7, #0]
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 fb23 	bl	80060c4 <USBD_CtlError>
              break;
 8005a7e:	bf00      	nop
          }
          break;
 8005a80:	e004      	b.n	8005a8c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8005a82:	6839      	ldr	r1, [r7, #0]
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f000 fb1d 	bl	80060c4 <USBD_CtlError>
          break;
 8005a8a:	bf00      	nop
      }
      break;
 8005a8c:	e004      	b.n	8005a98 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8005a8e:	6839      	ldr	r1, [r7, #0]
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f000 fb17 	bl	80060c4 <USBD_CtlError>
      break;
 8005a96:	bf00      	nop
  }

  return ret;
 8005a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
	...

08005aa4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	885b      	ldrh	r3, [r3, #2]
 8005abe:	0a1b      	lsrs	r3, r3, #8
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	2b06      	cmp	r3, #6
 8005ac6:	f200 8128 	bhi.w	8005d1a <USBD_GetDescriptor+0x276>
 8005aca:	a201      	add	r2, pc, #4	; (adr r2, 8005ad0 <USBD_GetDescriptor+0x2c>)
 8005acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad0:	08005aed 	.word	0x08005aed
 8005ad4:	08005b05 	.word	0x08005b05
 8005ad8:	08005b45 	.word	0x08005b45
 8005adc:	08005d1b 	.word	0x08005d1b
 8005ae0:	08005d1b 	.word	0x08005d1b
 8005ae4:	08005cbb 	.word	0x08005cbb
 8005ae8:	08005ce7 	.word	0x08005ce7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	7c12      	ldrb	r2, [r2, #16]
 8005af8:	f107 0108 	add.w	r1, r7, #8
 8005afc:	4610      	mov	r0, r2
 8005afe:	4798      	blx	r3
 8005b00:	60f8      	str	r0, [r7, #12]
      break;
 8005b02:	e112      	b.n	8005d2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	7c1b      	ldrb	r3, [r3, #16]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10d      	bne.n	8005b28 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b14:	f107 0208 	add.w	r2, r7, #8
 8005b18:	4610      	mov	r0, r2
 8005b1a:	4798      	blx	r3
 8005b1c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	3301      	adds	r3, #1
 8005b22:	2202      	movs	r2, #2
 8005b24:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8005b26:	e100      	b.n	8005d2a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b30:	f107 0208 	add.w	r2, r7, #8
 8005b34:	4610      	mov	r0, r2
 8005b36:	4798      	blx	r3
 8005b38:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	2202      	movs	r2, #2
 8005b40:	701a      	strb	r2, [r3, #0]
      break;
 8005b42:	e0f2      	b.n	8005d2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	885b      	ldrh	r3, [r3, #2]
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	2b05      	cmp	r3, #5
 8005b4c:	f200 80ac 	bhi.w	8005ca8 <USBD_GetDescriptor+0x204>
 8005b50:	a201      	add	r2, pc, #4	; (adr r2, 8005b58 <USBD_GetDescriptor+0xb4>)
 8005b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b56:	bf00      	nop
 8005b58:	08005b71 	.word	0x08005b71
 8005b5c:	08005ba5 	.word	0x08005ba5
 8005b60:	08005bd9 	.word	0x08005bd9
 8005b64:	08005c0d 	.word	0x08005c0d
 8005b68:	08005c41 	.word	0x08005c41
 8005b6c:	08005c75 	.word	0x08005c75
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00b      	beq.n	8005b94 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	7c12      	ldrb	r2, [r2, #16]
 8005b88:	f107 0108 	add.w	r1, r7, #8
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	4798      	blx	r3
 8005b90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005b92:	e091      	b.n	8005cb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005b94:	6839      	ldr	r1, [r7, #0]
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 fa94 	bl	80060c4 <USBD_CtlError>
            err++;
 8005b9c:	7afb      	ldrb	r3, [r7, #11]
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	72fb      	strb	r3, [r7, #11]
          break;
 8005ba2:	e089      	b.n	8005cb8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00b      	beq.n	8005bc8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	7c12      	ldrb	r2, [r2, #16]
 8005bbc:	f107 0108 	add.w	r1, r7, #8
 8005bc0:	4610      	mov	r0, r2
 8005bc2:	4798      	blx	r3
 8005bc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005bc6:	e077      	b.n	8005cb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005bc8:	6839      	ldr	r1, [r7, #0]
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f000 fa7a 	bl	80060c4 <USBD_CtlError>
            err++;
 8005bd0:	7afb      	ldrb	r3, [r7, #11]
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	72fb      	strb	r3, [r7, #11]
          break;
 8005bd6:	e06f      	b.n	8005cb8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00b      	beq.n	8005bfc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	7c12      	ldrb	r2, [r2, #16]
 8005bf0:	f107 0108 	add.w	r1, r7, #8
 8005bf4:	4610      	mov	r0, r2
 8005bf6:	4798      	blx	r3
 8005bf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005bfa:	e05d      	b.n	8005cb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005bfc:	6839      	ldr	r1, [r7, #0]
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 fa60 	bl	80060c4 <USBD_CtlError>
            err++;
 8005c04:	7afb      	ldrb	r3, [r7, #11]
 8005c06:	3301      	adds	r3, #1
 8005c08:	72fb      	strb	r3, [r7, #11]
          break;
 8005c0a:	e055      	b.n	8005cb8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d00b      	beq.n	8005c30 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	7c12      	ldrb	r2, [r2, #16]
 8005c24:	f107 0108 	add.w	r1, r7, #8
 8005c28:	4610      	mov	r0, r2
 8005c2a:	4798      	blx	r3
 8005c2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005c2e:	e043      	b.n	8005cb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005c30:	6839      	ldr	r1, [r7, #0]
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 fa46 	bl	80060c4 <USBD_CtlError>
            err++;
 8005c38:	7afb      	ldrb	r3, [r7, #11]
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	72fb      	strb	r3, [r7, #11]
          break;
 8005c3e:	e03b      	b.n	8005cb8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005c46:	695b      	ldr	r3, [r3, #20]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d00b      	beq.n	8005c64 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	687a      	ldr	r2, [r7, #4]
 8005c56:	7c12      	ldrb	r2, [r2, #16]
 8005c58:	f107 0108 	add.w	r1, r7, #8
 8005c5c:	4610      	mov	r0, r2
 8005c5e:	4798      	blx	r3
 8005c60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005c62:	e029      	b.n	8005cb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005c64:	6839      	ldr	r1, [r7, #0]
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 fa2c 	bl	80060c4 <USBD_CtlError>
            err++;
 8005c6c:	7afb      	ldrb	r3, [r7, #11]
 8005c6e:	3301      	adds	r3, #1
 8005c70:	72fb      	strb	r3, [r7, #11]
          break;
 8005c72:	e021      	b.n	8005cb8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d00b      	beq.n	8005c98 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	7c12      	ldrb	r2, [r2, #16]
 8005c8c:	f107 0108 	add.w	r1, r7, #8
 8005c90:	4610      	mov	r0, r2
 8005c92:	4798      	blx	r3
 8005c94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005c96:	e00f      	b.n	8005cb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005c98:	6839      	ldr	r1, [r7, #0]
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 fa12 	bl	80060c4 <USBD_CtlError>
            err++;
 8005ca0:	7afb      	ldrb	r3, [r7, #11]
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	72fb      	strb	r3, [r7, #11]
          break;
 8005ca6:	e007      	b.n	8005cb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8005ca8:	6839      	ldr	r1, [r7, #0]
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 fa0a 	bl	80060c4 <USBD_CtlError>
          err++;
 8005cb0:	7afb      	ldrb	r3, [r7, #11]
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8005cb6:	e038      	b.n	8005d2a <USBD_GetDescriptor+0x286>
 8005cb8:	e037      	b.n	8005d2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	7c1b      	ldrb	r3, [r3, #16]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d109      	bne.n	8005cd6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005cc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cca:	f107 0208 	add.w	r2, r7, #8
 8005cce:	4610      	mov	r0, r2
 8005cd0:	4798      	blx	r3
 8005cd2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005cd4:	e029      	b.n	8005d2a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8005cd6:	6839      	ldr	r1, [r7, #0]
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 f9f3 	bl	80060c4 <USBD_CtlError>
        err++;
 8005cde:	7afb      	ldrb	r3, [r7, #11]
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	72fb      	strb	r3, [r7, #11]
      break;
 8005ce4:	e021      	b.n	8005d2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	7c1b      	ldrb	r3, [r3, #16]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d10d      	bne.n	8005d0a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf6:	f107 0208 	add.w	r2, r7, #8
 8005cfa:	4610      	mov	r0, r2
 8005cfc:	4798      	blx	r3
 8005cfe:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	3301      	adds	r3, #1
 8005d04:	2207      	movs	r2, #7
 8005d06:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005d08:	e00f      	b.n	8005d2a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8005d0a:	6839      	ldr	r1, [r7, #0]
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 f9d9 	bl	80060c4 <USBD_CtlError>
        err++;
 8005d12:	7afb      	ldrb	r3, [r7, #11]
 8005d14:	3301      	adds	r3, #1
 8005d16:	72fb      	strb	r3, [r7, #11]
      break;
 8005d18:	e007      	b.n	8005d2a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8005d1a:	6839      	ldr	r1, [r7, #0]
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 f9d1 	bl	80060c4 <USBD_CtlError>
      err++;
 8005d22:	7afb      	ldrb	r3, [r7, #11]
 8005d24:	3301      	adds	r3, #1
 8005d26:	72fb      	strb	r3, [r7, #11]
      break;
 8005d28:	bf00      	nop
  }

  if (err != 0U)
 8005d2a:	7afb      	ldrb	r3, [r7, #11]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d11c      	bne.n	8005d6a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8005d30:	893b      	ldrh	r3, [r7, #8]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d011      	beq.n	8005d5a <USBD_GetDescriptor+0x2b6>
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	88db      	ldrh	r3, [r3, #6]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00d      	beq.n	8005d5a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	88da      	ldrh	r2, [r3, #6]
 8005d42:	893b      	ldrh	r3, [r7, #8]
 8005d44:	4293      	cmp	r3, r2
 8005d46:	bf28      	it	cs
 8005d48:	4613      	movcs	r3, r2
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8005d4e:	893b      	ldrh	r3, [r7, #8]
 8005d50:	461a      	mov	r2, r3
 8005d52:	68f9      	ldr	r1, [r7, #12]
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 fa1f 	bl	8006198 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	88db      	ldrh	r3, [r3, #6]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d104      	bne.n	8005d6c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 fa76 	bl	8006254 <USBD_CtlSendStatus>
 8005d68:	e000      	b.n	8005d6c <USBD_GetDescriptor+0x2c8>
    return;
 8005d6a:	bf00      	nop
    }
  }
}
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop

08005d74 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	889b      	ldrh	r3, [r3, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d130      	bne.n	8005de8 <USBD_SetAddress+0x74>
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	88db      	ldrh	r3, [r3, #6]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d12c      	bne.n	8005de8 <USBD_SetAddress+0x74>
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	885b      	ldrh	r3, [r3, #2]
 8005d92:	2b7f      	cmp	r3, #127	; 0x7f
 8005d94:	d828      	bhi.n	8005de8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	885b      	ldrh	r3, [r3, #2]
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005da0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005da8:	2b03      	cmp	r3, #3
 8005daa:	d104      	bne.n	8005db6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8005dac:	6839      	ldr	r1, [r7, #0]
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 f988 	bl	80060c4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005db4:	e01c      	b.n	8005df0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	7bfa      	ldrb	r2, [r7, #15]
 8005dba:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005dbe:	7bfb      	ldrb	r3, [r7, #15]
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f000 fe11 	bl	80069ea <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f000 fa43 	bl	8006254 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8005dce:	7bfb      	ldrb	r3, [r7, #15]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d004      	beq.n	8005dde <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2202      	movs	r2, #2
 8005dd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ddc:	e008      	b.n	8005df0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2201      	movs	r2, #1
 8005de2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005de6:	e003      	b.n	8005df0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8005de8:	6839      	ldr	r1, [r7, #0]
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f96a 	bl	80060c4 <USBD_CtlError>
  }
}
 8005df0:	bf00      	nop
 8005df2:	3710      	adds	r7, #16
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	885b      	ldrh	r3, [r3, #2]
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	4b41      	ldr	r3, [pc, #260]	; (8005f10 <USBD_SetConfig+0x118>)
 8005e0a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005e0c:	4b40      	ldr	r3, [pc, #256]	; (8005f10 <USBD_SetConfig+0x118>)
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d904      	bls.n	8005e1e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8005e14:	6839      	ldr	r1, [r7, #0]
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 f954 	bl	80060c4 <USBD_CtlError>
 8005e1c:	e075      	b.n	8005f0a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	d002      	beq.n	8005e2e <USBD_SetConfig+0x36>
 8005e28:	2b03      	cmp	r3, #3
 8005e2a:	d023      	beq.n	8005e74 <USBD_SetConfig+0x7c>
 8005e2c:	e062      	b.n	8005ef4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8005e2e:	4b38      	ldr	r3, [pc, #224]	; (8005f10 <USBD_SetConfig+0x118>)
 8005e30:	781b      	ldrb	r3, [r3, #0]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d01a      	beq.n	8005e6c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8005e36:	4b36      	ldr	r3, [pc, #216]	; (8005f10 <USBD_SetConfig+0x118>)
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2203      	movs	r2, #3
 8005e44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005e48:	4b31      	ldr	r3, [pc, #196]	; (8005f10 <USBD_SetConfig+0x118>)
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f7ff f9f4 	bl	800523c <USBD_SetClassConfig>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	d104      	bne.n	8005e64 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8005e5a:	6839      	ldr	r1, [r7, #0]
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f931 	bl	80060c4 <USBD_CtlError>
            return;
 8005e62:	e052      	b.n	8005f0a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 f9f5 	bl	8006254 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8005e6a:	e04e      	b.n	8005f0a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 f9f1 	bl	8006254 <USBD_CtlSendStatus>
        break;
 8005e72:	e04a      	b.n	8005f0a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8005e74:	4b26      	ldr	r3, [pc, #152]	; (8005f10 <USBD_SetConfig+0x118>)
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d112      	bne.n	8005ea2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8005e84:	4b22      	ldr	r3, [pc, #136]	; (8005f10 <USBD_SetConfig+0x118>)
 8005e86:	781b      	ldrb	r3, [r3, #0]
 8005e88:	461a      	mov	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8005e8e:	4b20      	ldr	r3, [pc, #128]	; (8005f10 <USBD_SetConfig+0x118>)
 8005e90:	781b      	ldrb	r3, [r3, #0]
 8005e92:	4619      	mov	r1, r3
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7ff f9f0 	bl	800527a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f9da 	bl	8006254 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8005ea0:	e033      	b.n	8005f0a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8005ea2:	4b1b      	ldr	r3, [pc, #108]	; (8005f10 <USBD_SetConfig+0x118>)
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d01d      	beq.n	8005eec <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f7ff f9de 	bl	800527a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8005ebe:	4b14      	ldr	r3, [pc, #80]	; (8005f10 <USBD_SetConfig+0x118>)
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005ec8:	4b11      	ldr	r3, [pc, #68]	; (8005f10 <USBD_SetConfig+0x118>)
 8005eca:	781b      	ldrb	r3, [r3, #0]
 8005ecc:	4619      	mov	r1, r3
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7ff f9b4 	bl	800523c <USBD_SetClassConfig>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d104      	bne.n	8005ee4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8005eda:	6839      	ldr	r1, [r7, #0]
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 f8f1 	bl	80060c4 <USBD_CtlError>
            return;
 8005ee2:	e012      	b.n	8005f0a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 f9b5 	bl	8006254 <USBD_CtlSendStatus>
        break;
 8005eea:	e00e      	b.n	8005f0a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 f9b1 	bl	8006254 <USBD_CtlSendStatus>
        break;
 8005ef2:	e00a      	b.n	8005f0a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8005ef4:	6839      	ldr	r1, [r7, #0]
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f8e4 	bl	80060c4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8005efc:	4b04      	ldr	r3, [pc, #16]	; (8005f10 <USBD_SetConfig+0x118>)
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	4619      	mov	r1, r3
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7ff f9b9 	bl	800527a <USBD_ClrClassConfig>
        break;
 8005f08:	bf00      	nop
    }
  }
}
 8005f0a:	3708      	adds	r7, #8
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	20000198 	.word	0x20000198

08005f14 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	88db      	ldrh	r3, [r3, #6]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d004      	beq.n	8005f30 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8005f26:	6839      	ldr	r1, [r7, #0]
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f000 f8cb 	bl	80060c4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8005f2e:	e021      	b.n	8005f74 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	db17      	blt.n	8005f6a <USBD_GetConfig+0x56>
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	dd02      	ble.n	8005f44 <USBD_GetConfig+0x30>
 8005f3e:	2b03      	cmp	r3, #3
 8005f40:	d00b      	beq.n	8005f5a <USBD_GetConfig+0x46>
 8005f42:	e012      	b.n	8005f6a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	3308      	adds	r3, #8
 8005f4e:	2201      	movs	r2, #1
 8005f50:	4619      	mov	r1, r3
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f920 	bl	8006198 <USBD_CtlSendData>
        break;
 8005f58:	e00c      	b.n	8005f74 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	3304      	adds	r3, #4
 8005f5e:	2201      	movs	r2, #1
 8005f60:	4619      	mov	r1, r3
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 f918 	bl	8006198 <USBD_CtlSendData>
        break;
 8005f68:	e004      	b.n	8005f74 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8005f6a:	6839      	ldr	r1, [r7, #0]
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 f8a9 	bl	80060c4 <USBD_CtlError>
        break;
 8005f72:	bf00      	nop
}
 8005f74:	bf00      	nop
 8005f76:	3708      	adds	r7, #8
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f8c:	3b01      	subs	r3, #1
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d81e      	bhi.n	8005fd0 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	88db      	ldrh	r3, [r3, #6]
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d004      	beq.n	8005fa4 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8005f9a:	6839      	ldr	r1, [r7, #0]
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 f891 	bl	80060c4 <USBD_CtlError>
        break;
 8005fa2:	e01a      	b.n	8005fda <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d005      	beq.n	8005fc0 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	f043 0202 	orr.w	r2, r3, #2
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	330c      	adds	r3, #12
 8005fc4:	2202      	movs	r2, #2
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f000 f8e5 	bl	8006198 <USBD_CtlSendData>
      break;
 8005fce:	e004      	b.n	8005fda <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8005fd0:	6839      	ldr	r1, [r7, #0]
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 f876 	bl	80060c4 <USBD_CtlError>
      break;
 8005fd8:	bf00      	nop
  }
}
 8005fda:	bf00      	nop
 8005fdc:	3708      	adds	r7, #8
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}

08005fe2 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8005fe2:	b580      	push	{r7, lr}
 8005fe4:	b082      	sub	sp, #8
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	6078      	str	r0, [r7, #4]
 8005fea:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	885b      	ldrh	r3, [r3, #2]
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d106      	bne.n	8006002 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 f929 	bl	8006254 <USBD_CtlSendStatus>
  }
}
 8006002:	bf00      	nop
 8006004:	3708      	adds	r7, #8
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b082      	sub	sp, #8
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
 8006012:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800601a:	3b01      	subs	r3, #1
 800601c:	2b02      	cmp	r3, #2
 800601e:	d80b      	bhi.n	8006038 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	885b      	ldrh	r3, [r3, #2]
 8006024:	2b01      	cmp	r3, #1
 8006026:	d10c      	bne.n	8006042 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 f90f 	bl	8006254 <USBD_CtlSendStatus>
      }
      break;
 8006036:	e004      	b.n	8006042 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006038:	6839      	ldr	r1, [r7, #0]
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 f842 	bl	80060c4 <USBD_CtlError>
      break;
 8006040:	e000      	b.n	8006044 <USBD_ClrFeature+0x3a>
      break;
 8006042:	bf00      	nop
  }
}
 8006044:	bf00      	nop
 8006046:	3708      	adds	r7, #8
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	781a      	ldrb	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	785a      	ldrb	r2, [r3, #1]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	3302      	adds	r3, #2
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	b29a      	uxth	r2, r3
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	3303      	adds	r3, #3
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	b29b      	uxth	r3, r3
 8006076:	021b      	lsls	r3, r3, #8
 8006078:	b29b      	uxth	r3, r3
 800607a:	4413      	add	r3, r2
 800607c:	b29a      	uxth	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	3304      	adds	r3, #4
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	b29a      	uxth	r2, r3
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	3305      	adds	r3, #5
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	b29b      	uxth	r3, r3
 8006092:	021b      	lsls	r3, r3, #8
 8006094:	b29b      	uxth	r3, r3
 8006096:	4413      	add	r3, r2
 8006098:	b29a      	uxth	r2, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	3306      	adds	r3, #6
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	b29a      	uxth	r2, r3
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	3307      	adds	r3, #7
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	021b      	lsls	r3, r3, #8
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	4413      	add	r3, r2
 80060b4:	b29a      	uxth	r2, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	80da      	strh	r2, [r3, #6]

}
 80060ba:	bf00      	nop
 80060bc:	370c      	adds	r7, #12
 80060be:	46bd      	mov	sp, r7
 80060c0:	bc80      	pop	{r7}
 80060c2:	4770      	bx	lr

080060c4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80060ce:	2180      	movs	r1, #128	; 0x80
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 fc27 	bl	8006924 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80060d6:	2100      	movs	r1, #0
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 fc23 	bl	8006924 <USBD_LL_StallEP>
}
 80060de:	bf00      	nop
 80060e0:	3708      	adds	r7, #8
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}

080060e6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80060e6:	b580      	push	{r7, lr}
 80060e8:	b086      	sub	sp, #24
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	60f8      	str	r0, [r7, #12]
 80060ee:	60b9      	str	r1, [r7, #8]
 80060f0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80060f2:	2300      	movs	r3, #0
 80060f4:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d032      	beq.n	8006162 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80060fc:	68f8      	ldr	r0, [r7, #12]
 80060fe:	f000 f834 	bl	800616a <USBD_GetLen>
 8006102:	4603      	mov	r3, r0
 8006104:	3301      	adds	r3, #1
 8006106:	b29b      	uxth	r3, r3
 8006108:	005b      	lsls	r3, r3, #1
 800610a:	b29a      	uxth	r2, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8006110:	7dfb      	ldrb	r3, [r7, #23]
 8006112:	1c5a      	adds	r2, r3, #1
 8006114:	75fa      	strb	r2, [r7, #23]
 8006116:	461a      	mov	r2, r3
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	4413      	add	r3, r2
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	7812      	ldrb	r2, [r2, #0]
 8006120:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8006122:	7dfb      	ldrb	r3, [r7, #23]
 8006124:	1c5a      	adds	r2, r3, #1
 8006126:	75fa      	strb	r2, [r7, #23]
 8006128:	461a      	mov	r2, r3
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	4413      	add	r3, r2
 800612e:	2203      	movs	r2, #3
 8006130:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8006132:	e012      	b.n	800615a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	1c5a      	adds	r2, r3, #1
 8006138:	60fa      	str	r2, [r7, #12]
 800613a:	7dfa      	ldrb	r2, [r7, #23]
 800613c:	1c51      	adds	r1, r2, #1
 800613e:	75f9      	strb	r1, [r7, #23]
 8006140:	4611      	mov	r1, r2
 8006142:	68ba      	ldr	r2, [r7, #8]
 8006144:	440a      	add	r2, r1
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800614a:	7dfb      	ldrb	r3, [r7, #23]
 800614c:	1c5a      	adds	r2, r3, #1
 800614e:	75fa      	strb	r2, [r7, #23]
 8006150:	461a      	mov	r2, r3
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	4413      	add	r3, r2
 8006156:	2200      	movs	r2, #0
 8006158:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e8      	bne.n	8006134 <USBD_GetString+0x4e>
    }
  }
}
 8006162:	bf00      	nop
 8006164:	3718      	adds	r7, #24
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}

0800616a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800616a:	b480      	push	{r7}
 800616c:	b085      	sub	sp, #20
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006172:	2300      	movs	r3, #0
 8006174:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8006176:	e005      	b.n	8006184 <USBD_GetLen+0x1a>
  {
    len++;
 8006178:	7bfb      	ldrb	r3, [r7, #15]
 800617a:	3301      	adds	r3, #1
 800617c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	3301      	adds	r3, #1
 8006182:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	781b      	ldrb	r3, [r3, #0]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1f5      	bne.n	8006178 <USBD_GetLen+0xe>
  }

  return len;
 800618c:	7bfb      	ldrb	r3, [r7, #15]
}
 800618e:	4618      	mov	r0, r3
 8006190:	3714      	adds	r7, #20
 8006192:	46bd      	mov	sp, r7
 8006194:	bc80      	pop	{r7}
 8006196:	4770      	bx	lr

08006198 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	4613      	mov	r3, r2
 80061a4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2202      	movs	r2, #2
 80061aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80061ae:	88fa      	ldrh	r2, [r7, #6]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80061b4:	88fa      	ldrh	r2, [r7, #6]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80061ba:	88fb      	ldrh	r3, [r7, #6]
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	2100      	movs	r1, #0
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f000 fc31 	bl	8006a28 <USBD_LL_Transmit>

  return USBD_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3710      	adds	r7, #16
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	4613      	mov	r3, r2
 80061dc:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80061de:	88fb      	ldrh	r3, [r7, #6]
 80061e0:	68ba      	ldr	r2, [r7, #8]
 80061e2:	2100      	movs	r1, #0
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f000 fc1f 	bl	8006a28 <USBD_LL_Transmit>

  return USBD_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3710      	adds	r7, #16
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	4613      	mov	r3, r2
 8006200:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2203      	movs	r2, #3
 8006206:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800620a:	88fa      	ldrh	r2, [r7, #6]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8006212:	88fa      	ldrh	r2, [r7, #6]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800621a:	88fb      	ldrh	r3, [r7, #6]
 800621c:	68ba      	ldr	r2, [r7, #8]
 800621e:	2100      	movs	r1, #0
 8006220:	68f8      	ldr	r0, [r7, #12]
 8006222:	f000 fc24 	bl	8006a6e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3710      	adds	r7, #16
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	4613      	mov	r3, r2
 800623c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800623e:	88fb      	ldrh	r3, [r7, #6]
 8006240:	68ba      	ldr	r2, [r7, #8]
 8006242:	2100      	movs	r1, #0
 8006244:	68f8      	ldr	r0, [r7, #12]
 8006246:	f000 fc12 	bl	8006a6e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b082      	sub	sp, #8
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2204      	movs	r2, #4
 8006260:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006264:	2300      	movs	r3, #0
 8006266:	2200      	movs	r2, #0
 8006268:	2100      	movs	r1, #0
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fbdc 	bl	8006a28 <USBD_LL_Transmit>

  return USBD_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800627a:	b580      	push	{r7, lr}
 800627c:	b082      	sub	sp, #8
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2205      	movs	r2, #5
 8006286:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800628a:	2300      	movs	r3, #0
 800628c:	2200      	movs	r2, #0
 800628e:	2100      	movs	r1, #0
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 fbec 	bl	8006a6e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006296:	2300      	movs	r3, #0
}
 8006298:	4618      	mov	r0, r3
 800629a:	3708      	adds	r7, #8
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80062a4:	2200      	movs	r2, #0
 80062a6:	4912      	ldr	r1, [pc, #72]	; (80062f0 <MX_USB_DEVICE_Init+0x50>)
 80062a8:	4812      	ldr	r0, [pc, #72]	; (80062f4 <MX_USB_DEVICE_Init+0x54>)
 80062aa:	f7fe ff6d 	bl	8005188 <USBD_Init>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d001      	beq.n	80062b8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80062b4:	f7fa f97c 	bl	80005b0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80062b8:	490f      	ldr	r1, [pc, #60]	; (80062f8 <MX_USB_DEVICE_Init+0x58>)
 80062ba:	480e      	ldr	r0, [pc, #56]	; (80062f4 <MX_USB_DEVICE_Init+0x54>)
 80062bc:	f7fe ff8f 	bl	80051de <USBD_RegisterClass>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d001      	beq.n	80062ca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80062c6:	f7fa f973 	bl	80005b0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80062ca:	490c      	ldr	r1, [pc, #48]	; (80062fc <MX_USB_DEVICE_Init+0x5c>)
 80062cc:	4809      	ldr	r0, [pc, #36]	; (80062f4 <MX_USB_DEVICE_Init+0x54>)
 80062ce:	f7fe feef 	bl	80050b0 <USBD_CDC_RegisterInterface>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d001      	beq.n	80062dc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80062d8:	f7fa f96a 	bl	80005b0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80062dc:	4805      	ldr	r0, [pc, #20]	; (80062f4 <MX_USB_DEVICE_Init+0x54>)
 80062de:	f7fe ff97 	bl	8005210 <USBD_Start>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d001      	beq.n	80062ec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80062e8:	f7fa f962 	bl	80005b0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80062ec:	bf00      	nop
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	2000012c 	.word	0x2000012c
 80062f4:	20000534 	.word	0x20000534
 80062f8:	20000018 	.word	0x20000018
 80062fc:	2000011c 	.word	0x2000011c

08006300 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006304:	2200      	movs	r2, #0
 8006306:	4905      	ldr	r1, [pc, #20]	; (800631c <CDC_Init_FS+0x1c>)
 8006308:	4805      	ldr	r0, [pc, #20]	; (8006320 <CDC_Init_FS+0x20>)
 800630a:	f7fe fee7 	bl	80050dc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800630e:	4905      	ldr	r1, [pc, #20]	; (8006324 <CDC_Init_FS+0x24>)
 8006310:	4803      	ldr	r0, [pc, #12]	; (8006320 <CDC_Init_FS+0x20>)
 8006312:	f7fe fefc 	bl	800510e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006316:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006318:	4618      	mov	r0, r3
 800631a:	bd80      	pop	{r7, pc}
 800631c:	20000be0 	.word	0x20000be0
 8006320:	20000534 	.word	0x20000534
 8006324:	200007f8 	.word	0x200007f8

08006328 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006328:	b480      	push	{r7}
 800632a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800632c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800632e:	4618      	mov	r0, r3
 8006330:	46bd      	mov	sp, r7
 8006332:	bc80      	pop	{r7}
 8006334:	4770      	bx	lr
	...

08006338 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	4603      	mov	r3, r0
 8006340:	6039      	str	r1, [r7, #0]
 8006342:	71fb      	strb	r3, [r7, #7]
 8006344:	4613      	mov	r3, r2
 8006346:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006348:	79fb      	ldrb	r3, [r7, #7]
 800634a:	2b23      	cmp	r3, #35	; 0x23
 800634c:	d84a      	bhi.n	80063e4 <CDC_Control_FS+0xac>
 800634e:	a201      	add	r2, pc, #4	; (adr r2, 8006354 <CDC_Control_FS+0x1c>)
 8006350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006354:	080063e5 	.word	0x080063e5
 8006358:	080063e5 	.word	0x080063e5
 800635c:	080063e5 	.word	0x080063e5
 8006360:	080063e5 	.word	0x080063e5
 8006364:	080063e5 	.word	0x080063e5
 8006368:	080063e5 	.word	0x080063e5
 800636c:	080063e5 	.word	0x080063e5
 8006370:	080063e5 	.word	0x080063e5
 8006374:	080063e5 	.word	0x080063e5
 8006378:	080063e5 	.word	0x080063e5
 800637c:	080063e5 	.word	0x080063e5
 8006380:	080063e5 	.word	0x080063e5
 8006384:	080063e5 	.word	0x080063e5
 8006388:	080063e5 	.word	0x080063e5
 800638c:	080063e5 	.word	0x080063e5
 8006390:	080063e5 	.word	0x080063e5
 8006394:	080063e5 	.word	0x080063e5
 8006398:	080063e5 	.word	0x080063e5
 800639c:	080063e5 	.word	0x080063e5
 80063a0:	080063e5 	.word	0x080063e5
 80063a4:	080063e5 	.word	0x080063e5
 80063a8:	080063e5 	.word	0x080063e5
 80063ac:	080063e5 	.word	0x080063e5
 80063b0:	080063e5 	.word	0x080063e5
 80063b4:	080063e5 	.word	0x080063e5
 80063b8:	080063e5 	.word	0x080063e5
 80063bc:	080063e5 	.word	0x080063e5
 80063c0:	080063e5 	.word	0x080063e5
 80063c4:	080063e5 	.word	0x080063e5
 80063c8:	080063e5 	.word	0x080063e5
 80063cc:	080063e5 	.word	0x080063e5
 80063d0:	080063e5 	.word	0x080063e5
 80063d4:	080063e5 	.word	0x080063e5
 80063d8:	080063e5 	.word	0x080063e5
 80063dc:	080063e5 	.word	0x080063e5
 80063e0:	080063e5 	.word	0x080063e5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80063e4:	bf00      	nop
  }

  return (USBD_OK);
 80063e6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bc80      	pop	{r7}
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop

080063f4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80063fe:	6879      	ldr	r1, [r7, #4]
 8006400:	4805      	ldr	r0, [pc, #20]	; (8006418 <CDC_Receive_FS+0x24>)
 8006402:	f7fe fe84 	bl	800510e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006406:	4804      	ldr	r0, [pc, #16]	; (8006418 <CDC_Receive_FS+0x24>)
 8006408:	f7fe fe94 	bl	8005134 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800640c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800640e:	4618      	mov	r0, r3
 8006410:	3708      	adds	r7, #8
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	20000534 	.word	0x20000534

0800641c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	4603      	mov	r3, r0
 8006424:	6039      	str	r1, [r7, #0]
 8006426:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	2212      	movs	r2, #18
 800642c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800642e:	4b03      	ldr	r3, [pc, #12]	; (800643c <USBD_FS_DeviceDescriptor+0x20>)
}
 8006430:	4618      	mov	r0, r3
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	bc80      	pop	{r7}
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	20000148 	.word	0x20000148

08006440 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	4603      	mov	r3, r0
 8006448:	6039      	str	r1, [r7, #0]
 800644a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	2204      	movs	r2, #4
 8006450:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006452:	4b03      	ldr	r3, [pc, #12]	; (8006460 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006454:	4618      	mov	r0, r3
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	bc80      	pop	{r7}
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	2000015c 	.word	0x2000015c

08006464 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	4603      	mov	r3, r0
 800646c:	6039      	str	r1, [r7, #0]
 800646e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006470:	79fb      	ldrb	r3, [r7, #7]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d105      	bne.n	8006482 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006476:	683a      	ldr	r2, [r7, #0]
 8006478:	4907      	ldr	r1, [pc, #28]	; (8006498 <USBD_FS_ProductStrDescriptor+0x34>)
 800647a:	4808      	ldr	r0, [pc, #32]	; (800649c <USBD_FS_ProductStrDescriptor+0x38>)
 800647c:	f7ff fe33 	bl	80060e6 <USBD_GetString>
 8006480:	e004      	b.n	800648c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006482:	683a      	ldr	r2, [r7, #0]
 8006484:	4904      	ldr	r1, [pc, #16]	; (8006498 <USBD_FS_ProductStrDescriptor+0x34>)
 8006486:	4805      	ldr	r0, [pc, #20]	; (800649c <USBD_FS_ProductStrDescriptor+0x38>)
 8006488:	f7ff fe2d 	bl	80060e6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800648c:	4b02      	ldr	r3, [pc, #8]	; (8006498 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800648e:	4618      	mov	r0, r3
 8006490:	3708      	adds	r7, #8
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	20000fc8 	.word	0x20000fc8
 800649c:	08006bf8 	.word	0x08006bf8

080064a0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	4603      	mov	r3, r0
 80064a8:	6039      	str	r1, [r7, #0]
 80064aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	4904      	ldr	r1, [pc, #16]	; (80064c0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80064b0:	4804      	ldr	r0, [pc, #16]	; (80064c4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80064b2:	f7ff fe18 	bl	80060e6 <USBD_GetString>
  return USBD_StrDesc;
 80064b6:	4b02      	ldr	r3, [pc, #8]	; (80064c0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3708      	adds	r7, #8
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}
 80064c0:	20000fc8 	.word	0x20000fc8
 80064c4:	08006c10 	.word	0x08006c10

080064c8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b082      	sub	sp, #8
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	4603      	mov	r3, r0
 80064d0:	6039      	str	r1, [r7, #0]
 80064d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	221a      	movs	r2, #26
 80064d8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80064da:	f000 f843 	bl	8006564 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80064de:	4b02      	ldr	r3, [pc, #8]	; (80064e8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3708      	adds	r7, #8
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	20000160 	.word	0x20000160

080064ec <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	4603      	mov	r3, r0
 80064f4:	6039      	str	r1, [r7, #0]
 80064f6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80064f8:	79fb      	ldrb	r3, [r7, #7]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d105      	bne.n	800650a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80064fe:	683a      	ldr	r2, [r7, #0]
 8006500:	4907      	ldr	r1, [pc, #28]	; (8006520 <USBD_FS_ConfigStrDescriptor+0x34>)
 8006502:	4808      	ldr	r0, [pc, #32]	; (8006524 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006504:	f7ff fdef 	bl	80060e6 <USBD_GetString>
 8006508:	e004      	b.n	8006514 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800650a:	683a      	ldr	r2, [r7, #0]
 800650c:	4904      	ldr	r1, [pc, #16]	; (8006520 <USBD_FS_ConfigStrDescriptor+0x34>)
 800650e:	4805      	ldr	r0, [pc, #20]	; (8006524 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006510:	f7ff fde9 	bl	80060e6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006514:	4b02      	ldr	r3, [pc, #8]	; (8006520 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8006516:	4618      	mov	r0, r3
 8006518:	3708      	adds	r7, #8
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	20000fc8 	.word	0x20000fc8
 8006524:	08006c24 	.word	0x08006c24

08006528 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
 800652e:	4603      	mov	r3, r0
 8006530:	6039      	str	r1, [r7, #0]
 8006532:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006534:	79fb      	ldrb	r3, [r7, #7]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d105      	bne.n	8006546 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800653a:	683a      	ldr	r2, [r7, #0]
 800653c:	4907      	ldr	r1, [pc, #28]	; (800655c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800653e:	4808      	ldr	r0, [pc, #32]	; (8006560 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006540:	f7ff fdd1 	bl	80060e6 <USBD_GetString>
 8006544:	e004      	b.n	8006550 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	4904      	ldr	r1, [pc, #16]	; (800655c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800654a:	4805      	ldr	r0, [pc, #20]	; (8006560 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800654c:	f7ff fdcb 	bl	80060e6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006550:	4b02      	ldr	r3, [pc, #8]	; (800655c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8006552:	4618      	mov	r0, r3
 8006554:	3708      	adds	r7, #8
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
 800655a:	bf00      	nop
 800655c:	20000fc8 	.word	0x20000fc8
 8006560:	08006c30 	.word	0x08006c30

08006564 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800656a:	4b0f      	ldr	r3, [pc, #60]	; (80065a8 <Get_SerialNum+0x44>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006570:	4b0e      	ldr	r3, [pc, #56]	; (80065ac <Get_SerialNum+0x48>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006576:	4b0e      	ldr	r3, [pc, #56]	; (80065b0 <Get_SerialNum+0x4c>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800657c:	68fa      	ldr	r2, [r7, #12]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	4413      	add	r3, r2
 8006582:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d009      	beq.n	800659e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800658a:	2208      	movs	r2, #8
 800658c:	4909      	ldr	r1, [pc, #36]	; (80065b4 <Get_SerialNum+0x50>)
 800658e:	68f8      	ldr	r0, [r7, #12]
 8006590:	f000 f814 	bl	80065bc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006594:	2204      	movs	r2, #4
 8006596:	4908      	ldr	r1, [pc, #32]	; (80065b8 <Get_SerialNum+0x54>)
 8006598:	68b8      	ldr	r0, [r7, #8]
 800659a:	f000 f80f 	bl	80065bc <IntToUnicode>
  }
}
 800659e:	bf00      	nop
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	1ffff7e8 	.word	0x1ffff7e8
 80065ac:	1ffff7ec 	.word	0x1ffff7ec
 80065b0:	1ffff7f0 	.word	0x1ffff7f0
 80065b4:	20000162 	.word	0x20000162
 80065b8:	20000172 	.word	0x20000172

080065bc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80065bc:	b480      	push	{r7}
 80065be:	b087      	sub	sp, #28
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	4613      	mov	r3, r2
 80065c8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80065ca:	2300      	movs	r3, #0
 80065cc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80065ce:	2300      	movs	r3, #0
 80065d0:	75fb      	strb	r3, [r7, #23]
 80065d2:	e027      	b.n	8006624 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	0f1b      	lsrs	r3, r3, #28
 80065d8:	2b09      	cmp	r3, #9
 80065da:	d80b      	bhi.n	80065f4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	0f1b      	lsrs	r3, r3, #28
 80065e0:	b2da      	uxtb	r2, r3
 80065e2:	7dfb      	ldrb	r3, [r7, #23]
 80065e4:	005b      	lsls	r3, r3, #1
 80065e6:	4619      	mov	r1, r3
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	440b      	add	r3, r1
 80065ec:	3230      	adds	r2, #48	; 0x30
 80065ee:	b2d2      	uxtb	r2, r2
 80065f0:	701a      	strb	r2, [r3, #0]
 80065f2:	e00a      	b.n	800660a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	0f1b      	lsrs	r3, r3, #28
 80065f8:	b2da      	uxtb	r2, r3
 80065fa:	7dfb      	ldrb	r3, [r7, #23]
 80065fc:	005b      	lsls	r3, r3, #1
 80065fe:	4619      	mov	r1, r3
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	440b      	add	r3, r1
 8006604:	3237      	adds	r2, #55	; 0x37
 8006606:	b2d2      	uxtb	r2, r2
 8006608:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	011b      	lsls	r3, r3, #4
 800660e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8006610:	7dfb      	ldrb	r3, [r7, #23]
 8006612:	005b      	lsls	r3, r3, #1
 8006614:	3301      	adds	r3, #1
 8006616:	68ba      	ldr	r2, [r7, #8]
 8006618:	4413      	add	r3, r2
 800661a:	2200      	movs	r2, #0
 800661c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800661e:	7dfb      	ldrb	r3, [r7, #23]
 8006620:	3301      	adds	r3, #1
 8006622:	75fb      	strb	r3, [r7, #23]
 8006624:	7dfa      	ldrb	r2, [r7, #23]
 8006626:	79fb      	ldrb	r3, [r7, #7]
 8006628:	429a      	cmp	r2, r3
 800662a:	d3d3      	bcc.n	80065d4 <IntToUnicode+0x18>
  }
}
 800662c:	bf00      	nop
 800662e:	371c      	adds	r7, #28
 8006630:	46bd      	mov	sp, r7
 8006632:	bc80      	pop	{r7}
 8006634:	4770      	bx	lr
	...

08006638 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a0d      	ldr	r2, [pc, #52]	; (800667c <HAL_PCD_MspInit+0x44>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d113      	bne.n	8006672 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800664a:	4b0d      	ldr	r3, [pc, #52]	; (8006680 <HAL_PCD_MspInit+0x48>)
 800664c:	69db      	ldr	r3, [r3, #28]
 800664e:	4a0c      	ldr	r2, [pc, #48]	; (8006680 <HAL_PCD_MspInit+0x48>)
 8006650:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006654:	61d3      	str	r3, [r2, #28]
 8006656:	4b0a      	ldr	r3, [pc, #40]	; (8006680 <HAL_PCD_MspInit+0x48>)
 8006658:	69db      	ldr	r3, [r3, #28]
 800665a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8006662:	2200      	movs	r2, #0
 8006664:	2100      	movs	r1, #0
 8006666:	2014      	movs	r0, #20
 8006668:	f7fa fd27 	bl	80010ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800666c:	2014      	movs	r0, #20
 800666e:	f7fa fd40 	bl	80010f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8006672:	bf00      	nop
 8006674:	3710      	adds	r7, #16
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	40005c00 	.word	0x40005c00
 8006680:	40021000 	.word	0x40021000

08006684 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8006698:	4619      	mov	r1, r3
 800669a:	4610      	mov	r0, r2
 800669c:	f7fe fe00 	bl	80052a0 <USBD_LL_SetupStage>
}
 80066a0:	bf00      	nop
 80066a2:	3708      	adds	r7, #8
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	460b      	mov	r3, r1
 80066b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 80066ba:	78fb      	ldrb	r3, [r7, #3]
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	015b      	lsls	r3, r3, #5
 80066c0:	4413      	add	r3, r2
 80066c2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	78fb      	ldrb	r3, [r7, #3]
 80066ca:	4619      	mov	r1, r3
 80066cc:	f7fe fe33 	bl	8005336 <USBD_LL_DataOutStage>
}
 80066d0:	bf00      	nop
 80066d2:	3708      	adds	r7, #8
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	460b      	mov	r3, r1
 80066e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 80066ea:	78fb      	ldrb	r3, [r7, #3]
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	015b      	lsls	r3, r3, #5
 80066f0:	4413      	add	r3, r2
 80066f2:	333c      	adds	r3, #60	; 0x3c
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	78fb      	ldrb	r3, [r7, #3]
 80066f8:	4619      	mov	r1, r3
 80066fa:	f7fe fe8d 	bl	8005418 <USBD_LL_DataInStage>
}
 80066fe:	bf00      	nop
 8006700:	3708      	adds	r7, #8
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b082      	sub	sp, #8
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006714:	4618      	mov	r0, r3
 8006716:	f7fe ff9d 	bl	8005654 <USBD_LL_SOF>
}
 800671a:	bf00      	nop
 800671c:	3708      	adds	r7, #8
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}

08006722 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8006722:	b580      	push	{r7, lr}
 8006724:	b084      	sub	sp, #16
 8006726:	af00      	add	r7, sp, #0
 8006728:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800672a:	2301      	movs	r3, #1
 800672c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	2b02      	cmp	r3, #2
 8006734:	d001      	beq.n	800673a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006736:	f7f9 ff3b 	bl	80005b0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006740:	7bfa      	ldrb	r2, [r7, #15]
 8006742:	4611      	mov	r1, r2
 8006744:	4618      	mov	r0, r3
 8006746:	f7fe ff4d 	bl	80055e4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006750:	4618      	mov	r0, r3
 8006752:	f7fe ff06 	bl	8005562 <USBD_LL_Reset>
}
 8006756:	bf00      	nop
 8006758:	3710      	adds	r7, #16
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}
	...

08006760 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b082      	sub	sp, #8
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800676e:	4618      	mov	r0, r3
 8006770:	f7fe ff47 	bl	8005602 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d005      	beq.n	8006788 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800677c:	4b04      	ldr	r3, [pc, #16]	; (8006790 <HAL_PCD_SuspendCallback+0x30>)
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	4a03      	ldr	r2, [pc, #12]	; (8006790 <HAL_PCD_SuspendCallback+0x30>)
 8006782:	f043 0306 	orr.w	r3, r3, #6
 8006786:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006788:	bf00      	nop
 800678a:	3708      	adds	r7, #8
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}
 8006790:	e000ed00 	.word	0xe000ed00

08006794 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b082      	sub	sp, #8
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7fe ff41 	bl	800562a <USBD_LL_Resume>
}
 80067a8:	bf00      	nop
 80067aa:	3708      	adds	r7, #8
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b082      	sub	sp, #8
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80067b8:	4a28      	ldr	r2, [pc, #160]	; (800685c <USBD_LL_Init+0xac>)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a26      	ldr	r2, [pc, #152]	; (800685c <USBD_LL_Init+0xac>)
 80067c4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 80067c8:	4b24      	ldr	r3, [pc, #144]	; (800685c <USBD_LL_Init+0xac>)
 80067ca:	4a25      	ldr	r2, [pc, #148]	; (8006860 <USBD_LL_Init+0xb0>)
 80067cc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80067ce:	4b23      	ldr	r3, [pc, #140]	; (800685c <USBD_LL_Init+0xac>)
 80067d0:	2208      	movs	r2, #8
 80067d2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80067d4:	4b21      	ldr	r3, [pc, #132]	; (800685c <USBD_LL_Init+0xac>)
 80067d6:	2202      	movs	r2, #2
 80067d8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80067da:	4b20      	ldr	r3, [pc, #128]	; (800685c <USBD_LL_Init+0xac>)
 80067dc:	2200      	movs	r2, #0
 80067de:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80067e0:	4b1e      	ldr	r3, [pc, #120]	; (800685c <USBD_LL_Init+0xac>)
 80067e2:	2200      	movs	r2, #0
 80067e4:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80067e6:	4b1d      	ldr	r3, [pc, #116]	; (800685c <USBD_LL_Init+0xac>)
 80067e8:	2200      	movs	r2, #0
 80067ea:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80067ec:	481b      	ldr	r0, [pc, #108]	; (800685c <USBD_LL_Init+0xac>)
 80067ee:	f7fa ff11 	bl	8001614 <HAL_PCD_Init>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d001      	beq.n	80067fc <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 80067f8:	f7f9 feda 	bl	80005b0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006802:	2318      	movs	r3, #24
 8006804:	2200      	movs	r2, #0
 8006806:	2100      	movs	r1, #0
 8006808:	f7fb fdaa 	bl	8002360 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006812:	2358      	movs	r3, #88	; 0x58
 8006814:	2200      	movs	r2, #0
 8006816:	2180      	movs	r1, #128	; 0x80
 8006818:	f7fb fda2 	bl	8002360 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006822:	23c0      	movs	r3, #192	; 0xc0
 8006824:	2200      	movs	r2, #0
 8006826:	2181      	movs	r1, #129	; 0x81
 8006828:	f7fb fd9a 	bl	8002360 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006832:	f44f 7388 	mov.w	r3, #272	; 0x110
 8006836:	2200      	movs	r2, #0
 8006838:	2101      	movs	r1, #1
 800683a:	f7fb fd91 	bl	8002360 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006844:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006848:	2200      	movs	r2, #0
 800684a:	2182      	movs	r1, #130	; 0x82
 800684c:	f7fb fd88 	bl	8002360 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8006850:	2300      	movs	r3, #0
}
 8006852:	4618      	mov	r0, r3
 8006854:	3708      	adds	r7, #8
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop
 800685c:	200011c8 	.word	0x200011c8
 8006860:	40005c00 	.word	0x40005c00

08006864 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800686c:	2300      	movs	r3, #0
 800686e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006870:	2300      	movs	r3, #0
 8006872:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800687a:	4618      	mov	r0, r3
 800687c:	f7fa ffab 	bl	80017d6 <HAL_PCD_Start>
 8006880:	4603      	mov	r3, r0
 8006882:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006884:	7bfb      	ldrb	r3, [r7, #15]
 8006886:	4618      	mov	r0, r3
 8006888:	f000 f948 	bl	8006b1c <USBD_Get_USB_Status>
 800688c:	4603      	mov	r3, r0
 800688e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006890:	7bbb      	ldrb	r3, [r7, #14]
}
 8006892:	4618      	mov	r0, r3
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800689a:	b580      	push	{r7, lr}
 800689c:	b084      	sub	sp, #16
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
 80068a2:	4608      	mov	r0, r1
 80068a4:	4611      	mov	r1, r2
 80068a6:	461a      	mov	r2, r3
 80068a8:	4603      	mov	r3, r0
 80068aa:	70fb      	strb	r3, [r7, #3]
 80068ac:	460b      	mov	r3, r1
 80068ae:	70bb      	strb	r3, [r7, #2]
 80068b0:	4613      	mov	r3, r2
 80068b2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80068b4:	2300      	movs	r3, #0
 80068b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80068b8:	2300      	movs	r3, #0
 80068ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80068c2:	78bb      	ldrb	r3, [r7, #2]
 80068c4:	883a      	ldrh	r2, [r7, #0]
 80068c6:	78f9      	ldrb	r1, [r7, #3]
 80068c8:	f7fb f8de 	bl	8001a88 <HAL_PCD_EP_Open>
 80068cc:	4603      	mov	r3, r0
 80068ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80068d0:	7bfb      	ldrb	r3, [r7, #15]
 80068d2:	4618      	mov	r0, r3
 80068d4:	f000 f922 	bl	8006b1c <USBD_Get_USB_Status>
 80068d8:	4603      	mov	r3, r0
 80068da:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 80068dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}

080068e6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80068e6:	b580      	push	{r7, lr}
 80068e8:	b084      	sub	sp, #16
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
 80068ee:	460b      	mov	r3, r1
 80068f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80068f2:	2300      	movs	r3, #0
 80068f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80068f6:	2300      	movs	r3, #0
 80068f8:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006900:	78fa      	ldrb	r2, [r7, #3]
 8006902:	4611      	mov	r1, r2
 8006904:	4618      	mov	r0, r3
 8006906:	f7fb f91f 	bl	8001b48 <HAL_PCD_EP_Close>
 800690a:	4603      	mov	r3, r0
 800690c:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800690e:	7bfb      	ldrb	r3, [r7, #15]
 8006910:	4618      	mov	r0, r3
 8006912:	f000 f903 	bl	8006b1c <USBD_Get_USB_Status>
 8006916:	4603      	mov	r3, r0
 8006918:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800691a:	7bbb      	ldrb	r3, [r7, #14]
}
 800691c:	4618      	mov	r0, r3
 800691e:	3710      	adds	r7, #16
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}

08006924 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	460b      	mov	r3, r1
 800692e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006930:	2300      	movs	r3, #0
 8006932:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006934:	2300      	movs	r3, #0
 8006936:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800693e:	78fa      	ldrb	r2, [r7, #3]
 8006940:	4611      	mov	r1, r2
 8006942:	4618      	mov	r0, r3
 8006944:	f7fb f9c9 	bl	8001cda <HAL_PCD_EP_SetStall>
 8006948:	4603      	mov	r3, r0
 800694a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800694c:	7bfb      	ldrb	r3, [r7, #15]
 800694e:	4618      	mov	r0, r3
 8006950:	f000 f8e4 	bl	8006b1c <USBD_Get_USB_Status>
 8006954:	4603      	mov	r3, r0
 8006956:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8006958:	7bbb      	ldrb	r3, [r7, #14]
}
 800695a:	4618      	mov	r0, r3
 800695c:	3710      	adds	r7, #16
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}

08006962 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b084      	sub	sp, #16
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
 800696a:	460b      	mov	r3, r1
 800696c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800696e:	2300      	movs	r3, #0
 8006970:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006972:	2300      	movs	r3, #0
 8006974:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800697c:	78fa      	ldrb	r2, [r7, #3]
 800697e:	4611      	mov	r1, r2
 8006980:	4618      	mov	r0, r3
 8006982:	f7fb fa04 	bl	8001d8e <HAL_PCD_EP_ClrStall>
 8006986:	4603      	mov	r3, r0
 8006988:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800698a:	7bfb      	ldrb	r3, [r7, #15]
 800698c:	4618      	mov	r0, r3
 800698e:	f000 f8c5 	bl	8006b1c <USBD_Get_USB_Status>
 8006992:	4603      	mov	r3, r0
 8006994:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8006996:	7bbb      	ldrb	r3, [r7, #14]
}
 8006998:	4618      	mov	r0, r3
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b085      	sub	sp, #20
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	460b      	mov	r3, r1
 80069aa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80069b2:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80069b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	da08      	bge.n	80069ce <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80069bc:	78fb      	ldrb	r3, [r7, #3]
 80069be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	015b      	lsls	r3, r3, #5
 80069c6:	4413      	add	r3, r2
 80069c8:	332a      	adds	r3, #42	; 0x2a
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	e008      	b.n	80069e0 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80069ce:	78fb      	ldrb	r3, [r7, #3]
 80069d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	015b      	lsls	r3, r3, #5
 80069d8:	4413      	add	r3, r2
 80069da:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 80069de:	781b      	ldrb	r3, [r3, #0]
  }
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3714      	adds	r7, #20
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bc80      	pop	{r7}
 80069e8:	4770      	bx	lr

080069ea <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b084      	sub	sp, #16
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
 80069f2:	460b      	mov	r3, r1
 80069f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80069fa:	2300      	movs	r3, #0
 80069fc:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006a04:	78fa      	ldrb	r2, [r7, #3]
 8006a06:	4611      	mov	r1, r2
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f7fb f818 	bl	8001a3e <HAL_PCD_SetAddress>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006a12:	7bfb      	ldrb	r3, [r7, #15]
 8006a14:	4618      	mov	r0, r3
 8006a16:	f000 f881 	bl	8006b1c <USBD_Get_USB_Status>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8006a1e:	7bbb      	ldrb	r3, [r7, #14]
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b086      	sub	sp, #24
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	607a      	str	r2, [r7, #4]
 8006a32:	461a      	mov	r2, r3
 8006a34:	460b      	mov	r3, r1
 8006a36:	72fb      	strb	r3, [r7, #11]
 8006a38:	4613      	mov	r3, r2
 8006a3a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006a40:	2300      	movs	r3, #0
 8006a42:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006a4a:	893b      	ldrh	r3, [r7, #8]
 8006a4c:	7af9      	ldrb	r1, [r7, #11]
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	f7fb f90a 	bl	8001c68 <HAL_PCD_EP_Transmit>
 8006a54:	4603      	mov	r3, r0
 8006a56:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006a58:	7dfb      	ldrb	r3, [r7, #23]
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f000 f85e 	bl	8006b1c <USBD_Get_USB_Status>
 8006a60:	4603      	mov	r3, r0
 8006a62:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8006a64:	7dbb      	ldrb	r3, [r7, #22]
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3718      	adds	r7, #24
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}

08006a6e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8006a6e:	b580      	push	{r7, lr}
 8006a70:	b086      	sub	sp, #24
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	60f8      	str	r0, [r7, #12]
 8006a76:	607a      	str	r2, [r7, #4]
 8006a78:	461a      	mov	r2, r3
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	72fb      	strb	r3, [r7, #11]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006a82:	2300      	movs	r3, #0
 8006a84:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006a86:	2300      	movs	r3, #0
 8006a88:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006a90:	893b      	ldrh	r3, [r7, #8]
 8006a92:	7af9      	ldrb	r1, [r7, #11]
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	f7fb f899 	bl	8001bcc <HAL_PCD_EP_Receive>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006a9e:	7dfb      	ldrb	r3, [r7, #23]
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f000 f83b 	bl	8006b1c <USBD_Get_USB_Status>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 8006aaa:	7dbb      	ldrb	r3, [r7, #22]
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3718      	adds	r7, #24
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	460b      	mov	r3, r1
 8006abe:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006ac6:	78fa      	ldrb	r2, [r7, #3]
 8006ac8:	4611      	mov	r1, r2
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7fb f8b8 	bl	8001c40 <HAL_PCD_EP_GetRxCount>
 8006ad0:	4603      	mov	r3, r0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
	...

08006adc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8006ae4:	4b02      	ldr	r3, [pc, #8]	; (8006af0 <USBD_static_malloc+0x14>)
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bc80      	pop	{r7}
 8006aee:	4770      	bx	lr
 8006af0:	2000019c 	.word	0x2000019c

08006af4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]

}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bc80      	pop	{r7}
 8006b04:	4770      	bx	lr

08006b06 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b06:	b480      	push	{r7}
 8006b08:	b083      	sub	sp, #12
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
 8006b0e:	460b      	mov	r3, r1
 8006b10:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8006b12:	bf00      	nop
 8006b14:	370c      	adds	r7, #12
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bc80      	pop	{r7}
 8006b1a:	4770      	bx	lr

08006b1c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	4603      	mov	r3, r0
 8006b24:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006b26:	2300      	movs	r3, #0
 8006b28:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8006b2a:	79fb      	ldrb	r3, [r7, #7]
 8006b2c:	2b03      	cmp	r3, #3
 8006b2e:	d817      	bhi.n	8006b60 <USBD_Get_USB_Status+0x44>
 8006b30:	a201      	add	r2, pc, #4	; (adr r2, 8006b38 <USBD_Get_USB_Status+0x1c>)
 8006b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b36:	bf00      	nop
 8006b38:	08006b49 	.word	0x08006b49
 8006b3c:	08006b4f 	.word	0x08006b4f
 8006b40:	08006b55 	.word	0x08006b55
 8006b44:	08006b5b 	.word	0x08006b5b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	73fb      	strb	r3, [r7, #15]
    break;
 8006b4c:	e00b      	b.n	8006b66 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006b4e:	2302      	movs	r3, #2
 8006b50:	73fb      	strb	r3, [r7, #15]
    break;
 8006b52:	e008      	b.n	8006b66 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006b54:	2301      	movs	r3, #1
 8006b56:	73fb      	strb	r3, [r7, #15]
    break;
 8006b58:	e005      	b.n	8006b66 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006b5a:	2302      	movs	r3, #2
 8006b5c:	73fb      	strb	r3, [r7, #15]
    break;
 8006b5e:	e002      	b.n	8006b66 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8006b60:	2302      	movs	r3, #2
 8006b62:	73fb      	strb	r3, [r7, #15]
    break;
 8006b64:	bf00      	nop
  }
  return usb_status;
 8006b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3714      	adds	r7, #20
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bc80      	pop	{r7}
 8006b70:	4770      	bx	lr
 8006b72:	bf00      	nop

08006b74 <__libc_init_array>:
 8006b74:	b570      	push	{r4, r5, r6, lr}
 8006b76:	2500      	movs	r5, #0
 8006b78:	4e0c      	ldr	r6, [pc, #48]	; (8006bac <__libc_init_array+0x38>)
 8006b7a:	4c0d      	ldr	r4, [pc, #52]	; (8006bb0 <__libc_init_array+0x3c>)
 8006b7c:	1ba4      	subs	r4, r4, r6
 8006b7e:	10a4      	asrs	r4, r4, #2
 8006b80:	42a5      	cmp	r5, r4
 8006b82:	d109      	bne.n	8006b98 <__libc_init_array+0x24>
 8006b84:	f000 f822 	bl	8006bcc <_init>
 8006b88:	2500      	movs	r5, #0
 8006b8a:	4e0a      	ldr	r6, [pc, #40]	; (8006bb4 <__libc_init_array+0x40>)
 8006b8c:	4c0a      	ldr	r4, [pc, #40]	; (8006bb8 <__libc_init_array+0x44>)
 8006b8e:	1ba4      	subs	r4, r4, r6
 8006b90:	10a4      	asrs	r4, r4, #2
 8006b92:	42a5      	cmp	r5, r4
 8006b94:	d105      	bne.n	8006ba2 <__libc_init_array+0x2e>
 8006b96:	bd70      	pop	{r4, r5, r6, pc}
 8006b98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006b9c:	4798      	blx	r3
 8006b9e:	3501      	adds	r5, #1
 8006ba0:	e7ee      	b.n	8006b80 <__libc_init_array+0xc>
 8006ba2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006ba6:	4798      	blx	r3
 8006ba8:	3501      	adds	r5, #1
 8006baa:	e7f2      	b.n	8006b92 <__libc_init_array+0x1e>
 8006bac:	08006c58 	.word	0x08006c58
 8006bb0:	08006c58 	.word	0x08006c58
 8006bb4:	08006c58 	.word	0x08006c58
 8006bb8:	08006c5c 	.word	0x08006c5c

08006bbc <memset>:
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	4402      	add	r2, r0
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d100      	bne.n	8006bc6 <memset+0xa>
 8006bc4:	4770      	bx	lr
 8006bc6:	f803 1b01 	strb.w	r1, [r3], #1
 8006bca:	e7f9      	b.n	8006bc0 <memset+0x4>

08006bcc <_init>:
 8006bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bce:	bf00      	nop
 8006bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bd2:	bc08      	pop	{r3}
 8006bd4:	469e      	mov	lr, r3
 8006bd6:	4770      	bx	lr

08006bd8 <_fini>:
 8006bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bda:	bf00      	nop
 8006bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bde:	bc08      	pop	{r3}
 8006be0:	469e      	mov	lr, r3
 8006be2:	4770      	bx	lr
