cocci_test_suite() {
	struct dpu_hw_tear_check *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 53 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 36 */;
	struct dpu_hw_blk_reg_map *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 34 */;
	void __iomem *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 33 */;
	struct dpu_mdss_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 32 */;
	enum dpu_pingpong cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 31 */;
	struct dpu_pingpong_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 31 */;
	struct dpu_hw_pingpong *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 222 */;
	struct dpu_hw_blk_ops cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 194 */;
	const struct dpu_pingpong_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 184 */;
	struct dpu_hw_pingpong_ops *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 183 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 183 */;
	struct dpu_hw_pp_vsync_info *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 135 */;
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 115 */;
	bool cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c 112 */;
}
