Project Information                      d:\maxplus2\max2lib\lab4\out56_41.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/26/2010 21:50:55

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was unsuccessful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

out56_41  EP1800ILC-70     97       2        0       14          No Fit
out56_42  EP1800ILC-70     66       4        0       11          No Fit
out56_44  EP1800ILC-70     98       2        0       13          No Fit
out56_45  EP1800ILC-70     57       1        0       8           No Fit
out56_46  EP1800ILC-70     98       2        0       13          No Fit
out56_47  EP1800ILC-70     65       2        0       9           No Fit
out56_48  EP1800ILC-70     65       5        0       12          No Fit
out56_49  EP1800ILC-70     98       2        0       15          No Fit
out56_10  EP1800ILC-70     57       1        0       8           No Fit
out56_11  EP1800ILC-70     74       5        0       12          No Fit
out56_12  EP1800ILC-70     69       5        0       12          No Fit
out56_13  EP1800ILC-70     139      3        0       22          No Fit
out56_14  EP1800ILC-70     57       1        0       8           No Fit
out56_15  EP1800ILC-70     183      5        0       33          No Fit
out56_16  EP1800ILC-70     180      4        0       30          No Fit
out56_17  EP1800ILC-70     220      6        0       41          No Fit
out56_18  EP1800ILC-70     221      5        0       38          No Fit
out56_19  EP1800ILC-70     221      5        0       40          No Fit
out56_20  EP1800ILC-70     98       2        0       15          No Fit
out56_21  EP1800ILC-70     262      6        0       48          No Fit
out56_22  EP1800ILC-70     262      6        0       48          No Fit

TOTAL:                     2687      74       0       450         

User Pins:                 2310      56       0  



Project Information                      d:\maxplus2\max2lib\lab4\out56_41.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Ignored unnecessary INPUT pin 'O40_56'
Warning: Ignored unnecessary INPUT pin 'O39_56'
Warning: Ignored unnecessary INPUT pin 'O38_56'
Warning: Ignored unnecessary INPUT pin 'O37_56'
Warning: Ignored unnecessary INPUT pin 'O36_56'
Warning: Ignored unnecessary INPUT pin 'O35_56'
Warning: Ignored unnecessary INPUT pin 'O34_56'
Warning: Ignored unnecessary INPUT pin 'O33_56'
Warning: Ignored unnecessary INPUT pin 'O32_56'
Warning: Ignored unnecessary INPUT pin 'O31_56'
Warning: Ignored unnecessary INPUT pin 'O30_56'
Warning: Ignored unnecessary INPUT pin 'O29_56'
Warning: Ignored unnecessary INPUT pin 'O28_56'
Warning: Ignored unnecessary INPUT pin 'O27_56'
Warning: Ignored unnecessary INPUT pin 'O26_56'
Warning: Ignored unnecessary INPUT pin 'O25_56'
Warning: Ignored unnecessary INPUT pin 'O24_56'
Warning: Ignored unnecessary INPUT pin 'O23_56'
Warning: Ignored unnecessary INPUT pin 'O22_56'
Warning: Ignored unnecessary INPUT pin 'O21_56'
Warning: Ignored unnecessary INPUT pin 'O20_56'
Warning: Ignored unnecessary INPUT pin 'O19_56'
Warning: Ignored unnecessary INPUT pin 'O18_56'
Warning: Ignored unnecessary INPUT pin 'O17_56'
Warning: Ignored unnecessary INPUT pin 'O16_56'
Warning: Ignored unnecessary INPUT pin 'O15_56'
Warning: Ignored unnecessary INPUT pin 'O14_56'
Warning: Ignored unnecessary INPUT pin 'O13_56'
Warning: Ignored unnecessary INPUT pin 'O12_56'
Warning: Ignored unnecessary INPUT pin 'O11_56'
Warning: Ignored unnecessary INPUT pin 'O10_56'
Warning: Ignored unnecessary INPUT pin 'O9_56'
Warning: Ignored unnecessary INPUT pin 'O8_56'
Warning: Ignored unnecessary INPUT pin 'O7_56'
Warning: Ignored unnecessary INPUT pin 'O6_56'
Warning: Ignored unnecessary INPUT pin 'O5_56'
Warning: Ignored unnecessary INPUT pin 'O4_56'
Warning: Ignored unnecessary INPUT pin 'O3_56'
Warning: Ignored unnecessary INPUT pin 'O2_56'
Warning: Ignored unnecessary INPUT pin 'O1_56'
Warning: Ignored unnecessary INPUT pin 'O0_56'
Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box
Error: Device 'out56_17' assigned 226 I/O pins, but has room for 64
Error: No fit found, generating Report File
Warning: Chip 'out56_43' is not used

(See individual chip error summaries for additional information)

Project Information                      d:\maxplus2\max2lib\lab4\out56_41.rpt

** PIN ALIASES **



Project Information                      d:\maxplus2\max2lib\lab4\out56_41.rpt

** FILE HIERARCHY **



|out56_4:1|
|out56_4:1|out8_4:1|
|out56_4:1|out8_4:1|out:1|
|out56_4:1|out8_4:1|out:22|
|out56_4:1|out8_4:1|out:21|
|out56_4:1|out8_4:1|out:20|
|out56_4:1|out8_4:1|out:19|
|out56_4:1|out8_4:1|out:18|
|out56_4:1|out8_4:1|out:17|
|out56_4:1|out8_4:1|out:16|
|out56_4:1|out8_4:12|
|out56_4:1|out8_4:12|out:1|
|out56_4:1|out8_4:12|out:22|
|out56_4:1|out8_4:12|out:21|
|out56_4:1|out8_4:12|out:20|
|out56_4:1|out8_4:12|out:19|
|out56_4:1|out8_4:12|out:18|
|out56_4:1|out8_4:12|out:17|
|out56_4:1|out8_4:12|out:16|
|out56_4:1|out8_4:11|
|out56_4:1|out8_4:11|out:1|
|out56_4:1|out8_4:11|out:22|
|out56_4:1|out8_4:11|out:21|
|out56_4:1|out8_4:11|out:20|
|out56_4:1|out8_4:11|out:19|
|out56_4:1|out8_4:11|out:18|
|out56_4:1|out8_4:11|out:17|
|out56_4:1|out8_4:11|out:16|
|out56_4:1|out8_4:10|
|out56_4:1|out8_4:10|out:1|
|out56_4:1|out8_4:10|out:22|
|out56_4:1|out8_4:10|out:21|
|out56_4:1|out8_4:10|out:20|
|out56_4:1|out8_4:10|out:19|
|out56_4:1|out8_4:10|out:18|
|out56_4:1|out8_4:10|out:17|
|out56_4:1|out8_4:10|out:16|
|out56_4:1|out8_4:9|
|out56_4:1|out8_4:9|out:1|
|out56_4:1|out8_4:9|out:22|
|out56_4:1|out8_4:9|out:21|
|out56_4:1|out8_4:9|out:20|
|out56_4:1|out8_4:9|out:19|
|out56_4:1|out8_4:9|out:18|
|out56_4:1|out8_4:9|out:17|
|out56_4:1|out8_4:9|out:16|
|out56_4:1|out8_4:8|
|out56_4:1|out8_4:8|out:1|
|out56_4:1|out8_4:8|out:22|
|out56_4:1|out8_4:8|out:21|
|out56_4:1|out8_4:8|out:20|
|out56_4:1|out8_4:8|out:19|
|out56_4:1|out8_4:8|out:18|
|out56_4:1|out8_4:8|out:17|
|out56_4:1|out8_4:8|out:16|
|out56_4:1|out8_4:7|
|out56_4:1|out8_4:7|out:1|
|out56_4:1|out8_4:7|out:22|
|out56_4:1|out8_4:7|out:21|
|out56_4:1|out8_4:7|out:20|
|out56_4:1|out8_4:7|out:19|
|out56_4:1|out8_4:7|out:18|
|out56_4:1|out8_4:7|out:17|
|out56_4:1|out8_4:7|out:16|
|out56_4:21|
|out56_4:21|out8_4:1|
|out56_4:21|out8_4:1|out:1|
|out56_4:21|out8_4:1|out:22|
|out56_4:21|out8_4:1|out:21|
|out56_4:21|out8_4:1|out:20|
|out56_4:21|out8_4:1|out:19|
|out56_4:21|out8_4:1|out:18|
|out56_4:21|out8_4:1|out:17|
|out56_4:21|out8_4:1|out:16|
|out56_4:21|out8_4:12|
|out56_4:21|out8_4:12|out:1|
|out56_4:21|out8_4:12|out:22|
|out56_4:21|out8_4:12|out:21|
|out56_4:21|out8_4:12|out:20|
|out56_4:21|out8_4:12|out:19|
|out56_4:21|out8_4:12|out:18|
|out56_4:21|out8_4:12|out:17|
|out56_4:21|out8_4:12|out:16|
|out56_4:21|out8_4:11|
|out56_4:21|out8_4:11|out:1|
|out56_4:21|out8_4:11|out:22|
|out56_4:21|out8_4:11|out:21|
|out56_4:21|out8_4:11|out:20|
|out56_4:21|out8_4:11|out:19|
|out56_4:21|out8_4:11|out:18|
|out56_4:21|out8_4:11|out:17|
|out56_4:21|out8_4:11|out:16|
|out56_4:21|out8_4:10|
|out56_4:21|out8_4:10|out:1|
|out56_4:21|out8_4:10|out:22|
|out56_4:21|out8_4:10|out:21|
|out56_4:21|out8_4:10|out:20|
|out56_4:21|out8_4:10|out:19|
|out56_4:21|out8_4:10|out:18|
|out56_4:21|out8_4:10|out:17|
|out56_4:21|out8_4:10|out:16|
|out56_4:21|out8_4:9|
|out56_4:21|out8_4:9|out:1|
|out56_4:21|out8_4:9|out:22|
|out56_4:21|out8_4:9|out:21|
|out56_4:21|out8_4:9|out:20|
|out56_4:21|out8_4:9|out:19|
|out56_4:21|out8_4:9|out:18|
|out56_4:21|out8_4:9|out:17|
|out56_4:21|out8_4:9|out:16|
|out56_4:21|out8_4:8|
|out56_4:21|out8_4:8|out:1|
|out56_4:21|out8_4:8|out:22|
|out56_4:21|out8_4:8|out:21|
|out56_4:21|out8_4:8|out:20|
|out56_4:21|out8_4:8|out:19|
|out56_4:21|out8_4:8|out:18|
|out56_4:21|out8_4:8|out:17|
|out56_4:21|out8_4:8|out:16|
|out56_4:21|out8_4:7|
|out56_4:21|out8_4:7|out:1|
|out56_4:21|out8_4:7|out:22|
|out56_4:21|out8_4:7|out:21|
|out56_4:21|out8_4:7|out:20|
|out56_4:21|out8_4:7|out:19|
|out56_4:21|out8_4:7|out:18|
|out56_4:21|out8_4:7|out:17|
|out56_4:21|out8_4:7|out:16|
|out56_4:18|
|out56_4:18|out8_4:1|
|out56_4:18|out8_4:1|out:1|
|out56_4:18|out8_4:1|out:22|
|out56_4:18|out8_4:1|out:21|
|out56_4:18|out8_4:1|out:20|
|out56_4:18|out8_4:1|out:19|
|out56_4:18|out8_4:1|out:18|
|out56_4:18|out8_4:1|out:17|
|out56_4:18|out8_4:1|out:16|
|out56_4:18|out8_4:12|
|out56_4:18|out8_4:12|out:1|
|out56_4:18|out8_4:12|out:22|
|out56_4:18|out8_4:12|out:21|
|out56_4:18|out8_4:12|out:20|
|out56_4:18|out8_4:12|out:19|
|out56_4:18|out8_4:12|out:18|
|out56_4:18|out8_4:12|out:17|
|out56_4:18|out8_4:12|out:16|
|out56_4:18|out8_4:11|
|out56_4:18|out8_4:11|out:1|
|out56_4:18|out8_4:11|out:22|
|out56_4:18|out8_4:11|out:21|
|out56_4:18|out8_4:11|out:20|
|out56_4:18|out8_4:11|out:19|
|out56_4:18|out8_4:11|out:18|
|out56_4:18|out8_4:11|out:17|
|out56_4:18|out8_4:11|out:16|
|out56_4:18|out8_4:10|
|out56_4:18|out8_4:10|out:1|
|out56_4:18|out8_4:10|out:22|
|out56_4:18|out8_4:10|out:21|
|out56_4:18|out8_4:10|out:20|
|out56_4:18|out8_4:10|out:19|
|out56_4:18|out8_4:10|out:18|
|out56_4:18|out8_4:10|out:17|
|out56_4:18|out8_4:10|out:16|
|out56_4:18|out8_4:9|
|out56_4:18|out8_4:9|out:1|
|out56_4:18|out8_4:9|out:22|
|out56_4:18|out8_4:9|out:21|
|out56_4:18|out8_4:9|out:20|
|out56_4:18|out8_4:9|out:19|
|out56_4:18|out8_4:9|out:18|
|out56_4:18|out8_4:9|out:17|
|out56_4:18|out8_4:9|out:16|
|out56_4:18|out8_4:8|
|out56_4:18|out8_4:8|out:1|
|out56_4:18|out8_4:8|out:22|
|out56_4:18|out8_4:8|out:21|
|out56_4:18|out8_4:8|out:20|
|out56_4:18|out8_4:8|out:19|
|out56_4:18|out8_4:8|out:18|
|out56_4:18|out8_4:8|out:17|
|out56_4:18|out8_4:8|out:16|
|out56_4:18|out8_4:7|
|out56_4:18|out8_4:7|out:1|
|out56_4:18|out8_4:7|out:22|
|out56_4:18|out8_4:7|out:21|
|out56_4:18|out8_4:7|out:20|
|out56_4:18|out8_4:7|out:19|
|out56_4:18|out8_4:7|out:18|
|out56_4:18|out8_4:7|out:17|
|out56_4:18|out8_4:7|out:16|
|out56_4:17|
|out56_4:17|out8_4:1|
|out56_4:17|out8_4:1|out:1|
|out56_4:17|out8_4:1|out:22|
|out56_4:17|out8_4:1|out:21|
|out56_4:17|out8_4:1|out:20|
|out56_4:17|out8_4:1|out:19|
|out56_4:17|out8_4:1|out:18|
|out56_4:17|out8_4:1|out:17|
|out56_4:17|out8_4:1|out:16|
|out56_4:17|out8_4:12|
|out56_4:17|out8_4:12|out:1|
|out56_4:17|out8_4:12|out:22|
|out56_4:17|out8_4:12|out:21|
|out56_4:17|out8_4:12|out:20|
|out56_4:17|out8_4:12|out:19|
|out56_4:17|out8_4:12|out:18|
|out56_4:17|out8_4:12|out:17|
|out56_4:17|out8_4:12|out:16|
|out56_4:17|out8_4:11|
|out56_4:17|out8_4:11|out:1|
|out56_4:17|out8_4:11|out:22|
|out56_4:17|out8_4:11|out:21|
|out56_4:17|out8_4:11|out:20|
|out56_4:17|out8_4:11|out:19|
|out56_4:17|out8_4:11|out:18|
|out56_4:17|out8_4:11|out:17|
|out56_4:17|out8_4:11|out:16|
|out56_4:17|out8_4:10|
|out56_4:17|out8_4:10|out:1|
|out56_4:17|out8_4:10|out:22|
|out56_4:17|out8_4:10|out:21|
|out56_4:17|out8_4:10|out:20|
|out56_4:17|out8_4:10|out:19|
|out56_4:17|out8_4:10|out:18|
|out56_4:17|out8_4:10|out:17|
|out56_4:17|out8_4:10|out:16|
|out56_4:17|out8_4:9|
|out56_4:17|out8_4:9|out:1|
|out56_4:17|out8_4:9|out:22|
|out56_4:17|out8_4:9|out:21|
|out56_4:17|out8_4:9|out:20|
|out56_4:17|out8_4:9|out:19|
|out56_4:17|out8_4:9|out:18|
|out56_4:17|out8_4:9|out:17|
|out56_4:17|out8_4:9|out:16|
|out56_4:17|out8_4:8|
|out56_4:17|out8_4:8|out:1|
|out56_4:17|out8_4:8|out:22|
|out56_4:17|out8_4:8|out:21|
|out56_4:17|out8_4:8|out:20|
|out56_4:17|out8_4:8|out:19|
|out56_4:17|out8_4:8|out:18|
|out56_4:17|out8_4:8|out:17|
|out56_4:17|out8_4:8|out:16|
|out56_4:17|out8_4:7|
|out56_4:17|out8_4:7|out:1|
|out56_4:17|out8_4:7|out:22|
|out56_4:17|out8_4:7|out:21|
|out56_4:17|out8_4:7|out:20|
|out56_4:17|out8_4:7|out:19|
|out56_4:17|out8_4:7|out:18|
|out56_4:17|out8_4:7|out:17|
|out56_4:17|out8_4:7|out:16|
|out56_4:16|
|out56_4:16|out8_4:1|
|out56_4:16|out8_4:1|out:1|
|out56_4:16|out8_4:1|out:22|
|out56_4:16|out8_4:1|out:21|
|out56_4:16|out8_4:1|out:20|
|out56_4:16|out8_4:1|out:19|
|out56_4:16|out8_4:1|out:18|
|out56_4:16|out8_4:1|out:17|
|out56_4:16|out8_4:1|out:16|
|out56_4:16|out8_4:12|
|out56_4:16|out8_4:12|out:1|
|out56_4:16|out8_4:12|out:22|
|out56_4:16|out8_4:12|out:21|
|out56_4:16|out8_4:12|out:20|
|out56_4:16|out8_4:12|out:19|
|out56_4:16|out8_4:12|out:18|
|out56_4:16|out8_4:12|out:17|
|out56_4:16|out8_4:12|out:16|
|out56_4:16|out8_4:11|
|out56_4:16|out8_4:11|out:1|
|out56_4:16|out8_4:11|out:22|
|out56_4:16|out8_4:11|out:21|
|out56_4:16|out8_4:11|out:20|
|out56_4:16|out8_4:11|out:19|
|out56_4:16|out8_4:11|out:18|
|out56_4:16|out8_4:11|out:17|
|out56_4:16|out8_4:11|out:16|
|out56_4:16|out8_4:10|
|out56_4:16|out8_4:10|out:1|
|out56_4:16|out8_4:10|out:22|
|out56_4:16|out8_4:10|out:21|
|out56_4:16|out8_4:10|out:20|
|out56_4:16|out8_4:10|out:19|
|out56_4:16|out8_4:10|out:18|
|out56_4:16|out8_4:10|out:17|
|out56_4:16|out8_4:10|out:16|
|out56_4:16|out8_4:9|
|out56_4:16|out8_4:9|out:1|
|out56_4:16|out8_4:9|out:22|
|out56_4:16|out8_4:9|out:21|
|out56_4:16|out8_4:9|out:20|
|out56_4:16|out8_4:9|out:19|
|out56_4:16|out8_4:9|out:18|
|out56_4:16|out8_4:9|out:17|
|out56_4:16|out8_4:9|out:16|
|out56_4:16|out8_4:8|
|out56_4:16|out8_4:8|out:1|
|out56_4:16|out8_4:8|out:22|
|out56_4:16|out8_4:8|out:21|
|out56_4:16|out8_4:8|out:20|
|out56_4:16|out8_4:8|out:19|
|out56_4:16|out8_4:8|out:18|
|out56_4:16|out8_4:8|out:17|
|out56_4:16|out8_4:8|out:16|
|out56_4:16|out8_4:7|
|out56_4:16|out8_4:7|out:1|
|out56_4:16|out8_4:7|out:22|
|out56_4:16|out8_4:7|out:21|
|out56_4:16|out8_4:7|out:20|
|out56_4:16|out8_4:7|out:19|
|out56_4:16|out8_4:7|out:18|
|out56_4:16|out8_4:7|out:17|
|out56_4:16|out8_4:7|out:16|
|out56_4:15|
|out56_4:15|out8_4:1|
|out56_4:15|out8_4:1|out:1|
|out56_4:15|out8_4:1|out:22|
|out56_4:15|out8_4:1|out:21|
|out56_4:15|out8_4:1|out:20|
|out56_4:15|out8_4:1|out:19|
|out56_4:15|out8_4:1|out:18|
|out56_4:15|out8_4:1|out:17|
|out56_4:15|out8_4:1|out:16|
|out56_4:15|out8_4:12|
|out56_4:15|out8_4:12|out:1|
|out56_4:15|out8_4:12|out:22|
|out56_4:15|out8_4:12|out:21|
|out56_4:15|out8_4:12|out:20|
|out56_4:15|out8_4:12|out:19|
|out56_4:15|out8_4:12|out:18|
|out56_4:15|out8_4:12|out:17|
|out56_4:15|out8_4:12|out:16|
|out56_4:15|out8_4:11|
|out56_4:15|out8_4:11|out:1|
|out56_4:15|out8_4:11|out:22|
|out56_4:15|out8_4:11|out:21|
|out56_4:15|out8_4:11|out:20|
|out56_4:15|out8_4:11|out:19|
|out56_4:15|out8_4:11|out:18|
|out56_4:15|out8_4:11|out:17|
|out56_4:15|out8_4:11|out:16|
|out56_4:15|out8_4:10|
|out56_4:15|out8_4:10|out:1|
|out56_4:15|out8_4:10|out:22|
|out56_4:15|out8_4:10|out:21|
|out56_4:15|out8_4:10|out:20|
|out56_4:15|out8_4:10|out:19|
|out56_4:15|out8_4:10|out:18|
|out56_4:15|out8_4:10|out:17|
|out56_4:15|out8_4:10|out:16|
|out56_4:15|out8_4:9|
|out56_4:15|out8_4:9|out:1|
|out56_4:15|out8_4:9|out:22|
|out56_4:15|out8_4:9|out:21|
|out56_4:15|out8_4:9|out:20|
|out56_4:15|out8_4:9|out:19|
|out56_4:15|out8_4:9|out:18|
|out56_4:15|out8_4:9|out:17|
|out56_4:15|out8_4:9|out:16|
|out56_4:15|out8_4:8|
|out56_4:15|out8_4:8|out:1|
|out56_4:15|out8_4:8|out:22|
|out56_4:15|out8_4:8|out:21|
|out56_4:15|out8_4:8|out:20|
|out56_4:15|out8_4:8|out:19|
|out56_4:15|out8_4:8|out:18|
|out56_4:15|out8_4:8|out:17|
|out56_4:15|out8_4:8|out:16|
|out56_4:15|out8_4:7|
|out56_4:15|out8_4:7|out:1|
|out56_4:15|out8_4:7|out:22|
|out56_4:15|out8_4:7|out:21|
|out56_4:15|out8_4:7|out:20|
|out56_4:15|out8_4:7|out:19|
|out56_4:15|out8_4:7|out:18|
|out56_4:15|out8_4:7|out:17|
|out56_4:15|out8_4:7|out:16|
|out56_4:14|
|out56_4:14|out8_4:1|
|out56_4:14|out8_4:1|out:1|
|out56_4:14|out8_4:1|out:22|
|out56_4:14|out8_4:1|out:21|
|out56_4:14|out8_4:1|out:20|
|out56_4:14|out8_4:1|out:19|
|out56_4:14|out8_4:1|out:18|
|out56_4:14|out8_4:1|out:17|
|out56_4:14|out8_4:1|out:16|
|out56_4:14|out8_4:12|
|out56_4:14|out8_4:12|out:1|
|out56_4:14|out8_4:12|out:22|
|out56_4:14|out8_4:12|out:21|
|out56_4:14|out8_4:12|out:20|
|out56_4:14|out8_4:12|out:19|
|out56_4:14|out8_4:12|out:18|
|out56_4:14|out8_4:12|out:17|
|out56_4:14|out8_4:12|out:16|
|out56_4:14|out8_4:11|
|out56_4:14|out8_4:11|out:1|
|out56_4:14|out8_4:11|out:22|
|out56_4:14|out8_4:11|out:21|
|out56_4:14|out8_4:11|out:20|
|out56_4:14|out8_4:11|out:19|
|out56_4:14|out8_4:11|out:18|
|out56_4:14|out8_4:11|out:17|
|out56_4:14|out8_4:11|out:16|
|out56_4:14|out8_4:10|
|out56_4:14|out8_4:10|out:1|
|out56_4:14|out8_4:10|out:22|
|out56_4:14|out8_4:10|out:21|
|out56_4:14|out8_4:10|out:20|
|out56_4:14|out8_4:10|out:19|
|out56_4:14|out8_4:10|out:18|
|out56_4:14|out8_4:10|out:17|
|out56_4:14|out8_4:10|out:16|
|out56_4:14|out8_4:9|
|out56_4:14|out8_4:9|out:1|
|out56_4:14|out8_4:9|out:22|
|out56_4:14|out8_4:9|out:21|
|out56_4:14|out8_4:9|out:20|
|out56_4:14|out8_4:9|out:19|
|out56_4:14|out8_4:9|out:18|
|out56_4:14|out8_4:9|out:17|
|out56_4:14|out8_4:9|out:16|
|out56_4:14|out8_4:8|
|out56_4:14|out8_4:8|out:1|
|out56_4:14|out8_4:8|out:22|
|out56_4:14|out8_4:8|out:21|
|out56_4:14|out8_4:8|out:20|
|out56_4:14|out8_4:8|out:19|
|out56_4:14|out8_4:8|out:18|
|out56_4:14|out8_4:8|out:17|
|out56_4:14|out8_4:8|out:16|
|out56_4:14|out8_4:7|
|out56_4:14|out8_4:7|out:1|
|out56_4:14|out8_4:7|out:22|
|out56_4:14|out8_4:7|out:21|
|out56_4:14|out8_4:7|out:20|
|out56_4:14|out8_4:7|out:19|
|out56_4:14|out8_4:7|out:18|
|out56_4:14|out8_4:7|out:17|
|out56_4:14|out8_4:7|out:16|
|out56_4:13|
|out56_4:13|out8_4:1|
|out56_4:13|out8_4:1|out:1|
|out56_4:13|out8_4:1|out:22|
|out56_4:13|out8_4:1|out:21|
|out56_4:13|out8_4:1|out:20|
|out56_4:13|out8_4:1|out:19|
|out56_4:13|out8_4:1|out:18|
|out56_4:13|out8_4:1|out:17|
|out56_4:13|out8_4:1|out:16|
|out56_4:13|out8_4:12|
|out56_4:13|out8_4:12|out:1|
|out56_4:13|out8_4:12|out:22|
|out56_4:13|out8_4:12|out:21|
|out56_4:13|out8_4:12|out:20|
|out56_4:13|out8_4:12|out:19|
|out56_4:13|out8_4:12|out:18|
|out56_4:13|out8_4:12|out:17|
|out56_4:13|out8_4:12|out:16|
|out56_4:13|out8_4:11|
|out56_4:13|out8_4:11|out:1|
|out56_4:13|out8_4:11|out:22|
|out56_4:13|out8_4:11|out:21|
|out56_4:13|out8_4:11|out:20|
|out56_4:13|out8_4:11|out:19|
|out56_4:13|out8_4:11|out:18|
|out56_4:13|out8_4:11|out:17|
|out56_4:13|out8_4:11|out:16|
|out56_4:13|out8_4:10|
|out56_4:13|out8_4:10|out:1|
|out56_4:13|out8_4:10|out:22|
|out56_4:13|out8_4:10|out:21|
|out56_4:13|out8_4:10|out:20|
|out56_4:13|out8_4:10|out:19|
|out56_4:13|out8_4:10|out:18|
|out56_4:13|out8_4:10|out:17|
|out56_4:13|out8_4:10|out:16|
|out56_4:13|out8_4:9|
|out56_4:13|out8_4:9|out:1|
|out56_4:13|out8_4:9|out:22|
|out56_4:13|out8_4:9|out:21|
|out56_4:13|out8_4:9|out:20|
|out56_4:13|out8_4:9|out:19|
|out56_4:13|out8_4:9|out:18|
|out56_4:13|out8_4:9|out:17|
|out56_4:13|out8_4:9|out:16|
|out56_4:13|out8_4:8|
|out56_4:13|out8_4:8|out:1|
|out56_4:13|out8_4:8|out:22|
|out56_4:13|out8_4:8|out:21|
|out56_4:13|out8_4:8|out:20|
|out56_4:13|out8_4:8|out:19|
|out56_4:13|out8_4:8|out:18|
|out56_4:13|out8_4:8|out:17|
|out56_4:13|out8_4:8|out:16|
|out56_4:13|out8_4:7|
|out56_4:13|out8_4:7|out:1|
|out56_4:13|out8_4:7|out:22|
|out56_4:13|out8_4:7|out:21|
|out56_4:13|out8_4:7|out:20|
|out56_4:13|out8_4:7|out:19|
|out56_4:13|out8_4:7|out:18|
|out56_4:13|out8_4:7|out:17|
|out56_4:13|out8_4:7|out:16|
|out56_4:12|
|out56_4:12|out8_4:1|
|out56_4:12|out8_4:1|out:1|
|out56_4:12|out8_4:1|out:22|
|out56_4:12|out8_4:1|out:21|
|out56_4:12|out8_4:1|out:20|
|out56_4:12|out8_4:1|out:19|
|out56_4:12|out8_4:1|out:18|
|out56_4:12|out8_4:1|out:17|
|out56_4:12|out8_4:1|out:16|
|out56_4:12|out8_4:12|
|out56_4:12|out8_4:12|out:1|
|out56_4:12|out8_4:12|out:22|
|out56_4:12|out8_4:12|out:21|
|out56_4:12|out8_4:12|out:20|
|out56_4:12|out8_4:12|out:19|
|out56_4:12|out8_4:12|out:18|
|out56_4:12|out8_4:12|out:17|
|out56_4:12|out8_4:12|out:16|
|out56_4:12|out8_4:11|
|out56_4:12|out8_4:11|out:1|
|out56_4:12|out8_4:11|out:22|
|out56_4:12|out8_4:11|out:21|
|out56_4:12|out8_4:11|out:20|
|out56_4:12|out8_4:11|out:19|
|out56_4:12|out8_4:11|out:18|
|out56_4:12|out8_4:11|out:17|
|out56_4:12|out8_4:11|out:16|
|out56_4:12|out8_4:10|
|out56_4:12|out8_4:10|out:1|
|out56_4:12|out8_4:10|out:22|
|out56_4:12|out8_4:10|out:21|
|out56_4:12|out8_4:10|out:20|
|out56_4:12|out8_4:10|out:19|
|out56_4:12|out8_4:10|out:18|
|out56_4:12|out8_4:10|out:17|
|out56_4:12|out8_4:10|out:16|
|out56_4:12|out8_4:9|
|out56_4:12|out8_4:9|out:1|
|out56_4:12|out8_4:9|out:22|
|out56_4:12|out8_4:9|out:21|
|out56_4:12|out8_4:9|out:20|
|out56_4:12|out8_4:9|out:19|
|out56_4:12|out8_4:9|out:18|
|out56_4:12|out8_4:9|out:17|
|out56_4:12|out8_4:9|out:16|
|out56_4:12|out8_4:8|
|out56_4:12|out8_4:8|out:1|
|out56_4:12|out8_4:8|out:22|
|out56_4:12|out8_4:8|out:21|
|out56_4:12|out8_4:8|out:20|
|out56_4:12|out8_4:8|out:19|
|out56_4:12|out8_4:8|out:18|
|out56_4:12|out8_4:8|out:17|
|out56_4:12|out8_4:8|out:16|
|out56_4:12|out8_4:7|
|out56_4:12|out8_4:7|out:1|
|out56_4:12|out8_4:7|out:22|
|out56_4:12|out8_4:7|out:21|
|out56_4:12|out8_4:7|out:20|
|out56_4:12|out8_4:7|out:19|
|out56_4:12|out8_4:7|out:18|
|out56_4:12|out8_4:7|out:17|
|out56_4:12|out8_4:7|out:16|
|out56_4:11|
|out56_4:11|out8_4:1|
|out56_4:11|out8_4:1|out:1|
|out56_4:11|out8_4:1|out:22|
|out56_4:11|out8_4:1|out:21|
|out56_4:11|out8_4:1|out:20|
|out56_4:11|out8_4:1|out:19|
|out56_4:11|out8_4:1|out:18|
|out56_4:11|out8_4:1|out:17|
|out56_4:11|out8_4:1|out:16|
|out56_4:11|out8_4:12|
|out56_4:11|out8_4:12|out:1|
|out56_4:11|out8_4:12|out:22|
|out56_4:11|out8_4:12|out:21|
|out56_4:11|out8_4:12|out:20|
|out56_4:11|out8_4:12|out:19|
|out56_4:11|out8_4:12|out:18|
|out56_4:11|out8_4:12|out:17|
|out56_4:11|out8_4:12|out:16|
|out56_4:11|out8_4:11|
|out56_4:11|out8_4:11|out:1|
|out56_4:11|out8_4:11|out:22|
|out56_4:11|out8_4:11|out:21|
|out56_4:11|out8_4:11|out:20|
|out56_4:11|out8_4:11|out:19|
|out56_4:11|out8_4:11|out:18|
|out56_4:11|out8_4:11|out:17|
|out56_4:11|out8_4:11|out:16|
|out56_4:11|out8_4:10|
|out56_4:11|out8_4:10|out:1|
|out56_4:11|out8_4:10|out:22|
|out56_4:11|out8_4:10|out:21|
|out56_4:11|out8_4:10|out:20|
|out56_4:11|out8_4:10|out:19|
|out56_4:11|out8_4:10|out:18|
|out56_4:11|out8_4:10|out:17|
|out56_4:11|out8_4:10|out:16|
|out56_4:11|out8_4:9|
|out56_4:11|out8_4:9|out:1|
|out56_4:11|out8_4:9|out:22|
|out56_4:11|out8_4:9|out:21|
|out56_4:11|out8_4:9|out:20|
|out56_4:11|out8_4:9|out:19|
|out56_4:11|out8_4:9|out:18|
|out56_4:11|out8_4:9|out:17|
|out56_4:11|out8_4:9|out:16|
|out56_4:11|out8_4:8|
|out56_4:11|out8_4:8|out:1|
|out56_4:11|out8_4:8|out:22|
|out56_4:11|out8_4:8|out:21|
|out56_4:11|out8_4:8|out:20|
|out56_4:11|out8_4:8|out:19|
|out56_4:11|out8_4:8|out:18|
|out56_4:11|out8_4:8|out:17|
|out56_4:11|out8_4:8|out:16|
|out56_4:11|out8_4:7|
|out56_4:11|out8_4:7|out:1|
|out56_4:11|out8_4:7|out:22|
|out56_4:11|out8_4:7|out:21|
|out56_4:11|out8_4:7|out:20|
|out56_4:11|out8_4:7|out:19|
|out56_4:11|out8_4:7|out:18|
|out56_4:11|out8_4:7|out:17|
|out56_4:11|out8_4:7|out:16|
|out56_4:10|
|out56_4:10|out8_4:1|
|out56_4:10|out8_4:1|out:1|
|out56_4:10|out8_4:1|out:22|
|out56_4:10|out8_4:1|out:21|
|out56_4:10|out8_4:1|out:20|
|out56_4:10|out8_4:1|out:19|
|out56_4:10|out8_4:1|out:18|
|out56_4:10|out8_4:1|out:17|
|out56_4:10|out8_4:1|out:16|
|out56_4:10|out8_4:12|
|out56_4:10|out8_4:12|out:1|
|out56_4:10|out8_4:12|out:22|
|out56_4:10|out8_4:12|out:21|
|out56_4:10|out8_4:12|out:20|
|out56_4:10|out8_4:12|out:19|
|out56_4:10|out8_4:12|out:18|
|out56_4:10|out8_4:12|out:17|
|out56_4:10|out8_4:12|out:16|
|out56_4:10|out8_4:11|
|out56_4:10|out8_4:11|out:1|
|out56_4:10|out8_4:11|out:22|
|out56_4:10|out8_4:11|out:21|
|out56_4:10|out8_4:11|out:20|
|out56_4:10|out8_4:11|out:19|
|out56_4:10|out8_4:11|out:18|
|out56_4:10|out8_4:11|out:17|
|out56_4:10|out8_4:11|out:16|
|out56_4:10|out8_4:10|
|out56_4:10|out8_4:10|out:1|
|out56_4:10|out8_4:10|out:22|
|out56_4:10|out8_4:10|out:21|
|out56_4:10|out8_4:10|out:20|
|out56_4:10|out8_4:10|out:19|
|out56_4:10|out8_4:10|out:18|
|out56_4:10|out8_4:10|out:17|
|out56_4:10|out8_4:10|out:16|
|out56_4:10|out8_4:9|
|out56_4:10|out8_4:9|out:1|
|out56_4:10|out8_4:9|out:22|
|out56_4:10|out8_4:9|out:21|
|out56_4:10|out8_4:9|out:20|
|out56_4:10|out8_4:9|out:19|
|out56_4:10|out8_4:9|out:18|
|out56_4:10|out8_4:9|out:17|
|out56_4:10|out8_4:9|out:16|
|out56_4:10|out8_4:8|
|out56_4:10|out8_4:8|out:1|
|out56_4:10|out8_4:8|out:22|
|out56_4:10|out8_4:8|out:21|
|out56_4:10|out8_4:8|out:20|
|out56_4:10|out8_4:8|out:19|
|out56_4:10|out8_4:8|out:18|
|out56_4:10|out8_4:8|out:17|
|out56_4:10|out8_4:8|out:16|
|out56_4:10|out8_4:7|
|out56_4:10|out8_4:7|out:1|
|out56_4:10|out8_4:7|out:22|
|out56_4:10|out8_4:7|out:21|
|out56_4:10|out8_4:7|out:20|
|out56_4:10|out8_4:7|out:19|
|out56_4:10|out8_4:7|out:18|
|out56_4:10|out8_4:7|out:17|
|out56_4:10|out8_4:7|out:16|


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_41

***** Logic for device 'out56_41' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_41

** ERROR SUMMARY **

Error: Project requires too many (99/64) I/O pins
Error: Project requires too many (47/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_41

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  20.28
Total fan-in:                                   284

Total input pins required:                      97
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                     14
Total flipflops required:                        0

Synthesized logic cells:                        12/  48   ( 25%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_41

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0    6  AB0
  ??      -   ??      INPUT              0    0    0    8  AB1
  ??      -   ??      INPUT              0    0    0    8  AB2
  ??      -   ??      INPUT              0    0    0    8  AB3
  ??      -   ??      INPUT              0    0    0    8  AB4
  ??      -   ??      INPUT              0    0    0    6  AB5
  ??      -   ??      INPUT              0    0    0    8  AB6
  ??      -   ??      INPUT              0    0    0    8  AB7
  ??      -   ??      INPUT              0    0    0    8  AB8
  ??      -   ??      INPUT              0    0    0    8  AB9
  ??      -   ??      INPUT              0    0    0   10  A0
  ??      -   ??      INPUT              0    0    0   10  A1
  ??      -   ??      INPUT              0    0    0    1  O0_1
  ??      -   ??      INPUT              0    0    0    1  O0_40
  ??      -   ??      INPUT              0    0    0    2  O1_1
  ??      -   ??      INPUT              0    0    0    2  O1_40
  ??      -   ??      INPUT              0    0    0    2  O2_1
  ??      -   ??      INPUT              0    0    0    2  O2_40
  ??      -   ??      INPUT              0    0    0    2  O3_1
  ??      -   ??      INPUT              0    0    0    2  O3_40
  ??      -   ??      INPUT              0    0    0    2  O4_1
  ??      -   ??      INPUT              0    0    0    2  O4_40
  ??      -   ??      INPUT              0    0    0    2  O5_1
  ??      -   ??      INPUT              0    0    0    2  O5_40
  ??      -   ??      INPUT              0    0    0    2  O6_1
  ??      -   ??      INPUT              0    0    0    2  O6_40
  ??      -   ??      INPUT              0    0    0    2  O7_1
  ??      -   ??      INPUT              0    0    0    2  O7_40
  ??      -   ??      INPUT              0    0    0    2  O8_1
  ??      -   ??      INPUT              0    0    0    2  O8_40
  ??      -   ??      INPUT              0    0    0    2  O9_1
  ??      -   ??      INPUT              0    0    0    2  O9_40
  ??      -   ??      INPUT              0    0    0    2  O10_1
  ??      -   ??      INPUT              0    0    0    2  O10_40
  ??      -   ??      INPUT              0    0    0    2  O11_1
  ??      -   ??      INPUT              0    0    0    2  O11_40
  ??      -   ??      INPUT              0    0    0    2  O12_1
  ??      -   ??      INPUT              0    0    0    2  O12_40
  ??      -   ??      INPUT              0    0    0    2  O13_1
  ??      -   ??      INPUT              0    0    0    2  O13_40
  ??      -   ??      INPUT              0    0    0    2  O14_1
  ??      -   ??      INPUT              0    0    0    2  O14_40
  ??      -   ??      INPUT              0    0    0    2  O15_1
  ??      -   ??      INPUT              0    0    0    2  O15_40
  ??      -   ??      INPUT              0    0    0    2  O16_1
  ??      -   ??      INPUT              0    0    0    2  O16_40
  ??      -   ??      INPUT              0    0    0    2  O17_1
  ??      -   ??      INPUT              0    0    0    2  O17_40
  ??      -   ??      INPUT              0    0    0    2  O18_1
  ??      -   ??      INPUT              0    0    0    2  O18_40
  ??      -   ??      INPUT              0    0    0    2  O19_1
  ??      -   ??      INPUT              0    0    0    2  O19_40
  ??      -   ??      INPUT              0    0    0    1  O20_1
  ??      -   ??      INPUT              0    0    0    1  O20_40
  ??      -   ??      INPUT              0    0    0    2  O21_1
  ??      -   ??      INPUT              0    0    0    2  O21_40
  ??      -   ??      INPUT              0    0    0    2  O22_1
  ??      -   ??      INPUT              0    0    0    2  O22_40
  ??      -   ??      INPUT              0    0    0    2  O23_1
  ??      -   ??      INPUT              0    0    0    2  O23_40
  ??      -   ??      INPUT              0    0    0    2  O24_1
  ??      -   ??      INPUT              0    0    0    2  O24_40
  ??      -   ??      INPUT              0    0    0    2  O25_1
  ??      -   ??      INPUT              0    0    0    2  O25_40
  ??      -   ??      INPUT              0    0    0    2  O26_1
  ??      -   ??      INPUT              0    0    0    2  O26_40
  ??      -   ??      INPUT              0    0    0    2  O27_1
  ??      -   ??      INPUT              0    0    0    2  O27_40
  ??      -   ??      INPUT              0    0    0    2  O28_1
  ??      -   ??      INPUT              0    0    0    2  O28_40
  ??      -   ??      INPUT              0    0    0    2  O29_1
  ??      -   ??      INPUT              0    0    0    2  O29_40
  ??      -   ??      INPUT              0    0    0    2  O30_1
  ??      -   ??      INPUT              0    0    0    2  O30_40
  ??      -   ??      INPUT              0    0    0    2  O31_1
  ??      -   ??      INPUT              0    0    0    2  O31_40
  ??      -   ??      INPUT              0    0    0    2  O32_1
  ??      -   ??      INPUT              0    0    0    2  O32_40
  ??      -   ??      INPUT              0    0    0    2  O33_1
  ??      -   ??      INPUT              0    0    0    2  O33_40
  ??      -   ??      INPUT              0    0    0    2  O34_1
  ??      -   ??      INPUT              0    0    0    2  O34_40
  ??      -   ??      INPUT              0    0    0    2  O35_1
  ??      -   ??      INPUT              0    0    0    2  O35_40
  ??      -   ??      INPUT              0    0    0    2  O36_1
  ??      -   ??      INPUT              0    0    0    2  O36_40
  ??      -   ??      INPUT              0    0    0    2  O37_1
  ??      -   ??      INPUT              0    0    0    2  O37_40
  ??      -   ??      INPUT              0    0    0    2  O38_1
  ??      -   ??      INPUT              0    0    0    2  O38_40
  ??      -   ??      INPUT              0    0    0    2  O39_1
  ??      -   ??      INPUT              0    0    0    2  O39_40
  ??      -   ??      INPUT    s         0    0    2    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    2    0  ~PIN001
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN007
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN017
  ??      -   ??      INPUT              0    0    2   12  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_41

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              4    6    0    0  Q1
  ??     ??   ??        TRI              4    6    0    0  Q40


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_41

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:7|out:22|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:7|out:22|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:7|out:22|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:22|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:22|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:7|out:22|~8~1~3~7
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:12|out:21|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:12|out:21|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:12|out:21|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:21|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:21|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:12|out:21|~8~1~3~7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_41

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_1     : INPUT;
O0_40    : INPUT;
O1_1     : INPUT;
O1_40    : INPUT;
O2_1     : INPUT;
O2_40    : INPUT;
O3_1     : INPUT;
O3_40    : INPUT;
O4_1     : INPUT;
O4_40    : INPUT;
O5_1     : INPUT;
O5_40    : INPUT;
O6_1     : INPUT;
O6_40    : INPUT;
O7_1     : INPUT;
O7_40    : INPUT;
O8_1     : INPUT;
O8_40    : INPUT;
O9_1     : INPUT;
O9_40    : INPUT;
O10_1    : INPUT;
O10_40   : INPUT;
O11_1    : INPUT;
O11_40   : INPUT;
O12_1    : INPUT;
O12_40   : INPUT;
O13_1    : INPUT;
O13_40   : INPUT;
O14_1    : INPUT;
O14_40   : INPUT;
O15_1    : INPUT;
O15_40   : INPUT;
O16_1    : INPUT;
O16_40   : INPUT;
O17_1    : INPUT;
O17_40   : INPUT;
O18_1    : INPUT;
O18_40   : INPUT;
O19_1    : INPUT;
O19_40   : INPUT;
O20_1    : INPUT;
O20_40   : INPUT;
O21_1    : INPUT;
O21_40   : INPUT;
O22_1    : INPUT;
O22_40   : INPUT;
O23_1    : INPUT;
O23_40   : INPUT;
O24_1    : INPUT;
O24_40   : INPUT;
O25_1    : INPUT;
O25_40   : INPUT;
O26_1    : INPUT;
O26_40   : INPUT;
O27_1    : INPUT;
O27_40   : INPUT;
O28_1    : INPUT;
O28_40   : INPUT;
O29_1    : INPUT;
O29_40   : INPUT;
O30_1    : INPUT;
O30_40   : INPUT;
O31_1    : INPUT;
O31_40   : INPUT;
O32_1    : INPUT;
O32_40   : INPUT;
O33_1    : INPUT;
O33_40   : INPUT;
O34_1    : INPUT;
O34_40   : INPUT;
O35_1    : INPUT;
O35_40   : INPUT;
O36_1    : INPUT;
O36_40   : INPUT;
O37_1    : INPUT;
O37_40   : INPUT;
O38_1    : INPUT;
O38_40   : INPUT;
O39_1    : INPUT;
O39_40   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN007  : INPUT;
~PIN017  : INPUT;

-- Node name is 'Q1' 
-- Equation name is 'Q1', type is output 
Q1       = TRI(_N002,  _EQ001);
_N002    = LCELL( _EQ002);
  _EQ002 = !_N009 & !_N010 & !_N011 & !_N012 & !_N013 & !_N014 & !~PIN000 & 
             !~PIN017;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q40' 
-- Equation name is 'Q40', type is output 
Q40      = TRI(_N001,  _EQ003);
_N001    = LCELL( _EQ004);
  _EQ004 = !_N003 & !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & !~PIN000 & 
             !~PIN007;
  _EQ003 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:22|~8~1~3~2' 
-- Equation name is '_N003', type is buried 
-- synthesized logic cell 
_N003    = LCELL( _EQ005);
  _EQ005 =  AB1 & !O4_40 & !O5_40 & !O6_40 & !O7_40 &  RD
         #  AB2 & !O8_40 & !O9_40 & !O10_40 & !O11_40 &  RD
         #  AB3 & !O12_40 & !O13_40 & !O14_40 & !O15_40 &  RD
         #  AB4 & !O16_40 & !O17_40 & !O18_40 & !O19_40 &  RD
         #  AB6 & !O24_40 & !O25_40 & !O26_40 & !O27_40 &  RD
         #  AB7 & !O28_40 & !O29_40 & !O30_40 & !O31_40 &  RD
         #  AB8 & !O32_40 & !O33_40 & !O34_40 & !O35_40 &  RD
         #  AB9 & !O36_40 & !O37_40 & !O38_40 & !O39_40 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:22|~8~1~3~3' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ006);
  _EQ006 =  AB5 & !O20_40 & !O21_40 & !O22_40 & !O23_40 &  RD
         #  AB0 & !O0_40 & !O1_40 & !O2_40 & !O3_40 &  RD
         #  AB1 &  A0 &  A1 & !O7_40 &  RD
         #  AB2 &  A0 &  A1 & !O11_40 &  RD
         #  AB3 &  A0 &  A1 & !O15_40 &  RD
         #  AB4 &  A0 &  A1 & !O19_40 &  RD
         #  AB6 &  A0 &  A1 & !O27_40 &  RD
         #  AB7 &  A0 &  A1 & !O31_40 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:22|~8~1~3~4' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ007);
  _EQ007 =  AB8 &  A0 &  A1 & !O35_40 &  RD
         #  AB9 &  A0 &  A1 & !O39_40 &  RD
         #  AB5 &  A0 &  A1 & !O23_40 &  RD
         #  AB0 &  A0 &  A1 & !O3_40 &  RD
         #  AB1 & !A0 &  A1 & !O6_40 &  RD
         #  AB1 &  A0 & !A1 & !O5_40 &  RD
         #  AB2 & !A0 &  A1 & !O10_40 &  RD
         #  AB2 &  A0 & !A1 & !O9_40 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:22|~8~1~3~5' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ008);
  _EQ008 =  AB3 & !A0 &  A1 & !O14_40 &  RD
         #  AB3 &  A0 & !A1 & !O13_40 &  RD
         #  AB4 & !A0 &  A1 & !O18_40 &  RD
         #  AB4 &  A0 & !A1 & !O17_40 &  RD
         #  AB6 & !A0 &  A1 & !O26_40 &  RD
         #  AB6 &  A0 & !A1 & !O25_40 &  RD
         #  AB7 & !A0 &  A1 & !O30_40 &  RD
         #  AB7 &  A0 & !A1 & !O29_40 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:22|~8~1~3~6' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ009);
  _EQ009 =  AB8 & !A0 &  A1 & !O34_40 &  RD
         #  AB8 &  A0 & !A1 & !O33_40 &  RD
         #  AB9 & !A0 &  A1 & !O38_40 &  RD
         #  AB9 &  A0 & !A1 & !O37_40 &  RD
         #  AB5 & !A0 &  A1 & !O22_40 &  RD
         #  AB5 &  A0 & !A1 & !O21_40 &  RD
         #  AB0 & !A0 &  A1 & !O2_40 &  RD
         #  AB0 &  A0 & !A1 & !O1_40 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:22|~8~1~3~7' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ010);
  _EQ010 =  AB1 & !A0 & !A1 & !O4_40 &  RD
         #  AB2 & !A0 & !A1 & !O8_40 &  RD
         #  AB3 & !A0 & !A1 & !O12_40 &  RD
         #  AB4 & !A0 & !A1 & !O16_40 &  RD
         #  AB6 & !A0 & !A1 & !O24_40 &  RD
         #  AB7 & !A0 & !A1 & !O28_40 &  RD
         #  AB8 & !A0 & !A1 & !O32_40 &  RD
         #  AB9 & !A0 & !A1 & !O36_40 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:21|~8~1~3~2' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ011);
  _EQ011 =  AB1 & !O4_1 & !O5_1 & !O6_1 & !O7_1 &  RD
         #  AB2 & !O8_1 & !O9_1 & !O10_1 & !O11_1 &  RD
         #  AB3 & !O12_1 & !O13_1 & !O14_1 & !O15_1 &  RD
         #  AB4 & !O16_1 & !O17_1 & !O18_1 & !O19_1 &  RD
         #  AB6 & !O24_1 & !O25_1 & !O26_1 & !O27_1 &  RD
         #  AB7 & !O28_1 & !O29_1 & !O30_1 & !O31_1 &  RD
         #  AB8 & !O32_1 & !O33_1 & !O34_1 & !O35_1 &  RD
         #  AB9 & !O36_1 & !O37_1 & !O38_1 & !O39_1 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:21|~8~1~3~3' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ012);
  _EQ012 =  AB5 & !O20_1 & !O21_1 & !O22_1 & !O23_1 &  RD
         #  AB0 & !O0_1 & !O1_1 & !O2_1 & !O3_1 &  RD
         #  AB1 &  A0 &  A1 & !O7_1 &  RD
         #  AB2 &  A0 &  A1 & !O11_1 &  RD
         #  AB3 &  A0 &  A1 & !O15_1 &  RD
         #  AB4 &  A0 &  A1 & !O19_1 &  RD
         #  AB6 &  A0 &  A1 & !O27_1 &  RD
         #  AB7 &  A0 &  A1 & !O31_1 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:21|~8~1~3~4' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ013);
  _EQ013 =  AB8 &  A0 &  A1 & !O35_1 &  RD
         #  AB9 &  A0 &  A1 & !O39_1 &  RD
         #  AB5 &  A0 &  A1 & !O23_1 &  RD
         #  AB0 &  A0 &  A1 & !O3_1 &  RD
         #  AB1 & !A0 &  A1 & !O6_1 &  RD
         #  AB1 &  A0 & !A1 & !O5_1 &  RD
         #  AB2 & !A0 &  A1 & !O10_1 &  RD
         #  AB2 &  A0 & !A1 & !O9_1 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:21|~8~1~3~5' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ014);
  _EQ014 =  AB3 & !A0 &  A1 & !O14_1 &  RD
         #  AB3 &  A0 & !A1 & !O13_1 &  RD
         #  AB4 & !A0 &  A1 & !O18_1 &  RD
         #  AB4 &  A0 & !A1 & !O17_1 &  RD
         #  AB6 & !A0 &  A1 & !O26_1 &  RD
         #  AB6 &  A0 & !A1 & !O25_1 &  RD
         #  AB7 & !A0 &  A1 & !O30_1 &  RD
         #  AB7 &  A0 & !A1 & !O29_1 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:21|~8~1~3~6' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ015);
  _EQ015 =  AB8 & !A0 &  A1 & !O34_1 &  RD
         #  AB8 &  A0 & !A1 & !O33_1 &  RD
         #  AB9 & !A0 &  A1 & !O38_1 &  RD
         #  AB9 &  A0 & !A1 & !O37_1 &  RD
         #  AB5 & !A0 &  A1 & !O22_1 &  RD
         #  AB5 &  A0 & !A1 & !O21_1 &  RD
         #  AB0 & !A0 &  A1 & !O2_1 &  RD
         #  AB0 &  A0 & !A1 & !O1_1 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:21|~8~1~3~7' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ016);
  _EQ016 =  AB1 & !A0 & !A1 & !O4_1 &  RD
         #  AB2 & !A0 & !A1 & !O8_1 &  RD
         #  AB3 & !A0 & !A1 & !O12_1 &  RD
         #  AB4 & !A0 & !A1 & !O16_1 &  RD
         #  AB6 & !A0 & !A1 & !O24_1 &  RD
         #  AB7 & !A0 & !A1 & !O28_1 &  RD
         #  AB8 & !A0 & !A1 & !O32_1 &  RD
         #  AB9 & !A0 & !A1 & !O36_1 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_42

***** Logic for device 'out56_42' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_42

** ERROR SUMMARY **

Error: Project requires too many (70/64) I/O pins


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_42

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  16.18
Total fan-in:                                   178

Total input pins required:                      66
Total output pins required:                      4
Total bidirectional pins required:               0
Total logic cells required:                     11
Total flipflops required:                        0

Synthesized logic cells:                        10/  48   ( 20%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_42

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    3    4  AB0
  ??      -   ??      INPUT              0    0    0    4  AB1
  ??      -   ??      INPUT              0    0    0    4  AB2
  ??      -   ??      INPUT              0    0    0    4  AB3
  ??      -   ??      INPUT              0    0    0    4  AB4
  ??      -   ??      INPUT              0    0    3    4  AB5
  ??      -   ??      INPUT              0    0    0    4  AB6
  ??      -   ??      INPUT              0    0    0    4  AB7
  ??      -   ??      INPUT              0    0    0    4  AB8
  ??      -   ??      INPUT              0    0    0    4  AB9
  ??      -   ??      INPUT              0    0    3    1  AB10
  ??      -   ??      INPUT              0    0    3    6  A0
  ??      -   ??      INPUT              0    0    3    6  A1
  ??      -   ??      INPUT              0    0    1    0  O0_12
  ??      -   ??      INPUT              0    0    0    2  O0_13
  ??      -   ??      INPUT              0    0    1    0  O0_48
  ??      -   ??      INPUT              0    0    1    0  O0_49
  ??      -   ??      INPUT              0    0    0    2  O1_13
  ??      -   ??      INPUT              0    0    0    2  O2_13
  ??      -   ??      INPUT              0    0    0    2  O3_13
  ??      -   ??      INPUT              0    0    0    2  O4_13
  ??      -   ??      INPUT              0    0    0    2  O5_13
  ??      -   ??      INPUT              0    0    0    2  O6_13
  ??      -   ??      INPUT              0    0    0    2  O7_13
  ??      -   ??      INPUT              0    0    0    2  O8_13
  ??      -   ??      INPUT              0    0    0    2  O9_13
  ??      -   ??      INPUT              0    0    0    2  O10_13
  ??      -   ??      INPUT              0    0    0    2  O11_13
  ??      -   ??      INPUT              0    0    0    2  O12_13
  ??      -   ??      INPUT              0    0    0    2  O13_13
  ??      -   ??      INPUT              0    0    0    2  O14_13
  ??      -   ??      INPUT              0    0    0    2  O15_13
  ??      -   ??      INPUT              0    0    0    2  O16_13
  ??      -   ??      INPUT              0    0    0    2  O17_13
  ??      -   ??      INPUT              0    0    0    2  O18_13
  ??      -   ??      INPUT              0    0    0    2  O19_13
  ??      -   ??      INPUT              0    0    1    0  O20_12
  ??      -   ??      INPUT              0    0    0    2  O20_13
  ??      -   ??      INPUT              0    0    1    0  O20_48
  ??      -   ??      INPUT              0    0    1    0  O20_49
  ??      -   ??      INPUT              0    0    0    2  O21_13
  ??      -   ??      INPUT              0    0    0    2  O22_13
  ??      -   ??      INPUT              0    0    0    2  O23_13
  ??      -   ??      INPUT              0    0    0    2  O24_13
  ??      -   ??      INPUT              0    0    0    2  O25_13
  ??      -   ??      INPUT              0    0    0    2  O26_13
  ??      -   ??      INPUT              0    0    0    2  O27_13
  ??      -   ??      INPUT              0    0    0    2  O28_13
  ??      -   ??      INPUT              0    0    0    2  O29_13
  ??      -   ??      INPUT              0    0    0    2  O30_13
  ??      -   ??      INPUT              0    0    0    2  O31_13
  ??      -   ??      INPUT              0    0    0    2  O32_13
  ??      -   ??      INPUT              0    0    0    2  O33_13
  ??      -   ??      INPUT              0    0    0    2  O34_13
  ??      -   ??      INPUT              0    0    0    2  O35_13
  ??      -   ??      INPUT              0    0    0    2  O36_13
  ??      -   ??      INPUT              0    0    0    2  O37_13
  ??      -   ??      INPUT              0    0    0    2  O38_13
  ??      -   ??      INPUT              0    0    0    2  O39_13
  ??      -   ??      INPUT              0    0    1    0  O40_12
  ??      -   ??      INPUT              0    0    0    1  O40_13
  ??      -   ??      INPUT              0    0    1    0  O40_48
  ??      -   ??      INPUT              0    0    1    0  O40_49
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN001
  ??      -   ??      INPUT              0    0    4    7  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_42

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN002
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN004
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN015
  ??     ??   ??        TRI              3    7    0    0  Q13


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_42

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:11|out:17|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:11|out:17|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:11|out:17|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:17|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:17|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:11|out:17|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:11|out:17|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_42

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_12    : INPUT;
O0_13    : INPUT;
O0_48    : INPUT;
O0_49    : INPUT;
O1_13    : INPUT;
O2_13    : INPUT;
O3_13    : INPUT;
O4_13    : INPUT;
O5_13    : INPUT;
O6_13    : INPUT;
O7_13    : INPUT;
O8_13    : INPUT;
O9_13    : INPUT;
O10_13   : INPUT;
O11_13   : INPUT;
O12_13   : INPUT;
O13_13   : INPUT;
O14_13   : INPUT;
O15_13   : INPUT;
O16_13   : INPUT;
O17_13   : INPUT;
O18_13   : INPUT;
O19_13   : INPUT;
O20_12   : INPUT;
O20_13   : INPUT;
O20_48   : INPUT;
O20_49   : INPUT;
O21_13   : INPUT;
O22_13   : INPUT;
O23_13   : INPUT;
O24_13   : INPUT;
O25_13   : INPUT;
O26_13   : INPUT;
O27_13   : INPUT;
O28_13   : INPUT;
O29_13   : INPUT;
O30_13   : INPUT;
O31_13   : INPUT;
O32_13   : INPUT;
O33_13   : INPUT;
O34_13   : INPUT;
O35_13   : INPUT;
O36_13   : INPUT;
O37_13   : INPUT;
O38_13   : INPUT;
O39_13   : INPUT;
O40_12   : INPUT;
O40_13   : INPUT;
O40_48   : INPUT;
O40_49   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q13' 
-- Equation name is 'Q13', type is output 
Q13      = TRI(_N001,  _EQ001);
_N001    = LCELL( _EQ002);
  _EQ002 = !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & !_N009 & !_N010 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:17|~8~1~3~2' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ003);
  _EQ003 =  AB1 & !O4_13 & !O5_13 & !O6_13 & !O7_13 &  RD
         #  AB2 & !O8_13 & !O9_13 & !O10_13 & !O11_13 &  RD
         #  AB3 & !O12_13 & !O13_13 & !O14_13 & !O15_13 &  RD
         #  AB4 & !O16_13 & !O17_13 & !O18_13 & !O19_13 &  RD
         #  AB6 & !O24_13 & !O25_13 & !O26_13 & !O27_13 &  RD
         #  AB7 & !O28_13 & !O29_13 & !O30_13 & !O31_13 &  RD
         #  AB8 & !O32_13 & !O33_13 & !O34_13 & !O35_13 &  RD
         #  AB9 & !O36_13 & !O37_13 & !O38_13 & !O39_13 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:17|~8~1~3~3' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ004);
  _EQ004 =  AB5 & !O20_13 & !O21_13 & !O22_13 & !O23_13 &  RD
         #  AB0 & !O0_13 & !O1_13 & !O2_13 & !O3_13 &  RD
         #  AB1 &  A0 &  A1 & !O7_13 &  RD
         #  AB2 &  A0 &  A1 & !O11_13 &  RD
         #  AB3 &  A0 &  A1 & !O15_13 &  RD
         #  AB4 &  A0 &  A1 & !O19_13 &  RD
         #  AB6 &  A0 &  A1 & !O27_13 &  RD
         #  AB7 &  A0 &  A1 & !O31_13 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:17|~8~1~3~4' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ005);
  _EQ005 =  AB8 &  A0 &  A1 & !O35_13 &  RD
         #  AB9 &  A0 &  A1 & !O39_13 &  RD
         #  AB5 &  A0 &  A1 & !O23_13 &  RD
         #  AB0 &  A0 &  A1 & !O3_13 &  RD
         #  AB1 & !A0 &  A1 & !O6_13 &  RD
         #  AB1 &  A0 & !A1 & !O5_13 &  RD
         #  AB2 & !A0 &  A1 & !O10_13 &  RD
         #  AB2 &  A0 & !A1 & !O9_13 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:17|~8~1~3~5' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ006);
  _EQ006 =  AB3 & !A0 &  A1 & !O14_13 &  RD
         #  AB3 &  A0 & !A1 & !O13_13 &  RD
         #  AB4 & !A0 &  A1 & !O18_13 &  RD
         #  AB4 &  A0 & !A1 & !O17_13 &  RD
         #  AB6 & !A0 &  A1 & !O26_13 &  RD
         #  AB6 &  A0 & !A1 & !O25_13 &  RD
         #  AB7 & !A0 &  A1 & !O30_13 &  RD
         #  AB7 &  A0 & !A1 & !O29_13 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:17|~8~1~3~6' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ007);
  _EQ007 =  AB8 & !A0 &  A1 & !O34_13 &  RD
         #  AB8 &  A0 & !A1 & !O33_13 &  RD
         #  AB9 & !A0 &  A1 & !O38_13 &  RD
         #  AB9 &  A0 & !A1 & !O37_13 &  RD
         #  AB5 & !A0 &  A1 & !O22_13 &  RD
         #  AB5 &  A0 & !A1 & !O21_13 &  RD
         #  AB0 & !A0 &  A1 & !O2_13 &  RD
         #  AB0 &  A0 & !A1 & !O1_13 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:17|~8~1~3~7' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ008);
  _EQ008 =  AB1 & !A0 & !A1 & !O4_13 &  RD
         #  AB2 & !A0 & !A1 & !O8_13 &  RD
         #  AB3 & !A0 & !A1 & !O12_13 &  RD
         #  AB4 & !A0 & !A1 & !O16_13 &  RD
         #  AB6 & !A0 & !A1 & !O24_13 &  RD
         #  AB7 & !A0 & !A1 & !O28_13 &  RD
         #  AB8 & !A0 & !A1 & !O32_13 &  RD
         #  AB9 & !A0 & !A1 & !O36_13 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:17|~8~1~3~8' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ009);
  _EQ009 =  AB5 & !A0 & !A1 & !O20_13 &  RD
         #  AB0 & !A0 & !A1 & !O0_13 &  RD
         #  AB10 & !O40_13 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:21|~8~1~3~8' = '~PIN002' 
-- Equation name is '_N002', type is output 
 ~PIN002 = LCELL( _EQ010);
  _EQ010 =  AB5 & !A0 & !A1 & !O20_49 &  RD
         #  AB0 & !A0 & !A1 & !O0_49 &  RD
         #  AB10 & !O40_49 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:22|~8~1~3~8' = '~PIN004' 
-- Equation name is '_N003', type is output 
 ~PIN004 = LCELL( _EQ011);
  _EQ011 =  AB5 & !A0 & !A1 & !O20_48 &  RD
         #  AB0 & !A0 & !A1 & !O0_48 &  RD
         #  AB10 & !O40_48 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:18|~8~1~3~8' = '~PIN015' 
-- Equation name is '_N011', type is output 
 ~PIN015 = LCELL( _EQ012);
  _EQ012 =  AB5 & !A0 & !A1 & !O20_12 &  RD
         #  AB0 & !A0 & !A1 & !O0_12 &  RD
         #  AB10 & !O40_12 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_44

***** Logic for device 'out56_44' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_44

** ERROR SUMMARY **

Error: Project requires too many (100/64) I/O pins
Error: Project requires too many (47/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_44

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  20.69
Total fan-in:                                   269

Total input pins required:                      98
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                     13
Total flipflops required:                        0

Synthesized logic cells:                        11/  48   ( 22%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_44

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0    6  AB0
  ??      -   ??      INPUT              0    0    0    8  AB1
  ??      -   ??      INPUT              0    0    0    8  AB2
  ??      -   ??      INPUT              0    0    0    7  AB3
  ??      -   ??      INPUT              0    0    0    7  AB4
  ??      -   ??      INPUT              0    0    0    6  AB5
  ??      -   ??      INPUT              0    0    0    7  AB6
  ??      -   ??      INPUT              0    0    0    7  AB7
  ??      -   ??      INPUT              0    0    0    8  AB8
  ??      -   ??      INPUT              0    0    0    8  AB9
  ??      -   ??      INPUT              0    0    0    9  A0
  ??      -   ??      INPUT              0    0    0    9  A1
  ??      -   ??      INPUT              0    0    0    1  O0_25
  ??      -   ??      INPUT              0    0    0    1  O0_46
  ??      -   ??      INPUT              0    0    0    2  O1_25
  ??      -   ??      INPUT              0    0    0    2  O1_46
  ??      -   ??      INPUT              0    0    0    2  O2_25
  ??      -   ??      INPUT              0    0    0    2  O2_46
  ??      -   ??      INPUT              0    0    0    2  O3_25
  ??      -   ??      INPUT              0    0    0    2  O3_46
  ??      -   ??      INPUT              0    0    0    2  O4_25
  ??      -   ??      INPUT              0    0    0    2  O4_46
  ??      -   ??      INPUT              0    0    0    2  O5_25
  ??      -   ??      INPUT              0    0    0    2  O5_46
  ??      -   ??      INPUT              0    0    0    2  O6_25
  ??      -   ??      INPUT              0    0    0    2  O6_46
  ??      -   ??      INPUT              0    0    0    2  O7_25
  ??      -   ??      INPUT              0    0    0    2  O7_46
  ??      -   ??      INPUT              0    0    0    2  O8_25
  ??      -   ??      INPUT              0    0    0    2  O8_46
  ??      -   ??      INPUT              0    0    0    2  O9_25
  ??      -   ??      INPUT              0    0    0    2  O9_46
  ??      -   ??      INPUT              0    0    0    2  O10_25
  ??      -   ??      INPUT              0    0    0    2  O10_46
  ??      -   ??      INPUT              0    0    0    2  O11_25
  ??      -   ??      INPUT              0    0    0    2  O11_46
  ??      -   ??      INPUT              0    0    0    2  O12_25
  ??      -   ??      INPUT              0    0    0    2  O12_46
  ??      -   ??      INPUT              0    0    0    1  O13_25
  ??      -   ??      INPUT              0    0    0    2  O13_46
  ??      -   ??      INPUT              0    0    0    1  O14_25
  ??      -   ??      INPUT              0    0    0    2  O14_46
  ??      -   ??      INPUT              0    0    0    2  O15_25
  ??      -   ??      INPUT              0    0    0    2  O15_46
  ??      -   ??      INPUT              0    0    0    2  O16_25
  ??      -   ??      INPUT              0    0    0    2  O16_46
  ??      -   ??      INPUT              0    0    0    1  O17_25
  ??      -   ??      INPUT              0    0    0    2  O17_46
  ??      -   ??      INPUT              0    0    0    1  O18_25
  ??      -   ??      INPUT              0    0    0    2  O18_46
  ??      -   ??      INPUT              0    0    0    2  O19_25
  ??      -   ??      INPUT              0    0    0    2  O19_46
  ??      -   ??      INPUT              0    0    0    1  O20_25
  ??      -   ??      INPUT              0    0    0    1  O20_46
  ??      -   ??      INPUT              0    0    0    2  O21_25
  ??      -   ??      INPUT              0    0    0    2  O21_46
  ??      -   ??      INPUT              0    0    0    2  O22_25
  ??      -   ??      INPUT              0    0    0    2  O22_46
  ??      -   ??      INPUT              0    0    0    2  O23_25
  ??      -   ??      INPUT              0    0    0    2  O23_46
  ??      -   ??      INPUT              0    0    0    2  O24_25
  ??      -   ??      INPUT              0    0    0    2  O24_46
  ??      -   ??      INPUT              0    0    0    1  O25_25
  ??      -   ??      INPUT              0    0    0    2  O25_46
  ??      -   ??      INPUT              0    0    0    1  O26_25
  ??      -   ??      INPUT              0    0    0    2  O26_46
  ??      -   ??      INPUT              0    0    0    2  O27_25
  ??      -   ??      INPUT              0    0    0    2  O27_46
  ??      -   ??      INPUT              0    0    0    2  O28_25
  ??      -   ??      INPUT              0    0    0    2  O28_46
  ??      -   ??      INPUT              0    0    0    1  O29_25
  ??      -   ??      INPUT              0    0    0    2  O29_46
  ??      -   ??      INPUT              0    0    0    1  O30_25
  ??      -   ??      INPUT              0    0    0    2  O30_46
  ??      -   ??      INPUT              0    0    0    2  O31_25
  ??      -   ??      INPUT              0    0    0    2  O31_46
  ??      -   ??      INPUT              0    0    0    2  O32_25
  ??      -   ??      INPUT              0    0    0    2  O32_46
  ??      -   ??      INPUT              0    0    0    2  O33_25
  ??      -   ??      INPUT              0    0    0    2  O33_46
  ??      -   ??      INPUT              0    0    0    2  O34_25
  ??      -   ??      INPUT              0    0    0    2  O34_46
  ??      -   ??      INPUT              0    0    0    2  O35_25
  ??      -   ??      INPUT              0    0    0    2  O35_46
  ??      -   ??      INPUT              0    0    0    2  O36_25
  ??      -   ??      INPUT              0    0    0    2  O36_46
  ??      -   ??      INPUT              0    0    0    2  O37_25
  ??      -   ??      INPUT              0    0    0    2  O37_46
  ??      -   ??      INPUT              0    0    0    2  O38_25
  ??      -   ??      INPUT              0    0    0    2  O38_46
  ??      -   ??      INPUT              0    0    0    2  O39_25
  ??      -   ??      INPUT              0    0    0    2  O39_46
  ??      -   ??      INPUT    s         0    0    2    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    2    0  ~PIN001
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN006
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN012
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN013
  ??      -   ??      INPUT              0    0    2   11  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_44

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              5    5    0    0  Q25
  ??     ??   ??        TRI              4    6    0    0  Q46


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_44

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:7|out:16|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:7|out:16|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:7|out:16|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:16|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:16|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:7|out:16|~8~1~3~7
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:9|out:21|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:9|out:21|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:9|out:21|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:21|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:9|out:21|~8~1~3~7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_44

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_25    : INPUT;
O0_46    : INPUT;
O1_25    : INPUT;
O1_46    : INPUT;
O2_25    : INPUT;
O2_46    : INPUT;
O3_25    : INPUT;
O3_46    : INPUT;
O4_25    : INPUT;
O4_46    : INPUT;
O5_25    : INPUT;
O5_46    : INPUT;
O6_25    : INPUT;
O6_46    : INPUT;
O7_25    : INPUT;
O7_46    : INPUT;
O8_25    : INPUT;
O8_46    : INPUT;
O9_25    : INPUT;
O9_46    : INPUT;
O10_25   : INPUT;
O10_46   : INPUT;
O11_25   : INPUT;
O11_46   : INPUT;
O12_25   : INPUT;
O12_46   : INPUT;
O13_25   : INPUT;
O13_46   : INPUT;
O14_25   : INPUT;
O14_46   : INPUT;
O15_25   : INPUT;
O15_46   : INPUT;
O16_25   : INPUT;
O16_46   : INPUT;
O17_25   : INPUT;
O17_46   : INPUT;
O18_25   : INPUT;
O18_46   : INPUT;
O19_25   : INPUT;
O19_46   : INPUT;
O20_25   : INPUT;
O20_46   : INPUT;
O21_25   : INPUT;
O21_46   : INPUT;
O22_25   : INPUT;
O22_46   : INPUT;
O23_25   : INPUT;
O23_46   : INPUT;
O24_25   : INPUT;
O24_46   : INPUT;
O25_25   : INPUT;
O25_46   : INPUT;
O26_25   : INPUT;
O26_46   : INPUT;
O27_25   : INPUT;
O27_46   : INPUT;
O28_25   : INPUT;
O28_46   : INPUT;
O29_25   : INPUT;
O29_46   : INPUT;
O30_25   : INPUT;
O30_46   : INPUT;
O31_25   : INPUT;
O31_46   : INPUT;
O32_25   : INPUT;
O32_46   : INPUT;
O33_25   : INPUT;
O33_46   : INPUT;
O34_25   : INPUT;
O34_46   : INPUT;
O35_25   : INPUT;
O35_46   : INPUT;
O36_25   : INPUT;
O36_46   : INPUT;
O37_25   : INPUT;
O37_46   : INPUT;
O38_25   : INPUT;
O38_46   : INPUT;
O39_25   : INPUT;
O39_46   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN006  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;

-- Node name is 'Q25' 
-- Equation name is 'Q25', type is output 
Q25      = TRI(_N002,  _EQ001);
_N002    = LCELL( _EQ002);
  _EQ002 = !_N009 & !_N010 & !_N011 & !_N012 & !_N013 & !~PIN000 & !~PIN012 & 
             !~PIN013;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q46' 
-- Equation name is 'Q46', type is output 
Q46      = TRI(_N001,  _EQ003);
_N001    = LCELL( _EQ004);
  _EQ004 = !_N003 & !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & !~PIN000 & 
             !~PIN006;
  _EQ003 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:16|~8~1~3~2' 
-- Equation name is '_N003', type is buried 
-- synthesized logic cell 
_N003    = LCELL( _EQ005);
  _EQ005 =  AB1 & !O4_46 & !O5_46 & !O6_46 & !O7_46 &  RD
         #  AB2 & !O8_46 & !O9_46 & !O10_46 & !O11_46 &  RD
         #  AB3 & !O12_46 & !O13_46 & !O14_46 & !O15_46 &  RD
         #  AB4 & !O16_46 & !O17_46 & !O18_46 & !O19_46 &  RD
         #  AB6 & !O24_46 & !O25_46 & !O26_46 & !O27_46 &  RD
         #  AB7 & !O28_46 & !O29_46 & !O30_46 & !O31_46 &  RD
         #  AB8 & !O32_46 & !O33_46 & !O34_46 & !O35_46 &  RD
         #  AB9 & !O36_46 & !O37_46 & !O38_46 & !O39_46 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:16|~8~1~3~3' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ006);
  _EQ006 =  AB5 & !O20_46 & !O21_46 & !O22_46 & !O23_46 &  RD
         #  AB0 & !O0_46 & !O1_46 & !O2_46 & !O3_46 &  RD
         #  AB1 &  A0 &  A1 & !O7_46 &  RD
         #  AB2 &  A0 &  A1 & !O11_46 &  RD
         #  AB3 &  A0 &  A1 & !O15_46 &  RD
         #  AB4 &  A0 &  A1 & !O19_46 &  RD
         #  AB6 &  A0 &  A1 & !O27_46 &  RD
         #  AB7 &  A0 &  A1 & !O31_46 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:16|~8~1~3~4' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ007);
  _EQ007 =  AB8 &  A0 &  A1 & !O35_46 &  RD
         #  AB9 &  A0 &  A1 & !O39_46 &  RD
         #  AB5 &  A0 &  A1 & !O23_46 &  RD
         #  AB0 &  A0 &  A1 & !O3_46 &  RD
         #  AB1 & !A0 &  A1 & !O6_46 &  RD
         #  AB1 &  A0 & !A1 & !O5_46 &  RD
         #  AB2 & !A0 &  A1 & !O10_46 &  RD
         #  AB2 &  A0 & !A1 & !O9_46 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:16|~8~1~3~5' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ008);
  _EQ008 =  AB3 & !A0 &  A1 & !O14_46 &  RD
         #  AB3 &  A0 & !A1 & !O13_46 &  RD
         #  AB4 & !A0 &  A1 & !O18_46 &  RD
         #  AB4 &  A0 & !A1 & !O17_46 &  RD
         #  AB6 & !A0 &  A1 & !O26_46 &  RD
         #  AB6 &  A0 & !A1 & !O25_46 &  RD
         #  AB7 & !A0 &  A1 & !O30_46 &  RD
         #  AB7 &  A0 & !A1 & !O29_46 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:16|~8~1~3~6' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ009);
  _EQ009 =  AB8 & !A0 &  A1 & !O34_46 &  RD
         #  AB8 &  A0 & !A1 & !O33_46 &  RD
         #  AB9 & !A0 &  A1 & !O38_46 &  RD
         #  AB9 &  A0 & !A1 & !O37_46 &  RD
         #  AB5 & !A0 &  A1 & !O22_46 &  RD
         #  AB5 &  A0 & !A1 & !O21_46 &  RD
         #  AB0 & !A0 &  A1 & !O2_46 &  RD
         #  AB0 &  A0 & !A1 & !O1_46 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:16|~8~1~3~7' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ010);
  _EQ010 =  AB1 & !A0 & !A1 & !O4_46 &  RD
         #  AB2 & !A0 & !A1 & !O8_46 &  RD
         #  AB3 & !A0 & !A1 & !O12_46 &  RD
         #  AB4 & !A0 & !A1 & !O16_46 &  RD
         #  AB6 & !A0 & !A1 & !O24_46 &  RD
         #  AB7 & !A0 & !A1 & !O28_46 &  RD
         #  AB8 & !A0 & !A1 & !O32_46 &  RD
         #  AB9 & !A0 & !A1 & !O36_46 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:21|~8~1~3~2' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ011);
  _EQ011 =  AB1 & !O4_25 & !O5_25 & !O6_25 & !O7_25 &  RD
         #  AB2 & !O8_25 & !O9_25 & !O10_25 & !O11_25 &  RD
         #  AB3 & !O12_25 & !O13_25 & !O14_25 & !O15_25 &  RD
         #  AB4 & !O16_25 & !O17_25 & !O18_25 & !O19_25 &  RD
         #  AB6 & !O24_25 & !O25_25 & !O26_25 & !O27_25 &  RD
         #  AB7 & !O28_25 & !O29_25 & !O30_25 & !O31_25 &  RD
         #  AB8 & !O32_25 & !O33_25 & !O34_25 & !O35_25 &  RD
         #  AB9 & !O36_25 & !O37_25 & !O38_25 & !O39_25 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:21|~8~1~3~3' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ012);
  _EQ012 =  AB5 & !O20_25 & !O21_25 & !O22_25 & !O23_25 &  RD
         #  AB0 & !O0_25 & !O1_25 & !O2_25 & !O3_25 &  RD
         #  AB1 &  A0 &  A1 & !O7_25 &  RD
         #  AB2 &  A0 &  A1 & !O11_25 &  RD
         #  AB3 &  A0 &  A1 & !O15_25 &  RD
         #  AB4 &  A0 &  A1 & !O19_25 &  RD
         #  AB6 &  A0 &  A1 & !O27_25 &  RD
         #  AB7 &  A0 &  A1 & !O31_25 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:21|~8~1~3~4' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ013);
  _EQ013 =  AB8 &  A0 &  A1 & !O35_25 &  RD
         #  AB9 &  A0 &  A1 & !O39_25 &  RD
         #  AB5 &  A0 &  A1 & !O23_25 &  RD
         #  AB0 &  A0 &  A1 & !O3_25 &  RD
         #  AB1 & !A0 &  A1 & !O6_25 &  RD
         #  AB1 &  A0 & !A1 & !O5_25 &  RD
         #  AB2 & !A0 &  A1 & !O10_25 &  RD
         #  AB2 &  A0 & !A1 & !O9_25 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:21|~8~1~3~6' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ014);
  _EQ014 =  AB8 & !A0 &  A1 & !O34_25 &  RD
         #  AB8 &  A0 & !A1 & !O33_25 &  RD
         #  AB9 & !A0 &  A1 & !O38_25 &  RD
         #  AB9 &  A0 & !A1 & !O37_25 &  RD
         #  AB5 & !A0 &  A1 & !O22_25 &  RD
         #  AB5 &  A0 & !A1 & !O21_25 &  RD
         #  AB0 & !A0 &  A1 & !O2_25 &  RD
         #  AB0 &  A0 & !A1 & !O1_25 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:21|~8~1~3~7' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ015);
  _EQ015 =  AB1 & !A0 & !A1 & !O4_25 &  RD
         #  AB2 & !A0 & !A1 & !O8_25 &  RD
         #  AB3 & !A0 & !A1 & !O12_25 &  RD
         #  AB4 & !A0 & !A1 & !O16_25 &  RD
         #  AB6 & !A0 & !A1 & !O24_25 &  RD
         #  AB7 & !A0 & !A1 & !O28_25 &  RD
         #  AB8 & !A0 & !A1 & !O32_25 &  RD
         #  AB9 & !A0 & !A1 & !O36_25 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_45

***** Logic for device 'out56_45' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_45

** ERROR SUMMARY **



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_45

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  18.87
Total fan-in:                                   151

Total input pins required:                      57
Total output pins required:                      1
Total bidirectional pins required:               0
Total logic cells required:                      8
Total flipflops required:                        0

Synthesized logic cells:                         7/  48   ( 14%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_45

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0    4  AB0
  ??      -   ??      INPUT              0    0    0    4  AB1
  ??      -   ??      INPUT              0    0    0    4  AB2
  ??      -   ??      INPUT              0    0    0    4  AB3
  ??      -   ??      INPUT              0    0    0    4  AB4
  ??      -   ??      INPUT              0    0    0    4  AB5
  ??      -   ??      INPUT              0    0    0    4  AB6
  ??      -   ??      INPUT              0    0    0    4  AB7
  ??      -   ??      INPUT              0    0    0    4  AB8
  ??      -   ??      INPUT              0    0    0    4  AB9
  ??      -   ??      INPUT              0    0    0    1  AB10
  ??      -   ??      INPUT              0    0    0    6  A0
  ??      -   ??      INPUT              0    0    0    6  A1
  ??      -   ??      INPUT              0    0    0    2  O0_51
  ??      -   ??      INPUT              0    0    0    2  O1_51
  ??      -   ??      INPUT              0    0    0    2  O2_51
  ??      -   ??      INPUT     g        0    0    0    2  O3_51
  ??      -   ??      INPUT     g        0    0    0    2  O4_51
  ??      -   ??      INPUT     g        0    0    0    2  O5_51
  ??      -   ??      INPUT     g        0    0    0    2  O6_51
  ??      -   ??      INPUT              0    0    0    2  O7_51
  ??      -   ??      INPUT     g        0    0    0    2  O8_51
  ??      -   ??      INPUT              0    0    0    2  O9_51
  ??      -   ??      INPUT              0    0    0    2  O10_51
  ??      -   ??      INPUT              0    0    0    2  O11_51
  ??      -   ??      INPUT              0    0    0    2  O12_51
  ??      -   ??      INPUT     g        0    0    0    2  O13_51
  ??      -   ??      INPUT     g        0    0    0    2  O14_51
  ??      -   ??      INPUT              0    0    0    2  O15_51
  ??      -   ??      INPUT              0    0    0    2  O16_51
  ??      -   ??      INPUT     g        0    0    0    2  O17_51
  ??      -   ??      INPUT     g        0    0    0    2  O18_51
  ??      -   ??      INPUT     g        0    0    0    2  O19_51
  ??      -   ??      INPUT              0    0    0    2  O20_51
  ??      -   ??      INPUT              0    0    0    2  O21_51
  ??      -   ??      INPUT              0    0    0    2  O22_51
  ??      -   ??      INPUT     g        0    0    0    2  O23_51
  ??      -   ??      INPUT              0    0    0    2  O24_51
  ??      -   ??      INPUT     g        0    0    0    2  O25_51
  ??      -   ??      INPUT     g        0    0    0    2  O26_51
  ??      -   ??      INPUT     g        0    0    0    2  O27_51
  ??      -   ??      INPUT              0    0    0    2  O28_51
  ??      -   ??      INPUT     g        0    0    0    2  O29_51
  ??      -   ??      INPUT     g        0    0    0    2  O30_51
  ??      -   ??      INPUT     g        0    0    0    2  O31_51
  ??      -   ??      INPUT              0    0    0    2  O32_51
  ??      -   ??      INPUT     g        0    0    0    2  O33_51
  ??      -   ??      INPUT     g        0    0    0    2  O34_51
  ??      -   ??      INPUT              0    0    0    2  O35_51
  ??      -   ??      INPUT              0    0    0    2  O36_51
  ??      -   ??      INPUT     g        0    0    0    2  O37_51
  ??      -   ??      INPUT     g        0    0    0    2  O38_51
  ??      -   ??      INPUT              0    0    0    2  O39_51
  ??      -   ??      INPUT              0    0    0    1  O40_51
  ??      -   ??      INPUT    sg        0    0    1    0  ~PIN000
  ??      -   ??      INPUT    sg        0    0    1    0  ~PIN001
  ??      -   ??      INPUT              0    0    1    7  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_45

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              3    7    0    0  Q51


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_45

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    sg       41    0    1    0  |out56_4:1|out8_4:1|out:19|~8~1~3~2
   -     ??   ??       SOFT    sg       25    0    1    0  |out56_4:1|out8_4:1|out:19|~8~1~3~3
   -     ??   ??       SOFT    sg       17    0    1    0  |out56_4:1|out8_4:1|out:19|~8~1~3~4
   -     ??   ??       SOFT    sg       15    0    1    0  |out56_4:1|out8_4:1|out:19|~8~1~3~5
   -     ??   ??       SOFT    sg       15    0    1    0  |out56_4:1|out8_4:1|out:19|~8~1~3~6
   -     ??   ??       SOFT    sg       19    0    1    0  |out56_4:1|out8_4:1|out:19|~8~1~3~7
   -     ??   ??       SOFT    sg        9    0    1    0  |out56_4:1|out8_4:1|out:19|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_45

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_51    : INPUT;
O1_51    : INPUT;
O2_51    : INPUT;
O3_51    : INPUT;
O4_51    : INPUT;
O5_51    : INPUT;
O6_51    : INPUT;
O7_51    : INPUT;
O8_51    : INPUT;
O9_51    : INPUT;
O10_51   : INPUT;
O11_51   : INPUT;
O12_51   : INPUT;
O13_51   : INPUT;
O14_51   : INPUT;
O15_51   : INPUT;
O16_51   : INPUT;
O17_51   : INPUT;
O18_51   : INPUT;
O19_51   : INPUT;
O20_51   : INPUT;
O21_51   : INPUT;
O22_51   : INPUT;
O23_51   : INPUT;
O24_51   : INPUT;
O25_51   : INPUT;
O26_51   : INPUT;
O27_51   : INPUT;
O28_51   : INPUT;
O29_51   : INPUT;
O30_51   : INPUT;
O31_51   : INPUT;
O32_51   : INPUT;
O33_51   : INPUT;
O34_51   : INPUT;
O35_51   : INPUT;
O36_51   : INPUT;
O37_51   : INPUT;
O38_51   : INPUT;
O39_51   : INPUT;
O40_51   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q51' 
-- Equation name is 'Q51', type is output 
Q51      = TRI(_N001,  _EQ001);
_N001    = LCELL( _EQ002);
  _EQ002 = !_N002 & !_N003 & !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:19|~8~1~3~2' 
-- Equation name is '_N002', type is buried 
-- synthesized logic cell 
_N002    = LCELL( _EQ003);
  _EQ003 =  AB1 & !O4_51 & !O5_51 & !O6_51 & !O7_51 &  RD
         #  AB2 & !O8_51 & !O9_51 & !O10_51 & !O11_51 &  RD
         #  AB3 & !O12_51 & !O13_51 & !O14_51 & !O15_51 &  RD
         #  AB4 & !O16_51 & !O17_51 & !O18_51 & !O19_51 &  RD
         #  AB6 & !O24_51 & !O25_51 & !O26_51 & !O27_51 &  RD
         #  AB7 & !O28_51 & !O29_51 & !O30_51 & !O31_51 &  RD
         #  AB8 & !O32_51 & !O33_51 & !O34_51 & !O35_51 &  RD
         #  AB9 & !O36_51 & !O37_51 & !O38_51 & !O39_51 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:19|~8~1~3~3' 
-- Equation name is '_N003', type is buried 
-- synthesized logic cell 
_N003    = LCELL( _EQ004);
  _EQ004 =  AB5 & !O20_51 & !O21_51 & !O22_51 & !O23_51 &  RD
         #  AB0 & !O0_51 & !O1_51 & !O2_51 & !O3_51 &  RD
         #  AB1 &  A0 &  A1 & !O7_51 &  RD
         #  AB2 &  A0 &  A1 & !O11_51 &  RD
         #  AB3 &  A0 &  A1 & !O15_51 &  RD
         #  AB4 &  A0 &  A1 & !O19_51 &  RD
         #  AB6 &  A0 &  A1 & !O27_51 &  RD
         #  AB7 &  A0 &  A1 & !O31_51 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:19|~8~1~3~4' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ005);
  _EQ005 =  AB8 &  A0 &  A1 & !O35_51 &  RD
         #  AB9 &  A0 &  A1 & !O39_51 &  RD
         #  AB5 &  A0 &  A1 & !O23_51 &  RD
         #  AB0 &  A0 &  A1 & !O3_51 &  RD
         #  AB1 & !A0 &  A1 & !O6_51 &  RD
         #  AB1 &  A0 & !A1 & !O5_51 &  RD
         #  AB2 & !A0 &  A1 & !O10_51 &  RD
         #  AB2 &  A0 & !A1 & !O9_51 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:19|~8~1~3~5' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ006);
  _EQ006 =  AB3 & !A0 &  A1 & !O14_51 &  RD
         #  AB3 &  A0 & !A1 & !O13_51 &  RD
         #  AB4 & !A0 &  A1 & !O18_51 &  RD
         #  AB4 &  A0 & !A1 & !O17_51 &  RD
         #  AB6 & !A0 &  A1 & !O26_51 &  RD
         #  AB6 &  A0 & !A1 & !O25_51 &  RD
         #  AB7 & !A0 &  A1 & !O30_51 &  RD
         #  AB7 &  A0 & !A1 & !O29_51 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:19|~8~1~3~6' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ007);
  _EQ007 =  AB8 & !A0 &  A1 & !O34_51 &  RD
         #  AB8 &  A0 & !A1 & !O33_51 &  RD
         #  AB9 & !A0 &  A1 & !O38_51 &  RD
         #  AB9 &  A0 & !A1 & !O37_51 &  RD
         #  AB5 & !A0 &  A1 & !O22_51 &  RD
         #  AB5 &  A0 & !A1 & !O21_51 &  RD
         #  AB0 & !A0 &  A1 & !O2_51 &  RD
         #  AB0 &  A0 & !A1 & !O1_51 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:19|~8~1~3~7' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ008);
  _EQ008 =  AB1 & !A0 & !A1 & !O4_51 &  RD
         #  AB2 & !A0 & !A1 & !O8_51 &  RD
         #  AB3 & !A0 & !A1 & !O12_51 &  RD
         #  AB4 & !A0 & !A1 & !O16_51 &  RD
         #  AB6 & !A0 & !A1 & !O24_51 &  RD
         #  AB7 & !A0 & !A1 & !O28_51 &  RD
         #  AB8 & !A0 & !A1 & !O32_51 &  RD
         #  AB9 & !A0 & !A1 & !O36_51 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:19|~8~1~3~8' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ009);
  _EQ009 =  AB5 & !A0 & !A1 & !O20_51 &  RD
         #  AB0 & !A0 & !A1 & !O0_51 &  RD
         #  AB10 & !O40_51 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_46

***** Logic for device 'out56_46' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_46

** ERROR SUMMARY **

Error: Project requires too many (100/64) I/O pins
Error: Project requires too many (47/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_46

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  20.38
Total fan-in:                                   265

Total input pins required:                      98
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                     13
Total flipflops required:                        0

Synthesized logic cells:                        11/  48   ( 22%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_46

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0    6  AB0
  ??      -   ??      INPUT              0    0    0    7  AB1
  ??      -   ??      INPUT              0    0    0    7  AB2
  ??      -   ??      INPUT              0    0    0    7  AB3
  ??      -   ??      INPUT              0    0    0    7  AB4
  ??      -   ??      INPUT              0    0    0    6  AB5
  ??      -   ??      INPUT              0    0    0    7  AB6
  ??      -   ??      INPUT              0    0    0    7  AB7
  ??      -   ??      INPUT              0    0    0    7  AB8
  ??      -   ??      INPUT              0    0    0    7  AB9
  ??      -   ??      INPUT              0    0    0    9  A0
  ??      -   ??      INPUT              0    0    0    9  A1
  ??      -   ??      INPUT              0    0    0    1  O0_36
  ??      -   ??      INPUT              0    0    0    1  O0_48
  ??      -   ??      INPUT              0    0    0    2  O1_36
  ??      -   ??      INPUT              0    0    0    2  O1_48
  ??      -   ??      INPUT              0    0    0    2  O2_36
  ??      -   ??      INPUT              0    0    0    2  O2_48
  ??      -   ??      INPUT              0    0    0    2  O3_36
  ??      -   ??      INPUT              0    0    0    2  O3_48
  ??      -   ??      INPUT              0    0    0    2  O4_36
  ??      -   ??      INPUT              0    0    0    1  O4_48
  ??      -   ??      INPUT              0    0    0    2  O5_36
  ??      -   ??      INPUT              0    0    0    2  O5_48
  ??      -   ??      INPUT              0    0    0    2  O6_36
  ??      -   ??      INPUT              0    0    0    2  O6_48
  ??      -   ??      INPUT              0    0    0    2  O7_36
  ??      -   ??      INPUT              0    0    0    2  O7_48
  ??      -   ??      INPUT              0    0    0    2  O8_36
  ??      -   ??      INPUT              0    0    0    1  O8_48
  ??      -   ??      INPUT              0    0    0    2  O9_36
  ??      -   ??      INPUT              0    0    0    2  O9_48
  ??      -   ??      INPUT              0    0    0    2  O10_36
  ??      -   ??      INPUT              0    0    0    2  O10_48
  ??      -   ??      INPUT              0    0    0    2  O11_36
  ??      -   ??      INPUT              0    0    0    2  O11_48
  ??      -   ??      INPUT              0    0    0    2  O12_36
  ??      -   ??      INPUT              0    0    0    1  O12_48
  ??      -   ??      INPUT              0    0    0    2  O13_36
  ??      -   ??      INPUT              0    0    0    2  O13_48
  ??      -   ??      INPUT              0    0    0    2  O14_36
  ??      -   ??      INPUT              0    0    0    2  O14_48
  ??      -   ??      INPUT              0    0    0    2  O15_36
  ??      -   ??      INPUT              0    0    0    2  O15_48
  ??      -   ??      INPUT              0    0    0    2  O16_36
  ??      -   ??      INPUT              0    0    0    1  O16_48
  ??      -   ??      INPUT              0    0    0    2  O17_36
  ??      -   ??      INPUT              0    0    0    2  O17_48
  ??      -   ??      INPUT              0    0    0    2  O18_36
  ??      -   ??      INPUT              0    0    0    2  O18_48
  ??      -   ??      INPUT              0    0    0    2  O19_36
  ??      -   ??      INPUT              0    0    0    2  O19_48
  ??      -   ??      INPUT              0    0    0    1  O20_36
  ??      -   ??      INPUT              0    0    0    1  O20_48
  ??      -   ??      INPUT              0    0    0    2  O21_36
  ??      -   ??      INPUT              0    0    0    2  O21_48
  ??      -   ??      INPUT              0    0    0    2  O22_36
  ??      -   ??      INPUT              0    0    0    2  O22_48
  ??      -   ??      INPUT              0    0    0    2  O23_36
  ??      -   ??      INPUT              0    0    0    2  O23_48
  ??      -   ??      INPUT              0    0    0    2  O24_36
  ??      -   ??      INPUT              0    0    0    1  O24_48
  ??      -   ??      INPUT              0    0    0    2  O25_36
  ??      -   ??      INPUT              0    0    0    2  O25_48
  ??      -   ??      INPUT              0    0    0    2  O26_36
  ??      -   ??      INPUT              0    0    0    2  O26_48
  ??      -   ??      INPUT              0    0    0    2  O27_36
  ??      -   ??      INPUT              0    0    0    2  O27_48
  ??      -   ??      INPUT              0    0    0    2  O28_36
  ??      -   ??      INPUT              0    0    0    1  O28_48
  ??      -   ??      INPUT              0    0    0    2  O29_36
  ??      -   ??      INPUT              0    0    0    2  O29_48
  ??      -   ??      INPUT              0    0    0    2  O30_36
  ??      -   ??      INPUT              0    0    0    2  O30_48
  ??      -   ??      INPUT              0    0    0    2  O31_36
  ??      -   ??      INPUT              0    0    0    2  O31_48
  ??      -   ??      INPUT              0    0    0    2  O32_36
  ??      -   ??      INPUT              0    0    0    1  O32_48
  ??      -   ??      INPUT              0    0    0    2  O33_36
  ??      -   ??      INPUT              0    0    0    2  O33_48
  ??      -   ??      INPUT              0    0    0    2  O34_36
  ??      -   ??      INPUT              0    0    0    2  O34_48
  ??      -   ??      INPUT              0    0    0    2  O35_36
  ??      -   ??      INPUT              0    0    0    2  O35_48
  ??      -   ??      INPUT              0    0    0    2  O36_36
  ??      -   ??      INPUT              0    0    0    1  O36_48
  ??      -   ??      INPUT              0    0    0    2  O37_36
  ??      -   ??      INPUT              0    0    0    2  O37_48
  ??      -   ??      INPUT              0    0    0    2  O38_36
  ??      -   ??      INPUT              0    0    0    2  O38_48
  ??      -   ??      INPUT              0    0    0    2  O39_36
  ??      -   ??      INPUT              0    0    0    2  O39_48
  ??      -   ??      INPUT    s         0    0    2    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    2    0  ~PIN001
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN003
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN004
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN009
  ??      -   ??      INPUT              0    0    2   11  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_46

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              4    6    0    0  Q36
  ??     ??   ??        TRI              5    5    0    0  Q48


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_46

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:1|out:22|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:1|out:22|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:1|out:22|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:22|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:22|~8~1~3~6
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:8|out:18|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:8|out:18|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:8|out:18|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:18|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:18|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:8|out:18|~8~1~3~7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_46

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_36    : INPUT;
O0_48    : INPUT;
O1_36    : INPUT;
O1_48    : INPUT;
O2_36    : INPUT;
O2_48    : INPUT;
O3_36    : INPUT;
O3_48    : INPUT;
O4_36    : INPUT;
O4_48    : INPUT;
O5_36    : INPUT;
O5_48    : INPUT;
O6_36    : INPUT;
O6_48    : INPUT;
O7_36    : INPUT;
O7_48    : INPUT;
O8_36    : INPUT;
O8_48    : INPUT;
O9_36    : INPUT;
O9_48    : INPUT;
O10_36   : INPUT;
O10_48   : INPUT;
O11_36   : INPUT;
O11_48   : INPUT;
O12_36   : INPUT;
O12_48   : INPUT;
O13_36   : INPUT;
O13_48   : INPUT;
O14_36   : INPUT;
O14_48   : INPUT;
O15_36   : INPUT;
O15_48   : INPUT;
O16_36   : INPUT;
O16_48   : INPUT;
O17_36   : INPUT;
O17_48   : INPUT;
O18_36   : INPUT;
O18_48   : INPUT;
O19_36   : INPUT;
O19_48   : INPUT;
O20_36   : INPUT;
O20_48   : INPUT;
O21_36   : INPUT;
O21_48   : INPUT;
O22_36   : INPUT;
O22_48   : INPUT;
O23_36   : INPUT;
O23_48   : INPUT;
O24_36   : INPUT;
O24_48   : INPUT;
O25_36   : INPUT;
O25_48   : INPUT;
O26_36   : INPUT;
O26_48   : INPUT;
O27_36   : INPUT;
O27_48   : INPUT;
O28_36   : INPUT;
O28_48   : INPUT;
O29_36   : INPUT;
O29_48   : INPUT;
O30_36   : INPUT;
O30_48   : INPUT;
O31_36   : INPUT;
O31_48   : INPUT;
O32_36   : INPUT;
O32_48   : INPUT;
O33_36   : INPUT;
O33_48   : INPUT;
O34_36   : INPUT;
O34_48   : INPUT;
O35_36   : INPUT;
O35_48   : INPUT;
O36_36   : INPUT;
O36_48   : INPUT;
O37_36   : INPUT;
O37_48   : INPUT;
O38_36   : INPUT;
O38_48   : INPUT;
O39_36   : INPUT;
O39_48   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN009  : INPUT;

-- Node name is 'Q36' 
-- Equation name is 'Q36', type is output 
Q36      = TRI(_N002,  _EQ001);
_N002    = LCELL( _EQ002);
  _EQ002 = !_N008 & !_N009 & !_N010 & !_N011 & !_N012 & !_N013 & !~PIN000 & 
             !~PIN009;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q48' 
-- Equation name is 'Q48', type is output 
Q48      = TRI(_N001,  _EQ003);
_N001    = LCELL( _EQ004);
  _EQ004 = !_N003 & !_N004 & !_N005 & !_N006 & !_N007 & !~PIN000 & !~PIN003 & 
             !~PIN004;
  _EQ003 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:22|~8~1~3~2' 
-- Equation name is '_N003', type is buried 
-- synthesized logic cell 
_N003    = LCELL( _EQ005);
  _EQ005 =  AB1 & !O4_48 & !O5_48 & !O6_48 & !O7_48 &  RD
         #  AB2 & !O8_48 & !O9_48 & !O10_48 & !O11_48 &  RD
         #  AB3 & !O12_48 & !O13_48 & !O14_48 & !O15_48 &  RD
         #  AB4 & !O16_48 & !O17_48 & !O18_48 & !O19_48 &  RD
         #  AB6 & !O24_48 & !O25_48 & !O26_48 & !O27_48 &  RD
         #  AB7 & !O28_48 & !O29_48 & !O30_48 & !O31_48 &  RD
         #  AB8 & !O32_48 & !O33_48 & !O34_48 & !O35_48 &  RD
         #  AB9 & !O36_48 & !O37_48 & !O38_48 & !O39_48 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:22|~8~1~3~3' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ006);
  _EQ006 =  AB5 & !O20_48 & !O21_48 & !O22_48 & !O23_48 &  RD
         #  AB0 & !O0_48 & !O1_48 & !O2_48 & !O3_48 &  RD
         #  AB1 &  A0 &  A1 & !O7_48 &  RD
         #  AB2 &  A0 &  A1 & !O11_48 &  RD
         #  AB3 &  A0 &  A1 & !O15_48 &  RD
         #  AB4 &  A0 &  A1 & !O19_48 &  RD
         #  AB6 &  A0 &  A1 & !O27_48 &  RD
         #  AB7 &  A0 &  A1 & !O31_48 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:22|~8~1~3~4' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ007);
  _EQ007 =  AB8 &  A0 &  A1 & !O35_48 &  RD
         #  AB9 &  A0 &  A1 & !O39_48 &  RD
         #  AB5 &  A0 &  A1 & !O23_48 &  RD
         #  AB0 &  A0 &  A1 & !O3_48 &  RD
         #  AB1 & !A0 &  A1 & !O6_48 &  RD
         #  AB1 &  A0 & !A1 & !O5_48 &  RD
         #  AB2 & !A0 &  A1 & !O10_48 &  RD
         #  AB2 &  A0 & !A1 & !O9_48 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:22|~8~1~3~5' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ008);
  _EQ008 =  AB3 & !A0 &  A1 & !O14_48 &  RD
         #  AB3 &  A0 & !A1 & !O13_48 &  RD
         #  AB4 & !A0 &  A1 & !O18_48 &  RD
         #  AB4 &  A0 & !A1 & !O17_48 &  RD
         #  AB6 & !A0 &  A1 & !O26_48 &  RD
         #  AB6 &  A0 & !A1 & !O25_48 &  RD
         #  AB7 & !A0 &  A1 & !O30_48 &  RD
         #  AB7 &  A0 & !A1 & !O29_48 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:22|~8~1~3~6' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ009);
  _EQ009 =  AB8 & !A0 &  A1 & !O34_48 &  RD
         #  AB8 &  A0 & !A1 & !O33_48 &  RD
         #  AB9 & !A0 &  A1 & !O38_48 &  RD
         #  AB9 &  A0 & !A1 & !O37_48 &  RD
         #  AB5 & !A0 &  A1 & !O22_48 &  RD
         #  AB5 &  A0 & !A1 & !O21_48 &  RD
         #  AB0 & !A0 &  A1 & !O2_48 &  RD
         #  AB0 &  A0 & !A1 & !O1_48 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:18|~8~1~3~2' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ010);
  _EQ010 =  AB1 & !O4_36 & !O5_36 & !O6_36 & !O7_36 &  RD
         #  AB2 & !O8_36 & !O9_36 & !O10_36 & !O11_36 &  RD
         #  AB3 & !O12_36 & !O13_36 & !O14_36 & !O15_36 &  RD
         #  AB4 & !O16_36 & !O17_36 & !O18_36 & !O19_36 &  RD
         #  AB6 & !O24_36 & !O25_36 & !O26_36 & !O27_36 &  RD
         #  AB7 & !O28_36 & !O29_36 & !O30_36 & !O31_36 &  RD
         #  AB8 & !O32_36 & !O33_36 & !O34_36 & !O35_36 &  RD
         #  AB9 & !O36_36 & !O37_36 & !O38_36 & !O39_36 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:18|~8~1~3~3' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ011);
  _EQ011 =  AB5 & !O20_36 & !O21_36 & !O22_36 & !O23_36 &  RD
         #  AB0 & !O0_36 & !O1_36 & !O2_36 & !O3_36 &  RD
         #  AB1 &  A0 &  A1 & !O7_36 &  RD
         #  AB2 &  A0 &  A1 & !O11_36 &  RD
         #  AB3 &  A0 &  A1 & !O15_36 &  RD
         #  AB4 &  A0 &  A1 & !O19_36 &  RD
         #  AB6 &  A0 &  A1 & !O27_36 &  RD
         #  AB7 &  A0 &  A1 & !O31_36 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:18|~8~1~3~4' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ012);
  _EQ012 =  AB8 &  A0 &  A1 & !O35_36 &  RD
         #  AB9 &  A0 &  A1 & !O39_36 &  RD
         #  AB5 &  A0 &  A1 & !O23_36 &  RD
         #  AB0 &  A0 &  A1 & !O3_36 &  RD
         #  AB1 & !A0 &  A1 & !O6_36 &  RD
         #  AB1 &  A0 & !A1 & !O5_36 &  RD
         #  AB2 & !A0 &  A1 & !O10_36 &  RD
         #  AB2 &  A0 & !A1 & !O9_36 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:18|~8~1~3~5' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ013);
  _EQ013 =  AB3 & !A0 &  A1 & !O14_36 &  RD
         #  AB3 &  A0 & !A1 & !O13_36 &  RD
         #  AB4 & !A0 &  A1 & !O18_36 &  RD
         #  AB4 &  A0 & !A1 & !O17_36 &  RD
         #  AB6 & !A0 &  A1 & !O26_36 &  RD
         #  AB6 &  A0 & !A1 & !O25_36 &  RD
         #  AB7 & !A0 &  A1 & !O30_36 &  RD
         #  AB7 &  A0 & !A1 & !O29_36 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:18|~8~1~3~6' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ014);
  _EQ014 =  AB8 & !A0 &  A1 & !O34_36 &  RD
         #  AB8 &  A0 & !A1 & !O33_36 &  RD
         #  AB9 & !A0 &  A1 & !O38_36 &  RD
         #  AB9 &  A0 & !A1 & !O37_36 &  RD
         #  AB5 & !A0 &  A1 & !O22_36 &  RD
         #  AB5 &  A0 & !A1 & !O21_36 &  RD
         #  AB0 & !A0 &  A1 & !O2_36 &  RD
         #  AB0 &  A0 & !A1 & !O1_36 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:18|~8~1~3~7' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ015);
  _EQ015 =  AB1 & !A0 & !A1 & !O4_36 &  RD
         #  AB2 & !A0 & !A1 & !O8_36 &  RD
         #  AB3 & !A0 & !A1 & !O12_36 &  RD
         #  AB4 & !A0 & !A1 & !O16_36 &  RD
         #  AB6 & !A0 & !A1 & !O24_36 &  RD
         #  AB7 & !A0 & !A1 & !O28_36 &  RD
         #  AB8 & !A0 & !A1 & !O32_36 &  RD
         #  AB9 & !A0 & !A1 & !O36_36 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_47

***** Logic for device 'out56_47' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_47

** ERROR SUMMARY **

Error: Project requires too many (67/64) I/O pins


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_47

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  18.88
Total fan-in:                                   170

Total input pins required:                      65
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                      9
Total flipflops required:                        0

Synthesized logic cells:                         8/  48   ( 16%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_47

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0    4  AB0
  ??      -   ??      INPUT              0    0    1    4  AB1
  ??      -   ??      INPUT              0    0    1    4  AB2
  ??      -   ??      INPUT              0    0    1    4  AB3
  ??      -   ??      INPUT              0    0    1    4  AB4
  ??      -   ??      INPUT              0    0    0    4  AB5
  ??      -   ??      INPUT              0    0    1    4  AB6
  ??      -   ??      INPUT              0    0    1    4  AB7
  ??      -   ??      INPUT              0    0    1    4  AB8
  ??      -   ??      INPUT              0    0    1    4  AB9
  ??      -   ??      INPUT              0    0    0    1  AB10
  ??      -   ??      INPUT              0    0    1    6  A0
  ??      -   ??      INPUT              0    0    1    6  A1
  ??      -   ??      INPUT              0    0    0    2  O0_55
  ??      -   ??      INPUT              0    0    0    2  O1_55
  ??      -   ??      INPUT              0    0    0    2  O2_55
  ??      -   ??      INPUT              0    0    0    2  O3_55
  ??      -   ??      INPUT              0    0    1    0  O4_48
  ??      -   ??      INPUT              0    0    0    2  O4_55
  ??      -   ??      INPUT              0    0    0    2  O5_55
  ??      -   ??      INPUT              0    0    0    2  O6_55
  ??      -   ??      INPUT              0    0    0    2  O7_55
  ??      -   ??      INPUT              0    0    1    0  O8_48
  ??      -   ??      INPUT              0    0    0    2  O8_55
  ??      -   ??      INPUT              0    0    0    2  O9_55
  ??      -   ??      INPUT              0    0    0    2  O10_55
  ??      -   ??      INPUT              0    0    0    2  O11_55
  ??      -   ??      INPUT              0    0    1    0  O12_48
  ??      -   ??      INPUT              0    0    0    2  O12_55
  ??      -   ??      INPUT              0    0    0    2  O13_55
  ??      -   ??      INPUT              0    0    0    2  O14_55
  ??      -   ??      INPUT              0    0    0    2  O15_55
  ??      -   ??      INPUT              0    0    1    0  O16_48
  ??      -   ??      INPUT              0    0    0    2  O16_55
  ??      -   ??      INPUT              0    0    0    2  O17_55
  ??      -   ??      INPUT              0    0    0    2  O18_55
  ??      -   ??      INPUT              0    0    0    2  O19_55
  ??      -   ??      INPUT              0    0    0    2  O20_55
  ??      -   ??      INPUT              0    0    0    2  O21_55
  ??      -   ??      INPUT              0    0    0    2  O22_55
  ??      -   ??      INPUT              0    0    0    2  O23_55
  ??      -   ??      INPUT              0    0    1    0  O24_48
  ??      -   ??      INPUT              0    0    0    2  O24_55
  ??      -   ??      INPUT              0    0    0    2  O25_55
  ??      -   ??      INPUT              0    0    0    2  O26_55
  ??      -   ??      INPUT              0    0    0    2  O27_55
  ??      -   ??      INPUT              0    0    1    0  O28_48
  ??      -   ??      INPUT              0    0    0    2  O28_55
  ??      -   ??      INPUT              0    0    0    2  O29_55
  ??      -   ??      INPUT              0    0    0    2  O30_55
  ??      -   ??      INPUT              0    0    0    2  O31_55
  ??      -   ??      INPUT              0    0    1    0  O32_48
  ??      -   ??      INPUT              0    0    0    2  O32_55
  ??      -   ??      INPUT              0    0    0    2  O33_55
  ??      -   ??      INPUT              0    0    0    2  O34_55
  ??      -   ??      INPUT              0    0    0    2  O35_55
  ??      -   ??      INPUT              0    0    1    0  O36_48
  ??      -   ??      INPUT              0    0    0    2  O36_55
  ??      -   ??      INPUT              0    0    0    2  O37_55
  ??      -   ??      INPUT              0    0    0    2  O38_55
  ??      -   ??      INPUT              0    0    0    2  O39_55
  ??      -   ??      INPUT              0    0    0    1  O40_55
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN001
  ??      -   ??      INPUT              0    0    2    7  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_47

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??     OUTPUT    s        19    0    0    0  ~PIN003
  ??     ??   ??        TRI              3    7    0    0  Q55


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_47

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:1|out:1|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:1|out:1|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:1|out:1|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:1|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:1|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:1|out:1|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:1|out:1|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_47

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_55    : INPUT;
O1_55    : INPUT;
O2_55    : INPUT;
O3_55    : INPUT;
O4_48    : INPUT;
O4_55    : INPUT;
O5_55    : INPUT;
O6_55    : INPUT;
O7_55    : INPUT;
O8_48    : INPUT;
O8_55    : INPUT;
O9_55    : INPUT;
O10_55   : INPUT;
O11_55   : INPUT;
O12_48   : INPUT;
O12_55   : INPUT;
O13_55   : INPUT;
O14_55   : INPUT;
O15_55   : INPUT;
O16_48   : INPUT;
O16_55   : INPUT;
O17_55   : INPUT;
O18_55   : INPUT;
O19_55   : INPUT;
O20_55   : INPUT;
O21_55   : INPUT;
O22_55   : INPUT;
O23_55   : INPUT;
O24_48   : INPUT;
O24_55   : INPUT;
O25_55   : INPUT;
O26_55   : INPUT;
O27_55   : INPUT;
O28_48   : INPUT;
O28_55   : INPUT;
O29_55   : INPUT;
O30_55   : INPUT;
O31_55   : INPUT;
O32_48   : INPUT;
O32_55   : INPUT;
O33_55   : INPUT;
O34_55   : INPUT;
O35_55   : INPUT;
O36_48   : INPUT;
O36_55   : INPUT;
O37_55   : INPUT;
O38_55   : INPUT;
O39_55   : INPUT;
O40_55   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q55' 
-- Equation name is 'Q55', type is output 
Q55      = TRI(_N001,  _EQ001);
_N001    = LCELL( _EQ002);
  _EQ002 = !_N002 & !_N003 & !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:1|~8~1~3~2' 
-- Equation name is '_N002', type is buried 
-- synthesized logic cell 
_N002    = LCELL( _EQ003);
  _EQ003 =  AB1 & !O4_55 & !O5_55 & !O6_55 & !O7_55 &  RD
         #  AB2 & !O8_55 & !O9_55 & !O10_55 & !O11_55 &  RD
         #  AB3 & !O12_55 & !O13_55 & !O14_55 & !O15_55 &  RD
         #  AB4 & !O16_55 & !O17_55 & !O18_55 & !O19_55 &  RD
         #  AB6 & !O24_55 & !O25_55 & !O26_55 & !O27_55 &  RD
         #  AB7 & !O28_55 & !O29_55 & !O30_55 & !O31_55 &  RD
         #  AB8 & !O32_55 & !O33_55 & !O34_55 & !O35_55 &  RD
         #  AB9 & !O36_55 & !O37_55 & !O38_55 & !O39_55 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:1|~8~1~3~3' 
-- Equation name is '_N003', type is buried 
-- synthesized logic cell 
_N003    = LCELL( _EQ004);
  _EQ004 =  AB5 & !O20_55 & !O21_55 & !O22_55 & !O23_55 &  RD
         #  AB0 & !O0_55 & !O1_55 & !O2_55 & !O3_55 &  RD
         #  AB1 &  A0 &  A1 & !O7_55 &  RD
         #  AB2 &  A0 &  A1 & !O11_55 &  RD
         #  AB3 &  A0 &  A1 & !O15_55 &  RD
         #  AB4 &  A0 &  A1 & !O19_55 &  RD
         #  AB6 &  A0 &  A1 & !O27_55 &  RD
         #  AB7 &  A0 &  A1 & !O31_55 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:1|~8~1~3~4' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ005);
  _EQ005 =  AB8 &  A0 &  A1 & !O35_55 &  RD
         #  AB9 &  A0 &  A1 & !O39_55 &  RD
         #  AB5 &  A0 &  A1 & !O23_55 &  RD
         #  AB0 &  A0 &  A1 & !O3_55 &  RD
         #  AB1 & !A0 &  A1 & !O6_55 &  RD
         #  AB1 &  A0 & !A1 & !O5_55 &  RD
         #  AB2 & !A0 &  A1 & !O10_55 &  RD
         #  AB2 &  A0 & !A1 & !O9_55 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:1|~8~1~3~5' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ006);
  _EQ006 =  AB3 & !A0 &  A1 & !O14_55 &  RD
         #  AB3 &  A0 & !A1 & !O13_55 &  RD
         #  AB4 & !A0 &  A1 & !O18_55 &  RD
         #  AB4 &  A0 & !A1 & !O17_55 &  RD
         #  AB6 & !A0 &  A1 & !O26_55 &  RD
         #  AB6 &  A0 & !A1 & !O25_55 &  RD
         #  AB7 & !A0 &  A1 & !O30_55 &  RD
         #  AB7 &  A0 & !A1 & !O29_55 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:1|~8~1~3~6' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ007);
  _EQ007 =  AB8 & !A0 &  A1 & !O34_55 &  RD
         #  AB8 &  A0 & !A1 & !O33_55 &  RD
         #  AB9 & !A0 &  A1 & !O38_55 &  RD
         #  AB9 &  A0 & !A1 & !O37_55 &  RD
         #  AB5 & !A0 &  A1 & !O22_55 &  RD
         #  AB5 &  A0 & !A1 & !O21_55 &  RD
         #  AB0 & !A0 &  A1 & !O2_55 &  RD
         #  AB0 &  A0 & !A1 & !O1_55 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:1|~8~1~3~7' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ008);
  _EQ008 =  AB1 & !A0 & !A1 & !O4_55 &  RD
         #  AB2 & !A0 & !A1 & !O8_55 &  RD
         #  AB3 & !A0 & !A1 & !O12_55 &  RD
         #  AB4 & !A0 & !A1 & !O16_55 &  RD
         #  AB6 & !A0 & !A1 & !O24_55 &  RD
         #  AB7 & !A0 & !A1 & !O28_55 &  RD
         #  AB8 & !A0 & !A1 & !O32_55 &  RD
         #  AB9 & !A0 & !A1 & !O36_55 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:1|~8~1~3~8' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ009);
  _EQ009 =  AB5 & !A0 & !A1 & !O20_55 &  RD
         #  AB0 & !A0 & !A1 & !O0_55 &  RD
         #  AB10 & !O40_55 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:22|~8~1~3~7' = '~PIN003' 
-- Equation name is '_N009', type is output 
 ~PIN003 = LCELL( _EQ010);
  _EQ010 =  AB1 & !A0 & !A1 & !O4_48 &  RD
         #  AB2 & !A0 & !A1 & !O8_48 &  RD
         #  AB3 & !A0 & !A1 & !O12_48 &  RD
         #  AB4 & !A0 & !A1 & !O16_48 &  RD
         #  AB6 & !A0 & !A1 & !O24_48 &  RD
         #  AB7 & !A0 & !A1 & !O28_48 &  RD
         #  AB8 & !A0 & !A1 & !O32_48 &  RD
         #  AB9 & !A0 & !A1 & !O36_48 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_48

***** Logic for device 'out56_48' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_48

** ERROR SUMMARY **

Error: Project requires too many (70/64) I/O pins


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_48

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  15.75
Total fan-in:                                   189

Total input pins required:                      65
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     12
Total flipflops required:                        0

Synthesized logic cells:                        11/  48   ( 22%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_48

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    4    4  AB0
  ??      -   ??      INPUT              0    0    1    4  AB1
  ??      -   ??      INPUT              0    0    1    4  AB2
  ??      -   ??      INPUT              0    0    1    4  AB3
  ??      -   ??      INPUT              0    0    1    4  AB4
  ??      -   ??      INPUT              0    0    4    4  AB5
  ??      -   ??      INPUT              0    0    1    4  AB6
  ??      -   ??      INPUT              0    0    1    4  AB7
  ??      -   ??      INPUT              0    0    1    4  AB8
  ??      -   ??      INPUT              0    0    1    4  AB9
  ??      -   ??      INPUT              0    0    4    1  AB10
  ??      -   ??      INPUT              0    0    3    6  A0
  ??      -   ??      INPUT              0    0    3    6  A1
  ??      -   ??      INPUT              0    0    1    0  O0_16
  ??      -   ??      INPUT              0    0    0    2  O0_28
  ??      -   ??      INPUT              0    0    1    0  O0_32
  ??      -   ??      INPUT              0    0    1    0  O0_37
  ??      -   ??      INPUT              0    0    0    2  O1_28
  ??      -   ??      INPUT              0    0    0    2  O2_28
  ??      -   ??      INPUT              0    0    0    2  O3_28
  ??      -   ??      INPUT              0    0    0    2  O4_28
  ??      -   ??      INPUT              0    0    0    2  O5_28
  ??      -   ??      INPUT              0    0    0    2  O6_28
  ??      -   ??      INPUT              0    0    0    2  O7_28
  ??      -   ??      INPUT              0    0    0    2  O8_28
  ??      -   ??      INPUT              0    0    0    2  O9_28
  ??      -   ??      INPUT              0    0    0    2  O10_28
  ??      -   ??      INPUT              0    0    0    2  O11_28
  ??      -   ??      INPUT              0    0    0    2  O12_28
  ??      -   ??      INPUT              0    0    0    2  O13_28
  ??      -   ??      INPUT              0    0    0    2  O14_28
  ??      -   ??      INPUT              0    0    0    2  O15_28
  ??      -   ??      INPUT              0    0    0    2  O16_28
  ??      -   ??      INPUT              0    0    0    2  O17_28
  ??      -   ??      INPUT              0    0    0    2  O18_28
  ??      -   ??      INPUT              0    0    0    2  O19_28
  ??      -   ??      INPUT              0    0    1    0  O20_16
  ??      -   ??      INPUT              0    0    0    2  O20_28
  ??      -   ??      INPUT              0    0    1    0  O20_32
  ??      -   ??      INPUT              0    0    1    0  O20_37
  ??      -   ??      INPUT              0    0    0    2  O21_28
  ??      -   ??      INPUT              0    0    0    2  O22_28
  ??      -   ??      INPUT              0    0    0    2  O23_28
  ??      -   ??      INPUT              0    0    0    2  O24_28
  ??      -   ??      INPUT              0    0    0    2  O25_28
  ??      -   ??      INPUT              0    0    0    2  O26_28
  ??      -   ??      INPUT              0    0    0    2  O27_28
  ??      -   ??      INPUT              0    0    0    2  O28_28
  ??      -   ??      INPUT              0    0    0    2  O29_28
  ??      -   ??      INPUT              0    0    0    2  O30_28
  ??      -   ??      INPUT              0    0    0    2  O31_28
  ??      -   ??      INPUT              0    0    0    2  O32_28
  ??      -   ??      INPUT              0    0    0    2  O33_28
  ??      -   ??      INPUT              0    0    0    2  O34_28
  ??      -   ??      INPUT              0    0    0    2  O35_28
  ??      -   ??      INPUT              0    0    0    2  O36_28
  ??      -   ??      INPUT              0    0    0    2  O37_28
  ??      -   ??      INPUT              0    0    0    2  O38_28
  ??      -   ??      INPUT              0    0    0    2  O39_28
  ??      -   ??      INPUT              0    0    1    0  O40_16
  ??      -   ??      INPUT              0    0    0    1  O40_28
  ??      -   ??      INPUT              0    0    1    0  O40_32
  ??      -   ??      INPUT              0    0    1    0  O40_37
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN000
  ??      -   ??      INPUT              0    0    4    7  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_48

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??     OUTPUT    s        11    0    1    0  ~PIN001
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN008
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN010
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN014
  ??     ??   ??        TRI              2    8    0    0  Q28


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_48

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:9|out:18|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:9|out:18|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:9|out:18|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:18|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:18|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:9|out:18|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:9|out:18|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_48

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_16    : INPUT;
O0_28    : INPUT;
O0_32    : INPUT;
O0_37    : INPUT;
O1_28    : INPUT;
O2_28    : INPUT;
O3_28    : INPUT;
O4_28    : INPUT;
O5_28    : INPUT;
O6_28    : INPUT;
O7_28    : INPUT;
O8_28    : INPUT;
O9_28    : INPUT;
O10_28   : INPUT;
O11_28   : INPUT;
O12_28   : INPUT;
O13_28   : INPUT;
O14_28   : INPUT;
O15_28   : INPUT;
O16_28   : INPUT;
O17_28   : INPUT;
O18_28   : INPUT;
O19_28   : INPUT;
O20_16   : INPUT;
O20_28   : INPUT;
O20_32   : INPUT;
O20_37   : INPUT;
O21_28   : INPUT;
O22_28   : INPUT;
O23_28   : INPUT;
O24_28   : INPUT;
O25_28   : INPUT;
O26_28   : INPUT;
O27_28   : INPUT;
O28_28   : INPUT;
O29_28   : INPUT;
O30_28   : INPUT;
O31_28   : INPUT;
O32_28   : INPUT;
O33_28   : INPUT;
O34_28   : INPUT;
O35_28   : INPUT;
O36_28   : INPUT;
O37_28   : INPUT;
O38_28   : INPUT;
O39_28   : INPUT;
O40_16   : INPUT;
O40_28   : INPUT;
O40_32   : INPUT;
O40_37   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;

-- Node name is 'Q28' 
-- Equation name is 'Q28', type is output 
Q28      = TRI(_N001,  _EQ001);
_N001    = LCELL( _EQ002);
  _EQ002 = !_N005 & !_N006 & !_N007 & !_N008 & !_N009 & !_N010 & !_N011 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:18|~8~1~3~2' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ003);
  _EQ003 =  AB1 & !O4_28 & !O5_28 & !O6_28 & !O7_28 &  RD
         #  AB2 & !O8_28 & !O9_28 & !O10_28 & !O11_28 &  RD
         #  AB3 & !O12_28 & !O13_28 & !O14_28 & !O15_28 &  RD
         #  AB4 & !O16_28 & !O17_28 & !O18_28 & !O19_28 &  RD
         #  AB6 & !O24_28 & !O25_28 & !O26_28 & !O27_28 &  RD
         #  AB7 & !O28_28 & !O29_28 & !O30_28 & !O31_28 &  RD
         #  AB8 & !O32_28 & !O33_28 & !O34_28 & !O35_28 &  RD
         #  AB9 & !O36_28 & !O37_28 & !O38_28 & !O39_28 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:18|~8~1~3~3' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ004);
  _EQ004 =  AB5 & !O20_28 & !O21_28 & !O22_28 & !O23_28 &  RD
         #  AB0 & !O0_28 & !O1_28 & !O2_28 & !O3_28 &  RD
         #  AB1 &  A0 &  A1 & !O7_28 &  RD
         #  AB2 &  A0 &  A1 & !O11_28 &  RD
         #  AB3 &  A0 &  A1 & !O15_28 &  RD
         #  AB4 &  A0 &  A1 & !O19_28 &  RD
         #  AB6 &  A0 &  A1 & !O27_28 &  RD
         #  AB7 &  A0 &  A1 & !O31_28 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:18|~8~1~3~4' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ005);
  _EQ005 =  AB8 &  A0 &  A1 & !O35_28 &  RD
         #  AB9 &  A0 &  A1 & !O39_28 &  RD
         #  AB5 &  A0 &  A1 & !O23_28 &  RD
         #  AB0 &  A0 &  A1 & !O3_28 &  RD
         #  AB1 & !A0 &  A1 & !O6_28 &  RD
         #  AB1 &  A0 & !A1 & !O5_28 &  RD
         #  AB2 & !A0 &  A1 & !O10_28 &  RD
         #  AB2 &  A0 & !A1 & !O9_28 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:18|~8~1~3~5' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ006);
  _EQ006 =  AB3 & !A0 &  A1 & !O14_28 &  RD
         #  AB3 &  A0 & !A1 & !O13_28 &  RD
         #  AB4 & !A0 &  A1 & !O18_28 &  RD
         #  AB4 &  A0 & !A1 & !O17_28 &  RD
         #  AB6 & !A0 &  A1 & !O26_28 &  RD
         #  AB6 &  A0 & !A1 & !O25_28 &  RD
         #  AB7 & !A0 &  A1 & !O30_28 &  RD
         #  AB7 &  A0 & !A1 & !O29_28 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:18|~8~1~3~6' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ007);
  _EQ007 =  AB8 & !A0 &  A1 & !O34_28 &  RD
         #  AB8 &  A0 & !A1 & !O33_28 &  RD
         #  AB9 & !A0 &  A1 & !O38_28 &  RD
         #  AB9 &  A0 & !A1 & !O37_28 &  RD
         #  AB5 & !A0 &  A1 & !O22_28 &  RD
         #  AB5 &  A0 & !A1 & !O21_28 &  RD
         #  AB0 & !A0 &  A1 & !O2_28 &  RD
         #  AB0 &  A0 & !A1 & !O1_28 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:18|~8~1~3~7' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ008);
  _EQ008 =  AB1 & !A0 & !A1 & !O4_28 &  RD
         #  AB2 & !A0 & !A1 & !O8_28 &  RD
         #  AB3 & !A0 & !A1 & !O12_28 &  RD
         #  AB4 & !A0 & !A1 & !O16_28 &  RD
         #  AB6 & !A0 & !A1 & !O24_28 &  RD
         #  AB7 & !A0 & !A1 & !O28_28 &  RD
         #  AB8 & !A0 & !A1 & !O32_28 &  RD
         #  AB9 & !A0 & !A1 & !O36_28 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:18|~8~1~3~8' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ009);
  _EQ009 =  AB5 & !A0 & !A1 & !O20_28 &  RD
         #  AB0 & !A0 & !A1 & !O0_28 &  RD
         #  AB10 & !O40_28 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:22|~8~1~2~2' = '~PIN001' 
-- Equation name is '_N002', type is output 
 ~PIN001 = LCELL( _EQ010);
  _EQ010 = !AB0 & !AB1 & !AB2 & !AB3 & !AB4 & !AB5 & !AB6 & !AB7 & !AB8 & 
             !AB9 & !AB10;

-- Node name is '|out56_4:1|out8_4:8|out:17|~8~1~3~8' = '~PIN008' 
-- Equation name is '_N003', type is output 
 ~PIN008 = LCELL( _EQ011);
  _EQ011 =  AB5 & !A0 & !A1 & !O20_37 &  RD
         #  AB0 & !A0 & !A1 & !O0_37 &  RD
         #  AB10 & !O40_37 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:22|~8~1~3~8' = '~PIN010' 
-- Equation name is '_N004', type is output 
 ~PIN010 = LCELL( _EQ012);
  _EQ012 =  AB5 & !A0 & !A1 & !O20_32 &  RD
         #  AB0 & !A0 & !A1 & !O0_32 &  RD
         #  AB10 & !O40_32 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:22|~8~1~3~8' = '~PIN014' 
-- Equation name is '_N012', type is output 
 ~PIN014 = LCELL( _EQ013);
  _EQ013 =  AB5 & !A0 & !A1 & !O20_16 &  RD
         #  AB0 & !A0 & !A1 & !O0_16 &  RD
         #  AB10 & !O40_16 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_49

***** Logic for device 'out56_49' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_49

** ERROR SUMMARY **

Error: Project requires too many (100/64) I/O pins
Error: Project requires too many (49/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_49

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  19.53
Total fan-in:                                   293

Total input pins required:                      98
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                     15
Total flipflops required:                        0

Synthesized logic cells:                        13/  48   ( 27%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_49

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0    7  AB0
  ??      -   ??      INPUT              0    0    0    8  AB1
  ??      -   ??      INPUT              0    0    0    8  AB2
  ??      -   ??      INPUT              0    0    0    8  AB3
  ??      -   ??      INPUT              0    0    0    8  AB4
  ??      -   ??      INPUT              0    0    0    7  AB5
  ??      -   ??      INPUT              0    0    0    8  AB6
  ??      -   ??      INPUT              0    0    0    8  AB7
  ??      -   ??      INPUT              0    0    0    8  AB8
  ??      -   ??      INPUT              0    0    0    8  AB9
  ??      -   ??      INPUT              0    0    0    1  AB10
  ??      -   ??      INPUT              0    0    0   11  A0
  ??      -   ??      INPUT              0    0    0   11  A1
  ??      -   ??      INPUT              0    0    0    2  O0_17
  ??      -   ??      INPUT              0    0    0    1  O0_31
  ??      -   ??      INPUT              0    0    0    2  O1_17
  ??      -   ??      INPUT              0    0    0    2  O1_31
  ??      -   ??      INPUT              0    0    0    2  O2_17
  ??      -   ??      INPUT              0    0    0    2  O2_31
  ??      -   ??      INPUT              0    0    0    2  O3_17
  ??      -   ??      INPUT              0    0    0    2  O3_31
  ??      -   ??      INPUT              0    0    0    2  O4_17
  ??      -   ??      INPUT              0    0    0    2  O4_31
  ??      -   ??      INPUT              0    0    0    2  O5_17
  ??      -   ??      INPUT              0    0    0    2  O5_31
  ??      -   ??      INPUT              0    0    0    2  O6_17
  ??      -   ??      INPUT              0    0    0    2  O6_31
  ??      -   ??      INPUT              0    0    0    2  O7_17
  ??      -   ??      INPUT              0    0    0    2  O7_31
  ??      -   ??      INPUT              0    0    0    2  O8_17
  ??      -   ??      INPUT              0    0    0    2  O8_31
  ??      -   ??      INPUT              0    0    0    2  O9_17
  ??      -   ??      INPUT              0    0    0    2  O9_31
  ??      -   ??      INPUT              0    0    0    2  O10_17
  ??      -   ??      INPUT              0    0    0    2  O10_31
  ??      -   ??      INPUT              0    0    0    2  O11_17
  ??      -   ??      INPUT              0    0    0    2  O11_31
  ??      -   ??      INPUT              0    0    0    2  O12_17
  ??      -   ??      INPUT              0    0    0    2  O12_31
  ??      -   ??      INPUT              0    0    0    2  O13_17
  ??      -   ??      INPUT              0    0    0    2  O13_31
  ??      -   ??      INPUT              0    0    0    2  O14_17
  ??      -   ??      INPUT              0    0    0    2  O14_31
  ??      -   ??      INPUT              0    0    0    2  O15_17
  ??      -   ??      INPUT              0    0    0    2  O15_31
  ??      -   ??      INPUT              0    0    0    2  O16_17
  ??      -   ??      INPUT              0    0    0    2  O16_31
  ??      -   ??      INPUT              0    0    0    2  O17_17
  ??      -   ??      INPUT              0    0    0    2  O17_31
  ??      -   ??      INPUT              0    0    0    2  O18_17
  ??      -   ??      INPUT              0    0    0    2  O18_31
  ??      -   ??      INPUT              0    0    0    2  O19_17
  ??      -   ??      INPUT              0    0    0    2  O19_31
  ??      -   ??      INPUT              0    0    0    2  O20_17
  ??      -   ??      INPUT              0    0    0    1  O20_31
  ??      -   ??      INPUT              0    0    0    2  O21_17
  ??      -   ??      INPUT              0    0    0    2  O21_31
  ??      -   ??      INPUT              0    0    0    2  O22_17
  ??      -   ??      INPUT              0    0    0    2  O22_31
  ??      -   ??      INPUT              0    0    0    2  O23_17
  ??      -   ??      INPUT              0    0    0    2  O23_31
  ??      -   ??      INPUT              0    0    0    2  O24_17
  ??      -   ??      INPUT              0    0    0    2  O24_31
  ??      -   ??      INPUT              0    0    0    2  O25_17
  ??      -   ??      INPUT              0    0    0    2  O25_31
  ??      -   ??      INPUT              0    0    0    2  O26_17
  ??      -   ??      INPUT              0    0    0    2  O26_31
  ??      -   ??      INPUT              0    0    0    2  O27_17
  ??      -   ??      INPUT              0    0    0    2  O27_31
  ??      -   ??      INPUT              0    0    0    2  O28_17
  ??      -   ??      INPUT              0    0    0    2  O28_31
  ??      -   ??      INPUT              0    0    0    2  O29_17
  ??      -   ??      INPUT              0    0    0    2  O29_31
  ??      -   ??      INPUT              0    0    0    2  O30_17
  ??      -   ??      INPUT              0    0    0    2  O30_31
  ??      -   ??      INPUT              0    0    0    2  O31_17
  ??      -   ??      INPUT              0    0    0    2  O31_31
  ??      -   ??      INPUT              0    0    0    2  O32_17
  ??      -   ??      INPUT              0    0    0    2  O32_31
  ??      -   ??      INPUT              0    0    0    2  O33_17
  ??      -   ??      INPUT              0    0    0    2  O33_31
  ??      -   ??      INPUT              0    0    0    2  O34_17
  ??      -   ??      INPUT              0    0    0    2  O34_31
  ??      -   ??      INPUT              0    0    0    2  O35_17
  ??      -   ??      INPUT              0    0    0    2  O35_31
  ??      -   ??      INPUT              0    0    0    2  O36_17
  ??      -   ??      INPUT              0    0    0    2  O36_31
  ??      -   ??      INPUT              0    0    0    2  O37_17
  ??      -   ??      INPUT              0    0    0    2  O37_31
  ??      -   ??      INPUT              0    0    0    2  O38_17
  ??      -   ??      INPUT              0    0    0    2  O38_31
  ??      -   ??      INPUT              0    0    0    2  O39_17
  ??      -   ??      INPUT              0    0    0    2  O39_31
  ??      -   ??      INPUT              0    0    0    1  O40_17
  ??      -   ??      INPUT    s         0    0    2    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    2    0  ~PIN001
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN011
  ??      -   ??      INPUT              0    0    2   13  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_49

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              3    7    0    0  Q17
  ??     ??   ??        TRI              4    6    0    0  Q31


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_49

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:9|out:1|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:9|out:1|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:9|out:1|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:1|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:1|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:9|out:1|~8~1~3~7
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:10|out:21|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:10|out:21|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:10|out:21|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:21|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:21|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:10|out:21|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:10|out:21|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_49

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_17    : INPUT;
O0_31    : INPUT;
O1_17    : INPUT;
O1_31    : INPUT;
O2_17    : INPUT;
O2_31    : INPUT;
O3_17    : INPUT;
O3_31    : INPUT;
O4_17    : INPUT;
O4_31    : INPUT;
O5_17    : INPUT;
O5_31    : INPUT;
O6_17    : INPUT;
O6_31    : INPUT;
O7_17    : INPUT;
O7_31    : INPUT;
O8_17    : INPUT;
O8_31    : INPUT;
O9_17    : INPUT;
O9_31    : INPUT;
O10_17   : INPUT;
O10_31   : INPUT;
O11_17   : INPUT;
O11_31   : INPUT;
O12_17   : INPUT;
O12_31   : INPUT;
O13_17   : INPUT;
O13_31   : INPUT;
O14_17   : INPUT;
O14_31   : INPUT;
O15_17   : INPUT;
O15_31   : INPUT;
O16_17   : INPUT;
O16_31   : INPUT;
O17_17   : INPUT;
O17_31   : INPUT;
O18_17   : INPUT;
O18_31   : INPUT;
O19_17   : INPUT;
O19_31   : INPUT;
O20_17   : INPUT;
O20_31   : INPUT;
O21_17   : INPUT;
O21_31   : INPUT;
O22_17   : INPUT;
O22_31   : INPUT;
O23_17   : INPUT;
O23_31   : INPUT;
O24_17   : INPUT;
O24_31   : INPUT;
O25_17   : INPUT;
O25_31   : INPUT;
O26_17   : INPUT;
O26_31   : INPUT;
O27_17   : INPUT;
O27_31   : INPUT;
O28_17   : INPUT;
O28_31   : INPUT;
O29_17   : INPUT;
O29_31   : INPUT;
O30_17   : INPUT;
O30_31   : INPUT;
O31_17   : INPUT;
O31_31   : INPUT;
O32_17   : INPUT;
O32_31   : INPUT;
O33_17   : INPUT;
O33_31   : INPUT;
O34_17   : INPUT;
O34_31   : INPUT;
O35_17   : INPUT;
O35_31   : INPUT;
O36_17   : INPUT;
O36_31   : INPUT;
O37_17   : INPUT;
O37_31   : INPUT;
O38_17   : INPUT;
O38_31   : INPUT;
O39_17   : INPUT;
O39_31   : INPUT;
O40_17   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN011  : INPUT;

-- Node name is 'Q17' 
-- Equation name is 'Q17', type is output 
Q17      = TRI(_N002,  _EQ001);
_N002    = LCELL( _EQ002);
  _EQ002 = !_N009 & !_N010 & !_N011 & !_N012 & !_N013 & !_N014 & !_N015 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q31' 
-- Equation name is 'Q31', type is output 
Q31      = TRI(_N001,  _EQ003);
_N001    = LCELL( _EQ004);
  _EQ004 = !_N003 & !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & !~PIN000 & 
             !~PIN011;
  _EQ003 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:1|~8~1~3~2' 
-- Equation name is '_N003', type is buried 
-- synthesized logic cell 
_N003    = LCELL( _EQ005);
  _EQ005 =  AB1 & !O4_31 & !O5_31 & !O6_31 & !O7_31 &  RD
         #  AB2 & !O8_31 & !O9_31 & !O10_31 & !O11_31 &  RD
         #  AB3 & !O12_31 & !O13_31 & !O14_31 & !O15_31 &  RD
         #  AB4 & !O16_31 & !O17_31 & !O18_31 & !O19_31 &  RD
         #  AB6 & !O24_31 & !O25_31 & !O26_31 & !O27_31 &  RD
         #  AB7 & !O28_31 & !O29_31 & !O30_31 & !O31_31 &  RD
         #  AB8 & !O32_31 & !O33_31 & !O34_31 & !O35_31 &  RD
         #  AB9 & !O36_31 & !O37_31 & !O38_31 & !O39_31 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:1|~8~1~3~3' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ006);
  _EQ006 =  AB5 & !O20_31 & !O21_31 & !O22_31 & !O23_31 &  RD
         #  AB0 & !O0_31 & !O1_31 & !O2_31 & !O3_31 &  RD
         #  AB1 &  A0 &  A1 & !O7_31 &  RD
         #  AB2 &  A0 &  A1 & !O11_31 &  RD
         #  AB3 &  A0 &  A1 & !O15_31 &  RD
         #  AB4 &  A0 &  A1 & !O19_31 &  RD
         #  AB6 &  A0 &  A1 & !O27_31 &  RD
         #  AB7 &  A0 &  A1 & !O31_31 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:1|~8~1~3~4' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ007);
  _EQ007 =  AB8 &  A0 &  A1 & !O35_31 &  RD
         #  AB9 &  A0 &  A1 & !O39_31 &  RD
         #  AB5 &  A0 &  A1 & !O23_31 &  RD
         #  AB0 &  A0 &  A1 & !O3_31 &  RD
         #  AB1 & !A0 &  A1 & !O6_31 &  RD
         #  AB1 &  A0 & !A1 & !O5_31 &  RD
         #  AB2 & !A0 &  A1 & !O10_31 &  RD
         #  AB2 &  A0 & !A1 & !O9_31 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:1|~8~1~3~5' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ008);
  _EQ008 =  AB3 & !A0 &  A1 & !O14_31 &  RD
         #  AB3 &  A0 & !A1 & !O13_31 &  RD
         #  AB4 & !A0 &  A1 & !O18_31 &  RD
         #  AB4 &  A0 & !A1 & !O17_31 &  RD
         #  AB6 & !A0 &  A1 & !O26_31 &  RD
         #  AB6 &  A0 & !A1 & !O25_31 &  RD
         #  AB7 & !A0 &  A1 & !O30_31 &  RD
         #  AB7 &  A0 & !A1 & !O29_31 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:1|~8~1~3~6' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ009);
  _EQ009 =  AB8 & !A0 &  A1 & !O34_31 &  RD
         #  AB8 &  A0 & !A1 & !O33_31 &  RD
         #  AB9 & !A0 &  A1 & !O38_31 &  RD
         #  AB9 &  A0 & !A1 & !O37_31 &  RD
         #  AB5 & !A0 &  A1 & !O22_31 &  RD
         #  AB5 &  A0 & !A1 & !O21_31 &  RD
         #  AB0 & !A0 &  A1 & !O2_31 &  RD
         #  AB0 &  A0 & !A1 & !O1_31 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:1|~8~1~3~7' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ010);
  _EQ010 =  AB1 & !A0 & !A1 & !O4_31 &  RD
         #  AB2 & !A0 & !A1 & !O8_31 &  RD
         #  AB3 & !A0 & !A1 & !O12_31 &  RD
         #  AB4 & !A0 & !A1 & !O16_31 &  RD
         #  AB6 & !A0 & !A1 & !O24_31 &  RD
         #  AB7 & !A0 & !A1 & !O28_31 &  RD
         #  AB8 & !A0 & !A1 & !O32_31 &  RD
         #  AB9 & !A0 & !A1 & !O36_31 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:21|~8~1~3~2' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ011);
  _EQ011 =  AB1 & !O4_17 & !O5_17 & !O6_17 & !O7_17 &  RD
         #  AB2 & !O8_17 & !O9_17 & !O10_17 & !O11_17 &  RD
         #  AB3 & !O12_17 & !O13_17 & !O14_17 & !O15_17 &  RD
         #  AB4 & !O16_17 & !O17_17 & !O18_17 & !O19_17 &  RD
         #  AB6 & !O24_17 & !O25_17 & !O26_17 & !O27_17 &  RD
         #  AB7 & !O28_17 & !O29_17 & !O30_17 & !O31_17 &  RD
         #  AB8 & !O32_17 & !O33_17 & !O34_17 & !O35_17 &  RD
         #  AB9 & !O36_17 & !O37_17 & !O38_17 & !O39_17 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:21|~8~1~3~3' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ012);
  _EQ012 =  AB5 & !O20_17 & !O21_17 & !O22_17 & !O23_17 &  RD
         #  AB0 & !O0_17 & !O1_17 & !O2_17 & !O3_17 &  RD
         #  AB1 &  A0 &  A1 & !O7_17 &  RD
         #  AB2 &  A0 &  A1 & !O11_17 &  RD
         #  AB3 &  A0 &  A1 & !O15_17 &  RD
         #  AB4 &  A0 &  A1 & !O19_17 &  RD
         #  AB6 &  A0 &  A1 & !O27_17 &  RD
         #  AB7 &  A0 &  A1 & !O31_17 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:21|~8~1~3~4' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ013);
  _EQ013 =  AB8 &  A0 &  A1 & !O35_17 &  RD
         #  AB9 &  A0 &  A1 & !O39_17 &  RD
         #  AB5 &  A0 &  A1 & !O23_17 &  RD
         #  AB0 &  A0 &  A1 & !O3_17 &  RD
         #  AB1 & !A0 &  A1 & !O6_17 &  RD
         #  AB1 &  A0 & !A1 & !O5_17 &  RD
         #  AB2 & !A0 &  A1 & !O10_17 &  RD
         #  AB2 &  A0 & !A1 & !O9_17 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:21|~8~1~3~5' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ014);
  _EQ014 =  AB3 & !A0 &  A1 & !O14_17 &  RD
         #  AB3 &  A0 & !A1 & !O13_17 &  RD
         #  AB4 & !A0 &  A1 & !O18_17 &  RD
         #  AB4 &  A0 & !A1 & !O17_17 &  RD
         #  AB6 & !A0 &  A1 & !O26_17 &  RD
         #  AB6 &  A0 & !A1 & !O25_17 &  RD
         #  AB7 & !A0 &  A1 & !O30_17 &  RD
         #  AB7 &  A0 & !A1 & !O29_17 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:21|~8~1~3~6' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ015);
  _EQ015 =  AB8 & !A0 &  A1 & !O34_17 &  RD
         #  AB8 &  A0 & !A1 & !O33_17 &  RD
         #  AB9 & !A0 &  A1 & !O38_17 &  RD
         #  AB9 &  A0 & !A1 & !O37_17 &  RD
         #  AB5 & !A0 &  A1 & !O22_17 &  RD
         #  AB5 &  A0 & !A1 & !O21_17 &  RD
         #  AB0 & !A0 &  A1 & !O2_17 &  RD
         #  AB0 &  A0 & !A1 & !O1_17 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:21|~8~1~3~7' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ016);
  _EQ016 =  AB1 & !A0 & !A1 & !O4_17 &  RD
         #  AB2 & !A0 & !A1 & !O8_17 &  RD
         #  AB3 & !A0 & !A1 & !O12_17 &  RD
         #  AB4 & !A0 & !A1 & !O16_17 &  RD
         #  AB6 & !A0 & !A1 & !O24_17 &  RD
         #  AB7 & !A0 & !A1 & !O28_17 &  RD
         #  AB8 & !A0 & !A1 & !O32_17 &  RD
         #  AB9 & !A0 & !A1 & !O36_17 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:21|~8~1~3~8' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ017);
  _EQ017 =  AB5 & !A0 & !A1 & !O20_17 &  RD
         #  AB0 & !A0 & !A1 & !O0_17 &  RD
         #  AB10 & !O40_17 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_10

***** Logic for device 'out56_10' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_10

** ERROR SUMMARY **



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_10

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  18.87
Total fan-in:                                   151

Total input pins required:                      57
Total output pins required:                      1
Total bidirectional pins required:               0
Total logic cells required:                      8
Total flipflops required:                        0

Synthesized logic cells:                         7/  48   ( 14%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_10

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0    4  AB0
  ??      -   ??      INPUT              0    0    0    4  AB1
  ??      -   ??      INPUT              0    0    0    4  AB2
  ??      -   ??      INPUT              0    0    0    4  AB3
  ??      -   ??      INPUT              0    0    0    4  AB4
  ??      -   ??      INPUT              0    0    0    4  AB5
  ??      -   ??      INPUT              0    0    0    4  AB6
  ??      -   ??      INPUT              0    0    0    4  AB7
  ??      -   ??      INPUT              0    0    0    4  AB8
  ??      -   ??      INPUT              0    0    0    4  AB9
  ??      -   ??      INPUT              0    0    0    1  AB10
  ??      -   ??      INPUT              0    0    0    6  A0
  ??      -   ??      INPUT              0    0    0    6  A1
  ??      -   ??      INPUT              0    0    0    2  O0_41
  ??      -   ??      INPUT              0    0    0    2  O1_41
  ??      -   ??      INPUT              0    0    0    2  O2_41
  ??      -   ??      INPUT     g        0    0    0    2  O3_41
  ??      -   ??      INPUT     g        0    0    0    2  O4_41
  ??      -   ??      INPUT     g        0    0    0    2  O5_41
  ??      -   ??      INPUT     g        0    0    0    2  O6_41
  ??      -   ??      INPUT              0    0    0    2  O7_41
  ??      -   ??      INPUT     g        0    0    0    2  O8_41
  ??      -   ??      INPUT              0    0    0    2  O9_41
  ??      -   ??      INPUT              0    0    0    2  O10_41
  ??      -   ??      INPUT              0    0    0    2  O11_41
  ??      -   ??      INPUT              0    0    0    2  O12_41
  ??      -   ??      INPUT     g        0    0    0    2  O13_41
  ??      -   ??      INPUT     g        0    0    0    2  O14_41
  ??      -   ??      INPUT              0    0    0    2  O15_41
  ??      -   ??      INPUT              0    0    0    2  O16_41
  ??      -   ??      INPUT     g        0    0    0    2  O17_41
  ??      -   ??      INPUT     g        0    0    0    2  O18_41
  ??      -   ??      INPUT     g        0    0    0    2  O19_41
  ??      -   ??      INPUT              0    0    0    2  O20_41
  ??      -   ??      INPUT              0    0    0    2  O21_41
  ??      -   ??      INPUT              0    0    0    2  O22_41
  ??      -   ??      INPUT     g        0    0    0    2  O23_41
  ??      -   ??      INPUT              0    0    0    2  O24_41
  ??      -   ??      INPUT     g        0    0    0    2  O25_41
  ??      -   ??      INPUT     g        0    0    0    2  O26_41
  ??      -   ??      INPUT     g        0    0    0    2  O27_41
  ??      -   ??      INPUT              0    0    0    2  O28_41
  ??      -   ??      INPUT     g        0    0    0    2  O29_41
  ??      -   ??      INPUT     g        0    0    0    2  O30_41
  ??      -   ??      INPUT     g        0    0    0    2  O31_41
  ??      -   ??      INPUT              0    0    0    2  O32_41
  ??      -   ??      INPUT     g        0    0    0    2  O33_41
  ??      -   ??      INPUT     g        0    0    0    2  O34_41
  ??      -   ??      INPUT              0    0    0    2  O35_41
  ??      -   ??      INPUT              0    0    0    2  O36_41
  ??      -   ??      INPUT     g        0    0    0    2  O37_41
  ??      -   ??      INPUT     g        0    0    0    2  O38_41
  ??      -   ??      INPUT              0    0    0    2  O39_41
  ??      -   ??      INPUT              0    0    0    1  O40_41
  ??      -   ??      INPUT    sg        0    0    1    0  ~PIN000
  ??      -   ??      INPUT    sg        0    0    1    0  ~PIN001
  ??      -   ??      INPUT              0    0    1    7  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_10

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              3    7    0    0  Q41


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_10

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    sg       41    0    1    0  |out56_4:1|out8_4:7|out:21|~8~1~3~2
   -     ??   ??       SOFT    sg       25    0    1    0  |out56_4:1|out8_4:7|out:21|~8~1~3~3
   -     ??   ??       SOFT    sg       17    0    1    0  |out56_4:1|out8_4:7|out:21|~8~1~3~4
   -     ??   ??       SOFT    sg       15    0    1    0  |out56_4:1|out8_4:7|out:21|~8~1~3~5
   -     ??   ??       SOFT    sg       15    0    1    0  |out56_4:1|out8_4:7|out:21|~8~1~3~6
   -     ??   ??       SOFT    sg       19    0    1    0  |out56_4:1|out8_4:7|out:21|~8~1~3~7
   -     ??   ??       SOFT    sg        9    0    1    0  |out56_4:1|out8_4:7|out:21|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_10

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_41    : INPUT;
O1_41    : INPUT;
O2_41    : INPUT;
O3_41    : INPUT;
O4_41    : INPUT;
O5_41    : INPUT;
O6_41    : INPUT;
O7_41    : INPUT;
O8_41    : INPUT;
O9_41    : INPUT;
O10_41   : INPUT;
O11_41   : INPUT;
O12_41   : INPUT;
O13_41   : INPUT;
O14_41   : INPUT;
O15_41   : INPUT;
O16_41   : INPUT;
O17_41   : INPUT;
O18_41   : INPUT;
O19_41   : INPUT;
O20_41   : INPUT;
O21_41   : INPUT;
O22_41   : INPUT;
O23_41   : INPUT;
O24_41   : INPUT;
O25_41   : INPUT;
O26_41   : INPUT;
O27_41   : INPUT;
O28_41   : INPUT;
O29_41   : INPUT;
O30_41   : INPUT;
O31_41   : INPUT;
O32_41   : INPUT;
O33_41   : INPUT;
O34_41   : INPUT;
O35_41   : INPUT;
O36_41   : INPUT;
O37_41   : INPUT;
O38_41   : INPUT;
O39_41   : INPUT;
O40_41   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q41' 
-- Equation name is 'Q41', type is output 
Q41      = TRI(_N001,  _EQ001);
_N001    = LCELL( _EQ002);
  _EQ002 = !_N002 & !_N003 & !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:21|~8~1~3~2' 
-- Equation name is '_N002', type is buried 
-- synthesized logic cell 
_N002    = LCELL( _EQ003);
  _EQ003 =  AB1 & !O4_41 & !O5_41 & !O6_41 & !O7_41 &  RD
         #  AB2 & !O8_41 & !O9_41 & !O10_41 & !O11_41 &  RD
         #  AB3 & !O12_41 & !O13_41 & !O14_41 & !O15_41 &  RD
         #  AB4 & !O16_41 & !O17_41 & !O18_41 & !O19_41 &  RD
         #  AB6 & !O24_41 & !O25_41 & !O26_41 & !O27_41 &  RD
         #  AB7 & !O28_41 & !O29_41 & !O30_41 & !O31_41 &  RD
         #  AB8 & !O32_41 & !O33_41 & !O34_41 & !O35_41 &  RD
         #  AB9 & !O36_41 & !O37_41 & !O38_41 & !O39_41 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:21|~8~1~3~3' 
-- Equation name is '_N003', type is buried 
-- synthesized logic cell 
_N003    = LCELL( _EQ004);
  _EQ004 =  AB5 & !O20_41 & !O21_41 & !O22_41 & !O23_41 &  RD
         #  AB0 & !O0_41 & !O1_41 & !O2_41 & !O3_41 &  RD
         #  AB1 &  A0 &  A1 & !O7_41 &  RD
         #  AB2 &  A0 &  A1 & !O11_41 &  RD
         #  AB3 &  A0 &  A1 & !O15_41 &  RD
         #  AB4 &  A0 &  A1 & !O19_41 &  RD
         #  AB6 &  A0 &  A1 & !O27_41 &  RD
         #  AB7 &  A0 &  A1 & !O31_41 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:21|~8~1~3~4' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ005);
  _EQ005 =  AB8 &  A0 &  A1 & !O35_41 &  RD
         #  AB9 &  A0 &  A1 & !O39_41 &  RD
         #  AB5 &  A0 &  A1 & !O23_41 &  RD
         #  AB0 &  A0 &  A1 & !O3_41 &  RD
         #  AB1 & !A0 &  A1 & !O6_41 &  RD
         #  AB1 &  A0 & !A1 & !O5_41 &  RD
         #  AB2 & !A0 &  A1 & !O10_41 &  RD
         #  AB2 &  A0 & !A1 & !O9_41 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:21|~8~1~3~5' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ006);
  _EQ006 =  AB3 & !A0 &  A1 & !O14_41 &  RD
         #  AB3 &  A0 & !A1 & !O13_41 &  RD
         #  AB4 & !A0 &  A1 & !O18_41 &  RD
         #  AB4 &  A0 & !A1 & !O17_41 &  RD
         #  AB6 & !A0 &  A1 & !O26_41 &  RD
         #  AB6 &  A0 & !A1 & !O25_41 &  RD
         #  AB7 & !A0 &  A1 & !O30_41 &  RD
         #  AB7 &  A0 & !A1 & !O29_41 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:21|~8~1~3~6' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ007);
  _EQ007 =  AB8 & !A0 &  A1 & !O34_41 &  RD
         #  AB8 &  A0 & !A1 & !O33_41 &  RD
         #  AB9 & !A0 &  A1 & !O38_41 &  RD
         #  AB9 &  A0 & !A1 & !O37_41 &  RD
         #  AB5 & !A0 &  A1 & !O22_41 &  RD
         #  AB5 &  A0 & !A1 & !O21_41 &  RD
         #  AB0 & !A0 &  A1 & !O2_41 &  RD
         #  AB0 &  A0 & !A1 & !O1_41 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:21|~8~1~3~7' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ008);
  _EQ008 =  AB1 & !A0 & !A1 & !O4_41 &  RD
         #  AB2 & !A0 & !A1 & !O8_41 &  RD
         #  AB3 & !A0 & !A1 & !O12_41 &  RD
         #  AB4 & !A0 & !A1 & !O16_41 &  RD
         #  AB6 & !A0 & !A1 & !O24_41 &  RD
         #  AB7 & !A0 & !A1 & !O28_41 &  RD
         #  AB8 & !A0 & !A1 & !O32_41 &  RD
         #  AB9 & !A0 & !A1 & !O36_41 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:21|~8~1~3~8' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ009);
  _EQ009 =  AB5 & !A0 & !A1 & !O20_41 &  RD
         #  AB0 & !A0 & !A1 & !O0_41 &  RD
         #  AB10 & !O40_41 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_11

***** Logic for device 'out56_11' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_11

** ERROR SUMMARY **

Error: Project requires too many (79/64) I/O pins
Error: Project requires too many (22/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_11

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  16.08
Total fan-in:                                   193

Total input pins required:                      74
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     12
Total flipflops required:                        0

Synthesized logic cells:                        11/  48   ( 22%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_11

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    3    4  AB0
  ??      -   ??      INPUT              0    0    0    4  AB1
  ??      -   ??      INPUT              0    0    0    4  AB2
  ??      -   ??      INPUT              0    0    1    4  AB3
  ??      -   ??      INPUT              0    0    1    4  AB4
  ??      -   ??      INPUT              0    0    3    4  AB5
  ??      -   ??      INPUT              0    0    1    4  AB6
  ??      -   ??      INPUT              0    0    1    4  AB7
  ??      -   ??      INPUT              0    0    0    4  AB8
  ??      -   ??      INPUT              0    0    0    4  AB9
  ??      -   ??      INPUT              0    0    3    1  AB10
  ??      -   ??      INPUT              0    0    4    6  A0
  ??      -   ??      INPUT              0    0    4    6  A1
  ??      -   ??      INPUT              0    0    1    0  O0_1
  ??      -   ??      INPUT              0    0    1    0  O0_25
  ??      -   ??      INPUT              0    0    0    2  O0_29
  ??      -   ??      INPUT              0    0    1    0  O0_40
  ??      -   ??      INPUT              0    0    0    2  O1_29
  ??      -   ??      INPUT              0    0    0    2  O2_29
  ??      -   ??      INPUT              0    0    0    2  O3_29
  ??      -   ??      INPUT              0    0    0    2  O4_29
  ??      -   ??      INPUT              0    0    0    2  O5_29
  ??      -   ??      INPUT              0    0    0    2  O6_29
  ??      -   ??      INPUT              0    0    0    2  O7_29
  ??      -   ??      INPUT              0    0    0    2  O8_29
  ??      -   ??      INPUT              0    0    0    2  O9_29
  ??      -   ??      INPUT              0    0    0    2  O10_29
  ??      -   ??      INPUT              0    0    0    2  O11_29
  ??      -   ??      INPUT              0    0    0    2  O12_29
  ??      -   ??      INPUT              0    0    1    0  O13_25
  ??      -   ??      INPUT              0    0    0    2  O13_29
  ??      -   ??      INPUT              0    0    1    0  O14_25
  ??      -   ??      INPUT              0    0    0    2  O14_29
  ??      -   ??      INPUT              0    0    0    2  O15_29
  ??      -   ??      INPUT              0    0    0    2  O16_29
  ??      -   ??      INPUT              0    0    1    0  O17_25
  ??      -   ??      INPUT              0    0    0    2  O17_29
  ??      -   ??      INPUT              0    0    1    0  O18_25
  ??      -   ??      INPUT              0    0    0    2  O18_29
  ??      -   ??      INPUT              0    0    0    2  O19_29
  ??      -   ??      INPUT              0    0    1    0  O20_1
  ??      -   ??      INPUT              0    0    1    0  O20_25
  ??      -   ??      INPUT              0    0    0    2  O20_29
  ??      -   ??      INPUT              0    0    1    0  O20_40
  ??      -   ??      INPUT              0    0    0    2  O21_29
  ??      -   ??      INPUT              0    0    0    2  O22_29
  ??      -   ??      INPUT              0    0    0    2  O23_29
  ??      -   ??      INPUT              0    0    0    2  O24_29
  ??      -   ??      INPUT              0    0    1    0  O25_25
  ??      -   ??      INPUT              0    0    0    2  O25_29
  ??      -   ??      INPUT              0    0    1    0  O26_25
  ??      -   ??      INPUT              0    0    0    2  O26_29
  ??      -   ??      INPUT              0    0    0    2  O27_29
  ??      -   ??      INPUT              0    0    0    2  O28_29
  ??      -   ??      INPUT              0    0    1    0  O29_25
  ??      -   ??      INPUT              0    0    0    2  O29_29
  ??      -   ??      INPUT              0    0    1    0  O30_25
  ??      -   ??      INPUT              0    0    0    2  O30_29
  ??      -   ??      INPUT              0    0    0    2  O31_29
  ??      -   ??      INPUT              0    0    0    2  O32_29
  ??      -   ??      INPUT              0    0    0    2  O33_29
  ??      -   ??      INPUT              0    0    0    2  O34_29
  ??      -   ??      INPUT              0    0    0    2  O35_29
  ??      -   ??      INPUT              0    0    0    2  O36_29
  ??      -   ??      INPUT              0    0    0    2  O37_29
  ??      -   ??      INPUT              0    0    0    2  O38_29
  ??      -   ??      INPUT              0    0    0    2  O39_29
  ??      -   ??      INPUT              0    0    1    0  O40_1
  ??      -   ??      INPUT              0    0    1    0  O40_25
  ??      -   ??      INPUT              0    0    0    1  O40_29
  ??      -   ??      INPUT              0    0    1    0  O40_40
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN001
  ??      -   ??      INPUT              0    0    5    7  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_11

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN007
  ??     ??   ??     OUTPUT    s        15    0    0    0  ~PIN012
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN013
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN017
  ??     ??   ??        TRI              3    7    0    0  Q29


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_11

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:9|out:17|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:9|out:17|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:9|out:17|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:17|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:17|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:9|out:17|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:9|out:17|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_11

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_1     : INPUT;
O0_25    : INPUT;
O0_29    : INPUT;
O0_40    : INPUT;
O1_29    : INPUT;
O2_29    : INPUT;
O3_29    : INPUT;
O4_29    : INPUT;
O5_29    : INPUT;
O6_29    : INPUT;
O7_29    : INPUT;
O8_29    : INPUT;
O9_29    : INPUT;
O10_29   : INPUT;
O11_29   : INPUT;
O12_29   : INPUT;
O13_25   : INPUT;
O13_29   : INPUT;
O14_25   : INPUT;
O14_29   : INPUT;
O15_29   : INPUT;
O16_29   : INPUT;
O17_25   : INPUT;
O17_29   : INPUT;
O18_25   : INPUT;
O18_29   : INPUT;
O19_29   : INPUT;
O20_1    : INPUT;
O20_25   : INPUT;
O20_29   : INPUT;
O20_40   : INPUT;
O21_29   : INPUT;
O22_29   : INPUT;
O23_29   : INPUT;
O24_29   : INPUT;
O25_25   : INPUT;
O25_29   : INPUT;
O26_25   : INPUT;
O26_29   : INPUT;
O27_29   : INPUT;
O28_29   : INPUT;
O29_25   : INPUT;
O29_29   : INPUT;
O30_25   : INPUT;
O30_29   : INPUT;
O31_29   : INPUT;
O32_29   : INPUT;
O33_29   : INPUT;
O34_29   : INPUT;
O35_29   : INPUT;
O36_29   : INPUT;
O37_29   : INPUT;
O38_29   : INPUT;
O39_29   : INPUT;
O40_1    : INPUT;
O40_25   : INPUT;
O40_29   : INPUT;
O40_40   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q29' 
-- Equation name is 'Q29', type is output 
Q29      = TRI(_N001,  _EQ001);
_N001    = LCELL( _EQ002);
  _EQ002 = !_N003 & !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & !_N009 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:17|~8~1~3~2' 
-- Equation name is '_N003', type is buried 
-- synthesized logic cell 
_N003    = LCELL( _EQ003);
  _EQ003 =  AB1 & !O4_29 & !O5_29 & !O6_29 & !O7_29 &  RD
         #  AB2 & !O8_29 & !O9_29 & !O10_29 & !O11_29 &  RD
         #  AB3 & !O12_29 & !O13_29 & !O14_29 & !O15_29 &  RD
         #  AB4 & !O16_29 & !O17_29 & !O18_29 & !O19_29 &  RD
         #  AB6 & !O24_29 & !O25_29 & !O26_29 & !O27_29 &  RD
         #  AB7 & !O28_29 & !O29_29 & !O30_29 & !O31_29 &  RD
         #  AB8 & !O32_29 & !O33_29 & !O34_29 & !O35_29 &  RD
         #  AB9 & !O36_29 & !O37_29 & !O38_29 & !O39_29 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:17|~8~1~3~3' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ004);
  _EQ004 =  AB5 & !O20_29 & !O21_29 & !O22_29 & !O23_29 &  RD
         #  AB0 & !O0_29 & !O1_29 & !O2_29 & !O3_29 &  RD
         #  AB1 &  A0 &  A1 & !O7_29 &  RD
         #  AB2 &  A0 &  A1 & !O11_29 &  RD
         #  AB3 &  A0 &  A1 & !O15_29 &  RD
         #  AB4 &  A0 &  A1 & !O19_29 &  RD
         #  AB6 &  A0 &  A1 & !O27_29 &  RD
         #  AB7 &  A0 &  A1 & !O31_29 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:17|~8~1~3~4' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ005);
  _EQ005 =  AB8 &  A0 &  A1 & !O35_29 &  RD
         #  AB9 &  A0 &  A1 & !O39_29 &  RD
         #  AB5 &  A0 &  A1 & !O23_29 &  RD
         #  AB0 &  A0 &  A1 & !O3_29 &  RD
         #  AB1 & !A0 &  A1 & !O6_29 &  RD
         #  AB1 &  A0 & !A1 & !O5_29 &  RD
         #  AB2 & !A0 &  A1 & !O10_29 &  RD
         #  AB2 &  A0 & !A1 & !O9_29 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:17|~8~1~3~5' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ006);
  _EQ006 =  AB3 & !A0 &  A1 & !O14_29 &  RD
         #  AB3 &  A0 & !A1 & !O13_29 &  RD
         #  AB4 & !A0 &  A1 & !O18_29 &  RD
         #  AB4 &  A0 & !A1 & !O17_29 &  RD
         #  AB6 & !A0 &  A1 & !O26_29 &  RD
         #  AB6 &  A0 & !A1 & !O25_29 &  RD
         #  AB7 & !A0 &  A1 & !O30_29 &  RD
         #  AB7 &  A0 & !A1 & !O29_29 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:17|~8~1~3~6' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ007);
  _EQ007 =  AB8 & !A0 &  A1 & !O34_29 &  RD
         #  AB8 &  A0 & !A1 & !O33_29 &  RD
         #  AB9 & !A0 &  A1 & !O38_29 &  RD
         #  AB9 &  A0 & !A1 & !O37_29 &  RD
         #  AB5 & !A0 &  A1 & !O22_29 &  RD
         #  AB5 &  A0 & !A1 & !O21_29 &  RD
         #  AB0 & !A0 &  A1 & !O2_29 &  RD
         #  AB0 &  A0 & !A1 & !O1_29 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:17|~8~1~3~7' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ008);
  _EQ008 =  AB1 & !A0 & !A1 & !O4_29 &  RD
         #  AB2 & !A0 & !A1 & !O8_29 &  RD
         #  AB3 & !A0 & !A1 & !O12_29 &  RD
         #  AB4 & !A0 & !A1 & !O16_29 &  RD
         #  AB6 & !A0 & !A1 & !O24_29 &  RD
         #  AB7 & !A0 & !A1 & !O28_29 &  RD
         #  AB8 & !A0 & !A1 & !O32_29 &  RD
         #  AB9 & !A0 & !A1 & !O36_29 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:17|~8~1~3~8' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ009);
  _EQ009 =  AB5 & !A0 & !A1 & !O20_29 &  RD
         #  AB0 & !A0 & !A1 & !O0_29 &  RD
         #  AB10 & !O40_29 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:22|~8~1~3~8' = '~PIN007' 
-- Equation name is '_N002', type is output 
 ~PIN007 = LCELL( _EQ010);
  _EQ010 =  AB5 & !A0 & !A1 & !O20_40 &  RD
         #  AB0 & !A0 & !A1 & !O0_40 &  RD
         #  AB10 & !O40_40 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:21|~8~1~3~5' = '~PIN012' 
-- Equation name is '_N010', type is output 
 ~PIN012 = LCELL( _EQ011);
  _EQ011 =  AB3 & !A0 &  A1 & !O14_25 &  RD
         #  AB3 &  A0 & !A1 & !O13_25 &  RD
         #  AB4 & !A0 &  A1 & !O18_25 &  RD
         #  AB4 &  A0 & !A1 & !O17_25 &  RD
         #  AB6 & !A0 &  A1 & !O26_25 &  RD
         #  AB6 &  A0 & !A1 & !O25_25 &  RD
         #  AB7 & !A0 &  A1 & !O30_25 &  RD
         #  AB7 &  A0 & !A1 & !O29_25 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:21|~8~1~3~8' = '~PIN013' 
-- Equation name is '_N011', type is output 
 ~PIN013 = LCELL( _EQ012);
  _EQ012 =  AB5 & !A0 & !A1 & !O20_25 &  RD
         #  AB0 & !A0 & !A1 & !O0_25 &  RD
         #  AB10 & !O40_25 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:21|~8~1~3~8' = '~PIN017' 
-- Equation name is '_N012', type is output 
 ~PIN017 = LCELL( _EQ013);
  _EQ013 =  AB5 & !A0 & !A1 & !O20_1 &  RD
         #  AB0 & !A0 & !A1 & !O0_1 &  RD
         #  AB10 & !O40_1 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_12

***** Logic for device 'out56_12' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_12

** ERROR SUMMARY **

Error: Project requires too many (74/64) I/O pins
Error: Project requires too many (17/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_12

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  15.58
Total fan-in:                                   187

Total input pins required:                      69
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     12
Total flipflops required:                        0

Synthesized logic cells:                        11/  48   ( 22%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_12

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    4    4  AB0
  ??      -   ??      INPUT              0    0    0    4  AB1
  ??      -   ??      INPUT              0    0    0    4  AB2
  ??      -   ??      INPUT              0    0    0    4  AB3
  ??      -   ??      INPUT              0    0    0    4  AB4
  ??      -   ??      INPUT              0    0    4    4  AB5
  ??      -   ??      INPUT              0    0    0    4  AB6
  ??      -   ??      INPUT              0    0    0    4  AB7
  ??      -   ??      INPUT              0    0    0    4  AB8
  ??      -   ??      INPUT              0    0    0    4  AB9
  ??      -   ??      INPUT              0    0    4    1  AB10
  ??      -   ??      INPUT              0    0    4    6  A0
  ??      -   ??      INPUT              0    0    4    6  A1
  ??      -   ??      INPUT              0    0    1    0  O0_11
  ??      -   ??      INPUT              0    0    1    0  O0_31
  ??      -   ??      INPUT              0    0    0    2  O0_34
  ??      -   ??      INPUT              0    0    1    0  O0_46
  ??      -   ??      INPUT              0    0    1    0  O0_47
  ??      -   ??      INPUT              0    0    0    2  O1_34
  ??      -   ??      INPUT              0    0    0    2  O2_34
  ??      -   ??      INPUT              0    0    0    2  O3_34
  ??      -   ??      INPUT              0    0    0    2  O4_34
  ??      -   ??      INPUT              0    0    0    2  O5_34
  ??      -   ??      INPUT              0    0    0    2  O6_34
  ??      -   ??      INPUT              0    0    0    2  O7_34
  ??      -   ??      INPUT              0    0    0    2  O8_34
  ??      -   ??      INPUT              0    0    0    2  O9_34
  ??      -   ??      INPUT              0    0    0    2  O10_34
  ??      -   ??      INPUT              0    0    0    2  O11_34
  ??      -   ??      INPUT              0    0    0    2  O12_34
  ??      -   ??      INPUT              0    0    0    2  O13_34
  ??      -   ??      INPUT              0    0    0    2  O14_34
  ??      -   ??      INPUT              0    0    0    2  O15_34
  ??      -   ??      INPUT              0    0    0    2  O16_34
  ??      -   ??      INPUT              0    0    0    2  O17_34
  ??      -   ??      INPUT              0    0    0    2  O18_34
  ??      -   ??      INPUT              0    0    0    2  O19_34
  ??      -   ??      INPUT              0    0    1    0  O20_11
  ??      -   ??      INPUT              0    0    1    0  O20_31
  ??      -   ??      INPUT              0    0    0    2  O20_34
  ??      -   ??      INPUT              0    0    1    0  O20_46
  ??      -   ??      INPUT              0    0    1    0  O20_47
  ??      -   ??      INPUT              0    0    0    2  O21_34
  ??      -   ??      INPUT              0    0    0    2  O22_34
  ??      -   ??      INPUT              0    0    0    2  O23_34
  ??      -   ??      INPUT              0    0    0    2  O24_34
  ??      -   ??      INPUT              0    0    0    2  O25_34
  ??      -   ??      INPUT              0    0    0    2  O26_34
  ??      -   ??      INPUT              0    0    0    2  O27_34
  ??      -   ??      INPUT              0    0    0    2  O28_34
  ??      -   ??      INPUT              0    0    0    2  O29_34
  ??      -   ??      INPUT              0    0    0    2  O30_34
  ??      -   ??      INPUT              0    0    0    2  O31_34
  ??      -   ??      INPUT              0    0    0    2  O32_34
  ??      -   ??      INPUT              0    0    0    2  O33_34
  ??      -   ??      INPUT              0    0    0    2  O34_34
  ??      -   ??      INPUT              0    0    0    2  O35_34
  ??      -   ??      INPUT              0    0    0    2  O36_34
  ??      -   ??      INPUT              0    0    0    2  O37_34
  ??      -   ??      INPUT              0    0    0    2  O38_34
  ??      -   ??      INPUT              0    0    0    2  O39_34
  ??      -   ??      INPUT              0    0    1    0  O40_11
  ??      -   ??      INPUT              0    0    1    0  O40_31
  ??      -   ??      INPUT              0    0    0    1  O40_34
  ??      -   ??      INPUT              0    0    1    0  O40_46
  ??      -   ??      INPUT              0    0    1    0  O40_47
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN001
  ??      -   ??      INPUT              0    0    5    7  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_12

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN005
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN006
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN011
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN016
  ??     ??   ??        TRI              3    7    0    0  Q34


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_12

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:8|out:20|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:8|out:20|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:8|out:20|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:20|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:20|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:8|out:20|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:8|out:20|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_12

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_11    : INPUT;
O0_31    : INPUT;
O0_34    : INPUT;
O0_46    : INPUT;
O0_47    : INPUT;
O1_34    : INPUT;
O2_34    : INPUT;
O3_34    : INPUT;
O4_34    : INPUT;
O5_34    : INPUT;
O6_34    : INPUT;
O7_34    : INPUT;
O8_34    : INPUT;
O9_34    : INPUT;
O10_34   : INPUT;
O11_34   : INPUT;
O12_34   : INPUT;
O13_34   : INPUT;
O14_34   : INPUT;
O15_34   : INPUT;
O16_34   : INPUT;
O17_34   : INPUT;
O18_34   : INPUT;
O19_34   : INPUT;
O20_11   : INPUT;
O20_31   : INPUT;
O20_34   : INPUT;
O20_46   : INPUT;
O20_47   : INPUT;
O21_34   : INPUT;
O22_34   : INPUT;
O23_34   : INPUT;
O24_34   : INPUT;
O25_34   : INPUT;
O26_34   : INPUT;
O27_34   : INPUT;
O28_34   : INPUT;
O29_34   : INPUT;
O30_34   : INPUT;
O31_34   : INPUT;
O32_34   : INPUT;
O33_34   : INPUT;
O34_34   : INPUT;
O35_34   : INPUT;
O36_34   : INPUT;
O37_34   : INPUT;
O38_34   : INPUT;
O39_34   : INPUT;
O40_11   : INPUT;
O40_31   : INPUT;
O40_34   : INPUT;
O40_46   : INPUT;
O40_47   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q34' 
-- Equation name is 'Q34', type is output 
Q34      = TRI(_N001,  _EQ001);
_N001    = LCELL( _EQ002);
  _EQ002 = !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & !_N009 & !_N010 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:20|~8~1~3~2' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ003);
  _EQ003 =  AB1 & !O4_34 & !O5_34 & !O6_34 & !O7_34 &  RD
         #  AB2 & !O8_34 & !O9_34 & !O10_34 & !O11_34 &  RD
         #  AB3 & !O12_34 & !O13_34 & !O14_34 & !O15_34 &  RD
         #  AB4 & !O16_34 & !O17_34 & !O18_34 & !O19_34 &  RD
         #  AB6 & !O24_34 & !O25_34 & !O26_34 & !O27_34 &  RD
         #  AB7 & !O28_34 & !O29_34 & !O30_34 & !O31_34 &  RD
         #  AB8 & !O32_34 & !O33_34 & !O34_34 & !O35_34 &  RD
         #  AB9 & !O36_34 & !O37_34 & !O38_34 & !O39_34 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:20|~8~1~3~3' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ004);
  _EQ004 =  AB5 & !O20_34 & !O21_34 & !O22_34 & !O23_34 &  RD
         #  AB0 & !O0_34 & !O1_34 & !O2_34 & !O3_34 &  RD
         #  AB1 &  A0 &  A1 & !O7_34 &  RD
         #  AB2 &  A0 &  A1 & !O11_34 &  RD
         #  AB3 &  A0 &  A1 & !O15_34 &  RD
         #  AB4 &  A0 &  A1 & !O19_34 &  RD
         #  AB6 &  A0 &  A1 & !O27_34 &  RD
         #  AB7 &  A0 &  A1 & !O31_34 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:20|~8~1~3~4' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ005);
  _EQ005 =  AB8 &  A0 &  A1 & !O35_34 &  RD
         #  AB9 &  A0 &  A1 & !O39_34 &  RD
         #  AB5 &  A0 &  A1 & !O23_34 &  RD
         #  AB0 &  A0 &  A1 & !O3_34 &  RD
         #  AB1 & !A0 &  A1 & !O6_34 &  RD
         #  AB1 &  A0 & !A1 & !O5_34 &  RD
         #  AB2 & !A0 &  A1 & !O10_34 &  RD
         #  AB2 &  A0 & !A1 & !O9_34 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:20|~8~1~3~5' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ006);
  _EQ006 =  AB3 & !A0 &  A1 & !O14_34 &  RD
         #  AB3 &  A0 & !A1 & !O13_34 &  RD
         #  AB4 & !A0 &  A1 & !O18_34 &  RD
         #  AB4 &  A0 & !A1 & !O17_34 &  RD
         #  AB6 & !A0 &  A1 & !O26_34 &  RD
         #  AB6 &  A0 & !A1 & !O25_34 &  RD
         #  AB7 & !A0 &  A1 & !O30_34 &  RD
         #  AB7 &  A0 & !A1 & !O29_34 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:20|~8~1~3~6' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ007);
  _EQ007 =  AB8 & !A0 &  A1 & !O34_34 &  RD
         #  AB8 &  A0 & !A1 & !O33_34 &  RD
         #  AB9 & !A0 &  A1 & !O38_34 &  RD
         #  AB9 &  A0 & !A1 & !O37_34 &  RD
         #  AB5 & !A0 &  A1 & !O22_34 &  RD
         #  AB5 &  A0 & !A1 & !O21_34 &  RD
         #  AB0 & !A0 &  A1 & !O2_34 &  RD
         #  AB0 &  A0 & !A1 & !O1_34 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:20|~8~1~3~7' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ008);
  _EQ008 =  AB1 & !A0 & !A1 & !O4_34 &  RD
         #  AB2 & !A0 & !A1 & !O8_34 &  RD
         #  AB3 & !A0 & !A1 & !O12_34 &  RD
         #  AB4 & !A0 & !A1 & !O16_34 &  RD
         #  AB6 & !A0 & !A1 & !O24_34 &  RD
         #  AB7 & !A0 & !A1 & !O28_34 &  RD
         #  AB8 & !A0 & !A1 & !O32_34 &  RD
         #  AB9 & !A0 & !A1 & !O36_34 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:20|~8~1~3~8' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ009);
  _EQ009 =  AB5 & !A0 & !A1 & !O20_34 &  RD
         #  AB0 & !A0 & !A1 & !O0_34 &  RD
         #  AB10 & !O40_34 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:1|~8~1~3~8' = '~PIN005' 
-- Equation name is '_N002', type is output 
 ~PIN005 = LCELL( _EQ010);
  _EQ010 =  AB5 & !A0 & !A1 & !O20_47 &  RD
         #  AB0 & !A0 & !A1 & !O0_47 &  RD
         #  AB10 & !O40_47 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:16|~8~1~3~8' = '~PIN006' 
-- Equation name is '_N003', type is output 
 ~PIN006 = LCELL( _EQ011);
  _EQ011 =  AB5 & !A0 & !A1 & !O20_46 &  RD
         #  AB0 & !A0 & !A1 & !O0_46 &  RD
         #  AB10 & !O40_46 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:1|~8~1~3~8' = '~PIN011' 
-- Equation name is '_N011', type is output 
 ~PIN011 = LCELL( _EQ012);
  _EQ012 =  AB5 & !A0 & !A1 & !O20_31 &  RD
         #  AB0 & !A0 & !A1 & !O0_31 &  RD
         #  AB10 & !O40_31 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:19|~8~1~3~8' = '~PIN016' 
-- Equation name is '_N012', type is output 
 ~PIN016 = LCELL( _EQ013);
  _EQ013 =  AB5 & !A0 & !A1 & !O20_11 &  RD
         #  AB0 & !A0 & !A1 & !O0_11 &  RD
         #  AB10 & !O40_11 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_13

***** Logic for device 'out56_13' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_13

** ERROR SUMMARY **

Error: Project requires too many (142/64) I/O pins
Error: Project requires too many (97/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_13

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  19.77
Total fan-in:                                   435

Total input pins required:                     139
Total output pins required:                      3
Total bidirectional pins required:               0
Total logic cells required:                     22
Total flipflops required:                        0

Synthesized logic cells:                        19/  48   ( 39%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_13

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0   10  AB0
  ??      -   ??      INPUT              0    0    0   12  AB1
  ??      -   ??      INPUT              0    0    0   12  AB2
  ??      -   ??      INPUT              0    0    0   12  AB3
  ??      -   ??      INPUT              0    0    0   12  AB4
  ??      -   ??      INPUT              0    0    0   10  AB5
  ??      -   ??      INPUT              0    0    0   12  AB6
  ??      -   ??      INPUT              0    0    0   12  AB7
  ??      -   ??      INPUT              0    0    0   12  AB8
  ??      -   ??      INPUT              0    0    0   12  AB9
  ??      -   ??      INPUT              0    0    0    1  AB10
  ??      -   ??      INPUT              0    0    0   16  A0
  ??      -   ??      INPUT              0    0    0   16  A1
  ??      -   ??      INPUT              0    0    0    1  O0_12
  ??      -   ??      INPUT              0    0    0    2  O0_24
  ??      -   ??      INPUT              0    0    0    1  O0_32
  ??      -   ??      INPUT              0    0    0    2  O1_12
  ??      -   ??      INPUT              0    0    0    2  O1_24
  ??      -   ??      INPUT              0    0    0    2  O1_32
  ??      -   ??      INPUT              0    0    0    2  O2_12
  ??      -   ??      INPUT              0    0    0    2  O2_24
  ??      -   ??      INPUT              0    0    0    2  O2_32
  ??      -   ??      INPUT              0    0    0    2  O3_12
  ??      -   ??      INPUT              0    0    0    2  O3_24
  ??      -   ??      INPUT              0    0    0    2  O3_32
  ??      -   ??      INPUT              0    0    0    2  O4_12
  ??      -   ??      INPUT              0    0    0    2  O4_24
  ??      -   ??      INPUT              0    0    0    2  O4_32
  ??      -   ??      INPUT              0    0    0    2  O5_12
  ??      -   ??      INPUT              0    0    0    2  O5_24
  ??      -   ??      INPUT              0    0    0    2  O5_32
  ??      -   ??      INPUT              0    0    0    2  O6_12
  ??      -   ??      INPUT              0    0    0    2  O6_24
  ??      -   ??      INPUT              0    0    0    2  O6_32
  ??      -   ??      INPUT              0    0    0    2  O7_12
  ??      -   ??      INPUT              0    0    0    2  O7_24
  ??      -   ??      INPUT              0    0    0    2  O7_32
  ??      -   ??      INPUT              0    0    0    2  O8_12
  ??      -   ??      INPUT              0    0    0    2  O8_24
  ??      -   ??      INPUT              0    0    0    2  O8_32
  ??      -   ??      INPUT              0    0    0    2  O9_12
  ??      -   ??      INPUT              0    0    0    2  O9_24
  ??      -   ??      INPUT              0    0    0    2  O9_32
  ??      -   ??      INPUT              0    0    0    2  O10_12
  ??      -   ??      INPUT              0    0    0    2  O10_24
  ??      -   ??      INPUT              0    0    0    2  O10_32
  ??      -   ??      INPUT              0    0    0    2  O11_12
  ??      -   ??      INPUT              0    0    0    2  O11_24
  ??      -   ??      INPUT              0    0    0    2  O11_32
  ??      -   ??      INPUT              0    0    0    2  O12_12
  ??      -   ??      INPUT              0    0    0    2  O12_24
  ??      -   ??      INPUT              0    0    0    2  O12_32
  ??      -   ??      INPUT              0    0    0    2  O13_12
  ??      -   ??      INPUT              0    0    0    2  O13_24
  ??      -   ??      INPUT              0    0    0    2  O13_32
  ??      -   ??      INPUT              0    0    0    2  O14_12
  ??      -   ??      INPUT              0    0    0    2  O14_24
  ??      -   ??      INPUT              0    0    0    2  O14_32
  ??      -   ??      INPUT              0    0    0    2  O15_12
  ??      -   ??      INPUT              0    0    0    2  O15_24
  ??      -   ??      INPUT              0    0    0    2  O15_32
  ??      -   ??      INPUT              0    0    0    2  O16_12
  ??      -   ??      INPUT              0    0    0    2  O16_24
  ??      -   ??      INPUT              0    0    0    2  O16_32
  ??      -   ??      INPUT              0    0    0    2  O17_12
  ??      -   ??      INPUT              0    0    0    2  O17_24
  ??      -   ??      INPUT              0    0    0    2  O17_32
  ??      -   ??      INPUT              0    0    0    2  O18_12
  ??      -   ??      INPUT              0    0    0    2  O18_24
  ??      -   ??      INPUT              0    0    0    2  O18_32
  ??      -   ??      INPUT              0    0    0    2  O19_12
  ??      -   ??      INPUT              0    0    0    2  O19_24
  ??      -   ??      INPUT              0    0    0    2  O19_32
  ??      -   ??      INPUT              0    0    0    1  O20_12
  ??      -   ??      INPUT              0    0    0    2  O20_24
  ??      -   ??      INPUT              0    0    0    1  O20_32
  ??      -   ??      INPUT              0    0    0    2  O21_12
  ??      -   ??      INPUT              0    0    0    2  O21_24
  ??      -   ??      INPUT              0    0    0    2  O21_32
  ??      -   ??      INPUT              0    0    0    2  O22_12
  ??      -   ??      INPUT              0    0    0    2  O22_24
  ??      -   ??      INPUT              0    0    0    2  O22_32
  ??      -   ??      INPUT              0    0    0    2  O23_12
  ??      -   ??      INPUT              0    0    0    2  O23_24
  ??      -   ??      INPUT              0    0    0    2  O23_32
  ??      -   ??      INPUT              0    0    0    2  O24_12
  ??      -   ??      INPUT              0    0    0    2  O24_24
  ??      -   ??      INPUT              0    0    0    2  O24_32
  ??      -   ??      INPUT              0    0    0    2  O25_12
  ??      -   ??      INPUT              0    0    0    2  O25_24
  ??      -   ??      INPUT              0    0    0    2  O25_32
  ??      -   ??      INPUT              0    0    0    2  O26_12
  ??      -   ??      INPUT              0    0    0    2  O26_24
  ??      -   ??      INPUT              0    0    0    2  O26_32
  ??      -   ??      INPUT              0    0    0    2  O27_12
  ??      -   ??      INPUT              0    0    0    2  O27_24
  ??      -   ??      INPUT              0    0    0    2  O27_32
  ??      -   ??      INPUT              0    0    0    2  O28_12
  ??      -   ??      INPUT              0    0    0    2  O28_24
  ??      -   ??      INPUT              0    0    0    2  O28_32
  ??      -   ??      INPUT              0    0    0    2  O29_12
  ??      -   ??      INPUT              0    0    0    2  O29_24
  ??      -   ??      INPUT              0    0    0    2  O29_32
  ??      -   ??      INPUT              0    0    0    2  O30_12
  ??      -   ??      INPUT              0    0    0    2  O30_24
  ??      -   ??      INPUT              0    0    0    2  O30_32
  ??      -   ??      INPUT              0    0    0    2  O31_12
  ??      -   ??      INPUT              0    0    0    2  O31_24
  ??      -   ??      INPUT              0    0    0    2  O31_32
  ??      -   ??      INPUT              0    0    0    2  O32_12
  ??      -   ??      INPUT              0    0    0    2  O32_24
  ??      -   ??      INPUT              0    0    0    2  O32_32
  ??      -   ??      INPUT              0    0    0    2  O33_12
  ??      -   ??      INPUT              0    0    0    2  O33_24
  ??      -   ??      INPUT              0    0    0    2  O33_32
  ??      -   ??      INPUT              0    0    0    2  O34_12
  ??      -   ??      INPUT              0    0    0    2  O34_24
  ??      -   ??      INPUT              0    0    0    2  O34_32
  ??      -   ??      INPUT              0    0    0    2  O35_12
  ??      -   ??      INPUT              0    0    0    2  O35_24
  ??      -   ??      INPUT              0    0    0    2  O35_32
  ??      -   ??      INPUT              0    0    0    2  O36_12
  ??      -   ??      INPUT              0    0    0    2  O36_24
  ??      -   ??      INPUT              0    0    0    2  O36_32
  ??      -   ??      INPUT              0    0    0    2  O37_12
  ??      -   ??      INPUT              0    0    0    2  O37_24
  ??      -   ??      INPUT              0    0    0    2  O37_32
  ??      -   ??      INPUT              0    0    0    2  O38_12
  ??      -   ??      INPUT              0    0    0    2  O38_24
  ??      -   ??      INPUT              0    0    0    2  O38_32
  ??      -   ??      INPUT              0    0    0    2  O39_12
  ??      -   ??      INPUT              0    0    0    2  O39_24
  ??      -   ??      INPUT              0    0    0    2  O39_32
  ??      -   ??      INPUT              0    0    0    1  O40_24
  ??      -   ??      INPUT    s         0    0    3    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    3    0  ~PIN001
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN010
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN015
  ??      -   ??      INPUT              0    0    3   19  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_13

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              4    6    0    0  Q12
  ??     ??   ??        TRI              3    7    0    0  Q24
  ??     ??   ??        TRI              4    6    0    0  Q32


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_13

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:8|out:22|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:8|out:22|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:8|out:22|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:22|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:22|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:8|out:22|~8~1~3~7
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:9|out:22|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:9|out:22|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:9|out:22|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:22|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:22|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:9|out:22|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:9|out:22|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:11|out:18|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:11|out:18|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:11|out:18|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:18|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:18|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:11|out:18|~8~1~3~7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_13

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_12    : INPUT;
O0_24    : INPUT;
O0_32    : INPUT;
O1_12    : INPUT;
O1_24    : INPUT;
O1_32    : INPUT;
O2_12    : INPUT;
O2_24    : INPUT;
O2_32    : INPUT;
O3_12    : INPUT;
O3_24    : INPUT;
O3_32    : INPUT;
O4_12    : INPUT;
O4_24    : INPUT;
O4_32    : INPUT;
O5_12    : INPUT;
O5_24    : INPUT;
O5_32    : INPUT;
O6_12    : INPUT;
O6_24    : INPUT;
O6_32    : INPUT;
O7_12    : INPUT;
O7_24    : INPUT;
O7_32    : INPUT;
O8_12    : INPUT;
O8_24    : INPUT;
O8_32    : INPUT;
O9_12    : INPUT;
O9_24    : INPUT;
O9_32    : INPUT;
O10_12   : INPUT;
O10_24   : INPUT;
O10_32   : INPUT;
O11_12   : INPUT;
O11_24   : INPUT;
O11_32   : INPUT;
O12_12   : INPUT;
O12_24   : INPUT;
O12_32   : INPUT;
O13_12   : INPUT;
O13_24   : INPUT;
O13_32   : INPUT;
O14_12   : INPUT;
O14_24   : INPUT;
O14_32   : INPUT;
O15_12   : INPUT;
O15_24   : INPUT;
O15_32   : INPUT;
O16_12   : INPUT;
O16_24   : INPUT;
O16_32   : INPUT;
O17_12   : INPUT;
O17_24   : INPUT;
O17_32   : INPUT;
O18_12   : INPUT;
O18_24   : INPUT;
O18_32   : INPUT;
O19_12   : INPUT;
O19_24   : INPUT;
O19_32   : INPUT;
O20_12   : INPUT;
O20_24   : INPUT;
O20_32   : INPUT;
O21_12   : INPUT;
O21_24   : INPUT;
O21_32   : INPUT;
O22_12   : INPUT;
O22_24   : INPUT;
O22_32   : INPUT;
O23_12   : INPUT;
O23_24   : INPUT;
O23_32   : INPUT;
O24_12   : INPUT;
O24_24   : INPUT;
O24_32   : INPUT;
O25_12   : INPUT;
O25_24   : INPUT;
O25_32   : INPUT;
O26_12   : INPUT;
O26_24   : INPUT;
O26_32   : INPUT;
O27_12   : INPUT;
O27_24   : INPUT;
O27_32   : INPUT;
O28_12   : INPUT;
O28_24   : INPUT;
O28_32   : INPUT;
O29_12   : INPUT;
O29_24   : INPUT;
O29_32   : INPUT;
O30_12   : INPUT;
O30_24   : INPUT;
O30_32   : INPUT;
O31_12   : INPUT;
O31_24   : INPUT;
O31_32   : INPUT;
O32_12   : INPUT;
O32_24   : INPUT;
O32_32   : INPUT;
O33_12   : INPUT;
O33_24   : INPUT;
O33_32   : INPUT;
O34_12   : INPUT;
O34_24   : INPUT;
O34_32   : INPUT;
O35_12   : INPUT;
O35_24   : INPUT;
O35_32   : INPUT;
O36_12   : INPUT;
O36_24   : INPUT;
O36_32   : INPUT;
O37_12   : INPUT;
O37_24   : INPUT;
O37_32   : INPUT;
O38_12   : INPUT;
O38_24   : INPUT;
O38_32   : INPUT;
O39_12   : INPUT;
O39_24   : INPUT;
O39_32   : INPUT;
O40_24   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN010  : INPUT;
~PIN015  : INPUT;

-- Node name is 'Q12' 
-- Equation name is 'Q12', type is output 
Q12      = TRI(_N003,  _EQ001);
_N003    = LCELL( _EQ002);
  _EQ002 = !_N017 & !_N018 & !_N019 & !_N020 & !_N021 & !_N022 & !~PIN000 & 
             !~PIN015;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q24' 
-- Equation name is 'Q24', type is output 
Q24      = TRI(_N002,  _EQ003);
_N002    = LCELL( _EQ004);
  _EQ004 = !_N010 & !_N011 & !_N012 & !_N013 & !_N014 & !_N015 & !_N016 & 
             !~PIN000;
  _EQ003 = !~PIN001 &  RD;

-- Node name is 'Q32' 
-- Equation name is 'Q32', type is output 
Q32      = TRI(_N001,  _EQ005);
_N001    = LCELL( _EQ006);
  _EQ006 = !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & !_N009 & !~PIN000 & 
             !~PIN010;
  _EQ005 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:22|~8~1~3~2' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ007);
  _EQ007 =  AB1 & !O4_32 & !O5_32 & !O6_32 & !O7_32 &  RD
         #  AB2 & !O8_32 & !O9_32 & !O10_32 & !O11_32 &  RD
         #  AB3 & !O12_32 & !O13_32 & !O14_32 & !O15_32 &  RD
         #  AB4 & !O16_32 & !O17_32 & !O18_32 & !O19_32 &  RD
         #  AB6 & !O24_32 & !O25_32 & !O26_32 & !O27_32 &  RD
         #  AB7 & !O28_32 & !O29_32 & !O30_32 & !O31_32 &  RD
         #  AB8 & !O32_32 & !O33_32 & !O34_32 & !O35_32 &  RD
         #  AB9 & !O36_32 & !O37_32 & !O38_32 & !O39_32 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:22|~8~1~3~3' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ008);
  _EQ008 =  AB5 & !O20_32 & !O21_32 & !O22_32 & !O23_32 &  RD
         #  AB0 & !O0_32 & !O1_32 & !O2_32 & !O3_32 &  RD
         #  AB1 &  A0 &  A1 & !O7_32 &  RD
         #  AB2 &  A0 &  A1 & !O11_32 &  RD
         #  AB3 &  A0 &  A1 & !O15_32 &  RD
         #  AB4 &  A0 &  A1 & !O19_32 &  RD
         #  AB6 &  A0 &  A1 & !O27_32 &  RD
         #  AB7 &  A0 &  A1 & !O31_32 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:22|~8~1~3~4' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ009);
  _EQ009 =  AB8 &  A0 &  A1 & !O35_32 &  RD
         #  AB9 &  A0 &  A1 & !O39_32 &  RD
         #  AB5 &  A0 &  A1 & !O23_32 &  RD
         #  AB0 &  A0 &  A1 & !O3_32 &  RD
         #  AB1 & !A0 &  A1 & !O6_32 &  RD
         #  AB1 &  A0 & !A1 & !O5_32 &  RD
         #  AB2 & !A0 &  A1 & !O10_32 &  RD
         #  AB2 &  A0 & !A1 & !O9_32 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:22|~8~1~3~5' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ010);
  _EQ010 =  AB3 & !A0 &  A1 & !O14_32 &  RD
         #  AB3 &  A0 & !A1 & !O13_32 &  RD
         #  AB4 & !A0 &  A1 & !O18_32 &  RD
         #  AB4 &  A0 & !A1 & !O17_32 &  RD
         #  AB6 & !A0 &  A1 & !O26_32 &  RD
         #  AB6 &  A0 & !A1 & !O25_32 &  RD
         #  AB7 & !A0 &  A1 & !O30_32 &  RD
         #  AB7 &  A0 & !A1 & !O29_32 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:22|~8~1~3~6' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ011);
  _EQ011 =  AB8 & !A0 &  A1 & !O34_32 &  RD
         #  AB8 &  A0 & !A1 & !O33_32 &  RD
         #  AB9 & !A0 &  A1 & !O38_32 &  RD
         #  AB9 &  A0 & !A1 & !O37_32 &  RD
         #  AB5 & !A0 &  A1 & !O22_32 &  RD
         #  AB5 &  A0 & !A1 & !O21_32 &  RD
         #  AB0 & !A0 &  A1 & !O2_32 &  RD
         #  AB0 &  A0 & !A1 & !O1_32 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:22|~8~1~3~7' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ012);
  _EQ012 =  AB1 & !A0 & !A1 & !O4_32 &  RD
         #  AB2 & !A0 & !A1 & !O8_32 &  RD
         #  AB3 & !A0 & !A1 & !O12_32 &  RD
         #  AB4 & !A0 & !A1 & !O16_32 &  RD
         #  AB6 & !A0 & !A1 & !O24_32 &  RD
         #  AB7 & !A0 & !A1 & !O28_32 &  RD
         #  AB8 & !A0 & !A1 & !O32_32 &  RD
         #  AB9 & !A0 & !A1 & !O36_32 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:22|~8~1~3~2' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ013);
  _EQ013 =  AB1 & !O4_24 & !O5_24 & !O6_24 & !O7_24 &  RD
         #  AB2 & !O8_24 & !O9_24 & !O10_24 & !O11_24 &  RD
         #  AB3 & !O12_24 & !O13_24 & !O14_24 & !O15_24 &  RD
         #  AB4 & !O16_24 & !O17_24 & !O18_24 & !O19_24 &  RD
         #  AB6 & !O24_24 & !O25_24 & !O26_24 & !O27_24 &  RD
         #  AB7 & !O28_24 & !O29_24 & !O30_24 & !O31_24 &  RD
         #  AB8 & !O32_24 & !O33_24 & !O34_24 & !O35_24 &  RD
         #  AB9 & !O36_24 & !O37_24 & !O38_24 & !O39_24 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:22|~8~1~3~3' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ014);
  _EQ014 =  AB5 & !O20_24 & !O21_24 & !O22_24 & !O23_24 &  RD
         #  AB0 & !O0_24 & !O1_24 & !O2_24 & !O3_24 &  RD
         #  AB1 &  A0 &  A1 & !O7_24 &  RD
         #  AB2 &  A0 &  A1 & !O11_24 &  RD
         #  AB3 &  A0 &  A1 & !O15_24 &  RD
         #  AB4 &  A0 &  A1 & !O19_24 &  RD
         #  AB6 &  A0 &  A1 & !O27_24 &  RD
         #  AB7 &  A0 &  A1 & !O31_24 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:22|~8~1~3~4' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ015);
  _EQ015 =  AB8 &  A0 &  A1 & !O35_24 &  RD
         #  AB9 &  A0 &  A1 & !O39_24 &  RD
         #  AB5 &  A0 &  A1 & !O23_24 &  RD
         #  AB0 &  A0 &  A1 & !O3_24 &  RD
         #  AB1 & !A0 &  A1 & !O6_24 &  RD
         #  AB1 &  A0 & !A1 & !O5_24 &  RD
         #  AB2 & !A0 &  A1 & !O10_24 &  RD
         #  AB2 &  A0 & !A1 & !O9_24 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:22|~8~1~3~5' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ016);
  _EQ016 =  AB3 & !A0 &  A1 & !O14_24 &  RD
         #  AB3 &  A0 & !A1 & !O13_24 &  RD
         #  AB4 & !A0 &  A1 & !O18_24 &  RD
         #  AB4 &  A0 & !A1 & !O17_24 &  RD
         #  AB6 & !A0 &  A1 & !O26_24 &  RD
         #  AB6 &  A0 & !A1 & !O25_24 &  RD
         #  AB7 & !A0 &  A1 & !O30_24 &  RD
         #  AB7 &  A0 & !A1 & !O29_24 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:22|~8~1~3~6' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ017);
  _EQ017 =  AB8 & !A0 &  A1 & !O34_24 &  RD
         #  AB8 &  A0 & !A1 & !O33_24 &  RD
         #  AB9 & !A0 &  A1 & !O38_24 &  RD
         #  AB9 &  A0 & !A1 & !O37_24 &  RD
         #  AB5 & !A0 &  A1 & !O22_24 &  RD
         #  AB5 &  A0 & !A1 & !O21_24 &  RD
         #  AB0 & !A0 &  A1 & !O2_24 &  RD
         #  AB0 &  A0 & !A1 & !O1_24 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:22|~8~1~3~7' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ018);
  _EQ018 =  AB1 & !A0 & !A1 & !O4_24 &  RD
         #  AB2 & !A0 & !A1 & !O8_24 &  RD
         #  AB3 & !A0 & !A1 & !O12_24 &  RD
         #  AB4 & !A0 & !A1 & !O16_24 &  RD
         #  AB6 & !A0 & !A1 & !O24_24 &  RD
         #  AB7 & !A0 & !A1 & !O28_24 &  RD
         #  AB8 & !A0 & !A1 & !O32_24 &  RD
         #  AB9 & !A0 & !A1 & !O36_24 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:22|~8~1~3~8' 
-- Equation name is '_N016', type is buried 
-- synthesized logic cell 
_N016    = LCELL( _EQ019);
  _EQ019 =  AB5 & !A0 & !A1 & !O20_24 &  RD
         #  AB0 & !A0 & !A1 & !O0_24 &  RD
         #  AB10 & !O40_24 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:18|~8~1~3~2' 
-- Equation name is '_N017', type is buried 
-- synthesized logic cell 
_N017    = LCELL( _EQ020);
  _EQ020 =  AB1 & !O4_12 & !O5_12 & !O6_12 & !O7_12 &  RD
         #  AB2 & !O8_12 & !O9_12 & !O10_12 & !O11_12 &  RD
         #  AB3 & !O12_12 & !O13_12 & !O14_12 & !O15_12 &  RD
         #  AB4 & !O16_12 & !O17_12 & !O18_12 & !O19_12 &  RD
         #  AB6 & !O24_12 & !O25_12 & !O26_12 & !O27_12 &  RD
         #  AB7 & !O28_12 & !O29_12 & !O30_12 & !O31_12 &  RD
         #  AB8 & !O32_12 & !O33_12 & !O34_12 & !O35_12 &  RD
         #  AB9 & !O36_12 & !O37_12 & !O38_12 & !O39_12 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:18|~8~1~3~3' 
-- Equation name is '_N018', type is buried 
-- synthesized logic cell 
_N018    = LCELL( _EQ021);
  _EQ021 =  AB5 & !O20_12 & !O21_12 & !O22_12 & !O23_12 &  RD
         #  AB0 & !O0_12 & !O1_12 & !O2_12 & !O3_12 &  RD
         #  AB1 &  A0 &  A1 & !O7_12 &  RD
         #  AB2 &  A0 &  A1 & !O11_12 &  RD
         #  AB3 &  A0 &  A1 & !O15_12 &  RD
         #  AB4 &  A0 &  A1 & !O19_12 &  RD
         #  AB6 &  A0 &  A1 & !O27_12 &  RD
         #  AB7 &  A0 &  A1 & !O31_12 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:18|~8~1~3~4' 
-- Equation name is '_N019', type is buried 
-- synthesized logic cell 
_N019    = LCELL( _EQ022);
  _EQ022 =  AB8 &  A0 &  A1 & !O35_12 &  RD
         #  AB9 &  A0 &  A1 & !O39_12 &  RD
         #  AB5 &  A0 &  A1 & !O23_12 &  RD
         #  AB0 &  A0 &  A1 & !O3_12 &  RD
         #  AB1 & !A0 &  A1 & !O6_12 &  RD
         #  AB1 &  A0 & !A1 & !O5_12 &  RD
         #  AB2 & !A0 &  A1 & !O10_12 &  RD
         #  AB2 &  A0 & !A1 & !O9_12 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:18|~8~1~3~5' 
-- Equation name is '_N020', type is buried 
-- synthesized logic cell 
_N020    = LCELL( _EQ023);
  _EQ023 =  AB3 & !A0 &  A1 & !O14_12 &  RD
         #  AB3 &  A0 & !A1 & !O13_12 &  RD
         #  AB4 & !A0 &  A1 & !O18_12 &  RD
         #  AB4 &  A0 & !A1 & !O17_12 &  RD
         #  AB6 & !A0 &  A1 & !O26_12 &  RD
         #  AB6 &  A0 & !A1 & !O25_12 &  RD
         #  AB7 & !A0 &  A1 & !O30_12 &  RD
         #  AB7 &  A0 & !A1 & !O29_12 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:18|~8~1~3~6' 
-- Equation name is '_N021', type is buried 
-- synthesized logic cell 
_N021    = LCELL( _EQ024);
  _EQ024 =  AB8 & !A0 &  A1 & !O34_12 &  RD
         #  AB8 &  A0 & !A1 & !O33_12 &  RD
         #  AB9 & !A0 &  A1 & !O38_12 &  RD
         #  AB9 &  A0 & !A1 & !O37_12 &  RD
         #  AB5 & !A0 &  A1 & !O22_12 &  RD
         #  AB5 &  A0 & !A1 & !O21_12 &  RD
         #  AB0 & !A0 &  A1 & !O2_12 &  RD
         #  AB0 &  A0 & !A1 & !O1_12 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:18|~8~1~3~7' 
-- Equation name is '_N022', type is buried 
-- synthesized logic cell 
_N022    = LCELL( _EQ025);
  _EQ025 =  AB1 & !A0 & !A1 & !O4_12 &  RD
         #  AB2 & !A0 & !A1 & !O8_12 &  RD
         #  AB3 & !A0 & !A1 & !O12_12 &  RD
         #  AB4 & !A0 & !A1 & !O16_12 &  RD
         #  AB6 & !A0 & !A1 & !O24_12 &  RD
         #  AB7 & !A0 & !A1 & !O28_12 &  RD
         #  AB8 & !A0 & !A1 & !O32_12 &  RD
         #  AB9 & !A0 & !A1 & !O36_12 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_14

***** Logic for device 'out56_14' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_14

** ERROR SUMMARY **



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_14

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  18.87
Total fan-in:                                   151

Total input pins required:                      57
Total output pins required:                      1
Total bidirectional pins required:               0
Total logic cells required:                      8
Total flipflops required:                        0

Synthesized logic cells:                         7/  48   ( 14%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_14

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0    4  AB0
  ??      -   ??      INPUT              0    0    0    4  AB1
  ??      -   ??      INPUT              0    0    0    4  AB2
  ??      -   ??      INPUT              0    0    0    4  AB3
  ??      -   ??      INPUT              0    0    0    4  AB4
  ??      -   ??      INPUT              0    0    0    4  AB5
  ??      -   ??      INPUT              0    0    0    4  AB6
  ??      -   ??      INPUT              0    0    0    4  AB7
  ??      -   ??      INPUT              0    0    0    4  AB8
  ??      -   ??      INPUT              0    0    0    4  AB9
  ??      -   ??      INPUT              0    0    0    1  AB10
  ??      -   ??      INPUT              0    0    0    6  A0
  ??      -   ??      INPUT              0    0    0    6  A1
  ??      -   ??      INPUT              0    0    0    2  O0_44
  ??      -   ??      INPUT              0    0    0    2  O1_44
  ??      -   ??      INPUT              0    0    0    2  O2_44
  ??      -   ??      INPUT     g        0    0    0    2  O3_44
  ??      -   ??      INPUT     g        0    0    0    2  O4_44
  ??      -   ??      INPUT     g        0    0    0    2  O5_44
  ??      -   ??      INPUT     g        0    0    0    2  O6_44
  ??      -   ??      INPUT              0    0    0    2  O7_44
  ??      -   ??      INPUT     g        0    0    0    2  O8_44
  ??      -   ??      INPUT              0    0    0    2  O9_44
  ??      -   ??      INPUT              0    0    0    2  O10_44
  ??      -   ??      INPUT              0    0    0    2  O11_44
  ??      -   ??      INPUT              0    0    0    2  O12_44
  ??      -   ??      INPUT     g        0    0    0    2  O13_44
  ??      -   ??      INPUT     g        0    0    0    2  O14_44
  ??      -   ??      INPUT              0    0    0    2  O15_44
  ??      -   ??      INPUT              0    0    0    2  O16_44
  ??      -   ??      INPUT     g        0    0    0    2  O17_44
  ??      -   ??      INPUT     g        0    0    0    2  O18_44
  ??      -   ??      INPUT     g        0    0    0    2  O19_44
  ??      -   ??      INPUT              0    0    0    2  O20_44
  ??      -   ??      INPUT              0    0    0    2  O21_44
  ??      -   ??      INPUT              0    0    0    2  O22_44
  ??      -   ??      INPUT     g        0    0    0    2  O23_44
  ??      -   ??      INPUT              0    0    0    2  O24_44
  ??      -   ??      INPUT     g        0    0    0    2  O25_44
  ??      -   ??      INPUT     g        0    0    0    2  O26_44
  ??      -   ??      INPUT     g        0    0    0    2  O27_44
  ??      -   ??      INPUT              0    0    0    2  O28_44
  ??      -   ??      INPUT     g        0    0    0    2  O29_44
  ??      -   ??      INPUT     g        0    0    0    2  O30_44
  ??      -   ??      INPUT     g        0    0    0    2  O31_44
  ??      -   ??      INPUT              0    0    0    2  O32_44
  ??      -   ??      INPUT     g        0    0    0    2  O33_44
  ??      -   ??      INPUT     g        0    0    0    2  O34_44
  ??      -   ??      INPUT              0    0    0    2  O35_44
  ??      -   ??      INPUT              0    0    0    2  O36_44
  ??      -   ??      INPUT     g        0    0    0    2  O37_44
  ??      -   ??      INPUT     g        0    0    0    2  O38_44
  ??      -   ??      INPUT              0    0    0    2  O39_44
  ??      -   ??      INPUT              0    0    0    1  O40_44
  ??      -   ??      INPUT    sg        0    0    1    0  ~PIN000
  ??      -   ??      INPUT    sg        0    0    1    0  ~PIN001
  ??      -   ??      INPUT              0    0    1    7  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_14

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              3    7    0    0  Q44


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_14

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    sg       41    0    1    0  |out56_4:1|out8_4:7|out:18|~8~1~3~2
   -     ??   ??       SOFT    sg       25    0    1    0  |out56_4:1|out8_4:7|out:18|~8~1~3~3
   -     ??   ??       SOFT    sg       17    0    1    0  |out56_4:1|out8_4:7|out:18|~8~1~3~4
   -     ??   ??       SOFT    sg       15    0    1    0  |out56_4:1|out8_4:7|out:18|~8~1~3~5
   -     ??   ??       SOFT    sg       15    0    1    0  |out56_4:1|out8_4:7|out:18|~8~1~3~6
   -     ??   ??       SOFT    sg       19    0    1    0  |out56_4:1|out8_4:7|out:18|~8~1~3~7
   -     ??   ??       SOFT    sg        9    0    1    0  |out56_4:1|out8_4:7|out:18|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_14

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_44    : INPUT;
O1_44    : INPUT;
O2_44    : INPUT;
O3_44    : INPUT;
O4_44    : INPUT;
O5_44    : INPUT;
O6_44    : INPUT;
O7_44    : INPUT;
O8_44    : INPUT;
O9_44    : INPUT;
O10_44   : INPUT;
O11_44   : INPUT;
O12_44   : INPUT;
O13_44   : INPUT;
O14_44   : INPUT;
O15_44   : INPUT;
O16_44   : INPUT;
O17_44   : INPUT;
O18_44   : INPUT;
O19_44   : INPUT;
O20_44   : INPUT;
O21_44   : INPUT;
O22_44   : INPUT;
O23_44   : INPUT;
O24_44   : INPUT;
O25_44   : INPUT;
O26_44   : INPUT;
O27_44   : INPUT;
O28_44   : INPUT;
O29_44   : INPUT;
O30_44   : INPUT;
O31_44   : INPUT;
O32_44   : INPUT;
O33_44   : INPUT;
O34_44   : INPUT;
O35_44   : INPUT;
O36_44   : INPUT;
O37_44   : INPUT;
O38_44   : INPUT;
O39_44   : INPUT;
O40_44   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q44' 
-- Equation name is 'Q44', type is output 
Q44      = TRI(_N001,  _EQ001);
_N001    = LCELL( _EQ002);
  _EQ002 = !_N002 & !_N003 & !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:18|~8~1~3~2' 
-- Equation name is '_N002', type is buried 
-- synthesized logic cell 
_N002    = LCELL( _EQ003);
  _EQ003 =  AB1 & !O4_44 & !O5_44 & !O6_44 & !O7_44 &  RD
         #  AB2 & !O8_44 & !O9_44 & !O10_44 & !O11_44 &  RD
         #  AB3 & !O12_44 & !O13_44 & !O14_44 & !O15_44 &  RD
         #  AB4 & !O16_44 & !O17_44 & !O18_44 & !O19_44 &  RD
         #  AB6 & !O24_44 & !O25_44 & !O26_44 & !O27_44 &  RD
         #  AB7 & !O28_44 & !O29_44 & !O30_44 & !O31_44 &  RD
         #  AB8 & !O32_44 & !O33_44 & !O34_44 & !O35_44 &  RD
         #  AB9 & !O36_44 & !O37_44 & !O38_44 & !O39_44 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:18|~8~1~3~3' 
-- Equation name is '_N003', type is buried 
-- synthesized logic cell 
_N003    = LCELL( _EQ004);
  _EQ004 =  AB5 & !O20_44 & !O21_44 & !O22_44 & !O23_44 &  RD
         #  AB0 & !O0_44 & !O1_44 & !O2_44 & !O3_44 &  RD
         #  AB1 &  A0 &  A1 & !O7_44 &  RD
         #  AB2 &  A0 &  A1 & !O11_44 &  RD
         #  AB3 &  A0 &  A1 & !O15_44 &  RD
         #  AB4 &  A0 &  A1 & !O19_44 &  RD
         #  AB6 &  A0 &  A1 & !O27_44 &  RD
         #  AB7 &  A0 &  A1 & !O31_44 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:18|~8~1~3~4' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ005);
  _EQ005 =  AB8 &  A0 &  A1 & !O35_44 &  RD
         #  AB9 &  A0 &  A1 & !O39_44 &  RD
         #  AB5 &  A0 &  A1 & !O23_44 &  RD
         #  AB0 &  A0 &  A1 & !O3_44 &  RD
         #  AB1 & !A0 &  A1 & !O6_44 &  RD
         #  AB1 &  A0 & !A1 & !O5_44 &  RD
         #  AB2 & !A0 &  A1 & !O10_44 &  RD
         #  AB2 &  A0 & !A1 & !O9_44 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:18|~8~1~3~5' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ006);
  _EQ006 =  AB3 & !A0 &  A1 & !O14_44 &  RD
         #  AB3 &  A0 & !A1 & !O13_44 &  RD
         #  AB4 & !A0 &  A1 & !O18_44 &  RD
         #  AB4 &  A0 & !A1 & !O17_44 &  RD
         #  AB6 & !A0 &  A1 & !O26_44 &  RD
         #  AB6 &  A0 & !A1 & !O25_44 &  RD
         #  AB7 & !A0 &  A1 & !O30_44 &  RD
         #  AB7 &  A0 & !A1 & !O29_44 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:18|~8~1~3~6' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ007);
  _EQ007 =  AB8 & !A0 &  A1 & !O34_44 &  RD
         #  AB8 &  A0 & !A1 & !O33_44 &  RD
         #  AB9 & !A0 &  A1 & !O38_44 &  RD
         #  AB9 &  A0 & !A1 & !O37_44 &  RD
         #  AB5 & !A0 &  A1 & !O22_44 &  RD
         #  AB5 &  A0 & !A1 & !O21_44 &  RD
         #  AB0 & !A0 &  A1 & !O2_44 &  RD
         #  AB0 &  A0 & !A1 & !O1_44 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:18|~8~1~3~7' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ008);
  _EQ008 =  AB1 & !A0 & !A1 & !O4_44 &  RD
         #  AB2 & !A0 & !A1 & !O8_44 &  RD
         #  AB3 & !A0 & !A1 & !O12_44 &  RD
         #  AB4 & !A0 & !A1 & !O16_44 &  RD
         #  AB6 & !A0 & !A1 & !O24_44 &  RD
         #  AB7 & !A0 & !A1 & !O28_44 &  RD
         #  AB8 & !A0 & !A1 & !O32_44 &  RD
         #  AB9 & !A0 & !A1 & !O36_44 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:18|~8~1~3~8' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ009);
  _EQ009 =  AB5 & !A0 & !A1 & !O20_44 &  RD
         #  AB0 & !A0 & !A1 & !O0_44 &  RD
         #  AB10 & !O40_44 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_15

***** Logic for device 'out56_15' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_15

** ERROR SUMMARY **

Error: Project requires too many (188/64) I/O pins
Error: Project requires too many (152/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_15

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  18.57
Total fan-in:                                   613

Total input pins required:                     183
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     33
Total flipflops required:                        0

Synthesized logic cells:                        29/  48   ( 60%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_15

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    1   16  AB0
  ??      -   ??      INPUT              0    0    0   16  AB1
  ??      -   ??      INPUT              0    0    0   16  AB2
  ??      -   ??      INPUT              0    0    0   16  AB3
  ??      -   ??      INPUT              0    0    0   16  AB4
  ??      -   ??      INPUT              0    0    1   16  AB5
  ??      -   ??      INPUT              0    0    0   16  AB6
  ??      -   ??      INPUT              0    0    0   16  AB7
  ??      -   ??      INPUT              0    0    0   16  AB8
  ??      -   ??      INPUT              0    0    0   16  AB9
  ??      -   ??      INPUT              0    0    1    4  AB10
  ??      -   ??      INPUT              0    0    1   24  A0
  ??      -   ??      INPUT              0    0    1   24  A1
  ??      -   ??      INPUT              0    0    0    2  O0_2
  ??      -   ??      INPUT              0    0    0    2  O0_9
  ??      -   ??      INPUT              0    0    0    2  O0_22
  ??      -   ??      INPUT              0    0    1    0  O0_36
  ??      -   ??      INPUT              0    0    0    2  O0_42
  ??      -   ??      INPUT              0    0    0    2  O1_2
  ??      -   ??      INPUT              0    0    0    2  O1_9
  ??      -   ??      INPUT              0    0    0    2  O1_22
  ??      -   ??      INPUT              0    0    0    2  O1_42
  ??      -   ??      INPUT              0    0    0    2  O2_2
  ??      -   ??      INPUT              0    0    0    2  O2_9
  ??      -   ??      INPUT              0    0    0    2  O2_22
  ??      -   ??      INPUT              0    0    0    2  O2_42
  ??      -   ??      INPUT              0    0    0    2  O3_2
  ??      -   ??      INPUT              0    0    0    2  O3_9
  ??      -   ??      INPUT              0    0    0    2  O3_22
  ??      -   ??      INPUT              0    0    0    2  O3_42
  ??      -   ??      INPUT              0    0    0    2  O4_2
  ??      -   ??      INPUT              0    0    0    2  O4_9
  ??      -   ??      INPUT              0    0    0    2  O4_22
  ??      -   ??      INPUT              0    0    0    2  O4_42
  ??      -   ??      INPUT              0    0    0    2  O5_2
  ??      -   ??      INPUT              0    0    0    2  O5_9
  ??      -   ??      INPUT              0    0    0    2  O5_22
  ??      -   ??      INPUT              0    0    0    2  O5_42
  ??      -   ??      INPUT              0    0    0    2  O6_2
  ??      -   ??      INPUT              0    0    0    2  O6_9
  ??      -   ??      INPUT              0    0    0    2  O6_22
  ??      -   ??      INPUT              0    0    0    2  O6_42
  ??      -   ??      INPUT              0    0    0    2  O7_2
  ??      -   ??      INPUT              0    0    0    2  O7_9
  ??      -   ??      INPUT              0    0    0    2  O7_22
  ??      -   ??      INPUT              0    0    0    2  O7_42
  ??      -   ??      INPUT              0    0    0    2  O8_2
  ??      -   ??      INPUT              0    0    0    2  O8_9
  ??      -   ??      INPUT              0    0    0    2  O8_22
  ??      -   ??      INPUT              0    0    0    2  O8_42
  ??      -   ??      INPUT              0    0    0    2  O9_2
  ??      -   ??      INPUT              0    0    0    2  O9_9
  ??      -   ??      INPUT              0    0    0    2  O9_22
  ??      -   ??      INPUT              0    0    0    2  O9_42
  ??      -   ??      INPUT              0    0    0    2  O10_2
  ??      -   ??      INPUT              0    0    0    2  O10_9
  ??      -   ??      INPUT              0    0    0    2  O10_22
  ??      -   ??      INPUT              0    0    0    2  O10_42
  ??      -   ??      INPUT              0    0    0    2  O11_2
  ??      -   ??      INPUT              0    0    0    2  O11_9
  ??      -   ??      INPUT              0    0    0    2  O11_22
  ??      -   ??      INPUT              0    0    0    2  O11_42
  ??      -   ??      INPUT              0    0    0    2  O12_2
  ??      -   ??      INPUT              0    0    0    2  O12_9
  ??      -   ??      INPUT              0    0    0    2  O12_22
  ??      -   ??      INPUT              0    0    0    2  O12_42
  ??      -   ??      INPUT              0    0    0    2  O13_2
  ??      -   ??      INPUT              0    0    0    2  O13_9
  ??      -   ??      INPUT              0    0    0    2  O13_22
  ??      -   ??      INPUT              0    0    0    2  O13_42
  ??      -   ??      INPUT              0    0    0    2  O14_2
  ??      -   ??      INPUT              0    0    0    2  O14_9
  ??      -   ??      INPUT              0    0    0    2  O14_22
  ??      -   ??      INPUT              0    0    0    2  O14_42
  ??      -   ??      INPUT              0    0    0    2  O15_2
  ??      -   ??      INPUT              0    0    0    2  O15_9
  ??      -   ??      INPUT              0    0    0    2  O15_22
  ??      -   ??      INPUT              0    0    0    2  O15_42
  ??      -   ??      INPUT              0    0    0    2  O16_2
  ??      -   ??      INPUT              0    0    0    2  O16_9
  ??      -   ??      INPUT              0    0    0    2  O16_22
  ??      -   ??      INPUT              0    0    0    2  O16_42
  ??      -   ??      INPUT              0    0    0    2  O17_2
  ??      -   ??      INPUT              0    0    0    2  O17_9
  ??      -   ??      INPUT              0    0    0    2  O17_22
  ??      -   ??      INPUT              0    0    0    2  O17_42
  ??      -   ??      INPUT              0    0    0    2  O18_2
  ??      -   ??      INPUT              0    0    0    2  O18_9
  ??      -   ??      INPUT              0    0    0    2  O18_22
  ??      -   ??      INPUT              0    0    0    2  O18_42
  ??      -   ??      INPUT              0    0    0    2  O19_2
  ??      -   ??      INPUT              0    0    0    2  O19_9
  ??      -   ??      INPUT              0    0    0    2  O19_22
  ??      -   ??      INPUT              0    0    0    2  O19_42
  ??      -   ??      INPUT              0    0    0    2  O20_2
  ??      -   ??      INPUT              0    0    0    2  O20_9
  ??      -   ??      INPUT              0    0    0    2  O20_22
  ??      -   ??      INPUT              0    0    1    0  O20_36
  ??      -   ??      INPUT              0    0    0    2  O20_42
  ??      -   ??      INPUT              0    0    0    2  O21_2
  ??      -   ??      INPUT              0    0    0    2  O21_9
  ??      -   ??      INPUT              0    0    0    2  O21_22
  ??      -   ??      INPUT              0    0    0    2  O21_42
  ??      -   ??      INPUT              0    0    0    2  O22_2
  ??      -   ??      INPUT              0    0    0    2  O22_9
  ??      -   ??      INPUT              0    0    0    2  O22_22
  ??      -   ??      INPUT              0    0    0    2  O22_42
  ??      -   ??      INPUT              0    0    0    2  O23_2
  ??      -   ??      INPUT              0    0    0    2  O23_9
  ??      -   ??      INPUT              0    0    0    2  O23_22
  ??      -   ??      INPUT              0    0    0    2  O23_42
  ??      -   ??      INPUT              0    0    0    2  O24_2
  ??      -   ??      INPUT              0    0    0    2  O24_9
  ??      -   ??      INPUT              0    0    0    2  O24_22
  ??      -   ??      INPUT              0    0    0    2  O24_42
  ??      -   ??      INPUT              0    0    0    2  O25_2
  ??      -   ??      INPUT              0    0    0    2  O25_9
  ??      -   ??      INPUT              0    0    0    2  O25_22
  ??      -   ??      INPUT              0    0    0    2  O25_42
  ??      -   ??      INPUT              0    0    0    2  O26_2
  ??      -   ??      INPUT              0    0    0    2  O26_9
  ??      -   ??      INPUT              0    0    0    2  O26_22
  ??      -   ??      INPUT              0    0    0    2  O26_42
  ??      -   ??      INPUT              0    0    0    2  O27_2
  ??      -   ??      INPUT              0    0    0    2  O27_9
  ??      -   ??      INPUT              0    0    0    2  O27_22
  ??      -   ??      INPUT              0    0    0    2  O27_42
  ??      -   ??      INPUT              0    0    0    2  O28_2
  ??      -   ??      INPUT              0    0    0    2  O28_9
  ??      -   ??      INPUT              0    0    0    2  O28_22
  ??      -   ??      INPUT              0    0    0    2  O28_42
  ??      -   ??      INPUT              0    0    0    2  O29_2
  ??      -   ??      INPUT              0    0    0    2  O29_9
  ??      -   ??      INPUT              0    0    0    2  O29_22
  ??      -   ??      INPUT              0    0    0    2  O29_42
  ??      -   ??      INPUT              0    0    0    2  O30_2
  ??      -   ??      INPUT              0    0    0    2  O30_9
  ??      -   ??      INPUT              0    0    0    2  O30_22
  ??      -   ??      INPUT              0    0    0    2  O30_42
  ??      -   ??      INPUT              0    0    0    2  O31_2
  ??      -   ??      INPUT              0    0    0    2  O31_9
  ??      -   ??      INPUT              0    0    0    2  O31_22
  ??      -   ??      INPUT              0    0    0    2  O31_42
  ??      -   ??      INPUT              0    0    0    2  O32_2
  ??      -   ??      INPUT              0    0    0    2  O32_9
  ??      -   ??      INPUT              0    0    0    2  O32_22
  ??      -   ??      INPUT              0    0    0    2  O32_42
  ??      -   ??      INPUT              0    0    0    2  O33_2
  ??      -   ??      INPUT              0    0    0    2  O33_9
  ??      -   ??      INPUT              0    0    0    2  O33_22
  ??      -   ??      INPUT              0    0    0    2  O33_42
  ??      -   ??      INPUT              0    0    0    2  O34_2
  ??      -   ??      INPUT              0    0    0    2  O34_9
  ??      -   ??      INPUT              0    0    0    2  O34_22
  ??      -   ??      INPUT              0    0    0    2  O34_42
  ??      -   ??      INPUT              0    0    0    2  O35_2
  ??      -   ??      INPUT              0    0    0    2  O35_9
  ??      -   ??      INPUT              0    0    0    2  O35_22
  ??      -   ??      INPUT              0    0    0    2  O35_42
  ??      -   ??      INPUT              0    0    0    2  O36_2
  ??      -   ??      INPUT              0    0    0    2  O36_9
  ??      -   ??      INPUT              0    0    0    2  O36_22
  ??      -   ??      INPUT              0    0    0    2  O36_42
  ??      -   ??      INPUT              0    0    0    2  O37_2
  ??      -   ??      INPUT              0    0    0    2  O37_9
  ??      -   ??      INPUT              0    0    0    2  O37_22
  ??      -   ??      INPUT              0    0    0    2  O37_42
  ??      -   ??      INPUT              0    0    0    2  O38_2
  ??      -   ??      INPUT              0    0    0    2  O38_9
  ??      -   ??      INPUT              0    0    0    2  O38_22
  ??      -   ??      INPUT              0    0    0    2  O38_42
  ??      -   ??      INPUT              0    0    0    2  O39_2
  ??      -   ??      INPUT              0    0    0    2  O39_9
  ??      -   ??      INPUT              0    0    0    2  O39_22
  ??      -   ??      INPUT              0    0    0    2  O39_42
  ??      -   ??      INPUT              0    0    0    1  O40_2
  ??      -   ??      INPUT              0    0    0    1  O40_9
  ??      -   ??      INPUT              0    0    0    1  O40_22
  ??      -   ??      INPUT              0    0    1    0  O40_36
  ??      -   ??      INPUT              0    0    0    1  O40_42
  ??      -   ??      INPUT    s         0    0    4    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    4    0  ~PIN001
  ??      -   ??      INPUT              0    0    5   28  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_15

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??     OUTPUT    s         9    0    0    0  ~PIN009
  ??     ??   ??        TRI              3    7    0    0  Q2
  ??     ??   ??        TRI              3    7    0    0  Q9
  ??     ??   ??        TRI              3    7    0    0  Q22
  ??     ??   ??        TRI              3    7    0    0  Q42


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_15

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:7|out:20|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:7|out:20|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:7|out:20|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:20|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:20|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:7|out:20|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:7|out:20|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:10|out:16|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:10|out:16|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:10|out:16|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:16|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:16|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:10|out:16|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:10|out:16|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:11|out:21|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:11|out:21|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:11|out:21|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:21|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:21|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:11|out:21|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:11|out:21|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:12|out:20|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:12|out:20|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:12|out:20|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:20|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:20|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:12|out:20|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:12|out:20|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_15

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_2     : INPUT;
O0_9     : INPUT;
O0_22    : INPUT;
O0_36    : INPUT;
O0_42    : INPUT;
O1_2     : INPUT;
O1_9     : INPUT;
O1_22    : INPUT;
O1_42    : INPUT;
O2_2     : INPUT;
O2_9     : INPUT;
O2_22    : INPUT;
O2_42    : INPUT;
O3_2     : INPUT;
O3_9     : INPUT;
O3_22    : INPUT;
O3_42    : INPUT;
O4_2     : INPUT;
O4_9     : INPUT;
O4_22    : INPUT;
O4_42    : INPUT;
O5_2     : INPUT;
O5_9     : INPUT;
O5_22    : INPUT;
O5_42    : INPUT;
O6_2     : INPUT;
O6_9     : INPUT;
O6_22    : INPUT;
O6_42    : INPUT;
O7_2     : INPUT;
O7_9     : INPUT;
O7_22    : INPUT;
O7_42    : INPUT;
O8_2     : INPUT;
O8_9     : INPUT;
O8_22    : INPUT;
O8_42    : INPUT;
O9_2     : INPUT;
O9_9     : INPUT;
O9_22    : INPUT;
O9_42    : INPUT;
O10_2    : INPUT;
O10_9    : INPUT;
O10_22   : INPUT;
O10_42   : INPUT;
O11_2    : INPUT;
O11_9    : INPUT;
O11_22   : INPUT;
O11_42   : INPUT;
O12_2    : INPUT;
O12_9    : INPUT;
O12_22   : INPUT;
O12_42   : INPUT;
O13_2    : INPUT;
O13_9    : INPUT;
O13_22   : INPUT;
O13_42   : INPUT;
O14_2    : INPUT;
O14_9    : INPUT;
O14_22   : INPUT;
O14_42   : INPUT;
O15_2    : INPUT;
O15_9    : INPUT;
O15_22   : INPUT;
O15_42   : INPUT;
O16_2    : INPUT;
O16_9    : INPUT;
O16_22   : INPUT;
O16_42   : INPUT;
O17_2    : INPUT;
O17_9    : INPUT;
O17_22   : INPUT;
O17_42   : INPUT;
O18_2    : INPUT;
O18_9    : INPUT;
O18_22   : INPUT;
O18_42   : INPUT;
O19_2    : INPUT;
O19_9    : INPUT;
O19_22   : INPUT;
O19_42   : INPUT;
O20_2    : INPUT;
O20_9    : INPUT;
O20_22   : INPUT;
O20_36   : INPUT;
O20_42   : INPUT;
O21_2    : INPUT;
O21_9    : INPUT;
O21_22   : INPUT;
O21_42   : INPUT;
O22_2    : INPUT;
O22_9    : INPUT;
O22_22   : INPUT;
O22_42   : INPUT;
O23_2    : INPUT;
O23_9    : INPUT;
O23_22   : INPUT;
O23_42   : INPUT;
O24_2    : INPUT;
O24_9    : INPUT;
O24_22   : INPUT;
O24_42   : INPUT;
O25_2    : INPUT;
O25_9    : INPUT;
O25_22   : INPUT;
O25_42   : INPUT;
O26_2    : INPUT;
O26_9    : INPUT;
O26_22   : INPUT;
O26_42   : INPUT;
O27_2    : INPUT;
O27_9    : INPUT;
O27_22   : INPUT;
O27_42   : INPUT;
O28_2    : INPUT;
O28_9    : INPUT;
O28_22   : INPUT;
O28_42   : INPUT;
O29_2    : INPUT;
O29_9    : INPUT;
O29_22   : INPUT;
O29_42   : INPUT;
O30_2    : INPUT;
O30_9    : INPUT;
O30_22   : INPUT;
O30_42   : INPUT;
O31_2    : INPUT;
O31_9    : INPUT;
O31_22   : INPUT;
O31_42   : INPUT;
O32_2    : INPUT;
O32_9    : INPUT;
O32_22   : INPUT;
O32_42   : INPUT;
O33_2    : INPUT;
O33_9    : INPUT;
O33_22   : INPUT;
O33_42   : INPUT;
O34_2    : INPUT;
O34_9    : INPUT;
O34_22   : INPUT;
O34_42   : INPUT;
O35_2    : INPUT;
O35_9    : INPUT;
O35_22   : INPUT;
O35_42   : INPUT;
O36_2    : INPUT;
O36_9    : INPUT;
O36_22   : INPUT;
O36_42   : INPUT;
O37_2    : INPUT;
O37_9    : INPUT;
O37_22   : INPUT;
O37_42   : INPUT;
O38_2    : INPUT;
O38_9    : INPUT;
O38_22   : INPUT;
O38_42   : INPUT;
O39_2    : INPUT;
O39_9    : INPUT;
O39_22   : INPUT;
O39_42   : INPUT;
O40_2    : INPUT;
O40_9    : INPUT;
O40_22   : INPUT;
O40_36   : INPUT;
O40_42   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q2' 
-- Equation name is 'Q2', type is output 
Q2       = TRI(_N004,  _EQ001);
_N004    = LCELL( _EQ002);
  _EQ002 = !_N027 & !_N028 & !_N029 & !_N030 & !_N031 & !_N032 & !_N033 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q9' 
-- Equation name is 'Q9', type is output 
Q9       = TRI(_N003,  _EQ003);
_N003    = LCELL( _EQ004);
  _EQ004 = !_N020 & !_N021 & !_N022 & !_N023 & !_N024 & !_N025 & !_N026 & 
             !~PIN000;
  _EQ003 = !~PIN001 &  RD;

-- Node name is 'Q22' 
-- Equation name is 'Q22', type is output 
Q22      = TRI(_N002,  _EQ005);
_N002    = LCELL( _EQ006);
  _EQ006 = !_N013 & !_N014 & !_N015 & !_N016 & !_N017 & !_N018 & !_N019 & 
             !~PIN000;
  _EQ005 = !~PIN001 &  RD;

-- Node name is 'Q42' 
-- Equation name is 'Q42', type is output 
Q42      = TRI(_N001,  _EQ007);
_N001    = LCELL( _EQ008);
  _EQ008 = !_N005 & !_N006 & !_N007 & !_N008 & !_N009 & !_N010 & !_N011 & 
             !~PIN000;
  _EQ007 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:20|~8~1~3~2' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ009);
  _EQ009 =  AB1 & !O4_42 & !O5_42 & !O6_42 & !O7_42 &  RD
         #  AB2 & !O8_42 & !O9_42 & !O10_42 & !O11_42 &  RD
         #  AB3 & !O12_42 & !O13_42 & !O14_42 & !O15_42 &  RD
         #  AB4 & !O16_42 & !O17_42 & !O18_42 & !O19_42 &  RD
         #  AB6 & !O24_42 & !O25_42 & !O26_42 & !O27_42 &  RD
         #  AB7 & !O28_42 & !O29_42 & !O30_42 & !O31_42 &  RD
         #  AB8 & !O32_42 & !O33_42 & !O34_42 & !O35_42 &  RD
         #  AB9 & !O36_42 & !O37_42 & !O38_42 & !O39_42 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:20|~8~1~3~3' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ010);
  _EQ010 =  AB5 & !O20_42 & !O21_42 & !O22_42 & !O23_42 &  RD
         #  AB0 & !O0_42 & !O1_42 & !O2_42 & !O3_42 &  RD
         #  AB1 &  A0 &  A1 & !O7_42 &  RD
         #  AB2 &  A0 &  A1 & !O11_42 &  RD
         #  AB3 &  A0 &  A1 & !O15_42 &  RD
         #  AB4 &  A0 &  A1 & !O19_42 &  RD
         #  AB6 &  A0 &  A1 & !O27_42 &  RD
         #  AB7 &  A0 &  A1 & !O31_42 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:20|~8~1~3~4' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ011);
  _EQ011 =  AB8 &  A0 &  A1 & !O35_42 &  RD
         #  AB9 &  A0 &  A1 & !O39_42 &  RD
         #  AB5 &  A0 &  A1 & !O23_42 &  RD
         #  AB0 &  A0 &  A1 & !O3_42 &  RD
         #  AB1 & !A0 &  A1 & !O6_42 &  RD
         #  AB1 &  A0 & !A1 & !O5_42 &  RD
         #  AB2 & !A0 &  A1 & !O10_42 &  RD
         #  AB2 &  A0 & !A1 & !O9_42 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:20|~8~1~3~5' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ012);
  _EQ012 =  AB3 & !A0 &  A1 & !O14_42 &  RD
         #  AB3 &  A0 & !A1 & !O13_42 &  RD
         #  AB4 & !A0 &  A1 & !O18_42 &  RD
         #  AB4 &  A0 & !A1 & !O17_42 &  RD
         #  AB6 & !A0 &  A1 & !O26_42 &  RD
         #  AB6 &  A0 & !A1 & !O25_42 &  RD
         #  AB7 & !A0 &  A1 & !O30_42 &  RD
         #  AB7 &  A0 & !A1 & !O29_42 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:20|~8~1~3~6' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ013);
  _EQ013 =  AB8 & !A0 &  A1 & !O34_42 &  RD
         #  AB8 &  A0 & !A1 & !O33_42 &  RD
         #  AB9 & !A0 &  A1 & !O38_42 &  RD
         #  AB9 &  A0 & !A1 & !O37_42 &  RD
         #  AB5 & !A0 &  A1 & !O22_42 &  RD
         #  AB5 &  A0 & !A1 & !O21_42 &  RD
         #  AB0 & !A0 &  A1 & !O2_42 &  RD
         #  AB0 &  A0 & !A1 & !O1_42 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:20|~8~1~3~7' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ014);
  _EQ014 =  AB1 & !A0 & !A1 & !O4_42 &  RD
         #  AB2 & !A0 & !A1 & !O8_42 &  RD
         #  AB3 & !A0 & !A1 & !O12_42 &  RD
         #  AB4 & !A0 & !A1 & !O16_42 &  RD
         #  AB6 & !A0 & !A1 & !O24_42 &  RD
         #  AB7 & !A0 & !A1 & !O28_42 &  RD
         #  AB8 & !A0 & !A1 & !O32_42 &  RD
         #  AB9 & !A0 & !A1 & !O36_42 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:20|~8~1~3~8' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ015);
  _EQ015 =  AB5 & !A0 & !A1 & !O20_42 &  RD
         #  AB0 & !A0 & !A1 & !O0_42 &  RD
         #  AB10 & !O40_42 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:16|~8~1~3~2' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ016);
  _EQ016 =  AB1 & !O4_22 & !O5_22 & !O6_22 & !O7_22 &  RD
         #  AB2 & !O8_22 & !O9_22 & !O10_22 & !O11_22 &  RD
         #  AB3 & !O12_22 & !O13_22 & !O14_22 & !O15_22 &  RD
         #  AB4 & !O16_22 & !O17_22 & !O18_22 & !O19_22 &  RD
         #  AB6 & !O24_22 & !O25_22 & !O26_22 & !O27_22 &  RD
         #  AB7 & !O28_22 & !O29_22 & !O30_22 & !O31_22 &  RD
         #  AB8 & !O32_22 & !O33_22 & !O34_22 & !O35_22 &  RD
         #  AB9 & !O36_22 & !O37_22 & !O38_22 & !O39_22 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:16|~8~1~3~3' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ017);
  _EQ017 =  AB5 & !O20_22 & !O21_22 & !O22_22 & !O23_22 &  RD
         #  AB0 & !O0_22 & !O1_22 & !O2_22 & !O3_22 &  RD
         #  AB1 &  A0 &  A1 & !O7_22 &  RD
         #  AB2 &  A0 &  A1 & !O11_22 &  RD
         #  AB3 &  A0 &  A1 & !O15_22 &  RD
         #  AB4 &  A0 &  A1 & !O19_22 &  RD
         #  AB6 &  A0 &  A1 & !O27_22 &  RD
         #  AB7 &  A0 &  A1 & !O31_22 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:16|~8~1~3~4' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ018);
  _EQ018 =  AB8 &  A0 &  A1 & !O35_22 &  RD
         #  AB9 &  A0 &  A1 & !O39_22 &  RD
         #  AB5 &  A0 &  A1 & !O23_22 &  RD
         #  AB0 &  A0 &  A1 & !O3_22 &  RD
         #  AB1 & !A0 &  A1 & !O6_22 &  RD
         #  AB1 &  A0 & !A1 & !O5_22 &  RD
         #  AB2 & !A0 &  A1 & !O10_22 &  RD
         #  AB2 &  A0 & !A1 & !O9_22 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:16|~8~1~3~5' 
-- Equation name is '_N016', type is buried 
-- synthesized logic cell 
_N016    = LCELL( _EQ019);
  _EQ019 =  AB3 & !A0 &  A1 & !O14_22 &  RD
         #  AB3 &  A0 & !A1 & !O13_22 &  RD
         #  AB4 & !A0 &  A1 & !O18_22 &  RD
         #  AB4 &  A0 & !A1 & !O17_22 &  RD
         #  AB6 & !A0 &  A1 & !O26_22 &  RD
         #  AB6 &  A0 & !A1 & !O25_22 &  RD
         #  AB7 & !A0 &  A1 & !O30_22 &  RD
         #  AB7 &  A0 & !A1 & !O29_22 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:16|~8~1~3~6' 
-- Equation name is '_N017', type is buried 
-- synthesized logic cell 
_N017    = LCELL( _EQ020);
  _EQ020 =  AB8 & !A0 &  A1 & !O34_22 &  RD
         #  AB8 &  A0 & !A1 & !O33_22 &  RD
         #  AB9 & !A0 &  A1 & !O38_22 &  RD
         #  AB9 &  A0 & !A1 & !O37_22 &  RD
         #  AB5 & !A0 &  A1 & !O22_22 &  RD
         #  AB5 &  A0 & !A1 & !O21_22 &  RD
         #  AB0 & !A0 &  A1 & !O2_22 &  RD
         #  AB0 &  A0 & !A1 & !O1_22 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:16|~8~1~3~7' 
-- Equation name is '_N018', type is buried 
-- synthesized logic cell 
_N018    = LCELL( _EQ021);
  _EQ021 =  AB1 & !A0 & !A1 & !O4_22 &  RD
         #  AB2 & !A0 & !A1 & !O8_22 &  RD
         #  AB3 & !A0 & !A1 & !O12_22 &  RD
         #  AB4 & !A0 & !A1 & !O16_22 &  RD
         #  AB6 & !A0 & !A1 & !O24_22 &  RD
         #  AB7 & !A0 & !A1 & !O28_22 &  RD
         #  AB8 & !A0 & !A1 & !O32_22 &  RD
         #  AB9 & !A0 & !A1 & !O36_22 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:16|~8~1~3~8' 
-- Equation name is '_N019', type is buried 
-- synthesized logic cell 
_N019    = LCELL( _EQ022);
  _EQ022 =  AB5 & !A0 & !A1 & !O20_22 &  RD
         #  AB0 & !A0 & !A1 & !O0_22 &  RD
         #  AB10 & !O40_22 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:21|~8~1~3~2' 
-- Equation name is '_N020', type is buried 
-- synthesized logic cell 
_N020    = LCELL( _EQ023);
  _EQ023 =  AB1 & !O4_9 & !O5_9 & !O6_9 & !O7_9 &  RD
         #  AB2 & !O8_9 & !O9_9 & !O10_9 & !O11_9 &  RD
         #  AB3 & !O12_9 & !O13_9 & !O14_9 & !O15_9 &  RD
         #  AB4 & !O16_9 & !O17_9 & !O18_9 & !O19_9 &  RD
         #  AB6 & !O24_9 & !O25_9 & !O26_9 & !O27_9 &  RD
         #  AB7 & !O28_9 & !O29_9 & !O30_9 & !O31_9 &  RD
         #  AB8 & !O32_9 & !O33_9 & !O34_9 & !O35_9 &  RD
         #  AB9 & !O36_9 & !O37_9 & !O38_9 & !O39_9 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:21|~8~1~3~3' 
-- Equation name is '_N021', type is buried 
-- synthesized logic cell 
_N021    = LCELL( _EQ024);
  _EQ024 =  AB5 & !O20_9 & !O21_9 & !O22_9 & !O23_9 &  RD
         #  AB0 & !O0_9 & !O1_9 & !O2_9 & !O3_9 &  RD
         #  AB1 &  A0 &  A1 & !O7_9 &  RD
         #  AB2 &  A0 &  A1 & !O11_9 &  RD
         #  AB3 &  A0 &  A1 & !O15_9 &  RD
         #  AB4 &  A0 &  A1 & !O19_9 &  RD
         #  AB6 &  A0 &  A1 & !O27_9 &  RD
         #  AB7 &  A0 &  A1 & !O31_9 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:21|~8~1~3~4' 
-- Equation name is '_N022', type is buried 
-- synthesized logic cell 
_N022    = LCELL( _EQ025);
  _EQ025 =  AB8 &  A0 &  A1 & !O35_9 &  RD
         #  AB9 &  A0 &  A1 & !O39_9 &  RD
         #  AB5 &  A0 &  A1 & !O23_9 &  RD
         #  AB0 &  A0 &  A1 & !O3_9 &  RD
         #  AB1 & !A0 &  A1 & !O6_9 &  RD
         #  AB1 &  A0 & !A1 & !O5_9 &  RD
         #  AB2 & !A0 &  A1 & !O10_9 &  RD
         #  AB2 &  A0 & !A1 & !O9_9 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:21|~8~1~3~5' 
-- Equation name is '_N023', type is buried 
-- synthesized logic cell 
_N023    = LCELL( _EQ026);
  _EQ026 =  AB3 & !A0 &  A1 & !O14_9 &  RD
         #  AB3 &  A0 & !A1 & !O13_9 &  RD
         #  AB4 & !A0 &  A1 & !O18_9 &  RD
         #  AB4 &  A0 & !A1 & !O17_9 &  RD
         #  AB6 & !A0 &  A1 & !O26_9 &  RD
         #  AB6 &  A0 & !A1 & !O25_9 &  RD
         #  AB7 & !A0 &  A1 & !O30_9 &  RD
         #  AB7 &  A0 & !A1 & !O29_9 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:21|~8~1~3~6' 
-- Equation name is '_N024', type is buried 
-- synthesized logic cell 
_N024    = LCELL( _EQ027);
  _EQ027 =  AB8 & !A0 &  A1 & !O34_9 &  RD
         #  AB8 &  A0 & !A1 & !O33_9 &  RD
         #  AB9 & !A0 &  A1 & !O38_9 &  RD
         #  AB9 &  A0 & !A1 & !O37_9 &  RD
         #  AB5 & !A0 &  A1 & !O22_9 &  RD
         #  AB5 &  A0 & !A1 & !O21_9 &  RD
         #  AB0 & !A0 &  A1 & !O2_9 &  RD
         #  AB0 &  A0 & !A1 & !O1_9 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:21|~8~1~3~7' 
-- Equation name is '_N025', type is buried 
-- synthesized logic cell 
_N025    = LCELL( _EQ028);
  _EQ028 =  AB1 & !A0 & !A1 & !O4_9 &  RD
         #  AB2 & !A0 & !A1 & !O8_9 &  RD
         #  AB3 & !A0 & !A1 & !O12_9 &  RD
         #  AB4 & !A0 & !A1 & !O16_9 &  RD
         #  AB6 & !A0 & !A1 & !O24_9 &  RD
         #  AB7 & !A0 & !A1 & !O28_9 &  RD
         #  AB8 & !A0 & !A1 & !O32_9 &  RD
         #  AB9 & !A0 & !A1 & !O36_9 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:21|~8~1~3~8' 
-- Equation name is '_N026', type is buried 
-- synthesized logic cell 
_N026    = LCELL( _EQ029);
  _EQ029 =  AB5 & !A0 & !A1 & !O20_9 &  RD
         #  AB0 & !A0 & !A1 & !O0_9 &  RD
         #  AB10 & !O40_9 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:20|~8~1~3~2' 
-- Equation name is '_N027', type is buried 
-- synthesized logic cell 
_N027    = LCELL( _EQ030);
  _EQ030 =  AB1 & !O4_2 & !O5_2 & !O6_2 & !O7_2 &  RD
         #  AB2 & !O8_2 & !O9_2 & !O10_2 & !O11_2 &  RD
         #  AB3 & !O12_2 & !O13_2 & !O14_2 & !O15_2 &  RD
         #  AB4 & !O16_2 & !O17_2 & !O18_2 & !O19_2 &  RD
         #  AB6 & !O24_2 & !O25_2 & !O26_2 & !O27_2 &  RD
         #  AB7 & !O28_2 & !O29_2 & !O30_2 & !O31_2 &  RD
         #  AB8 & !O32_2 & !O33_2 & !O34_2 & !O35_2 &  RD
         #  AB9 & !O36_2 & !O37_2 & !O38_2 & !O39_2 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:20|~8~1~3~3' 
-- Equation name is '_N028', type is buried 
-- synthesized logic cell 
_N028    = LCELL( _EQ031);
  _EQ031 =  AB5 & !O20_2 & !O21_2 & !O22_2 & !O23_2 &  RD
         #  AB0 & !O0_2 & !O1_2 & !O2_2 & !O3_2 &  RD
         #  AB1 &  A0 &  A1 & !O7_2 &  RD
         #  AB2 &  A0 &  A1 & !O11_2 &  RD
         #  AB3 &  A0 &  A1 & !O15_2 &  RD
         #  AB4 &  A0 &  A1 & !O19_2 &  RD
         #  AB6 &  A0 &  A1 & !O27_2 &  RD
         #  AB7 &  A0 &  A1 & !O31_2 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:20|~8~1~3~4' 
-- Equation name is '_N029', type is buried 
-- synthesized logic cell 
_N029    = LCELL( _EQ032);
  _EQ032 =  AB8 &  A0 &  A1 & !O35_2 &  RD
         #  AB9 &  A0 &  A1 & !O39_2 &  RD
         #  AB5 &  A0 &  A1 & !O23_2 &  RD
         #  AB0 &  A0 &  A1 & !O3_2 &  RD
         #  AB1 & !A0 &  A1 & !O6_2 &  RD
         #  AB1 &  A0 & !A1 & !O5_2 &  RD
         #  AB2 & !A0 &  A1 & !O10_2 &  RD
         #  AB2 &  A0 & !A1 & !O9_2 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:20|~8~1~3~5' 
-- Equation name is '_N030', type is buried 
-- synthesized logic cell 
_N030    = LCELL( _EQ033);
  _EQ033 =  AB3 & !A0 &  A1 & !O14_2 &  RD
         #  AB3 &  A0 & !A1 & !O13_2 &  RD
         #  AB4 & !A0 &  A1 & !O18_2 &  RD
         #  AB4 &  A0 & !A1 & !O17_2 &  RD
         #  AB6 & !A0 &  A1 & !O26_2 &  RD
         #  AB6 &  A0 & !A1 & !O25_2 &  RD
         #  AB7 & !A0 &  A1 & !O30_2 &  RD
         #  AB7 &  A0 & !A1 & !O29_2 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:20|~8~1~3~6' 
-- Equation name is '_N031', type is buried 
-- synthesized logic cell 
_N031    = LCELL( _EQ034);
  _EQ034 =  AB8 & !A0 &  A1 & !O34_2 &  RD
         #  AB8 &  A0 & !A1 & !O33_2 &  RD
         #  AB9 & !A0 &  A1 & !O38_2 &  RD
         #  AB9 &  A0 & !A1 & !O37_2 &  RD
         #  AB5 & !A0 &  A1 & !O22_2 &  RD
         #  AB5 &  A0 & !A1 & !O21_2 &  RD
         #  AB0 & !A0 &  A1 & !O2_2 &  RD
         #  AB0 &  A0 & !A1 & !O1_2 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:20|~8~1~3~7' 
-- Equation name is '_N032', type is buried 
-- synthesized logic cell 
_N032    = LCELL( _EQ035);
  _EQ035 =  AB1 & !A0 & !A1 & !O4_2 &  RD
         #  AB2 & !A0 & !A1 & !O8_2 &  RD
         #  AB3 & !A0 & !A1 & !O12_2 &  RD
         #  AB4 & !A0 & !A1 & !O16_2 &  RD
         #  AB6 & !A0 & !A1 & !O24_2 &  RD
         #  AB7 & !A0 & !A1 & !O28_2 &  RD
         #  AB8 & !A0 & !A1 & !O32_2 &  RD
         #  AB9 & !A0 & !A1 & !O36_2 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:20|~8~1~3~8' 
-- Equation name is '_N033', type is buried 
-- synthesized logic cell 
_N033    = LCELL( _EQ036);
  _EQ036 =  AB5 & !A0 & !A1 & !O20_2 &  RD
         #  AB0 & !A0 & !A1 & !O0_2 &  RD
         #  AB10 & !O40_2 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:18|~8~1~3~8' = '~PIN009' 
-- Equation name is '_N012', type is output 
 ~PIN009 = LCELL( _EQ037);
  _EQ037 =  AB5 & !A0 & !A1 & !O20_36 &  RD
         #  AB0 & !A0 & !A1 & !O0_36 &  RD
         #  AB10 & !O40_36 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_16

***** Logic for device 'out56_16' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_16

** ERROR SUMMARY **

Error: Project requires too many (184/64) I/O pins
Error: Project requires too many (146/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_16

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  19.53
Total fan-in:                                   586

Total input pins required:                     180
Total output pins required:                      4
Total bidirectional pins required:               0
Total logic cells required:                     30
Total flipflops required:                        0

Synthesized logic cells:                        26/  48   ( 54%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_16

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0   14  AB0
  ??      -   ??      INPUT              0    0    0   16  AB1
  ??      -   ??      INPUT              0    0    0   16  AB2
  ??      -   ??      INPUT              0    0    0   16  AB3
  ??      -   ??      INPUT              0    0    0   16  AB4
  ??      -   ??      INPUT              0    0    0   14  AB5
  ??      -   ??      INPUT              0    0    0   16  AB6
  ??      -   ??      INPUT              0    0    0   16  AB7
  ??      -   ??      INPUT              0    0    0   16  AB8
  ??      -   ??      INPUT              0    0    0   16  AB9
  ??      -   ??      INPUT              0    0    0    2  AB10
  ??      -   ??      INPUT              0    0    0   22  A0
  ??      -   ??      INPUT              0    0    0   22  A1
  ??      -   ??      INPUT              0    0    0    2  O0_0
  ??      -   ??      INPUT              0    0    0    1  O0_16
  ??      -   ??      INPUT              0    0    0    2  O0_20
  ??      -   ??      INPUT              0    0    0    1  O0_37
  ??      -   ??      INPUT              0    0    0    2  O1_0
  ??      -   ??      INPUT              0    0    0    2  O1_16
  ??      -   ??      INPUT              0    0    0    2  O1_20
  ??      -   ??      INPUT              0    0    0    2  O1_37
  ??      -   ??      INPUT              0    0    0    2  O2_0
  ??      -   ??      INPUT              0    0    0    2  O2_16
  ??      -   ??      INPUT              0    0    0    2  O2_20
  ??      -   ??      INPUT              0    0    0    2  O2_37
  ??      -   ??      INPUT              0    0    0    2  O3_0
  ??      -   ??      INPUT              0    0    0    2  O3_16
  ??      -   ??      INPUT              0    0    0    2  O3_20
  ??      -   ??      INPUT              0    0    0    2  O3_37
  ??      -   ??      INPUT              0    0    0    2  O4_0
  ??      -   ??      INPUT              0    0    0    2  O4_16
  ??      -   ??      INPUT              0    0    0    2  O4_20
  ??      -   ??      INPUT              0    0    0    2  O4_37
  ??      -   ??      INPUT              0    0    0    2  O5_0
  ??      -   ??      INPUT              0    0    0    2  O5_16
  ??      -   ??      INPUT              0    0    0    2  O5_20
  ??      -   ??      INPUT              0    0    0    2  O5_37
  ??      -   ??      INPUT              0    0    0    2  O6_0
  ??      -   ??      INPUT              0    0    0    2  O6_16
  ??      -   ??      INPUT              0    0    0    2  O6_20
  ??      -   ??      INPUT              0    0    0    2  O6_37
  ??      -   ??      INPUT              0    0    0    2  O7_0
  ??      -   ??      INPUT              0    0    0    2  O7_16
  ??      -   ??      INPUT              0    0    0    2  O7_20
  ??      -   ??      INPUT              0    0    0    2  O7_37
  ??      -   ??      INPUT              0    0    0    2  O8_0
  ??      -   ??      INPUT              0    0    0    2  O8_16
  ??      -   ??      INPUT              0    0    0    2  O8_20
  ??      -   ??      INPUT              0    0    0    2  O8_37
  ??      -   ??      INPUT              0    0    0    2  O9_0
  ??      -   ??      INPUT              0    0    0    2  O9_16
  ??      -   ??      INPUT              0    0    0    2  O9_20
  ??      -   ??      INPUT              0    0    0    2  O9_37
  ??      -   ??      INPUT              0    0    0    2  O10_0
  ??      -   ??      INPUT              0    0    0    2  O10_16
  ??      -   ??      INPUT              0    0    0    2  O10_20
  ??      -   ??      INPUT              0    0    0    2  O10_37
  ??      -   ??      INPUT              0    0    0    2  O11_0
  ??      -   ??      INPUT              0    0    0    2  O11_16
  ??      -   ??      INPUT              0    0    0    2  O11_20
  ??      -   ??      INPUT              0    0    0    2  O11_37
  ??      -   ??      INPUT              0    0    0    2  O12_0
  ??      -   ??      INPUT              0    0    0    2  O12_16
  ??      -   ??      INPUT              0    0    0    2  O12_20
  ??      -   ??      INPUT              0    0    0    2  O12_37
  ??      -   ??      INPUT              0    0    0    2  O13_0
  ??      -   ??      INPUT              0    0    0    2  O13_16
  ??      -   ??      INPUT              0    0    0    2  O13_20
  ??      -   ??      INPUT              0    0    0    2  O13_37
  ??      -   ??      INPUT              0    0    0    2  O14_0
  ??      -   ??      INPUT              0    0    0    2  O14_16
  ??      -   ??      INPUT              0    0    0    2  O14_20
  ??      -   ??      INPUT              0    0    0    2  O14_37
  ??      -   ??      INPUT              0    0    0    2  O15_0
  ??      -   ??      INPUT              0    0    0    2  O15_16
  ??      -   ??      INPUT              0    0    0    2  O15_20
  ??      -   ??      INPUT              0    0    0    2  O15_37
  ??      -   ??      INPUT              0    0    0    2  O16_0
  ??      -   ??      INPUT              0    0    0    2  O16_16
  ??      -   ??      INPUT              0    0    0    2  O16_20
  ??      -   ??      INPUT              0    0    0    2  O16_37
  ??      -   ??      INPUT              0    0    0    2  O17_0
  ??      -   ??      INPUT              0    0    0    2  O17_16
  ??      -   ??      INPUT              0    0    0    2  O17_20
  ??      -   ??      INPUT              0    0    0    2  O17_37
  ??      -   ??      INPUT              0    0    0    2  O18_0
  ??      -   ??      INPUT              0    0    0    2  O18_16
  ??      -   ??      INPUT              0    0    0    2  O18_20
  ??      -   ??      INPUT              0    0    0    2  O18_37
  ??      -   ??      INPUT              0    0    0    2  O19_0
  ??      -   ??      INPUT              0    0    0    2  O19_16
  ??      -   ??      INPUT              0    0    0    2  O19_20
  ??      -   ??      INPUT              0    0    0    2  O19_37
  ??      -   ??      INPUT              0    0    0    2  O20_0
  ??      -   ??      INPUT              0    0    0    1  O20_16
  ??      -   ??      INPUT              0    0    0    2  O20_20
  ??      -   ??      INPUT              0    0    0    1  O20_37
  ??      -   ??      INPUT              0    0    0    2  O21_0
  ??      -   ??      INPUT              0    0    0    2  O21_16
  ??      -   ??      INPUT              0    0    0    2  O21_20
  ??      -   ??      INPUT              0    0    0    2  O21_37
  ??      -   ??      INPUT              0    0    0    2  O22_0
  ??      -   ??      INPUT              0    0    0    2  O22_16
  ??      -   ??      INPUT              0    0    0    2  O22_20
  ??      -   ??      INPUT              0    0    0    2  O22_37
  ??      -   ??      INPUT              0    0    0    2  O23_0
  ??      -   ??      INPUT              0    0    0    2  O23_16
  ??      -   ??      INPUT              0    0    0    2  O23_20
  ??      -   ??      INPUT              0    0    0    2  O23_37
  ??      -   ??      INPUT              0    0    0    2  O24_0
  ??      -   ??      INPUT              0    0    0    2  O24_16
  ??      -   ??      INPUT              0    0    0    2  O24_20
  ??      -   ??      INPUT              0    0    0    2  O24_37
  ??      -   ??      INPUT              0    0    0    2  O25_0
  ??      -   ??      INPUT              0    0    0    2  O25_16
  ??      -   ??      INPUT              0    0    0    2  O25_20
  ??      -   ??      INPUT              0    0    0    2  O25_37
  ??      -   ??      INPUT              0    0    0    2  O26_0
  ??      -   ??      INPUT              0    0    0    2  O26_16
  ??      -   ??      INPUT              0    0    0    2  O26_20
  ??      -   ??      INPUT              0    0    0    2  O26_37
  ??      -   ??      INPUT              0    0    0    2  O27_0
  ??      -   ??      INPUT              0    0    0    2  O27_16
  ??      -   ??      INPUT              0    0    0    2  O27_20
  ??      -   ??      INPUT              0    0    0    2  O27_37
  ??      -   ??      INPUT              0    0    0    2  O28_0
  ??      -   ??      INPUT              0    0    0    2  O28_16
  ??      -   ??      INPUT              0    0    0    2  O28_20
  ??      -   ??      INPUT              0    0    0    2  O28_37
  ??      -   ??      INPUT              0    0    0    2  O29_0
  ??      -   ??      INPUT              0    0    0    2  O29_16
  ??      -   ??      INPUT              0    0    0    2  O29_20
  ??      -   ??      INPUT              0    0    0    2  O29_37
  ??      -   ??      INPUT              0    0    0    2  O30_0
  ??      -   ??      INPUT              0    0    0    2  O30_16
  ??      -   ??      INPUT              0    0    0    2  O30_20
  ??      -   ??      INPUT              0    0    0    2  O30_37
  ??      -   ??      INPUT              0    0    0    2  O31_0
  ??      -   ??      INPUT              0    0    0    2  O31_16
  ??      -   ??      INPUT              0    0    0    2  O31_20
  ??      -   ??      INPUT              0    0    0    2  O31_37
  ??      -   ??      INPUT              0    0    0    2  O32_0
  ??      -   ??      INPUT              0    0    0    2  O32_16
  ??      -   ??      INPUT              0    0    0    2  O32_20
  ??      -   ??      INPUT              0    0    0    2  O32_37
  ??      -   ??      INPUT              0    0    0    2  O33_0
  ??      -   ??      INPUT              0    0    0    2  O33_16
  ??      -   ??      INPUT              0    0    0    2  O33_20
  ??      -   ??      INPUT              0    0    0    2  O33_37
  ??      -   ??      INPUT              0    0    0    2  O34_0
  ??      -   ??      INPUT              0    0    0    2  O34_16
  ??      -   ??      INPUT              0    0    0    2  O34_20
  ??      -   ??      INPUT              0    0    0    2  O34_37
  ??      -   ??      INPUT              0    0    0    2  O35_0
  ??      -   ??      INPUT              0    0    0    2  O35_16
  ??      -   ??      INPUT              0    0    0    2  O35_20
  ??      -   ??      INPUT              0    0    0    2  O35_37
  ??      -   ??      INPUT              0    0    0    2  O36_0
  ??      -   ??      INPUT              0    0    0    2  O36_16
  ??      -   ??      INPUT              0    0    0    2  O36_20
  ??      -   ??      INPUT              0    0    0    2  O36_37
  ??      -   ??      INPUT              0    0    0    2  O37_0
  ??      -   ??      INPUT              0    0    0    2  O37_16
  ??      -   ??      INPUT              0    0    0    2  O37_20
  ??      -   ??      INPUT              0    0    0    2  O37_37
  ??      -   ??      INPUT              0    0    0    2  O38_0
  ??      -   ??      INPUT              0    0    0    2  O38_16
  ??      -   ??      INPUT              0    0    0    2  O38_20
  ??      -   ??      INPUT              0    0    0    2  O38_37
  ??      -   ??      INPUT              0    0    0    2  O39_0
  ??      -   ??      INPUT              0    0    0    2  O39_16
  ??      -   ??      INPUT              0    0    0    2  O39_20
  ??      -   ??      INPUT              0    0    0    2  O39_37
  ??      -   ??      INPUT              0    0    0    1  O40_0
  ??      -   ??      INPUT              0    0    0    1  O40_20
  ??      -   ??      INPUT    s         0    0    4    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    4    0  ~PIN001
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN008
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN014
  ??      -   ??      INPUT              0    0    4   26  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_16

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              3    7    0    0  Q0
  ??     ??   ??        TRI              4    6    0    0  Q16
  ??     ??   ??        TRI              3    7    0    0  Q20
  ??     ??   ??        TRI              4    6    0    0  Q37


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_16

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:8|out:17|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:8|out:17|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:8|out:17|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:17|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:17|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:8|out:17|~8~1~3~7
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:10|out:18|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:10|out:18|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:10|out:18|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:18|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:18|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:10|out:18|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:10|out:18|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:10|out:22|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:10|out:22|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:10|out:22|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:22|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:22|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:10|out:22|~8~1~3~7
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:12|out:22|~8~1~3~3
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:12|out:22|~8~1~3~4
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:12|out:22|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:22|~8~1~3~6
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:22|~8~1~3~7
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:12|out:22|~8~1~3~8
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:12|out:22|~8~1~3~9


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_16

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_0     : INPUT;
O0_16    : INPUT;
O0_20    : INPUT;
O0_37    : INPUT;
O1_0     : INPUT;
O1_16    : INPUT;
O1_20    : INPUT;
O1_37    : INPUT;
O2_0     : INPUT;
O2_16    : INPUT;
O2_20    : INPUT;
O2_37    : INPUT;
O3_0     : INPUT;
O3_16    : INPUT;
O3_20    : INPUT;
O3_37    : INPUT;
O4_0     : INPUT;
O4_16    : INPUT;
O4_20    : INPUT;
O4_37    : INPUT;
O5_0     : INPUT;
O5_16    : INPUT;
O5_20    : INPUT;
O5_37    : INPUT;
O6_0     : INPUT;
O6_16    : INPUT;
O6_20    : INPUT;
O6_37    : INPUT;
O7_0     : INPUT;
O7_16    : INPUT;
O7_20    : INPUT;
O7_37    : INPUT;
O8_0     : INPUT;
O8_16    : INPUT;
O8_20    : INPUT;
O8_37    : INPUT;
O9_0     : INPUT;
O9_16    : INPUT;
O9_20    : INPUT;
O9_37    : INPUT;
O10_0    : INPUT;
O10_16   : INPUT;
O10_20   : INPUT;
O10_37   : INPUT;
O11_0    : INPUT;
O11_16   : INPUT;
O11_20   : INPUT;
O11_37   : INPUT;
O12_0    : INPUT;
O12_16   : INPUT;
O12_20   : INPUT;
O12_37   : INPUT;
O13_0    : INPUT;
O13_16   : INPUT;
O13_20   : INPUT;
O13_37   : INPUT;
O14_0    : INPUT;
O14_16   : INPUT;
O14_20   : INPUT;
O14_37   : INPUT;
O15_0    : INPUT;
O15_16   : INPUT;
O15_20   : INPUT;
O15_37   : INPUT;
O16_0    : INPUT;
O16_16   : INPUT;
O16_20   : INPUT;
O16_37   : INPUT;
O17_0    : INPUT;
O17_16   : INPUT;
O17_20   : INPUT;
O17_37   : INPUT;
O18_0    : INPUT;
O18_16   : INPUT;
O18_20   : INPUT;
O18_37   : INPUT;
O19_0    : INPUT;
O19_16   : INPUT;
O19_20   : INPUT;
O19_37   : INPUT;
O20_0    : INPUT;
O20_16   : INPUT;
O20_20   : INPUT;
O20_37   : INPUT;
O21_0    : INPUT;
O21_16   : INPUT;
O21_20   : INPUT;
O21_37   : INPUT;
O22_0    : INPUT;
O22_16   : INPUT;
O22_20   : INPUT;
O22_37   : INPUT;
O23_0    : INPUT;
O23_16   : INPUT;
O23_20   : INPUT;
O23_37   : INPUT;
O24_0    : INPUT;
O24_16   : INPUT;
O24_20   : INPUT;
O24_37   : INPUT;
O25_0    : INPUT;
O25_16   : INPUT;
O25_20   : INPUT;
O25_37   : INPUT;
O26_0    : INPUT;
O26_16   : INPUT;
O26_20   : INPUT;
O26_37   : INPUT;
O27_0    : INPUT;
O27_16   : INPUT;
O27_20   : INPUT;
O27_37   : INPUT;
O28_0    : INPUT;
O28_16   : INPUT;
O28_20   : INPUT;
O28_37   : INPUT;
O29_0    : INPUT;
O29_16   : INPUT;
O29_20   : INPUT;
O29_37   : INPUT;
O30_0    : INPUT;
O30_16   : INPUT;
O30_20   : INPUT;
O30_37   : INPUT;
O31_0    : INPUT;
O31_16   : INPUT;
O31_20   : INPUT;
O31_37   : INPUT;
O32_0    : INPUT;
O32_16   : INPUT;
O32_20   : INPUT;
O32_37   : INPUT;
O33_0    : INPUT;
O33_16   : INPUT;
O33_20   : INPUT;
O33_37   : INPUT;
O34_0    : INPUT;
O34_16   : INPUT;
O34_20   : INPUT;
O34_37   : INPUT;
O35_0    : INPUT;
O35_16   : INPUT;
O35_20   : INPUT;
O35_37   : INPUT;
O36_0    : INPUT;
O36_16   : INPUT;
O36_20   : INPUT;
O36_37   : INPUT;
O37_0    : INPUT;
O37_16   : INPUT;
O37_20   : INPUT;
O37_37   : INPUT;
O38_0    : INPUT;
O38_16   : INPUT;
O38_20   : INPUT;
O38_37   : INPUT;
O39_0    : INPUT;
O39_16   : INPUT;
O39_20   : INPUT;
O39_37   : INPUT;
O40_0    : INPUT;
O40_20   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN008  : INPUT;
~PIN014  : INPUT;

-- Node name is 'Q0' 
-- Equation name is 'Q0', type is output 
Q0       = TRI(_N004,  _EQ001);
_N004    = LCELL( _EQ002);
  _EQ002 = !_N024 & !_N025 & !_N026 & !_N027 & !_N028 & !_N029 & !_N030 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q16' 
-- Equation name is 'Q16', type is output 
Q16      = TRI(_N003,  _EQ003);
_N003    = LCELL( _EQ004);
  _EQ004 = !_N018 & !_N019 & !_N020 & !_N021 & !_N022 & !_N023 & !~PIN000 & 
             !~PIN014;
  _EQ003 = !~PIN001 &  RD;

-- Node name is 'Q20' 
-- Equation name is 'Q20', type is output 
Q20      = TRI(_N002,  _EQ005);
_N002    = LCELL( _EQ006);
  _EQ006 = !_N011 & !_N012 & !_N013 & !_N014 & !_N015 & !_N016 & !_N017 & 
             !~PIN000;
  _EQ005 = !~PIN001 &  RD;

-- Node name is 'Q37' 
-- Equation name is 'Q37', type is output 
Q37      = TRI(_N001,  _EQ007);
_N001    = LCELL( _EQ008);
  _EQ008 = !_N005 & !_N006 & !_N007 & !_N008 & !_N009 & !_N010 & !~PIN000 & 
             !~PIN008;
  _EQ007 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:17|~8~1~3~2' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ009);
  _EQ009 =  AB1 & !O4_37 & !O5_37 & !O6_37 & !O7_37 &  RD
         #  AB2 & !O8_37 & !O9_37 & !O10_37 & !O11_37 &  RD
         #  AB3 & !O12_37 & !O13_37 & !O14_37 & !O15_37 &  RD
         #  AB4 & !O16_37 & !O17_37 & !O18_37 & !O19_37 &  RD
         #  AB6 & !O24_37 & !O25_37 & !O26_37 & !O27_37 &  RD
         #  AB7 & !O28_37 & !O29_37 & !O30_37 & !O31_37 &  RD
         #  AB8 & !O32_37 & !O33_37 & !O34_37 & !O35_37 &  RD
         #  AB9 & !O36_37 & !O37_37 & !O38_37 & !O39_37 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:17|~8~1~3~3' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ010);
  _EQ010 =  AB5 & !O20_37 & !O21_37 & !O22_37 & !O23_37 &  RD
         #  AB0 & !O0_37 & !O1_37 & !O2_37 & !O3_37 &  RD
         #  AB1 &  A0 &  A1 & !O7_37 &  RD
         #  AB2 &  A0 &  A1 & !O11_37 &  RD
         #  AB3 &  A0 &  A1 & !O15_37 &  RD
         #  AB4 &  A0 &  A1 & !O19_37 &  RD
         #  AB6 &  A0 &  A1 & !O27_37 &  RD
         #  AB7 &  A0 &  A1 & !O31_37 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:17|~8~1~3~4' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ011);
  _EQ011 =  AB8 &  A0 &  A1 & !O35_37 &  RD
         #  AB9 &  A0 &  A1 & !O39_37 &  RD
         #  AB5 &  A0 &  A1 & !O23_37 &  RD
         #  AB0 &  A0 &  A1 & !O3_37 &  RD
         #  AB1 & !A0 &  A1 & !O6_37 &  RD
         #  AB1 &  A0 & !A1 & !O5_37 &  RD
         #  AB2 & !A0 &  A1 & !O10_37 &  RD
         #  AB2 &  A0 & !A1 & !O9_37 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:17|~8~1~3~5' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ012);
  _EQ012 =  AB3 & !A0 &  A1 & !O14_37 &  RD
         #  AB3 &  A0 & !A1 & !O13_37 &  RD
         #  AB4 & !A0 &  A1 & !O18_37 &  RD
         #  AB4 &  A0 & !A1 & !O17_37 &  RD
         #  AB6 & !A0 &  A1 & !O26_37 &  RD
         #  AB6 &  A0 & !A1 & !O25_37 &  RD
         #  AB7 & !A0 &  A1 & !O30_37 &  RD
         #  AB7 &  A0 & !A1 & !O29_37 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:17|~8~1~3~6' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ013);
  _EQ013 =  AB8 & !A0 &  A1 & !O34_37 &  RD
         #  AB8 &  A0 & !A1 & !O33_37 &  RD
         #  AB9 & !A0 &  A1 & !O38_37 &  RD
         #  AB9 &  A0 & !A1 & !O37_37 &  RD
         #  AB5 & !A0 &  A1 & !O22_37 &  RD
         #  AB5 &  A0 & !A1 & !O21_37 &  RD
         #  AB0 & !A0 &  A1 & !O2_37 &  RD
         #  AB0 &  A0 & !A1 & !O1_37 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:17|~8~1~3~7' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ014);
  _EQ014 =  AB1 & !A0 & !A1 & !O4_37 &  RD
         #  AB2 & !A0 & !A1 & !O8_37 &  RD
         #  AB3 & !A0 & !A1 & !O12_37 &  RD
         #  AB4 & !A0 & !A1 & !O16_37 &  RD
         #  AB6 & !A0 & !A1 & !O24_37 &  RD
         #  AB7 & !A0 & !A1 & !O28_37 &  RD
         #  AB8 & !A0 & !A1 & !O32_37 &  RD
         #  AB9 & !A0 & !A1 & !O36_37 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:18|~8~1~3~2' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ015);
  _EQ015 =  AB1 & !O4_20 & !O5_20 & !O6_20 & !O7_20 &  RD
         #  AB2 & !O8_20 & !O9_20 & !O10_20 & !O11_20 &  RD
         #  AB3 & !O12_20 & !O13_20 & !O14_20 & !O15_20 &  RD
         #  AB4 & !O16_20 & !O17_20 & !O18_20 & !O19_20 &  RD
         #  AB6 & !O24_20 & !O25_20 & !O26_20 & !O27_20 &  RD
         #  AB7 & !O28_20 & !O29_20 & !O30_20 & !O31_20 &  RD
         #  AB8 & !O32_20 & !O33_20 & !O34_20 & !O35_20 &  RD
         #  AB9 & !O36_20 & !O37_20 & !O38_20 & !O39_20 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:18|~8~1~3~3' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ016);
  _EQ016 =  AB5 & !O20_20 & !O21_20 & !O22_20 & !O23_20 &  RD
         #  AB0 & !O0_20 & !O1_20 & !O2_20 & !O3_20 &  RD
         #  AB1 &  A0 &  A1 & !O7_20 &  RD
         #  AB2 &  A0 &  A1 & !O11_20 &  RD
         #  AB3 &  A0 &  A1 & !O15_20 &  RD
         #  AB4 &  A0 &  A1 & !O19_20 &  RD
         #  AB6 &  A0 &  A1 & !O27_20 &  RD
         #  AB7 &  A0 &  A1 & !O31_20 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:18|~8~1~3~4' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ017);
  _EQ017 =  AB8 &  A0 &  A1 & !O35_20 &  RD
         #  AB9 &  A0 &  A1 & !O39_20 &  RD
         #  AB5 &  A0 &  A1 & !O23_20 &  RD
         #  AB0 &  A0 &  A1 & !O3_20 &  RD
         #  AB1 & !A0 &  A1 & !O6_20 &  RD
         #  AB1 &  A0 & !A1 & !O5_20 &  RD
         #  AB2 & !A0 &  A1 & !O10_20 &  RD
         #  AB2 &  A0 & !A1 & !O9_20 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:18|~8~1~3~5' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ018);
  _EQ018 =  AB3 & !A0 &  A1 & !O14_20 &  RD
         #  AB3 &  A0 & !A1 & !O13_20 &  RD
         #  AB4 & !A0 &  A1 & !O18_20 &  RD
         #  AB4 &  A0 & !A1 & !O17_20 &  RD
         #  AB6 & !A0 &  A1 & !O26_20 &  RD
         #  AB6 &  A0 & !A1 & !O25_20 &  RD
         #  AB7 & !A0 &  A1 & !O30_20 &  RD
         #  AB7 &  A0 & !A1 & !O29_20 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:18|~8~1~3~6' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ019);
  _EQ019 =  AB8 & !A0 &  A1 & !O34_20 &  RD
         #  AB8 &  A0 & !A1 & !O33_20 &  RD
         #  AB9 & !A0 &  A1 & !O38_20 &  RD
         #  AB9 &  A0 & !A1 & !O37_20 &  RD
         #  AB5 & !A0 &  A1 & !O22_20 &  RD
         #  AB5 &  A0 & !A1 & !O21_20 &  RD
         #  AB0 & !A0 &  A1 & !O2_20 &  RD
         #  AB0 &  A0 & !A1 & !O1_20 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:18|~8~1~3~7' 
-- Equation name is '_N016', type is buried 
-- synthesized logic cell 
_N016    = LCELL( _EQ020);
  _EQ020 =  AB1 & !A0 & !A1 & !O4_20 &  RD
         #  AB2 & !A0 & !A1 & !O8_20 &  RD
         #  AB3 & !A0 & !A1 & !O12_20 &  RD
         #  AB4 & !A0 & !A1 & !O16_20 &  RD
         #  AB6 & !A0 & !A1 & !O24_20 &  RD
         #  AB7 & !A0 & !A1 & !O28_20 &  RD
         #  AB8 & !A0 & !A1 & !O32_20 &  RD
         #  AB9 & !A0 & !A1 & !O36_20 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:18|~8~1~3~8' 
-- Equation name is '_N017', type is buried 
-- synthesized logic cell 
_N017    = LCELL( _EQ021);
  _EQ021 =  AB5 & !A0 & !A1 & !O20_20 &  RD
         #  AB0 & !A0 & !A1 & !O0_20 &  RD
         #  AB10 & !O40_20 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:22|~8~1~3~2' 
-- Equation name is '_N018', type is buried 
-- synthesized logic cell 
_N018    = LCELL( _EQ022);
  _EQ022 =  AB1 & !O4_16 & !O5_16 & !O6_16 & !O7_16 &  RD
         #  AB2 & !O8_16 & !O9_16 & !O10_16 & !O11_16 &  RD
         #  AB3 & !O12_16 & !O13_16 & !O14_16 & !O15_16 &  RD
         #  AB4 & !O16_16 & !O17_16 & !O18_16 & !O19_16 &  RD
         #  AB6 & !O24_16 & !O25_16 & !O26_16 & !O27_16 &  RD
         #  AB7 & !O28_16 & !O29_16 & !O30_16 & !O31_16 &  RD
         #  AB8 & !O32_16 & !O33_16 & !O34_16 & !O35_16 &  RD
         #  AB9 & !O36_16 & !O37_16 & !O38_16 & !O39_16 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:22|~8~1~3~3' 
-- Equation name is '_N019', type is buried 
-- synthesized logic cell 
_N019    = LCELL( _EQ023);
  _EQ023 =  AB5 & !O20_16 & !O21_16 & !O22_16 & !O23_16 &  RD
         #  AB0 & !O0_16 & !O1_16 & !O2_16 & !O3_16 &  RD
         #  AB1 &  A0 &  A1 & !O7_16 &  RD
         #  AB2 &  A0 &  A1 & !O11_16 &  RD
         #  AB3 &  A0 &  A1 & !O15_16 &  RD
         #  AB4 &  A0 &  A1 & !O19_16 &  RD
         #  AB6 &  A0 &  A1 & !O27_16 &  RD
         #  AB7 &  A0 &  A1 & !O31_16 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:22|~8~1~3~4' 
-- Equation name is '_N020', type is buried 
-- synthesized logic cell 
_N020    = LCELL( _EQ024);
  _EQ024 =  AB8 &  A0 &  A1 & !O35_16 &  RD
         #  AB9 &  A0 &  A1 & !O39_16 &  RD
         #  AB5 &  A0 &  A1 & !O23_16 &  RD
         #  AB0 &  A0 &  A1 & !O3_16 &  RD
         #  AB1 & !A0 &  A1 & !O6_16 &  RD
         #  AB1 &  A0 & !A1 & !O5_16 &  RD
         #  AB2 & !A0 &  A1 & !O10_16 &  RD
         #  AB2 &  A0 & !A1 & !O9_16 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:22|~8~1~3~5' 
-- Equation name is '_N021', type is buried 
-- synthesized logic cell 
_N021    = LCELL( _EQ025);
  _EQ025 =  AB3 & !A0 &  A1 & !O14_16 &  RD
         #  AB3 &  A0 & !A1 & !O13_16 &  RD
         #  AB4 & !A0 &  A1 & !O18_16 &  RD
         #  AB4 &  A0 & !A1 & !O17_16 &  RD
         #  AB6 & !A0 &  A1 & !O26_16 &  RD
         #  AB6 &  A0 & !A1 & !O25_16 &  RD
         #  AB7 & !A0 &  A1 & !O30_16 &  RD
         #  AB7 &  A0 & !A1 & !O29_16 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:22|~8~1~3~6' 
-- Equation name is '_N022', type is buried 
-- synthesized logic cell 
_N022    = LCELL( _EQ026);
  _EQ026 =  AB8 & !A0 &  A1 & !O34_16 &  RD
         #  AB8 &  A0 & !A1 & !O33_16 &  RD
         #  AB9 & !A0 &  A1 & !O38_16 &  RD
         #  AB9 &  A0 & !A1 & !O37_16 &  RD
         #  AB5 & !A0 &  A1 & !O22_16 &  RD
         #  AB5 &  A0 & !A1 & !O21_16 &  RD
         #  AB0 & !A0 &  A1 & !O2_16 &  RD
         #  AB0 &  A0 & !A1 & !O1_16 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:22|~8~1~3~7' 
-- Equation name is '_N023', type is buried 
-- synthesized logic cell 
_N023    = LCELL( _EQ027);
  _EQ027 =  AB1 & !A0 & !A1 & !O4_16 &  RD
         #  AB2 & !A0 & !A1 & !O8_16 &  RD
         #  AB3 & !A0 & !A1 & !O12_16 &  RD
         #  AB4 & !A0 & !A1 & !O16_16 &  RD
         #  AB6 & !A0 & !A1 & !O24_16 &  RD
         #  AB7 & !A0 & !A1 & !O28_16 &  RD
         #  AB8 & !A0 & !A1 & !O32_16 &  RD
         #  AB9 & !A0 & !A1 & !O36_16 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:22|~8~1~3~3' 
-- Equation name is '_N024', type is buried 
-- synthesized logic cell 
_N024    = LCELL( _EQ028);
  _EQ028 =  AB1 & !O4_0 & !O5_0 & !O6_0 & !O7_0 &  RD
         #  AB2 & !O8_0 & !O9_0 & !O10_0 & !O11_0 &  RD
         #  AB3 & !O12_0 & !O13_0 & !O14_0 & !O15_0 &  RD
         #  AB4 & !O16_0 & !O17_0 & !O18_0 & !O19_0 &  RD
         #  AB6 & !O24_0 & !O25_0 & !O26_0 & !O27_0 &  RD
         #  AB7 & !O28_0 & !O29_0 & !O30_0 & !O31_0 &  RD
         #  AB8 & !O32_0 & !O33_0 & !O34_0 & !O35_0 &  RD
         #  AB9 & !O36_0 & !O37_0 & !O38_0 & !O39_0 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:22|~8~1~3~4' 
-- Equation name is '_N025', type is buried 
-- synthesized logic cell 
_N025    = LCELL( _EQ029);
  _EQ029 =  AB5 & !O20_0 & !O21_0 & !O22_0 & !O23_0 &  RD
         #  AB0 & !O0_0 & !O1_0 & !O2_0 & !O3_0 &  RD
         #  AB1 &  A0 &  A1 & !O7_0 &  RD
         #  AB2 &  A0 &  A1 & !O11_0 &  RD
         #  AB3 &  A0 &  A1 & !O15_0 &  RD
         #  AB4 &  A0 &  A1 & !O19_0 &  RD
         #  AB6 &  A0 &  A1 & !O27_0 &  RD
         #  AB7 &  A0 &  A1 & !O31_0 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:22|~8~1~3~5' 
-- Equation name is '_N026', type is buried 
-- synthesized logic cell 
_N026    = LCELL( _EQ030);
  _EQ030 =  AB8 &  A0 &  A1 & !O35_0 &  RD
         #  AB9 &  A0 &  A1 & !O39_0 &  RD
         #  AB5 &  A0 &  A1 & !O23_0 &  RD
         #  AB0 &  A0 &  A1 & !O3_0 &  RD
         #  AB1 & !A0 &  A1 & !O6_0 &  RD
         #  AB1 &  A0 & !A1 & !O5_0 &  RD
         #  AB2 & !A0 &  A1 & !O10_0 &  RD
         #  AB2 &  A0 & !A1 & !O9_0 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:22|~8~1~3~6' 
-- Equation name is '_N027', type is buried 
-- synthesized logic cell 
_N027    = LCELL( _EQ031);
  _EQ031 =  AB3 & !A0 &  A1 & !O14_0 &  RD
         #  AB3 &  A0 & !A1 & !O13_0 &  RD
         #  AB4 & !A0 &  A1 & !O18_0 &  RD
         #  AB4 &  A0 & !A1 & !O17_0 &  RD
         #  AB6 & !A0 &  A1 & !O26_0 &  RD
         #  AB6 &  A0 & !A1 & !O25_0 &  RD
         #  AB7 & !A0 &  A1 & !O30_0 &  RD
         #  AB7 &  A0 & !A1 & !O29_0 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:22|~8~1~3~7' 
-- Equation name is '_N028', type is buried 
-- synthesized logic cell 
_N028    = LCELL( _EQ032);
  _EQ032 =  AB8 & !A0 &  A1 & !O34_0 &  RD
         #  AB8 &  A0 & !A1 & !O33_0 &  RD
         #  AB9 & !A0 &  A1 & !O38_0 &  RD
         #  AB9 &  A0 & !A1 & !O37_0 &  RD
         #  AB5 & !A0 &  A1 & !O22_0 &  RD
         #  AB5 &  A0 & !A1 & !O21_0 &  RD
         #  AB0 & !A0 &  A1 & !O2_0 &  RD
         #  AB0 &  A0 & !A1 & !O1_0 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:22|~8~1~3~8' 
-- Equation name is '_N029', type is buried 
-- synthesized logic cell 
_N029    = LCELL( _EQ033);
  _EQ033 =  AB1 & !A0 & !A1 & !O4_0 &  RD
         #  AB2 & !A0 & !A1 & !O8_0 &  RD
         #  AB3 & !A0 & !A1 & !O12_0 &  RD
         #  AB4 & !A0 & !A1 & !O16_0 &  RD
         #  AB6 & !A0 & !A1 & !O24_0 &  RD
         #  AB7 & !A0 & !A1 & !O28_0 &  RD
         #  AB8 & !A0 & !A1 & !O32_0 &  RD
         #  AB9 & !A0 & !A1 & !O36_0 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:22|~8~1~3~9' 
-- Equation name is '_N030', type is buried 
-- synthesized logic cell 
_N030    = LCELL( _EQ034);
  _EQ034 =  AB5 & !A0 & !A1 & !O20_0 &  RD
         #  AB0 & !A0 & !A1 & !O0_0 &  RD
         #  AB10 & !O40_0 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_17

***** Logic for device 'out56_17' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_17

** ERROR SUMMARY **

Error: Project requires too many (226/64) I/O pins
Error: Project requires too many (197/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_17

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  18.51
Total fan-in:                                   759

Total input pins required:                     220
Total output pins required:                      6
Total bidirectional pins required:               0
Total logic cells required:                     41
Total flipflops required:                        0

Synthesized logic cells:                        36/  48   ( 75%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_17

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0   20  AB0
  ??      -   ??      INPUT              0    0    0   20  AB1
  ??      -   ??      INPUT              0    0    0   20  AB2
  ??      -   ??      INPUT              0    0    0   20  AB3
  ??      -   ??      INPUT              0    0    0   20  AB4
  ??      -   ??      INPUT              0    0    0   20  AB5
  ??      -   ??      INPUT              0    0    0   20  AB6
  ??      -   ??      INPUT              0    0    0   20  AB7
  ??      -   ??      INPUT              0    0    0   20  AB8
  ??      -   ??      INPUT              0    0    0   20  AB9
  ??      -   ??      INPUT              0    0    1    5  AB10
  ??      -   ??      INPUT              0    0    1   30  A0
  ??      -   ??      INPUT              0    0    1   30  A1
  ??      -   ??      INPUT              0    0    0    2  O0_10
  ??      -   ??      INPUT              0    0    0    2  O0_18
  ??      -   ??      INPUT              0    0    0    2  O0_19
  ??      -   ??      INPUT              0    0    0    2  O0_27
  ??      -   ??      INPUT              0    0    0    2  O0_45
  ??      -   ??      INPUT              0    0    0    2  O1_10
  ??      -   ??      INPUT              0    0    0    2  O1_18
  ??      -   ??      INPUT              0    0    0    2  O1_19
  ??      -   ??      INPUT              0    0    0    2  O1_27
  ??      -   ??      INPUT              0    0    0    2  O1_45
  ??      -   ??      INPUT              0    0    0    2  O2_10
  ??      -   ??      INPUT              0    0    0    2  O2_18
  ??      -   ??      INPUT              0    0    0    2  O2_19
  ??      -   ??      INPUT              0    0    0    2  O2_27
  ??      -   ??      INPUT              0    0    0    2  O2_45
  ??      -   ??      INPUT              0    0    0    2  O3_10
  ??      -   ??      INPUT              0    0    0    2  O3_18
  ??      -   ??      INPUT              0    0    0    2  O3_19
  ??      -   ??      INPUT              0    0    0    2  O3_27
  ??      -   ??      INPUT              0    0    0    2  O3_45
  ??      -   ??      INPUT              0    0    0    2  O4_10
  ??      -   ??      INPUT              0    0    0    2  O4_18
  ??      -   ??      INPUT              0    0    0    2  O4_19
  ??      -   ??      INPUT              0    0    0    2  O4_27
  ??      -   ??      INPUT              0    0    0    2  O4_45
  ??      -   ??      INPUT              0    0    0    2  O5_10
  ??      -   ??      INPUT              0    0    0    2  O5_18
  ??      -   ??      INPUT              0    0    0    2  O5_19
  ??      -   ??      INPUT              0    0    0    2  O5_27
  ??      -   ??      INPUT              0    0    0    2  O5_45
  ??      -   ??      INPUT              0    0    0    2  O6_10
  ??      -   ??      INPUT              0    0    0    2  O6_18
  ??      -   ??      INPUT              0    0    0    2  O6_19
  ??      -   ??      INPUT              0    0    0    2  O6_27
  ??      -   ??      INPUT              0    0    0    2  O6_45
  ??      -   ??      INPUT              0    0    0    2  O7_10
  ??      -   ??      INPUT              0    0    0    2  O7_18
  ??      -   ??      INPUT              0    0    0    2  O7_19
  ??      -   ??      INPUT              0    0    0    2  O7_27
  ??      -   ??      INPUT              0    0    0    2  O7_45
  ??      -   ??      INPUT              0    0    0    2  O8_10
  ??      -   ??      INPUT              0    0    0    2  O8_18
  ??      -   ??      INPUT              0    0    0    2  O8_19
  ??      -   ??      INPUT              0    0    0    2  O8_27
  ??      -   ??      INPUT              0    0    0    2  O8_45
  ??      -   ??      INPUT              0    0    0    2  O9_10
  ??      -   ??      INPUT              0    0    0    2  O9_18
  ??      -   ??      INPUT              0    0    0    2  O9_19
  ??      -   ??      INPUT              0    0    0    2  O9_27
  ??      -   ??      INPUT              0    0    0    2  O9_45
  ??      -   ??      INPUT              0    0    0    2  O10_10
  ??      -   ??      INPUT              0    0    0    2  O10_18
  ??      -   ??      INPUT              0    0    0    2  O10_19
  ??      -   ??      INPUT              0    0    0    2  O10_27
  ??      -   ??      INPUT              0    0    0    2  O10_45
  ??      -   ??      INPUT              0    0    0    2  O11_10
  ??      -   ??      INPUT              0    0    0    2  O11_18
  ??      -   ??      INPUT              0    0    0    2  O11_19
  ??      -   ??      INPUT              0    0    0    2  O11_27
  ??      -   ??      INPUT              0    0    0    2  O11_45
  ??      -   ??      INPUT              0    0    0    2  O12_10
  ??      -   ??      INPUT              0    0    0    2  O12_18
  ??      -   ??      INPUT              0    0    0    2  O12_19
  ??      -   ??      INPUT              0    0    0    2  O12_27
  ??      -   ??      INPUT              0    0    0    2  O12_45
  ??      -   ??      INPUT              0    0    0    2  O13_10
  ??      -   ??      INPUT              0    0    0    2  O13_18
  ??      -   ??      INPUT              0    0    0    2  O13_19
  ??      -   ??      INPUT              0    0    0    2  O13_27
  ??      -   ??      INPUT              0    0    0    2  O13_45
  ??      -   ??      INPUT              0    0    0    2  O14_10
  ??      -   ??      INPUT              0    0    0    2  O14_18
  ??      -   ??      INPUT              0    0    0    2  O14_19
  ??      -   ??      INPUT              0    0    0    2  O14_27
  ??      -   ??      INPUT              0    0    0    2  O14_45
  ??      -   ??      INPUT              0    0    0    2  O15_10
  ??      -   ??      INPUT              0    0    0    2  O15_18
  ??      -   ??      INPUT              0    0    0    2  O15_19
  ??      -   ??      INPUT              0    0    0    2  O15_27
  ??      -   ??      INPUT              0    0    0    2  O15_45
  ??      -   ??      INPUT              0    0    0    2  O16_10
  ??      -   ??      INPUT              0    0    0    2  O16_18
  ??      -   ??      INPUT              0    0    0    2  O16_19
  ??      -   ??      INPUT              0    0    0    2  O16_27
  ??      -   ??      INPUT              0    0    0    2  O16_45
  ??      -   ??      INPUT              0    0    0    2  O17_10
  ??      -   ??      INPUT              0    0    0    2  O17_18
  ??      -   ??      INPUT              0    0    0    2  O17_19
  ??      -   ??      INPUT              0    0    0    2  O17_27
  ??      -   ??      INPUT              0    0    0    2  O17_45
  ??      -   ??      INPUT              0    0    0    2  O18_10
  ??      -   ??      INPUT              0    0    0    2  O18_18
  ??      -   ??      INPUT              0    0    0    2  O18_19
  ??      -   ??      INPUT              0    0    0    2  O18_27
  ??      -   ??      INPUT              0    0    0    2  O18_45
  ??      -   ??      INPUT              0    0    0    2  O19_10
  ??      -   ??      INPUT              0    0    0    2  O19_18
  ??      -   ??      INPUT              0    0    0    2  O19_19
  ??      -   ??      INPUT              0    0    0    2  O19_27
  ??      -   ??      INPUT              0    0    0    2  O19_45
  ??      -   ??      INPUT              0    0    0    2  O20_10
  ??      -   ??      INPUT              0    0    0    2  O20_18
  ??      -   ??      INPUT              0    0    0    2  O20_19
  ??      -   ??      INPUT              0    0    0    2  O20_27
  ??      -   ??      INPUT              0    0    0    2  O20_45
  ??      -   ??      INPUT              0    0    0    2  O21_10
  ??      -   ??      INPUT              0    0    0    2  O21_18
  ??      -   ??      INPUT              0    0    0    2  O21_19
  ??      -   ??      INPUT              0    0    0    2  O21_27
  ??      -   ??      INPUT              0    0    0    2  O21_45
  ??      -   ??      INPUT              0    0    0    2  O22_10
  ??      -   ??      INPUT              0    0    0    2  O22_18
  ??      -   ??      INPUT              0    0    0    2  O22_19
  ??      -   ??      INPUT              0    0    0    2  O22_27
  ??      -   ??      INPUT              0    0    0    2  O22_45
  ??      -   ??      INPUT              0    0    0    2  O23_10
  ??      -   ??      INPUT              0    0    0    2  O23_18
  ??      -   ??      INPUT              0    0    0    2  O23_19
  ??      -   ??      INPUT              0    0    0    2  O23_27
  ??      -   ??      INPUT              0    0    0    2  O23_45
  ??      -   ??      INPUT              0    0    0    2  O24_10
  ??      -   ??      INPUT              0    0    0    2  O24_18
  ??      -   ??      INPUT              0    0    0    2  O24_19
  ??      -   ??      INPUT              0    0    0    2  O24_27
  ??      -   ??      INPUT              0    0    0    2  O24_45
  ??      -   ??      INPUT              0    0    0    2  O25_10
  ??      -   ??      INPUT              0    0    0    2  O25_18
  ??      -   ??      INPUT              0    0    0    2  O25_19
  ??      -   ??      INPUT              0    0    0    2  O25_27
  ??      -   ??      INPUT              0    0    0    2  O25_45
  ??      -   ??      INPUT              0    0    0    2  O26_10
  ??      -   ??      INPUT              0    0    0    2  O26_18
  ??      -   ??      INPUT              0    0    0    2  O26_19
  ??      -   ??      INPUT              0    0    0    2  O26_27
  ??      -   ??      INPUT              0    0    0    2  O26_45
  ??      -   ??      INPUT              0    0    0    2  O27_10
  ??      -   ??      INPUT              0    0    0    2  O27_18
  ??      -   ??      INPUT              0    0    0    2  O27_19
  ??      -   ??      INPUT              0    0    0    2  O27_27
  ??      -   ??      INPUT              0    0    0    2  O27_45
  ??      -   ??      INPUT              0    0    0    2  O28_10
  ??      -   ??      INPUT              0    0    0    2  O28_18
  ??      -   ??      INPUT              0    0    0    2  O28_19
  ??      -   ??      INPUT              0    0    0    2  O28_27
  ??      -   ??      INPUT              0    0    0    2  O28_45
  ??      -   ??      INPUT              0    0    0    2  O29_10
  ??      -   ??      INPUT              0    0    0    2  O29_18
  ??      -   ??      INPUT              0    0    0    2  O29_19
  ??      -   ??      INPUT              0    0    0    2  O29_27
  ??      -   ??      INPUT              0    0    0    2  O29_45
  ??      -   ??      INPUT              0    0    0    2  O30_10
  ??      -   ??      INPUT              0    0    0    2  O30_18
  ??      -   ??      INPUT              0    0    0    2  O30_19
  ??      -   ??      INPUT              0    0    0    2  O30_27
  ??      -   ??      INPUT              0    0    0    2  O30_45
  ??      -   ??      INPUT              0    0    0    2  O31_10
  ??      -   ??      INPUT              0    0    0    2  O31_18
  ??      -   ??      INPUT              0    0    0    2  O31_19
  ??      -   ??      INPUT              0    0    0    2  O31_27
  ??      -   ??      INPUT              0    0    0    2  O31_45
  ??      -   ??      INPUT              0    0    0    2  O32_10
  ??      -   ??      INPUT              0    0    0    2  O32_18
  ??      -   ??      INPUT              0    0    0    2  O32_19
  ??      -   ??      INPUT              0    0    0    2  O32_27
  ??      -   ??      INPUT              0    0    0    2  O32_45
  ??      -   ??      INPUT              0    0    0    2  O33_10
  ??      -   ??      INPUT              0    0    0    2  O33_18
  ??      -   ??      INPUT              0    0    0    2  O33_19
  ??      -   ??      INPUT              0    0    0    2  O33_27
  ??      -   ??      INPUT              0    0    0    2  O33_45
  ??      -   ??      INPUT              0    0    0    2  O34_10
  ??      -   ??      INPUT              0    0    0    2  O34_18
  ??      -   ??      INPUT              0    0    0    2  O34_19
  ??      -   ??      INPUT              0    0    0    2  O34_27
  ??      -   ??      INPUT              0    0    0    2  O34_45
  ??      -   ??      INPUT              0    0    0    2  O35_10
  ??      -   ??      INPUT              0    0    0    2  O35_18
  ??      -   ??      INPUT              0    0    0    2  O35_19
  ??      -   ??      INPUT              0    0    0    2  O35_27
  ??      -   ??      INPUT              0    0    0    2  O35_45
  ??      -   ??      INPUT              0    0    0    2  O36_10
  ??      -   ??      INPUT              0    0    0    2  O36_18
  ??      -   ??      INPUT              0    0    0    2  O36_19
  ??      -   ??      INPUT              0    0    0    2  O36_27
  ??      -   ??      INPUT              0    0    0    2  O36_45
  ??      -   ??      INPUT              0    0    0    2  O37_10
  ??      -   ??      INPUT              0    0    0    2  O37_18
  ??      -   ??      INPUT              0    0    0    2  O37_19
  ??      -   ??      INPUT              0    0    0    2  O37_27
  ??      -   ??      INPUT              0    0    0    2  O37_45
  ??      -   ??      INPUT              0    0    0    2  O38_10
  ??      -   ??      INPUT              0    0    0    2  O38_18
  ??      -   ??      INPUT              0    0    0    2  O38_19
  ??      -   ??      INPUT              0    0    0    2  O38_27
  ??      -   ??      INPUT              0    0    0    2  O38_45
  ??      -   ??      INPUT              0    0    0    2  O39_10
  ??      -   ??      INPUT              0    0    0    2  O39_18
  ??      -   ??      INPUT              0    0    0    2  O39_19
  ??      -   ??      INPUT              0    0    0    2  O39_27
  ??      -   ??      INPUT              0    0    0    2  O39_45
  ??      -   ??      INPUT              0    0    0    1  O40_10
  ??      -   ??      INPUT              0    0    0    1  O40_18
  ??      -   ??      INPUT              0    0    0    1  O40_19
  ??      -   ??      INPUT              0    0    0    1  O40_27
  ??      -   ??      INPUT              0    0    0    1  O40_45
  ??      -   ??      INPUT    s         0    0    5    0  ~PIN001
  ??      -   ??      INPUT              0    0    6   35  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_17

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??     OUTPUT    s         4    0    5    0  ~PIN000
  ??     ??   ??        TRI              2    8    0    0  Q10
  ??     ??   ??        TRI              2    8    0    0  Q18
  ??     ??   ??        TRI              2    8    0    0  Q19
  ??     ??   ??        TRI              2    8    0    0  Q27
  ??     ??   ??        TRI              2    8    0    0  Q45


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_17

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:7|out:17|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:7|out:17|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:7|out:17|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:17|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:17|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:7|out:17|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:7|out:17|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:9|out:19|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:9|out:19|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:9|out:19|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:19|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:19|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:9|out:19|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:9|out:19|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:10|out:19|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:10|out:19|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:10|out:19|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:19|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:19|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:10|out:19|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:10|out:19|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:10|out:20|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:10|out:20|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:10|out:20|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:20|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:20|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:10|out:20|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:10|out:20|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:11|out:20|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:11|out:20|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:11|out:20|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:20|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:20|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:11|out:20|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:11|out:20|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_17

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_10    : INPUT;
O0_18    : INPUT;
O0_19    : INPUT;
O0_27    : INPUT;
O0_45    : INPUT;
O1_10    : INPUT;
O1_18    : INPUT;
O1_19    : INPUT;
O1_27    : INPUT;
O1_45    : INPUT;
O2_10    : INPUT;
O2_18    : INPUT;
O2_19    : INPUT;
O2_27    : INPUT;
O2_45    : INPUT;
O3_10    : INPUT;
O3_18    : INPUT;
O3_19    : INPUT;
O3_27    : INPUT;
O3_45    : INPUT;
O4_10    : INPUT;
O4_18    : INPUT;
O4_19    : INPUT;
O4_27    : INPUT;
O4_45    : INPUT;
O5_10    : INPUT;
O5_18    : INPUT;
O5_19    : INPUT;
O5_27    : INPUT;
O5_45    : INPUT;
O6_10    : INPUT;
O6_18    : INPUT;
O6_19    : INPUT;
O6_27    : INPUT;
O6_45    : INPUT;
O7_10    : INPUT;
O7_18    : INPUT;
O7_19    : INPUT;
O7_27    : INPUT;
O7_45    : INPUT;
O8_10    : INPUT;
O8_18    : INPUT;
O8_19    : INPUT;
O8_27    : INPUT;
O8_45    : INPUT;
O9_10    : INPUT;
O9_18    : INPUT;
O9_19    : INPUT;
O9_27    : INPUT;
O9_45    : INPUT;
O10_10   : INPUT;
O10_18   : INPUT;
O10_19   : INPUT;
O10_27   : INPUT;
O10_45   : INPUT;
O11_10   : INPUT;
O11_18   : INPUT;
O11_19   : INPUT;
O11_27   : INPUT;
O11_45   : INPUT;
O12_10   : INPUT;
O12_18   : INPUT;
O12_19   : INPUT;
O12_27   : INPUT;
O12_45   : INPUT;
O13_10   : INPUT;
O13_18   : INPUT;
O13_19   : INPUT;
O13_27   : INPUT;
O13_45   : INPUT;
O14_10   : INPUT;
O14_18   : INPUT;
O14_19   : INPUT;
O14_27   : INPUT;
O14_45   : INPUT;
O15_10   : INPUT;
O15_18   : INPUT;
O15_19   : INPUT;
O15_27   : INPUT;
O15_45   : INPUT;
O16_10   : INPUT;
O16_18   : INPUT;
O16_19   : INPUT;
O16_27   : INPUT;
O16_45   : INPUT;
O17_10   : INPUT;
O17_18   : INPUT;
O17_19   : INPUT;
O17_27   : INPUT;
O17_45   : INPUT;
O18_10   : INPUT;
O18_18   : INPUT;
O18_19   : INPUT;
O18_27   : INPUT;
O18_45   : INPUT;
O19_10   : INPUT;
O19_18   : INPUT;
O19_19   : INPUT;
O19_27   : INPUT;
O19_45   : INPUT;
O20_10   : INPUT;
O20_18   : INPUT;
O20_19   : INPUT;
O20_27   : INPUT;
O20_45   : INPUT;
O21_10   : INPUT;
O21_18   : INPUT;
O21_19   : INPUT;
O21_27   : INPUT;
O21_45   : INPUT;
O22_10   : INPUT;
O22_18   : INPUT;
O22_19   : INPUT;
O22_27   : INPUT;
O22_45   : INPUT;
O23_10   : INPUT;
O23_18   : INPUT;
O23_19   : INPUT;
O23_27   : INPUT;
O23_45   : INPUT;
O24_10   : INPUT;
O24_18   : INPUT;
O24_19   : INPUT;
O24_27   : INPUT;
O24_45   : INPUT;
O25_10   : INPUT;
O25_18   : INPUT;
O25_19   : INPUT;
O25_27   : INPUT;
O25_45   : INPUT;
O26_10   : INPUT;
O26_18   : INPUT;
O26_19   : INPUT;
O26_27   : INPUT;
O26_45   : INPUT;
O27_10   : INPUT;
O27_18   : INPUT;
O27_19   : INPUT;
O27_27   : INPUT;
O27_45   : INPUT;
O28_10   : INPUT;
O28_18   : INPUT;
O28_19   : INPUT;
O28_27   : INPUT;
O28_45   : INPUT;
O29_10   : INPUT;
O29_18   : INPUT;
O29_19   : INPUT;
O29_27   : INPUT;
O29_45   : INPUT;
O30_10   : INPUT;
O30_18   : INPUT;
O30_19   : INPUT;
O30_27   : INPUT;
O30_45   : INPUT;
O31_10   : INPUT;
O31_18   : INPUT;
O31_19   : INPUT;
O31_27   : INPUT;
O31_45   : INPUT;
O32_10   : INPUT;
O32_18   : INPUT;
O32_19   : INPUT;
O32_27   : INPUT;
O32_45   : INPUT;
O33_10   : INPUT;
O33_18   : INPUT;
O33_19   : INPUT;
O33_27   : INPUT;
O33_45   : INPUT;
O34_10   : INPUT;
O34_18   : INPUT;
O34_19   : INPUT;
O34_27   : INPUT;
O34_45   : INPUT;
O35_10   : INPUT;
O35_18   : INPUT;
O35_19   : INPUT;
O35_27   : INPUT;
O35_45   : INPUT;
O36_10   : INPUT;
O36_18   : INPUT;
O36_19   : INPUT;
O36_27   : INPUT;
O36_45   : INPUT;
O37_10   : INPUT;
O37_18   : INPUT;
O37_19   : INPUT;
O37_27   : INPUT;
O37_45   : INPUT;
O38_10   : INPUT;
O38_18   : INPUT;
O38_19   : INPUT;
O38_27   : INPUT;
O38_45   : INPUT;
O39_10   : INPUT;
O39_18   : INPUT;
O39_19   : INPUT;
O39_27   : INPUT;
O39_45   : INPUT;
O40_10   : INPUT;
O40_18   : INPUT;
O40_19   : INPUT;
O40_27   : INPUT;
O40_45   : INPUT;
RD       : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q10' 
-- Equation name is 'Q10', type is output 
Q10      = TRI(_N005,  _EQ001);
_N005    = LCELL( _EQ002);
  _EQ002 = !_N035 & !_N036 & !_N037 & !_N038 & !_N039 & !_N040 & !_N041 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q18' 
-- Equation name is 'Q18', type is output 
Q18      = TRI(_N004,  _EQ003);
_N004    = LCELL( _EQ004);
  _EQ004 = !_N028 & !_N029 & !_N030 & !_N031 & !_N032 & !_N033 & !_N034 & 
             !~PIN000;
  _EQ003 = !~PIN001 &  RD;

-- Node name is 'Q19' 
-- Equation name is 'Q19', type is output 
Q19      = TRI(_N003,  _EQ005);
_N003    = LCELL( _EQ006);
  _EQ006 = !_N021 & !_N022 & !_N023 & !_N024 & !_N025 & !_N026 & !_N027 & 
             !~PIN000;
  _EQ005 = !~PIN001 &  RD;

-- Node name is 'Q27' 
-- Equation name is 'Q27', type is output 
Q27      = TRI(_N002,  _EQ007);
_N002    = LCELL( _EQ008);
  _EQ008 = !_N014 & !_N015 & !_N016 & !_N017 & !_N018 & !_N019 & !_N020 & 
             !~PIN000;
  _EQ007 = !~PIN001 &  RD;

-- Node name is 'Q45' 
-- Equation name is 'Q45', type is output 
Q45      = TRI(_N001,  _EQ009);
_N001    = LCELL( _EQ010);
  _EQ010 = !_N007 & !_N008 & !_N009 & !_N010 & !_N011 & !_N012 & !_N013 & 
             !~PIN000;
  _EQ009 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:17|~8~1~3~2' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ011);
  _EQ011 =  AB1 & !O4_45 & !O5_45 & !O6_45 & !O7_45 &  RD
         #  AB2 & !O8_45 & !O9_45 & !O10_45 & !O11_45 &  RD
         #  AB3 & !O12_45 & !O13_45 & !O14_45 & !O15_45 &  RD
         #  AB4 & !O16_45 & !O17_45 & !O18_45 & !O19_45 &  RD
         #  AB6 & !O24_45 & !O25_45 & !O26_45 & !O27_45 &  RD
         #  AB7 & !O28_45 & !O29_45 & !O30_45 & !O31_45 &  RD
         #  AB8 & !O32_45 & !O33_45 & !O34_45 & !O35_45 &  RD
         #  AB9 & !O36_45 & !O37_45 & !O38_45 & !O39_45 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:17|~8~1~3~3' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ012);
  _EQ012 =  AB5 & !O20_45 & !O21_45 & !O22_45 & !O23_45 &  RD
         #  AB0 & !O0_45 & !O1_45 & !O2_45 & !O3_45 &  RD
         #  AB1 &  A0 &  A1 & !O7_45 &  RD
         #  AB2 &  A0 &  A1 & !O11_45 &  RD
         #  AB3 &  A0 &  A1 & !O15_45 &  RD
         #  AB4 &  A0 &  A1 & !O19_45 &  RD
         #  AB6 &  A0 &  A1 & !O27_45 &  RD
         #  AB7 &  A0 &  A1 & !O31_45 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:17|~8~1~3~4' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ013);
  _EQ013 =  AB8 &  A0 &  A1 & !O35_45 &  RD
         #  AB9 &  A0 &  A1 & !O39_45 &  RD
         #  AB5 &  A0 &  A1 & !O23_45 &  RD
         #  AB0 &  A0 &  A1 & !O3_45 &  RD
         #  AB1 & !A0 &  A1 & !O6_45 &  RD
         #  AB1 &  A0 & !A1 & !O5_45 &  RD
         #  AB2 & !A0 &  A1 & !O10_45 &  RD
         #  AB2 &  A0 & !A1 & !O9_45 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:17|~8~1~3~5' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ014);
  _EQ014 =  AB3 & !A0 &  A1 & !O14_45 &  RD
         #  AB3 &  A0 & !A1 & !O13_45 &  RD
         #  AB4 & !A0 &  A1 & !O18_45 &  RD
         #  AB4 &  A0 & !A1 & !O17_45 &  RD
         #  AB6 & !A0 &  A1 & !O26_45 &  RD
         #  AB6 &  A0 & !A1 & !O25_45 &  RD
         #  AB7 & !A0 &  A1 & !O30_45 &  RD
         #  AB7 &  A0 & !A1 & !O29_45 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:17|~8~1~3~6' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ015);
  _EQ015 =  AB8 & !A0 &  A1 & !O34_45 &  RD
         #  AB8 &  A0 & !A1 & !O33_45 &  RD
         #  AB9 & !A0 &  A1 & !O38_45 &  RD
         #  AB9 &  A0 & !A1 & !O37_45 &  RD
         #  AB5 & !A0 &  A1 & !O22_45 &  RD
         #  AB5 &  A0 & !A1 & !O21_45 &  RD
         #  AB0 & !A0 &  A1 & !O2_45 &  RD
         #  AB0 &  A0 & !A1 & !O1_45 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:17|~8~1~3~7' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ016);
  _EQ016 =  AB1 & !A0 & !A1 & !O4_45 &  RD
         #  AB2 & !A0 & !A1 & !O8_45 &  RD
         #  AB3 & !A0 & !A1 & !O12_45 &  RD
         #  AB4 & !A0 & !A1 & !O16_45 &  RD
         #  AB6 & !A0 & !A1 & !O24_45 &  RD
         #  AB7 & !A0 & !A1 & !O28_45 &  RD
         #  AB8 & !A0 & !A1 & !O32_45 &  RD
         #  AB9 & !A0 & !A1 & !O36_45 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:17|~8~1~3~8' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ017);
  _EQ017 =  AB5 & !A0 & !A1 & !O20_45 &  RD
         #  AB0 & !A0 & !A1 & !O0_45 &  RD
         #  AB10 & !O40_45 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:19|~8~1~3~2' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ018);
  _EQ018 =  AB1 & !O4_27 & !O5_27 & !O6_27 & !O7_27 &  RD
         #  AB2 & !O8_27 & !O9_27 & !O10_27 & !O11_27 &  RD
         #  AB3 & !O12_27 & !O13_27 & !O14_27 & !O15_27 &  RD
         #  AB4 & !O16_27 & !O17_27 & !O18_27 & !O19_27 &  RD
         #  AB6 & !O24_27 & !O25_27 & !O26_27 & !O27_27 &  RD
         #  AB7 & !O28_27 & !O29_27 & !O30_27 & !O31_27 &  RD
         #  AB8 & !O32_27 & !O33_27 & !O34_27 & !O35_27 &  RD
         #  AB9 & !O36_27 & !O37_27 & !O38_27 & !O39_27 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:19|~8~1~3~3' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ019);
  _EQ019 =  AB5 & !O20_27 & !O21_27 & !O22_27 & !O23_27 &  RD
         #  AB0 & !O0_27 & !O1_27 & !O2_27 & !O3_27 &  RD
         #  AB1 &  A0 &  A1 & !O7_27 &  RD
         #  AB2 &  A0 &  A1 & !O11_27 &  RD
         #  AB3 &  A0 &  A1 & !O15_27 &  RD
         #  AB4 &  A0 &  A1 & !O19_27 &  RD
         #  AB6 &  A0 &  A1 & !O27_27 &  RD
         #  AB7 &  A0 &  A1 & !O31_27 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:19|~8~1~3~4' 
-- Equation name is '_N016', type is buried 
-- synthesized logic cell 
_N016    = LCELL( _EQ020);
  _EQ020 =  AB8 &  A0 &  A1 & !O35_27 &  RD
         #  AB9 &  A0 &  A1 & !O39_27 &  RD
         #  AB5 &  A0 &  A1 & !O23_27 &  RD
         #  AB0 &  A0 &  A1 & !O3_27 &  RD
         #  AB1 & !A0 &  A1 & !O6_27 &  RD
         #  AB1 &  A0 & !A1 & !O5_27 &  RD
         #  AB2 & !A0 &  A1 & !O10_27 &  RD
         #  AB2 &  A0 & !A1 & !O9_27 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:19|~8~1~3~5' 
-- Equation name is '_N017', type is buried 
-- synthesized logic cell 
_N017    = LCELL( _EQ021);
  _EQ021 =  AB3 & !A0 &  A1 & !O14_27 &  RD
         #  AB3 &  A0 & !A1 & !O13_27 &  RD
         #  AB4 & !A0 &  A1 & !O18_27 &  RD
         #  AB4 &  A0 & !A1 & !O17_27 &  RD
         #  AB6 & !A0 &  A1 & !O26_27 &  RD
         #  AB6 &  A0 & !A1 & !O25_27 &  RD
         #  AB7 & !A0 &  A1 & !O30_27 &  RD
         #  AB7 &  A0 & !A1 & !O29_27 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:19|~8~1~3~6' 
-- Equation name is '_N018', type is buried 
-- synthesized logic cell 
_N018    = LCELL( _EQ022);
  _EQ022 =  AB8 & !A0 &  A1 & !O34_27 &  RD
         #  AB8 &  A0 & !A1 & !O33_27 &  RD
         #  AB9 & !A0 &  A1 & !O38_27 &  RD
         #  AB9 &  A0 & !A1 & !O37_27 &  RD
         #  AB5 & !A0 &  A1 & !O22_27 &  RD
         #  AB5 &  A0 & !A1 & !O21_27 &  RD
         #  AB0 & !A0 &  A1 & !O2_27 &  RD
         #  AB0 &  A0 & !A1 & !O1_27 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:19|~8~1~3~7' 
-- Equation name is '_N019', type is buried 
-- synthesized logic cell 
_N019    = LCELL( _EQ023);
  _EQ023 =  AB1 & !A0 & !A1 & !O4_27 &  RD
         #  AB2 & !A0 & !A1 & !O8_27 &  RD
         #  AB3 & !A0 & !A1 & !O12_27 &  RD
         #  AB4 & !A0 & !A1 & !O16_27 &  RD
         #  AB6 & !A0 & !A1 & !O24_27 &  RD
         #  AB7 & !A0 & !A1 & !O28_27 &  RD
         #  AB8 & !A0 & !A1 & !O32_27 &  RD
         #  AB9 & !A0 & !A1 & !O36_27 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:19|~8~1~3~8' 
-- Equation name is '_N020', type is buried 
-- synthesized logic cell 
_N020    = LCELL( _EQ024);
  _EQ024 =  AB5 & !A0 & !A1 & !O20_27 &  RD
         #  AB0 & !A0 & !A1 & !O0_27 &  RD
         #  AB10 & !O40_27 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:19|~8~1~3~2' 
-- Equation name is '_N021', type is buried 
-- synthesized logic cell 
_N021    = LCELL( _EQ025);
  _EQ025 =  AB1 & !O4_19 & !O5_19 & !O6_19 & !O7_19 &  RD
         #  AB2 & !O8_19 & !O9_19 & !O10_19 & !O11_19 &  RD
         #  AB3 & !O12_19 & !O13_19 & !O14_19 & !O15_19 &  RD
         #  AB4 & !O16_19 & !O17_19 & !O18_19 & !O19_19 &  RD
         #  AB6 & !O24_19 & !O25_19 & !O26_19 & !O27_19 &  RD
         #  AB7 & !O28_19 & !O29_19 & !O30_19 & !O31_19 &  RD
         #  AB8 & !O32_19 & !O33_19 & !O34_19 & !O35_19 &  RD
         #  AB9 & !O36_19 & !O37_19 & !O38_19 & !O39_19 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:19|~8~1~3~3' 
-- Equation name is '_N022', type is buried 
-- synthesized logic cell 
_N022    = LCELL( _EQ026);
  _EQ026 =  AB5 & !O20_19 & !O21_19 & !O22_19 & !O23_19 &  RD
         #  AB0 & !O0_19 & !O1_19 & !O2_19 & !O3_19 &  RD
         #  AB1 &  A0 &  A1 & !O7_19 &  RD
         #  AB2 &  A0 &  A1 & !O11_19 &  RD
         #  AB3 &  A0 &  A1 & !O15_19 &  RD
         #  AB4 &  A0 &  A1 & !O19_19 &  RD
         #  AB6 &  A0 &  A1 & !O27_19 &  RD
         #  AB7 &  A0 &  A1 & !O31_19 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:19|~8~1~3~4' 
-- Equation name is '_N023', type is buried 
-- synthesized logic cell 
_N023    = LCELL( _EQ027);
  _EQ027 =  AB8 &  A0 &  A1 & !O35_19 &  RD
         #  AB9 &  A0 &  A1 & !O39_19 &  RD
         #  AB5 &  A0 &  A1 & !O23_19 &  RD
         #  AB0 &  A0 &  A1 & !O3_19 &  RD
         #  AB1 & !A0 &  A1 & !O6_19 &  RD
         #  AB1 &  A0 & !A1 & !O5_19 &  RD
         #  AB2 & !A0 &  A1 & !O10_19 &  RD
         #  AB2 &  A0 & !A1 & !O9_19 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:19|~8~1~3~5' 
-- Equation name is '_N024', type is buried 
-- synthesized logic cell 
_N024    = LCELL( _EQ028);
  _EQ028 =  AB3 & !A0 &  A1 & !O14_19 &  RD
         #  AB3 &  A0 & !A1 & !O13_19 &  RD
         #  AB4 & !A0 &  A1 & !O18_19 &  RD
         #  AB4 &  A0 & !A1 & !O17_19 &  RD
         #  AB6 & !A0 &  A1 & !O26_19 &  RD
         #  AB6 &  A0 & !A1 & !O25_19 &  RD
         #  AB7 & !A0 &  A1 & !O30_19 &  RD
         #  AB7 &  A0 & !A1 & !O29_19 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:19|~8~1~3~6' 
-- Equation name is '_N025', type is buried 
-- synthesized logic cell 
_N025    = LCELL( _EQ029);
  _EQ029 =  AB8 & !A0 &  A1 & !O34_19 &  RD
         #  AB8 &  A0 & !A1 & !O33_19 &  RD
         #  AB9 & !A0 &  A1 & !O38_19 &  RD
         #  AB9 &  A0 & !A1 & !O37_19 &  RD
         #  AB5 & !A0 &  A1 & !O22_19 &  RD
         #  AB5 &  A0 & !A1 & !O21_19 &  RD
         #  AB0 & !A0 &  A1 & !O2_19 &  RD
         #  AB0 &  A0 & !A1 & !O1_19 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:19|~8~1~3~7' 
-- Equation name is '_N026', type is buried 
-- synthesized logic cell 
_N026    = LCELL( _EQ030);
  _EQ030 =  AB1 & !A0 & !A1 & !O4_19 &  RD
         #  AB2 & !A0 & !A1 & !O8_19 &  RD
         #  AB3 & !A0 & !A1 & !O12_19 &  RD
         #  AB4 & !A0 & !A1 & !O16_19 &  RD
         #  AB6 & !A0 & !A1 & !O24_19 &  RD
         #  AB7 & !A0 & !A1 & !O28_19 &  RD
         #  AB8 & !A0 & !A1 & !O32_19 &  RD
         #  AB9 & !A0 & !A1 & !O36_19 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:19|~8~1~3~8' 
-- Equation name is '_N027', type is buried 
-- synthesized logic cell 
_N027    = LCELL( _EQ031);
  _EQ031 =  AB5 & !A0 & !A1 & !O20_19 &  RD
         #  AB0 & !A0 & !A1 & !O0_19 &  RD
         #  AB10 & !O40_19 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:20|~8~1~3~2' 
-- Equation name is '_N028', type is buried 
-- synthesized logic cell 
_N028    = LCELL( _EQ032);
  _EQ032 =  AB1 & !O4_18 & !O5_18 & !O6_18 & !O7_18 &  RD
         #  AB2 & !O8_18 & !O9_18 & !O10_18 & !O11_18 &  RD
         #  AB3 & !O12_18 & !O13_18 & !O14_18 & !O15_18 &  RD
         #  AB4 & !O16_18 & !O17_18 & !O18_18 & !O19_18 &  RD
         #  AB6 & !O24_18 & !O25_18 & !O26_18 & !O27_18 &  RD
         #  AB7 & !O28_18 & !O29_18 & !O30_18 & !O31_18 &  RD
         #  AB8 & !O32_18 & !O33_18 & !O34_18 & !O35_18 &  RD
         #  AB9 & !O36_18 & !O37_18 & !O38_18 & !O39_18 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:20|~8~1~3~3' 
-- Equation name is '_N029', type is buried 
-- synthesized logic cell 
_N029    = LCELL( _EQ033);
  _EQ033 =  AB5 & !O20_18 & !O21_18 & !O22_18 & !O23_18 &  RD
         #  AB0 & !O0_18 & !O1_18 & !O2_18 & !O3_18 &  RD
         #  AB1 &  A0 &  A1 & !O7_18 &  RD
         #  AB2 &  A0 &  A1 & !O11_18 &  RD
         #  AB3 &  A0 &  A1 & !O15_18 &  RD
         #  AB4 &  A0 &  A1 & !O19_18 &  RD
         #  AB6 &  A0 &  A1 & !O27_18 &  RD
         #  AB7 &  A0 &  A1 & !O31_18 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:20|~8~1~3~4' 
-- Equation name is '_N030', type is buried 
-- synthesized logic cell 
_N030    = LCELL( _EQ034);
  _EQ034 =  AB8 &  A0 &  A1 & !O35_18 &  RD
         #  AB9 &  A0 &  A1 & !O39_18 &  RD
         #  AB5 &  A0 &  A1 & !O23_18 &  RD
         #  AB0 &  A0 &  A1 & !O3_18 &  RD
         #  AB1 & !A0 &  A1 & !O6_18 &  RD
         #  AB1 &  A0 & !A1 & !O5_18 &  RD
         #  AB2 & !A0 &  A1 & !O10_18 &  RD
         #  AB2 &  A0 & !A1 & !O9_18 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:20|~8~1~3~5' 
-- Equation name is '_N031', type is buried 
-- synthesized logic cell 
_N031    = LCELL( _EQ035);
  _EQ035 =  AB3 & !A0 &  A1 & !O14_18 &  RD
         #  AB3 &  A0 & !A1 & !O13_18 &  RD
         #  AB4 & !A0 &  A1 & !O18_18 &  RD
         #  AB4 &  A0 & !A1 & !O17_18 &  RD
         #  AB6 & !A0 &  A1 & !O26_18 &  RD
         #  AB6 &  A0 & !A1 & !O25_18 &  RD
         #  AB7 & !A0 &  A1 & !O30_18 &  RD
         #  AB7 &  A0 & !A1 & !O29_18 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:20|~8~1~3~6' 
-- Equation name is '_N032', type is buried 
-- synthesized logic cell 
_N032    = LCELL( _EQ036);
  _EQ036 =  AB8 & !A0 &  A1 & !O34_18 &  RD
         #  AB8 &  A0 & !A1 & !O33_18 &  RD
         #  AB9 & !A0 &  A1 & !O38_18 &  RD
         #  AB9 &  A0 & !A1 & !O37_18 &  RD
         #  AB5 & !A0 &  A1 & !O22_18 &  RD
         #  AB5 &  A0 & !A1 & !O21_18 &  RD
         #  AB0 & !A0 &  A1 & !O2_18 &  RD
         #  AB0 &  A0 & !A1 & !O1_18 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:20|~8~1~3~7' 
-- Equation name is '_N033', type is buried 
-- synthesized logic cell 
_N033    = LCELL( _EQ037);
  _EQ037 =  AB1 & !A0 & !A1 & !O4_18 &  RD
         #  AB2 & !A0 & !A1 & !O8_18 &  RD
         #  AB3 & !A0 & !A1 & !O12_18 &  RD
         #  AB4 & !A0 & !A1 & !O16_18 &  RD
         #  AB6 & !A0 & !A1 & !O24_18 &  RD
         #  AB7 & !A0 & !A1 & !O28_18 &  RD
         #  AB8 & !A0 & !A1 & !O32_18 &  RD
         #  AB9 & !A0 & !A1 & !O36_18 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:20|~8~1~3~8' 
-- Equation name is '_N034', type is buried 
-- synthesized logic cell 
_N034    = LCELL( _EQ038);
  _EQ038 =  AB5 & !A0 & !A1 & !O20_18 &  RD
         #  AB0 & !A0 & !A1 & !O0_18 &  RD
         #  AB10 & !O40_18 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:20|~8~1~3~2' 
-- Equation name is '_N035', type is buried 
-- synthesized logic cell 
_N035    = LCELL( _EQ039);
  _EQ039 =  AB1 & !O4_10 & !O5_10 & !O6_10 & !O7_10 &  RD
         #  AB2 & !O8_10 & !O9_10 & !O10_10 & !O11_10 &  RD
         #  AB3 & !O12_10 & !O13_10 & !O14_10 & !O15_10 &  RD
         #  AB4 & !O16_10 & !O17_10 & !O18_10 & !O19_10 &  RD
         #  AB6 & !O24_10 & !O25_10 & !O26_10 & !O27_10 &  RD
         #  AB7 & !O28_10 & !O29_10 & !O30_10 & !O31_10 &  RD
         #  AB8 & !O32_10 & !O33_10 & !O34_10 & !O35_10 &  RD
         #  AB9 & !O36_10 & !O37_10 & !O38_10 & !O39_10 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:20|~8~1~3~3' 
-- Equation name is '_N036', type is buried 
-- synthesized logic cell 
_N036    = LCELL( _EQ040);
  _EQ040 =  AB5 & !O20_10 & !O21_10 & !O22_10 & !O23_10 &  RD
         #  AB0 & !O0_10 & !O1_10 & !O2_10 & !O3_10 &  RD
         #  AB1 &  A0 &  A1 & !O7_10 &  RD
         #  AB2 &  A0 &  A1 & !O11_10 &  RD
         #  AB3 &  A0 &  A1 & !O15_10 &  RD
         #  AB4 &  A0 &  A1 & !O19_10 &  RD
         #  AB6 &  A0 &  A1 & !O27_10 &  RD
         #  AB7 &  A0 &  A1 & !O31_10 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:20|~8~1~3~4' 
-- Equation name is '_N037', type is buried 
-- synthesized logic cell 
_N037    = LCELL( _EQ041);
  _EQ041 =  AB8 &  A0 &  A1 & !O35_10 &  RD
         #  AB9 &  A0 &  A1 & !O39_10 &  RD
         #  AB5 &  A0 &  A1 & !O23_10 &  RD
         #  AB0 &  A0 &  A1 & !O3_10 &  RD
         #  AB1 & !A0 &  A1 & !O6_10 &  RD
         #  AB1 &  A0 & !A1 & !O5_10 &  RD
         #  AB2 & !A0 &  A1 & !O10_10 &  RD
         #  AB2 &  A0 & !A1 & !O9_10 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:20|~8~1~3~5' 
-- Equation name is '_N038', type is buried 
-- synthesized logic cell 
_N038    = LCELL( _EQ042);
  _EQ042 =  AB3 & !A0 &  A1 & !O14_10 &  RD
         #  AB3 &  A0 & !A1 & !O13_10 &  RD
         #  AB4 & !A0 &  A1 & !O18_10 &  RD
         #  AB4 &  A0 & !A1 & !O17_10 &  RD
         #  AB6 & !A0 &  A1 & !O26_10 &  RD
         #  AB6 &  A0 & !A1 & !O25_10 &  RD
         #  AB7 & !A0 &  A1 & !O30_10 &  RD
         #  AB7 &  A0 & !A1 & !O29_10 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:20|~8~1~3~6' 
-- Equation name is '_N039', type is buried 
-- synthesized logic cell 
_N039    = LCELL( _EQ043);
  _EQ043 =  AB8 & !A0 &  A1 & !O34_10 &  RD
         #  AB8 &  A0 & !A1 & !O33_10 &  RD
         #  AB9 & !A0 &  A1 & !O38_10 &  RD
         #  AB9 &  A0 & !A1 & !O37_10 &  RD
         #  AB5 & !A0 &  A1 & !O22_10 &  RD
         #  AB5 &  A0 & !A1 & !O21_10 &  RD
         #  AB0 & !A0 &  A1 & !O2_10 &  RD
         #  AB0 &  A0 & !A1 & !O1_10 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:20|~8~1~3~7' 
-- Equation name is '_N040', type is buried 
-- synthesized logic cell 
_N040    = LCELL( _EQ044);
  _EQ044 =  AB1 & !A0 & !A1 & !O4_10 &  RD
         #  AB2 & !A0 & !A1 & !O8_10 &  RD
         #  AB3 & !A0 & !A1 & !O12_10 &  RD
         #  AB4 & !A0 & !A1 & !O16_10 &  RD
         #  AB6 & !A0 & !A1 & !O24_10 &  RD
         #  AB7 & !A0 & !A1 & !O28_10 &  RD
         #  AB8 & !A0 & !A1 & !O32_10 &  RD
         #  AB9 & !A0 & !A1 & !O36_10 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:20|~8~1~3~8' 
-- Equation name is '_N041', type is buried 
-- synthesized logic cell 
_N041    = LCELL( _EQ045);
  _EQ045 =  AB5 & !A0 & !A1 & !O20_10 &  RD
         #  AB0 & !A0 & !A1 & !O0_10 &  RD
         #  AB10 & !O40_10 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:22|~8~1~3~2' = '~PIN000' 
-- Equation name is '_N006', type is output 
 ~PIN000 = LCELL( _EQ046);
  _EQ046 =  AB10 &  A0 &  RD
         #  AB10 &  A1 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_18

***** Logic for device 'out56_18' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_18

** ERROR SUMMARY **

Error: Project requires too many (226/64) I/O pins
Error: Project requires too many (195/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_18

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  19.39
Total fan-in:                                   737

Total input pins required:                     221
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     38
Total flipflops required:                        0

Synthesized logic cells:                        33/  48   ( 68%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_18

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0   18  AB0
  ??      -   ??      INPUT              0    0    0   20  AB1
  ??      -   ??      INPUT              0    0    0   20  AB2
  ??      -   ??      INPUT              0    0    0   20  AB3
  ??      -   ??      INPUT              0    0    0   20  AB4
  ??      -   ??      INPUT              0    0    0   18  AB5
  ??      -   ??      INPUT              0    0    0   20  AB6
  ??      -   ??      INPUT              0    0    0   20  AB7
  ??      -   ??      INPUT              0    0    0   20  AB8
  ??      -   ??      INPUT              0    0    0   20  AB9
  ??      -   ??      INPUT              0    0    0    3  AB10
  ??      -   ??      INPUT              0    0    0   28  A0
  ??      -   ??      INPUT              0    0    0   28  A1
  ??      -   ??      INPUT              0    0    0    2  O0_5
  ??      -   ??      INPUT              0    0    0    2  O0_6
  ??      -   ??      INPUT              0    0    0    2  O0_8
  ??      -   ??      INPUT              0    0    0    1  O0_11
  ??      -   ??      INPUT              0    0    0    1  O0_47
  ??      -   ??      INPUT              0    0    0    2  O1_5
  ??      -   ??      INPUT              0    0    0    2  O1_6
  ??      -   ??      INPUT              0    0    0    2  O1_8
  ??      -   ??      INPUT              0    0    0    2  O1_11
  ??      -   ??      INPUT              0    0    0    2  O1_47
  ??      -   ??      INPUT              0    0    0    2  O2_5
  ??      -   ??      INPUT              0    0    0    2  O2_6
  ??      -   ??      INPUT              0    0    0    2  O2_8
  ??      -   ??      INPUT              0    0    0    2  O2_11
  ??      -   ??      INPUT              0    0    0    2  O2_47
  ??      -   ??      INPUT              0    0    0    2  O3_5
  ??      -   ??      INPUT              0    0    0    2  O3_6
  ??      -   ??      INPUT              0    0    0    2  O3_8
  ??      -   ??      INPUT              0    0    0    2  O3_11
  ??      -   ??      INPUT              0    0    0    2  O3_47
  ??      -   ??      INPUT              0    0    0    2  O4_5
  ??      -   ??      INPUT              0    0    0    2  O4_6
  ??      -   ??      INPUT              0    0    0    2  O4_8
  ??      -   ??      INPUT              0    0    0    2  O4_11
  ??      -   ??      INPUT              0    0    0    2  O4_47
  ??      -   ??      INPUT              0    0    0    2  O5_5
  ??      -   ??      INPUT              0    0    0    2  O5_6
  ??      -   ??      INPUT              0    0    0    2  O5_8
  ??      -   ??      INPUT              0    0    0    2  O5_11
  ??      -   ??      INPUT              0    0    0    2  O5_47
  ??      -   ??      INPUT              0    0    0    2  O6_5
  ??      -   ??      INPUT              0    0    0    2  O6_6
  ??      -   ??      INPUT              0    0    0    2  O6_8
  ??      -   ??      INPUT              0    0    0    2  O6_11
  ??      -   ??      INPUT              0    0    0    2  O6_47
  ??      -   ??      INPUT              0    0    0    2  O7_5
  ??      -   ??      INPUT              0    0    0    2  O7_6
  ??      -   ??      INPUT              0    0    0    2  O7_8
  ??      -   ??      INPUT              0    0    0    2  O7_11
  ??      -   ??      INPUT              0    0    0    2  O7_47
  ??      -   ??      INPUT              0    0    0    2  O8_5
  ??      -   ??      INPUT              0    0    0    2  O8_6
  ??      -   ??      INPUT              0    0    0    2  O8_8
  ??      -   ??      INPUT              0    0    0    2  O8_11
  ??      -   ??      INPUT              0    0    0    2  O8_47
  ??      -   ??      INPUT              0    0    0    2  O9_5
  ??      -   ??      INPUT              0    0    0    2  O9_6
  ??      -   ??      INPUT              0    0    0    2  O9_8
  ??      -   ??      INPUT              0    0    0    2  O9_11
  ??      -   ??      INPUT              0    0    0    2  O9_47
  ??      -   ??      INPUT              0    0    0    2  O10_5
  ??      -   ??      INPUT              0    0    0    2  O10_6
  ??      -   ??      INPUT              0    0    0    2  O10_8
  ??      -   ??      INPUT              0    0    0    2  O10_11
  ??      -   ??      INPUT              0    0    0    2  O10_47
  ??      -   ??      INPUT              0    0    0    2  O11_5
  ??      -   ??      INPUT              0    0    0    2  O11_6
  ??      -   ??      INPUT              0    0    0    2  O11_8
  ??      -   ??      INPUT              0    0    0    2  O11_11
  ??      -   ??      INPUT              0    0    0    2  O11_47
  ??      -   ??      INPUT              0    0    0    2  O12_5
  ??      -   ??      INPUT              0    0    0    2  O12_6
  ??      -   ??      INPUT              0    0    0    2  O12_8
  ??      -   ??      INPUT              0    0    0    2  O12_11
  ??      -   ??      INPUT              0    0    0    2  O12_47
  ??      -   ??      INPUT              0    0    0    2  O13_5
  ??      -   ??      INPUT              0    0    0    2  O13_6
  ??      -   ??      INPUT              0    0    0    2  O13_8
  ??      -   ??      INPUT              0    0    0    2  O13_11
  ??      -   ??      INPUT              0    0    0    2  O13_47
  ??      -   ??      INPUT              0    0    0    2  O14_5
  ??      -   ??      INPUT              0    0    0    2  O14_6
  ??      -   ??      INPUT              0    0    0    2  O14_8
  ??      -   ??      INPUT              0    0    0    2  O14_11
  ??      -   ??      INPUT              0    0    0    2  O14_47
  ??      -   ??      INPUT              0    0    0    2  O15_5
  ??      -   ??      INPUT              0    0    0    2  O15_6
  ??      -   ??      INPUT              0    0    0    2  O15_8
  ??      -   ??      INPUT              0    0    0    2  O15_11
  ??      -   ??      INPUT              0    0    0    2  O15_47
  ??      -   ??      INPUT              0    0    0    2  O16_5
  ??      -   ??      INPUT              0    0    0    2  O16_6
  ??      -   ??      INPUT              0    0    0    2  O16_8
  ??      -   ??      INPUT              0    0    0    2  O16_11
  ??      -   ??      INPUT              0    0    0    2  O16_47
  ??      -   ??      INPUT              0    0    0    2  O17_5
  ??      -   ??      INPUT              0    0    0    2  O17_6
  ??      -   ??      INPUT              0    0    0    2  O17_8
  ??      -   ??      INPUT              0    0    0    2  O17_11
  ??      -   ??      INPUT              0    0    0    2  O17_47
  ??      -   ??      INPUT              0    0    0    2  O18_5
  ??      -   ??      INPUT              0    0    0    2  O18_6
  ??      -   ??      INPUT              0    0    0    2  O18_8
  ??      -   ??      INPUT              0    0    0    2  O18_11
  ??      -   ??      INPUT              0    0    0    2  O18_47
  ??      -   ??      INPUT              0    0    0    2  O19_5
  ??      -   ??      INPUT              0    0    0    2  O19_6
  ??      -   ??      INPUT              0    0    0    2  O19_8
  ??      -   ??      INPUT              0    0    0    2  O19_11
  ??      -   ??      INPUT              0    0    0    2  O19_47
  ??      -   ??      INPUT              0    0    0    2  O20_5
  ??      -   ??      INPUT              0    0    0    2  O20_6
  ??      -   ??      INPUT              0    0    0    2  O20_8
  ??      -   ??      INPUT              0    0    0    1  O20_11
  ??      -   ??      INPUT              0    0    0    1  O20_47
  ??      -   ??      INPUT              0    0    0    2  O21_5
  ??      -   ??      INPUT              0    0    0    2  O21_6
  ??      -   ??      INPUT              0    0    0    2  O21_8
  ??      -   ??      INPUT              0    0    0    2  O21_11
  ??      -   ??      INPUT              0    0    0    2  O21_47
  ??      -   ??      INPUT              0    0    0    2  O22_5
  ??      -   ??      INPUT              0    0    0    2  O22_6
  ??      -   ??      INPUT              0    0    0    2  O22_8
  ??      -   ??      INPUT              0    0    0    2  O22_11
  ??      -   ??      INPUT              0    0    0    2  O22_47
  ??      -   ??      INPUT              0    0    0    2  O23_5
  ??      -   ??      INPUT              0    0    0    2  O23_6
  ??      -   ??      INPUT              0    0    0    2  O23_8
  ??      -   ??      INPUT              0    0    0    2  O23_11
  ??      -   ??      INPUT              0    0    0    2  O23_47
  ??      -   ??      INPUT              0    0    0    2  O24_5
  ??      -   ??      INPUT              0    0    0    2  O24_6
  ??      -   ??      INPUT              0    0    0    2  O24_8
  ??      -   ??      INPUT              0    0    0    2  O24_11
  ??      -   ??      INPUT              0    0    0    2  O24_47
  ??      -   ??      INPUT              0    0    0    2  O25_5
  ??      -   ??      INPUT              0    0    0    2  O25_6
  ??      -   ??      INPUT              0    0    0    2  O25_8
  ??      -   ??      INPUT              0    0    0    2  O25_11
  ??      -   ??      INPUT              0    0    0    2  O25_47
  ??      -   ??      INPUT              0    0    0    2  O26_5
  ??      -   ??      INPUT              0    0    0    2  O26_6
  ??      -   ??      INPUT              0    0    0    2  O26_8
  ??      -   ??      INPUT              0    0    0    2  O26_11
  ??      -   ??      INPUT              0    0    0    2  O26_47
  ??      -   ??      INPUT              0    0    0    2  O27_5
  ??      -   ??      INPUT              0    0    0    2  O27_6
  ??      -   ??      INPUT              0    0    0    2  O27_8
  ??      -   ??      INPUT              0    0    0    2  O27_11
  ??      -   ??      INPUT              0    0    0    2  O27_47
  ??      -   ??      INPUT              0    0    0    2  O28_5
  ??      -   ??      INPUT              0    0    0    2  O28_6
  ??      -   ??      INPUT              0    0    0    2  O28_8
  ??      -   ??      INPUT              0    0    0    2  O28_11
  ??      -   ??      INPUT              0    0    0    2  O28_47
  ??      -   ??      INPUT              0    0    0    2  O29_5
  ??      -   ??      INPUT              0    0    0    2  O29_6
  ??      -   ??      INPUT              0    0    0    2  O29_8
  ??      -   ??      INPUT              0    0    0    2  O29_11
  ??      -   ??      INPUT              0    0    0    2  O29_47
  ??      -   ??      INPUT              0    0    0    2  O30_5
  ??      -   ??      INPUT              0    0    0    2  O30_6
  ??      -   ??      INPUT              0    0    0    2  O30_8
  ??      -   ??      INPUT              0    0    0    2  O30_11
  ??      -   ??      INPUT              0    0    0    2  O30_47
  ??      -   ??      INPUT              0    0    0    2  O31_5
  ??      -   ??      INPUT              0    0    0    2  O31_6
  ??      -   ??      INPUT              0    0    0    2  O31_8
  ??      -   ??      INPUT              0    0    0    2  O31_11
  ??      -   ??      INPUT              0    0    0    2  O31_47
  ??      -   ??      INPUT              0    0    0    2  O32_5
  ??      -   ??      INPUT              0    0    0    2  O32_6
  ??      -   ??      INPUT              0    0    0    2  O32_8
  ??      -   ??      INPUT              0    0    0    2  O32_11
  ??      -   ??      INPUT              0    0    0    2  O32_47
  ??      -   ??      INPUT              0    0    0    2  O33_5
  ??      -   ??      INPUT              0    0    0    2  O33_6
  ??      -   ??      INPUT              0    0    0    2  O33_8
  ??      -   ??      INPUT              0    0    0    2  O33_11
  ??      -   ??      INPUT              0    0    0    2  O33_47
  ??      -   ??      INPUT              0    0    0    2  O34_5
  ??      -   ??      INPUT              0    0    0    2  O34_6
  ??      -   ??      INPUT              0    0    0    2  O34_8
  ??      -   ??      INPUT              0    0    0    2  O34_11
  ??      -   ??      INPUT              0    0    0    2  O34_47
  ??      -   ??      INPUT              0    0    0    2  O35_5
  ??      -   ??      INPUT              0    0    0    2  O35_6
  ??      -   ??      INPUT              0    0    0    2  O35_8
  ??      -   ??      INPUT              0    0    0    2  O35_11
  ??      -   ??      INPUT              0    0    0    2  O35_47
  ??      -   ??      INPUT              0    0    0    2  O36_5
  ??      -   ??      INPUT              0    0    0    2  O36_6
  ??      -   ??      INPUT              0    0    0    2  O36_8
  ??      -   ??      INPUT              0    0    0    2  O36_11
  ??      -   ??      INPUT              0    0    0    2  O36_47
  ??      -   ??      INPUT              0    0    0    2  O37_5
  ??      -   ??      INPUT              0    0    0    2  O37_6
  ??      -   ??      INPUT              0    0    0    2  O37_8
  ??      -   ??      INPUT              0    0    0    2  O37_11
  ??      -   ??      INPUT              0    0    0    2  O37_47
  ??      -   ??      INPUT              0    0    0    2  O38_5
  ??      -   ??      INPUT              0    0    0    2  O38_6
  ??      -   ??      INPUT              0    0    0    2  O38_8
  ??      -   ??      INPUT              0    0    0    2  O38_11
  ??      -   ??      INPUT              0    0    0    2  O38_47
  ??      -   ??      INPUT              0    0    0    2  O39_5
  ??      -   ??      INPUT              0    0    0    2  O39_6
  ??      -   ??      INPUT              0    0    0    2  O39_8
  ??      -   ??      INPUT              0    0    0    2  O39_11
  ??      -   ??      INPUT              0    0    0    2  O39_47
  ??      -   ??      INPUT              0    0    0    1  O40_5
  ??      -   ??      INPUT              0    0    0    1  O40_6
  ??      -   ??      INPUT              0    0    0    1  O40_8
  ??      -   ??      INPUT    s         0    0    5    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    5    0  ~PIN001
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN005
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN016
  ??      -   ??      INPUT              0    0    5   33  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_18

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              3    7    0    0  Q5
  ??     ??   ??        TRI              3    7    0    0  Q6
  ??     ??   ??        TRI              3    7    0    0  Q8
  ??     ??   ??        TRI              4    6    0    0  Q11
  ??     ??   ??        TRI              4    6    0    0  Q47


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_18

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:7|out:1|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:7|out:1|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:7|out:1|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:1|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:1|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:7|out:1|~8~1~3~7
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:11|out:19|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:11|out:19|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:11|out:19|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:19|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:19|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:11|out:19|~8~1~3~7
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:11|out:22|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:11|out:22|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:11|out:22|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:22|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:22|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:11|out:22|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:11|out:22|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:12|out:16|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:12|out:16|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:12|out:16|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:16|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:16|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:12|out:16|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:12|out:16|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:12|out:17|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:12|out:17|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:12|out:17|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:17|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:17|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:12|out:17|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:12|out:17|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_18

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_5     : INPUT;
O0_6     : INPUT;
O0_8     : INPUT;
O0_11    : INPUT;
O0_47    : INPUT;
O1_5     : INPUT;
O1_6     : INPUT;
O1_8     : INPUT;
O1_11    : INPUT;
O1_47    : INPUT;
O2_5     : INPUT;
O2_6     : INPUT;
O2_8     : INPUT;
O2_11    : INPUT;
O2_47    : INPUT;
O3_5     : INPUT;
O3_6     : INPUT;
O3_8     : INPUT;
O3_11    : INPUT;
O3_47    : INPUT;
O4_5     : INPUT;
O4_6     : INPUT;
O4_8     : INPUT;
O4_11    : INPUT;
O4_47    : INPUT;
O5_5     : INPUT;
O5_6     : INPUT;
O5_8     : INPUT;
O5_11    : INPUT;
O5_47    : INPUT;
O6_5     : INPUT;
O6_6     : INPUT;
O6_8     : INPUT;
O6_11    : INPUT;
O6_47    : INPUT;
O7_5     : INPUT;
O7_6     : INPUT;
O7_8     : INPUT;
O7_11    : INPUT;
O7_47    : INPUT;
O8_5     : INPUT;
O8_6     : INPUT;
O8_8     : INPUT;
O8_11    : INPUT;
O8_47    : INPUT;
O9_5     : INPUT;
O9_6     : INPUT;
O9_8     : INPUT;
O9_11    : INPUT;
O9_47    : INPUT;
O10_5    : INPUT;
O10_6    : INPUT;
O10_8    : INPUT;
O10_11   : INPUT;
O10_47   : INPUT;
O11_5    : INPUT;
O11_6    : INPUT;
O11_8    : INPUT;
O11_11   : INPUT;
O11_47   : INPUT;
O12_5    : INPUT;
O12_6    : INPUT;
O12_8    : INPUT;
O12_11   : INPUT;
O12_47   : INPUT;
O13_5    : INPUT;
O13_6    : INPUT;
O13_8    : INPUT;
O13_11   : INPUT;
O13_47   : INPUT;
O14_5    : INPUT;
O14_6    : INPUT;
O14_8    : INPUT;
O14_11   : INPUT;
O14_47   : INPUT;
O15_5    : INPUT;
O15_6    : INPUT;
O15_8    : INPUT;
O15_11   : INPUT;
O15_47   : INPUT;
O16_5    : INPUT;
O16_6    : INPUT;
O16_8    : INPUT;
O16_11   : INPUT;
O16_47   : INPUT;
O17_5    : INPUT;
O17_6    : INPUT;
O17_8    : INPUT;
O17_11   : INPUT;
O17_47   : INPUT;
O18_5    : INPUT;
O18_6    : INPUT;
O18_8    : INPUT;
O18_11   : INPUT;
O18_47   : INPUT;
O19_5    : INPUT;
O19_6    : INPUT;
O19_8    : INPUT;
O19_11   : INPUT;
O19_47   : INPUT;
O20_5    : INPUT;
O20_6    : INPUT;
O20_8    : INPUT;
O20_11   : INPUT;
O20_47   : INPUT;
O21_5    : INPUT;
O21_6    : INPUT;
O21_8    : INPUT;
O21_11   : INPUT;
O21_47   : INPUT;
O22_5    : INPUT;
O22_6    : INPUT;
O22_8    : INPUT;
O22_11   : INPUT;
O22_47   : INPUT;
O23_5    : INPUT;
O23_6    : INPUT;
O23_8    : INPUT;
O23_11   : INPUT;
O23_47   : INPUT;
O24_5    : INPUT;
O24_6    : INPUT;
O24_8    : INPUT;
O24_11   : INPUT;
O24_47   : INPUT;
O25_5    : INPUT;
O25_6    : INPUT;
O25_8    : INPUT;
O25_11   : INPUT;
O25_47   : INPUT;
O26_5    : INPUT;
O26_6    : INPUT;
O26_8    : INPUT;
O26_11   : INPUT;
O26_47   : INPUT;
O27_5    : INPUT;
O27_6    : INPUT;
O27_8    : INPUT;
O27_11   : INPUT;
O27_47   : INPUT;
O28_5    : INPUT;
O28_6    : INPUT;
O28_8    : INPUT;
O28_11   : INPUT;
O28_47   : INPUT;
O29_5    : INPUT;
O29_6    : INPUT;
O29_8    : INPUT;
O29_11   : INPUT;
O29_47   : INPUT;
O30_5    : INPUT;
O30_6    : INPUT;
O30_8    : INPUT;
O30_11   : INPUT;
O30_47   : INPUT;
O31_5    : INPUT;
O31_6    : INPUT;
O31_8    : INPUT;
O31_11   : INPUT;
O31_47   : INPUT;
O32_5    : INPUT;
O32_6    : INPUT;
O32_8    : INPUT;
O32_11   : INPUT;
O32_47   : INPUT;
O33_5    : INPUT;
O33_6    : INPUT;
O33_8    : INPUT;
O33_11   : INPUT;
O33_47   : INPUT;
O34_5    : INPUT;
O34_6    : INPUT;
O34_8    : INPUT;
O34_11   : INPUT;
O34_47   : INPUT;
O35_5    : INPUT;
O35_6    : INPUT;
O35_8    : INPUT;
O35_11   : INPUT;
O35_47   : INPUT;
O36_5    : INPUT;
O36_6    : INPUT;
O36_8    : INPUT;
O36_11   : INPUT;
O36_47   : INPUT;
O37_5    : INPUT;
O37_6    : INPUT;
O37_8    : INPUT;
O37_11   : INPUT;
O37_47   : INPUT;
O38_5    : INPUT;
O38_6    : INPUT;
O38_8    : INPUT;
O38_11   : INPUT;
O38_47   : INPUT;
O39_5    : INPUT;
O39_6    : INPUT;
O39_8    : INPUT;
O39_11   : INPUT;
O39_47   : INPUT;
O40_5    : INPUT;
O40_6    : INPUT;
O40_8    : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN005  : INPUT;
~PIN016  : INPUT;

-- Node name is 'Q5' 
-- Equation name is 'Q5', type is output 
Q5       = TRI(_N005,  _EQ001);
_N005    = LCELL( _EQ002);
  _EQ002 = !_N032 & !_N033 & !_N034 & !_N035 & !_N036 & !_N037 & !_N038 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q6' 
-- Equation name is 'Q6', type is output 
Q6       = TRI(_N004,  _EQ003);
_N004    = LCELL( _EQ004);
  _EQ004 = !_N025 & !_N026 & !_N027 & !_N028 & !_N029 & !_N030 & !_N031 & 
             !~PIN000;
  _EQ003 = !~PIN001 &  RD;

-- Node name is 'Q8' 
-- Equation name is 'Q8', type is output 
Q8       = TRI(_N003,  _EQ005);
_N003    = LCELL( _EQ006);
  _EQ006 = !_N018 & !_N019 & !_N020 & !_N021 & !_N022 & !_N023 & !_N024 & 
             !~PIN000;
  _EQ005 = !~PIN001 &  RD;

-- Node name is 'Q11' 
-- Equation name is 'Q11', type is output 
Q11      = TRI(_N002,  _EQ007);
_N002    = LCELL( _EQ008);
  _EQ008 = !_N012 & !_N013 & !_N014 & !_N015 & !_N016 & !_N017 & !~PIN000 & 
             !~PIN016;
  _EQ007 = !~PIN001 &  RD;

-- Node name is 'Q47' 
-- Equation name is 'Q47', type is output 
Q47      = TRI(_N001,  _EQ009);
_N001    = LCELL( _EQ010);
  _EQ010 = !_N006 & !_N007 & !_N008 & !_N009 & !_N010 & !_N011 & !~PIN000 & 
             !~PIN005;
  _EQ009 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:1|~8~1~3~2' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ011);
  _EQ011 =  AB1 & !O4_47 & !O5_47 & !O6_47 & !O7_47 &  RD
         #  AB2 & !O8_47 & !O9_47 & !O10_47 & !O11_47 &  RD
         #  AB3 & !O12_47 & !O13_47 & !O14_47 & !O15_47 &  RD
         #  AB4 & !O16_47 & !O17_47 & !O18_47 & !O19_47 &  RD
         #  AB6 & !O24_47 & !O25_47 & !O26_47 & !O27_47 &  RD
         #  AB7 & !O28_47 & !O29_47 & !O30_47 & !O31_47 &  RD
         #  AB8 & !O32_47 & !O33_47 & !O34_47 & !O35_47 &  RD
         #  AB9 & !O36_47 & !O37_47 & !O38_47 & !O39_47 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:1|~8~1~3~3' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ012);
  _EQ012 =  AB5 & !O20_47 & !O21_47 & !O22_47 & !O23_47 &  RD
         #  AB0 & !O0_47 & !O1_47 & !O2_47 & !O3_47 &  RD
         #  AB1 &  A0 &  A1 & !O7_47 &  RD
         #  AB2 &  A0 &  A1 & !O11_47 &  RD
         #  AB3 &  A0 &  A1 & !O15_47 &  RD
         #  AB4 &  A0 &  A1 & !O19_47 &  RD
         #  AB6 &  A0 &  A1 & !O27_47 &  RD
         #  AB7 &  A0 &  A1 & !O31_47 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:1|~8~1~3~4' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ013);
  _EQ013 =  AB8 &  A0 &  A1 & !O35_47 &  RD
         #  AB9 &  A0 &  A1 & !O39_47 &  RD
         #  AB5 &  A0 &  A1 & !O23_47 &  RD
         #  AB0 &  A0 &  A1 & !O3_47 &  RD
         #  AB1 & !A0 &  A1 & !O6_47 &  RD
         #  AB1 &  A0 & !A1 & !O5_47 &  RD
         #  AB2 & !A0 &  A1 & !O10_47 &  RD
         #  AB2 &  A0 & !A1 & !O9_47 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:1|~8~1~3~5' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ014);
  _EQ014 =  AB3 & !A0 &  A1 & !O14_47 &  RD
         #  AB3 &  A0 & !A1 & !O13_47 &  RD
         #  AB4 & !A0 &  A1 & !O18_47 &  RD
         #  AB4 &  A0 & !A1 & !O17_47 &  RD
         #  AB6 & !A0 &  A1 & !O26_47 &  RD
         #  AB6 &  A0 & !A1 & !O25_47 &  RD
         #  AB7 & !A0 &  A1 & !O30_47 &  RD
         #  AB7 &  A0 & !A1 & !O29_47 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:1|~8~1~3~6' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ015);
  _EQ015 =  AB8 & !A0 &  A1 & !O34_47 &  RD
         #  AB8 &  A0 & !A1 & !O33_47 &  RD
         #  AB9 & !A0 &  A1 & !O38_47 &  RD
         #  AB9 &  A0 & !A1 & !O37_47 &  RD
         #  AB5 & !A0 &  A1 & !O22_47 &  RD
         #  AB5 &  A0 & !A1 & !O21_47 &  RD
         #  AB0 & !A0 &  A1 & !O2_47 &  RD
         #  AB0 &  A0 & !A1 & !O1_47 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:1|~8~1~3~7' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ016);
  _EQ016 =  AB1 & !A0 & !A1 & !O4_47 &  RD
         #  AB2 & !A0 & !A1 & !O8_47 &  RD
         #  AB3 & !A0 & !A1 & !O12_47 &  RD
         #  AB4 & !A0 & !A1 & !O16_47 &  RD
         #  AB6 & !A0 & !A1 & !O24_47 &  RD
         #  AB7 & !A0 & !A1 & !O28_47 &  RD
         #  AB8 & !A0 & !A1 & !O32_47 &  RD
         #  AB9 & !A0 & !A1 & !O36_47 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:19|~8~1~3~2' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ017);
  _EQ017 =  AB1 & !O4_11 & !O5_11 & !O6_11 & !O7_11 &  RD
         #  AB2 & !O8_11 & !O9_11 & !O10_11 & !O11_11 &  RD
         #  AB3 & !O12_11 & !O13_11 & !O14_11 & !O15_11 &  RD
         #  AB4 & !O16_11 & !O17_11 & !O18_11 & !O19_11 &  RD
         #  AB6 & !O24_11 & !O25_11 & !O26_11 & !O27_11 &  RD
         #  AB7 & !O28_11 & !O29_11 & !O30_11 & !O31_11 &  RD
         #  AB8 & !O32_11 & !O33_11 & !O34_11 & !O35_11 &  RD
         #  AB9 & !O36_11 & !O37_11 & !O38_11 & !O39_11 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:19|~8~1~3~3' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ018);
  _EQ018 =  AB5 & !O20_11 & !O21_11 & !O22_11 & !O23_11 &  RD
         #  AB0 & !O0_11 & !O1_11 & !O2_11 & !O3_11 &  RD
         #  AB1 &  A0 &  A1 & !O7_11 &  RD
         #  AB2 &  A0 &  A1 & !O11_11 &  RD
         #  AB3 &  A0 &  A1 & !O15_11 &  RD
         #  AB4 &  A0 &  A1 & !O19_11 &  RD
         #  AB6 &  A0 &  A1 & !O27_11 &  RD
         #  AB7 &  A0 &  A1 & !O31_11 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:19|~8~1~3~4' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ019);
  _EQ019 =  AB8 &  A0 &  A1 & !O35_11 &  RD
         #  AB9 &  A0 &  A1 & !O39_11 &  RD
         #  AB5 &  A0 &  A1 & !O23_11 &  RD
         #  AB0 &  A0 &  A1 & !O3_11 &  RD
         #  AB1 & !A0 &  A1 & !O6_11 &  RD
         #  AB1 &  A0 & !A1 & !O5_11 &  RD
         #  AB2 & !A0 &  A1 & !O10_11 &  RD
         #  AB2 &  A0 & !A1 & !O9_11 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:19|~8~1~3~5' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ020);
  _EQ020 =  AB3 & !A0 &  A1 & !O14_11 &  RD
         #  AB3 &  A0 & !A1 & !O13_11 &  RD
         #  AB4 & !A0 &  A1 & !O18_11 &  RD
         #  AB4 &  A0 & !A1 & !O17_11 &  RD
         #  AB6 & !A0 &  A1 & !O26_11 &  RD
         #  AB6 &  A0 & !A1 & !O25_11 &  RD
         #  AB7 & !A0 &  A1 & !O30_11 &  RD
         #  AB7 &  A0 & !A1 & !O29_11 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:19|~8~1~3~6' 
-- Equation name is '_N016', type is buried 
-- synthesized logic cell 
_N016    = LCELL( _EQ021);
  _EQ021 =  AB8 & !A0 &  A1 & !O34_11 &  RD
         #  AB8 &  A0 & !A1 & !O33_11 &  RD
         #  AB9 & !A0 &  A1 & !O38_11 &  RD
         #  AB9 &  A0 & !A1 & !O37_11 &  RD
         #  AB5 & !A0 &  A1 & !O22_11 &  RD
         #  AB5 &  A0 & !A1 & !O21_11 &  RD
         #  AB0 & !A0 &  A1 & !O2_11 &  RD
         #  AB0 &  A0 & !A1 & !O1_11 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:19|~8~1~3~7' 
-- Equation name is '_N017', type is buried 
-- synthesized logic cell 
_N017    = LCELL( _EQ022);
  _EQ022 =  AB1 & !A0 & !A1 & !O4_11 &  RD
         #  AB2 & !A0 & !A1 & !O8_11 &  RD
         #  AB3 & !A0 & !A1 & !O12_11 &  RD
         #  AB4 & !A0 & !A1 & !O16_11 &  RD
         #  AB6 & !A0 & !A1 & !O24_11 &  RD
         #  AB7 & !A0 & !A1 & !O28_11 &  RD
         #  AB8 & !A0 & !A1 & !O32_11 &  RD
         #  AB9 & !A0 & !A1 & !O36_11 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:22|~8~1~3~2' 
-- Equation name is '_N018', type is buried 
-- synthesized logic cell 
_N018    = LCELL( _EQ023);
  _EQ023 =  AB1 & !O4_8 & !O5_8 & !O6_8 & !O7_8 &  RD
         #  AB2 & !O8_8 & !O9_8 & !O10_8 & !O11_8 &  RD
         #  AB3 & !O12_8 & !O13_8 & !O14_8 & !O15_8 &  RD
         #  AB4 & !O16_8 & !O17_8 & !O18_8 & !O19_8 &  RD
         #  AB6 & !O24_8 & !O25_8 & !O26_8 & !O27_8 &  RD
         #  AB7 & !O28_8 & !O29_8 & !O30_8 & !O31_8 &  RD
         #  AB8 & !O32_8 & !O33_8 & !O34_8 & !O35_8 &  RD
         #  AB9 & !O36_8 & !O37_8 & !O38_8 & !O39_8 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:22|~8~1~3~3' 
-- Equation name is '_N019', type is buried 
-- synthesized logic cell 
_N019    = LCELL( _EQ024);
  _EQ024 =  AB5 & !O20_8 & !O21_8 & !O22_8 & !O23_8 &  RD
         #  AB0 & !O0_8 & !O1_8 & !O2_8 & !O3_8 &  RD
         #  AB1 &  A0 &  A1 & !O7_8 &  RD
         #  AB2 &  A0 &  A1 & !O11_8 &  RD
         #  AB3 &  A0 &  A1 & !O15_8 &  RD
         #  AB4 &  A0 &  A1 & !O19_8 &  RD
         #  AB6 &  A0 &  A1 & !O27_8 &  RD
         #  AB7 &  A0 &  A1 & !O31_8 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:22|~8~1~3~4' 
-- Equation name is '_N020', type is buried 
-- synthesized logic cell 
_N020    = LCELL( _EQ025);
  _EQ025 =  AB8 &  A0 &  A1 & !O35_8 &  RD
         #  AB9 &  A0 &  A1 & !O39_8 &  RD
         #  AB5 &  A0 &  A1 & !O23_8 &  RD
         #  AB0 &  A0 &  A1 & !O3_8 &  RD
         #  AB1 & !A0 &  A1 & !O6_8 &  RD
         #  AB1 &  A0 & !A1 & !O5_8 &  RD
         #  AB2 & !A0 &  A1 & !O10_8 &  RD
         #  AB2 &  A0 & !A1 & !O9_8 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:22|~8~1~3~5' 
-- Equation name is '_N021', type is buried 
-- synthesized logic cell 
_N021    = LCELL( _EQ026);
  _EQ026 =  AB3 & !A0 &  A1 & !O14_8 &  RD
         #  AB3 &  A0 & !A1 & !O13_8 &  RD
         #  AB4 & !A0 &  A1 & !O18_8 &  RD
         #  AB4 &  A0 & !A1 & !O17_8 &  RD
         #  AB6 & !A0 &  A1 & !O26_8 &  RD
         #  AB6 &  A0 & !A1 & !O25_8 &  RD
         #  AB7 & !A0 &  A1 & !O30_8 &  RD
         #  AB7 &  A0 & !A1 & !O29_8 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:22|~8~1~3~6' 
-- Equation name is '_N022', type is buried 
-- synthesized logic cell 
_N022    = LCELL( _EQ027);
  _EQ027 =  AB8 & !A0 &  A1 & !O34_8 &  RD
         #  AB8 &  A0 & !A1 & !O33_8 &  RD
         #  AB9 & !A0 &  A1 & !O38_8 &  RD
         #  AB9 &  A0 & !A1 & !O37_8 &  RD
         #  AB5 & !A0 &  A1 & !O22_8 &  RD
         #  AB5 &  A0 & !A1 & !O21_8 &  RD
         #  AB0 & !A0 &  A1 & !O2_8 &  RD
         #  AB0 &  A0 & !A1 & !O1_8 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:22|~8~1~3~7' 
-- Equation name is '_N023', type is buried 
-- synthesized logic cell 
_N023    = LCELL( _EQ028);
  _EQ028 =  AB1 & !A0 & !A1 & !O4_8 &  RD
         #  AB2 & !A0 & !A1 & !O8_8 &  RD
         #  AB3 & !A0 & !A1 & !O12_8 &  RD
         #  AB4 & !A0 & !A1 & !O16_8 &  RD
         #  AB6 & !A0 & !A1 & !O24_8 &  RD
         #  AB7 & !A0 & !A1 & !O28_8 &  RD
         #  AB8 & !A0 & !A1 & !O32_8 &  RD
         #  AB9 & !A0 & !A1 & !O36_8 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:22|~8~1~3~8' 
-- Equation name is '_N024', type is buried 
-- synthesized logic cell 
_N024    = LCELL( _EQ029);
  _EQ029 =  AB5 & !A0 & !A1 & !O20_8 &  RD
         #  AB0 & !A0 & !A1 & !O0_8 &  RD
         #  AB10 & !O40_8 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:16|~8~1~3~2' 
-- Equation name is '_N025', type is buried 
-- synthesized logic cell 
_N025    = LCELL( _EQ030);
  _EQ030 =  AB1 & !O4_6 & !O5_6 & !O6_6 & !O7_6 &  RD
         #  AB2 & !O8_6 & !O9_6 & !O10_6 & !O11_6 &  RD
         #  AB3 & !O12_6 & !O13_6 & !O14_6 & !O15_6 &  RD
         #  AB4 & !O16_6 & !O17_6 & !O18_6 & !O19_6 &  RD
         #  AB6 & !O24_6 & !O25_6 & !O26_6 & !O27_6 &  RD
         #  AB7 & !O28_6 & !O29_6 & !O30_6 & !O31_6 &  RD
         #  AB8 & !O32_6 & !O33_6 & !O34_6 & !O35_6 &  RD
         #  AB9 & !O36_6 & !O37_6 & !O38_6 & !O39_6 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:16|~8~1~3~3' 
-- Equation name is '_N026', type is buried 
-- synthesized logic cell 
_N026    = LCELL( _EQ031);
  _EQ031 =  AB5 & !O20_6 & !O21_6 & !O22_6 & !O23_6 &  RD
         #  AB0 & !O0_6 & !O1_6 & !O2_6 & !O3_6 &  RD
         #  AB1 &  A0 &  A1 & !O7_6 &  RD
         #  AB2 &  A0 &  A1 & !O11_6 &  RD
         #  AB3 &  A0 &  A1 & !O15_6 &  RD
         #  AB4 &  A0 &  A1 & !O19_6 &  RD
         #  AB6 &  A0 &  A1 & !O27_6 &  RD
         #  AB7 &  A0 &  A1 & !O31_6 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:16|~8~1~3~4' 
-- Equation name is '_N027', type is buried 
-- synthesized logic cell 
_N027    = LCELL( _EQ032);
  _EQ032 =  AB8 &  A0 &  A1 & !O35_6 &  RD
         #  AB9 &  A0 &  A1 & !O39_6 &  RD
         #  AB5 &  A0 &  A1 & !O23_6 &  RD
         #  AB0 &  A0 &  A1 & !O3_6 &  RD
         #  AB1 & !A0 &  A1 & !O6_6 &  RD
         #  AB1 &  A0 & !A1 & !O5_6 &  RD
         #  AB2 & !A0 &  A1 & !O10_6 &  RD
         #  AB2 &  A0 & !A1 & !O9_6 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:16|~8~1~3~5' 
-- Equation name is '_N028', type is buried 
-- synthesized logic cell 
_N028    = LCELL( _EQ033);
  _EQ033 =  AB3 & !A0 &  A1 & !O14_6 &  RD
         #  AB3 &  A0 & !A1 & !O13_6 &  RD
         #  AB4 & !A0 &  A1 & !O18_6 &  RD
         #  AB4 &  A0 & !A1 & !O17_6 &  RD
         #  AB6 & !A0 &  A1 & !O26_6 &  RD
         #  AB6 &  A0 & !A1 & !O25_6 &  RD
         #  AB7 & !A0 &  A1 & !O30_6 &  RD
         #  AB7 &  A0 & !A1 & !O29_6 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:16|~8~1~3~6' 
-- Equation name is '_N029', type is buried 
-- synthesized logic cell 
_N029    = LCELL( _EQ034);
  _EQ034 =  AB8 & !A0 &  A1 & !O34_6 &  RD
         #  AB8 &  A0 & !A1 & !O33_6 &  RD
         #  AB9 & !A0 &  A1 & !O38_6 &  RD
         #  AB9 &  A0 & !A1 & !O37_6 &  RD
         #  AB5 & !A0 &  A1 & !O22_6 &  RD
         #  AB5 &  A0 & !A1 & !O21_6 &  RD
         #  AB0 & !A0 &  A1 & !O2_6 &  RD
         #  AB0 &  A0 & !A1 & !O1_6 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:16|~8~1~3~7' 
-- Equation name is '_N030', type is buried 
-- synthesized logic cell 
_N030    = LCELL( _EQ035);
  _EQ035 =  AB1 & !A0 & !A1 & !O4_6 &  RD
         #  AB2 & !A0 & !A1 & !O8_6 &  RD
         #  AB3 & !A0 & !A1 & !O12_6 &  RD
         #  AB4 & !A0 & !A1 & !O16_6 &  RD
         #  AB6 & !A0 & !A1 & !O24_6 &  RD
         #  AB7 & !A0 & !A1 & !O28_6 &  RD
         #  AB8 & !A0 & !A1 & !O32_6 &  RD
         #  AB9 & !A0 & !A1 & !O36_6 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:16|~8~1~3~8' 
-- Equation name is '_N031', type is buried 
-- synthesized logic cell 
_N031    = LCELL( _EQ036);
  _EQ036 =  AB5 & !A0 & !A1 & !O20_6 &  RD
         #  AB0 & !A0 & !A1 & !O0_6 &  RD
         #  AB10 & !O40_6 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:17|~8~1~3~2' 
-- Equation name is '_N032', type is buried 
-- synthesized logic cell 
_N032    = LCELL( _EQ037);
  _EQ037 =  AB1 & !O4_5 & !O5_5 & !O6_5 & !O7_5 &  RD
         #  AB2 & !O8_5 & !O9_5 & !O10_5 & !O11_5 &  RD
         #  AB3 & !O12_5 & !O13_5 & !O14_5 & !O15_5 &  RD
         #  AB4 & !O16_5 & !O17_5 & !O18_5 & !O19_5 &  RD
         #  AB6 & !O24_5 & !O25_5 & !O26_5 & !O27_5 &  RD
         #  AB7 & !O28_5 & !O29_5 & !O30_5 & !O31_5 &  RD
         #  AB8 & !O32_5 & !O33_5 & !O34_5 & !O35_5 &  RD
         #  AB9 & !O36_5 & !O37_5 & !O38_5 & !O39_5 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:17|~8~1~3~3' 
-- Equation name is '_N033', type is buried 
-- synthesized logic cell 
_N033    = LCELL( _EQ038);
  _EQ038 =  AB5 & !O20_5 & !O21_5 & !O22_5 & !O23_5 &  RD
         #  AB0 & !O0_5 & !O1_5 & !O2_5 & !O3_5 &  RD
         #  AB1 &  A0 &  A1 & !O7_5 &  RD
         #  AB2 &  A0 &  A1 & !O11_5 &  RD
         #  AB3 &  A0 &  A1 & !O15_5 &  RD
         #  AB4 &  A0 &  A1 & !O19_5 &  RD
         #  AB6 &  A0 &  A1 & !O27_5 &  RD
         #  AB7 &  A0 &  A1 & !O31_5 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:17|~8~1~3~4' 
-- Equation name is '_N034', type is buried 
-- synthesized logic cell 
_N034    = LCELL( _EQ039);
  _EQ039 =  AB8 &  A0 &  A1 & !O35_5 &  RD
         #  AB9 &  A0 &  A1 & !O39_5 &  RD
         #  AB5 &  A0 &  A1 & !O23_5 &  RD
         #  AB0 &  A0 &  A1 & !O3_5 &  RD
         #  AB1 & !A0 &  A1 & !O6_5 &  RD
         #  AB1 &  A0 & !A1 & !O5_5 &  RD
         #  AB2 & !A0 &  A1 & !O10_5 &  RD
         #  AB2 &  A0 & !A1 & !O9_5 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:17|~8~1~3~5' 
-- Equation name is '_N035', type is buried 
-- synthesized logic cell 
_N035    = LCELL( _EQ040);
  _EQ040 =  AB3 & !A0 &  A1 & !O14_5 &  RD
         #  AB3 &  A0 & !A1 & !O13_5 &  RD
         #  AB4 & !A0 &  A1 & !O18_5 &  RD
         #  AB4 &  A0 & !A1 & !O17_5 &  RD
         #  AB6 & !A0 &  A1 & !O26_5 &  RD
         #  AB6 &  A0 & !A1 & !O25_5 &  RD
         #  AB7 & !A0 &  A1 & !O30_5 &  RD
         #  AB7 &  A0 & !A1 & !O29_5 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:17|~8~1~3~6' 
-- Equation name is '_N036', type is buried 
-- synthesized logic cell 
_N036    = LCELL( _EQ041);
  _EQ041 =  AB8 & !A0 &  A1 & !O34_5 &  RD
         #  AB8 &  A0 & !A1 & !O33_5 &  RD
         #  AB9 & !A0 &  A1 & !O38_5 &  RD
         #  AB9 &  A0 & !A1 & !O37_5 &  RD
         #  AB5 & !A0 &  A1 & !O22_5 &  RD
         #  AB5 &  A0 & !A1 & !O21_5 &  RD
         #  AB0 & !A0 &  A1 & !O2_5 &  RD
         #  AB0 &  A0 & !A1 & !O1_5 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:17|~8~1~3~7' 
-- Equation name is '_N037', type is buried 
-- synthesized logic cell 
_N037    = LCELL( _EQ042);
  _EQ042 =  AB1 & !A0 & !A1 & !O4_5 &  RD
         #  AB2 & !A0 & !A1 & !O8_5 &  RD
         #  AB3 & !A0 & !A1 & !O12_5 &  RD
         #  AB4 & !A0 & !A1 & !O16_5 &  RD
         #  AB6 & !A0 & !A1 & !O24_5 &  RD
         #  AB7 & !A0 & !A1 & !O28_5 &  RD
         #  AB8 & !A0 & !A1 & !O32_5 &  RD
         #  AB9 & !A0 & !A1 & !O36_5 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:17|~8~1~3~8' 
-- Equation name is '_N038', type is buried 
-- synthesized logic cell 
_N038    = LCELL( _EQ043);
  _EQ043 =  AB5 & !A0 & !A1 & !O20_5 &  RD
         #  AB0 & !A0 & !A1 & !O0_5 &  RD
         #  AB10 & !O40_5 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_19

***** Logic for device 'out56_19' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_19

** ERROR SUMMARY **

Error: Project requires too many (226/64) I/O pins
Error: Project requires too many (197/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_19

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  18.87
Total fan-in:                                   755

Total input pins required:                     221
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     40
Total flipflops required:                        0

Synthesized logic cells:                        35/  48   ( 72%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_19

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0   20  AB0
  ??      -   ??      INPUT              0    0    0   20  AB1
  ??      -   ??      INPUT              0    0    0   20  AB2
  ??      -   ??      INPUT              0    0    0   20  AB3
  ??      -   ??      INPUT              0    0    0   20  AB4
  ??      -   ??      INPUT              0    0    0   20  AB5
  ??      -   ??      INPUT              0    0    0   20  AB6
  ??      -   ??      INPUT              0    0    0   20  AB7
  ??      -   ??      INPUT              0    0    0   20  AB8
  ??      -   ??      INPUT              0    0    0   20  AB9
  ??      -   ??      INPUT              0    0    0    5  AB10
  ??      -   ??      INPUT              0    0    0   30  A0
  ??      -   ??      INPUT              0    0    0   30  A1
  ??      -   ??      INPUT              0    0    0    2  O0_7
  ??      -   ??      INPUT              0    0    0    2  O0_23
  ??      -   ??      INPUT              0    0    0    2  O0_26
  ??      -   ??      INPUT              0    0    0    2  O0_30
  ??      -   ??      INPUT              0    0    0    2  O0_53
  ??      -   ??      INPUT              0    0    0    2  O1_7
  ??      -   ??      INPUT              0    0    0    2  O1_23
  ??      -   ??      INPUT              0    0    0    2  O1_26
  ??      -   ??      INPUT              0    0    0    2  O1_30
  ??      -   ??      INPUT              0    0    0    2  O1_53
  ??      -   ??      INPUT              0    0    0    2  O2_7
  ??      -   ??      INPUT              0    0    0    2  O2_23
  ??      -   ??      INPUT              0    0    0    2  O2_26
  ??      -   ??      INPUT              0    0    0    2  O2_30
  ??      -   ??      INPUT              0    0    0    2  O2_53
  ??      -   ??      INPUT              0    0    0    2  O3_7
  ??      -   ??      INPUT              0    0    0    2  O3_23
  ??      -   ??      INPUT              0    0    0    2  O3_26
  ??      -   ??      INPUT              0    0    0    2  O3_30
  ??      -   ??      INPUT              0    0    0    2  O3_53
  ??      -   ??      INPUT              0    0    0    2  O4_7
  ??      -   ??      INPUT              0    0    0    2  O4_23
  ??      -   ??      INPUT              0    0    0    2  O4_26
  ??      -   ??      INPUT              0    0    0    2  O4_30
  ??      -   ??      INPUT              0    0    0    2  O4_53
  ??      -   ??      INPUT              0    0    0    2  O5_7
  ??      -   ??      INPUT              0    0    0    2  O5_23
  ??      -   ??      INPUT              0    0    0    2  O5_26
  ??      -   ??      INPUT              0    0    0    2  O5_30
  ??      -   ??      INPUT              0    0    0    2  O5_53
  ??      -   ??      INPUT              0    0    0    2  O6_7
  ??      -   ??      INPUT              0    0    0    2  O6_23
  ??      -   ??      INPUT              0    0    0    2  O6_26
  ??      -   ??      INPUT              0    0    0    2  O6_30
  ??      -   ??      INPUT              0    0    0    2  O6_53
  ??      -   ??      INPUT              0    0    0    2  O7_7
  ??      -   ??      INPUT              0    0    0    2  O7_23
  ??      -   ??      INPUT              0    0    0    2  O7_26
  ??      -   ??      INPUT              0    0    0    2  O7_30
  ??      -   ??      INPUT              0    0    0    2  O7_53
  ??      -   ??      INPUT              0    0    0    2  O8_7
  ??      -   ??      INPUT              0    0    0    2  O8_23
  ??      -   ??      INPUT              0    0    0    2  O8_26
  ??      -   ??      INPUT              0    0    0    2  O8_30
  ??      -   ??      INPUT              0    0    0    2  O8_53
  ??      -   ??      INPUT              0    0    0    2  O9_7
  ??      -   ??      INPUT              0    0    0    2  O9_23
  ??      -   ??      INPUT              0    0    0    2  O9_26
  ??      -   ??      INPUT              0    0    0    2  O9_30
  ??      -   ??      INPUT              0    0    0    2  O9_53
  ??      -   ??      INPUT              0    0    0    2  O10_7
  ??      -   ??      INPUT              0    0    0    2  O10_23
  ??      -   ??      INPUT              0    0    0    2  O10_26
  ??      -   ??      INPUT              0    0    0    2  O10_30
  ??      -   ??      INPUT              0    0    0    2  O10_53
  ??      -   ??      INPUT              0    0    0    2  O11_7
  ??      -   ??      INPUT              0    0    0    2  O11_23
  ??      -   ??      INPUT              0    0    0    2  O11_26
  ??      -   ??      INPUT              0    0    0    2  O11_30
  ??      -   ??      INPUT              0    0    0    2  O11_53
  ??      -   ??      INPUT              0    0    0    2  O12_7
  ??      -   ??      INPUT              0    0    0    2  O12_23
  ??      -   ??      INPUT              0    0    0    2  O12_26
  ??      -   ??      INPUT              0    0    0    2  O12_30
  ??      -   ??      INPUT              0    0    0    2  O12_53
  ??      -   ??      INPUT              0    0    0    2  O13_7
  ??      -   ??      INPUT              0    0    0    2  O13_23
  ??      -   ??      INPUT              0    0    0    2  O13_26
  ??      -   ??      INPUT              0    0    0    2  O13_30
  ??      -   ??      INPUT              0    0    0    2  O13_53
  ??      -   ??      INPUT              0    0    0    2  O14_7
  ??      -   ??      INPUT              0    0    0    2  O14_23
  ??      -   ??      INPUT              0    0    0    2  O14_26
  ??      -   ??      INPUT              0    0    0    2  O14_30
  ??      -   ??      INPUT              0    0    0    2  O14_53
  ??      -   ??      INPUT              0    0    0    2  O15_7
  ??      -   ??      INPUT              0    0    0    2  O15_23
  ??      -   ??      INPUT              0    0    0    2  O15_26
  ??      -   ??      INPUT              0    0    0    2  O15_30
  ??      -   ??      INPUT              0    0    0    2  O15_53
  ??      -   ??      INPUT              0    0    0    2  O16_7
  ??      -   ??      INPUT              0    0    0    2  O16_23
  ??      -   ??      INPUT              0    0    0    2  O16_26
  ??      -   ??      INPUT              0    0    0    2  O16_30
  ??      -   ??      INPUT              0    0    0    2  O16_53
  ??      -   ??      INPUT              0    0    0    2  O17_7
  ??      -   ??      INPUT              0    0    0    2  O17_23
  ??      -   ??      INPUT              0    0    0    2  O17_26
  ??      -   ??      INPUT              0    0    0    2  O17_30
  ??      -   ??      INPUT              0    0    0    2  O17_53
  ??      -   ??      INPUT              0    0    0    2  O18_7
  ??      -   ??      INPUT              0    0    0    2  O18_23
  ??      -   ??      INPUT              0    0    0    2  O18_26
  ??      -   ??      INPUT              0    0    0    2  O18_30
  ??      -   ??      INPUT              0    0    0    2  O18_53
  ??      -   ??      INPUT              0    0    0    2  O19_7
  ??      -   ??      INPUT              0    0    0    2  O19_23
  ??      -   ??      INPUT              0    0    0    2  O19_26
  ??      -   ??      INPUT              0    0    0    2  O19_30
  ??      -   ??      INPUT              0    0    0    2  O19_53
  ??      -   ??      INPUT              0    0    0    2  O20_7
  ??      -   ??      INPUT              0    0    0    2  O20_23
  ??      -   ??      INPUT              0    0    0    2  O20_26
  ??      -   ??      INPUT              0    0    0    2  O20_30
  ??      -   ??      INPUT              0    0    0    2  O20_53
  ??      -   ??      INPUT              0    0    0    2  O21_7
  ??      -   ??      INPUT              0    0    0    2  O21_23
  ??      -   ??      INPUT              0    0    0    2  O21_26
  ??      -   ??      INPUT              0    0    0    2  O21_30
  ??      -   ??      INPUT              0    0    0    2  O21_53
  ??      -   ??      INPUT              0    0    0    2  O22_7
  ??      -   ??      INPUT              0    0    0    2  O22_23
  ??      -   ??      INPUT              0    0    0    2  O22_26
  ??      -   ??      INPUT              0    0    0    2  O22_30
  ??      -   ??      INPUT              0    0    0    2  O22_53
  ??      -   ??      INPUT              0    0    0    2  O23_7
  ??      -   ??      INPUT              0    0    0    2  O23_23
  ??      -   ??      INPUT              0    0    0    2  O23_26
  ??      -   ??      INPUT              0    0    0    2  O23_30
  ??      -   ??      INPUT              0    0    0    2  O23_53
  ??      -   ??      INPUT              0    0    0    2  O24_7
  ??      -   ??      INPUT              0    0    0    2  O24_23
  ??      -   ??      INPUT              0    0    0    2  O24_26
  ??      -   ??      INPUT              0    0    0    2  O24_30
  ??      -   ??      INPUT              0    0    0    2  O24_53
  ??      -   ??      INPUT              0    0    0    2  O25_7
  ??      -   ??      INPUT              0    0    0    2  O25_23
  ??      -   ??      INPUT              0    0    0    2  O25_26
  ??      -   ??      INPUT              0    0    0    2  O25_30
  ??      -   ??      INPUT              0    0    0    2  O25_53
  ??      -   ??      INPUT              0    0    0    2  O26_7
  ??      -   ??      INPUT              0    0    0    2  O26_23
  ??      -   ??      INPUT              0    0    0    2  O26_26
  ??      -   ??      INPUT              0    0    0    2  O26_30
  ??      -   ??      INPUT              0    0    0    2  O26_53
  ??      -   ??      INPUT              0    0    0    2  O27_7
  ??      -   ??      INPUT              0    0    0    2  O27_23
  ??      -   ??      INPUT              0    0    0    2  O27_26
  ??      -   ??      INPUT              0    0    0    2  O27_30
  ??      -   ??      INPUT              0    0    0    2  O27_53
  ??      -   ??      INPUT              0    0    0    2  O28_7
  ??      -   ??      INPUT              0    0    0    2  O28_23
  ??      -   ??      INPUT              0    0    0    2  O28_26
  ??      -   ??      INPUT              0    0    0    2  O28_30
  ??      -   ??      INPUT              0    0    0    2  O28_53
  ??      -   ??      INPUT              0    0    0    2  O29_7
  ??      -   ??      INPUT              0    0    0    2  O29_23
  ??      -   ??      INPUT              0    0    0    2  O29_26
  ??      -   ??      INPUT              0    0    0    2  O29_30
  ??      -   ??      INPUT              0    0    0    2  O29_53
  ??      -   ??      INPUT              0    0    0    2  O30_7
  ??      -   ??      INPUT              0    0    0    2  O30_23
  ??      -   ??      INPUT              0    0    0    2  O30_26
  ??      -   ??      INPUT              0    0    0    2  O30_30
  ??      -   ??      INPUT              0    0    0    2  O30_53
  ??      -   ??      INPUT              0    0    0    2  O31_7
  ??      -   ??      INPUT              0    0    0    2  O31_23
  ??      -   ??      INPUT              0    0    0    2  O31_26
  ??      -   ??      INPUT              0    0    0    2  O31_30
  ??      -   ??      INPUT              0    0    0    2  O31_53
  ??      -   ??      INPUT              0    0    0    2  O32_7
  ??      -   ??      INPUT              0    0    0    2  O32_23
  ??      -   ??      INPUT              0    0    0    2  O32_26
  ??      -   ??      INPUT              0    0    0    2  O32_30
  ??      -   ??      INPUT              0    0    0    2  O32_53
  ??      -   ??      INPUT              0    0    0    2  O33_7
  ??      -   ??      INPUT              0    0    0    2  O33_23
  ??      -   ??      INPUT              0    0    0    2  O33_26
  ??      -   ??      INPUT              0    0    0    2  O33_30
  ??      -   ??      INPUT              0    0    0    2  O33_53
  ??      -   ??      INPUT              0    0    0    2  O34_7
  ??      -   ??      INPUT              0    0    0    2  O34_23
  ??      -   ??      INPUT              0    0    0    2  O34_26
  ??      -   ??      INPUT              0    0    0    2  O34_30
  ??      -   ??      INPUT              0    0    0    2  O34_53
  ??      -   ??      INPUT              0    0    0    2  O35_7
  ??      -   ??      INPUT              0    0    0    2  O35_23
  ??      -   ??      INPUT              0    0    0    2  O35_26
  ??      -   ??      INPUT              0    0    0    2  O35_30
  ??      -   ??      INPUT              0    0    0    2  O35_53
  ??      -   ??      INPUT              0    0    0    2  O36_7
  ??      -   ??      INPUT              0    0    0    2  O36_23
  ??      -   ??      INPUT              0    0    0    2  O36_26
  ??      -   ??      INPUT              0    0    0    2  O36_30
  ??      -   ??      INPUT              0    0    0    2  O36_53
  ??      -   ??      INPUT              0    0    0    2  O37_7
  ??      -   ??      INPUT              0    0    0    2  O37_23
  ??      -   ??      INPUT              0    0    0    2  O37_26
  ??      -   ??      INPUT              0    0    0    2  O37_30
  ??      -   ??      INPUT              0    0    0    2  O37_53
  ??      -   ??      INPUT              0    0    0    2  O38_7
  ??      -   ??      INPUT              0    0    0    2  O38_23
  ??      -   ??      INPUT              0    0    0    2  O38_26
  ??      -   ??      INPUT              0    0    0    2  O38_30
  ??      -   ??      INPUT              0    0    0    2  O38_53
  ??      -   ??      INPUT              0    0    0    2  O39_7
  ??      -   ??      INPUT              0    0    0    2  O39_23
  ??      -   ??      INPUT              0    0    0    2  O39_26
  ??      -   ??      INPUT              0    0    0    2  O39_30
  ??      -   ??      INPUT              0    0    0    2  O39_53
  ??      -   ??      INPUT              0    0    0    1  O40_7
  ??      -   ??      INPUT              0    0    0    1  O40_23
  ??      -   ??      INPUT              0    0    0    1  O40_26
  ??      -   ??      INPUT              0    0    0    1  O40_30
  ??      -   ??      INPUT              0    0    0    1  O40_53
  ??      -   ??      INPUT    s         0    0    5    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    5    0  ~PIN001
  ??      -   ??      INPUT              0    0    5   35  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_19

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              3    7    0    0  Q7
  ??     ??   ??        TRI              3    7    0    0  Q23
  ??     ??   ??        TRI              3    7    0    0  Q26
  ??     ??   ??        TRI              3    7    0    0  Q30
  ??     ??   ??        TRI              3    7    0    0  Q53


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_19

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:1|out:17|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:1|out:17|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:1|out:17|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:17|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:17|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:1|out:17|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:1|out:17|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:9|out:16|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:9|out:16|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:9|out:16|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:16|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:16|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:9|out:16|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:9|out:16|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:9|out:20|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:9|out:20|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:9|out:20|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:20|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:9|out:20|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:9|out:20|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:9|out:20|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:10|out:1|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:10|out:1|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:10|out:1|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:1|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:1|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:10|out:1|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:10|out:1|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:12|out:1|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:12|out:1|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:12|out:1|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:1|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:1|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:12|out:1|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:12|out:1|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_19

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_7     : INPUT;
O0_23    : INPUT;
O0_26    : INPUT;
O0_30    : INPUT;
O0_53    : INPUT;
O1_7     : INPUT;
O1_23    : INPUT;
O1_26    : INPUT;
O1_30    : INPUT;
O1_53    : INPUT;
O2_7     : INPUT;
O2_23    : INPUT;
O2_26    : INPUT;
O2_30    : INPUT;
O2_53    : INPUT;
O3_7     : INPUT;
O3_23    : INPUT;
O3_26    : INPUT;
O3_30    : INPUT;
O3_53    : INPUT;
O4_7     : INPUT;
O4_23    : INPUT;
O4_26    : INPUT;
O4_30    : INPUT;
O4_53    : INPUT;
O5_7     : INPUT;
O5_23    : INPUT;
O5_26    : INPUT;
O5_30    : INPUT;
O5_53    : INPUT;
O6_7     : INPUT;
O6_23    : INPUT;
O6_26    : INPUT;
O6_30    : INPUT;
O6_53    : INPUT;
O7_7     : INPUT;
O7_23    : INPUT;
O7_26    : INPUT;
O7_30    : INPUT;
O7_53    : INPUT;
O8_7     : INPUT;
O8_23    : INPUT;
O8_26    : INPUT;
O8_30    : INPUT;
O8_53    : INPUT;
O9_7     : INPUT;
O9_23    : INPUT;
O9_26    : INPUT;
O9_30    : INPUT;
O9_53    : INPUT;
O10_7    : INPUT;
O10_23   : INPUT;
O10_26   : INPUT;
O10_30   : INPUT;
O10_53   : INPUT;
O11_7    : INPUT;
O11_23   : INPUT;
O11_26   : INPUT;
O11_30   : INPUT;
O11_53   : INPUT;
O12_7    : INPUT;
O12_23   : INPUT;
O12_26   : INPUT;
O12_30   : INPUT;
O12_53   : INPUT;
O13_7    : INPUT;
O13_23   : INPUT;
O13_26   : INPUT;
O13_30   : INPUT;
O13_53   : INPUT;
O14_7    : INPUT;
O14_23   : INPUT;
O14_26   : INPUT;
O14_30   : INPUT;
O14_53   : INPUT;
O15_7    : INPUT;
O15_23   : INPUT;
O15_26   : INPUT;
O15_30   : INPUT;
O15_53   : INPUT;
O16_7    : INPUT;
O16_23   : INPUT;
O16_26   : INPUT;
O16_30   : INPUT;
O16_53   : INPUT;
O17_7    : INPUT;
O17_23   : INPUT;
O17_26   : INPUT;
O17_30   : INPUT;
O17_53   : INPUT;
O18_7    : INPUT;
O18_23   : INPUT;
O18_26   : INPUT;
O18_30   : INPUT;
O18_53   : INPUT;
O19_7    : INPUT;
O19_23   : INPUT;
O19_26   : INPUT;
O19_30   : INPUT;
O19_53   : INPUT;
O20_7    : INPUT;
O20_23   : INPUT;
O20_26   : INPUT;
O20_30   : INPUT;
O20_53   : INPUT;
O21_7    : INPUT;
O21_23   : INPUT;
O21_26   : INPUT;
O21_30   : INPUT;
O21_53   : INPUT;
O22_7    : INPUT;
O22_23   : INPUT;
O22_26   : INPUT;
O22_30   : INPUT;
O22_53   : INPUT;
O23_7    : INPUT;
O23_23   : INPUT;
O23_26   : INPUT;
O23_30   : INPUT;
O23_53   : INPUT;
O24_7    : INPUT;
O24_23   : INPUT;
O24_26   : INPUT;
O24_30   : INPUT;
O24_53   : INPUT;
O25_7    : INPUT;
O25_23   : INPUT;
O25_26   : INPUT;
O25_30   : INPUT;
O25_53   : INPUT;
O26_7    : INPUT;
O26_23   : INPUT;
O26_26   : INPUT;
O26_30   : INPUT;
O26_53   : INPUT;
O27_7    : INPUT;
O27_23   : INPUT;
O27_26   : INPUT;
O27_30   : INPUT;
O27_53   : INPUT;
O28_7    : INPUT;
O28_23   : INPUT;
O28_26   : INPUT;
O28_30   : INPUT;
O28_53   : INPUT;
O29_7    : INPUT;
O29_23   : INPUT;
O29_26   : INPUT;
O29_30   : INPUT;
O29_53   : INPUT;
O30_7    : INPUT;
O30_23   : INPUT;
O30_26   : INPUT;
O30_30   : INPUT;
O30_53   : INPUT;
O31_7    : INPUT;
O31_23   : INPUT;
O31_26   : INPUT;
O31_30   : INPUT;
O31_53   : INPUT;
O32_7    : INPUT;
O32_23   : INPUT;
O32_26   : INPUT;
O32_30   : INPUT;
O32_53   : INPUT;
O33_7    : INPUT;
O33_23   : INPUT;
O33_26   : INPUT;
O33_30   : INPUT;
O33_53   : INPUT;
O34_7    : INPUT;
O34_23   : INPUT;
O34_26   : INPUT;
O34_30   : INPUT;
O34_53   : INPUT;
O35_7    : INPUT;
O35_23   : INPUT;
O35_26   : INPUT;
O35_30   : INPUT;
O35_53   : INPUT;
O36_7    : INPUT;
O36_23   : INPUT;
O36_26   : INPUT;
O36_30   : INPUT;
O36_53   : INPUT;
O37_7    : INPUT;
O37_23   : INPUT;
O37_26   : INPUT;
O37_30   : INPUT;
O37_53   : INPUT;
O38_7    : INPUT;
O38_23   : INPUT;
O38_26   : INPUT;
O38_30   : INPUT;
O38_53   : INPUT;
O39_7    : INPUT;
O39_23   : INPUT;
O39_26   : INPUT;
O39_30   : INPUT;
O39_53   : INPUT;
O40_7    : INPUT;
O40_23   : INPUT;
O40_26   : INPUT;
O40_30   : INPUT;
O40_53   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q7' 
-- Equation name is 'Q7', type is output 
Q7       = TRI(_N005,  _EQ001);
_N005    = LCELL( _EQ002);
  _EQ002 = !_N034 & !_N035 & !_N036 & !_N037 & !_N038 & !_N039 & !_N040 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q23' 
-- Equation name is 'Q23', type is output 
Q23      = TRI(_N004,  _EQ003);
_N004    = LCELL( _EQ004);
  _EQ004 = !_N027 & !_N028 & !_N029 & !_N030 & !_N031 & !_N032 & !_N033 & 
             !~PIN000;
  _EQ003 = !~PIN001 &  RD;

-- Node name is 'Q26' 
-- Equation name is 'Q26', type is output 
Q26      = TRI(_N003,  _EQ005);
_N003    = LCELL( _EQ006);
  _EQ006 = !_N020 & !_N021 & !_N022 & !_N023 & !_N024 & !_N025 & !_N026 & 
             !~PIN000;
  _EQ005 = !~PIN001 &  RD;

-- Node name is 'Q30' 
-- Equation name is 'Q30', type is output 
Q30      = TRI(_N002,  _EQ007);
_N002    = LCELL( _EQ008);
  _EQ008 = !_N013 & !_N014 & !_N015 & !_N016 & !_N017 & !_N018 & !_N019 & 
             !~PIN000;
  _EQ007 = !~PIN001 &  RD;

-- Node name is 'Q53' 
-- Equation name is 'Q53', type is output 
Q53      = TRI(_N001,  _EQ009);
_N001    = LCELL( _EQ010);
  _EQ010 = !_N006 & !_N007 & !_N008 & !_N009 & !_N010 & !_N011 & !_N012 & 
             !~PIN000;
  _EQ009 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:17|~8~1~3~2' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ011);
  _EQ011 =  AB1 & !O4_53 & !O5_53 & !O6_53 & !O7_53 &  RD
         #  AB2 & !O8_53 & !O9_53 & !O10_53 & !O11_53 &  RD
         #  AB3 & !O12_53 & !O13_53 & !O14_53 & !O15_53 &  RD
         #  AB4 & !O16_53 & !O17_53 & !O18_53 & !O19_53 &  RD
         #  AB6 & !O24_53 & !O25_53 & !O26_53 & !O27_53 &  RD
         #  AB7 & !O28_53 & !O29_53 & !O30_53 & !O31_53 &  RD
         #  AB8 & !O32_53 & !O33_53 & !O34_53 & !O35_53 &  RD
         #  AB9 & !O36_53 & !O37_53 & !O38_53 & !O39_53 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:17|~8~1~3~3' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ012);
  _EQ012 =  AB5 & !O20_53 & !O21_53 & !O22_53 & !O23_53 &  RD
         #  AB0 & !O0_53 & !O1_53 & !O2_53 & !O3_53 &  RD
         #  AB1 &  A0 &  A1 & !O7_53 &  RD
         #  AB2 &  A0 &  A1 & !O11_53 &  RD
         #  AB3 &  A0 &  A1 & !O15_53 &  RD
         #  AB4 &  A0 &  A1 & !O19_53 &  RD
         #  AB6 &  A0 &  A1 & !O27_53 &  RD
         #  AB7 &  A0 &  A1 & !O31_53 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:17|~8~1~3~4' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ013);
  _EQ013 =  AB8 &  A0 &  A1 & !O35_53 &  RD
         #  AB9 &  A0 &  A1 & !O39_53 &  RD
         #  AB5 &  A0 &  A1 & !O23_53 &  RD
         #  AB0 &  A0 &  A1 & !O3_53 &  RD
         #  AB1 & !A0 &  A1 & !O6_53 &  RD
         #  AB1 &  A0 & !A1 & !O5_53 &  RD
         #  AB2 & !A0 &  A1 & !O10_53 &  RD
         #  AB2 &  A0 & !A1 & !O9_53 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:17|~8~1~3~5' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ014);
  _EQ014 =  AB3 & !A0 &  A1 & !O14_53 &  RD
         #  AB3 &  A0 & !A1 & !O13_53 &  RD
         #  AB4 & !A0 &  A1 & !O18_53 &  RD
         #  AB4 &  A0 & !A1 & !O17_53 &  RD
         #  AB6 & !A0 &  A1 & !O26_53 &  RD
         #  AB6 &  A0 & !A1 & !O25_53 &  RD
         #  AB7 & !A0 &  A1 & !O30_53 &  RD
         #  AB7 &  A0 & !A1 & !O29_53 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:17|~8~1~3~6' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ015);
  _EQ015 =  AB8 & !A0 &  A1 & !O34_53 &  RD
         #  AB8 &  A0 & !A1 & !O33_53 &  RD
         #  AB9 & !A0 &  A1 & !O38_53 &  RD
         #  AB9 &  A0 & !A1 & !O37_53 &  RD
         #  AB5 & !A0 &  A1 & !O22_53 &  RD
         #  AB5 &  A0 & !A1 & !O21_53 &  RD
         #  AB0 & !A0 &  A1 & !O2_53 &  RD
         #  AB0 &  A0 & !A1 & !O1_53 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:17|~8~1~3~7' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ016);
  _EQ016 =  AB1 & !A0 & !A1 & !O4_53 &  RD
         #  AB2 & !A0 & !A1 & !O8_53 &  RD
         #  AB3 & !A0 & !A1 & !O12_53 &  RD
         #  AB4 & !A0 & !A1 & !O16_53 &  RD
         #  AB6 & !A0 & !A1 & !O24_53 &  RD
         #  AB7 & !A0 & !A1 & !O28_53 &  RD
         #  AB8 & !A0 & !A1 & !O32_53 &  RD
         #  AB9 & !A0 & !A1 & !O36_53 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:17|~8~1~3~8' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ017);
  _EQ017 =  AB5 & !A0 & !A1 & !O20_53 &  RD
         #  AB0 & !A0 & !A1 & !O0_53 &  RD
         #  AB10 & !O40_53 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:16|~8~1~3~2' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ018);
  _EQ018 =  AB1 & !O4_30 & !O5_30 & !O6_30 & !O7_30 &  RD
         #  AB2 & !O8_30 & !O9_30 & !O10_30 & !O11_30 &  RD
         #  AB3 & !O12_30 & !O13_30 & !O14_30 & !O15_30 &  RD
         #  AB4 & !O16_30 & !O17_30 & !O18_30 & !O19_30 &  RD
         #  AB6 & !O24_30 & !O25_30 & !O26_30 & !O27_30 &  RD
         #  AB7 & !O28_30 & !O29_30 & !O30_30 & !O31_30 &  RD
         #  AB8 & !O32_30 & !O33_30 & !O34_30 & !O35_30 &  RD
         #  AB9 & !O36_30 & !O37_30 & !O38_30 & !O39_30 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:16|~8~1~3~3' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ019);
  _EQ019 =  AB5 & !O20_30 & !O21_30 & !O22_30 & !O23_30 &  RD
         #  AB0 & !O0_30 & !O1_30 & !O2_30 & !O3_30 &  RD
         #  AB1 &  A0 &  A1 & !O7_30 &  RD
         #  AB2 &  A0 &  A1 & !O11_30 &  RD
         #  AB3 &  A0 &  A1 & !O15_30 &  RD
         #  AB4 &  A0 &  A1 & !O19_30 &  RD
         #  AB6 &  A0 &  A1 & !O27_30 &  RD
         #  AB7 &  A0 &  A1 & !O31_30 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:16|~8~1~3~4' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ020);
  _EQ020 =  AB8 &  A0 &  A1 & !O35_30 &  RD
         #  AB9 &  A0 &  A1 & !O39_30 &  RD
         #  AB5 &  A0 &  A1 & !O23_30 &  RD
         #  AB0 &  A0 &  A1 & !O3_30 &  RD
         #  AB1 & !A0 &  A1 & !O6_30 &  RD
         #  AB1 &  A0 & !A1 & !O5_30 &  RD
         #  AB2 & !A0 &  A1 & !O10_30 &  RD
         #  AB2 &  A0 & !A1 & !O9_30 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:16|~8~1~3~5' 
-- Equation name is '_N016', type is buried 
-- synthesized logic cell 
_N016    = LCELL( _EQ021);
  _EQ021 =  AB3 & !A0 &  A1 & !O14_30 &  RD
         #  AB3 &  A0 & !A1 & !O13_30 &  RD
         #  AB4 & !A0 &  A1 & !O18_30 &  RD
         #  AB4 &  A0 & !A1 & !O17_30 &  RD
         #  AB6 & !A0 &  A1 & !O26_30 &  RD
         #  AB6 &  A0 & !A1 & !O25_30 &  RD
         #  AB7 & !A0 &  A1 & !O30_30 &  RD
         #  AB7 &  A0 & !A1 & !O29_30 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:16|~8~1~3~6' 
-- Equation name is '_N017', type is buried 
-- synthesized logic cell 
_N017    = LCELL( _EQ022);
  _EQ022 =  AB8 & !A0 &  A1 & !O34_30 &  RD
         #  AB8 &  A0 & !A1 & !O33_30 &  RD
         #  AB9 & !A0 &  A1 & !O38_30 &  RD
         #  AB9 &  A0 & !A1 & !O37_30 &  RD
         #  AB5 & !A0 &  A1 & !O22_30 &  RD
         #  AB5 &  A0 & !A1 & !O21_30 &  RD
         #  AB0 & !A0 &  A1 & !O2_30 &  RD
         #  AB0 &  A0 & !A1 & !O1_30 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:16|~8~1~3~7' 
-- Equation name is '_N018', type is buried 
-- synthesized logic cell 
_N018    = LCELL( _EQ023);
  _EQ023 =  AB1 & !A0 & !A1 & !O4_30 &  RD
         #  AB2 & !A0 & !A1 & !O8_30 &  RD
         #  AB3 & !A0 & !A1 & !O12_30 &  RD
         #  AB4 & !A0 & !A1 & !O16_30 &  RD
         #  AB6 & !A0 & !A1 & !O24_30 &  RD
         #  AB7 & !A0 & !A1 & !O28_30 &  RD
         #  AB8 & !A0 & !A1 & !O32_30 &  RD
         #  AB9 & !A0 & !A1 & !O36_30 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:16|~8~1~3~8' 
-- Equation name is '_N019', type is buried 
-- synthesized logic cell 
_N019    = LCELL( _EQ024);
  _EQ024 =  AB5 & !A0 & !A1 & !O20_30 &  RD
         #  AB0 & !A0 & !A1 & !O0_30 &  RD
         #  AB10 & !O40_30 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:20|~8~1~3~2' 
-- Equation name is '_N020', type is buried 
-- synthesized logic cell 
_N020    = LCELL( _EQ025);
  _EQ025 =  AB1 & !O4_26 & !O5_26 & !O6_26 & !O7_26 &  RD
         #  AB2 & !O8_26 & !O9_26 & !O10_26 & !O11_26 &  RD
         #  AB3 & !O12_26 & !O13_26 & !O14_26 & !O15_26 &  RD
         #  AB4 & !O16_26 & !O17_26 & !O18_26 & !O19_26 &  RD
         #  AB6 & !O24_26 & !O25_26 & !O26_26 & !O27_26 &  RD
         #  AB7 & !O28_26 & !O29_26 & !O30_26 & !O31_26 &  RD
         #  AB8 & !O32_26 & !O33_26 & !O34_26 & !O35_26 &  RD
         #  AB9 & !O36_26 & !O37_26 & !O38_26 & !O39_26 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:20|~8~1~3~3' 
-- Equation name is '_N021', type is buried 
-- synthesized logic cell 
_N021    = LCELL( _EQ026);
  _EQ026 =  AB5 & !O20_26 & !O21_26 & !O22_26 & !O23_26 &  RD
         #  AB0 & !O0_26 & !O1_26 & !O2_26 & !O3_26 &  RD
         #  AB1 &  A0 &  A1 & !O7_26 &  RD
         #  AB2 &  A0 &  A1 & !O11_26 &  RD
         #  AB3 &  A0 &  A1 & !O15_26 &  RD
         #  AB4 &  A0 &  A1 & !O19_26 &  RD
         #  AB6 &  A0 &  A1 & !O27_26 &  RD
         #  AB7 &  A0 &  A1 & !O31_26 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:20|~8~1~3~4' 
-- Equation name is '_N022', type is buried 
-- synthesized logic cell 
_N022    = LCELL( _EQ027);
  _EQ027 =  AB8 &  A0 &  A1 & !O35_26 &  RD
         #  AB9 &  A0 &  A1 & !O39_26 &  RD
         #  AB5 &  A0 &  A1 & !O23_26 &  RD
         #  AB0 &  A0 &  A1 & !O3_26 &  RD
         #  AB1 & !A0 &  A1 & !O6_26 &  RD
         #  AB1 &  A0 & !A1 & !O5_26 &  RD
         #  AB2 & !A0 &  A1 & !O10_26 &  RD
         #  AB2 &  A0 & !A1 & !O9_26 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:20|~8~1~3~5' 
-- Equation name is '_N023', type is buried 
-- synthesized logic cell 
_N023    = LCELL( _EQ028);
  _EQ028 =  AB3 & !A0 &  A1 & !O14_26 &  RD
         #  AB3 &  A0 & !A1 & !O13_26 &  RD
         #  AB4 & !A0 &  A1 & !O18_26 &  RD
         #  AB4 &  A0 & !A1 & !O17_26 &  RD
         #  AB6 & !A0 &  A1 & !O26_26 &  RD
         #  AB6 &  A0 & !A1 & !O25_26 &  RD
         #  AB7 & !A0 &  A1 & !O30_26 &  RD
         #  AB7 &  A0 & !A1 & !O29_26 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:20|~8~1~3~6' 
-- Equation name is '_N024', type is buried 
-- synthesized logic cell 
_N024    = LCELL( _EQ029);
  _EQ029 =  AB8 & !A0 &  A1 & !O34_26 &  RD
         #  AB8 &  A0 & !A1 & !O33_26 &  RD
         #  AB9 & !A0 &  A1 & !O38_26 &  RD
         #  AB9 &  A0 & !A1 & !O37_26 &  RD
         #  AB5 & !A0 &  A1 & !O22_26 &  RD
         #  AB5 &  A0 & !A1 & !O21_26 &  RD
         #  AB0 & !A0 &  A1 & !O2_26 &  RD
         #  AB0 &  A0 & !A1 & !O1_26 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:20|~8~1~3~7' 
-- Equation name is '_N025', type is buried 
-- synthesized logic cell 
_N025    = LCELL( _EQ030);
  _EQ030 =  AB1 & !A0 & !A1 & !O4_26 &  RD
         #  AB2 & !A0 & !A1 & !O8_26 &  RD
         #  AB3 & !A0 & !A1 & !O12_26 &  RD
         #  AB4 & !A0 & !A1 & !O16_26 &  RD
         #  AB6 & !A0 & !A1 & !O24_26 &  RD
         #  AB7 & !A0 & !A1 & !O28_26 &  RD
         #  AB8 & !A0 & !A1 & !O32_26 &  RD
         #  AB9 & !A0 & !A1 & !O36_26 &  RD;

-- Node name is '|out56_4:1|out8_4:9|out:20|~8~1~3~8' 
-- Equation name is '_N026', type is buried 
-- synthesized logic cell 
_N026    = LCELL( _EQ031);
  _EQ031 =  AB5 & !A0 & !A1 & !O20_26 &  RD
         #  AB0 & !A0 & !A1 & !O0_26 &  RD
         #  AB10 & !O40_26 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:1|~8~1~3~2' 
-- Equation name is '_N027', type is buried 
-- synthesized logic cell 
_N027    = LCELL( _EQ032);
  _EQ032 =  AB1 & !O4_23 & !O5_23 & !O6_23 & !O7_23 &  RD
         #  AB2 & !O8_23 & !O9_23 & !O10_23 & !O11_23 &  RD
         #  AB3 & !O12_23 & !O13_23 & !O14_23 & !O15_23 &  RD
         #  AB4 & !O16_23 & !O17_23 & !O18_23 & !O19_23 &  RD
         #  AB6 & !O24_23 & !O25_23 & !O26_23 & !O27_23 &  RD
         #  AB7 & !O28_23 & !O29_23 & !O30_23 & !O31_23 &  RD
         #  AB8 & !O32_23 & !O33_23 & !O34_23 & !O35_23 &  RD
         #  AB9 & !O36_23 & !O37_23 & !O38_23 & !O39_23 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:1|~8~1~3~3' 
-- Equation name is '_N028', type is buried 
-- synthesized logic cell 
_N028    = LCELL( _EQ033);
  _EQ033 =  AB5 & !O20_23 & !O21_23 & !O22_23 & !O23_23 &  RD
         #  AB0 & !O0_23 & !O1_23 & !O2_23 & !O3_23 &  RD
         #  AB1 &  A0 &  A1 & !O7_23 &  RD
         #  AB2 &  A0 &  A1 & !O11_23 &  RD
         #  AB3 &  A0 &  A1 & !O15_23 &  RD
         #  AB4 &  A0 &  A1 & !O19_23 &  RD
         #  AB6 &  A0 &  A1 & !O27_23 &  RD
         #  AB7 &  A0 &  A1 & !O31_23 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:1|~8~1~3~4' 
-- Equation name is '_N029', type is buried 
-- synthesized logic cell 
_N029    = LCELL( _EQ034);
  _EQ034 =  AB8 &  A0 &  A1 & !O35_23 &  RD
         #  AB9 &  A0 &  A1 & !O39_23 &  RD
         #  AB5 &  A0 &  A1 & !O23_23 &  RD
         #  AB0 &  A0 &  A1 & !O3_23 &  RD
         #  AB1 & !A0 &  A1 & !O6_23 &  RD
         #  AB1 &  A0 & !A1 & !O5_23 &  RD
         #  AB2 & !A0 &  A1 & !O10_23 &  RD
         #  AB2 &  A0 & !A1 & !O9_23 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:1|~8~1~3~5' 
-- Equation name is '_N030', type is buried 
-- synthesized logic cell 
_N030    = LCELL( _EQ035);
  _EQ035 =  AB3 & !A0 &  A1 & !O14_23 &  RD
         #  AB3 &  A0 & !A1 & !O13_23 &  RD
         #  AB4 & !A0 &  A1 & !O18_23 &  RD
         #  AB4 &  A0 & !A1 & !O17_23 &  RD
         #  AB6 & !A0 &  A1 & !O26_23 &  RD
         #  AB6 &  A0 & !A1 & !O25_23 &  RD
         #  AB7 & !A0 &  A1 & !O30_23 &  RD
         #  AB7 &  A0 & !A1 & !O29_23 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:1|~8~1~3~6' 
-- Equation name is '_N031', type is buried 
-- synthesized logic cell 
_N031    = LCELL( _EQ036);
  _EQ036 =  AB8 & !A0 &  A1 & !O34_23 &  RD
         #  AB8 &  A0 & !A1 & !O33_23 &  RD
         #  AB9 & !A0 &  A1 & !O38_23 &  RD
         #  AB9 &  A0 & !A1 & !O37_23 &  RD
         #  AB5 & !A0 &  A1 & !O22_23 &  RD
         #  AB5 &  A0 & !A1 & !O21_23 &  RD
         #  AB0 & !A0 &  A1 & !O2_23 &  RD
         #  AB0 &  A0 & !A1 & !O1_23 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:1|~8~1~3~7' 
-- Equation name is '_N032', type is buried 
-- synthesized logic cell 
_N032    = LCELL( _EQ037);
  _EQ037 =  AB1 & !A0 & !A1 & !O4_23 &  RD
         #  AB2 & !A0 & !A1 & !O8_23 &  RD
         #  AB3 & !A0 & !A1 & !O12_23 &  RD
         #  AB4 & !A0 & !A1 & !O16_23 &  RD
         #  AB6 & !A0 & !A1 & !O24_23 &  RD
         #  AB7 & !A0 & !A1 & !O28_23 &  RD
         #  AB8 & !A0 & !A1 & !O32_23 &  RD
         #  AB9 & !A0 & !A1 & !O36_23 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:1|~8~1~3~8' 
-- Equation name is '_N033', type is buried 
-- synthesized logic cell 
_N033    = LCELL( _EQ038);
  _EQ038 =  AB5 & !A0 & !A1 & !O20_23 &  RD
         #  AB0 & !A0 & !A1 & !O0_23 &  RD
         #  AB10 & !O40_23 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:1|~8~1~3~2' 
-- Equation name is '_N034', type is buried 
-- synthesized logic cell 
_N034    = LCELL( _EQ039);
  _EQ039 =  AB1 & !O4_7 & !O5_7 & !O6_7 & !O7_7 &  RD
         #  AB2 & !O8_7 & !O9_7 & !O10_7 & !O11_7 &  RD
         #  AB3 & !O12_7 & !O13_7 & !O14_7 & !O15_7 &  RD
         #  AB4 & !O16_7 & !O17_7 & !O18_7 & !O19_7 &  RD
         #  AB6 & !O24_7 & !O25_7 & !O26_7 & !O27_7 &  RD
         #  AB7 & !O28_7 & !O29_7 & !O30_7 & !O31_7 &  RD
         #  AB8 & !O32_7 & !O33_7 & !O34_7 & !O35_7 &  RD
         #  AB9 & !O36_7 & !O37_7 & !O38_7 & !O39_7 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:1|~8~1~3~3' 
-- Equation name is '_N035', type is buried 
-- synthesized logic cell 
_N035    = LCELL( _EQ040);
  _EQ040 =  AB5 & !O20_7 & !O21_7 & !O22_7 & !O23_7 &  RD
         #  AB0 & !O0_7 & !O1_7 & !O2_7 & !O3_7 &  RD
         #  AB1 &  A0 &  A1 & !O7_7 &  RD
         #  AB2 &  A0 &  A1 & !O11_7 &  RD
         #  AB3 &  A0 &  A1 & !O15_7 &  RD
         #  AB4 &  A0 &  A1 & !O19_7 &  RD
         #  AB6 &  A0 &  A1 & !O27_7 &  RD
         #  AB7 &  A0 &  A1 & !O31_7 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:1|~8~1~3~4' 
-- Equation name is '_N036', type is buried 
-- synthesized logic cell 
_N036    = LCELL( _EQ041);
  _EQ041 =  AB8 &  A0 &  A1 & !O35_7 &  RD
         #  AB9 &  A0 &  A1 & !O39_7 &  RD
         #  AB5 &  A0 &  A1 & !O23_7 &  RD
         #  AB0 &  A0 &  A1 & !O3_7 &  RD
         #  AB1 & !A0 &  A1 & !O6_7 &  RD
         #  AB1 &  A0 & !A1 & !O5_7 &  RD
         #  AB2 & !A0 &  A1 & !O10_7 &  RD
         #  AB2 &  A0 & !A1 & !O9_7 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:1|~8~1~3~5' 
-- Equation name is '_N037', type is buried 
-- synthesized logic cell 
_N037    = LCELL( _EQ042);
  _EQ042 =  AB3 & !A0 &  A1 & !O14_7 &  RD
         #  AB3 &  A0 & !A1 & !O13_7 &  RD
         #  AB4 & !A0 &  A1 & !O18_7 &  RD
         #  AB4 &  A0 & !A1 & !O17_7 &  RD
         #  AB6 & !A0 &  A1 & !O26_7 &  RD
         #  AB6 &  A0 & !A1 & !O25_7 &  RD
         #  AB7 & !A0 &  A1 & !O30_7 &  RD
         #  AB7 &  A0 & !A1 & !O29_7 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:1|~8~1~3~6' 
-- Equation name is '_N038', type is buried 
-- synthesized logic cell 
_N038    = LCELL( _EQ043);
  _EQ043 =  AB8 & !A0 &  A1 & !O34_7 &  RD
         #  AB8 &  A0 & !A1 & !O33_7 &  RD
         #  AB9 & !A0 &  A1 & !O38_7 &  RD
         #  AB9 &  A0 & !A1 & !O37_7 &  RD
         #  AB5 & !A0 &  A1 & !O22_7 &  RD
         #  AB5 &  A0 & !A1 & !O21_7 &  RD
         #  AB0 & !A0 &  A1 & !O2_7 &  RD
         #  AB0 &  A0 & !A1 & !O1_7 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:1|~8~1~3~7' 
-- Equation name is '_N039', type is buried 
-- synthesized logic cell 
_N039    = LCELL( _EQ044);
  _EQ044 =  AB1 & !A0 & !A1 & !O4_7 &  RD
         #  AB2 & !A0 & !A1 & !O8_7 &  RD
         #  AB3 & !A0 & !A1 & !O12_7 &  RD
         #  AB4 & !A0 & !A1 & !O16_7 &  RD
         #  AB6 & !A0 & !A1 & !O24_7 &  RD
         #  AB7 & !A0 & !A1 & !O28_7 &  RD
         #  AB8 & !A0 & !A1 & !O32_7 &  RD
         #  AB9 & !A0 & !A1 & !O36_7 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:1|~8~1~3~8' 
-- Equation name is '_N040', type is buried 
-- synthesized logic cell 
_N040    = LCELL( _EQ045);
  _EQ045 =  AB5 & !A0 & !A1 & !O20_7 &  RD
         #  AB0 & !A0 & !A1 & !O0_7 &  RD
         #  AB10 & !O40_7 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_20

***** Logic for device 'out56_20' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_20

** ERROR SUMMARY **

Error: Project requires too many (100/64) I/O pins
Error: Project requires too many (49/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_20

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  19.53
Total fan-in:                                   293

Total input pins required:                      98
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                     15
Total flipflops required:                        0

Synthesized logic cells:                        13/  48   ( 27%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_20

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0    7  AB0
  ??      -   ??      INPUT              0    0    0    8  AB1
  ??      -   ??      INPUT              0    0    0    8  AB2
  ??      -   ??      INPUT              0    0    0    8  AB3
  ??      -   ??      INPUT              0    0    0    8  AB4
  ??      -   ??      INPUT              0    0    0    7  AB5
  ??      -   ??      INPUT              0    0    0    8  AB6
  ??      -   ??      INPUT              0    0    0    8  AB7
  ??      -   ??      INPUT              0    0    0    8  AB8
  ??      -   ??      INPUT              0    0    0    8  AB9
  ??      -   ??      INPUT              0    0    0    1  AB10
  ??      -   ??      INPUT              0    0    0   11  A0
  ??      -   ??      INPUT              0    0    0   11  A1
  ??      -   ??      INPUT              0    0    0    2  O0_14
  ??      -   ??      INPUT              0    0    0    1  O0_49
  ??      -   ??      INPUT              0    0    0    2  O1_14
  ??      -   ??      INPUT              0    0    0    2  O1_49
  ??      -   ??      INPUT              0    0    0    2  O2_14
  ??      -   ??      INPUT              0    0    0    2  O2_49
  ??      -   ??      INPUT              0    0    0    2  O3_14
  ??      -   ??      INPUT              0    0    0    2  O3_49
  ??      -   ??      INPUT              0    0    0    2  O4_14
  ??      -   ??      INPUT              0    0    0    2  O4_49
  ??      -   ??      INPUT              0    0    0    2  O5_14
  ??      -   ??      INPUT              0    0    0    2  O5_49
  ??      -   ??      INPUT              0    0    0    2  O6_14
  ??      -   ??      INPUT              0    0    0    2  O6_49
  ??      -   ??      INPUT              0    0    0    2  O7_14
  ??      -   ??      INPUT              0    0    0    2  O7_49
  ??      -   ??      INPUT              0    0    0    2  O8_14
  ??      -   ??      INPUT              0    0    0    2  O8_49
  ??      -   ??      INPUT              0    0    0    2  O9_14
  ??      -   ??      INPUT              0    0    0    2  O9_49
  ??      -   ??      INPUT              0    0    0    2  O10_14
  ??      -   ??      INPUT              0    0    0    2  O10_49
  ??      -   ??      INPUT              0    0    0    2  O11_14
  ??      -   ??      INPUT              0    0    0    2  O11_49
  ??      -   ??      INPUT              0    0    0    2  O12_14
  ??      -   ??      INPUT              0    0    0    2  O12_49
  ??      -   ??      INPUT              0    0    0    2  O13_14
  ??      -   ??      INPUT              0    0    0    2  O13_49
  ??      -   ??      INPUT              0    0    0    2  O14_14
  ??      -   ??      INPUT              0    0    0    2  O14_49
  ??      -   ??      INPUT              0    0    0    2  O15_14
  ??      -   ??      INPUT              0    0    0    2  O15_49
  ??      -   ??      INPUT              0    0    0    2  O16_14
  ??      -   ??      INPUT              0    0    0    2  O16_49
  ??      -   ??      INPUT              0    0    0    2  O17_14
  ??      -   ??      INPUT              0    0    0    2  O17_49
  ??      -   ??      INPUT              0    0    0    2  O18_14
  ??      -   ??      INPUT              0    0    0    2  O18_49
  ??      -   ??      INPUT              0    0    0    2  O19_14
  ??      -   ??      INPUT              0    0    0    2  O19_49
  ??      -   ??      INPUT              0    0    0    2  O20_14
  ??      -   ??      INPUT              0    0    0    1  O20_49
  ??      -   ??      INPUT              0    0    0    2  O21_14
  ??      -   ??      INPUT              0    0    0    2  O21_49
  ??      -   ??      INPUT              0    0    0    2  O22_14
  ??      -   ??      INPUT              0    0    0    2  O22_49
  ??      -   ??      INPUT              0    0    0    2  O23_14
  ??      -   ??      INPUT              0    0    0    2  O23_49
  ??      -   ??      INPUT              0    0    0    2  O24_14
  ??      -   ??      INPUT              0    0    0    2  O24_49
  ??      -   ??      INPUT              0    0    0    2  O25_14
  ??      -   ??      INPUT              0    0    0    2  O25_49
  ??      -   ??      INPUT              0    0    0    2  O26_14
  ??      -   ??      INPUT              0    0    0    2  O26_49
  ??      -   ??      INPUT              0    0    0    2  O27_14
  ??      -   ??      INPUT              0    0    0    2  O27_49
  ??      -   ??      INPUT              0    0    0    2  O28_14
  ??      -   ??      INPUT              0    0    0    2  O28_49
  ??      -   ??      INPUT              0    0    0    2  O29_14
  ??      -   ??      INPUT              0    0    0    2  O29_49
  ??      -   ??      INPUT              0    0    0    2  O30_14
  ??      -   ??      INPUT              0    0    0    2  O30_49
  ??      -   ??      INPUT              0    0    0    2  O31_14
  ??      -   ??      INPUT              0    0    0    2  O31_49
  ??      -   ??      INPUT              0    0    0    2  O32_14
  ??      -   ??      INPUT              0    0    0    2  O32_49
  ??      -   ??      INPUT              0    0    0    2  O33_14
  ??      -   ??      INPUT              0    0    0    2  O33_49
  ??      -   ??      INPUT              0    0    0    2  O34_14
  ??      -   ??      INPUT              0    0    0    2  O34_49
  ??      -   ??      INPUT              0    0    0    2  O35_14
  ??      -   ??      INPUT              0    0    0    2  O35_49
  ??      -   ??      INPUT              0    0    0    2  O36_14
  ??      -   ??      INPUT              0    0    0    2  O36_49
  ??      -   ??      INPUT              0    0    0    2  O37_14
  ??      -   ??      INPUT              0    0    0    2  O37_49
  ??      -   ??      INPUT              0    0    0    2  O38_14
  ??      -   ??      INPUT              0    0    0    2  O38_49
  ??      -   ??      INPUT              0    0    0    2  O39_14
  ??      -   ??      INPUT              0    0    0    2  O39_49
  ??      -   ??      INPUT              0    0    0    1  O40_14
  ??      -   ??      INPUT    s         0    0    2    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    2    0  ~PIN001
  ??      -   ??      INPUT    s         0    0    1    0  ~PIN002
  ??      -   ??      INPUT              0    0    2   13  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_20

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              3    7    0    0  Q14
  ??     ??   ??        TRI              4    6    0    0  Q49


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_20

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:1|out:21|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:1|out:21|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:1|out:21|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:21|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:21|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:1|out:21|~8~1~3~7
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:11|out:16|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:11|out:16|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:11|out:16|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:16|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:16|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:11|out:16|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:11|out:16|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_20

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_14    : INPUT;
O0_49    : INPUT;
O1_14    : INPUT;
O1_49    : INPUT;
O2_14    : INPUT;
O2_49    : INPUT;
O3_14    : INPUT;
O3_49    : INPUT;
O4_14    : INPUT;
O4_49    : INPUT;
O5_14    : INPUT;
O5_49    : INPUT;
O6_14    : INPUT;
O6_49    : INPUT;
O7_14    : INPUT;
O7_49    : INPUT;
O8_14    : INPUT;
O8_49    : INPUT;
O9_14    : INPUT;
O9_49    : INPUT;
O10_14   : INPUT;
O10_49   : INPUT;
O11_14   : INPUT;
O11_49   : INPUT;
O12_14   : INPUT;
O12_49   : INPUT;
O13_14   : INPUT;
O13_49   : INPUT;
O14_14   : INPUT;
O14_49   : INPUT;
O15_14   : INPUT;
O15_49   : INPUT;
O16_14   : INPUT;
O16_49   : INPUT;
O17_14   : INPUT;
O17_49   : INPUT;
O18_14   : INPUT;
O18_49   : INPUT;
O19_14   : INPUT;
O19_49   : INPUT;
O20_14   : INPUT;
O20_49   : INPUT;
O21_14   : INPUT;
O21_49   : INPUT;
O22_14   : INPUT;
O22_49   : INPUT;
O23_14   : INPUT;
O23_49   : INPUT;
O24_14   : INPUT;
O24_49   : INPUT;
O25_14   : INPUT;
O25_49   : INPUT;
O26_14   : INPUT;
O26_49   : INPUT;
O27_14   : INPUT;
O27_49   : INPUT;
O28_14   : INPUT;
O28_49   : INPUT;
O29_14   : INPUT;
O29_49   : INPUT;
O30_14   : INPUT;
O30_49   : INPUT;
O31_14   : INPUT;
O31_49   : INPUT;
O32_14   : INPUT;
O32_49   : INPUT;
O33_14   : INPUT;
O33_49   : INPUT;
O34_14   : INPUT;
O34_49   : INPUT;
O35_14   : INPUT;
O35_49   : INPUT;
O36_14   : INPUT;
O36_49   : INPUT;
O37_14   : INPUT;
O37_49   : INPUT;
O38_14   : INPUT;
O38_49   : INPUT;
O39_14   : INPUT;
O39_49   : INPUT;
O40_14   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;

-- Node name is 'Q14' 
-- Equation name is 'Q14', type is output 
Q14      = TRI(_N002,  _EQ001);
_N002    = LCELL( _EQ002);
  _EQ002 = !_N009 & !_N010 & !_N011 & !_N012 & !_N013 & !_N014 & !_N015 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q49' 
-- Equation name is 'Q49', type is output 
Q49      = TRI(_N001,  _EQ003);
_N001    = LCELL( _EQ004);
  _EQ004 = !_N003 & !_N004 & !_N005 & !_N006 & !_N007 & !_N008 & !~PIN000 & 
             !~PIN002;
  _EQ003 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:21|~8~1~3~2' 
-- Equation name is '_N003', type is buried 
-- synthesized logic cell 
_N003    = LCELL( _EQ005);
  _EQ005 =  AB1 & !O4_49 & !O5_49 & !O6_49 & !O7_49 &  RD
         #  AB2 & !O8_49 & !O9_49 & !O10_49 & !O11_49 &  RD
         #  AB3 & !O12_49 & !O13_49 & !O14_49 & !O15_49 &  RD
         #  AB4 & !O16_49 & !O17_49 & !O18_49 & !O19_49 &  RD
         #  AB6 & !O24_49 & !O25_49 & !O26_49 & !O27_49 &  RD
         #  AB7 & !O28_49 & !O29_49 & !O30_49 & !O31_49 &  RD
         #  AB8 & !O32_49 & !O33_49 & !O34_49 & !O35_49 &  RD
         #  AB9 & !O36_49 & !O37_49 & !O38_49 & !O39_49 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:21|~8~1~3~3' 
-- Equation name is '_N004', type is buried 
-- synthesized logic cell 
_N004    = LCELL( _EQ006);
  _EQ006 =  AB5 & !O20_49 & !O21_49 & !O22_49 & !O23_49 &  RD
         #  AB0 & !O0_49 & !O1_49 & !O2_49 & !O3_49 &  RD
         #  AB1 &  A0 &  A1 & !O7_49 &  RD
         #  AB2 &  A0 &  A1 & !O11_49 &  RD
         #  AB3 &  A0 &  A1 & !O15_49 &  RD
         #  AB4 &  A0 &  A1 & !O19_49 &  RD
         #  AB6 &  A0 &  A1 & !O27_49 &  RD
         #  AB7 &  A0 &  A1 & !O31_49 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:21|~8~1~3~4' 
-- Equation name is '_N005', type is buried 
-- synthesized logic cell 
_N005    = LCELL( _EQ007);
  _EQ007 =  AB8 &  A0 &  A1 & !O35_49 &  RD
         #  AB9 &  A0 &  A1 & !O39_49 &  RD
         #  AB5 &  A0 &  A1 & !O23_49 &  RD
         #  AB0 &  A0 &  A1 & !O3_49 &  RD
         #  AB1 & !A0 &  A1 & !O6_49 &  RD
         #  AB1 &  A0 & !A1 & !O5_49 &  RD
         #  AB2 & !A0 &  A1 & !O10_49 &  RD
         #  AB2 &  A0 & !A1 & !O9_49 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:21|~8~1~3~5' 
-- Equation name is '_N006', type is buried 
-- synthesized logic cell 
_N006    = LCELL( _EQ008);
  _EQ008 =  AB3 & !A0 &  A1 & !O14_49 &  RD
         #  AB3 &  A0 & !A1 & !O13_49 &  RD
         #  AB4 & !A0 &  A1 & !O18_49 &  RD
         #  AB4 &  A0 & !A1 & !O17_49 &  RD
         #  AB6 & !A0 &  A1 & !O26_49 &  RD
         #  AB6 &  A0 & !A1 & !O25_49 &  RD
         #  AB7 & !A0 &  A1 & !O30_49 &  RD
         #  AB7 &  A0 & !A1 & !O29_49 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:21|~8~1~3~6' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ009);
  _EQ009 =  AB8 & !A0 &  A1 & !O34_49 &  RD
         #  AB8 &  A0 & !A1 & !O33_49 &  RD
         #  AB9 & !A0 &  A1 & !O38_49 &  RD
         #  AB9 &  A0 & !A1 & !O37_49 &  RD
         #  AB5 & !A0 &  A1 & !O22_49 &  RD
         #  AB5 &  A0 & !A1 & !O21_49 &  RD
         #  AB0 & !A0 &  A1 & !O2_49 &  RD
         #  AB0 &  A0 & !A1 & !O1_49 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:21|~8~1~3~7' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ010);
  _EQ010 =  AB1 & !A0 & !A1 & !O4_49 &  RD
         #  AB2 & !A0 & !A1 & !O8_49 &  RD
         #  AB3 & !A0 & !A1 & !O12_49 &  RD
         #  AB4 & !A0 & !A1 & !O16_49 &  RD
         #  AB6 & !A0 & !A1 & !O24_49 &  RD
         #  AB7 & !A0 & !A1 & !O28_49 &  RD
         #  AB8 & !A0 & !A1 & !O32_49 &  RD
         #  AB9 & !A0 & !A1 & !O36_49 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:16|~8~1~3~2' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ011);
  _EQ011 =  AB1 & !O4_14 & !O5_14 & !O6_14 & !O7_14 &  RD
         #  AB2 & !O8_14 & !O9_14 & !O10_14 & !O11_14 &  RD
         #  AB3 & !O12_14 & !O13_14 & !O14_14 & !O15_14 &  RD
         #  AB4 & !O16_14 & !O17_14 & !O18_14 & !O19_14 &  RD
         #  AB6 & !O24_14 & !O25_14 & !O26_14 & !O27_14 &  RD
         #  AB7 & !O28_14 & !O29_14 & !O30_14 & !O31_14 &  RD
         #  AB8 & !O32_14 & !O33_14 & !O34_14 & !O35_14 &  RD
         #  AB9 & !O36_14 & !O37_14 & !O38_14 & !O39_14 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:16|~8~1~3~3' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ012);
  _EQ012 =  AB5 & !O20_14 & !O21_14 & !O22_14 & !O23_14 &  RD
         #  AB0 & !O0_14 & !O1_14 & !O2_14 & !O3_14 &  RD
         #  AB1 &  A0 &  A1 & !O7_14 &  RD
         #  AB2 &  A0 &  A1 & !O11_14 &  RD
         #  AB3 &  A0 &  A1 & !O15_14 &  RD
         #  AB4 &  A0 &  A1 & !O19_14 &  RD
         #  AB6 &  A0 &  A1 & !O27_14 &  RD
         #  AB7 &  A0 &  A1 & !O31_14 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:16|~8~1~3~4' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ013);
  _EQ013 =  AB8 &  A0 &  A1 & !O35_14 &  RD
         #  AB9 &  A0 &  A1 & !O39_14 &  RD
         #  AB5 &  A0 &  A1 & !O23_14 &  RD
         #  AB0 &  A0 &  A1 & !O3_14 &  RD
         #  AB1 & !A0 &  A1 & !O6_14 &  RD
         #  AB1 &  A0 & !A1 & !O5_14 &  RD
         #  AB2 & !A0 &  A1 & !O10_14 &  RD
         #  AB2 &  A0 & !A1 & !O9_14 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:16|~8~1~3~5' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ014);
  _EQ014 =  AB3 & !A0 &  A1 & !O14_14 &  RD
         #  AB3 &  A0 & !A1 & !O13_14 &  RD
         #  AB4 & !A0 &  A1 & !O18_14 &  RD
         #  AB4 &  A0 & !A1 & !O17_14 &  RD
         #  AB6 & !A0 &  A1 & !O26_14 &  RD
         #  AB6 &  A0 & !A1 & !O25_14 &  RD
         #  AB7 & !A0 &  A1 & !O30_14 &  RD
         #  AB7 &  A0 & !A1 & !O29_14 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:16|~8~1~3~6' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ015);
  _EQ015 =  AB8 & !A0 &  A1 & !O34_14 &  RD
         #  AB8 &  A0 & !A1 & !O33_14 &  RD
         #  AB9 & !A0 &  A1 & !O38_14 &  RD
         #  AB9 &  A0 & !A1 & !O37_14 &  RD
         #  AB5 & !A0 &  A1 & !O22_14 &  RD
         #  AB5 &  A0 & !A1 & !O21_14 &  RD
         #  AB0 & !A0 &  A1 & !O2_14 &  RD
         #  AB0 &  A0 & !A1 & !O1_14 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:16|~8~1~3~7' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ016);
  _EQ016 =  AB1 & !A0 & !A1 & !O4_14 &  RD
         #  AB2 & !A0 & !A1 & !O8_14 &  RD
         #  AB3 & !A0 & !A1 & !O12_14 &  RD
         #  AB4 & !A0 & !A1 & !O16_14 &  RD
         #  AB6 & !A0 & !A1 & !O24_14 &  RD
         #  AB7 & !A0 & !A1 & !O28_14 &  RD
         #  AB8 & !A0 & !A1 & !O32_14 &  RD
         #  AB9 & !A0 & !A1 & !O36_14 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:16|~8~1~3~8' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ017);
  _EQ017 =  AB5 & !A0 & !A1 & !O20_14 &  RD
         #  AB0 & !A0 & !A1 & !O0_14 &  RD
         #  AB10 & !O40_14 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_21

***** Logic for device 'out56_21' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_21

** ERROR SUMMARY **

Error: Project requires too many (268/64) I/O pins
Error: Project requires too many (246/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_21

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  18.87
Total fan-in:                                   906

Total input pins required:                     262
Total output pins required:                      6
Total bidirectional pins required:               0
Total logic cells required:                     48
Total flipflops required:                        0

Synthesized logic cells:                        42/  48   ( 87%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_21

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0   24  AB0
  ??      -   ??      INPUT              0    0    0   24  AB1
  ??      -   ??      INPUT              0    0    0   24  AB2
  ??      -   ??      INPUT              0    0    0   24  AB3
  ??      -   ??      INPUT              0    0    0   24  AB4
  ??      -   ??      INPUT              0    0    0   24  AB5
  ??      -   ??      INPUT              0    0    0   24  AB6
  ??      -   ??      INPUT              0    0    0   24  AB7
  ??      -   ??      INPUT              0    0    0   24  AB8
  ??      -   ??      INPUT              0    0    0   24  AB9
  ??      -   ??      INPUT              0    0    0    6  AB10
  ??      -   ??      INPUT              0    0    0   36  A0
  ??      -   ??      INPUT              0    0    0   36  A1
  ??      -   ??      INPUT              0    0    0    2  O0_21
  ??      -   ??      INPUT              0    0    0    2  O0_33
  ??      -   ??      INPUT              0    0    0    2  O0_35
  ??      -   ??      INPUT              0    0    0    2  O0_39
  ??      -   ??      INPUT              0    0    0    2  O0_43
  ??      -   ??      INPUT              0    0    0    2  O0_52
  ??      -   ??      INPUT              0    0    0    2  O1_21
  ??      -   ??      INPUT              0    0    0    2  O1_33
  ??      -   ??      INPUT              0    0    0    2  O1_35
  ??      -   ??      INPUT              0    0    0    2  O1_39
  ??      -   ??      INPUT              0    0    0    2  O1_43
  ??      -   ??      INPUT              0    0    0    2  O1_52
  ??      -   ??      INPUT              0    0    0    2  O2_21
  ??      -   ??      INPUT              0    0    0    2  O2_33
  ??      -   ??      INPUT              0    0    0    2  O2_35
  ??      -   ??      INPUT              0    0    0    2  O2_39
  ??      -   ??      INPUT              0    0    0    2  O2_43
  ??      -   ??      INPUT              0    0    0    2  O2_52
  ??      -   ??      INPUT              0    0    0    2  O3_21
  ??      -   ??      INPUT              0    0    0    2  O3_33
  ??      -   ??      INPUT              0    0    0    2  O3_35
  ??      -   ??      INPUT              0    0    0    2  O3_39
  ??      -   ??      INPUT              0    0    0    2  O3_43
  ??      -   ??      INPUT              0    0    0    2  O3_52
  ??      -   ??      INPUT              0    0    0    2  O4_21
  ??      -   ??      INPUT              0    0    0    2  O4_33
  ??      -   ??      INPUT              0    0    0    2  O4_35
  ??      -   ??      INPUT              0    0    0    2  O4_39
  ??      -   ??      INPUT              0    0    0    2  O4_43
  ??      -   ??      INPUT              0    0    0    2  O4_52
  ??      -   ??      INPUT              0    0    0    2  O5_21
  ??      -   ??      INPUT              0    0    0    2  O5_33
  ??      -   ??      INPUT              0    0    0    2  O5_35
  ??      -   ??      INPUT              0    0    0    2  O5_39
  ??      -   ??      INPUT              0    0    0    2  O5_43
  ??      -   ??      INPUT              0    0    0    2  O5_52
  ??      -   ??      INPUT              0    0    0    2  O6_21
  ??      -   ??      INPUT              0    0    0    2  O6_33
  ??      -   ??      INPUT              0    0    0    2  O6_35
  ??      -   ??      INPUT              0    0    0    2  O6_39
  ??      -   ??      INPUT              0    0    0    2  O6_43
  ??      -   ??      INPUT              0    0    0    2  O6_52
  ??      -   ??      INPUT              0    0    0    2  O7_21
  ??      -   ??      INPUT              0    0    0    2  O7_33
  ??      -   ??      INPUT              0    0    0    2  O7_35
  ??      -   ??      INPUT              0    0    0    2  O7_39
  ??      -   ??      INPUT              0    0    0    2  O7_43
  ??      -   ??      INPUT              0    0    0    2  O7_52
  ??      -   ??      INPUT              0    0    0    2  O8_21
  ??      -   ??      INPUT              0    0    0    2  O8_33
  ??      -   ??      INPUT              0    0    0    2  O8_35
  ??      -   ??      INPUT              0    0    0    2  O8_39
  ??      -   ??      INPUT              0    0    0    2  O8_43
  ??      -   ??      INPUT              0    0    0    2  O8_52
  ??      -   ??      INPUT              0    0    0    2  O9_21
  ??      -   ??      INPUT              0    0    0    2  O9_33
  ??      -   ??      INPUT              0    0    0    2  O9_35
  ??      -   ??      INPUT              0    0    0    2  O9_39
  ??      -   ??      INPUT              0    0    0    2  O9_43
  ??      -   ??      INPUT              0    0    0    2  O9_52
  ??      -   ??      INPUT              0    0    0    2  O10_21
  ??      -   ??      INPUT              0    0    0    2  O10_33
  ??      -   ??      INPUT              0    0    0    2  O10_35
  ??      -   ??      INPUT              0    0    0    2  O10_39
  ??      -   ??      INPUT              0    0    0    2  O10_43
  ??      -   ??      INPUT              0    0    0    2  O10_52
  ??      -   ??      INPUT              0    0    0    2  O11_21
  ??      -   ??      INPUT              0    0    0    2  O11_33
  ??      -   ??      INPUT              0    0    0    2  O11_35
  ??      -   ??      INPUT              0    0    0    2  O11_39
  ??      -   ??      INPUT              0    0    0    2  O11_43
  ??      -   ??      INPUT              0    0    0    2  O11_52
  ??      -   ??      INPUT              0    0    0    2  O12_21
  ??      -   ??      INPUT              0    0    0    2  O12_33
  ??      -   ??      INPUT              0    0    0    2  O12_35
  ??      -   ??      INPUT              0    0    0    2  O12_39
  ??      -   ??      INPUT              0    0    0    2  O12_43
  ??      -   ??      INPUT              0    0    0    2  O12_52
  ??      -   ??      INPUT              0    0    0    2  O13_21
  ??      -   ??      INPUT              0    0    0    2  O13_33
  ??      -   ??      INPUT              0    0    0    2  O13_35
  ??      -   ??      INPUT              0    0    0    2  O13_39
  ??      -   ??      INPUT              0    0    0    2  O13_43
  ??      -   ??      INPUT              0    0    0    2  O13_52
  ??      -   ??      INPUT              0    0    0    2  O14_21
  ??      -   ??      INPUT              0    0    0    2  O14_33
  ??      -   ??      INPUT              0    0    0    2  O14_35
  ??      -   ??      INPUT              0    0    0    2  O14_39
  ??      -   ??      INPUT              0    0    0    2  O14_43
  ??      -   ??      INPUT              0    0    0    2  O14_52
  ??      -   ??      INPUT              0    0    0    2  O15_21
  ??      -   ??      INPUT              0    0    0    2  O15_33
  ??      -   ??      INPUT              0    0    0    2  O15_35
  ??      -   ??      INPUT              0    0    0    2  O15_39
  ??      -   ??      INPUT              0    0    0    2  O15_43
  ??      -   ??      INPUT              0    0    0    2  O15_52
  ??      -   ??      INPUT              0    0    0    2  O16_21
  ??      -   ??      INPUT              0    0    0    2  O16_33
  ??      -   ??      INPUT              0    0    0    2  O16_35
  ??      -   ??      INPUT              0    0    0    2  O16_39
  ??      -   ??      INPUT              0    0    0    2  O16_43
  ??      -   ??      INPUT              0    0    0    2  O16_52
  ??      -   ??      INPUT              0    0    0    2  O17_21
  ??      -   ??      INPUT              0    0    0    2  O17_33
  ??      -   ??      INPUT              0    0    0    2  O17_35
  ??      -   ??      INPUT              0    0    0    2  O17_39
  ??      -   ??      INPUT              0    0    0    2  O17_43
  ??      -   ??      INPUT              0    0    0    2  O17_52
  ??      -   ??      INPUT              0    0    0    2  O18_21
  ??      -   ??      INPUT              0    0    0    2  O18_33
  ??      -   ??      INPUT              0    0    0    2  O18_35
  ??      -   ??      INPUT              0    0    0    2  O18_39
  ??      -   ??      INPUT              0    0    0    2  O18_43
  ??      -   ??      INPUT              0    0    0    2  O18_52
  ??      -   ??      INPUT              0    0    0    2  O19_21
  ??      -   ??      INPUT              0    0    0    2  O19_33
  ??      -   ??      INPUT              0    0    0    2  O19_35
  ??      -   ??      INPUT              0    0    0    2  O19_39
  ??      -   ??      INPUT              0    0    0    2  O19_43
  ??      -   ??      INPUT              0    0    0    2  O19_52
  ??      -   ??      INPUT              0    0    0    2  O20_21
  ??      -   ??      INPUT              0    0    0    2  O20_33
  ??      -   ??      INPUT              0    0    0    2  O20_35
  ??      -   ??      INPUT              0    0    0    2  O20_39
  ??      -   ??      INPUT              0    0    0    2  O20_43
  ??      -   ??      INPUT              0    0    0    2  O20_52
  ??      -   ??      INPUT              0    0    0    2  O21_21
  ??      -   ??      INPUT              0    0    0    2  O21_33
  ??      -   ??      INPUT              0    0    0    2  O21_35
  ??      -   ??      INPUT              0    0    0    2  O21_39
  ??      -   ??      INPUT              0    0    0    2  O21_43
  ??      -   ??      INPUT              0    0    0    2  O21_52
  ??      -   ??      INPUT              0    0    0    2  O22_21
  ??      -   ??      INPUT              0    0    0    2  O22_33
  ??      -   ??      INPUT              0    0    0    2  O22_35
  ??      -   ??      INPUT              0    0    0    2  O22_39
  ??      -   ??      INPUT              0    0    0    2  O22_43
  ??      -   ??      INPUT              0    0    0    2  O22_52
  ??      -   ??      INPUT              0    0    0    2  O23_21
  ??      -   ??      INPUT              0    0    0    2  O23_33
  ??      -   ??      INPUT              0    0    0    2  O23_35
  ??      -   ??      INPUT              0    0    0    2  O23_39
  ??      -   ??      INPUT              0    0    0    2  O23_43
  ??      -   ??      INPUT              0    0    0    2  O23_52
  ??      -   ??      INPUT              0    0    0    2  O24_21
  ??      -   ??      INPUT              0    0    0    2  O24_33
  ??      -   ??      INPUT              0    0    0    2  O24_35
  ??      -   ??      INPUT              0    0    0    2  O24_39
  ??      -   ??      INPUT              0    0    0    2  O24_43
  ??      -   ??      INPUT              0    0    0    2  O24_52
  ??      -   ??      INPUT              0    0    0    2  O25_21
  ??      -   ??      INPUT              0    0    0    2  O25_33
  ??      -   ??      INPUT              0    0    0    2  O25_35
  ??      -   ??      INPUT              0    0    0    2  O25_39
  ??      -   ??      INPUT              0    0    0    2  O25_43
  ??      -   ??      INPUT              0    0    0    2  O25_52
  ??      -   ??      INPUT              0    0    0    2  O26_21
  ??      -   ??      INPUT              0    0    0    2  O26_33
  ??      -   ??      INPUT              0    0    0    2  O26_35
  ??      -   ??      INPUT              0    0    0    2  O26_39
  ??      -   ??      INPUT              0    0    0    2  O26_43
  ??      -   ??      INPUT              0    0    0    2  O26_52
  ??      -   ??      INPUT              0    0    0    2  O27_21
  ??      -   ??      INPUT              0    0    0    2  O27_33
  ??      -   ??      INPUT              0    0    0    2  O27_35
  ??      -   ??      INPUT              0    0    0    2  O27_39
  ??      -   ??      INPUT              0    0    0    2  O27_43
  ??      -   ??      INPUT              0    0    0    2  O27_52
  ??      -   ??      INPUT              0    0    0    2  O28_21
  ??      -   ??      INPUT              0    0    0    2  O28_33
  ??      -   ??      INPUT              0    0    0    2  O28_35
  ??      -   ??      INPUT              0    0    0    2  O28_39
  ??      -   ??      INPUT              0    0    0    2  O28_43
  ??      -   ??      INPUT              0    0    0    2  O28_52
  ??      -   ??      INPUT              0    0    0    2  O29_21
  ??      -   ??      INPUT              0    0    0    2  O29_33
  ??      -   ??      INPUT              0    0    0    2  O29_35
  ??      -   ??      INPUT              0    0    0    2  O29_39
  ??      -   ??      INPUT              0    0    0    2  O29_43
  ??      -   ??      INPUT              0    0    0    2  O29_52
  ??      -   ??      INPUT              0    0    0    2  O30_21
  ??      -   ??      INPUT              0    0    0    2  O30_33
  ??      -   ??      INPUT              0    0    0    2  O30_35
  ??      -   ??      INPUT              0    0    0    2  O30_39
  ??      -   ??      INPUT              0    0    0    2  O30_43
  ??      -   ??      INPUT              0    0    0    2  O30_52
  ??      -   ??      INPUT              0    0    0    2  O31_21
  ??      -   ??      INPUT              0    0    0    2  O31_33
  ??      -   ??      INPUT              0    0    0    2  O31_35
  ??      -   ??      INPUT              0    0    0    2  O31_39
  ??      -   ??      INPUT              0    0    0    2  O31_43
  ??      -   ??      INPUT              0    0    0    2  O31_52
  ??      -   ??      INPUT              0    0    0    2  O32_21
  ??      -   ??      INPUT              0    0    0    2  O32_33
  ??      -   ??      INPUT              0    0    0    2  O32_35
  ??      -   ??      INPUT              0    0    0    2  O32_39
  ??      -   ??      INPUT              0    0    0    2  O32_43
  ??      -   ??      INPUT              0    0    0    2  O32_52
  ??      -   ??      INPUT              0    0    0    2  O33_21
  ??      -   ??      INPUT              0    0    0    2  O33_33
  ??      -   ??      INPUT              0    0    0    2  O33_35
  ??      -   ??      INPUT              0    0    0    2  O33_39
  ??      -   ??      INPUT              0    0    0    2  O33_43
  ??      -   ??      INPUT              0    0    0    2  O33_52
  ??      -   ??      INPUT              0    0    0    2  O34_21
  ??      -   ??      INPUT              0    0    0    2  O34_33
  ??      -   ??      INPUT              0    0    0    2  O34_35
  ??      -   ??      INPUT              0    0    0    2  O34_39
  ??      -   ??      INPUT              0    0    0    2  O34_43
  ??      -   ??      INPUT              0    0    0    2  O34_52
  ??      -   ??      INPUT              0    0    0    2  O35_21
  ??      -   ??      INPUT              0    0    0    2  O35_33
  ??      -   ??      INPUT              0    0    0    2  O35_35
  ??      -   ??      INPUT              0    0    0    2  O35_39
  ??      -   ??      INPUT              0    0    0    2  O35_43
  ??      -   ??      INPUT              0    0    0    2  O35_52
  ??      -   ??      INPUT              0    0    0    2  O36_21
  ??      -   ??      INPUT              0    0    0    2  O36_33
  ??      -   ??      INPUT              0    0    0    2  O36_35
  ??      -   ??      INPUT              0    0    0    2  O36_39
  ??      -   ??      INPUT              0    0    0    2  O36_43
  ??      -   ??      INPUT              0    0    0    2  O36_52
  ??      -   ??      INPUT              0    0    0    2  O37_21
  ??      -   ??      INPUT              0    0    0    2  O37_33
  ??      -   ??      INPUT              0    0    0    2  O37_35
  ??      -   ??      INPUT              0    0    0    2  O37_39
  ??      -   ??      INPUT              0    0    0    2  O37_43
  ??      -   ??      INPUT              0    0    0    2  O37_52
  ??      -   ??      INPUT              0    0    0    2  O38_21
  ??      -   ??      INPUT              0    0    0    2  O38_33
  ??      -   ??      INPUT              0    0    0    2  O38_35
  ??      -   ??      INPUT              0    0    0    2  O38_39
  ??      -   ??      INPUT              0    0    0    2  O38_43
  ??      -   ??      INPUT              0    0    0    2  O38_52
  ??      -   ??      INPUT              0    0    0    2  O39_21
  ??      -   ??      INPUT              0    0    0    2  O39_33
  ??      -   ??      INPUT              0    0    0    2  O39_35
  ??      -   ??      INPUT              0    0    0    2  O39_39
  ??      -   ??      INPUT              0    0    0    2  O39_43
  ??      -   ??      INPUT              0    0    0    2  O39_52
  ??      -   ??      INPUT              0    0    0    1  O40_21
  ??      -   ??      INPUT              0    0    0    1  O40_33
  ??      -   ??      INPUT              0    0    0    1  O40_35
  ??      -   ??      INPUT              0    0    0    1  O40_39
  ??      -   ??      INPUT              0    0    0    1  O40_43
  ??      -   ??      INPUT              0    0    0    1  O40_52
  ??      -   ??      INPUT    s         0    0    6    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    6    0  ~PIN001
  ??      -   ??      INPUT              0    0    6   42  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_21

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              3    7    0    0  Q21
  ??     ??   ??        TRI              3    7    0    0  Q33
  ??     ??   ??        TRI              3    7    0    0  Q35
  ??     ??   ??        TRI              3    7    0    0  Q39
  ??     ??   ??        TRI              3    7    0    0  Q43
  ??     ??   ??        TRI              3    7    0    0  Q52


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_21

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:1|out:18|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:1|out:18|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:1|out:18|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:18|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:18|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:1|out:18|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:1|out:18|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:7|out:19|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:7|out:19|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:7|out:19|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:19|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:7|out:19|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:7|out:19|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:7|out:19|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:8|out:1|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:8|out:1|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:8|out:1|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:1|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:1|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:8|out:1|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:8|out:1|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:8|out:19|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:8|out:19|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:8|out:19|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:19|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:19|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:8|out:19|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:8|out:19|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:8|out:21|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:8|out:21|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:8|out:21|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:21|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:21|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:8|out:21|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:8|out:21|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:10|out:17|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:10|out:17|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:10|out:17|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:17|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:10|out:17|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:10|out:17|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:10|out:17|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_21

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_21    : INPUT;
O0_33    : INPUT;
O0_35    : INPUT;
O0_39    : INPUT;
O0_43    : INPUT;
O0_52    : INPUT;
O1_21    : INPUT;
O1_33    : INPUT;
O1_35    : INPUT;
O1_39    : INPUT;
O1_43    : INPUT;
O1_52    : INPUT;
O2_21    : INPUT;
O2_33    : INPUT;
O2_35    : INPUT;
O2_39    : INPUT;
O2_43    : INPUT;
O2_52    : INPUT;
O3_21    : INPUT;
O3_33    : INPUT;
O3_35    : INPUT;
O3_39    : INPUT;
O3_43    : INPUT;
O3_52    : INPUT;
O4_21    : INPUT;
O4_33    : INPUT;
O4_35    : INPUT;
O4_39    : INPUT;
O4_43    : INPUT;
O4_52    : INPUT;
O5_21    : INPUT;
O5_33    : INPUT;
O5_35    : INPUT;
O5_39    : INPUT;
O5_43    : INPUT;
O5_52    : INPUT;
O6_21    : INPUT;
O6_33    : INPUT;
O6_35    : INPUT;
O6_39    : INPUT;
O6_43    : INPUT;
O6_52    : INPUT;
O7_21    : INPUT;
O7_33    : INPUT;
O7_35    : INPUT;
O7_39    : INPUT;
O7_43    : INPUT;
O7_52    : INPUT;
O8_21    : INPUT;
O8_33    : INPUT;
O8_35    : INPUT;
O8_39    : INPUT;
O8_43    : INPUT;
O8_52    : INPUT;
O9_21    : INPUT;
O9_33    : INPUT;
O9_35    : INPUT;
O9_39    : INPUT;
O9_43    : INPUT;
O9_52    : INPUT;
O10_21   : INPUT;
O10_33   : INPUT;
O10_35   : INPUT;
O10_39   : INPUT;
O10_43   : INPUT;
O10_52   : INPUT;
O11_21   : INPUT;
O11_33   : INPUT;
O11_35   : INPUT;
O11_39   : INPUT;
O11_43   : INPUT;
O11_52   : INPUT;
O12_21   : INPUT;
O12_33   : INPUT;
O12_35   : INPUT;
O12_39   : INPUT;
O12_43   : INPUT;
O12_52   : INPUT;
O13_21   : INPUT;
O13_33   : INPUT;
O13_35   : INPUT;
O13_39   : INPUT;
O13_43   : INPUT;
O13_52   : INPUT;
O14_21   : INPUT;
O14_33   : INPUT;
O14_35   : INPUT;
O14_39   : INPUT;
O14_43   : INPUT;
O14_52   : INPUT;
O15_21   : INPUT;
O15_33   : INPUT;
O15_35   : INPUT;
O15_39   : INPUT;
O15_43   : INPUT;
O15_52   : INPUT;
O16_21   : INPUT;
O16_33   : INPUT;
O16_35   : INPUT;
O16_39   : INPUT;
O16_43   : INPUT;
O16_52   : INPUT;
O17_21   : INPUT;
O17_33   : INPUT;
O17_35   : INPUT;
O17_39   : INPUT;
O17_43   : INPUT;
O17_52   : INPUT;
O18_21   : INPUT;
O18_33   : INPUT;
O18_35   : INPUT;
O18_39   : INPUT;
O18_43   : INPUT;
O18_52   : INPUT;
O19_21   : INPUT;
O19_33   : INPUT;
O19_35   : INPUT;
O19_39   : INPUT;
O19_43   : INPUT;
O19_52   : INPUT;
O20_21   : INPUT;
O20_33   : INPUT;
O20_35   : INPUT;
O20_39   : INPUT;
O20_43   : INPUT;
O20_52   : INPUT;
O21_21   : INPUT;
O21_33   : INPUT;
O21_35   : INPUT;
O21_39   : INPUT;
O21_43   : INPUT;
O21_52   : INPUT;
O22_21   : INPUT;
O22_33   : INPUT;
O22_35   : INPUT;
O22_39   : INPUT;
O22_43   : INPUT;
O22_52   : INPUT;
O23_21   : INPUT;
O23_33   : INPUT;
O23_35   : INPUT;
O23_39   : INPUT;
O23_43   : INPUT;
O23_52   : INPUT;
O24_21   : INPUT;
O24_33   : INPUT;
O24_35   : INPUT;
O24_39   : INPUT;
O24_43   : INPUT;
O24_52   : INPUT;
O25_21   : INPUT;
O25_33   : INPUT;
O25_35   : INPUT;
O25_39   : INPUT;
O25_43   : INPUT;
O25_52   : INPUT;
O26_21   : INPUT;
O26_33   : INPUT;
O26_35   : INPUT;
O26_39   : INPUT;
O26_43   : INPUT;
O26_52   : INPUT;
O27_21   : INPUT;
O27_33   : INPUT;
O27_35   : INPUT;
O27_39   : INPUT;
O27_43   : INPUT;
O27_52   : INPUT;
O28_21   : INPUT;
O28_33   : INPUT;
O28_35   : INPUT;
O28_39   : INPUT;
O28_43   : INPUT;
O28_52   : INPUT;
O29_21   : INPUT;
O29_33   : INPUT;
O29_35   : INPUT;
O29_39   : INPUT;
O29_43   : INPUT;
O29_52   : INPUT;
O30_21   : INPUT;
O30_33   : INPUT;
O30_35   : INPUT;
O30_39   : INPUT;
O30_43   : INPUT;
O30_52   : INPUT;
O31_21   : INPUT;
O31_33   : INPUT;
O31_35   : INPUT;
O31_39   : INPUT;
O31_43   : INPUT;
O31_52   : INPUT;
O32_21   : INPUT;
O32_33   : INPUT;
O32_35   : INPUT;
O32_39   : INPUT;
O32_43   : INPUT;
O32_52   : INPUT;
O33_21   : INPUT;
O33_33   : INPUT;
O33_35   : INPUT;
O33_39   : INPUT;
O33_43   : INPUT;
O33_52   : INPUT;
O34_21   : INPUT;
O34_33   : INPUT;
O34_35   : INPUT;
O34_39   : INPUT;
O34_43   : INPUT;
O34_52   : INPUT;
O35_21   : INPUT;
O35_33   : INPUT;
O35_35   : INPUT;
O35_39   : INPUT;
O35_43   : INPUT;
O35_52   : INPUT;
O36_21   : INPUT;
O36_33   : INPUT;
O36_35   : INPUT;
O36_39   : INPUT;
O36_43   : INPUT;
O36_52   : INPUT;
O37_21   : INPUT;
O37_33   : INPUT;
O37_35   : INPUT;
O37_39   : INPUT;
O37_43   : INPUT;
O37_52   : INPUT;
O38_21   : INPUT;
O38_33   : INPUT;
O38_35   : INPUT;
O38_39   : INPUT;
O38_43   : INPUT;
O38_52   : INPUT;
O39_21   : INPUT;
O39_33   : INPUT;
O39_35   : INPUT;
O39_39   : INPUT;
O39_43   : INPUT;
O39_52   : INPUT;
O40_21   : INPUT;
O40_33   : INPUT;
O40_35   : INPUT;
O40_39   : INPUT;
O40_43   : INPUT;
O40_52   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q21' 
-- Equation name is 'Q21', type is output 
Q21      = TRI(_N006,  _EQ001);
_N006    = LCELL( _EQ002);
  _EQ002 = !_N042 & !_N043 & !_N044 & !_N045 & !_N046 & !_N047 & !_N048 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q33' 
-- Equation name is 'Q33', type is output 
Q33      = TRI(_N005,  _EQ003);
_N005    = LCELL( _EQ004);
  _EQ004 = !_N035 & !_N036 & !_N037 & !_N038 & !_N039 & !_N040 & !_N041 & 
             !~PIN000;
  _EQ003 = !~PIN001 &  RD;

-- Node name is 'Q35' 
-- Equation name is 'Q35', type is output 
Q35      = TRI(_N004,  _EQ005);
_N004    = LCELL( _EQ006);
  _EQ006 = !_N028 & !_N029 & !_N030 & !_N031 & !_N032 & !_N033 & !_N034 & 
             !~PIN000;
  _EQ005 = !~PIN001 &  RD;

-- Node name is 'Q39' 
-- Equation name is 'Q39', type is output 
Q39      = TRI(_N003,  _EQ007);
_N003    = LCELL( _EQ008);
  _EQ008 = !_N021 & !_N022 & !_N023 & !_N024 & !_N025 & !_N026 & !_N027 & 
             !~PIN000;
  _EQ007 = !~PIN001 &  RD;

-- Node name is 'Q43' 
-- Equation name is 'Q43', type is output 
Q43      = TRI(_N002,  _EQ009);
_N002    = LCELL( _EQ010);
  _EQ010 = !_N014 & !_N015 & !_N016 & !_N017 & !_N018 & !_N019 & !_N020 & 
             !~PIN000;
  _EQ009 = !~PIN001 &  RD;

-- Node name is 'Q52' 
-- Equation name is 'Q52', type is output 
Q52      = TRI(_N001,  _EQ011);
_N001    = LCELL( _EQ012);
  _EQ012 = !_N007 & !_N008 & !_N009 & !_N010 & !_N011 & !_N012 & !_N013 & 
             !~PIN000;
  _EQ011 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:18|~8~1~3~2' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ013);
  _EQ013 =  AB1 & !O4_52 & !O5_52 & !O6_52 & !O7_52 &  RD
         #  AB2 & !O8_52 & !O9_52 & !O10_52 & !O11_52 &  RD
         #  AB3 & !O12_52 & !O13_52 & !O14_52 & !O15_52 &  RD
         #  AB4 & !O16_52 & !O17_52 & !O18_52 & !O19_52 &  RD
         #  AB6 & !O24_52 & !O25_52 & !O26_52 & !O27_52 &  RD
         #  AB7 & !O28_52 & !O29_52 & !O30_52 & !O31_52 &  RD
         #  AB8 & !O32_52 & !O33_52 & !O34_52 & !O35_52 &  RD
         #  AB9 & !O36_52 & !O37_52 & !O38_52 & !O39_52 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:18|~8~1~3~3' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ014);
  _EQ014 =  AB5 & !O20_52 & !O21_52 & !O22_52 & !O23_52 &  RD
         #  AB0 & !O0_52 & !O1_52 & !O2_52 & !O3_52 &  RD
         #  AB1 &  A0 &  A1 & !O7_52 &  RD
         #  AB2 &  A0 &  A1 & !O11_52 &  RD
         #  AB3 &  A0 &  A1 & !O15_52 &  RD
         #  AB4 &  A0 &  A1 & !O19_52 &  RD
         #  AB6 &  A0 &  A1 & !O27_52 &  RD
         #  AB7 &  A0 &  A1 & !O31_52 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:18|~8~1~3~4' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ015);
  _EQ015 =  AB8 &  A0 &  A1 & !O35_52 &  RD
         #  AB9 &  A0 &  A1 & !O39_52 &  RD
         #  AB5 &  A0 &  A1 & !O23_52 &  RD
         #  AB0 &  A0 &  A1 & !O3_52 &  RD
         #  AB1 & !A0 &  A1 & !O6_52 &  RD
         #  AB1 &  A0 & !A1 & !O5_52 &  RD
         #  AB2 & !A0 &  A1 & !O10_52 &  RD
         #  AB2 &  A0 & !A1 & !O9_52 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:18|~8~1~3~5' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ016);
  _EQ016 =  AB3 & !A0 &  A1 & !O14_52 &  RD
         #  AB3 &  A0 & !A1 & !O13_52 &  RD
         #  AB4 & !A0 &  A1 & !O18_52 &  RD
         #  AB4 &  A0 & !A1 & !O17_52 &  RD
         #  AB6 & !A0 &  A1 & !O26_52 &  RD
         #  AB6 &  A0 & !A1 & !O25_52 &  RD
         #  AB7 & !A0 &  A1 & !O30_52 &  RD
         #  AB7 &  A0 & !A1 & !O29_52 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:18|~8~1~3~6' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ017);
  _EQ017 =  AB8 & !A0 &  A1 & !O34_52 &  RD
         #  AB8 &  A0 & !A1 & !O33_52 &  RD
         #  AB9 & !A0 &  A1 & !O38_52 &  RD
         #  AB9 &  A0 & !A1 & !O37_52 &  RD
         #  AB5 & !A0 &  A1 & !O22_52 &  RD
         #  AB5 &  A0 & !A1 & !O21_52 &  RD
         #  AB0 & !A0 &  A1 & !O2_52 &  RD
         #  AB0 &  A0 & !A1 & !O1_52 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:18|~8~1~3~7' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ018);
  _EQ018 =  AB1 & !A0 & !A1 & !O4_52 &  RD
         #  AB2 & !A0 & !A1 & !O8_52 &  RD
         #  AB3 & !A0 & !A1 & !O12_52 &  RD
         #  AB4 & !A0 & !A1 & !O16_52 &  RD
         #  AB6 & !A0 & !A1 & !O24_52 &  RD
         #  AB7 & !A0 & !A1 & !O28_52 &  RD
         #  AB8 & !A0 & !A1 & !O32_52 &  RD
         #  AB9 & !A0 & !A1 & !O36_52 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:18|~8~1~3~8' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ019);
  _EQ019 =  AB5 & !A0 & !A1 & !O20_52 &  RD
         #  AB0 & !A0 & !A1 & !O0_52 &  RD
         #  AB10 & !O40_52 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:19|~8~1~3~2' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ020);
  _EQ020 =  AB1 & !O4_43 & !O5_43 & !O6_43 & !O7_43 &  RD
         #  AB2 & !O8_43 & !O9_43 & !O10_43 & !O11_43 &  RD
         #  AB3 & !O12_43 & !O13_43 & !O14_43 & !O15_43 &  RD
         #  AB4 & !O16_43 & !O17_43 & !O18_43 & !O19_43 &  RD
         #  AB6 & !O24_43 & !O25_43 & !O26_43 & !O27_43 &  RD
         #  AB7 & !O28_43 & !O29_43 & !O30_43 & !O31_43 &  RD
         #  AB8 & !O32_43 & !O33_43 & !O34_43 & !O35_43 &  RD
         #  AB9 & !O36_43 & !O37_43 & !O38_43 & !O39_43 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:19|~8~1~3~3' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ021);
  _EQ021 =  AB5 & !O20_43 & !O21_43 & !O22_43 & !O23_43 &  RD
         #  AB0 & !O0_43 & !O1_43 & !O2_43 & !O3_43 &  RD
         #  AB1 &  A0 &  A1 & !O7_43 &  RD
         #  AB2 &  A0 &  A1 & !O11_43 &  RD
         #  AB3 &  A0 &  A1 & !O15_43 &  RD
         #  AB4 &  A0 &  A1 & !O19_43 &  RD
         #  AB6 &  A0 &  A1 & !O27_43 &  RD
         #  AB7 &  A0 &  A1 & !O31_43 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:19|~8~1~3~4' 
-- Equation name is '_N016', type is buried 
-- synthesized logic cell 
_N016    = LCELL( _EQ022);
  _EQ022 =  AB8 &  A0 &  A1 & !O35_43 &  RD
         #  AB9 &  A0 &  A1 & !O39_43 &  RD
         #  AB5 &  A0 &  A1 & !O23_43 &  RD
         #  AB0 &  A0 &  A1 & !O3_43 &  RD
         #  AB1 & !A0 &  A1 & !O6_43 &  RD
         #  AB1 &  A0 & !A1 & !O5_43 &  RD
         #  AB2 & !A0 &  A1 & !O10_43 &  RD
         #  AB2 &  A0 & !A1 & !O9_43 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:19|~8~1~3~5' 
-- Equation name is '_N017', type is buried 
-- synthesized logic cell 
_N017    = LCELL( _EQ023);
  _EQ023 =  AB3 & !A0 &  A1 & !O14_43 &  RD
         #  AB3 &  A0 & !A1 & !O13_43 &  RD
         #  AB4 & !A0 &  A1 & !O18_43 &  RD
         #  AB4 &  A0 & !A1 & !O17_43 &  RD
         #  AB6 & !A0 &  A1 & !O26_43 &  RD
         #  AB6 &  A0 & !A1 & !O25_43 &  RD
         #  AB7 & !A0 &  A1 & !O30_43 &  RD
         #  AB7 &  A0 & !A1 & !O29_43 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:19|~8~1~3~6' 
-- Equation name is '_N018', type is buried 
-- synthesized logic cell 
_N018    = LCELL( _EQ024);
  _EQ024 =  AB8 & !A0 &  A1 & !O34_43 &  RD
         #  AB8 &  A0 & !A1 & !O33_43 &  RD
         #  AB9 & !A0 &  A1 & !O38_43 &  RD
         #  AB9 &  A0 & !A1 & !O37_43 &  RD
         #  AB5 & !A0 &  A1 & !O22_43 &  RD
         #  AB5 &  A0 & !A1 & !O21_43 &  RD
         #  AB0 & !A0 &  A1 & !O2_43 &  RD
         #  AB0 &  A0 & !A1 & !O1_43 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:19|~8~1~3~7' 
-- Equation name is '_N019', type is buried 
-- synthesized logic cell 
_N019    = LCELL( _EQ025);
  _EQ025 =  AB1 & !A0 & !A1 & !O4_43 &  RD
         #  AB2 & !A0 & !A1 & !O8_43 &  RD
         #  AB3 & !A0 & !A1 & !O12_43 &  RD
         #  AB4 & !A0 & !A1 & !O16_43 &  RD
         #  AB6 & !A0 & !A1 & !O24_43 &  RD
         #  AB7 & !A0 & !A1 & !O28_43 &  RD
         #  AB8 & !A0 & !A1 & !O32_43 &  RD
         #  AB9 & !A0 & !A1 & !O36_43 &  RD;

-- Node name is '|out56_4:1|out8_4:7|out:19|~8~1~3~8' 
-- Equation name is '_N020', type is buried 
-- synthesized logic cell 
_N020    = LCELL( _EQ026);
  _EQ026 =  AB5 & !A0 & !A1 & !O20_43 &  RD
         #  AB0 & !A0 & !A1 & !O0_43 &  RD
         #  AB10 & !O40_43 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:1|~8~1~3~2' 
-- Equation name is '_N021', type is buried 
-- synthesized logic cell 
_N021    = LCELL( _EQ027);
  _EQ027 =  AB1 & !O4_39 & !O5_39 & !O6_39 & !O7_39 &  RD
         #  AB2 & !O8_39 & !O9_39 & !O10_39 & !O11_39 &  RD
         #  AB3 & !O12_39 & !O13_39 & !O14_39 & !O15_39 &  RD
         #  AB4 & !O16_39 & !O17_39 & !O18_39 & !O19_39 &  RD
         #  AB6 & !O24_39 & !O25_39 & !O26_39 & !O27_39 &  RD
         #  AB7 & !O28_39 & !O29_39 & !O30_39 & !O31_39 &  RD
         #  AB8 & !O32_39 & !O33_39 & !O34_39 & !O35_39 &  RD
         #  AB9 & !O36_39 & !O37_39 & !O38_39 & !O39_39 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:1|~8~1~3~3' 
-- Equation name is '_N022', type is buried 
-- synthesized logic cell 
_N022    = LCELL( _EQ028);
  _EQ028 =  AB5 & !O20_39 & !O21_39 & !O22_39 & !O23_39 &  RD
         #  AB0 & !O0_39 & !O1_39 & !O2_39 & !O3_39 &  RD
         #  AB1 &  A0 &  A1 & !O7_39 &  RD
         #  AB2 &  A0 &  A1 & !O11_39 &  RD
         #  AB3 &  A0 &  A1 & !O15_39 &  RD
         #  AB4 &  A0 &  A1 & !O19_39 &  RD
         #  AB6 &  A0 &  A1 & !O27_39 &  RD
         #  AB7 &  A0 &  A1 & !O31_39 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:1|~8~1~3~4' 
-- Equation name is '_N023', type is buried 
-- synthesized logic cell 
_N023    = LCELL( _EQ029);
  _EQ029 =  AB8 &  A0 &  A1 & !O35_39 &  RD
         #  AB9 &  A0 &  A1 & !O39_39 &  RD
         #  AB5 &  A0 &  A1 & !O23_39 &  RD
         #  AB0 &  A0 &  A1 & !O3_39 &  RD
         #  AB1 & !A0 &  A1 & !O6_39 &  RD
         #  AB1 &  A0 & !A1 & !O5_39 &  RD
         #  AB2 & !A0 &  A1 & !O10_39 &  RD
         #  AB2 &  A0 & !A1 & !O9_39 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:1|~8~1~3~5' 
-- Equation name is '_N024', type is buried 
-- synthesized logic cell 
_N024    = LCELL( _EQ030);
  _EQ030 =  AB3 & !A0 &  A1 & !O14_39 &  RD
         #  AB3 &  A0 & !A1 & !O13_39 &  RD
         #  AB4 & !A0 &  A1 & !O18_39 &  RD
         #  AB4 &  A0 & !A1 & !O17_39 &  RD
         #  AB6 & !A0 &  A1 & !O26_39 &  RD
         #  AB6 &  A0 & !A1 & !O25_39 &  RD
         #  AB7 & !A0 &  A1 & !O30_39 &  RD
         #  AB7 &  A0 & !A1 & !O29_39 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:1|~8~1~3~6' 
-- Equation name is '_N025', type is buried 
-- synthesized logic cell 
_N025    = LCELL( _EQ031);
  _EQ031 =  AB8 & !A0 &  A1 & !O34_39 &  RD
         #  AB8 &  A0 & !A1 & !O33_39 &  RD
         #  AB9 & !A0 &  A1 & !O38_39 &  RD
         #  AB9 &  A0 & !A1 & !O37_39 &  RD
         #  AB5 & !A0 &  A1 & !O22_39 &  RD
         #  AB5 &  A0 & !A1 & !O21_39 &  RD
         #  AB0 & !A0 &  A1 & !O2_39 &  RD
         #  AB0 &  A0 & !A1 & !O1_39 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:1|~8~1~3~7' 
-- Equation name is '_N026', type is buried 
-- synthesized logic cell 
_N026    = LCELL( _EQ032);
  _EQ032 =  AB1 & !A0 & !A1 & !O4_39 &  RD
         #  AB2 & !A0 & !A1 & !O8_39 &  RD
         #  AB3 & !A0 & !A1 & !O12_39 &  RD
         #  AB4 & !A0 & !A1 & !O16_39 &  RD
         #  AB6 & !A0 & !A1 & !O24_39 &  RD
         #  AB7 & !A0 & !A1 & !O28_39 &  RD
         #  AB8 & !A0 & !A1 & !O32_39 &  RD
         #  AB9 & !A0 & !A1 & !O36_39 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:1|~8~1~3~8' 
-- Equation name is '_N027', type is buried 
-- synthesized logic cell 
_N027    = LCELL( _EQ033);
  _EQ033 =  AB5 & !A0 & !A1 & !O20_39 &  RD
         #  AB0 & !A0 & !A1 & !O0_39 &  RD
         #  AB10 & !O40_39 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:19|~8~1~3~2' 
-- Equation name is '_N028', type is buried 
-- synthesized logic cell 
_N028    = LCELL( _EQ034);
  _EQ034 =  AB1 & !O4_35 & !O5_35 & !O6_35 & !O7_35 &  RD
         #  AB2 & !O8_35 & !O9_35 & !O10_35 & !O11_35 &  RD
         #  AB3 & !O12_35 & !O13_35 & !O14_35 & !O15_35 &  RD
         #  AB4 & !O16_35 & !O17_35 & !O18_35 & !O19_35 &  RD
         #  AB6 & !O24_35 & !O25_35 & !O26_35 & !O27_35 &  RD
         #  AB7 & !O28_35 & !O29_35 & !O30_35 & !O31_35 &  RD
         #  AB8 & !O32_35 & !O33_35 & !O34_35 & !O35_35 &  RD
         #  AB9 & !O36_35 & !O37_35 & !O38_35 & !O39_35 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:19|~8~1~3~3' 
-- Equation name is '_N029', type is buried 
-- synthesized logic cell 
_N029    = LCELL( _EQ035);
  _EQ035 =  AB5 & !O20_35 & !O21_35 & !O22_35 & !O23_35 &  RD
         #  AB0 & !O0_35 & !O1_35 & !O2_35 & !O3_35 &  RD
         #  AB1 &  A0 &  A1 & !O7_35 &  RD
         #  AB2 &  A0 &  A1 & !O11_35 &  RD
         #  AB3 &  A0 &  A1 & !O15_35 &  RD
         #  AB4 &  A0 &  A1 & !O19_35 &  RD
         #  AB6 &  A0 &  A1 & !O27_35 &  RD
         #  AB7 &  A0 &  A1 & !O31_35 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:19|~8~1~3~4' 
-- Equation name is '_N030', type is buried 
-- synthesized logic cell 
_N030    = LCELL( _EQ036);
  _EQ036 =  AB8 &  A0 &  A1 & !O35_35 &  RD
         #  AB9 &  A0 &  A1 & !O39_35 &  RD
         #  AB5 &  A0 &  A1 & !O23_35 &  RD
         #  AB0 &  A0 &  A1 & !O3_35 &  RD
         #  AB1 & !A0 &  A1 & !O6_35 &  RD
         #  AB1 &  A0 & !A1 & !O5_35 &  RD
         #  AB2 & !A0 &  A1 & !O10_35 &  RD
         #  AB2 &  A0 & !A1 & !O9_35 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:19|~8~1~3~5' 
-- Equation name is '_N031', type is buried 
-- synthesized logic cell 
_N031    = LCELL( _EQ037);
  _EQ037 =  AB3 & !A0 &  A1 & !O14_35 &  RD
         #  AB3 &  A0 & !A1 & !O13_35 &  RD
         #  AB4 & !A0 &  A1 & !O18_35 &  RD
         #  AB4 &  A0 & !A1 & !O17_35 &  RD
         #  AB6 & !A0 &  A1 & !O26_35 &  RD
         #  AB6 &  A0 & !A1 & !O25_35 &  RD
         #  AB7 & !A0 &  A1 & !O30_35 &  RD
         #  AB7 &  A0 & !A1 & !O29_35 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:19|~8~1~3~6' 
-- Equation name is '_N032', type is buried 
-- synthesized logic cell 
_N032    = LCELL( _EQ038);
  _EQ038 =  AB8 & !A0 &  A1 & !O34_35 &  RD
         #  AB8 &  A0 & !A1 & !O33_35 &  RD
         #  AB9 & !A0 &  A1 & !O38_35 &  RD
         #  AB9 &  A0 & !A1 & !O37_35 &  RD
         #  AB5 & !A0 &  A1 & !O22_35 &  RD
         #  AB5 &  A0 & !A1 & !O21_35 &  RD
         #  AB0 & !A0 &  A1 & !O2_35 &  RD
         #  AB0 &  A0 & !A1 & !O1_35 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:19|~8~1~3~7' 
-- Equation name is '_N033', type is buried 
-- synthesized logic cell 
_N033    = LCELL( _EQ039);
  _EQ039 =  AB1 & !A0 & !A1 & !O4_35 &  RD
         #  AB2 & !A0 & !A1 & !O8_35 &  RD
         #  AB3 & !A0 & !A1 & !O12_35 &  RD
         #  AB4 & !A0 & !A1 & !O16_35 &  RD
         #  AB6 & !A0 & !A1 & !O24_35 &  RD
         #  AB7 & !A0 & !A1 & !O28_35 &  RD
         #  AB8 & !A0 & !A1 & !O32_35 &  RD
         #  AB9 & !A0 & !A1 & !O36_35 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:19|~8~1~3~8' 
-- Equation name is '_N034', type is buried 
-- synthesized logic cell 
_N034    = LCELL( _EQ040);
  _EQ040 =  AB5 & !A0 & !A1 & !O20_35 &  RD
         #  AB0 & !A0 & !A1 & !O0_35 &  RD
         #  AB10 & !O40_35 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:21|~8~1~3~2' 
-- Equation name is '_N035', type is buried 
-- synthesized logic cell 
_N035    = LCELL( _EQ041);
  _EQ041 =  AB1 & !O4_33 & !O5_33 & !O6_33 & !O7_33 &  RD
         #  AB2 & !O8_33 & !O9_33 & !O10_33 & !O11_33 &  RD
         #  AB3 & !O12_33 & !O13_33 & !O14_33 & !O15_33 &  RD
         #  AB4 & !O16_33 & !O17_33 & !O18_33 & !O19_33 &  RD
         #  AB6 & !O24_33 & !O25_33 & !O26_33 & !O27_33 &  RD
         #  AB7 & !O28_33 & !O29_33 & !O30_33 & !O31_33 &  RD
         #  AB8 & !O32_33 & !O33_33 & !O34_33 & !O35_33 &  RD
         #  AB9 & !O36_33 & !O37_33 & !O38_33 & !O39_33 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:21|~8~1~3~3' 
-- Equation name is '_N036', type is buried 
-- synthesized logic cell 
_N036    = LCELL( _EQ042);
  _EQ042 =  AB5 & !O20_33 & !O21_33 & !O22_33 & !O23_33 &  RD
         #  AB0 & !O0_33 & !O1_33 & !O2_33 & !O3_33 &  RD
         #  AB1 &  A0 &  A1 & !O7_33 &  RD
         #  AB2 &  A0 &  A1 & !O11_33 &  RD
         #  AB3 &  A0 &  A1 & !O15_33 &  RD
         #  AB4 &  A0 &  A1 & !O19_33 &  RD
         #  AB6 &  A0 &  A1 & !O27_33 &  RD
         #  AB7 &  A0 &  A1 & !O31_33 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:21|~8~1~3~4' 
-- Equation name is '_N037', type is buried 
-- synthesized logic cell 
_N037    = LCELL( _EQ043);
  _EQ043 =  AB8 &  A0 &  A1 & !O35_33 &  RD
         #  AB9 &  A0 &  A1 & !O39_33 &  RD
         #  AB5 &  A0 &  A1 & !O23_33 &  RD
         #  AB0 &  A0 &  A1 & !O3_33 &  RD
         #  AB1 & !A0 &  A1 & !O6_33 &  RD
         #  AB1 &  A0 & !A1 & !O5_33 &  RD
         #  AB2 & !A0 &  A1 & !O10_33 &  RD
         #  AB2 &  A0 & !A1 & !O9_33 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:21|~8~1~3~5' 
-- Equation name is '_N038', type is buried 
-- synthesized logic cell 
_N038    = LCELL( _EQ044);
  _EQ044 =  AB3 & !A0 &  A1 & !O14_33 &  RD
         #  AB3 &  A0 & !A1 & !O13_33 &  RD
         #  AB4 & !A0 &  A1 & !O18_33 &  RD
         #  AB4 &  A0 & !A1 & !O17_33 &  RD
         #  AB6 & !A0 &  A1 & !O26_33 &  RD
         #  AB6 &  A0 & !A1 & !O25_33 &  RD
         #  AB7 & !A0 &  A1 & !O30_33 &  RD
         #  AB7 &  A0 & !A1 & !O29_33 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:21|~8~1~3~6' 
-- Equation name is '_N039', type is buried 
-- synthesized logic cell 
_N039    = LCELL( _EQ045);
  _EQ045 =  AB8 & !A0 &  A1 & !O34_33 &  RD
         #  AB8 &  A0 & !A1 & !O33_33 &  RD
         #  AB9 & !A0 &  A1 & !O38_33 &  RD
         #  AB9 &  A0 & !A1 & !O37_33 &  RD
         #  AB5 & !A0 &  A1 & !O22_33 &  RD
         #  AB5 &  A0 & !A1 & !O21_33 &  RD
         #  AB0 & !A0 &  A1 & !O2_33 &  RD
         #  AB0 &  A0 & !A1 & !O1_33 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:21|~8~1~3~7' 
-- Equation name is '_N040', type is buried 
-- synthesized logic cell 
_N040    = LCELL( _EQ046);
  _EQ046 =  AB1 & !A0 & !A1 & !O4_33 &  RD
         #  AB2 & !A0 & !A1 & !O8_33 &  RD
         #  AB3 & !A0 & !A1 & !O12_33 &  RD
         #  AB4 & !A0 & !A1 & !O16_33 &  RD
         #  AB6 & !A0 & !A1 & !O24_33 &  RD
         #  AB7 & !A0 & !A1 & !O28_33 &  RD
         #  AB8 & !A0 & !A1 & !O32_33 &  RD
         #  AB9 & !A0 & !A1 & !O36_33 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:21|~8~1~3~8' 
-- Equation name is '_N041', type is buried 
-- synthesized logic cell 
_N041    = LCELL( _EQ047);
  _EQ047 =  AB5 & !A0 & !A1 & !O20_33 &  RD
         #  AB0 & !A0 & !A1 & !O0_33 &  RD
         #  AB10 & !O40_33 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:17|~8~1~3~2' 
-- Equation name is '_N042', type is buried 
-- synthesized logic cell 
_N042    = LCELL( _EQ048);
  _EQ048 =  AB1 & !O4_21 & !O5_21 & !O6_21 & !O7_21 &  RD
         #  AB2 & !O8_21 & !O9_21 & !O10_21 & !O11_21 &  RD
         #  AB3 & !O12_21 & !O13_21 & !O14_21 & !O15_21 &  RD
         #  AB4 & !O16_21 & !O17_21 & !O18_21 & !O19_21 &  RD
         #  AB6 & !O24_21 & !O25_21 & !O26_21 & !O27_21 &  RD
         #  AB7 & !O28_21 & !O29_21 & !O30_21 & !O31_21 &  RD
         #  AB8 & !O32_21 & !O33_21 & !O34_21 & !O35_21 &  RD
         #  AB9 & !O36_21 & !O37_21 & !O38_21 & !O39_21 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:17|~8~1~3~3' 
-- Equation name is '_N043', type is buried 
-- synthesized logic cell 
_N043    = LCELL( _EQ049);
  _EQ049 =  AB5 & !O20_21 & !O21_21 & !O22_21 & !O23_21 &  RD
         #  AB0 & !O0_21 & !O1_21 & !O2_21 & !O3_21 &  RD
         #  AB1 &  A0 &  A1 & !O7_21 &  RD
         #  AB2 &  A0 &  A1 & !O11_21 &  RD
         #  AB3 &  A0 &  A1 & !O15_21 &  RD
         #  AB4 &  A0 &  A1 & !O19_21 &  RD
         #  AB6 &  A0 &  A1 & !O27_21 &  RD
         #  AB7 &  A0 &  A1 & !O31_21 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:17|~8~1~3~4' 
-- Equation name is '_N044', type is buried 
-- synthesized logic cell 
_N044    = LCELL( _EQ050);
  _EQ050 =  AB8 &  A0 &  A1 & !O35_21 &  RD
         #  AB9 &  A0 &  A1 & !O39_21 &  RD
         #  AB5 &  A0 &  A1 & !O23_21 &  RD
         #  AB0 &  A0 &  A1 & !O3_21 &  RD
         #  AB1 & !A0 &  A1 & !O6_21 &  RD
         #  AB1 &  A0 & !A1 & !O5_21 &  RD
         #  AB2 & !A0 &  A1 & !O10_21 &  RD
         #  AB2 &  A0 & !A1 & !O9_21 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:17|~8~1~3~5' 
-- Equation name is '_N045', type is buried 
-- synthesized logic cell 
_N045    = LCELL( _EQ051);
  _EQ051 =  AB3 & !A0 &  A1 & !O14_21 &  RD
         #  AB3 &  A0 & !A1 & !O13_21 &  RD
         #  AB4 & !A0 &  A1 & !O18_21 &  RD
         #  AB4 &  A0 & !A1 & !O17_21 &  RD
         #  AB6 & !A0 &  A1 & !O26_21 &  RD
         #  AB6 &  A0 & !A1 & !O25_21 &  RD
         #  AB7 & !A0 &  A1 & !O30_21 &  RD
         #  AB7 &  A0 & !A1 & !O29_21 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:17|~8~1~3~6' 
-- Equation name is '_N046', type is buried 
-- synthesized logic cell 
_N046    = LCELL( _EQ052);
  _EQ052 =  AB8 & !A0 &  A1 & !O34_21 &  RD
         #  AB8 &  A0 & !A1 & !O33_21 &  RD
         #  AB9 & !A0 &  A1 & !O38_21 &  RD
         #  AB9 &  A0 & !A1 & !O37_21 &  RD
         #  AB5 & !A0 &  A1 & !O22_21 &  RD
         #  AB5 &  A0 & !A1 & !O21_21 &  RD
         #  AB0 & !A0 &  A1 & !O2_21 &  RD
         #  AB0 &  A0 & !A1 & !O1_21 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:17|~8~1~3~7' 
-- Equation name is '_N047', type is buried 
-- synthesized logic cell 
_N047    = LCELL( _EQ053);
  _EQ053 =  AB1 & !A0 & !A1 & !O4_21 &  RD
         #  AB2 & !A0 & !A1 & !O8_21 &  RD
         #  AB3 & !A0 & !A1 & !O12_21 &  RD
         #  AB4 & !A0 & !A1 & !O16_21 &  RD
         #  AB6 & !A0 & !A1 & !O24_21 &  RD
         #  AB7 & !A0 & !A1 & !O28_21 &  RD
         #  AB8 & !A0 & !A1 & !O32_21 &  RD
         #  AB9 & !A0 & !A1 & !O36_21 &  RD;

-- Node name is '|out56_4:1|out8_4:10|out:17|~8~1~3~8' 
-- Equation name is '_N048', type is buried 
-- synthesized logic cell 
_N048    = LCELL( _EQ054);
  _EQ054 =  AB5 & !A0 & !A1 & !O20_21 &  RD
         #  AB0 & !A0 & !A1 & !O0_21 &  RD
         #  AB10 & !O40_21 &  RD;



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_22

***** Logic for device 'out56_22' contains errors -- see ERROR SUMMARY.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_22

** ERROR SUMMARY **

Error: Project requires too many (268/64) I/O pins
Error: Project requires too many (246/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_22

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  18.87
Total fan-in:                                   906

Total input pins required:                     262
Total output pins required:                      6
Total bidirectional pins required:               0
Total logic cells required:                     48
Total flipflops required:                        0

Synthesized logic cells:                        42/  48   ( 87%)



Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_22

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    0   24  AB0
  ??      -   ??      INPUT              0    0    0   24  AB1
  ??      -   ??      INPUT              0    0    0   24  AB2
  ??      -   ??      INPUT              0    0    0   24  AB3
  ??      -   ??      INPUT              0    0    0   24  AB4
  ??      -   ??      INPUT              0    0    0   24  AB5
  ??      -   ??      INPUT              0    0    0   24  AB6
  ??      -   ??      INPUT              0    0    0   24  AB7
  ??      -   ??      INPUT              0    0    0   24  AB8
  ??      -   ??      INPUT              0    0    0   24  AB9
  ??      -   ??      INPUT              0    0    0    6  AB10
  ??      -   ??      INPUT              0    0    0   36  A0
  ??      -   ??      INPUT              0    0    0   36  A1
  ??      -   ??      INPUT              0    0    0    2  O0_3
  ??      -   ??      INPUT              0    0    0    2  O0_4
  ??      -   ??      INPUT              0    0    0    2  O0_15
  ??      -   ??      INPUT              0    0    0    2  O0_38
  ??      -   ??      INPUT              0    0    0    2  O0_50
  ??      -   ??      INPUT              0    0    0    2  O0_54
  ??      -   ??      INPUT              0    0    0    2  O1_3
  ??      -   ??      INPUT              0    0    0    2  O1_4
  ??      -   ??      INPUT              0    0    0    2  O1_15
  ??      -   ??      INPUT              0    0    0    2  O1_38
  ??      -   ??      INPUT              0    0    0    2  O1_50
  ??      -   ??      INPUT              0    0    0    2  O1_54
  ??      -   ??      INPUT              0    0    0    2  O2_3
  ??      -   ??      INPUT              0    0    0    2  O2_4
  ??      -   ??      INPUT              0    0    0    2  O2_15
  ??      -   ??      INPUT              0    0    0    2  O2_38
  ??      -   ??      INPUT              0    0    0    2  O2_50
  ??      -   ??      INPUT              0    0    0    2  O2_54
  ??      -   ??      INPUT              0    0    0    2  O3_3
  ??      -   ??      INPUT              0    0    0    2  O3_4
  ??      -   ??      INPUT              0    0    0    2  O3_15
  ??      -   ??      INPUT              0    0    0    2  O3_38
  ??      -   ??      INPUT              0    0    0    2  O3_50
  ??      -   ??      INPUT              0    0    0    2  O3_54
  ??      -   ??      INPUT              0    0    0    2  O4_3
  ??      -   ??      INPUT              0    0    0    2  O4_4
  ??      -   ??      INPUT              0    0    0    2  O4_15
  ??      -   ??      INPUT              0    0    0    2  O4_38
  ??      -   ??      INPUT              0    0    0    2  O4_50
  ??      -   ??      INPUT              0    0    0    2  O4_54
  ??      -   ??      INPUT              0    0    0    2  O5_3
  ??      -   ??      INPUT              0    0    0    2  O5_4
  ??      -   ??      INPUT              0    0    0    2  O5_15
  ??      -   ??      INPUT              0    0    0    2  O5_38
  ??      -   ??      INPUT              0    0    0    2  O5_50
  ??      -   ??      INPUT              0    0    0    2  O5_54
  ??      -   ??      INPUT              0    0    0    2  O6_3
  ??      -   ??      INPUT              0    0    0    2  O6_4
  ??      -   ??      INPUT              0    0    0    2  O6_15
  ??      -   ??      INPUT              0    0    0    2  O6_38
  ??      -   ??      INPUT              0    0    0    2  O6_50
  ??      -   ??      INPUT              0    0    0    2  O6_54
  ??      -   ??      INPUT              0    0    0    2  O7_3
  ??      -   ??      INPUT              0    0    0    2  O7_4
  ??      -   ??      INPUT              0    0    0    2  O7_15
  ??      -   ??      INPUT              0    0    0    2  O7_38
  ??      -   ??      INPUT              0    0    0    2  O7_50
  ??      -   ??      INPUT              0    0    0    2  O7_54
  ??      -   ??      INPUT              0    0    0    2  O8_3
  ??      -   ??      INPUT              0    0    0    2  O8_4
  ??      -   ??      INPUT              0    0    0    2  O8_15
  ??      -   ??      INPUT              0    0    0    2  O8_38
  ??      -   ??      INPUT              0    0    0    2  O8_50
  ??      -   ??      INPUT              0    0    0    2  O8_54
  ??      -   ??      INPUT              0    0    0    2  O9_3
  ??      -   ??      INPUT              0    0    0    2  O9_4
  ??      -   ??      INPUT              0    0    0    2  O9_15
  ??      -   ??      INPUT              0    0    0    2  O9_38
  ??      -   ??      INPUT              0    0    0    2  O9_50
  ??      -   ??      INPUT              0    0    0    2  O9_54
  ??      -   ??      INPUT              0    0    0    2  O10_3
  ??      -   ??      INPUT              0    0    0    2  O10_4
  ??      -   ??      INPUT              0    0    0    2  O10_15
  ??      -   ??      INPUT              0    0    0    2  O10_38
  ??      -   ??      INPUT              0    0    0    2  O10_50
  ??      -   ??      INPUT              0    0    0    2  O10_54
  ??      -   ??      INPUT              0    0    0    2  O11_3
  ??      -   ??      INPUT              0    0    0    2  O11_4
  ??      -   ??      INPUT              0    0    0    2  O11_15
  ??      -   ??      INPUT              0    0    0    2  O11_38
  ??      -   ??      INPUT              0    0    0    2  O11_50
  ??      -   ??      INPUT              0    0    0    2  O11_54
  ??      -   ??      INPUT              0    0    0    2  O12_3
  ??      -   ??      INPUT              0    0    0    2  O12_4
  ??      -   ??      INPUT              0    0    0    2  O12_15
  ??      -   ??      INPUT              0    0    0    2  O12_38
  ??      -   ??      INPUT              0    0    0    2  O12_50
  ??      -   ??      INPUT              0    0    0    2  O12_54
  ??      -   ??      INPUT              0    0    0    2  O13_3
  ??      -   ??      INPUT              0    0    0    2  O13_4
  ??      -   ??      INPUT              0    0    0    2  O13_15
  ??      -   ??      INPUT              0    0    0    2  O13_38
  ??      -   ??      INPUT              0    0    0    2  O13_50
  ??      -   ??      INPUT              0    0    0    2  O13_54
  ??      -   ??      INPUT              0    0    0    2  O14_3
  ??      -   ??      INPUT              0    0    0    2  O14_4
  ??      -   ??      INPUT              0    0    0    2  O14_15
  ??      -   ??      INPUT              0    0    0    2  O14_38
  ??      -   ??      INPUT              0    0    0    2  O14_50
  ??      -   ??      INPUT              0    0    0    2  O14_54
  ??      -   ??      INPUT              0    0    0    2  O15_3
  ??      -   ??      INPUT              0    0    0    2  O15_4
  ??      -   ??      INPUT              0    0    0    2  O15_15
  ??      -   ??      INPUT              0    0    0    2  O15_38
  ??      -   ??      INPUT              0    0    0    2  O15_50
  ??      -   ??      INPUT              0    0    0    2  O15_54
  ??      -   ??      INPUT              0    0    0    2  O16_3
  ??      -   ??      INPUT              0    0    0    2  O16_4
  ??      -   ??      INPUT              0    0    0    2  O16_15
  ??      -   ??      INPUT              0    0    0    2  O16_38
  ??      -   ??      INPUT              0    0    0    2  O16_50
  ??      -   ??      INPUT              0    0    0    2  O16_54
  ??      -   ??      INPUT              0    0    0    2  O17_3
  ??      -   ??      INPUT              0    0    0    2  O17_4
  ??      -   ??      INPUT              0    0    0    2  O17_15
  ??      -   ??      INPUT              0    0    0    2  O17_38
  ??      -   ??      INPUT              0    0    0    2  O17_50
  ??      -   ??      INPUT              0    0    0    2  O17_54
  ??      -   ??      INPUT              0    0    0    2  O18_3
  ??      -   ??      INPUT              0    0    0    2  O18_4
  ??      -   ??      INPUT              0    0    0    2  O18_15
  ??      -   ??      INPUT              0    0    0    2  O18_38
  ??      -   ??      INPUT              0    0    0    2  O18_50
  ??      -   ??      INPUT              0    0    0    2  O18_54
  ??      -   ??      INPUT              0    0    0    2  O19_3
  ??      -   ??      INPUT              0    0    0    2  O19_4
  ??      -   ??      INPUT              0    0    0    2  O19_15
  ??      -   ??      INPUT              0    0    0    2  O19_38
  ??      -   ??      INPUT              0    0    0    2  O19_50
  ??      -   ??      INPUT              0    0    0    2  O19_54
  ??      -   ??      INPUT              0    0    0    2  O20_3
  ??      -   ??      INPUT              0    0    0    2  O20_4
  ??      -   ??      INPUT              0    0    0    2  O20_15
  ??      -   ??      INPUT              0    0    0    2  O20_38
  ??      -   ??      INPUT              0    0    0    2  O20_50
  ??      -   ??      INPUT              0    0    0    2  O20_54
  ??      -   ??      INPUT              0    0    0    2  O21_3
  ??      -   ??      INPUT              0    0    0    2  O21_4
  ??      -   ??      INPUT              0    0    0    2  O21_15
  ??      -   ??      INPUT              0    0    0    2  O21_38
  ??      -   ??      INPUT              0    0    0    2  O21_50
  ??      -   ??      INPUT              0    0    0    2  O21_54
  ??      -   ??      INPUT              0    0    0    2  O22_3
  ??      -   ??      INPUT              0    0    0    2  O22_4
  ??      -   ??      INPUT              0    0    0    2  O22_15
  ??      -   ??      INPUT              0    0    0    2  O22_38
  ??      -   ??      INPUT              0    0    0    2  O22_50
  ??      -   ??      INPUT              0    0    0    2  O22_54
  ??      -   ??      INPUT              0    0    0    2  O23_3
  ??      -   ??      INPUT              0    0    0    2  O23_4
  ??      -   ??      INPUT              0    0    0    2  O23_15
  ??      -   ??      INPUT              0    0    0    2  O23_38
  ??      -   ??      INPUT              0    0    0    2  O23_50
  ??      -   ??      INPUT              0    0    0    2  O23_54
  ??      -   ??      INPUT              0    0    0    2  O24_3
  ??      -   ??      INPUT              0    0    0    2  O24_4
  ??      -   ??      INPUT              0    0    0    2  O24_15
  ??      -   ??      INPUT              0    0    0    2  O24_38
  ??      -   ??      INPUT              0    0    0    2  O24_50
  ??      -   ??      INPUT              0    0    0    2  O24_54
  ??      -   ??      INPUT              0    0    0    2  O25_3
  ??      -   ??      INPUT              0    0    0    2  O25_4
  ??      -   ??      INPUT              0    0    0    2  O25_15
  ??      -   ??      INPUT              0    0    0    2  O25_38
  ??      -   ??      INPUT              0    0    0    2  O25_50
  ??      -   ??      INPUT              0    0    0    2  O25_54
  ??      -   ??      INPUT              0    0    0    2  O26_3
  ??      -   ??      INPUT              0    0    0    2  O26_4
  ??      -   ??      INPUT              0    0    0    2  O26_15
  ??      -   ??      INPUT              0    0    0    2  O26_38
  ??      -   ??      INPUT              0    0    0    2  O26_50
  ??      -   ??      INPUT              0    0    0    2  O26_54
  ??      -   ??      INPUT              0    0    0    2  O27_3
  ??      -   ??      INPUT              0    0    0    2  O27_4
  ??      -   ??      INPUT              0    0    0    2  O27_15
  ??      -   ??      INPUT              0    0    0    2  O27_38
  ??      -   ??      INPUT              0    0    0    2  O27_50
  ??      -   ??      INPUT              0    0    0    2  O27_54
  ??      -   ??      INPUT              0    0    0    2  O28_3
  ??      -   ??      INPUT              0    0    0    2  O28_4
  ??      -   ??      INPUT              0    0    0    2  O28_15
  ??      -   ??      INPUT              0    0    0    2  O28_38
  ??      -   ??      INPUT              0    0    0    2  O28_50
  ??      -   ??      INPUT              0    0    0    2  O28_54
  ??      -   ??      INPUT              0    0    0    2  O29_3
  ??      -   ??      INPUT              0    0    0    2  O29_4
  ??      -   ??      INPUT              0    0    0    2  O29_15
  ??      -   ??      INPUT              0    0    0    2  O29_38
  ??      -   ??      INPUT              0    0    0    2  O29_50
  ??      -   ??      INPUT              0    0    0    2  O29_54
  ??      -   ??      INPUT              0    0    0    2  O30_3
  ??      -   ??      INPUT              0    0    0    2  O30_4
  ??      -   ??      INPUT              0    0    0    2  O30_15
  ??      -   ??      INPUT              0    0    0    2  O30_38
  ??      -   ??      INPUT              0    0    0    2  O30_50
  ??      -   ??      INPUT              0    0    0    2  O30_54
  ??      -   ??      INPUT              0    0    0    2  O31_3
  ??      -   ??      INPUT              0    0    0    2  O31_4
  ??      -   ??      INPUT              0    0    0    2  O31_15
  ??      -   ??      INPUT              0    0    0    2  O31_38
  ??      -   ??      INPUT              0    0    0    2  O31_50
  ??      -   ??      INPUT              0    0    0    2  O31_54
  ??      -   ??      INPUT              0    0    0    2  O32_3
  ??      -   ??      INPUT              0    0    0    2  O32_4
  ??      -   ??      INPUT              0    0    0    2  O32_15
  ??      -   ??      INPUT              0    0    0    2  O32_38
  ??      -   ??      INPUT              0    0    0    2  O32_50
  ??      -   ??      INPUT              0    0    0    2  O32_54
  ??      -   ??      INPUT              0    0    0    2  O33_3
  ??      -   ??      INPUT              0    0    0    2  O33_4
  ??      -   ??      INPUT              0    0    0    2  O33_15
  ??      -   ??      INPUT              0    0    0    2  O33_38
  ??      -   ??      INPUT              0    0    0    2  O33_50
  ??      -   ??      INPUT              0    0    0    2  O33_54
  ??      -   ??      INPUT              0    0    0    2  O34_3
  ??      -   ??      INPUT              0    0    0    2  O34_4
  ??      -   ??      INPUT              0    0    0    2  O34_15
  ??      -   ??      INPUT              0    0    0    2  O34_38
  ??      -   ??      INPUT              0    0    0    2  O34_50
  ??      -   ??      INPUT              0    0    0    2  O34_54
  ??      -   ??      INPUT              0    0    0    2  O35_3
  ??      -   ??      INPUT              0    0    0    2  O35_4
  ??      -   ??      INPUT              0    0    0    2  O35_15
  ??      -   ??      INPUT              0    0    0    2  O35_38
  ??      -   ??      INPUT              0    0    0    2  O35_50
  ??      -   ??      INPUT              0    0    0    2  O35_54
  ??      -   ??      INPUT              0    0    0    2  O36_3
  ??      -   ??      INPUT              0    0    0    2  O36_4
  ??      -   ??      INPUT              0    0    0    2  O36_15
  ??      -   ??      INPUT              0    0    0    2  O36_38
  ??      -   ??      INPUT              0    0    0    2  O36_50
  ??      -   ??      INPUT              0    0    0    2  O36_54
  ??      -   ??      INPUT              0    0    0    2  O37_3
  ??      -   ??      INPUT              0    0    0    2  O37_4
  ??      -   ??      INPUT              0    0    0    2  O37_15
  ??      -   ??      INPUT              0    0    0    2  O37_38
  ??      -   ??      INPUT              0    0    0    2  O37_50
  ??      -   ??      INPUT              0    0    0    2  O37_54
  ??      -   ??      INPUT              0    0    0    2  O38_3
  ??      -   ??      INPUT              0    0    0    2  O38_4
  ??      -   ??      INPUT              0    0    0    2  O38_15
  ??      -   ??      INPUT              0    0    0    2  O38_38
  ??      -   ??      INPUT              0    0    0    2  O38_50
  ??      -   ??      INPUT              0    0    0    2  O38_54
  ??      -   ??      INPUT              0    0    0    2  O39_3
  ??      -   ??      INPUT              0    0    0    2  O39_4
  ??      -   ??      INPUT              0    0    0    2  O39_15
  ??      -   ??      INPUT              0    0    0    2  O39_38
  ??      -   ??      INPUT              0    0    0    2  O39_50
  ??      -   ??      INPUT              0    0    0    2  O39_54
  ??      -   ??      INPUT              0    0    0    1  O40_3
  ??      -   ??      INPUT              0    0    0    1  O40_4
  ??      -   ??      INPUT              0    0    0    1  O40_15
  ??      -   ??      INPUT              0    0    0    1  O40_38
  ??      -   ??      INPUT              0    0    0    1  O40_50
  ??      -   ??      INPUT              0    0    0    1  O40_54
  ??      -   ??      INPUT    s         0    0    6    0  ~PIN000
  ??      -   ??      INPUT    s         0    0    6    0  ~PIN001
  ??      -   ??      INPUT              0    0    6   42  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_22

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??        TRI              3    7    0    0  Q3
  ??     ??   ??        TRI              3    7    0    0  Q4
  ??     ??   ??        TRI              3    7    0    0  Q15
  ??     ??   ??        TRI              3    7    0    0  Q38
  ??     ??   ??        TRI              3    7    0    0  Q50
  ??     ??   ??        TRI              3    7    0    0  Q54


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_22

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:1|out:16|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:1|out:16|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:1|out:16|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:16|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:16|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:1|out:16|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:1|out:16|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:1|out:20|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:1|out:20|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:1|out:20|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:20|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:1|out:20|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:1|out:20|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:1|out:20|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:8|out:16|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:8|out:16|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:8|out:16|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:16|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:8|out:16|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:8|out:16|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:8|out:16|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:11|out:1|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:11|out:1|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:11|out:1|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:1|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:11|out:1|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:11|out:1|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:11|out:1|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:12|out:18|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:12|out:18|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:12|out:18|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:18|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:18|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:12|out:18|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:12|out:18|~8~1~3~8
   -     ??   ??       SOFT    s        41    0    1    0  |out56_4:1|out8_4:12|out:19|~8~1~3~2
   -     ??   ??       SOFT    s        25    0    1    0  |out56_4:1|out8_4:12|out:19|~8~1~3~3
   -     ??   ??       SOFT    s        17    0    1    0  |out56_4:1|out8_4:12|out:19|~8~1~3~4
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:19|~8~1~3~5
   -     ??   ??       SOFT    s        15    0    1    0  |out56_4:1|out8_4:12|out:19|~8~1~3~6
   -     ??   ??       SOFT    s        19    0    1    0  |out56_4:1|out8_4:12|out:19|~8~1~3~7
   -     ??   ??       SOFT    s         9    0    1    0  |out56_4:1|out8_4:12|out:19|~8~1~3~8


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab4\out56_41.rpt
out56_22

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
AB4      : INPUT;
AB5      : INPUT;
AB6      : INPUT;
AB7      : INPUT;
AB8      : INPUT;
AB9      : INPUT;
AB10     : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_3     : INPUT;
O0_4     : INPUT;
O0_15    : INPUT;
O0_38    : INPUT;
O0_50    : INPUT;
O0_54    : INPUT;
O1_3     : INPUT;
O1_4     : INPUT;
O1_15    : INPUT;
O1_38    : INPUT;
O1_50    : INPUT;
O1_54    : INPUT;
O2_3     : INPUT;
O2_4     : INPUT;
O2_15    : INPUT;
O2_38    : INPUT;
O2_50    : INPUT;
O2_54    : INPUT;
O3_3     : INPUT;
O3_4     : INPUT;
O3_15    : INPUT;
O3_38    : INPUT;
O3_50    : INPUT;
O3_54    : INPUT;
O4_3     : INPUT;
O4_4     : INPUT;
O4_15    : INPUT;
O4_38    : INPUT;
O4_50    : INPUT;
O4_54    : INPUT;
O5_3     : INPUT;
O5_4     : INPUT;
O5_15    : INPUT;
O5_38    : INPUT;
O5_50    : INPUT;
O5_54    : INPUT;
O6_3     : INPUT;
O6_4     : INPUT;
O6_15    : INPUT;
O6_38    : INPUT;
O6_50    : INPUT;
O6_54    : INPUT;
O7_3     : INPUT;
O7_4     : INPUT;
O7_15    : INPUT;
O7_38    : INPUT;
O7_50    : INPUT;
O7_54    : INPUT;
O8_3     : INPUT;
O8_4     : INPUT;
O8_15    : INPUT;
O8_38    : INPUT;
O8_50    : INPUT;
O8_54    : INPUT;
O9_3     : INPUT;
O9_4     : INPUT;
O9_15    : INPUT;
O9_38    : INPUT;
O9_50    : INPUT;
O9_54    : INPUT;
O10_3    : INPUT;
O10_4    : INPUT;
O10_15   : INPUT;
O10_38   : INPUT;
O10_50   : INPUT;
O10_54   : INPUT;
O11_3    : INPUT;
O11_4    : INPUT;
O11_15   : INPUT;
O11_38   : INPUT;
O11_50   : INPUT;
O11_54   : INPUT;
O12_3    : INPUT;
O12_4    : INPUT;
O12_15   : INPUT;
O12_38   : INPUT;
O12_50   : INPUT;
O12_54   : INPUT;
O13_3    : INPUT;
O13_4    : INPUT;
O13_15   : INPUT;
O13_38   : INPUT;
O13_50   : INPUT;
O13_54   : INPUT;
O14_3    : INPUT;
O14_4    : INPUT;
O14_15   : INPUT;
O14_38   : INPUT;
O14_50   : INPUT;
O14_54   : INPUT;
O15_3    : INPUT;
O15_4    : INPUT;
O15_15   : INPUT;
O15_38   : INPUT;
O15_50   : INPUT;
O15_54   : INPUT;
O16_3    : INPUT;
O16_4    : INPUT;
O16_15   : INPUT;
O16_38   : INPUT;
O16_50   : INPUT;
O16_54   : INPUT;
O17_3    : INPUT;
O17_4    : INPUT;
O17_15   : INPUT;
O17_38   : INPUT;
O17_50   : INPUT;
O17_54   : INPUT;
O18_3    : INPUT;
O18_4    : INPUT;
O18_15   : INPUT;
O18_38   : INPUT;
O18_50   : INPUT;
O18_54   : INPUT;
O19_3    : INPUT;
O19_4    : INPUT;
O19_15   : INPUT;
O19_38   : INPUT;
O19_50   : INPUT;
O19_54   : INPUT;
O20_3    : INPUT;
O20_4    : INPUT;
O20_15   : INPUT;
O20_38   : INPUT;
O20_50   : INPUT;
O20_54   : INPUT;
O21_3    : INPUT;
O21_4    : INPUT;
O21_15   : INPUT;
O21_38   : INPUT;
O21_50   : INPUT;
O21_54   : INPUT;
O22_3    : INPUT;
O22_4    : INPUT;
O22_15   : INPUT;
O22_38   : INPUT;
O22_50   : INPUT;
O22_54   : INPUT;
O23_3    : INPUT;
O23_4    : INPUT;
O23_15   : INPUT;
O23_38   : INPUT;
O23_50   : INPUT;
O23_54   : INPUT;
O24_3    : INPUT;
O24_4    : INPUT;
O24_15   : INPUT;
O24_38   : INPUT;
O24_50   : INPUT;
O24_54   : INPUT;
O25_3    : INPUT;
O25_4    : INPUT;
O25_15   : INPUT;
O25_38   : INPUT;
O25_50   : INPUT;
O25_54   : INPUT;
O26_3    : INPUT;
O26_4    : INPUT;
O26_15   : INPUT;
O26_38   : INPUT;
O26_50   : INPUT;
O26_54   : INPUT;
O27_3    : INPUT;
O27_4    : INPUT;
O27_15   : INPUT;
O27_38   : INPUT;
O27_50   : INPUT;
O27_54   : INPUT;
O28_3    : INPUT;
O28_4    : INPUT;
O28_15   : INPUT;
O28_38   : INPUT;
O28_50   : INPUT;
O28_54   : INPUT;
O29_3    : INPUT;
O29_4    : INPUT;
O29_15   : INPUT;
O29_38   : INPUT;
O29_50   : INPUT;
O29_54   : INPUT;
O30_3    : INPUT;
O30_4    : INPUT;
O30_15   : INPUT;
O30_38   : INPUT;
O30_50   : INPUT;
O30_54   : INPUT;
O31_3    : INPUT;
O31_4    : INPUT;
O31_15   : INPUT;
O31_38   : INPUT;
O31_50   : INPUT;
O31_54   : INPUT;
O32_3    : INPUT;
O32_4    : INPUT;
O32_15   : INPUT;
O32_38   : INPUT;
O32_50   : INPUT;
O32_54   : INPUT;
O33_3    : INPUT;
O33_4    : INPUT;
O33_15   : INPUT;
O33_38   : INPUT;
O33_50   : INPUT;
O33_54   : INPUT;
O34_3    : INPUT;
O34_4    : INPUT;
O34_15   : INPUT;
O34_38   : INPUT;
O34_50   : INPUT;
O34_54   : INPUT;
O35_3    : INPUT;
O35_4    : INPUT;
O35_15   : INPUT;
O35_38   : INPUT;
O35_50   : INPUT;
O35_54   : INPUT;
O36_3    : INPUT;
O36_4    : INPUT;
O36_15   : INPUT;
O36_38   : INPUT;
O36_50   : INPUT;
O36_54   : INPUT;
O37_3    : INPUT;
O37_4    : INPUT;
O37_15   : INPUT;
O37_38   : INPUT;
O37_50   : INPUT;
O37_54   : INPUT;
O38_3    : INPUT;
O38_4    : INPUT;
O38_15   : INPUT;
O38_38   : INPUT;
O38_50   : INPUT;
O38_54   : INPUT;
O39_3    : INPUT;
O39_4    : INPUT;
O39_15   : INPUT;
O39_38   : INPUT;
O39_50   : INPUT;
O39_54   : INPUT;
O40_3    : INPUT;
O40_4    : INPUT;
O40_15   : INPUT;
O40_38   : INPUT;
O40_50   : INPUT;
O40_54   : INPUT;
RD       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;

-- Node name is 'Q3' 
-- Equation name is 'Q3', type is output 
Q3       = TRI(_N006,  _EQ001);
_N006    = LCELL( _EQ002);
  _EQ002 = !_N042 & !_N043 & !_N044 & !_N045 & !_N046 & !_N047 & !_N048 & 
             !~PIN000;
  _EQ001 = !~PIN001 &  RD;

-- Node name is 'Q4' 
-- Equation name is 'Q4', type is output 
Q4       = TRI(_N005,  _EQ003);
_N005    = LCELL( _EQ004);
  _EQ004 = !_N035 & !_N036 & !_N037 & !_N038 & !_N039 & !_N040 & !_N041 & 
             !~PIN000;
  _EQ003 = !~PIN001 &  RD;

-- Node name is 'Q15' 
-- Equation name is 'Q15', type is output 
Q15      = TRI(_N004,  _EQ005);
_N004    = LCELL( _EQ006);
  _EQ006 = !_N028 & !_N029 & !_N030 & !_N031 & !_N032 & !_N033 & !_N034 & 
             !~PIN000;
  _EQ005 = !~PIN001 &  RD;

-- Node name is 'Q38' 
-- Equation name is 'Q38', type is output 
Q38      = TRI(_N003,  _EQ007);
_N003    = LCELL( _EQ008);
  _EQ008 = !_N021 & !_N022 & !_N023 & !_N024 & !_N025 & !_N026 & !_N027 & 
             !~PIN000;
  _EQ007 = !~PIN001 &  RD;

-- Node name is 'Q50' 
-- Equation name is 'Q50', type is output 
Q50      = TRI(_N002,  _EQ009);
_N002    = LCELL( _EQ010);
  _EQ010 = !_N014 & !_N015 & !_N016 & !_N017 & !_N018 & !_N019 & !_N020 & 
             !~PIN000;
  _EQ009 = !~PIN001 &  RD;

-- Node name is 'Q54' 
-- Equation name is 'Q54', type is output 
Q54      = TRI(_N001,  _EQ011);
_N001    = LCELL( _EQ012);
  _EQ012 = !_N007 & !_N008 & !_N009 & !_N010 & !_N011 & !_N012 & !_N013 & 
             !~PIN000;
  _EQ011 = !~PIN001 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:16|~8~1~3~2' 
-- Equation name is '_N007', type is buried 
-- synthesized logic cell 
_N007    = LCELL( _EQ013);
  _EQ013 =  AB1 & !O4_54 & !O5_54 & !O6_54 & !O7_54 &  RD
         #  AB2 & !O8_54 & !O9_54 & !O10_54 & !O11_54 &  RD
         #  AB3 & !O12_54 & !O13_54 & !O14_54 & !O15_54 &  RD
         #  AB4 & !O16_54 & !O17_54 & !O18_54 & !O19_54 &  RD
         #  AB6 & !O24_54 & !O25_54 & !O26_54 & !O27_54 &  RD
         #  AB7 & !O28_54 & !O29_54 & !O30_54 & !O31_54 &  RD
         #  AB8 & !O32_54 & !O33_54 & !O34_54 & !O35_54 &  RD
         #  AB9 & !O36_54 & !O37_54 & !O38_54 & !O39_54 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:16|~8~1~3~3' 
-- Equation name is '_N008', type is buried 
-- synthesized logic cell 
_N008    = LCELL( _EQ014);
  _EQ014 =  AB5 & !O20_54 & !O21_54 & !O22_54 & !O23_54 &  RD
         #  AB0 & !O0_54 & !O1_54 & !O2_54 & !O3_54 &  RD
         #  AB1 &  A0 &  A1 & !O7_54 &  RD
         #  AB2 &  A0 &  A1 & !O11_54 &  RD
         #  AB3 &  A0 &  A1 & !O15_54 &  RD
         #  AB4 &  A0 &  A1 & !O19_54 &  RD
         #  AB6 &  A0 &  A1 & !O27_54 &  RD
         #  AB7 &  A0 &  A1 & !O31_54 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:16|~8~1~3~4' 
-- Equation name is '_N009', type is buried 
-- synthesized logic cell 
_N009    = LCELL( _EQ015);
  _EQ015 =  AB8 &  A0 &  A1 & !O35_54 &  RD
         #  AB9 &  A0 &  A1 & !O39_54 &  RD
         #  AB5 &  A0 &  A1 & !O23_54 &  RD
         #  AB0 &  A0 &  A1 & !O3_54 &  RD
         #  AB1 & !A0 &  A1 & !O6_54 &  RD
         #  AB1 &  A0 & !A1 & !O5_54 &  RD
         #  AB2 & !A0 &  A1 & !O10_54 &  RD
         #  AB2 &  A0 & !A1 & !O9_54 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:16|~8~1~3~5' 
-- Equation name is '_N010', type is buried 
-- synthesized logic cell 
_N010    = LCELL( _EQ016);
  _EQ016 =  AB3 & !A0 &  A1 & !O14_54 &  RD
         #  AB3 &  A0 & !A1 & !O13_54 &  RD
         #  AB4 & !A0 &  A1 & !O18_54 &  RD
         #  AB4 &  A0 & !A1 & !O17_54 &  RD
         #  AB6 & !A0 &  A1 & !O26_54 &  RD
         #  AB6 &  A0 & !A1 & !O25_54 &  RD
         #  AB7 & !A0 &  A1 & !O30_54 &  RD
         #  AB7 &  A0 & !A1 & !O29_54 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:16|~8~1~3~6' 
-- Equation name is '_N011', type is buried 
-- synthesized logic cell 
_N011    = LCELL( _EQ017);
  _EQ017 =  AB8 & !A0 &  A1 & !O34_54 &  RD
         #  AB8 &  A0 & !A1 & !O33_54 &  RD
         #  AB9 & !A0 &  A1 & !O38_54 &  RD
         #  AB9 &  A0 & !A1 & !O37_54 &  RD
         #  AB5 & !A0 &  A1 & !O22_54 &  RD
         #  AB5 &  A0 & !A1 & !O21_54 &  RD
         #  AB0 & !A0 &  A1 & !O2_54 &  RD
         #  AB0 &  A0 & !A1 & !O1_54 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:16|~8~1~3~7' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ018);
  _EQ018 =  AB1 & !A0 & !A1 & !O4_54 &  RD
         #  AB2 & !A0 & !A1 & !O8_54 &  RD
         #  AB3 & !A0 & !A1 & !O12_54 &  RD
         #  AB4 & !A0 & !A1 & !O16_54 &  RD
         #  AB6 & !A0 & !A1 & !O24_54 &  RD
         #  AB7 & !A0 & !A1 & !O28_54 &  RD
         #  AB8 & !A0 & !A1 & !O32_54 &  RD
         #  AB9 & !A0 & !A1 & !O36_54 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:16|~8~1~3~8' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ019);
  _EQ019 =  AB5 & !A0 & !A1 & !O20_54 &  RD
         #  AB0 & !A0 & !A1 & !O0_54 &  RD
         #  AB10 & !O40_54 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:20|~8~1~3~2' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ020);
  _EQ020 =  AB1 & !O4_50 & !O5_50 & !O6_50 & !O7_50 &  RD
         #  AB2 & !O8_50 & !O9_50 & !O10_50 & !O11_50 &  RD
         #  AB3 & !O12_50 & !O13_50 & !O14_50 & !O15_50 &  RD
         #  AB4 & !O16_50 & !O17_50 & !O18_50 & !O19_50 &  RD
         #  AB6 & !O24_50 & !O25_50 & !O26_50 & !O27_50 &  RD
         #  AB7 & !O28_50 & !O29_50 & !O30_50 & !O31_50 &  RD
         #  AB8 & !O32_50 & !O33_50 & !O34_50 & !O35_50 &  RD
         #  AB9 & !O36_50 & !O37_50 & !O38_50 & !O39_50 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:20|~8~1~3~3' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL( _EQ021);
  _EQ021 =  AB5 & !O20_50 & !O21_50 & !O22_50 & !O23_50 &  RD
         #  AB0 & !O0_50 & !O1_50 & !O2_50 & !O3_50 &  RD
         #  AB1 &  A0 &  A1 & !O7_50 &  RD
         #  AB2 &  A0 &  A1 & !O11_50 &  RD
         #  AB3 &  A0 &  A1 & !O15_50 &  RD
         #  AB4 &  A0 &  A1 & !O19_50 &  RD
         #  AB6 &  A0 &  A1 & !O27_50 &  RD
         #  AB7 &  A0 &  A1 & !O31_50 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:20|~8~1~3~4' 
-- Equation name is '_N016', type is buried 
-- synthesized logic cell 
_N016    = LCELL( _EQ022);
  _EQ022 =  AB8 &  A0 &  A1 & !O35_50 &  RD
         #  AB9 &  A0 &  A1 & !O39_50 &  RD
         #  AB5 &  A0 &  A1 & !O23_50 &  RD
         #  AB0 &  A0 &  A1 & !O3_50 &  RD
         #  AB1 & !A0 &  A1 & !O6_50 &  RD
         #  AB1 &  A0 & !A1 & !O5_50 &  RD
         #  AB2 & !A0 &  A1 & !O10_50 &  RD
         #  AB2 &  A0 & !A1 & !O9_50 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:20|~8~1~3~5' 
-- Equation name is '_N017', type is buried 
-- synthesized logic cell 
_N017    = LCELL( _EQ023);
  _EQ023 =  AB3 & !A0 &  A1 & !O14_50 &  RD
         #  AB3 &  A0 & !A1 & !O13_50 &  RD
         #  AB4 & !A0 &  A1 & !O18_50 &  RD
         #  AB4 &  A0 & !A1 & !O17_50 &  RD
         #  AB6 & !A0 &  A1 & !O26_50 &  RD
         #  AB6 &  A0 & !A1 & !O25_50 &  RD
         #  AB7 & !A0 &  A1 & !O30_50 &  RD
         #  AB7 &  A0 & !A1 & !O29_50 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:20|~8~1~3~6' 
-- Equation name is '_N018', type is buried 
-- synthesized logic cell 
_N018    = LCELL( _EQ024);
  _EQ024 =  AB8 & !A0 &  A1 & !O34_50 &  RD
         #  AB8 &  A0 & !A1 & !O33_50 &  RD
         #  AB9 & !A0 &  A1 & !O38_50 &  RD
         #  AB9 &  A0 & !A1 & !O37_50 &  RD
         #  AB5 & !A0 &  A1 & !O22_50 &  RD
         #  AB5 &  A0 & !A1 & !O21_50 &  RD
         #  AB0 & !A0 &  A1 & !O2_50 &  RD
         #  AB0 &  A0 & !A1 & !O1_50 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:20|~8~1~3~7' 
-- Equation name is '_N019', type is buried 
-- synthesized logic cell 
_N019    = LCELL( _EQ025);
  _EQ025 =  AB1 & !A0 & !A1 & !O4_50 &  RD
         #  AB2 & !A0 & !A1 & !O8_50 &  RD
         #  AB3 & !A0 & !A1 & !O12_50 &  RD
         #  AB4 & !A0 & !A1 & !O16_50 &  RD
         #  AB6 & !A0 & !A1 & !O24_50 &  RD
         #  AB7 & !A0 & !A1 & !O28_50 &  RD
         #  AB8 & !A0 & !A1 & !O32_50 &  RD
         #  AB9 & !A0 & !A1 & !O36_50 &  RD;

-- Node name is '|out56_4:1|out8_4:1|out:20|~8~1~3~8' 
-- Equation name is '_N020', type is buried 
-- synthesized logic cell 
_N020    = LCELL( _EQ026);
  _EQ026 =  AB5 & !A0 & !A1 & !O20_50 &  RD
         #  AB0 & !A0 & !A1 & !O0_50 &  RD
         #  AB10 & !O40_50 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:16|~8~1~3~2' 
-- Equation name is '_N021', type is buried 
-- synthesized logic cell 
_N021    = LCELL( _EQ027);
  _EQ027 =  AB1 & !O4_38 & !O5_38 & !O6_38 & !O7_38 &  RD
         #  AB2 & !O8_38 & !O9_38 & !O10_38 & !O11_38 &  RD
         #  AB3 & !O12_38 & !O13_38 & !O14_38 & !O15_38 &  RD
         #  AB4 & !O16_38 & !O17_38 & !O18_38 & !O19_38 &  RD
         #  AB6 & !O24_38 & !O25_38 & !O26_38 & !O27_38 &  RD
         #  AB7 & !O28_38 & !O29_38 & !O30_38 & !O31_38 &  RD
         #  AB8 & !O32_38 & !O33_38 & !O34_38 & !O35_38 &  RD
         #  AB9 & !O36_38 & !O37_38 & !O38_38 & !O39_38 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:16|~8~1~3~3' 
-- Equation name is '_N022', type is buried 
-- synthesized logic cell 
_N022    = LCELL( _EQ028);
  _EQ028 =  AB5 & !O20_38 & !O21_38 & !O22_38 & !O23_38 &  RD
         #  AB0 & !O0_38 & !O1_38 & !O2_38 & !O3_38 &  RD
         #  AB1 &  A0 &  A1 & !O7_38 &  RD
         #  AB2 &  A0 &  A1 & !O11_38 &  RD
         #  AB3 &  A0 &  A1 & !O15_38 &  RD
         #  AB4 &  A0 &  A1 & !O19_38 &  RD
         #  AB6 &  A0 &  A1 & !O27_38 &  RD
         #  AB7 &  A0 &  A1 & !O31_38 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:16|~8~1~3~4' 
-- Equation name is '_N023', type is buried 
-- synthesized logic cell 
_N023    = LCELL( _EQ029);
  _EQ029 =  AB8 &  A0 &  A1 & !O35_38 &  RD
         #  AB9 &  A0 &  A1 & !O39_38 &  RD
         #  AB5 &  A0 &  A1 & !O23_38 &  RD
         #  AB0 &  A0 &  A1 & !O3_38 &  RD
         #  AB1 & !A0 &  A1 & !O6_38 &  RD
         #  AB1 &  A0 & !A1 & !O5_38 &  RD
         #  AB2 & !A0 &  A1 & !O10_38 &  RD
         #  AB2 &  A0 & !A1 & !O9_38 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:16|~8~1~3~5' 
-- Equation name is '_N024', type is buried 
-- synthesized logic cell 
_N024    = LCELL( _EQ030);
  _EQ030 =  AB3 & !A0 &  A1 & !O14_38 &  RD
         #  AB3 &  A0 & !A1 & !O13_38 &  RD
         #  AB4 & !A0 &  A1 & !O18_38 &  RD
         #  AB4 &  A0 & !A1 & !O17_38 &  RD
         #  AB6 & !A0 &  A1 & !O26_38 &  RD
         #  AB6 &  A0 & !A1 & !O25_38 &  RD
         #  AB7 & !A0 &  A1 & !O30_38 &  RD
         #  AB7 &  A0 & !A1 & !O29_38 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:16|~8~1~3~6' 
-- Equation name is '_N025', type is buried 
-- synthesized logic cell 
_N025    = LCELL( _EQ031);
  _EQ031 =  AB8 & !A0 &  A1 & !O34_38 &  RD
         #  AB8 &  A0 & !A1 & !O33_38 &  RD
         #  AB9 & !A0 &  A1 & !O38_38 &  RD
         #  AB9 &  A0 & !A1 & !O37_38 &  RD
         #  AB5 & !A0 &  A1 & !O22_38 &  RD
         #  AB5 &  A0 & !A1 & !O21_38 &  RD
         #  AB0 & !A0 &  A1 & !O2_38 &  RD
         #  AB0 &  A0 & !A1 & !O1_38 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:16|~8~1~3~7' 
-- Equation name is '_N026', type is buried 
-- synthesized logic cell 
_N026    = LCELL( _EQ032);
  _EQ032 =  AB1 & !A0 & !A1 & !O4_38 &  RD
         #  AB2 & !A0 & !A1 & !O8_38 &  RD
         #  AB3 & !A0 & !A1 & !O12_38 &  RD
         #  AB4 & !A0 & !A1 & !O16_38 &  RD
         #  AB6 & !A0 & !A1 & !O24_38 &  RD
         #  AB7 & !A0 & !A1 & !O28_38 &  RD
         #  AB8 & !A0 & !A1 & !O32_38 &  RD
         #  AB9 & !A0 & !A1 & !O36_38 &  RD;

-- Node name is '|out56_4:1|out8_4:8|out:16|~8~1~3~8' 
-- Equation name is '_N027', type is buried 
-- synthesized logic cell 
_N027    = LCELL( _EQ033);
  _EQ033 =  AB5 & !A0 & !A1 & !O20_38 &  RD
         #  AB0 & !A0 & !A1 & !O0_38 &  RD
         #  AB10 & !O40_38 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:1|~8~1~3~2' 
-- Equation name is '_N028', type is buried 
-- synthesized logic cell 
_N028    = LCELL( _EQ034);
  _EQ034 =  AB1 & !O4_15 & !O5_15 & !O6_15 & !O7_15 &  RD
         #  AB2 & !O8_15 & !O9_15 & !O10_15 & !O11_15 &  RD
         #  AB3 & !O12_15 & !O13_15 & !O14_15 & !O15_15 &  RD
         #  AB4 & !O16_15 & !O17_15 & !O18_15 & !O19_15 &  RD
         #  AB6 & !O24_15 & !O25_15 & !O26_15 & !O27_15 &  RD
         #  AB7 & !O28_15 & !O29_15 & !O30_15 & !O31_15 &  RD
         #  AB8 & !O32_15 & !O33_15 & !O34_15 & !O35_15 &  RD
         #  AB9 & !O36_15 & !O37_15 & !O38_15 & !O39_15 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:1|~8~1~3~3' 
-- Equation name is '_N029', type is buried 
-- synthesized logic cell 
_N029    = LCELL( _EQ035);
  _EQ035 =  AB5 & !O20_15 & !O21_15 & !O22_15 & !O23_15 &  RD
         #  AB0 & !O0_15 & !O1_15 & !O2_15 & !O3_15 &  RD
         #  AB1 &  A0 &  A1 & !O7_15 &  RD
         #  AB2 &  A0 &  A1 & !O11_15 &  RD
         #  AB3 &  A0 &  A1 & !O15_15 &  RD
         #  AB4 &  A0 &  A1 & !O19_15 &  RD
         #  AB6 &  A0 &  A1 & !O27_15 &  RD
         #  AB7 &  A0 &  A1 & !O31_15 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:1|~8~1~3~4' 
-- Equation name is '_N030', type is buried 
-- synthesized logic cell 
_N030    = LCELL( _EQ036);
  _EQ036 =  AB8 &  A0 &  A1 & !O35_15 &  RD
         #  AB9 &  A0 &  A1 & !O39_15 &  RD
         #  AB5 &  A0 &  A1 & !O23_15 &  RD
         #  AB0 &  A0 &  A1 & !O3_15 &  RD
         #  AB1 & !A0 &  A1 & !O6_15 &  RD
         #  AB1 &  A0 & !A1 & !O5_15 &  RD
         #  AB2 & !A0 &  A1 & !O10_15 &  RD
         #  AB2 &  A0 & !A1 & !O9_15 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:1|~8~1~3~5' 
-- Equation name is '_N031', type is buried 
-- synthesized logic cell 
_N031    = LCELL( _EQ037);
  _EQ037 =  AB3 & !A0 &  A1 & !O14_15 &  RD
         #  AB3 &  A0 & !A1 & !O13_15 &  RD
         #  AB4 & !A0 &  A1 & !O18_15 &  RD
         #  AB4 &  A0 & !A1 & !O17_15 &  RD
         #  AB6 & !A0 &  A1 & !O26_15 &  RD
         #  AB6 &  A0 & !A1 & !O25_15 &  RD
         #  AB7 & !A0 &  A1 & !O30_15 &  RD
         #  AB7 &  A0 & !A1 & !O29_15 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:1|~8~1~3~6' 
-- Equation name is '_N032', type is buried 
-- synthesized logic cell 
_N032    = LCELL( _EQ038);
  _EQ038 =  AB8 & !A0 &  A1 & !O34_15 &  RD
         #  AB8 &  A0 & !A1 & !O33_15 &  RD
         #  AB9 & !A0 &  A1 & !O38_15 &  RD
         #  AB9 &  A0 & !A1 & !O37_15 &  RD
         #  AB5 & !A0 &  A1 & !O22_15 &  RD
         #  AB5 &  A0 & !A1 & !O21_15 &  RD
         #  AB0 & !A0 &  A1 & !O2_15 &  RD
         #  AB0 &  A0 & !A1 & !O1_15 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:1|~8~1~3~7' 
-- Equation name is '_N033', type is buried 
-- synthesized logic cell 
_N033    = LCELL( _EQ039);
  _EQ039 =  AB1 & !A0 & !A1 & !O4_15 &  RD
         #  AB2 & !A0 & !A1 & !O8_15 &  RD
         #  AB3 & !A0 & !A1 & !O12_15 &  RD
         #  AB4 & !A0 & !A1 & !O16_15 &  RD
         #  AB6 & !A0 & !A1 & !O24_15 &  RD
         #  AB7 & !A0 & !A1 & !O28_15 &  RD
         #  AB8 & !A0 & !A1 & !O32_15 &  RD
         #  AB9 & !A0 & !A1 & !O36_15 &  RD;

-- Node name is '|out56_4:1|out8_4:11|out:1|~8~1~3~8' 
-- Equation name is '_N034', type is buried 
-- synthesized logic cell 
_N034    = LCELL( _EQ040);
  _EQ040 =  AB5 & !A0 & !A1 & !O20_15 &  RD
         #  AB0 & !A0 & !A1 & !O0_15 &  RD
         #  AB10 & !O40_15 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:18|~8~1~3~2' 
-- Equation name is '_N035', type is buried 
-- synthesized logic cell 
_N035    = LCELL( _EQ041);
  _EQ041 =  AB1 & !O4_4 & !O5_4 & !O6_4 & !O7_4 &  RD
         #  AB2 & !O8_4 & !O9_4 & !O10_4 & !O11_4 &  RD
         #  AB3 & !O12_4 & !O13_4 & !O14_4 & !O15_4 &  RD
         #  AB4 & !O16_4 & !O17_4 & !O18_4 & !O19_4 &  RD
         #  AB6 & !O24_4 & !O25_4 & !O26_4 & !O27_4 &  RD
         #  AB7 & !O28_4 & !O29_4 & !O30_4 & !O31_4 &  RD
         #  AB8 & !O32_4 & !O33_4 & !O34_4 & !O35_4 &  RD
         #  AB9 & !O36_4 & !O37_4 & !O38_4 & !O39_4 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:18|~8~1~3~3' 
-- Equation name is '_N036', type is buried 
-- synthesized logic cell 
_N036    = LCELL( _EQ042);
  _EQ042 =  AB5 & !O20_4 & !O21_4 & !O22_4 & !O23_4 &  RD
         #  AB0 & !O0_4 & !O1_4 & !O2_4 & !O3_4 &  RD
         #  AB1 &  A0 &  A1 & !O7_4 &  RD
         #  AB2 &  A0 &  A1 & !O11_4 &  RD
         #  AB3 &  A0 &  A1 & !O15_4 &  RD
         #  AB4 &  A0 &  A1 & !O19_4 &  RD
         #  AB6 &  A0 &  A1 & !O27_4 &  RD
         #  AB7 &  A0 &  A1 & !O31_4 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:18|~8~1~3~4' 
-- Equation name is '_N037', type is buried 
-- synthesized logic cell 
_N037    = LCELL( _EQ043);
  _EQ043 =  AB8 &  A0 &  A1 & !O35_4 &  RD
         #  AB9 &  A0 &  A1 & !O39_4 &  RD
         #  AB5 &  A0 &  A1 & !O23_4 &  RD
         #  AB0 &  A0 &  A1 & !O3_4 &  RD
         #  AB1 & !A0 &  A1 & !O6_4 &  RD
         #  AB1 &  A0 & !A1 & !O5_4 &  RD
         #  AB2 & !A0 &  A1 & !O10_4 &  RD
         #  AB2 &  A0 & !A1 & !O9_4 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:18|~8~1~3~5' 
-- Equation name is '_N038', type is buried 
-- synthesized logic cell 
_N038    = LCELL( _EQ044);
  _EQ044 =  AB3 & !A0 &  A1 & !O14_4 &  RD
         #  AB3 &  A0 & !A1 & !O13_4 &  RD
         #  AB4 & !A0 &  A1 & !O18_4 &  RD
         #  AB4 &  A0 & !A1 & !O17_4 &  RD
         #  AB6 & !A0 &  A1 & !O26_4 &  RD
         #  AB6 &  A0 & !A1 & !O25_4 &  RD
         #  AB7 & !A0 &  A1 & !O30_4 &  RD
         #  AB7 &  A0 & !A1 & !O29_4 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:18|~8~1~3~6' 
-- Equation name is '_N039', type is buried 
-- synthesized logic cell 
_N039    = LCELL( _EQ045);
  _EQ045 =  AB8 & !A0 &  A1 & !O34_4 &  RD
         #  AB8 &  A0 & !A1 & !O33_4 &  RD
         #  AB9 & !A0 &  A1 & !O38_4 &  RD
         #  AB9 &  A0 & !A1 & !O37_4 &  RD
         #  AB5 & !A0 &  A1 & !O22_4 &  RD
         #  AB5 &  A0 & !A1 & !O21_4 &  RD
         #  AB0 & !A0 &  A1 & !O2_4 &  RD
         #  AB0 &  A0 & !A1 & !O1_4 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:18|~8~1~3~7' 
-- Equation name is '_N040', type is buried 
-- synthesized logic cell 
_N040    = LCELL( _EQ046);
  _EQ046 =  AB1 & !A0 & !A1 & !O4_4 &  RD
         #  AB2 & !A0 & !A1 & !O8_4 &  RD
         #  AB3 & !A0 & !A1 & !O12_4 &  RD
         #  AB4 & !A0 & !A1 & !O16_4 &  RD
         #  AB6 & !A0 & !A1 & !O24_4 &  RD
         #  AB7 & !A0 & !A1 & !O28_4 &  RD
         #  AB8 & !A0 & !A1 & !O32_4 &  RD
         #  AB9 & !A0 & !A1 & !O36_4 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:18|~8~1~3~8' 
-- Equation name is '_N041', type is buried 
-- synthesized logic cell 
_N041    = LCELL( _EQ047);
  _EQ047 =  AB5 & !A0 & !A1 & !O20_4 &  RD
         #  AB0 & !A0 & !A1 & !O0_4 &  RD
         #  AB10 & !O40_4 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:19|~8~1~3~2' 
-- Equation name is '_N042', type is buried 
-- synthesized logic cell 
_N042    = LCELL( _EQ048);
  _EQ048 =  AB1 & !O4_3 & !O5_3 & !O6_3 & !O7_3 &  RD
         #  AB2 & !O8_3 & !O9_3 & !O10_3 & !O11_3 &  RD
         #  AB3 & !O12_3 & !O13_3 & !O14_3 & !O15_3 &  RD
         #  AB4 & !O16_3 & !O17_3 & !O18_3 & !O19_3 &  RD
         #  AB6 & !O24_3 & !O25_3 & !O26_3 & !O27_3 &  RD
         #  AB7 & !O28_3 & !O29_3 & !O30_3 & !O31_3 &  RD
         #  AB8 & !O32_3 & !O33_3 & !O34_3 & !O35_3 &  RD
         #  AB9 & !O36_3 & !O37_3 & !O38_3 & !O39_3 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:19|~8~1~3~3' 
-- Equation name is '_N043', type is buried 
-- synthesized logic cell 
_N043    = LCELL( _EQ049);
  _EQ049 =  AB5 & !O20_3 & !O21_3 & !O22_3 & !O23_3 &  RD
         #  AB0 & !O0_3 & !O1_3 & !O2_3 & !O3_3 &  RD
         #  AB1 &  A0 &  A1 & !O7_3 &  RD
         #  AB2 &  A0 &  A1 & !O11_3 &  RD
         #  AB3 &  A0 &  A1 & !O15_3 &  RD
         #  AB4 &  A0 &  A1 & !O19_3 &  RD
         #  AB6 &  A0 &  A1 & !O27_3 &  RD
         #  AB7 &  A0 &  A1 & !O31_3 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:19|~8~1~3~4' 
-- Equation name is '_N044', type is buried 
-- synthesized logic cell 
_N044    = LCELL( _EQ050);
  _EQ050 =  AB8 &  A0 &  A1 & !O35_3 &  RD
         #  AB9 &  A0 &  A1 & !O39_3 &  RD
         #  AB5 &  A0 &  A1 & !O23_3 &  RD
         #  AB0 &  A0 &  A1 & !O3_3 &  RD
         #  AB1 & !A0 &  A1 & !O6_3 &  RD
         #  AB1 &  A0 & !A1 & !O5_3 &  RD
         #  AB2 & !A0 &  A1 & !O10_3 &  RD
         #  AB2 &  A0 & !A1 & !O9_3 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:19|~8~1~3~5' 
-- Equation name is '_N045', type is buried 
-- synthesized logic cell 
_N045    = LCELL( _EQ051);
  _EQ051 =  AB3 & !A0 &  A1 & !O14_3 &  RD
         #  AB3 &  A0 & !A1 & !O13_3 &  RD
         #  AB4 & !A0 &  A1 & !O18_3 &  RD
         #  AB4 &  A0 & !A1 & !O17_3 &  RD
         #  AB6 & !A0 &  A1 & !O26_3 &  RD
         #  AB6 &  A0 & !A1 & !O25_3 &  RD
         #  AB7 & !A0 &  A1 & !O30_3 &  RD
         #  AB7 &  A0 & !A1 & !O29_3 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:19|~8~1~3~6' 
-- Equation name is '_N046', type is buried 
-- synthesized logic cell 
_N046    = LCELL( _EQ052);
  _EQ052 =  AB8 & !A0 &  A1 & !O34_3 &  RD
         #  AB8 &  A0 & !A1 & !O33_3 &  RD
         #  AB9 & !A0 &  A1 & !O38_3 &  RD
         #  AB9 &  A0 & !A1 & !O37_3 &  RD
         #  AB5 & !A0 &  A1 & !O22_3 &  RD
         #  AB5 &  A0 & !A1 & !O21_3 &  RD
         #  AB0 & !A0 &  A1 & !O2_3 &  RD
         #  AB0 &  A0 & !A1 & !O1_3 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:19|~8~1~3~7' 
-- Equation name is '_N047', type is buried 
-- synthesized logic cell 
_N047    = LCELL( _EQ053);
  _EQ053 =  AB1 & !A0 & !A1 & !O4_3 &  RD
         #  AB2 & !A0 & !A1 & !O8_3 &  RD
         #  AB3 & !A0 & !A1 & !O12_3 &  RD
         #  AB4 & !A0 & !A1 & !O16_3 &  RD
         #  AB6 & !A0 & !A1 & !O24_3 &  RD
         #  AB7 & !A0 & !A1 & !O28_3 &  RD
         #  AB8 & !A0 & !A1 & !O32_3 &  RD
         #  AB9 & !A0 & !A1 & !O36_3 &  RD;

-- Node name is '|out56_4:1|out8_4:12|out:19|~8~1~3~8' 
-- Equation name is '_N048', type is buried 
-- synthesized logic cell 
_N048    = LCELL( _EQ054);
  _EQ054 =  AB5 & !A0 & !A1 & !O20_3 &  RD
         #  AB0 & !A0 & !A1 & !O0_3 &  RD
         #  AB10 & !O40_3 &  RD;



Project Information                      d:\maxplus2\max2lib\lab4\out56_41.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:21
   Partitioner                            00:00:19
   Fitter                                 00:00:04
   --------------------------             --------
   Total Time                             00:00:46


Memory Allocated
-----------------

Peak memory allocated during compilation  = 32,857K
