<?xml version='1.0' encoding='UTF-8'?>
<Project NoOfControllers="1" >
    <ModuleName>axi_s6_ddrx_0</ModuleName>
    <TargetFPGA>xc6slx45t-fgg484/-2</TargetFPGA>
    <Version>3.6</Version>
    <Controller number="3" >
        <MemoryDevice>LPDDR/Components/MT46H64M16XXXX-5L-IT</MemoryDevice>
        <TimePeriod>5000</TimePeriod>
        <EnableVoltageRange>0</EnableVoltageRange>
        <DataMask>1</DataMask>
        <CustomPart>FALSE</CustomPart>
        <NewPartName/>
        <RowAddress>14</RowAddress>
        <ColAddress>10</ColAddress>
        <BankAddress>2</BankAddress>
        <TimingParameters>
            <Parameters twtr="2" trefi="7.8" twr="15" trfc="110" trp="15" tras="40" trcd="15" />
        </TimingParameters>
        <mrBurstLength name="Burst Length" >4(010)</mrBurstLength>
        <mrCasLatency name="CAS Latency" >3</mrCasLatency>
        <emrDllEnable name="Partial-Array Self Refresh" >Full Array</emrDllEnable>
        <emrOutputDriveStrength name="Drive Strength" >Full-Strength</emrOutputDriveStrength>
        <emrOCD name="Operation" >Normal AR Operation </emrOCD>
        <PortInterface>AXI,AXI,AXI,AXI,AXI,AXI</PortInterface>
        <AXIParameters>
            <C_INTERCONNECT_S0_AXI_AR_REGISTER>0</C_INTERCONNECT_S0_AXI_AR_REGISTER>
            <C_INTERCONNECT_S0_AXI_AW_REGISTER>0</C_INTERCONNECT_S0_AXI_AW_REGISTER>
            <C_INTERCONNECT_S0_AXI_B_REGISTER>0</C_INTERCONNECT_S0_AXI_B_REGISTER>
            <C_INTERCONNECT_S0_AXI_MASTERS>microblaze_0.M_AXI_DC</C_INTERCONNECT_S0_AXI_MASTERS>
            <C_INTERCONNECT_S0_AXI_READ_ACCEPTANCE>4</C_INTERCONNECT_S0_AXI_READ_ACCEPTANCE>
            <C_INTERCONNECT_S0_AXI_READ_FIFO_DEPTH>0</C_INTERCONNECT_S0_AXI_READ_FIFO_DEPTH>
            <C_INTERCONNECT_S0_AXI_R_REGISTER>1</C_INTERCONNECT_S0_AXI_R_REGISTER>
            <C_INTERCONNECT_S0_AXI_SECURE>0</C_INTERCONNECT_S0_AXI_SECURE>
            <C_INTERCONNECT_S0_AXI_WRITE_ACCEPTANCE>4</C_INTERCONNECT_S0_AXI_WRITE_ACCEPTANCE>
            <C_INTERCONNECT_S0_AXI_WRITE_FIFO_DEPTH>0</C_INTERCONNECT_S0_AXI_WRITE_FIFO_DEPTH>
            <C_INTERCONNECT_S0_AXI_W_REGISTER>1</C_INTERCONNECT_S0_AXI_W_REGISTER>
            <C_INTERCONNECT_S1_AXI_AR_REGISTER>0</C_INTERCONNECT_S1_AXI_AR_REGISTER>
            <C_INTERCONNECT_S1_AXI_AW_REGISTER>0</C_INTERCONNECT_S1_AXI_AW_REGISTER>
            <C_INTERCONNECT_S1_AXI_B_REGISTER>0</C_INTERCONNECT_S1_AXI_B_REGISTER>
            <C_INTERCONNECT_S1_AXI_MASTERS>microblaze_0.M_AXI_IC</C_INTERCONNECT_S1_AXI_MASTERS>
            <C_INTERCONNECT_S1_AXI_READ_ACCEPTANCE>4</C_INTERCONNECT_S1_AXI_READ_ACCEPTANCE>
            <C_INTERCONNECT_S1_AXI_READ_FIFO_DEPTH>0</C_INTERCONNECT_S1_AXI_READ_FIFO_DEPTH>
            <C_INTERCONNECT_S1_AXI_R_REGISTER>1</C_INTERCONNECT_S1_AXI_R_REGISTER>
            <C_INTERCONNECT_S1_AXI_SECURE>0</C_INTERCONNECT_S1_AXI_SECURE>
            <C_INTERCONNECT_S1_AXI_WRITE_ACCEPTANCE>4</C_INTERCONNECT_S1_AXI_WRITE_ACCEPTANCE>
            <C_INTERCONNECT_S1_AXI_WRITE_FIFO_DEPTH>0</C_INTERCONNECT_S1_AXI_WRITE_FIFO_DEPTH>
            <C_INTERCONNECT_S1_AXI_W_REGISTER>0</C_INTERCONNECT_S1_AXI_W_REGISTER>
            <C_INTERCONNECT_S2_AXI_AR_REGISTER>0</C_INTERCONNECT_S2_AXI_AR_REGISTER>
            <C_INTERCONNECT_S2_AXI_AW_REGISTER>0</C_INTERCONNECT_S2_AXI_AW_REGISTER>
            <C_INTERCONNECT_S2_AXI_B_REGISTER>0</C_INTERCONNECT_S2_AXI_B_REGISTER>
            <C_INTERCONNECT_S2_AXI_MASTERS>none</C_INTERCONNECT_S2_AXI_MASTERS>
            <C_INTERCONNECT_S2_AXI_READ_ACCEPTANCE>4</C_INTERCONNECT_S2_AXI_READ_ACCEPTANCE>
            <C_INTERCONNECT_S2_AXI_READ_FIFO_DEPTH>0</C_INTERCONNECT_S2_AXI_READ_FIFO_DEPTH>
            <C_INTERCONNECT_S2_AXI_R_REGISTER>0</C_INTERCONNECT_S2_AXI_R_REGISTER>
            <C_INTERCONNECT_S2_AXI_SECURE>0</C_INTERCONNECT_S2_AXI_SECURE>
            <C_INTERCONNECT_S2_AXI_WRITE_ACCEPTANCE>4</C_INTERCONNECT_S2_AXI_WRITE_ACCEPTANCE>
            <C_INTERCONNECT_S2_AXI_WRITE_FIFO_DEPTH>0</C_INTERCONNECT_S2_AXI_WRITE_FIFO_DEPTH>
            <C_INTERCONNECT_S2_AXI_W_REGISTER>0</C_INTERCONNECT_S2_AXI_W_REGISTER>
            <C_INTERCONNECT_S3_AXI_AR_REGISTER>0</C_INTERCONNECT_S3_AXI_AR_REGISTER>
            <C_INTERCONNECT_S3_AXI_AW_REGISTER>0</C_INTERCONNECT_S3_AXI_AW_REGISTER>
            <C_INTERCONNECT_S3_AXI_B_REGISTER>0</C_INTERCONNECT_S3_AXI_B_REGISTER>
            <C_INTERCONNECT_S3_AXI_MASTERS>none</C_INTERCONNECT_S3_AXI_MASTERS>
            <C_INTERCONNECT_S3_AXI_READ_ACCEPTANCE>4</C_INTERCONNECT_S3_AXI_READ_ACCEPTANCE>
            <C_INTERCONNECT_S3_AXI_READ_FIFO_DEPTH>0</C_INTERCONNECT_S3_AXI_READ_FIFO_DEPTH>
            <C_INTERCONNECT_S3_AXI_R_REGISTER>0</C_INTERCONNECT_S3_AXI_R_REGISTER>
            <C_INTERCONNECT_S3_AXI_SECURE>0</C_INTERCONNECT_S3_AXI_SECURE>
            <C_INTERCONNECT_S3_AXI_WRITE_ACCEPTANCE>4</C_INTERCONNECT_S3_AXI_WRITE_ACCEPTANCE>
            <C_INTERCONNECT_S3_AXI_WRITE_FIFO_DEPTH>0</C_INTERCONNECT_S3_AXI_WRITE_FIFO_DEPTH>
            <C_INTERCONNECT_S3_AXI_W_REGISTER>0</C_INTERCONNECT_S3_AXI_W_REGISTER>
            <C_INTERCONNECT_S4_AXI_AR_REGISTER>0</C_INTERCONNECT_S4_AXI_AR_REGISTER>
            <C_INTERCONNECT_S4_AXI_AW_REGISTER>0</C_INTERCONNECT_S4_AXI_AW_REGISTER>
            <C_INTERCONNECT_S4_AXI_B_REGISTER>0</C_INTERCONNECT_S4_AXI_B_REGISTER>
            <C_INTERCONNECT_S4_AXI_MASTERS>none</C_INTERCONNECT_S4_AXI_MASTERS>
            <C_INTERCONNECT_S4_AXI_READ_ACCEPTANCE>4</C_INTERCONNECT_S4_AXI_READ_ACCEPTANCE>
            <C_INTERCONNECT_S4_AXI_READ_FIFO_DEPTH>0</C_INTERCONNECT_S4_AXI_READ_FIFO_DEPTH>
            <C_INTERCONNECT_S4_AXI_R_REGISTER>0</C_INTERCONNECT_S4_AXI_R_REGISTER>
            <C_INTERCONNECT_S4_AXI_SECURE>0</C_INTERCONNECT_S4_AXI_SECURE>
            <C_INTERCONNECT_S4_AXI_WRITE_ACCEPTANCE>4</C_INTERCONNECT_S4_AXI_WRITE_ACCEPTANCE>
            <C_INTERCONNECT_S4_AXI_WRITE_FIFO_DEPTH>0</C_INTERCONNECT_S4_AXI_WRITE_FIFO_DEPTH>
            <C_INTERCONNECT_S4_AXI_W_REGISTER>0</C_INTERCONNECT_S4_AXI_W_REGISTER>
            <C_INTERCONNECT_S5_AXI_AR_REGISTER>0</C_INTERCONNECT_S5_AXI_AR_REGISTER>
            <C_INTERCONNECT_S5_AXI_AW_REGISTER>0</C_INTERCONNECT_S5_AXI_AW_REGISTER>
            <C_INTERCONNECT_S5_AXI_B_REGISTER>0</C_INTERCONNECT_S5_AXI_B_REGISTER>
            <C_INTERCONNECT_S5_AXI_MASTERS>none</C_INTERCONNECT_S5_AXI_MASTERS>
            <C_INTERCONNECT_S5_AXI_READ_ACCEPTANCE>4</C_INTERCONNECT_S5_AXI_READ_ACCEPTANCE>
            <C_INTERCONNECT_S5_AXI_READ_FIFO_DEPTH>0</C_INTERCONNECT_S5_AXI_READ_FIFO_DEPTH>
            <C_INTERCONNECT_S5_AXI_R_REGISTER>0</C_INTERCONNECT_S5_AXI_R_REGISTER>
            <C_INTERCONNECT_S5_AXI_SECURE>0</C_INTERCONNECT_S5_AXI_SECURE>
            <C_INTERCONNECT_S5_AXI_WRITE_ACCEPTANCE>4</C_INTERCONNECT_S5_AXI_WRITE_ACCEPTANCE>
            <C_INTERCONNECT_S5_AXI_WRITE_FIFO_DEPTH>0</C_INTERCONNECT_S5_AXI_WRITE_FIFO_DEPTH>
            <C_INTERCONNECT_S5_AXI_W_REGISTER>0</C_INTERCONNECT_S5_AXI_W_REGISTER>
            <C_S0_AXI_ADDR_WIDTH>32</C_S0_AXI_ADDR_WIDTH>
            <C_S0_AXI_BASEADDR>0x80000000</C_S0_AXI_BASEADDR>
            <C_S0_AXI_DATA_WIDTH>32</C_S0_AXI_DATA_WIDTH>
            <C_S0_AXI_ENABLE_AP>0</C_S0_AXI_ENABLE_AP>
            <C_S0_AXI_HIGHADDR>0x87FFFFFF</C_S0_AXI_HIGHADDR>
            <C_S0_AXI_STRICT_COHERENCY>1</C_S0_AXI_STRICT_COHERENCY>
            <C_S0_AXI_SUPPORTS_NARROW_BURST>Auto</C_S0_AXI_SUPPORTS_NARROW_BURST>
            <C_S1_AXI_ADDR_WIDTH>32</C_S1_AXI_ADDR_WIDTH>
            <C_S1_AXI_BASEADDR>0x80000000</C_S1_AXI_BASEADDR>
            <C_S1_AXI_DATA_WIDTH>32</C_S1_AXI_DATA_WIDTH>
            <C_S1_AXI_ENABLE_AP>0</C_S1_AXI_ENABLE_AP>
            <C_S1_AXI_HIGHADDR>0x87FFFFFF</C_S1_AXI_HIGHADDR>
            <C_S1_AXI_STRICT_COHERENCY>1</C_S1_AXI_STRICT_COHERENCY>
            <C_S1_AXI_SUPPORTS_NARROW_BURST>Auto</C_S1_AXI_SUPPORTS_NARROW_BURST>
            <C_S2_AXI_ADDR_WIDTH>32</C_S2_AXI_ADDR_WIDTH>
            <C_S2_AXI_BASEADDR>0xffffffff</C_S2_AXI_BASEADDR>
            <C_S2_AXI_DATA_WIDTH>32</C_S2_AXI_DATA_WIDTH>
            <C_S2_AXI_ENABLE_AP>0</C_S2_AXI_ENABLE_AP>
            <C_S2_AXI_HIGHADDR>0x00000000</C_S2_AXI_HIGHADDR>
            <C_S2_AXI_STRICT_COHERENCY>0</C_S2_AXI_STRICT_COHERENCY>
            <C_S2_AXI_SUPPORTS_NARROW_BURST>0</C_S2_AXI_SUPPORTS_NARROW_BURST>
            <C_S3_AXI_ADDR_WIDTH>32</C_S3_AXI_ADDR_WIDTH>
            <C_S3_AXI_BASEADDR>0xffffffff</C_S3_AXI_BASEADDR>
            <C_S3_AXI_DATA_WIDTH>32</C_S3_AXI_DATA_WIDTH>
            <C_S3_AXI_ENABLE_AP>0</C_S3_AXI_ENABLE_AP>
            <C_S3_AXI_HIGHADDR>0x00000000</C_S3_AXI_HIGHADDR>
            <C_S3_AXI_STRICT_COHERENCY>0</C_S3_AXI_STRICT_COHERENCY>
            <C_S3_AXI_SUPPORTS_NARROW_BURST>0</C_S3_AXI_SUPPORTS_NARROW_BURST>
            <C_S4_AXI_ADDR_WIDTH>32</C_S4_AXI_ADDR_WIDTH>
            <C_S4_AXI_BASEADDR>0xffffffff</C_S4_AXI_BASEADDR>
            <C_S4_AXI_DATA_WIDTH>32</C_S4_AXI_DATA_WIDTH>
            <C_S4_AXI_ENABLE_AP>0</C_S4_AXI_ENABLE_AP>
            <C_S4_AXI_HIGHADDR>0x00000000</C_S4_AXI_HIGHADDR>
            <C_S4_AXI_STRICT_COHERENCY>0</C_S4_AXI_STRICT_COHERENCY>
            <C_S4_AXI_SUPPORTS_NARROW_BURST>0</C_S4_AXI_SUPPORTS_NARROW_BURST>
            <C_S5_AXI_ADDR_WIDTH>32</C_S5_AXI_ADDR_WIDTH>
            <C_S5_AXI_BASEADDR>0xffffffff</C_S5_AXI_BASEADDR>
            <C_S5_AXI_DATA_WIDTH>32</C_S5_AXI_DATA_WIDTH>
            <C_S5_AXI_ENABLE_AP>0</C_S5_AXI_ENABLE_AP>
            <C_S5_AXI_HIGHADDR>0x00000000</C_S5_AXI_HIGHADDR>
            <C_S5_AXI_STRICT_COHERENCY>0</C_S5_AXI_STRICT_COHERENCY>
            <C_S5_AXI_SUPPORTS_NARROW_BURST>0</C_S5_AXI_SUPPORTS_NARROW_BURST>
        </AXIParameters>
        <Class>Class II</Class>
        <DataClass>Class II</DataClass>
        <DataTermination>25 Ohms</DataTermination>
        <CalibrationRowAddress/>
        <CalibrationColumnAddress/>
        <CalibrationBankAddress/>
        <SystemClockBUFPLL>0</SystemClockBUFPLL>
        <BypassCalibration>1</BypassCalibration>
        <DebugSignals>Disable</DebugSignals>
        <SystemClock>Differential</SystemClock>
        <Configuration>Two 32-bit bi-directional and four 32-bit unidirectional ports</Configuration>
        <RzqPin>K7</RzqPin>
        <ZioPin>M7</ZioPin>
        <PortsSelected>Port0,Port1,Port2,Port3,Port4,Port5</PortsSelected>
        <PortDirections>Bi-directional,Read,Read,Read,Read,Read</PortDirections>
        <UserMemoryAddressMap>ROW_BANK_COLUMN</UserMemoryAddressMap>
        <ArbitrationAlgorithm>Round Robin</ArbitrationAlgorithm>
        <TimeSlot0>012345</TimeSlot0>
        <TimeSlot1>123450</TimeSlot1>
        <TimeSlot2>234501</TimeSlot2>
        <TimeSlot3>345012</TimeSlot3>
        <TimeSlot4>450123</TimeSlot4>
        <TimeSlot5>501234</TimeSlot5>
        <TimeSlot6>012345</TimeSlot6>
        <TimeSlot7>123450</TimeSlot7>
        <TimeSlot8>234501</TimeSlot8>
        <TimeSlot9>345012</TimeSlot9>
        <TimeSlot10>450123</TimeSlot10>
        <TimeSlot11>501234</TimeSlot11>
    </Controller>
</Project>
