// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "06/06/2021 17:31:30"

// 
// Device: Altera EP1C3T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DAC_0832 (
	clk,
	rst_n,
	fword,
	pword,
	period,
	h_time,
	pwm_en,
	dds_out,
	pwm);
input 	clk;
input 	rst_n;
input 	[27:0] fword;
input 	[11:0] pword;
input 	[15:0] period;
input 	[15:0] h_time;
input 	pwm_en;
output 	[11:0] dds_out;
output 	pwm;

// Design Ports Information
// dds_out[0]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[1]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[2]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[3]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[4]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[5]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[6]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[7]	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[8]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[9]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[10]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dds_out[11]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pwm	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pwm_en	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[0]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[1]	=>  Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[2]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[3]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[4]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[5]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[6]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[7]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[8]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[9]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[10]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pword[11]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[15]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[6]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[7]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[14]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[12]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[11]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[13]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[10]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[8]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[9]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[4]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[3]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[2]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[0]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[1]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// h_time[5]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[16]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[17]	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[18]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[19]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[20]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[21]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[22]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[23]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[24]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[25]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[26]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[27]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[15]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[7]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[6]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[14]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[12]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[11]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[13]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[10]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[8]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[9]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[4]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[3]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[2]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[1]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[0]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// period[5]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[15]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[14]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[13]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[12]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[11]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[10]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[9]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[8]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[7]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[6]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[5]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[4]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[3]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[2]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[1]	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fword[0]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DAC_0832_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \rst_n~combout ;
wire \fre_acc[0]~55 ;
wire \fre_acc[0]~55COUT1_80 ;
wire \fre_acc[1]~53 ;
wire \fre_acc[1]~53COUT1_82 ;
wire \fre_acc[2]~51 ;
wire \fre_acc[2]~51COUT1_84 ;
wire \fre_acc[3]~49 ;
wire \fre_acc[4]~47 ;
wire \fre_acc[4]~47COUT1_86 ;
wire \fre_acc[5]~45 ;
wire \fre_acc[5]~45COUT1_88 ;
wire \fre_acc[6]~43 ;
wire \fre_acc[6]~43COUT1_90 ;
wire \fre_acc[7]~41 ;
wire \fre_acc[7]~41COUT1_92 ;
wire \fre_acc[8]~39 ;
wire \fre_acc[9]~37 ;
wire \fre_acc[9]~37COUT1_94 ;
wire \fre_acc[10]~35 ;
wire \fre_acc[10]~35COUT1_96 ;
wire \fre_acc[11]~33 ;
wire \fre_acc[11]~33COUT1_98 ;
wire \fre_acc[12]~31 ;
wire \fre_acc[12]~31COUT1_100 ;
wire \fre_acc[13]~29 ;
wire \fre_acc[14]~27 ;
wire \fre_acc[14]~27COUT1_102 ;
wire \fre_acc[15]~25 ;
wire \fre_acc[15]~25COUT1_104 ;
wire \fre_acc[16]~1 ;
wire \fre_acc[16]~1COUT1_106 ;
wire \adr_acc[0]~1 ;
wire \fre_acc[17]~3 ;
wire \fre_acc[17]~3COUT1_108 ;
wire \adr_acc[1]~3 ;
wire \adr_acc[1]~3COUT1_34 ;
wire \fre_acc[18]~5 ;
wire \adr_acc[2]~5 ;
wire \adr_acc[2]~5COUT1_36 ;
wire \fre_acc[19]~7 ;
wire \fre_acc[19]~7COUT1_110 ;
wire \adr_acc[3]~7 ;
wire \adr_acc[3]~7COUT1_38 ;
wire \fre_acc[20]~9 ;
wire \fre_acc[20]~9COUT1_112 ;
wire \adr_acc[4]~9 ;
wire \adr_acc[4]~9COUT1_40 ;
wire \fre_acc[21]~11 ;
wire \fre_acc[21]~11COUT1_114 ;
wire \adr_acc[5]~11 ;
wire \fre_acc[22]~13 ;
wire \fre_acc[22]~13COUT1_116 ;
wire \adr_acc[6]~13 ;
wire \adr_acc[6]~13COUT1_42 ;
wire \fre_acc[23]~15 ;
wire \adr_acc[7]~15 ;
wire \adr_acc[7]~15COUT1_44 ;
wire \fre_acc[24]~17 ;
wire \fre_acc[24]~17COUT1_118 ;
wire \adr_acc[8]~17 ;
wire \adr_acc[8]~17COUT1_46 ;
wire \fre_acc[25]~19 ;
wire \fre_acc[25]~19COUT1_120 ;
wire \adr_acc[9]~19 ;
wire \adr_acc[9]~19COUT1_48 ;
wire \fre_acc[26]~21 ;
wire \fre_acc[26]~21COUT1_122 ;
wire \adr_acc[10]~21 ;
wire \Add2~77 ;
wire \Add2~77COUT1_100 ;
wire \Add2~72 ;
wire \Add2~72COUT1_102 ;
wire \Add2~67 ;
wire \Add2~62 ;
wire \Add2~62COUT1_104 ;
wire \Add2~57 ;
wire \Add2~57COUT1_106 ;
wire \Add2~82 ;
wire \Add2~82COUT1_108 ;
wire \Add2~17 ;
wire \Add2~17COUT1_110 ;
wire \Add2~12 ;
wire \Add2~47 ;
wire \Add2~47COUT1_112 ;
wire \Add2~52 ;
wire \Add2~52COUT1_114 ;
wire \Add2~42 ;
wire \Add2~42COUT1_116 ;
wire \Add2~32 ;
wire \Add2~32COUT1_118 ;
wire \Add2~27 ;
wire \Add2~37 ;
wire \Add2~37COUT1_120 ;
wire \Add2~22 ;
wire \Add2~22COUT1_122 ;
wire \Add2~2 ;
wire \Add2~2COUT1_124 ;
wire \Add2~5_combout ;
wire \CNT[0]~47 ;
wire \CNT[1]~45 ;
wire \CNT[1]~45COUT1_90 ;
wire \CNT[2]~43 ;
wire \CNT[2]~43COUT1_92 ;
wire \CNT[3]~41 ;
wire \CNT[3]~41COUT1_94 ;
wire \CNT[4]~39 ;
wire \CNT[4]~39COUT1_96 ;
wire \CNT[5]~49 ;
wire \CNT[6]~23 ;
wire \CNT[6]~23COUT1_98 ;
wire \CNT[7]~21 ;
wire \CNT[7]~21COUT1_100 ;
wire \CNT[8]~35 ;
wire \CNT[8]~35COUT1_102 ;
wire \CNT[9]~37 ;
wire \CNT[9]~37COUT1_104 ;
wire \CNT[10]~33 ;
wire \CNT[11]~29 ;
wire \CNT[11]~29COUT1_106 ;
wire \CNT[12]~27 ;
wire \CNT[12]~27COUT1_108 ;
wire \CNT[13]~31 ;
wire \CNT[13]~31COUT1_110 ;
wire \CNT[14]~25 ;
wire \CNT[14]~25COUT1_112 ;
wire \CNT[15]~7 ;
wire \CNT[16]~17 ;
wire \CNT[16]~17COUT1_114 ;
wire \CNT[17]~11 ;
wire \CNT[17]~11COUT1_116 ;
wire \CNT[18]~9 ;
wire \CNT[18]~9COUT1_118 ;
wire \CNT[19]~19 ;
wire \CNT[19]~19COUT1_120 ;
wire \CNT[20]~13 ;
wire \CNT[21]~15 ;
wire \CNT[21]~15COUT1_122 ;
wire \CNT[22]~51 ;
wire \CNT[22]~51COUT1_124 ;
wire \CNT[23]~53 ;
wire \CNT[23]~53COUT1_126 ;
wire \CNT[24]~55 ;
wire \CNT[24]~55COUT1_128 ;
wire \CNT[25]~57 ;
wire \CNT[26]~59 ;
wire \CNT[26]~59COUT1_130 ;
wire \CNT[27]~61 ;
wire \CNT[27]~61COUT1_132 ;
wire \CNT[28]~63 ;
wire \CNT[28]~63COUT1_134 ;
wire \CNT[29]~1 ;
wire \CNT[29]~1COUT1_136 ;
wire \LessThan0~25_combout ;
wire \LessThan0~26_combout ;
wire \LessThan0~27_combout ;
wire \LessThan0~28_combout ;
wire \LessThan0~29_combout ;
wire \Add2~0_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \Add2~35_combout ;
wire \Add2~20_combout ;
wire \LessThan0~19_combout ;
wire \Add2~25_combout ;
wire \Add2~30_combout ;
wire \LessThan0~21_combout ;
wire \LessThan0~20_combout ;
wire \LessThan0~22_combout ;
wire \LessThan0~7_combout ;
wire \Add2~40_combout ;
wire \LessThan0~17_combout ;
wire \LessThan0~18_combout ;
wire \Add2~50_combout ;
wire \Add2~45_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~23_combout ;
wire \Add2~10_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \Add2~15_combout ;
wire \Add2~80_combout ;
wire \Add2~55_combout ;
wire \Add2~60_combout ;
wire \Add2~65_combout ;
wire \Add2~75_combout ;
wire \Add2~70_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~35_combout ;
wire \LessThan0~36_combout ;
wire \LessThan0~33_combout ;
wire \LessThan0~34_combout ;
wire \LessThan0~24_combout ;
wire \LessThan0~30_combout ;
wire \LessThan0~31_combout ;
wire \LessThan0~32_combout ;
wire \CNT[30]~3 ;
wire \Add4~72 ;
wire \Add4~72COUT1_100 ;
wire \Add4~77 ;
wire \Add4~77COUT1_102 ;
wire \Add4~67 ;
wire \Add4~62 ;
wire \Add4~62COUT1_104 ;
wire \Add4~57 ;
wire \Add4~57COUT1_106 ;
wire \Add4~82 ;
wire \Add4~82COUT1_108 ;
wire \Add4~12 ;
wire \Add4~12COUT1_110 ;
wire \Add4~17 ;
wire \Add4~47 ;
wire \Add4~47COUT1_112 ;
wire \Add4~52 ;
wire \Add4~52COUT1_114 ;
wire \Add4~42 ;
wire \Add4~42COUT1_116 ;
wire \Add4~32 ;
wire \Add4~32COUT1_118 ;
wire \Add4~27 ;
wire \Add4~37 ;
wire \Add4~37COUT1_120 ;
wire \Add4~22 ;
wire \Add4~22COUT1_122 ;
wire \Add4~7 ;
wire \Add4~7COUT1_124 ;
wire \Add4~0_combout ;
wire \pwm_en~combout ;
wire \LessThan1~26_combout ;
wire \LessThan1~25_combout ;
wire \LessThan1~27_combout ;
wire \LessThan1~28_combout ;
wire \LessThan1~29_combout ;
wire \Add4~5_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \Add4~15_combout ;
wire \Add4~45_combout ;
wire \Add4~50_combout ;
wire \LessThan1~10_combout ;
wire \Add4~20_combout ;
wire \Add4~25_combout ;
wire \Add4~30_combout ;
wire \LessThan1~7_combout ;
wire \Add4~35_combout ;
wire \Add4~40_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~11_combout ;
wire \Add4~10_combout ;
wire \Add4~80_combout ;
wire \Add4~55_combout ;
wire \Add4~60_combout ;
wire \Add4~65_combout ;
wire \Add4~75_combout ;
wire \Add4~70_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~33_combout ;
wire \LessThan1~34_combout ;
wire \LessThan1~31_combout ;
wire \LessThan1~32_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~20_combout ;
wire \LessThan1~21_combout ;
wire \LessThan1~22_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~23_combout ;
wire \LessThan1~24_combout ;
wire \LessThan1~30_combout ;
wire \pwm~0_combout ;
wire \pwm~reg0_regout ;
wire [31:0] CNT;
wire [27:0] fre_acc;
wire [11:0] adr_acc;
wire [11:0] \sindds_inst|altsyncram_component|auto_generated|q_a ;
wire [11:0] \pword~combout ;
wire [15:0] \period~combout ;
wire [15:0] \h_time~combout ;
wire [27:0] \fword~combout ;

wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \sindds_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;

assign \sindds_inst|altsyncram_component|auto_generated|q_a [0] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [1] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [2] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [3] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [4] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [5] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [6] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [7] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [8] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [9] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [10] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \sindds_inst|altsyncram_component|auto_generated|q_a [11] = \sindds_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [0]),
	.regout(),
	.padio(pword[0]));
// synopsys translate_off
defparam \pword[0]~I .input_async_reset = "none";
defparam \pword[0]~I .input_power_up = "low";
defparam \pword[0]~I .input_register_mode = "none";
defparam \pword[0]~I .input_sync_reset = "none";
defparam \pword[0]~I .oe_async_reset = "none";
defparam \pword[0]~I .oe_power_up = "low";
defparam \pword[0]~I .oe_register_mode = "none";
defparam \pword[0]~I .oe_sync_reset = "none";
defparam \pword[0]~I .operation_mode = "input";
defparam \pword[0]~I .output_async_reset = "none";
defparam \pword[0]~I .output_power_up = "low";
defparam \pword[0]~I .output_register_mode = "none";
defparam \pword[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [16]),
	.regout(),
	.padio(fword[16]));
// synopsys translate_off
defparam \fword[16]~I .input_async_reset = "none";
defparam \fword[16]~I .input_power_up = "low";
defparam \fword[16]~I .input_register_mode = "none";
defparam \fword[16]~I .input_sync_reset = "none";
defparam \fword[16]~I .oe_async_reset = "none";
defparam \fword[16]~I .oe_power_up = "low";
defparam \fword[16]~I .oe_register_mode = "none";
defparam \fword[16]~I .oe_sync_reset = "none";
defparam \fword[16]~I .operation_mode = "input";
defparam \fword[16]~I .output_async_reset = "none";
defparam \fword[16]~I .output_power_up = "low";
defparam \fword[16]~I .output_register_mode = "none";
defparam \fword[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst_n~combout ),
	.regout(),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .input_async_reset = "none";
defparam \rst_n~I .input_power_up = "low";
defparam \rst_n~I .input_register_mode = "none";
defparam \rst_n~I .input_sync_reset = "none";
defparam \rst_n~I .oe_async_reset = "none";
defparam \rst_n~I .oe_power_up = "low";
defparam \rst_n~I .oe_register_mode = "none";
defparam \rst_n~I .oe_sync_reset = "none";
defparam \rst_n~I .operation_mode = "input";
defparam \rst_n~I .output_async_reset = "none";
defparam \rst_n~I .output_power_up = "low";
defparam \rst_n~I .output_register_mode = "none";
defparam \rst_n~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [13]),
	.regout(),
	.padio(fword[13]));
// synopsys translate_off
defparam \fword[13]~I .input_async_reset = "none";
defparam \fword[13]~I .input_power_up = "low";
defparam \fword[13]~I .input_register_mode = "none";
defparam \fword[13]~I .input_sync_reset = "none";
defparam \fword[13]~I .oe_async_reset = "none";
defparam \fword[13]~I .oe_power_up = "low";
defparam \fword[13]~I .oe_register_mode = "none";
defparam \fword[13]~I .oe_sync_reset = "none";
defparam \fword[13]~I .operation_mode = "input";
defparam \fword[13]~I .output_async_reset = "none";
defparam \fword[13]~I .output_power_up = "low";
defparam \fword[13]~I .output_register_mode = "none";
defparam \fword[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [8]),
	.regout(),
	.padio(fword[8]));
// synopsys translate_off
defparam \fword[8]~I .input_async_reset = "none";
defparam \fword[8]~I .input_power_up = "low";
defparam \fword[8]~I .input_register_mode = "none";
defparam \fword[8]~I .input_sync_reset = "none";
defparam \fword[8]~I .oe_async_reset = "none";
defparam \fword[8]~I .oe_power_up = "low";
defparam \fword[8]~I .oe_register_mode = "none";
defparam \fword[8]~I .oe_sync_reset = "none";
defparam \fword[8]~I .operation_mode = "input";
defparam \fword[8]~I .output_async_reset = "none";
defparam \fword[8]~I .output_power_up = "low";
defparam \fword[8]~I .output_register_mode = "none";
defparam \fword[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [3]),
	.regout(),
	.padio(fword[3]));
// synopsys translate_off
defparam \fword[3]~I .input_async_reset = "none";
defparam \fword[3]~I .input_power_up = "low";
defparam \fword[3]~I .input_register_mode = "none";
defparam \fword[3]~I .input_sync_reset = "none";
defparam \fword[3]~I .oe_async_reset = "none";
defparam \fword[3]~I .oe_power_up = "low";
defparam \fword[3]~I .oe_register_mode = "none";
defparam \fword[3]~I .oe_sync_reset = "none";
defparam \fword[3]~I .operation_mode = "input";
defparam \fword[3]~I .output_async_reset = "none";
defparam \fword[3]~I .output_power_up = "low";
defparam \fword[3]~I .output_register_mode = "none";
defparam \fword[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [2]),
	.regout(),
	.padio(fword[2]));
// synopsys translate_off
defparam \fword[2]~I .input_async_reset = "none";
defparam \fword[2]~I .input_power_up = "low";
defparam \fword[2]~I .input_register_mode = "none";
defparam \fword[2]~I .input_sync_reset = "none";
defparam \fword[2]~I .oe_async_reset = "none";
defparam \fword[2]~I .oe_power_up = "low";
defparam \fword[2]~I .oe_register_mode = "none";
defparam \fword[2]~I .oe_sync_reset = "none";
defparam \fword[2]~I .operation_mode = "input";
defparam \fword[2]~I .output_async_reset = "none";
defparam \fword[2]~I .output_power_up = "low";
defparam \fword[2]~I .output_register_mode = "none";
defparam \fword[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [1]),
	.regout(),
	.padio(fword[1]));
// synopsys translate_off
defparam \fword[1]~I .input_async_reset = "none";
defparam \fword[1]~I .input_power_up = "low";
defparam \fword[1]~I .input_register_mode = "none";
defparam \fword[1]~I .input_sync_reset = "none";
defparam \fword[1]~I .oe_async_reset = "none";
defparam \fword[1]~I .oe_power_up = "low";
defparam \fword[1]~I .oe_register_mode = "none";
defparam \fword[1]~I .oe_sync_reset = "none";
defparam \fword[1]~I .operation_mode = "input";
defparam \fword[1]~I .output_async_reset = "none";
defparam \fword[1]~I .output_power_up = "low";
defparam \fword[1]~I .output_register_mode = "none";
defparam \fword[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [0]),
	.regout(),
	.padio(fword[0]));
// synopsys translate_off
defparam \fword[0]~I .input_async_reset = "none";
defparam \fword[0]~I .input_power_up = "low";
defparam \fword[0]~I .input_register_mode = "none";
defparam \fword[0]~I .input_sync_reset = "none";
defparam \fword[0]~I .oe_async_reset = "none";
defparam \fword[0]~I .oe_power_up = "low";
defparam \fword[0]~I .oe_register_mode = "none";
defparam \fword[0]~I .oe_sync_reset = "none";
defparam \fword[0]~I .operation_mode = "input";
defparam \fword[0]~I .output_async_reset = "none";
defparam \fword[0]~I .output_power_up = "low";
defparam \fword[0]~I .output_register_mode = "none";
defparam \fword[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y6_N1
cyclone_lcell \fre_acc[0] (
// Equation(s):
// fre_acc[0] = DFFEAS(fre_acc[0] $ ((\fword~combout [0])), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[0]~55  = CARRY((fre_acc[0] & (\fword~combout [0])))
// \fre_acc[0]~55COUT1_80  = CARRY((fre_acc[0] & (\fword~combout [0])))

	.clk(\clk~combout ),
	.dataa(fre_acc[0]),
	.datab(\fword~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[0]),
	.cout(),
	.cout0(\fre_acc[0]~55 ),
	.cout1(\fre_acc[0]~55COUT1_80 ));
// synopsys translate_off
defparam \fre_acc[0] .lut_mask = "6688";
defparam \fre_acc[0] .operation_mode = "arithmetic";
defparam \fre_acc[0] .output_mode = "reg_only";
defparam \fre_acc[0] .register_cascade_mode = "off";
defparam \fre_acc[0] .sum_lutc_input = "datac";
defparam \fre_acc[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
cyclone_lcell \fre_acc[1] (
// Equation(s):
// fre_acc[1] = DFFEAS(fre_acc[1] $ (\fword~combout [1] $ ((\fre_acc[0]~55 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[1]~53  = CARRY((fre_acc[1] & (!\fword~combout [1] & !\fre_acc[0]~55 )) # (!fre_acc[1] & ((!\fre_acc[0]~55 ) # (!\fword~combout [1]))))
// \fre_acc[1]~53COUT1_82  = CARRY((fre_acc[1] & (!\fword~combout [1] & !\fre_acc[0]~55COUT1_80 )) # (!fre_acc[1] & ((!\fre_acc[0]~55COUT1_80 ) # (!\fword~combout [1]))))

	.clk(\clk~combout ),
	.dataa(fre_acc[1]),
	.datab(\fword~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fre_acc[0]~55 ),
	.cin1(\fre_acc[0]~55COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[1]),
	.cout(),
	.cout0(\fre_acc[1]~53 ),
	.cout1(\fre_acc[1]~53COUT1_82 ));
// synopsys translate_off
defparam \fre_acc[1] .cin0_used = "true";
defparam \fre_acc[1] .cin1_used = "true";
defparam \fre_acc[1] .lut_mask = "9617";
defparam \fre_acc[1] .operation_mode = "arithmetic";
defparam \fre_acc[1] .output_mode = "reg_only";
defparam \fre_acc[1] .register_cascade_mode = "off";
defparam \fre_acc[1] .sum_lutc_input = "cin";
defparam \fre_acc[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
cyclone_lcell \fre_acc[2] (
// Equation(s):
// fre_acc[2] = DFFEAS(\fword~combout [2] $ (fre_acc[2] $ ((!\fre_acc[1]~53 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[2]~51  = CARRY((\fword~combout [2] & ((fre_acc[2]) # (!\fre_acc[1]~53 ))) # (!\fword~combout [2] & (fre_acc[2] & !\fre_acc[1]~53 )))
// \fre_acc[2]~51COUT1_84  = CARRY((\fword~combout [2] & ((fre_acc[2]) # (!\fre_acc[1]~53COUT1_82 ))) # (!\fword~combout [2] & (fre_acc[2] & !\fre_acc[1]~53COUT1_82 )))

	.clk(\clk~combout ),
	.dataa(\fword~combout [2]),
	.datab(fre_acc[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fre_acc[1]~53 ),
	.cin1(\fre_acc[1]~53COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[2]),
	.cout(),
	.cout0(\fre_acc[2]~51 ),
	.cout1(\fre_acc[2]~51COUT1_84 ));
// synopsys translate_off
defparam \fre_acc[2] .cin0_used = "true";
defparam \fre_acc[2] .cin1_used = "true";
defparam \fre_acc[2] .lut_mask = "698e";
defparam \fre_acc[2] .operation_mode = "arithmetic";
defparam \fre_acc[2] .output_mode = "reg_only";
defparam \fre_acc[2] .register_cascade_mode = "off";
defparam \fre_acc[2] .sum_lutc_input = "cin";
defparam \fre_acc[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
cyclone_lcell \fre_acc[3] (
// Equation(s):
// fre_acc[3] = DFFEAS(\fword~combout [3] $ (fre_acc[3] $ ((\fre_acc[2]~51 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[3]~49  = CARRY((\fword~combout [3] & (!fre_acc[3] & !\fre_acc[2]~51COUT1_84 )) # (!\fword~combout [3] & ((!\fre_acc[2]~51COUT1_84 ) # (!fre_acc[3]))))

	.clk(\clk~combout ),
	.dataa(\fword~combout [3]),
	.datab(fre_acc[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fre_acc[2]~51 ),
	.cin1(\fre_acc[2]~51COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[3]),
	.cout(\fre_acc[3]~49 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fre_acc[3] .cin0_used = "true";
defparam \fre_acc[3] .cin1_used = "true";
defparam \fre_acc[3] .lut_mask = "9617";
defparam \fre_acc[3] .operation_mode = "arithmetic";
defparam \fre_acc[3] .output_mode = "reg_only";
defparam \fre_acc[3] .register_cascade_mode = "off";
defparam \fre_acc[3] .sum_lutc_input = "cin";
defparam \fre_acc[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [7]),
	.regout(),
	.padio(fword[7]));
// synopsys translate_off
defparam \fword[7]~I .input_async_reset = "none";
defparam \fword[7]~I .input_power_up = "low";
defparam \fword[7]~I .input_register_mode = "none";
defparam \fword[7]~I .input_sync_reset = "none";
defparam \fword[7]~I .oe_async_reset = "none";
defparam \fword[7]~I .oe_power_up = "low";
defparam \fword[7]~I .oe_register_mode = "none";
defparam \fword[7]~I .oe_sync_reset = "none";
defparam \fword[7]~I .operation_mode = "input";
defparam \fword[7]~I .output_async_reset = "none";
defparam \fword[7]~I .output_power_up = "low";
defparam \fword[7]~I .output_register_mode = "none";
defparam \fword[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [6]),
	.regout(),
	.padio(fword[6]));
// synopsys translate_off
defparam \fword[6]~I .input_async_reset = "none";
defparam \fword[6]~I .input_power_up = "low";
defparam \fword[6]~I .input_register_mode = "none";
defparam \fword[6]~I .input_sync_reset = "none";
defparam \fword[6]~I .oe_async_reset = "none";
defparam \fword[6]~I .oe_power_up = "low";
defparam \fword[6]~I .oe_register_mode = "none";
defparam \fword[6]~I .oe_sync_reset = "none";
defparam \fword[6]~I .operation_mode = "input";
defparam \fword[6]~I .output_async_reset = "none";
defparam \fword[6]~I .output_power_up = "low";
defparam \fword[6]~I .output_register_mode = "none";
defparam \fword[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [5]),
	.regout(),
	.padio(fword[5]));
// synopsys translate_off
defparam \fword[5]~I .input_async_reset = "none";
defparam \fword[5]~I .input_power_up = "low";
defparam \fword[5]~I .input_register_mode = "none";
defparam \fword[5]~I .input_sync_reset = "none";
defparam \fword[5]~I .oe_async_reset = "none";
defparam \fword[5]~I .oe_power_up = "low";
defparam \fword[5]~I .oe_register_mode = "none";
defparam \fword[5]~I .oe_sync_reset = "none";
defparam \fword[5]~I .operation_mode = "input";
defparam \fword[5]~I .output_async_reset = "none";
defparam \fword[5]~I .output_power_up = "low";
defparam \fword[5]~I .output_register_mode = "none";
defparam \fword[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [4]),
	.regout(),
	.padio(fword[4]));
// synopsys translate_off
defparam \fword[4]~I .input_async_reset = "none";
defparam \fword[4]~I .input_power_up = "low";
defparam \fword[4]~I .input_register_mode = "none";
defparam \fword[4]~I .input_sync_reset = "none";
defparam \fword[4]~I .oe_async_reset = "none";
defparam \fword[4]~I .oe_power_up = "low";
defparam \fword[4]~I .oe_register_mode = "none";
defparam \fword[4]~I .oe_sync_reset = "none";
defparam \fword[4]~I .operation_mode = "input";
defparam \fword[4]~I .output_async_reset = "none";
defparam \fword[4]~I .output_power_up = "low";
defparam \fword[4]~I .output_register_mode = "none";
defparam \fword[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y6_N5
cyclone_lcell \fre_acc[4] (
// Equation(s):
// fre_acc[4] = DFFEAS(\fword~combout [4] $ (fre_acc[4] $ ((!\fre_acc[3]~49 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[4]~47  = CARRY((\fword~combout [4] & ((fre_acc[4]) # (!\fre_acc[3]~49 ))) # (!\fword~combout [4] & (fre_acc[4] & !\fre_acc[3]~49 )))
// \fre_acc[4]~47COUT1_86  = CARRY((\fword~combout [4] & ((fre_acc[4]) # (!\fre_acc[3]~49 ))) # (!\fword~combout [4] & (fre_acc[4] & !\fre_acc[3]~49 )))

	.clk(\clk~combout ),
	.dataa(\fword~combout [4]),
	.datab(fre_acc[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[3]~49 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[4]),
	.cout(),
	.cout0(\fre_acc[4]~47 ),
	.cout1(\fre_acc[4]~47COUT1_86 ));
// synopsys translate_off
defparam \fre_acc[4] .cin_used = "true";
defparam \fre_acc[4] .lut_mask = "698e";
defparam \fre_acc[4] .operation_mode = "arithmetic";
defparam \fre_acc[4] .output_mode = "reg_only";
defparam \fre_acc[4] .register_cascade_mode = "off";
defparam \fre_acc[4] .sum_lutc_input = "cin";
defparam \fre_acc[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
cyclone_lcell \fre_acc[5] (
// Equation(s):
// fre_acc[5] = DFFEAS(fre_acc[5] $ (\fword~combout [5] $ (((!\fre_acc[3]~49  & \fre_acc[4]~47 ) # (\fre_acc[3]~49  & \fre_acc[4]~47COUT1_86 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[5]~45  = CARRY((fre_acc[5] & (!\fword~combout [5] & !\fre_acc[4]~47 )) # (!fre_acc[5] & ((!\fre_acc[4]~47 ) # (!\fword~combout [5]))))
// \fre_acc[5]~45COUT1_88  = CARRY((fre_acc[5] & (!\fword~combout [5] & !\fre_acc[4]~47COUT1_86 )) # (!fre_acc[5] & ((!\fre_acc[4]~47COUT1_86 ) # (!\fword~combout [5]))))

	.clk(\clk~combout ),
	.dataa(fre_acc[5]),
	.datab(\fword~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[3]~49 ),
	.cin0(\fre_acc[4]~47 ),
	.cin1(\fre_acc[4]~47COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[5]),
	.cout(),
	.cout0(\fre_acc[5]~45 ),
	.cout1(\fre_acc[5]~45COUT1_88 ));
// synopsys translate_off
defparam \fre_acc[5] .cin0_used = "true";
defparam \fre_acc[5] .cin1_used = "true";
defparam \fre_acc[5] .cin_used = "true";
defparam \fre_acc[5] .lut_mask = "9617";
defparam \fre_acc[5] .operation_mode = "arithmetic";
defparam \fre_acc[5] .output_mode = "reg_only";
defparam \fre_acc[5] .register_cascade_mode = "off";
defparam \fre_acc[5] .sum_lutc_input = "cin";
defparam \fre_acc[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
cyclone_lcell \fre_acc[6] (
// Equation(s):
// fre_acc[6] = DFFEAS(fre_acc[6] $ (\fword~combout [6] $ ((!(!\fre_acc[3]~49  & \fre_acc[5]~45 ) # (\fre_acc[3]~49  & \fre_acc[5]~45COUT1_88 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[6]~43  = CARRY((fre_acc[6] & ((\fword~combout [6]) # (!\fre_acc[5]~45 ))) # (!fre_acc[6] & (\fword~combout [6] & !\fre_acc[5]~45 )))
// \fre_acc[6]~43COUT1_90  = CARRY((fre_acc[6] & ((\fword~combout [6]) # (!\fre_acc[5]~45COUT1_88 ))) # (!fre_acc[6] & (\fword~combout [6] & !\fre_acc[5]~45COUT1_88 )))

	.clk(\clk~combout ),
	.dataa(fre_acc[6]),
	.datab(\fword~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[3]~49 ),
	.cin0(\fre_acc[5]~45 ),
	.cin1(\fre_acc[5]~45COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[6]),
	.cout(),
	.cout0(\fre_acc[6]~43 ),
	.cout1(\fre_acc[6]~43COUT1_90 ));
// synopsys translate_off
defparam \fre_acc[6] .cin0_used = "true";
defparam \fre_acc[6] .cin1_used = "true";
defparam \fre_acc[6] .cin_used = "true";
defparam \fre_acc[6] .lut_mask = "698e";
defparam \fre_acc[6] .operation_mode = "arithmetic";
defparam \fre_acc[6] .output_mode = "reg_only";
defparam \fre_acc[6] .register_cascade_mode = "off";
defparam \fre_acc[6] .sum_lutc_input = "cin";
defparam \fre_acc[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
cyclone_lcell \fre_acc[7] (
// Equation(s):
// fre_acc[7] = DFFEAS(\fword~combout [7] $ (fre_acc[7] $ (((!\fre_acc[3]~49  & \fre_acc[6]~43 ) # (\fre_acc[3]~49  & \fre_acc[6]~43COUT1_90 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[7]~41  = CARRY((\fword~combout [7] & (!fre_acc[7] & !\fre_acc[6]~43 )) # (!\fword~combout [7] & ((!\fre_acc[6]~43 ) # (!fre_acc[7]))))
// \fre_acc[7]~41COUT1_92  = CARRY((\fword~combout [7] & (!fre_acc[7] & !\fre_acc[6]~43COUT1_90 )) # (!\fword~combout [7] & ((!\fre_acc[6]~43COUT1_90 ) # (!fre_acc[7]))))

	.clk(\clk~combout ),
	.dataa(\fword~combout [7]),
	.datab(fre_acc[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[3]~49 ),
	.cin0(\fre_acc[6]~43 ),
	.cin1(\fre_acc[6]~43COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[7]),
	.cout(),
	.cout0(\fre_acc[7]~41 ),
	.cout1(\fre_acc[7]~41COUT1_92 ));
// synopsys translate_off
defparam \fre_acc[7] .cin0_used = "true";
defparam \fre_acc[7] .cin1_used = "true";
defparam \fre_acc[7] .cin_used = "true";
defparam \fre_acc[7] .lut_mask = "9617";
defparam \fre_acc[7] .operation_mode = "arithmetic";
defparam \fre_acc[7] .output_mode = "reg_only";
defparam \fre_acc[7] .register_cascade_mode = "off";
defparam \fre_acc[7] .sum_lutc_input = "cin";
defparam \fre_acc[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
cyclone_lcell \fre_acc[8] (
// Equation(s):
// fre_acc[8] = DFFEAS(fre_acc[8] $ (\fword~combout [8] $ ((!(!\fre_acc[3]~49  & \fre_acc[7]~41 ) # (\fre_acc[3]~49  & \fre_acc[7]~41COUT1_92 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[8]~39  = CARRY((fre_acc[8] & ((\fword~combout [8]) # (!\fre_acc[7]~41COUT1_92 ))) # (!fre_acc[8] & (\fword~combout [8] & !\fre_acc[7]~41COUT1_92 )))

	.clk(\clk~combout ),
	.dataa(fre_acc[8]),
	.datab(\fword~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[3]~49 ),
	.cin0(\fre_acc[7]~41 ),
	.cin1(\fre_acc[7]~41COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[8]),
	.cout(\fre_acc[8]~39 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fre_acc[8] .cin0_used = "true";
defparam \fre_acc[8] .cin1_used = "true";
defparam \fre_acc[8] .cin_used = "true";
defparam \fre_acc[8] .lut_mask = "698e";
defparam \fre_acc[8] .operation_mode = "arithmetic";
defparam \fre_acc[8] .output_mode = "reg_only";
defparam \fre_acc[8] .register_cascade_mode = "off";
defparam \fre_acc[8] .sum_lutc_input = "cin";
defparam \fre_acc[8] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [12]),
	.regout(),
	.padio(fword[12]));
// synopsys translate_off
defparam \fword[12]~I .input_async_reset = "none";
defparam \fword[12]~I .input_power_up = "low";
defparam \fword[12]~I .input_register_mode = "none";
defparam \fword[12]~I .input_sync_reset = "none";
defparam \fword[12]~I .oe_async_reset = "none";
defparam \fword[12]~I .oe_power_up = "low";
defparam \fword[12]~I .oe_register_mode = "none";
defparam \fword[12]~I .oe_sync_reset = "none";
defparam \fword[12]~I .operation_mode = "input";
defparam \fword[12]~I .output_async_reset = "none";
defparam \fword[12]~I .output_power_up = "low";
defparam \fword[12]~I .output_register_mode = "none";
defparam \fword[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [11]),
	.regout(),
	.padio(fword[11]));
// synopsys translate_off
defparam \fword[11]~I .input_async_reset = "none";
defparam \fword[11]~I .input_power_up = "low";
defparam \fword[11]~I .input_register_mode = "none";
defparam \fword[11]~I .input_sync_reset = "none";
defparam \fword[11]~I .oe_async_reset = "none";
defparam \fword[11]~I .oe_power_up = "low";
defparam \fword[11]~I .oe_register_mode = "none";
defparam \fword[11]~I .oe_sync_reset = "none";
defparam \fword[11]~I .operation_mode = "input";
defparam \fword[11]~I .output_async_reset = "none";
defparam \fword[11]~I .output_power_up = "low";
defparam \fword[11]~I .output_register_mode = "none";
defparam \fword[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [10]),
	.regout(),
	.padio(fword[10]));
// synopsys translate_off
defparam \fword[10]~I .input_async_reset = "none";
defparam \fword[10]~I .input_power_up = "low";
defparam \fword[10]~I .input_register_mode = "none";
defparam \fword[10]~I .input_sync_reset = "none";
defparam \fword[10]~I .oe_async_reset = "none";
defparam \fword[10]~I .oe_power_up = "low";
defparam \fword[10]~I .oe_register_mode = "none";
defparam \fword[10]~I .oe_sync_reset = "none";
defparam \fword[10]~I .operation_mode = "input";
defparam \fword[10]~I .output_async_reset = "none";
defparam \fword[10]~I .output_power_up = "low";
defparam \fword[10]~I .output_register_mode = "none";
defparam \fword[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [9]),
	.regout(),
	.padio(fword[9]));
// synopsys translate_off
defparam \fword[9]~I .input_async_reset = "none";
defparam \fword[9]~I .input_power_up = "low";
defparam \fword[9]~I .input_register_mode = "none";
defparam \fword[9]~I .input_sync_reset = "none";
defparam \fword[9]~I .oe_async_reset = "none";
defparam \fword[9]~I .oe_power_up = "low";
defparam \fword[9]~I .oe_register_mode = "none";
defparam \fword[9]~I .oe_sync_reset = "none";
defparam \fword[9]~I .operation_mode = "input";
defparam \fword[9]~I .output_async_reset = "none";
defparam \fword[9]~I .output_power_up = "low";
defparam \fword[9]~I .output_register_mode = "none";
defparam \fword[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y5_N0
cyclone_lcell \fre_acc[9] (
// Equation(s):
// fre_acc[9] = DFFEAS(\fword~combout [9] $ (fre_acc[9] $ ((\fre_acc[8]~39 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[9]~37  = CARRY((\fword~combout [9] & (!fre_acc[9] & !\fre_acc[8]~39 )) # (!\fword~combout [9] & ((!\fre_acc[8]~39 ) # (!fre_acc[9]))))
// \fre_acc[9]~37COUT1_94  = CARRY((\fword~combout [9] & (!fre_acc[9] & !\fre_acc[8]~39 )) # (!\fword~combout [9] & ((!\fre_acc[8]~39 ) # (!fre_acc[9]))))

	.clk(\clk~combout ),
	.dataa(\fword~combout [9]),
	.datab(fre_acc[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[8]~39 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[9]),
	.cout(),
	.cout0(\fre_acc[9]~37 ),
	.cout1(\fre_acc[9]~37COUT1_94 ));
// synopsys translate_off
defparam \fre_acc[9] .cin_used = "true";
defparam \fre_acc[9] .lut_mask = "9617";
defparam \fre_acc[9] .operation_mode = "arithmetic";
defparam \fre_acc[9] .output_mode = "reg_only";
defparam \fre_acc[9] .register_cascade_mode = "off";
defparam \fre_acc[9] .sum_lutc_input = "cin";
defparam \fre_acc[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
cyclone_lcell \fre_acc[10] (
// Equation(s):
// fre_acc[10] = DFFEAS(fre_acc[10] $ (\fword~combout [10] $ ((!(!\fre_acc[8]~39  & \fre_acc[9]~37 ) # (\fre_acc[8]~39  & \fre_acc[9]~37COUT1_94 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[10]~35  = CARRY((fre_acc[10] & ((\fword~combout [10]) # (!\fre_acc[9]~37 ))) # (!fre_acc[10] & (\fword~combout [10] & !\fre_acc[9]~37 )))
// \fre_acc[10]~35COUT1_96  = CARRY((fre_acc[10] & ((\fword~combout [10]) # (!\fre_acc[9]~37COUT1_94 ))) # (!fre_acc[10] & (\fword~combout [10] & !\fre_acc[9]~37COUT1_94 )))

	.clk(\clk~combout ),
	.dataa(fre_acc[10]),
	.datab(\fword~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[8]~39 ),
	.cin0(\fre_acc[9]~37 ),
	.cin1(\fre_acc[9]~37COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[10]),
	.cout(),
	.cout0(\fre_acc[10]~35 ),
	.cout1(\fre_acc[10]~35COUT1_96 ));
// synopsys translate_off
defparam \fre_acc[10] .cin0_used = "true";
defparam \fre_acc[10] .cin1_used = "true";
defparam \fre_acc[10] .cin_used = "true";
defparam \fre_acc[10] .lut_mask = "698e";
defparam \fre_acc[10] .operation_mode = "arithmetic";
defparam \fre_acc[10] .output_mode = "reg_only";
defparam \fre_acc[10] .register_cascade_mode = "off";
defparam \fre_acc[10] .sum_lutc_input = "cin";
defparam \fre_acc[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
cyclone_lcell \fre_acc[11] (
// Equation(s):
// fre_acc[11] = DFFEAS(fre_acc[11] $ (\fword~combout [11] $ (((!\fre_acc[8]~39  & \fre_acc[10]~35 ) # (\fre_acc[8]~39  & \fre_acc[10]~35COUT1_96 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[11]~33  = CARRY((fre_acc[11] & (!\fword~combout [11] & !\fre_acc[10]~35 )) # (!fre_acc[11] & ((!\fre_acc[10]~35 ) # (!\fword~combout [11]))))
// \fre_acc[11]~33COUT1_98  = CARRY((fre_acc[11] & (!\fword~combout [11] & !\fre_acc[10]~35COUT1_96 )) # (!fre_acc[11] & ((!\fre_acc[10]~35COUT1_96 ) # (!\fword~combout [11]))))

	.clk(\clk~combout ),
	.dataa(fre_acc[11]),
	.datab(\fword~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[8]~39 ),
	.cin0(\fre_acc[10]~35 ),
	.cin1(\fre_acc[10]~35COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[11]),
	.cout(),
	.cout0(\fre_acc[11]~33 ),
	.cout1(\fre_acc[11]~33COUT1_98 ));
// synopsys translate_off
defparam \fre_acc[11] .cin0_used = "true";
defparam \fre_acc[11] .cin1_used = "true";
defparam \fre_acc[11] .cin_used = "true";
defparam \fre_acc[11] .lut_mask = "9617";
defparam \fre_acc[11] .operation_mode = "arithmetic";
defparam \fre_acc[11] .output_mode = "reg_only";
defparam \fre_acc[11] .register_cascade_mode = "off";
defparam \fre_acc[11] .sum_lutc_input = "cin";
defparam \fre_acc[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
cyclone_lcell \fre_acc[12] (
// Equation(s):
// fre_acc[12] = DFFEAS(\fword~combout [12] $ (fre_acc[12] $ ((!(!\fre_acc[8]~39  & \fre_acc[11]~33 ) # (\fre_acc[8]~39  & \fre_acc[11]~33COUT1_98 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[12]~31  = CARRY((\fword~combout [12] & ((fre_acc[12]) # (!\fre_acc[11]~33 ))) # (!\fword~combout [12] & (fre_acc[12] & !\fre_acc[11]~33 )))
// \fre_acc[12]~31COUT1_100  = CARRY((\fword~combout [12] & ((fre_acc[12]) # (!\fre_acc[11]~33COUT1_98 ))) # (!\fword~combout [12] & (fre_acc[12] & !\fre_acc[11]~33COUT1_98 )))

	.clk(\clk~combout ),
	.dataa(\fword~combout [12]),
	.datab(fre_acc[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[8]~39 ),
	.cin0(\fre_acc[11]~33 ),
	.cin1(\fre_acc[11]~33COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[12]),
	.cout(),
	.cout0(\fre_acc[12]~31 ),
	.cout1(\fre_acc[12]~31COUT1_100 ));
// synopsys translate_off
defparam \fre_acc[12] .cin0_used = "true";
defparam \fre_acc[12] .cin1_used = "true";
defparam \fre_acc[12] .cin_used = "true";
defparam \fre_acc[12] .lut_mask = "698e";
defparam \fre_acc[12] .operation_mode = "arithmetic";
defparam \fre_acc[12] .output_mode = "reg_only";
defparam \fre_acc[12] .register_cascade_mode = "off";
defparam \fre_acc[12] .sum_lutc_input = "cin";
defparam \fre_acc[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
cyclone_lcell \fre_acc[13] (
// Equation(s):
// fre_acc[13] = DFFEAS(\fword~combout [13] $ (fre_acc[13] $ (((!\fre_acc[8]~39  & \fre_acc[12]~31 ) # (\fre_acc[8]~39  & \fre_acc[12]~31COUT1_100 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[13]~29  = CARRY((\fword~combout [13] & (!fre_acc[13] & !\fre_acc[12]~31COUT1_100 )) # (!\fword~combout [13] & ((!\fre_acc[12]~31COUT1_100 ) # (!fre_acc[13]))))

	.clk(\clk~combout ),
	.dataa(\fword~combout [13]),
	.datab(fre_acc[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[8]~39 ),
	.cin0(\fre_acc[12]~31 ),
	.cin1(\fre_acc[12]~31COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[13]),
	.cout(\fre_acc[13]~29 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fre_acc[13] .cin0_used = "true";
defparam \fre_acc[13] .cin1_used = "true";
defparam \fre_acc[13] .cin_used = "true";
defparam \fre_acc[13] .lut_mask = "9617";
defparam \fre_acc[13] .operation_mode = "arithmetic";
defparam \fre_acc[13] .output_mode = "reg_only";
defparam \fre_acc[13] .register_cascade_mode = "off";
defparam \fre_acc[13] .sum_lutc_input = "cin";
defparam \fre_acc[13] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [15]),
	.regout(),
	.padio(fword[15]));
// synopsys translate_off
defparam \fword[15]~I .input_async_reset = "none";
defparam \fword[15]~I .input_power_up = "low";
defparam \fword[15]~I .input_register_mode = "none";
defparam \fword[15]~I .input_sync_reset = "none";
defparam \fword[15]~I .oe_async_reset = "none";
defparam \fword[15]~I .oe_power_up = "low";
defparam \fword[15]~I .oe_register_mode = "none";
defparam \fword[15]~I .oe_sync_reset = "none";
defparam \fword[15]~I .operation_mode = "input";
defparam \fword[15]~I .output_async_reset = "none";
defparam \fword[15]~I .output_power_up = "low";
defparam \fword[15]~I .output_register_mode = "none";
defparam \fword[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [14]),
	.regout(),
	.padio(fword[14]));
// synopsys translate_off
defparam \fword[14]~I .input_async_reset = "none";
defparam \fword[14]~I .input_power_up = "low";
defparam \fword[14]~I .input_register_mode = "none";
defparam \fword[14]~I .input_sync_reset = "none";
defparam \fword[14]~I .oe_async_reset = "none";
defparam \fword[14]~I .oe_power_up = "low";
defparam \fword[14]~I .oe_register_mode = "none";
defparam \fword[14]~I .oe_sync_reset = "none";
defparam \fword[14]~I .operation_mode = "input";
defparam \fword[14]~I .output_async_reset = "none";
defparam \fword[14]~I .output_power_up = "low";
defparam \fword[14]~I .output_register_mode = "none";
defparam \fword[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y5_N5
cyclone_lcell \fre_acc[14] (
// Equation(s):
// fre_acc[14] = DFFEAS(\fword~combout [14] $ (fre_acc[14] $ ((!\fre_acc[13]~29 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[14]~27  = CARRY((\fword~combout [14] & ((fre_acc[14]) # (!\fre_acc[13]~29 ))) # (!\fword~combout [14] & (fre_acc[14] & !\fre_acc[13]~29 )))
// \fre_acc[14]~27COUT1_102  = CARRY((\fword~combout [14] & ((fre_acc[14]) # (!\fre_acc[13]~29 ))) # (!\fword~combout [14] & (fre_acc[14] & !\fre_acc[13]~29 )))

	.clk(\clk~combout ),
	.dataa(\fword~combout [14]),
	.datab(fre_acc[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[13]~29 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[14]),
	.cout(),
	.cout0(\fre_acc[14]~27 ),
	.cout1(\fre_acc[14]~27COUT1_102 ));
// synopsys translate_off
defparam \fre_acc[14] .cin_used = "true";
defparam \fre_acc[14] .lut_mask = "698e";
defparam \fre_acc[14] .operation_mode = "arithmetic";
defparam \fre_acc[14] .output_mode = "reg_only";
defparam \fre_acc[14] .register_cascade_mode = "off";
defparam \fre_acc[14] .sum_lutc_input = "cin";
defparam \fre_acc[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
cyclone_lcell \fre_acc[15] (
// Equation(s):
// fre_acc[15] = DFFEAS(fre_acc[15] $ (\fword~combout [15] $ (((!\fre_acc[13]~29  & \fre_acc[14]~27 ) # (\fre_acc[13]~29  & \fre_acc[14]~27COUT1_102 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[15]~25  = CARRY((fre_acc[15] & (!\fword~combout [15] & !\fre_acc[14]~27 )) # (!fre_acc[15] & ((!\fre_acc[14]~27 ) # (!\fword~combout [15]))))
// \fre_acc[15]~25COUT1_104  = CARRY((fre_acc[15] & (!\fword~combout [15] & !\fre_acc[14]~27COUT1_102 )) # (!fre_acc[15] & ((!\fre_acc[14]~27COUT1_102 ) # (!\fword~combout [15]))))

	.clk(\clk~combout ),
	.dataa(fre_acc[15]),
	.datab(\fword~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[13]~29 ),
	.cin0(\fre_acc[14]~27 ),
	.cin1(\fre_acc[14]~27COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[15]),
	.cout(),
	.cout0(\fre_acc[15]~25 ),
	.cout1(\fre_acc[15]~25COUT1_104 ));
// synopsys translate_off
defparam \fre_acc[15] .cin0_used = "true";
defparam \fre_acc[15] .cin1_used = "true";
defparam \fre_acc[15] .cin_used = "true";
defparam \fre_acc[15] .lut_mask = "9617";
defparam \fre_acc[15] .operation_mode = "arithmetic";
defparam \fre_acc[15] .output_mode = "reg_only";
defparam \fre_acc[15] .register_cascade_mode = "off";
defparam \fre_acc[15] .sum_lutc_input = "cin";
defparam \fre_acc[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
cyclone_lcell \fre_acc[16] (
// Equation(s):
// fre_acc[16] = DFFEAS(fre_acc[16] $ (\fword~combout [16] $ ((!(!\fre_acc[13]~29  & \fre_acc[15]~25 ) # (\fre_acc[13]~29  & \fre_acc[15]~25COUT1_104 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[16]~1  = CARRY((fre_acc[16] & ((\fword~combout [16]) # (!\fre_acc[15]~25 ))) # (!fre_acc[16] & (\fword~combout [16] & !\fre_acc[15]~25 )))
// \fre_acc[16]~1COUT1_106  = CARRY((fre_acc[16] & ((\fword~combout [16]) # (!\fre_acc[15]~25COUT1_104 ))) # (!fre_acc[16] & (\fword~combout [16] & !\fre_acc[15]~25COUT1_104 )))

	.clk(\clk~combout ),
	.dataa(fre_acc[16]),
	.datab(\fword~combout [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[13]~29 ),
	.cin0(\fre_acc[15]~25 ),
	.cin1(\fre_acc[15]~25COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[16]),
	.cout(),
	.cout0(\fre_acc[16]~1 ),
	.cout1(\fre_acc[16]~1COUT1_106 ));
// synopsys translate_off
defparam \fre_acc[16] .cin0_used = "true";
defparam \fre_acc[16] .cin1_used = "true";
defparam \fre_acc[16] .cin_used = "true";
defparam \fre_acc[16] .lut_mask = "698e";
defparam \fre_acc[16] .operation_mode = "arithmetic";
defparam \fre_acc[16] .output_mode = "reg_only";
defparam \fre_acc[16] .register_cascade_mode = "off";
defparam \fre_acc[16] .sum_lutc_input = "cin";
defparam \fre_acc[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
cyclone_lcell \adr_acc[0] (
// Equation(s):
// adr_acc[0] = DFFEAS(\pword~combout [0] $ ((fre_acc[16])), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[0]~1  = CARRY((\pword~combout [0] & (fre_acc[16])))

	.clk(\clk~combout ),
	.dataa(\pword~combout [0]),
	.datab(fre_acc[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[0]),
	.cout(\adr_acc[0]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \adr_acc[0] .lut_mask = "6688";
defparam \adr_acc[0] .operation_mode = "arithmetic";
defparam \adr_acc[0] .output_mode = "reg_only";
defparam \adr_acc[0] .register_cascade_mode = "off";
defparam \adr_acc[0] .sum_lutc_input = "datac";
defparam \adr_acc[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [17]),
	.regout(),
	.padio(fword[17]));
// synopsys translate_off
defparam \fword[17]~I .input_async_reset = "none";
defparam \fword[17]~I .input_power_up = "low";
defparam \fword[17]~I .input_register_mode = "none";
defparam \fword[17]~I .input_sync_reset = "none";
defparam \fword[17]~I .oe_async_reset = "none";
defparam \fword[17]~I .oe_power_up = "low";
defparam \fword[17]~I .oe_register_mode = "none";
defparam \fword[17]~I .oe_sync_reset = "none";
defparam \fword[17]~I .operation_mode = "input";
defparam \fword[17]~I .output_async_reset = "none";
defparam \fword[17]~I .output_power_up = "low";
defparam \fword[17]~I .output_register_mode = "none";
defparam \fword[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y5_N8
cyclone_lcell \fre_acc[17] (
// Equation(s):
// fre_acc[17] = DFFEAS(\fword~combout [17] $ (fre_acc[17] $ (((!\fre_acc[13]~29  & \fre_acc[16]~1 ) # (\fre_acc[13]~29  & \fre_acc[16]~1COUT1_106 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[17]~3  = CARRY((\fword~combout [17] & (!fre_acc[17] & !\fre_acc[16]~1 )) # (!\fword~combout [17] & ((!\fre_acc[16]~1 ) # (!fre_acc[17]))))
// \fre_acc[17]~3COUT1_108  = CARRY((\fword~combout [17] & (!fre_acc[17] & !\fre_acc[16]~1COUT1_106 )) # (!\fword~combout [17] & ((!\fre_acc[16]~1COUT1_106 ) # (!fre_acc[17]))))

	.clk(\clk~combout ),
	.dataa(\fword~combout [17]),
	.datab(fre_acc[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[13]~29 ),
	.cin0(\fre_acc[16]~1 ),
	.cin1(\fre_acc[16]~1COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[17]),
	.cout(),
	.cout0(\fre_acc[17]~3 ),
	.cout1(\fre_acc[17]~3COUT1_108 ));
// synopsys translate_off
defparam \fre_acc[17] .cin0_used = "true";
defparam \fre_acc[17] .cin1_used = "true";
defparam \fre_acc[17] .cin_used = "true";
defparam \fre_acc[17] .lut_mask = "9617";
defparam \fre_acc[17] .operation_mode = "arithmetic";
defparam \fre_acc[17] .output_mode = "reg_only";
defparam \fre_acc[17] .register_cascade_mode = "off";
defparam \fre_acc[17] .sum_lutc_input = "cin";
defparam \fre_acc[17] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [1]),
	.regout(),
	.padio(pword[1]));
// synopsys translate_off
defparam \pword[1]~I .input_async_reset = "none";
defparam \pword[1]~I .input_power_up = "low";
defparam \pword[1]~I .input_register_mode = "none";
defparam \pword[1]~I .input_sync_reset = "none";
defparam \pword[1]~I .oe_async_reset = "none";
defparam \pword[1]~I .oe_power_up = "low";
defparam \pword[1]~I .oe_register_mode = "none";
defparam \pword[1]~I .oe_sync_reset = "none";
defparam \pword[1]~I .operation_mode = "input";
defparam \pword[1]~I .output_async_reset = "none";
defparam \pword[1]~I .output_power_up = "low";
defparam \pword[1]~I .output_register_mode = "none";
defparam \pword[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X10_Y5_N5
cyclone_lcell \adr_acc[1] (
// Equation(s):
// adr_acc[1] = DFFEAS(fre_acc[17] $ (\pword~combout [1] $ ((\adr_acc[0]~1 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[1]~3  = CARRY((fre_acc[17] & (!\pword~combout [1] & !\adr_acc[0]~1 )) # (!fre_acc[17] & ((!\adr_acc[0]~1 ) # (!\pword~combout [1]))))
// \adr_acc[1]~3COUT1_34  = CARRY((fre_acc[17] & (!\pword~combout [1] & !\adr_acc[0]~1 )) # (!fre_acc[17] & ((!\adr_acc[0]~1 ) # (!\pword~combout [1]))))

	.clk(\clk~combout ),
	.dataa(fre_acc[17]),
	.datab(\pword~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[0]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[1]),
	.cout(),
	.cout0(\adr_acc[1]~3 ),
	.cout1(\adr_acc[1]~3COUT1_34 ));
// synopsys translate_off
defparam \adr_acc[1] .cin_used = "true";
defparam \adr_acc[1] .lut_mask = "9617";
defparam \adr_acc[1] .operation_mode = "arithmetic";
defparam \adr_acc[1] .output_mode = "reg_only";
defparam \adr_acc[1] .register_cascade_mode = "off";
defparam \adr_acc[1] .sum_lutc_input = "cin";
defparam \adr_acc[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [2]),
	.regout(),
	.padio(pword[2]));
// synopsys translate_off
defparam \pword[2]~I .input_async_reset = "none";
defparam \pword[2]~I .input_power_up = "low";
defparam \pword[2]~I .input_register_mode = "none";
defparam \pword[2]~I .input_sync_reset = "none";
defparam \pword[2]~I .oe_async_reset = "none";
defparam \pword[2]~I .oe_power_up = "low";
defparam \pword[2]~I .oe_register_mode = "none";
defparam \pword[2]~I .oe_sync_reset = "none";
defparam \pword[2]~I .operation_mode = "input";
defparam \pword[2]~I .output_async_reset = "none";
defparam \pword[2]~I .output_power_up = "low";
defparam \pword[2]~I .output_register_mode = "none";
defparam \pword[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [18]),
	.regout(),
	.padio(fword[18]));
// synopsys translate_off
defparam \fword[18]~I .input_async_reset = "none";
defparam \fword[18]~I .input_power_up = "low";
defparam \fword[18]~I .input_register_mode = "none";
defparam \fword[18]~I .input_sync_reset = "none";
defparam \fword[18]~I .oe_async_reset = "none";
defparam \fword[18]~I .oe_power_up = "low";
defparam \fword[18]~I .oe_register_mode = "none";
defparam \fword[18]~I .oe_sync_reset = "none";
defparam \fword[18]~I .operation_mode = "input";
defparam \fword[18]~I .output_async_reset = "none";
defparam \fword[18]~I .output_power_up = "low";
defparam \fword[18]~I .output_register_mode = "none";
defparam \fword[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y5_N9
cyclone_lcell \fre_acc[18] (
// Equation(s):
// fre_acc[18] = DFFEAS(fre_acc[18] $ (\fword~combout [18] $ ((!(!\fre_acc[13]~29  & \fre_acc[17]~3 ) # (\fre_acc[13]~29  & \fre_acc[17]~3COUT1_108 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[18]~5  = CARRY((fre_acc[18] & ((\fword~combout [18]) # (!\fre_acc[17]~3COUT1_108 ))) # (!fre_acc[18] & (\fword~combout [18] & !\fre_acc[17]~3COUT1_108 )))

	.clk(\clk~combout ),
	.dataa(fre_acc[18]),
	.datab(\fword~combout [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[13]~29 ),
	.cin0(\fre_acc[17]~3 ),
	.cin1(\fre_acc[17]~3COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[18]),
	.cout(\fre_acc[18]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fre_acc[18] .cin0_used = "true";
defparam \fre_acc[18] .cin1_used = "true";
defparam \fre_acc[18] .cin_used = "true";
defparam \fre_acc[18] .lut_mask = "698e";
defparam \fre_acc[18] .operation_mode = "arithmetic";
defparam \fre_acc[18] .output_mode = "reg_only";
defparam \fre_acc[18] .register_cascade_mode = "off";
defparam \fre_acc[18] .sum_lutc_input = "cin";
defparam \fre_acc[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
cyclone_lcell \adr_acc[2] (
// Equation(s):
// adr_acc[2] = DFFEAS(\pword~combout [2] $ (fre_acc[18] $ ((!(!\adr_acc[0]~1  & \adr_acc[1]~3 ) # (\adr_acc[0]~1  & \adr_acc[1]~3COUT1_34 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[2]~5  = CARRY((\pword~combout [2] & ((fre_acc[18]) # (!\adr_acc[1]~3 ))) # (!\pword~combout [2] & (fre_acc[18] & !\adr_acc[1]~3 )))
// \adr_acc[2]~5COUT1_36  = CARRY((\pword~combout [2] & ((fre_acc[18]) # (!\adr_acc[1]~3COUT1_34 ))) # (!\pword~combout [2] & (fre_acc[18] & !\adr_acc[1]~3COUT1_34 )))

	.clk(\clk~combout ),
	.dataa(\pword~combout [2]),
	.datab(fre_acc[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[0]~1 ),
	.cin0(\adr_acc[1]~3 ),
	.cin1(\adr_acc[1]~3COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[2]),
	.cout(),
	.cout0(\adr_acc[2]~5 ),
	.cout1(\adr_acc[2]~5COUT1_36 ));
// synopsys translate_off
defparam \adr_acc[2] .cin0_used = "true";
defparam \adr_acc[2] .cin1_used = "true";
defparam \adr_acc[2] .cin_used = "true";
defparam \adr_acc[2] .lut_mask = "698e";
defparam \adr_acc[2] .operation_mode = "arithmetic";
defparam \adr_acc[2] .output_mode = "reg_only";
defparam \adr_acc[2] .register_cascade_mode = "off";
defparam \adr_acc[2] .sum_lutc_input = "cin";
defparam \adr_acc[2] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [3]),
	.regout(),
	.padio(pword[3]));
// synopsys translate_off
defparam \pword[3]~I .input_async_reset = "none";
defparam \pword[3]~I .input_power_up = "low";
defparam \pword[3]~I .input_register_mode = "none";
defparam \pword[3]~I .input_sync_reset = "none";
defparam \pword[3]~I .oe_async_reset = "none";
defparam \pword[3]~I .oe_power_up = "low";
defparam \pword[3]~I .oe_register_mode = "none";
defparam \pword[3]~I .oe_sync_reset = "none";
defparam \pword[3]~I .operation_mode = "input";
defparam \pword[3]~I .output_async_reset = "none";
defparam \pword[3]~I .output_power_up = "low";
defparam \pword[3]~I .output_register_mode = "none";
defparam \pword[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [19]),
	.regout(),
	.padio(fword[19]));
// synopsys translate_off
defparam \fword[19]~I .input_async_reset = "none";
defparam \fword[19]~I .input_power_up = "low";
defparam \fword[19]~I .input_register_mode = "none";
defparam \fword[19]~I .input_sync_reset = "none";
defparam \fword[19]~I .oe_async_reset = "none";
defparam \fword[19]~I .oe_power_up = "low";
defparam \fword[19]~I .oe_register_mode = "none";
defparam \fword[19]~I .oe_sync_reset = "none";
defparam \fword[19]~I .operation_mode = "input";
defparam \fword[19]~I .output_async_reset = "none";
defparam \fword[19]~I .output_power_up = "low";
defparam \fword[19]~I .output_register_mode = "none";
defparam \fword[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y4_N0
cyclone_lcell \fre_acc[19] (
// Equation(s):
// fre_acc[19] = DFFEAS(\fword~combout [19] $ (fre_acc[19] $ ((\fre_acc[18]~5 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[19]~7  = CARRY((\fword~combout [19] & (!fre_acc[19] & !\fre_acc[18]~5 )) # (!\fword~combout [19] & ((!\fre_acc[18]~5 ) # (!fre_acc[19]))))
// \fre_acc[19]~7COUT1_110  = CARRY((\fword~combout [19] & (!fre_acc[19] & !\fre_acc[18]~5 )) # (!\fword~combout [19] & ((!\fre_acc[18]~5 ) # (!fre_acc[19]))))

	.clk(\clk~combout ),
	.dataa(\fword~combout [19]),
	.datab(fre_acc[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[18]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[19]),
	.cout(),
	.cout0(\fre_acc[19]~7 ),
	.cout1(\fre_acc[19]~7COUT1_110 ));
// synopsys translate_off
defparam \fre_acc[19] .cin_used = "true";
defparam \fre_acc[19] .lut_mask = "9617";
defparam \fre_acc[19] .operation_mode = "arithmetic";
defparam \fre_acc[19] .output_mode = "reg_only";
defparam \fre_acc[19] .register_cascade_mode = "off";
defparam \fre_acc[19] .sum_lutc_input = "cin";
defparam \fre_acc[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
cyclone_lcell \adr_acc[3] (
// Equation(s):
// adr_acc[3] = DFFEAS(\pword~combout [3] $ (fre_acc[19] $ (((!\adr_acc[0]~1  & \adr_acc[2]~5 ) # (\adr_acc[0]~1  & \adr_acc[2]~5COUT1_36 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[3]~7  = CARRY((\pword~combout [3] & (!fre_acc[19] & !\adr_acc[2]~5 )) # (!\pword~combout [3] & ((!\adr_acc[2]~5 ) # (!fre_acc[19]))))
// \adr_acc[3]~7COUT1_38  = CARRY((\pword~combout [3] & (!fre_acc[19] & !\adr_acc[2]~5COUT1_36 )) # (!\pword~combout [3] & ((!\adr_acc[2]~5COUT1_36 ) # (!fre_acc[19]))))

	.clk(\clk~combout ),
	.dataa(\pword~combout [3]),
	.datab(fre_acc[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[0]~1 ),
	.cin0(\adr_acc[2]~5 ),
	.cin1(\adr_acc[2]~5COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[3]),
	.cout(),
	.cout0(\adr_acc[3]~7 ),
	.cout1(\adr_acc[3]~7COUT1_38 ));
// synopsys translate_off
defparam \adr_acc[3] .cin0_used = "true";
defparam \adr_acc[3] .cin1_used = "true";
defparam \adr_acc[3] .cin_used = "true";
defparam \adr_acc[3] .lut_mask = "9617";
defparam \adr_acc[3] .operation_mode = "arithmetic";
defparam \adr_acc[3] .output_mode = "reg_only";
defparam \adr_acc[3] .register_cascade_mode = "off";
defparam \adr_acc[3] .sum_lutc_input = "cin";
defparam \adr_acc[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [4]),
	.regout(),
	.padio(pword[4]));
// synopsys translate_off
defparam \pword[4]~I .input_async_reset = "none";
defparam \pword[4]~I .input_power_up = "low";
defparam \pword[4]~I .input_register_mode = "none";
defparam \pword[4]~I .input_sync_reset = "none";
defparam \pword[4]~I .oe_async_reset = "none";
defparam \pword[4]~I .oe_power_up = "low";
defparam \pword[4]~I .oe_register_mode = "none";
defparam \pword[4]~I .oe_sync_reset = "none";
defparam \pword[4]~I .operation_mode = "input";
defparam \pword[4]~I .output_async_reset = "none";
defparam \pword[4]~I .output_power_up = "low";
defparam \pword[4]~I .output_register_mode = "none";
defparam \pword[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [20]),
	.regout(),
	.padio(fword[20]));
// synopsys translate_off
defparam \fword[20]~I .input_async_reset = "none";
defparam \fword[20]~I .input_power_up = "low";
defparam \fword[20]~I .input_register_mode = "none";
defparam \fword[20]~I .input_sync_reset = "none";
defparam \fword[20]~I .oe_async_reset = "none";
defparam \fword[20]~I .oe_power_up = "low";
defparam \fword[20]~I .oe_register_mode = "none";
defparam \fword[20]~I .oe_sync_reset = "none";
defparam \fword[20]~I .operation_mode = "input";
defparam \fword[20]~I .output_async_reset = "none";
defparam \fword[20]~I .output_power_up = "low";
defparam \fword[20]~I .output_register_mode = "none";
defparam \fword[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y4_N1
cyclone_lcell \fre_acc[20] (
// Equation(s):
// fre_acc[20] = DFFEAS(fre_acc[20] $ (\fword~combout [20] $ ((!(!\fre_acc[18]~5  & \fre_acc[19]~7 ) # (\fre_acc[18]~5  & \fre_acc[19]~7COUT1_110 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[20]~9  = CARRY((fre_acc[20] & ((\fword~combout [20]) # (!\fre_acc[19]~7 ))) # (!fre_acc[20] & (\fword~combout [20] & !\fre_acc[19]~7 )))
// \fre_acc[20]~9COUT1_112  = CARRY((fre_acc[20] & ((\fword~combout [20]) # (!\fre_acc[19]~7COUT1_110 ))) # (!fre_acc[20] & (\fword~combout [20] & !\fre_acc[19]~7COUT1_110 )))

	.clk(\clk~combout ),
	.dataa(fre_acc[20]),
	.datab(\fword~combout [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[18]~5 ),
	.cin0(\fre_acc[19]~7 ),
	.cin1(\fre_acc[19]~7COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[20]),
	.cout(),
	.cout0(\fre_acc[20]~9 ),
	.cout1(\fre_acc[20]~9COUT1_112 ));
// synopsys translate_off
defparam \fre_acc[20] .cin0_used = "true";
defparam \fre_acc[20] .cin1_used = "true";
defparam \fre_acc[20] .cin_used = "true";
defparam \fre_acc[20] .lut_mask = "698e";
defparam \fre_acc[20] .operation_mode = "arithmetic";
defparam \fre_acc[20] .output_mode = "reg_only";
defparam \fre_acc[20] .register_cascade_mode = "off";
defparam \fre_acc[20] .sum_lutc_input = "cin";
defparam \fre_acc[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
cyclone_lcell \adr_acc[4] (
// Equation(s):
// adr_acc[4] = DFFEAS(\pword~combout [4] $ (fre_acc[20] $ ((!(!\adr_acc[0]~1  & \adr_acc[3]~7 ) # (\adr_acc[0]~1  & \adr_acc[3]~7COUT1_38 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[4]~9  = CARRY((\pword~combout [4] & ((fre_acc[20]) # (!\adr_acc[3]~7 ))) # (!\pword~combout [4] & (fre_acc[20] & !\adr_acc[3]~7 )))
// \adr_acc[4]~9COUT1_40  = CARRY((\pword~combout [4] & ((fre_acc[20]) # (!\adr_acc[3]~7COUT1_38 ))) # (!\pword~combout [4] & (fre_acc[20] & !\adr_acc[3]~7COUT1_38 )))

	.clk(\clk~combout ),
	.dataa(\pword~combout [4]),
	.datab(fre_acc[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[0]~1 ),
	.cin0(\adr_acc[3]~7 ),
	.cin1(\adr_acc[3]~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[4]),
	.cout(),
	.cout0(\adr_acc[4]~9 ),
	.cout1(\adr_acc[4]~9COUT1_40 ));
// synopsys translate_off
defparam \adr_acc[4] .cin0_used = "true";
defparam \adr_acc[4] .cin1_used = "true";
defparam \adr_acc[4] .cin_used = "true";
defparam \adr_acc[4] .lut_mask = "698e";
defparam \adr_acc[4] .operation_mode = "arithmetic";
defparam \adr_acc[4] .output_mode = "reg_only";
defparam \adr_acc[4] .register_cascade_mode = "off";
defparam \adr_acc[4] .sum_lutc_input = "cin";
defparam \adr_acc[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [5]),
	.regout(),
	.padio(pword[5]));
// synopsys translate_off
defparam \pword[5]~I .input_async_reset = "none";
defparam \pword[5]~I .input_power_up = "low";
defparam \pword[5]~I .input_register_mode = "none";
defparam \pword[5]~I .input_sync_reset = "none";
defparam \pword[5]~I .oe_async_reset = "none";
defparam \pword[5]~I .oe_power_up = "low";
defparam \pword[5]~I .oe_register_mode = "none";
defparam \pword[5]~I .oe_sync_reset = "none";
defparam \pword[5]~I .operation_mode = "input";
defparam \pword[5]~I .output_async_reset = "none";
defparam \pword[5]~I .output_power_up = "low";
defparam \pword[5]~I .output_register_mode = "none";
defparam \pword[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [21]),
	.regout(),
	.padio(fword[21]));
// synopsys translate_off
defparam \fword[21]~I .input_async_reset = "none";
defparam \fword[21]~I .input_power_up = "low";
defparam \fword[21]~I .input_register_mode = "none";
defparam \fword[21]~I .input_sync_reset = "none";
defparam \fword[21]~I .oe_async_reset = "none";
defparam \fword[21]~I .oe_power_up = "low";
defparam \fword[21]~I .oe_register_mode = "none";
defparam \fword[21]~I .oe_sync_reset = "none";
defparam \fword[21]~I .operation_mode = "input";
defparam \fword[21]~I .output_async_reset = "none";
defparam \fword[21]~I .output_power_up = "low";
defparam \fword[21]~I .output_register_mode = "none";
defparam \fword[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y4_N2
cyclone_lcell \fre_acc[21] (
// Equation(s):
// fre_acc[21] = DFFEAS(fre_acc[21] $ (\fword~combout [21] $ (((!\fre_acc[18]~5  & \fre_acc[20]~9 ) # (\fre_acc[18]~5  & \fre_acc[20]~9COUT1_112 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[21]~11  = CARRY((fre_acc[21] & (!\fword~combout [21] & !\fre_acc[20]~9 )) # (!fre_acc[21] & ((!\fre_acc[20]~9 ) # (!\fword~combout [21]))))
// \fre_acc[21]~11COUT1_114  = CARRY((fre_acc[21] & (!\fword~combout [21] & !\fre_acc[20]~9COUT1_112 )) # (!fre_acc[21] & ((!\fre_acc[20]~9COUT1_112 ) # (!\fword~combout [21]))))

	.clk(\clk~combout ),
	.dataa(fre_acc[21]),
	.datab(\fword~combout [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[18]~5 ),
	.cin0(\fre_acc[20]~9 ),
	.cin1(\fre_acc[20]~9COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[21]),
	.cout(),
	.cout0(\fre_acc[21]~11 ),
	.cout1(\fre_acc[21]~11COUT1_114 ));
// synopsys translate_off
defparam \fre_acc[21] .cin0_used = "true";
defparam \fre_acc[21] .cin1_used = "true";
defparam \fre_acc[21] .cin_used = "true";
defparam \fre_acc[21] .lut_mask = "9617";
defparam \fre_acc[21] .operation_mode = "arithmetic";
defparam \fre_acc[21] .output_mode = "reg_only";
defparam \fre_acc[21] .register_cascade_mode = "off";
defparam \fre_acc[21] .sum_lutc_input = "cin";
defparam \fre_acc[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
cyclone_lcell \adr_acc[5] (
// Equation(s):
// adr_acc[5] = DFFEAS(\pword~combout [5] $ (fre_acc[21] $ (((!\adr_acc[0]~1  & \adr_acc[4]~9 ) # (\adr_acc[0]~1  & \adr_acc[4]~9COUT1_40 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[5]~11  = CARRY((\pword~combout [5] & (!fre_acc[21] & !\adr_acc[4]~9COUT1_40 )) # (!\pword~combout [5] & ((!\adr_acc[4]~9COUT1_40 ) # (!fre_acc[21]))))

	.clk(\clk~combout ),
	.dataa(\pword~combout [5]),
	.datab(fre_acc[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[0]~1 ),
	.cin0(\adr_acc[4]~9 ),
	.cin1(\adr_acc[4]~9COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[5]),
	.cout(\adr_acc[5]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \adr_acc[5] .cin0_used = "true";
defparam \adr_acc[5] .cin1_used = "true";
defparam \adr_acc[5] .cin_used = "true";
defparam \adr_acc[5] .lut_mask = "9617";
defparam \adr_acc[5] .operation_mode = "arithmetic";
defparam \adr_acc[5] .output_mode = "reg_only";
defparam \adr_acc[5] .register_cascade_mode = "off";
defparam \adr_acc[5] .sum_lutc_input = "cin";
defparam \adr_acc[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [22]),
	.regout(),
	.padio(fword[22]));
// synopsys translate_off
defparam \fword[22]~I .input_async_reset = "none";
defparam \fword[22]~I .input_power_up = "low";
defparam \fword[22]~I .input_register_mode = "none";
defparam \fword[22]~I .input_sync_reset = "none";
defparam \fword[22]~I .oe_async_reset = "none";
defparam \fword[22]~I .oe_power_up = "low";
defparam \fword[22]~I .oe_register_mode = "none";
defparam \fword[22]~I .oe_sync_reset = "none";
defparam \fword[22]~I .operation_mode = "input";
defparam \fword[22]~I .output_async_reset = "none";
defparam \fword[22]~I .output_power_up = "low";
defparam \fword[22]~I .output_register_mode = "none";
defparam \fword[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y4_N3
cyclone_lcell \fre_acc[22] (
// Equation(s):
// fre_acc[22] = DFFEAS(\fword~combout [22] $ (fre_acc[22] $ ((!(!\fre_acc[18]~5  & \fre_acc[21]~11 ) # (\fre_acc[18]~5  & \fre_acc[21]~11COUT1_114 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[22]~13  = CARRY((\fword~combout [22] & ((fre_acc[22]) # (!\fre_acc[21]~11 ))) # (!\fword~combout [22] & (fre_acc[22] & !\fre_acc[21]~11 )))
// \fre_acc[22]~13COUT1_116  = CARRY((\fword~combout [22] & ((fre_acc[22]) # (!\fre_acc[21]~11COUT1_114 ))) # (!\fword~combout [22] & (fre_acc[22] & !\fre_acc[21]~11COUT1_114 )))

	.clk(\clk~combout ),
	.dataa(\fword~combout [22]),
	.datab(fre_acc[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[18]~5 ),
	.cin0(\fre_acc[21]~11 ),
	.cin1(\fre_acc[21]~11COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[22]),
	.cout(),
	.cout0(\fre_acc[22]~13 ),
	.cout1(\fre_acc[22]~13COUT1_116 ));
// synopsys translate_off
defparam \fre_acc[22] .cin0_used = "true";
defparam \fre_acc[22] .cin1_used = "true";
defparam \fre_acc[22] .cin_used = "true";
defparam \fre_acc[22] .lut_mask = "698e";
defparam \fre_acc[22] .operation_mode = "arithmetic";
defparam \fre_acc[22] .output_mode = "reg_only";
defparam \fre_acc[22] .register_cascade_mode = "off";
defparam \fre_acc[22] .sum_lutc_input = "cin";
defparam \fre_acc[22] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [6]),
	.regout(),
	.padio(pword[6]));
// synopsys translate_off
defparam \pword[6]~I .input_async_reset = "none";
defparam \pword[6]~I .input_power_up = "low";
defparam \pword[6]~I .input_register_mode = "none";
defparam \pword[6]~I .input_sync_reset = "none";
defparam \pword[6]~I .oe_async_reset = "none";
defparam \pword[6]~I .oe_power_up = "low";
defparam \pword[6]~I .oe_register_mode = "none";
defparam \pword[6]~I .oe_sync_reset = "none";
defparam \pword[6]~I .operation_mode = "input";
defparam \pword[6]~I .output_async_reset = "none";
defparam \pword[6]~I .output_power_up = "low";
defparam \pword[6]~I .output_register_mode = "none";
defparam \pword[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X10_Y4_N0
cyclone_lcell \adr_acc[6] (
// Equation(s):
// adr_acc[6] = DFFEAS(fre_acc[22] $ (\pword~combout [6] $ ((!\adr_acc[5]~11 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[6]~13  = CARRY((fre_acc[22] & ((\pword~combout [6]) # (!\adr_acc[5]~11 ))) # (!fre_acc[22] & (\pword~combout [6] & !\adr_acc[5]~11 )))
// \adr_acc[6]~13COUT1_42  = CARRY((fre_acc[22] & ((\pword~combout [6]) # (!\adr_acc[5]~11 ))) # (!fre_acc[22] & (\pword~combout [6] & !\adr_acc[5]~11 )))

	.clk(\clk~combout ),
	.dataa(fre_acc[22]),
	.datab(\pword~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[5]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[6]),
	.cout(),
	.cout0(\adr_acc[6]~13 ),
	.cout1(\adr_acc[6]~13COUT1_42 ));
// synopsys translate_off
defparam \adr_acc[6] .cin_used = "true";
defparam \adr_acc[6] .lut_mask = "698e";
defparam \adr_acc[6] .operation_mode = "arithmetic";
defparam \adr_acc[6] .output_mode = "reg_only";
defparam \adr_acc[6] .register_cascade_mode = "off";
defparam \adr_acc[6] .sum_lutc_input = "cin";
defparam \adr_acc[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [7]),
	.regout(),
	.padio(pword[7]));
// synopsys translate_off
defparam \pword[7]~I .input_async_reset = "none";
defparam \pword[7]~I .input_power_up = "low";
defparam \pword[7]~I .input_register_mode = "none";
defparam \pword[7]~I .input_sync_reset = "none";
defparam \pword[7]~I .oe_async_reset = "none";
defparam \pword[7]~I .oe_power_up = "low";
defparam \pword[7]~I .oe_register_mode = "none";
defparam \pword[7]~I .oe_sync_reset = "none";
defparam \pword[7]~I .operation_mode = "input";
defparam \pword[7]~I .output_async_reset = "none";
defparam \pword[7]~I .output_power_up = "low";
defparam \pword[7]~I .output_register_mode = "none";
defparam \pword[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [23]),
	.regout(),
	.padio(fword[23]));
// synopsys translate_off
defparam \fword[23]~I .input_async_reset = "none";
defparam \fword[23]~I .input_power_up = "low";
defparam \fword[23]~I .input_register_mode = "none";
defparam \fword[23]~I .input_sync_reset = "none";
defparam \fword[23]~I .oe_async_reset = "none";
defparam \fword[23]~I .oe_power_up = "low";
defparam \fword[23]~I .oe_register_mode = "none";
defparam \fword[23]~I .oe_sync_reset = "none";
defparam \fword[23]~I .operation_mode = "input";
defparam \fword[23]~I .output_async_reset = "none";
defparam \fword[23]~I .output_power_up = "low";
defparam \fword[23]~I .output_register_mode = "none";
defparam \fword[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y4_N4
cyclone_lcell \fre_acc[23] (
// Equation(s):
// fre_acc[23] = DFFEAS(\fword~combout [23] $ (fre_acc[23] $ (((!\fre_acc[18]~5  & \fre_acc[22]~13 ) # (\fre_acc[18]~5  & \fre_acc[22]~13COUT1_116 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[23]~15  = CARRY((\fword~combout [23] & (!fre_acc[23] & !\fre_acc[22]~13COUT1_116 )) # (!\fword~combout [23] & ((!\fre_acc[22]~13COUT1_116 ) # (!fre_acc[23]))))

	.clk(\clk~combout ),
	.dataa(\fword~combout [23]),
	.datab(fre_acc[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[18]~5 ),
	.cin0(\fre_acc[22]~13 ),
	.cin1(\fre_acc[22]~13COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[23]),
	.cout(\fre_acc[23]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fre_acc[23] .cin0_used = "true";
defparam \fre_acc[23] .cin1_used = "true";
defparam \fre_acc[23] .cin_used = "true";
defparam \fre_acc[23] .lut_mask = "9617";
defparam \fre_acc[23] .operation_mode = "arithmetic";
defparam \fre_acc[23] .output_mode = "reg_only";
defparam \fre_acc[23] .register_cascade_mode = "off";
defparam \fre_acc[23] .sum_lutc_input = "cin";
defparam \fre_acc[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
cyclone_lcell \adr_acc[7] (
// Equation(s):
// adr_acc[7] = DFFEAS(\pword~combout [7] $ (fre_acc[23] $ (((!\adr_acc[5]~11  & \adr_acc[6]~13 ) # (\adr_acc[5]~11  & \adr_acc[6]~13COUT1_42 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[7]~15  = CARRY((\pword~combout [7] & (!fre_acc[23] & !\adr_acc[6]~13 )) # (!\pword~combout [7] & ((!\adr_acc[6]~13 ) # (!fre_acc[23]))))
// \adr_acc[7]~15COUT1_44  = CARRY((\pword~combout [7] & (!fre_acc[23] & !\adr_acc[6]~13COUT1_42 )) # (!\pword~combout [7] & ((!\adr_acc[6]~13COUT1_42 ) # (!fre_acc[23]))))

	.clk(\clk~combout ),
	.dataa(\pword~combout [7]),
	.datab(fre_acc[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[5]~11 ),
	.cin0(\adr_acc[6]~13 ),
	.cin1(\adr_acc[6]~13COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[7]),
	.cout(),
	.cout0(\adr_acc[7]~15 ),
	.cout1(\adr_acc[7]~15COUT1_44 ));
// synopsys translate_off
defparam \adr_acc[7] .cin0_used = "true";
defparam \adr_acc[7] .cin1_used = "true";
defparam \adr_acc[7] .cin_used = "true";
defparam \adr_acc[7] .lut_mask = "9617";
defparam \adr_acc[7] .operation_mode = "arithmetic";
defparam \adr_acc[7] .output_mode = "reg_only";
defparam \adr_acc[7] .register_cascade_mode = "off";
defparam \adr_acc[7] .sum_lutc_input = "cin";
defparam \adr_acc[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [8]),
	.regout(),
	.padio(pword[8]));
// synopsys translate_off
defparam \pword[8]~I .input_async_reset = "none";
defparam \pword[8]~I .input_power_up = "low";
defparam \pword[8]~I .input_register_mode = "none";
defparam \pword[8]~I .input_sync_reset = "none";
defparam \pword[8]~I .oe_async_reset = "none";
defparam \pword[8]~I .oe_power_up = "low";
defparam \pword[8]~I .oe_register_mode = "none";
defparam \pword[8]~I .oe_sync_reset = "none";
defparam \pword[8]~I .operation_mode = "input";
defparam \pword[8]~I .output_async_reset = "none";
defparam \pword[8]~I .output_power_up = "low";
defparam \pword[8]~I .output_register_mode = "none";
defparam \pword[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [24]),
	.regout(),
	.padio(fword[24]));
// synopsys translate_off
defparam \fword[24]~I .input_async_reset = "none";
defparam \fword[24]~I .input_power_up = "low";
defparam \fword[24]~I .input_register_mode = "none";
defparam \fword[24]~I .input_sync_reset = "none";
defparam \fword[24]~I .oe_async_reset = "none";
defparam \fword[24]~I .oe_power_up = "low";
defparam \fword[24]~I .oe_register_mode = "none";
defparam \fword[24]~I .oe_sync_reset = "none";
defparam \fword[24]~I .operation_mode = "input";
defparam \fword[24]~I .output_async_reset = "none";
defparam \fword[24]~I .output_power_up = "low";
defparam \fword[24]~I .output_register_mode = "none";
defparam \fword[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y4_N5
cyclone_lcell \fre_acc[24] (
// Equation(s):
// fre_acc[24] = DFFEAS(\fword~combout [24] $ (fre_acc[24] $ ((!\fre_acc[23]~15 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[24]~17  = CARRY((\fword~combout [24] & ((fre_acc[24]) # (!\fre_acc[23]~15 ))) # (!\fword~combout [24] & (fre_acc[24] & !\fre_acc[23]~15 )))
// \fre_acc[24]~17COUT1_118  = CARRY((\fword~combout [24] & ((fre_acc[24]) # (!\fre_acc[23]~15 ))) # (!\fword~combout [24] & (fre_acc[24] & !\fre_acc[23]~15 )))

	.clk(\clk~combout ),
	.dataa(\fword~combout [24]),
	.datab(fre_acc[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[23]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[24]),
	.cout(),
	.cout0(\fre_acc[24]~17 ),
	.cout1(\fre_acc[24]~17COUT1_118 ));
// synopsys translate_off
defparam \fre_acc[24] .cin_used = "true";
defparam \fre_acc[24] .lut_mask = "698e";
defparam \fre_acc[24] .operation_mode = "arithmetic";
defparam \fre_acc[24] .output_mode = "reg_only";
defparam \fre_acc[24] .register_cascade_mode = "off";
defparam \fre_acc[24] .sum_lutc_input = "cin";
defparam \fre_acc[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
cyclone_lcell \adr_acc[8] (
// Equation(s):
// adr_acc[8] = DFFEAS(\pword~combout [8] $ (fre_acc[24] $ ((!(!\adr_acc[5]~11  & \adr_acc[7]~15 ) # (\adr_acc[5]~11  & \adr_acc[7]~15COUT1_44 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[8]~17  = CARRY((\pword~combout [8] & ((fre_acc[24]) # (!\adr_acc[7]~15 ))) # (!\pword~combout [8] & (fre_acc[24] & !\adr_acc[7]~15 )))
// \adr_acc[8]~17COUT1_46  = CARRY((\pword~combout [8] & ((fre_acc[24]) # (!\adr_acc[7]~15COUT1_44 ))) # (!\pword~combout [8] & (fre_acc[24] & !\adr_acc[7]~15COUT1_44 )))

	.clk(\clk~combout ),
	.dataa(\pword~combout [8]),
	.datab(fre_acc[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[5]~11 ),
	.cin0(\adr_acc[7]~15 ),
	.cin1(\adr_acc[7]~15COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[8]),
	.cout(),
	.cout0(\adr_acc[8]~17 ),
	.cout1(\adr_acc[8]~17COUT1_46 ));
// synopsys translate_off
defparam \adr_acc[8] .cin0_used = "true";
defparam \adr_acc[8] .cin1_used = "true";
defparam \adr_acc[8] .cin_used = "true";
defparam \adr_acc[8] .lut_mask = "698e";
defparam \adr_acc[8] .operation_mode = "arithmetic";
defparam \adr_acc[8] .output_mode = "reg_only";
defparam \adr_acc[8] .register_cascade_mode = "off";
defparam \adr_acc[8] .sum_lutc_input = "cin";
defparam \adr_acc[8] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [25]),
	.regout(),
	.padio(fword[25]));
// synopsys translate_off
defparam \fword[25]~I .input_async_reset = "none";
defparam \fword[25]~I .input_power_up = "low";
defparam \fword[25]~I .input_register_mode = "none";
defparam \fword[25]~I .input_sync_reset = "none";
defparam \fword[25]~I .oe_async_reset = "none";
defparam \fword[25]~I .oe_power_up = "low";
defparam \fword[25]~I .oe_register_mode = "none";
defparam \fword[25]~I .oe_sync_reset = "none";
defparam \fword[25]~I .operation_mode = "input";
defparam \fword[25]~I .output_async_reset = "none";
defparam \fword[25]~I .output_power_up = "low";
defparam \fword[25]~I .output_register_mode = "none";
defparam \fword[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y4_N6
cyclone_lcell \fre_acc[25] (
// Equation(s):
// fre_acc[25] = DFFEAS(fre_acc[25] $ (\fword~combout [25] $ (((!\fre_acc[23]~15  & \fre_acc[24]~17 ) # (\fre_acc[23]~15  & \fre_acc[24]~17COUT1_118 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[25]~19  = CARRY((fre_acc[25] & (!\fword~combout [25] & !\fre_acc[24]~17 )) # (!fre_acc[25] & ((!\fre_acc[24]~17 ) # (!\fword~combout [25]))))
// \fre_acc[25]~19COUT1_120  = CARRY((fre_acc[25] & (!\fword~combout [25] & !\fre_acc[24]~17COUT1_118 )) # (!fre_acc[25] & ((!\fre_acc[24]~17COUT1_118 ) # (!\fword~combout [25]))))

	.clk(\clk~combout ),
	.dataa(fre_acc[25]),
	.datab(\fword~combout [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[23]~15 ),
	.cin0(\fre_acc[24]~17 ),
	.cin1(\fre_acc[24]~17COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[25]),
	.cout(),
	.cout0(\fre_acc[25]~19 ),
	.cout1(\fre_acc[25]~19COUT1_120 ));
// synopsys translate_off
defparam \fre_acc[25] .cin0_used = "true";
defparam \fre_acc[25] .cin1_used = "true";
defparam \fre_acc[25] .cin_used = "true";
defparam \fre_acc[25] .lut_mask = "9617";
defparam \fre_acc[25] .operation_mode = "arithmetic";
defparam \fre_acc[25] .output_mode = "reg_only";
defparam \fre_acc[25] .register_cascade_mode = "off";
defparam \fre_acc[25] .sum_lutc_input = "cin";
defparam \fre_acc[25] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [9]),
	.regout(),
	.padio(pword[9]));
// synopsys translate_off
defparam \pword[9]~I .input_async_reset = "none";
defparam \pword[9]~I .input_power_up = "low";
defparam \pword[9]~I .input_register_mode = "none";
defparam \pword[9]~I .input_sync_reset = "none";
defparam \pword[9]~I .oe_async_reset = "none";
defparam \pword[9]~I .oe_power_up = "low";
defparam \pword[9]~I .oe_register_mode = "none";
defparam \pword[9]~I .oe_sync_reset = "none";
defparam \pword[9]~I .operation_mode = "input";
defparam \pword[9]~I .output_async_reset = "none";
defparam \pword[9]~I .output_power_up = "low";
defparam \pword[9]~I .output_register_mode = "none";
defparam \pword[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X10_Y4_N3
cyclone_lcell \adr_acc[9] (
// Equation(s):
// adr_acc[9] = DFFEAS(fre_acc[25] $ (\pword~combout [9] $ (((!\adr_acc[5]~11  & \adr_acc[8]~17 ) # (\adr_acc[5]~11  & \adr_acc[8]~17COUT1_46 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[9]~19  = CARRY((fre_acc[25] & (!\pword~combout [9] & !\adr_acc[8]~17 )) # (!fre_acc[25] & ((!\adr_acc[8]~17 ) # (!\pword~combout [9]))))
// \adr_acc[9]~19COUT1_48  = CARRY((fre_acc[25] & (!\pword~combout [9] & !\adr_acc[8]~17COUT1_46 )) # (!fre_acc[25] & ((!\adr_acc[8]~17COUT1_46 ) # (!\pword~combout [9]))))

	.clk(\clk~combout ),
	.dataa(fre_acc[25]),
	.datab(\pword~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[5]~11 ),
	.cin0(\adr_acc[8]~17 ),
	.cin1(\adr_acc[8]~17COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[9]),
	.cout(),
	.cout0(\adr_acc[9]~19 ),
	.cout1(\adr_acc[9]~19COUT1_48 ));
// synopsys translate_off
defparam \adr_acc[9] .cin0_used = "true";
defparam \adr_acc[9] .cin1_used = "true";
defparam \adr_acc[9] .cin_used = "true";
defparam \adr_acc[9] .lut_mask = "9617";
defparam \adr_acc[9] .operation_mode = "arithmetic";
defparam \adr_acc[9] .output_mode = "reg_only";
defparam \adr_acc[9] .register_cascade_mode = "off";
defparam \adr_acc[9] .sum_lutc_input = "cin";
defparam \adr_acc[9] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [10]),
	.regout(),
	.padio(pword[10]));
// synopsys translate_off
defparam \pword[10]~I .input_async_reset = "none";
defparam \pword[10]~I .input_power_up = "low";
defparam \pword[10]~I .input_register_mode = "none";
defparam \pword[10]~I .input_sync_reset = "none";
defparam \pword[10]~I .oe_async_reset = "none";
defparam \pword[10]~I .oe_power_up = "low";
defparam \pword[10]~I .oe_register_mode = "none";
defparam \pword[10]~I .oe_sync_reset = "none";
defparam \pword[10]~I .operation_mode = "input";
defparam \pword[10]~I .output_async_reset = "none";
defparam \pword[10]~I .output_power_up = "low";
defparam \pword[10]~I .output_register_mode = "none";
defparam \pword[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [26]),
	.regout(),
	.padio(fword[26]));
// synopsys translate_off
defparam \fword[26]~I .input_async_reset = "none";
defparam \fword[26]~I .input_power_up = "low";
defparam \fword[26]~I .input_register_mode = "none";
defparam \fword[26]~I .input_sync_reset = "none";
defparam \fword[26]~I .oe_async_reset = "none";
defparam \fword[26]~I .oe_power_up = "low";
defparam \fword[26]~I .oe_register_mode = "none";
defparam \fword[26]~I .oe_sync_reset = "none";
defparam \fword[26]~I .operation_mode = "input";
defparam \fword[26]~I .output_async_reset = "none";
defparam \fword[26]~I .output_power_up = "low";
defparam \fword[26]~I .output_register_mode = "none";
defparam \fword[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y4_N7
cyclone_lcell \fre_acc[26] (
// Equation(s):
// fre_acc[26] = DFFEAS(fre_acc[26] $ (\fword~combout [26] $ ((!(!\fre_acc[23]~15  & \fre_acc[25]~19 ) # (\fre_acc[23]~15  & \fre_acc[25]~19COUT1_120 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \fre_acc[26]~21  = CARRY((fre_acc[26] & ((\fword~combout [26]) # (!\fre_acc[25]~19 ))) # (!fre_acc[26] & (\fword~combout [26] & !\fre_acc[25]~19 )))
// \fre_acc[26]~21COUT1_122  = CARRY((fre_acc[26] & ((\fword~combout [26]) # (!\fre_acc[25]~19COUT1_120 ))) # (!fre_acc[26] & (\fword~combout [26] & !\fre_acc[25]~19COUT1_120 )))

	.clk(\clk~combout ),
	.dataa(fre_acc[26]),
	.datab(\fword~combout [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[23]~15 ),
	.cin0(\fre_acc[25]~19 ),
	.cin1(\fre_acc[25]~19COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[26]),
	.cout(),
	.cout0(\fre_acc[26]~21 ),
	.cout1(\fre_acc[26]~21COUT1_122 ));
// synopsys translate_off
defparam \fre_acc[26] .cin0_used = "true";
defparam \fre_acc[26] .cin1_used = "true";
defparam \fre_acc[26] .cin_used = "true";
defparam \fre_acc[26] .lut_mask = "698e";
defparam \fre_acc[26] .operation_mode = "arithmetic";
defparam \fre_acc[26] .output_mode = "reg_only";
defparam \fre_acc[26] .register_cascade_mode = "off";
defparam \fre_acc[26] .sum_lutc_input = "cin";
defparam \fre_acc[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
cyclone_lcell \adr_acc[10] (
// Equation(s):
// adr_acc[10] = DFFEAS(\pword~combout [10] $ (fre_acc[26] $ ((!(!\adr_acc[5]~11  & \adr_acc[9]~19 ) # (\adr_acc[5]~11  & \adr_acc[9]~19COUT1_48 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )
// \adr_acc[10]~21  = CARRY((\pword~combout [10] & ((fre_acc[26]) # (!\adr_acc[9]~19COUT1_48 ))) # (!\pword~combout [10] & (fre_acc[26] & !\adr_acc[9]~19COUT1_48 )))

	.clk(\clk~combout ),
	.dataa(\pword~combout [10]),
	.datab(fre_acc[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[5]~11 ),
	.cin0(\adr_acc[9]~19 ),
	.cin1(\adr_acc[9]~19COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[10]),
	.cout(\adr_acc[10]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \adr_acc[10] .cin0_used = "true";
defparam \adr_acc[10] .cin1_used = "true";
defparam \adr_acc[10] .cin_used = "true";
defparam \adr_acc[10] .lut_mask = "698e";
defparam \adr_acc[10] .operation_mode = "arithmetic";
defparam \adr_acc[10] .output_mode = "reg_only";
defparam \adr_acc[10] .register_cascade_mode = "off";
defparam \adr_acc[10] .sum_lutc_input = "cin";
defparam \adr_acc[10] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \fword[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fword~combout [27]),
	.regout(),
	.padio(fword[27]));
// synopsys translate_off
defparam \fword[27]~I .input_async_reset = "none";
defparam \fword[27]~I .input_power_up = "low";
defparam \fword[27]~I .input_register_mode = "none";
defparam \fword[27]~I .input_sync_reset = "none";
defparam \fword[27]~I .oe_async_reset = "none";
defparam \fword[27]~I .oe_power_up = "low";
defparam \fword[27]~I .oe_register_mode = "none";
defparam \fword[27]~I .oe_sync_reset = "none";
defparam \fword[27]~I .operation_mode = "input";
defparam \fword[27]~I .output_async_reset = "none";
defparam \fword[27]~I .output_power_up = "low";
defparam \fword[27]~I .output_register_mode = "none";
defparam \fword[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X9_Y4_N8
cyclone_lcell \fre_acc[27] (
// Equation(s):
// fre_acc[27] = DFFEAS((\fword~combout [27] $ ((!\fre_acc[23]~15  & \fre_acc[26]~21 ) # (\fre_acc[23]~15  & \fre_acc[26]~21COUT1_122 ) $ (fre_acc[27]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\fword~combout [27]),
	.datac(vcc),
	.datad(fre_acc[27]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fre_acc[23]~15 ),
	.cin0(\fre_acc[26]~21 ),
	.cin1(\fre_acc[26]~21COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(fre_acc[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fre_acc[27] .cin0_used = "true";
defparam \fre_acc[27] .cin1_used = "true";
defparam \fre_acc[27] .cin_used = "true";
defparam \fre_acc[27] .lut_mask = "c33c";
defparam \fre_acc[27] .operation_mode = "normal";
defparam \fre_acc[27] .output_mode = "reg_only";
defparam \fre_acc[27] .register_cascade_mode = "off";
defparam \fre_acc[27] .sum_lutc_input = "cin";
defparam \fre_acc[27] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pword[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pword~combout [11]),
	.regout(),
	.padio(pword[11]));
// synopsys translate_off
defparam \pword[11]~I .input_async_reset = "none";
defparam \pword[11]~I .input_power_up = "low";
defparam \pword[11]~I .input_register_mode = "none";
defparam \pword[11]~I .input_sync_reset = "none";
defparam \pword[11]~I .oe_async_reset = "none";
defparam \pword[11]~I .oe_power_up = "low";
defparam \pword[11]~I .oe_register_mode = "none";
defparam \pword[11]~I .oe_sync_reset = "none";
defparam \pword[11]~I .operation_mode = "input";
defparam \pword[11]~I .output_async_reset = "none";
defparam \pword[11]~I .output_power_up = "low";
defparam \pword[11]~I .output_register_mode = "none";
defparam \pword[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X10_Y4_N5
cyclone_lcell \adr_acc[11] (
// Equation(s):
// adr_acc[11] = DFFEAS(fre_acc[27] $ (((\adr_acc[10]~21  $ (\pword~combout [11])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(fre_acc[27]),
	.datab(vcc),
	.datac(vcc),
	.datad(\pword~combout [11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\adr_acc[10]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(adr_acc[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \adr_acc[11] .cin_used = "true";
defparam \adr_acc[11] .lut_mask = "a55a";
defparam \adr_acc[11] .operation_mode = "normal";
defparam \adr_acc[11] .output_mode = "reg_only";
defparam \adr_acc[11] .register_cascade_mode = "off";
defparam \adr_acc[11] .sum_lutc_input = "cin";
defparam \adr_acc[11] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X13_Y11
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M4K_X13_Y3
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h33333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
// synopsys translate_on

// Location: M4K_X13_Y8
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
// synopsys translate_on

// Location: M4K_X13_Y9
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
// synopsys translate_on

// Location: M4K_X13_Y5
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
// synopsys translate_on

// Location: M4K_X13_Y4
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
// synopsys translate_on

// Location: M4K_X13_Y7
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y6
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y1
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y10
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y12
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y2
cyclone_ram_block \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({adr_acc[11],adr_acc[10],adr_acc[9],adr_acc[8],adr_acc[7],adr_acc[6],adr_acc[5],adr_acc[4],adr_acc[3],adr_acc[2],adr_acc[1],adr_acc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sindds_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "dds_sanjiao.mif";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "sindds:sindds_inst|altsyncram:altsyncram_component|altsyncram_um31:auto_generated|ALTSYNCRAM";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sindds_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [12]),
	.regout(),
	.padio(period[12]));
// synopsys translate_off
defparam \period[12]~I .input_async_reset = "none";
defparam \period[12]~I .input_power_up = "low";
defparam \period[12]~I .input_register_mode = "none";
defparam \period[12]~I .input_sync_reset = "none";
defparam \period[12]~I .oe_async_reset = "none";
defparam \period[12]~I .oe_power_up = "low";
defparam \period[12]~I .oe_register_mode = "none";
defparam \period[12]~I .oe_sync_reset = "none";
defparam \period[12]~I .operation_mode = "input";
defparam \period[12]~I .output_async_reset = "none";
defparam \period[12]~I .output_power_up = "low";
defparam \period[12]~I .output_register_mode = "none";
defparam \period[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [7]),
	.regout(),
	.padio(period[7]));
// synopsys translate_off
defparam \period[7]~I .input_async_reset = "none";
defparam \period[7]~I .input_power_up = "low";
defparam \period[7]~I .input_register_mode = "none";
defparam \period[7]~I .input_sync_reset = "none";
defparam \period[7]~I .oe_async_reset = "none";
defparam \period[7]~I .oe_power_up = "low";
defparam \period[7]~I .oe_register_mode = "none";
defparam \period[7]~I .oe_sync_reset = "none";
defparam \period[7]~I .operation_mode = "input";
defparam \period[7]~I .output_async_reset = "none";
defparam \period[7]~I .output_power_up = "low";
defparam \period[7]~I .output_register_mode = "none";
defparam \period[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [2]),
	.regout(),
	.padio(period[2]));
// synopsys translate_off
defparam \period[2]~I .input_async_reset = "none";
defparam \period[2]~I .input_power_up = "low";
defparam \period[2]~I .input_register_mode = "none";
defparam \period[2]~I .input_sync_reset = "none";
defparam \period[2]~I .oe_async_reset = "none";
defparam \period[2]~I .oe_power_up = "low";
defparam \period[2]~I .oe_register_mode = "none";
defparam \period[2]~I .oe_sync_reset = "none";
defparam \period[2]~I .operation_mode = "input";
defparam \period[2]~I .output_async_reset = "none";
defparam \period[2]~I .output_power_up = "low";
defparam \period[2]~I .output_register_mode = "none";
defparam \period[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [1]),
	.regout(),
	.padio(period[1]));
// synopsys translate_off
defparam \period[1]~I .input_async_reset = "none";
defparam \period[1]~I .input_power_up = "low";
defparam \period[1]~I .input_register_mode = "none";
defparam \period[1]~I .input_sync_reset = "none";
defparam \period[1]~I .oe_async_reset = "none";
defparam \period[1]~I .oe_power_up = "low";
defparam \period[1]~I .oe_register_mode = "none";
defparam \period[1]~I .oe_sync_reset = "none";
defparam \period[1]~I .operation_mode = "input";
defparam \period[1]~I .output_async_reset = "none";
defparam \period[1]~I .output_power_up = "low";
defparam \period[1]~I .output_register_mode = "none";
defparam \period[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [0]),
	.regout(),
	.padio(period[0]));
// synopsys translate_off
defparam \period[0]~I .input_async_reset = "none";
defparam \period[0]~I .input_power_up = "low";
defparam \period[0]~I .input_register_mode = "none";
defparam \period[0]~I .input_sync_reset = "none";
defparam \period[0]~I .oe_async_reset = "none";
defparam \period[0]~I .oe_power_up = "low";
defparam \period[0]~I .oe_register_mode = "none";
defparam \period[0]~I .oe_sync_reset = "none";
defparam \period[0]~I .operation_mode = "input";
defparam \period[0]~I .output_async_reset = "none";
defparam \period[0]~I .output_power_up = "low";
defparam \period[0]~I .output_register_mode = "none";
defparam \period[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y7_N2
cyclone_lcell \Add2~75 (
// Equation(s):
// \Add2~75_combout  = (!\period~combout [0])
// \Add2~77  = CARRY((\period~combout [0]))
// \Add2~77COUT1_100  = CARRY((\period~combout [0]))

	.clk(gnd),
	.dataa(\period~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~77 ),
	.cout1(\Add2~77COUT1_100 ));
// synopsys translate_off
defparam \Add2~75 .lut_mask = "55aa";
defparam \Add2~75 .operation_mode = "arithmetic";
defparam \Add2~75 .output_mode = "comb_only";
defparam \Add2~75 .register_cascade_mode = "off";
defparam \Add2~75 .sum_lutc_input = "datac";
defparam \Add2~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y7_N3
cyclone_lcell \Add2~70 (
// Equation(s):
// \Add2~70_combout  = \period~combout [1] $ ((((!\Add2~77 ))))
// \Add2~72  = CARRY((!\period~combout [1] & ((!\Add2~77 ))))
// \Add2~72COUT1_102  = CARRY((!\period~combout [1] & ((!\Add2~77COUT1_100 ))))

	.clk(gnd),
	.dataa(\period~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~77 ),
	.cin1(\Add2~77COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~72 ),
	.cout1(\Add2~72COUT1_102 ));
// synopsys translate_off
defparam \Add2~70 .cin0_used = "true";
defparam \Add2~70 .cin1_used = "true";
defparam \Add2~70 .lut_mask = "a505";
defparam \Add2~70 .operation_mode = "arithmetic";
defparam \Add2~70 .output_mode = "comb_only";
defparam \Add2~70 .register_cascade_mode = "off";
defparam \Add2~70 .sum_lutc_input = "cin";
defparam \Add2~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y7_N4
cyclone_lcell \Add2~65 (
// Equation(s):
// \Add2~65_combout  = (\period~combout [2] $ ((\Add2~72 )))
// \Add2~67  = CARRY(((\period~combout [2]) # (!\Add2~72COUT1_102 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\period~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~72 ),
	.cin1(\Add2~72COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~65_combout ),
	.regout(),
	.cout(\Add2~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~65 .cin0_used = "true";
defparam \Add2~65 .cin1_used = "true";
defparam \Add2~65 .lut_mask = "3ccf";
defparam \Add2~65 .operation_mode = "arithmetic";
defparam \Add2~65 .output_mode = "comb_only";
defparam \Add2~65 .register_cascade_mode = "off";
defparam \Add2~65 .sum_lutc_input = "cin";
defparam \Add2~65 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [6]),
	.regout(),
	.padio(period[6]));
// synopsys translate_off
defparam \period[6]~I .input_async_reset = "none";
defparam \period[6]~I .input_power_up = "low";
defparam \period[6]~I .input_register_mode = "none";
defparam \period[6]~I .input_sync_reset = "none";
defparam \period[6]~I .oe_async_reset = "none";
defparam \period[6]~I .oe_power_up = "low";
defparam \period[6]~I .oe_register_mode = "none";
defparam \period[6]~I .oe_sync_reset = "none";
defparam \period[6]~I .operation_mode = "input";
defparam \period[6]~I .output_async_reset = "none";
defparam \period[6]~I .output_power_up = "low";
defparam \period[6]~I .output_register_mode = "none";
defparam \period[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [5]),
	.regout(),
	.padio(period[5]));
// synopsys translate_off
defparam \period[5]~I .input_async_reset = "none";
defparam \period[5]~I .input_power_up = "low";
defparam \period[5]~I .input_register_mode = "none";
defparam \period[5]~I .input_sync_reset = "none";
defparam \period[5]~I .oe_async_reset = "none";
defparam \period[5]~I .oe_power_up = "low";
defparam \period[5]~I .oe_register_mode = "none";
defparam \period[5]~I .oe_sync_reset = "none";
defparam \period[5]~I .operation_mode = "input";
defparam \period[5]~I .output_async_reset = "none";
defparam \period[5]~I .output_power_up = "low";
defparam \period[5]~I .output_register_mode = "none";
defparam \period[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [4]),
	.regout(),
	.padio(period[4]));
// synopsys translate_off
defparam \period[4]~I .input_async_reset = "none";
defparam \period[4]~I .input_power_up = "low";
defparam \period[4]~I .input_register_mode = "none";
defparam \period[4]~I .input_sync_reset = "none";
defparam \period[4]~I .oe_async_reset = "none";
defparam \period[4]~I .oe_power_up = "low";
defparam \period[4]~I .oe_register_mode = "none";
defparam \period[4]~I .oe_sync_reset = "none";
defparam \period[4]~I .operation_mode = "input";
defparam \period[4]~I .output_async_reset = "none";
defparam \period[4]~I .output_power_up = "low";
defparam \period[4]~I .output_register_mode = "none";
defparam \period[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [3]),
	.regout(),
	.padio(period[3]));
// synopsys translate_off
defparam \period[3]~I .input_async_reset = "none";
defparam \period[3]~I .input_power_up = "low";
defparam \period[3]~I .input_register_mode = "none";
defparam \period[3]~I .input_sync_reset = "none";
defparam \period[3]~I .oe_async_reset = "none";
defparam \period[3]~I .oe_power_up = "low";
defparam \period[3]~I .oe_register_mode = "none";
defparam \period[3]~I .oe_sync_reset = "none";
defparam \period[3]~I .operation_mode = "input";
defparam \period[3]~I .output_async_reset = "none";
defparam \period[3]~I .output_power_up = "low";
defparam \period[3]~I .output_register_mode = "none";
defparam \period[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y7_N5
cyclone_lcell \Add2~60 (
// Equation(s):
// \Add2~60_combout  = \period~combout [3] $ ((((!\Add2~67 ))))
// \Add2~62  = CARRY((!\period~combout [3] & ((!\Add2~67 ))))
// \Add2~62COUT1_104  = CARRY((!\period~combout [3] & ((!\Add2~67 ))))

	.clk(gnd),
	.dataa(\period~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~62 ),
	.cout1(\Add2~62COUT1_104 ));
// synopsys translate_off
defparam \Add2~60 .cin_used = "true";
defparam \Add2~60 .lut_mask = "a505";
defparam \Add2~60 .operation_mode = "arithmetic";
defparam \Add2~60 .output_mode = "comb_only";
defparam \Add2~60 .register_cascade_mode = "off";
defparam \Add2~60 .sum_lutc_input = "cin";
defparam \Add2~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y7_N6
cyclone_lcell \Add2~55 (
// Equation(s):
// \Add2~55_combout  = (\period~combout [4] $ (((!\Add2~67  & \Add2~62 ) # (\Add2~67  & \Add2~62COUT1_104 ))))
// \Add2~57  = CARRY(((\period~combout [4]) # (!\Add2~62 )))
// \Add2~57COUT1_106  = CARRY(((\period~combout [4]) # (!\Add2~62COUT1_104 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\period~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~67 ),
	.cin0(\Add2~62 ),
	.cin1(\Add2~62COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~57 ),
	.cout1(\Add2~57COUT1_106 ));
// synopsys translate_off
defparam \Add2~55 .cin0_used = "true";
defparam \Add2~55 .cin1_used = "true";
defparam \Add2~55 .cin_used = "true";
defparam \Add2~55 .lut_mask = "3ccf";
defparam \Add2~55 .operation_mode = "arithmetic";
defparam \Add2~55 .output_mode = "comb_only";
defparam \Add2~55 .register_cascade_mode = "off";
defparam \Add2~55 .sum_lutc_input = "cin";
defparam \Add2~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y7_N7
cyclone_lcell \Add2~80 (
// Equation(s):
// \Add2~80_combout  = \period~combout [5] $ ((((!(!\Add2~67  & \Add2~57 ) # (\Add2~67  & \Add2~57COUT1_106 )))))
// \Add2~82  = CARRY((!\period~combout [5] & ((!\Add2~57 ))))
// \Add2~82COUT1_108  = CARRY((!\period~combout [5] & ((!\Add2~57COUT1_106 ))))

	.clk(gnd),
	.dataa(\period~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~67 ),
	.cin0(\Add2~57 ),
	.cin1(\Add2~57COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~82 ),
	.cout1(\Add2~82COUT1_108 ));
// synopsys translate_off
defparam \Add2~80 .cin0_used = "true";
defparam \Add2~80 .cin1_used = "true";
defparam \Add2~80 .cin_used = "true";
defparam \Add2~80 .lut_mask = "a505";
defparam \Add2~80 .operation_mode = "arithmetic";
defparam \Add2~80 .output_mode = "comb_only";
defparam \Add2~80 .register_cascade_mode = "off";
defparam \Add2~80 .sum_lutc_input = "cin";
defparam \Add2~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y7_N8
cyclone_lcell \Add2~15 (
// Equation(s):
// \Add2~15_combout  = \period~combout [6] $ (((((!\Add2~67  & \Add2~82 ) # (\Add2~67  & \Add2~82COUT1_108 )))))
// \Add2~17  = CARRY((\period~combout [6]) # ((!\Add2~82 )))
// \Add2~17COUT1_110  = CARRY((\period~combout [6]) # ((!\Add2~82COUT1_108 )))

	.clk(gnd),
	.dataa(\period~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~67 ),
	.cin0(\Add2~82 ),
	.cin1(\Add2~82COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~17 ),
	.cout1(\Add2~17COUT1_110 ));
// synopsys translate_off
defparam \Add2~15 .cin0_used = "true";
defparam \Add2~15 .cin1_used = "true";
defparam \Add2~15 .cin_used = "true";
defparam \Add2~15 .lut_mask = "5aaf";
defparam \Add2~15 .operation_mode = "arithmetic";
defparam \Add2~15 .output_mode = "comb_only";
defparam \Add2~15 .register_cascade_mode = "off";
defparam \Add2~15 .sum_lutc_input = "cin";
defparam \Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y7_N9
cyclone_lcell \Add2~10 (
// Equation(s):
// \Add2~10_combout  = \period~combout [7] $ ((((!(!\Add2~67  & \Add2~17 ) # (\Add2~67  & \Add2~17COUT1_110 )))))
// \Add2~12  = CARRY((!\period~combout [7] & ((!\Add2~17COUT1_110 ))))

	.clk(gnd),
	.dataa(\period~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~67 ),
	.cin0(\Add2~17 ),
	.cin1(\Add2~17COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~10_combout ),
	.regout(),
	.cout(\Add2~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~10 .cin0_used = "true";
defparam \Add2~10 .cin1_used = "true";
defparam \Add2~10 .cin_used = "true";
defparam \Add2~10 .lut_mask = "a505";
defparam \Add2~10 .operation_mode = "arithmetic";
defparam \Add2~10 .output_mode = "comb_only";
defparam \Add2~10 .register_cascade_mode = "off";
defparam \Add2~10 .sum_lutc_input = "cin";
defparam \Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [11]),
	.regout(),
	.padio(period[11]));
// synopsys translate_off
defparam \period[11]~I .input_async_reset = "none";
defparam \period[11]~I .input_power_up = "low";
defparam \period[11]~I .input_register_mode = "none";
defparam \period[11]~I .input_sync_reset = "none";
defparam \period[11]~I .oe_async_reset = "none";
defparam \period[11]~I .oe_power_up = "low";
defparam \period[11]~I .oe_register_mode = "none";
defparam \period[11]~I .oe_sync_reset = "none";
defparam \period[11]~I .operation_mode = "input";
defparam \period[11]~I .output_async_reset = "none";
defparam \period[11]~I .output_power_up = "low";
defparam \period[11]~I .output_register_mode = "none";
defparam \period[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [10]),
	.regout(),
	.padio(period[10]));
// synopsys translate_off
defparam \period[10]~I .input_async_reset = "none";
defparam \period[10]~I .input_power_up = "low";
defparam \period[10]~I .input_register_mode = "none";
defparam \period[10]~I .input_sync_reset = "none";
defparam \period[10]~I .oe_async_reset = "none";
defparam \period[10]~I .oe_power_up = "low";
defparam \period[10]~I .oe_register_mode = "none";
defparam \period[10]~I .oe_sync_reset = "none";
defparam \period[10]~I .operation_mode = "input";
defparam \period[10]~I .output_async_reset = "none";
defparam \period[10]~I .output_power_up = "low";
defparam \period[10]~I .output_register_mode = "none";
defparam \period[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [9]),
	.regout(),
	.padio(period[9]));
// synopsys translate_off
defparam \period[9]~I .input_async_reset = "none";
defparam \period[9]~I .input_power_up = "low";
defparam \period[9]~I .input_register_mode = "none";
defparam \period[9]~I .input_sync_reset = "none";
defparam \period[9]~I .oe_async_reset = "none";
defparam \period[9]~I .oe_power_up = "low";
defparam \period[9]~I .oe_register_mode = "none";
defparam \period[9]~I .oe_sync_reset = "none";
defparam \period[9]~I .operation_mode = "input";
defparam \period[9]~I .output_async_reset = "none";
defparam \period[9]~I .output_power_up = "low";
defparam \period[9]~I .output_register_mode = "none";
defparam \period[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [8]),
	.regout(),
	.padio(period[8]));
// synopsys translate_off
defparam \period[8]~I .input_async_reset = "none";
defparam \period[8]~I .input_power_up = "low";
defparam \period[8]~I .input_register_mode = "none";
defparam \period[8]~I .input_sync_reset = "none";
defparam \period[8]~I .oe_async_reset = "none";
defparam \period[8]~I .oe_power_up = "low";
defparam \period[8]~I .oe_register_mode = "none";
defparam \period[8]~I .oe_sync_reset = "none";
defparam \period[8]~I .operation_mode = "input";
defparam \period[8]~I .output_async_reset = "none";
defparam \period[8]~I .output_power_up = "low";
defparam \period[8]~I .output_register_mode = "none";
defparam \period[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y6_N0
cyclone_lcell \Add2~45 (
// Equation(s):
// \Add2~45_combout  = \period~combout [8] $ ((((\Add2~12 ))))
// \Add2~47  = CARRY((\period~combout [8]) # ((!\Add2~12 )))
// \Add2~47COUT1_112  = CARRY((\period~combout [8]) # ((!\Add2~12 )))

	.clk(gnd),
	.dataa(\period~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~47 ),
	.cout1(\Add2~47COUT1_112 ));
// synopsys translate_off
defparam \Add2~45 .cin_used = "true";
defparam \Add2~45 .lut_mask = "5aaf";
defparam \Add2~45 .operation_mode = "arithmetic";
defparam \Add2~45 .output_mode = "comb_only";
defparam \Add2~45 .register_cascade_mode = "off";
defparam \Add2~45 .sum_lutc_input = "cin";
defparam \Add2~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y6_N1
cyclone_lcell \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (\period~combout [9] $ ((!(!\Add2~12  & \Add2~47 ) # (\Add2~12  & \Add2~47COUT1_112 ))))
// \Add2~52  = CARRY(((!\period~combout [9] & !\Add2~47 )))
// \Add2~52COUT1_114  = CARRY(((!\period~combout [9] & !\Add2~47COUT1_112 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\period~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~12 ),
	.cin0(\Add2~47 ),
	.cin1(\Add2~47COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~52 ),
	.cout1(\Add2~52COUT1_114 ));
// synopsys translate_off
defparam \Add2~50 .cin0_used = "true";
defparam \Add2~50 .cin1_used = "true";
defparam \Add2~50 .cin_used = "true";
defparam \Add2~50 .lut_mask = "c303";
defparam \Add2~50 .operation_mode = "arithmetic";
defparam \Add2~50 .output_mode = "comb_only";
defparam \Add2~50 .register_cascade_mode = "off";
defparam \Add2~50 .sum_lutc_input = "cin";
defparam \Add2~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y6_N2
cyclone_lcell \Add2~40 (
// Equation(s):
// \Add2~40_combout  = \period~combout [10] $ (((((!\Add2~12  & \Add2~52 ) # (\Add2~12  & \Add2~52COUT1_114 )))))
// \Add2~42  = CARRY((\period~combout [10]) # ((!\Add2~52 )))
// \Add2~42COUT1_116  = CARRY((\period~combout [10]) # ((!\Add2~52COUT1_114 )))

	.clk(gnd),
	.dataa(\period~combout [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~12 ),
	.cin0(\Add2~52 ),
	.cin1(\Add2~52COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~42 ),
	.cout1(\Add2~42COUT1_116 ));
// synopsys translate_off
defparam \Add2~40 .cin0_used = "true";
defparam \Add2~40 .cin1_used = "true";
defparam \Add2~40 .cin_used = "true";
defparam \Add2~40 .lut_mask = "5aaf";
defparam \Add2~40 .operation_mode = "arithmetic";
defparam \Add2~40 .output_mode = "comb_only";
defparam \Add2~40 .register_cascade_mode = "off";
defparam \Add2~40 .sum_lutc_input = "cin";
defparam \Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y6_N3
cyclone_lcell \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (\period~combout [11] $ ((!(!\Add2~12  & \Add2~42 ) # (\Add2~12  & \Add2~42COUT1_116 ))))
// \Add2~32  = CARRY(((!\period~combout [11] & !\Add2~42 )))
// \Add2~32COUT1_118  = CARRY(((!\period~combout [11] & !\Add2~42COUT1_116 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\period~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~12 ),
	.cin0(\Add2~42 ),
	.cin1(\Add2~42COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~32 ),
	.cout1(\Add2~32COUT1_118 ));
// synopsys translate_off
defparam \Add2~30 .cin0_used = "true";
defparam \Add2~30 .cin1_used = "true";
defparam \Add2~30 .cin_used = "true";
defparam \Add2~30 .lut_mask = "c303";
defparam \Add2~30 .operation_mode = "arithmetic";
defparam \Add2~30 .output_mode = "comb_only";
defparam \Add2~30 .register_cascade_mode = "off";
defparam \Add2~30 .sum_lutc_input = "cin";
defparam \Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y6_N4
cyclone_lcell \Add2~25 (
// Equation(s):
// \Add2~25_combout  = (\period~combout [12] $ (((!\Add2~12  & \Add2~32 ) # (\Add2~12  & \Add2~32COUT1_118 ))))
// \Add2~27  = CARRY(((\period~combout [12]) # (!\Add2~32COUT1_118 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\period~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~12 ),
	.cin0(\Add2~32 ),
	.cin1(\Add2~32COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~25_combout ),
	.regout(),
	.cout(\Add2~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~25 .cin0_used = "true";
defparam \Add2~25 .cin1_used = "true";
defparam \Add2~25 .cin_used = "true";
defparam \Add2~25 .lut_mask = "3ccf";
defparam \Add2~25 .operation_mode = "arithmetic";
defparam \Add2~25 .output_mode = "comb_only";
defparam \Add2~25 .register_cascade_mode = "off";
defparam \Add2~25 .sum_lutc_input = "cin";
defparam \Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [15]),
	.regout(),
	.padio(period[15]));
// synopsys translate_off
defparam \period[15]~I .input_async_reset = "none";
defparam \period[15]~I .input_power_up = "low";
defparam \period[15]~I .input_register_mode = "none";
defparam \period[15]~I .input_sync_reset = "none";
defparam \period[15]~I .oe_async_reset = "none";
defparam \period[15]~I .oe_power_up = "low";
defparam \period[15]~I .oe_register_mode = "none";
defparam \period[15]~I .oe_sync_reset = "none";
defparam \period[15]~I .operation_mode = "input";
defparam \period[15]~I .output_async_reset = "none";
defparam \period[15]~I .output_power_up = "low";
defparam \period[15]~I .output_register_mode = "none";
defparam \period[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [14]),
	.regout(),
	.padio(period[14]));
// synopsys translate_off
defparam \period[14]~I .input_async_reset = "none";
defparam \period[14]~I .input_power_up = "low";
defparam \period[14]~I .input_register_mode = "none";
defparam \period[14]~I .input_sync_reset = "none";
defparam \period[14]~I .oe_async_reset = "none";
defparam \period[14]~I .oe_power_up = "low";
defparam \period[14]~I .oe_register_mode = "none";
defparam \period[14]~I .oe_sync_reset = "none";
defparam \period[14]~I .operation_mode = "input";
defparam \period[14]~I .output_async_reset = "none";
defparam \period[14]~I .output_power_up = "low";
defparam \period[14]~I .output_register_mode = "none";
defparam \period[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \period[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\period~combout [13]),
	.regout(),
	.padio(period[13]));
// synopsys translate_off
defparam \period[13]~I .input_async_reset = "none";
defparam \period[13]~I .input_power_up = "low";
defparam \period[13]~I .input_register_mode = "none";
defparam \period[13]~I .input_sync_reset = "none";
defparam \period[13]~I .oe_async_reset = "none";
defparam \period[13]~I .oe_power_up = "low";
defparam \period[13]~I .oe_register_mode = "none";
defparam \period[13]~I .oe_sync_reset = "none";
defparam \period[13]~I .operation_mode = "input";
defparam \period[13]~I .output_async_reset = "none";
defparam \period[13]~I .output_power_up = "low";
defparam \period[13]~I .output_register_mode = "none";
defparam \period[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y6_N5
cyclone_lcell \Add2~35 (
// Equation(s):
// \Add2~35_combout  = (\period~combout [13] $ ((!\Add2~27 )))
// \Add2~37  = CARRY(((!\period~combout [13] & !\Add2~27 )))
// \Add2~37COUT1_120  = CARRY(((!\period~combout [13] & !\Add2~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\period~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~37 ),
	.cout1(\Add2~37COUT1_120 ));
// synopsys translate_off
defparam \Add2~35 .cin_used = "true";
defparam \Add2~35 .lut_mask = "c303";
defparam \Add2~35 .operation_mode = "arithmetic";
defparam \Add2~35 .output_mode = "comb_only";
defparam \Add2~35 .register_cascade_mode = "off";
defparam \Add2~35 .sum_lutc_input = "cin";
defparam \Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y6_N6
cyclone_lcell \Add2~20 (
// Equation(s):
// \Add2~20_combout  = \period~combout [14] $ (((((!\Add2~27  & \Add2~37 ) # (\Add2~27  & \Add2~37COUT1_120 )))))
// \Add2~22  = CARRY((\period~combout [14]) # ((!\Add2~37 )))
// \Add2~22COUT1_122  = CARRY((\period~combout [14]) # ((!\Add2~37COUT1_120 )))

	.clk(gnd),
	.dataa(\period~combout [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~27 ),
	.cin0(\Add2~37 ),
	.cin1(\Add2~37COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~22 ),
	.cout1(\Add2~22COUT1_122 ));
// synopsys translate_off
defparam \Add2~20 .cin0_used = "true";
defparam \Add2~20 .cin1_used = "true";
defparam \Add2~20 .cin_used = "true";
defparam \Add2~20 .lut_mask = "5aaf";
defparam \Add2~20 .operation_mode = "arithmetic";
defparam \Add2~20 .output_mode = "comb_only";
defparam \Add2~20 .register_cascade_mode = "off";
defparam \Add2~20 .sum_lutc_input = "cin";
defparam \Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y6_N7
cyclone_lcell \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \period~combout [15] $ ((((!(!\Add2~27  & \Add2~22 ) # (\Add2~27  & \Add2~22COUT1_122 )))))
// \Add2~2  = CARRY((!\period~combout [15] & ((!\Add2~22 ))))
// \Add2~2COUT1_124  = CARRY((!\period~combout [15] & ((!\Add2~22COUT1_122 ))))

	.clk(gnd),
	.dataa(\period~combout [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~27 ),
	.cin0(\Add2~22 ),
	.cin1(\Add2~22COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~2 ),
	.cout1(\Add2~2COUT1_124 ));
// synopsys translate_off
defparam \Add2~0 .cin0_used = "true";
defparam \Add2~0 .cin1_used = "true";
defparam \Add2~0 .cin_used = "true";
defparam \Add2~0 .lut_mask = "a505";
defparam \Add2~0 .operation_mode = "arithmetic";
defparam \Add2~0 .output_mode = "comb_only";
defparam \Add2~0 .register_cascade_mode = "off";
defparam \Add2~0 .sum_lutc_input = "cin";
defparam \Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y6_N8
cyclone_lcell \Add2~5 (
// Equation(s):
// \Add2~5_combout  = (((!(!\Add2~27  & \Add2~2 ) # (\Add2~27  & \Add2~2COUT1_124 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~27 ),
	.cin0(\Add2~2 ),
	.cin1(\Add2~2COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~5 .cin0_used = "true";
defparam \Add2~5 .cin1_used = "true";
defparam \Add2~5 .cin_used = "true";
defparam \Add2~5 .lut_mask = "0f0f";
defparam \Add2~5 .operation_mode = "normal";
defparam \Add2~5 .output_mode = "comb_only";
defparam \Add2~5 .register_cascade_mode = "off";
defparam \Add2~5 .sum_lutc_input = "cin";
defparam \Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N4
cyclone_lcell \CNT[0] (
// Equation(s):
// CNT[0] = DFFEAS(((!CNT[0])), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[0]~47  = CARRY(((CNT[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[0]),
	.cout(\CNT[0]~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \CNT[0] .lut_mask = "33cc";
defparam \CNT[0] .operation_mode = "arithmetic";
defparam \CNT[0] .output_mode = "reg_only";
defparam \CNT[0] .register_cascade_mode = "off";
defparam \CNT[0] .sum_lutc_input = "datac";
defparam \CNT[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y7_N5
cyclone_lcell \CNT[1] (
// Equation(s):
// CNT[1] = DFFEAS(CNT[1] $ ((((\CNT[0]~47 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[1]~45  = CARRY(((!\CNT[0]~47 )) # (!CNT[1]))
// \CNT[1]~45COUT1_90  = CARRY(((!\CNT[0]~47 )) # (!CNT[1]))

	.clk(\clk~combout ),
	.dataa(CNT[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[0]~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[1]),
	.cout(),
	.cout0(\CNT[1]~45 ),
	.cout1(\CNT[1]~45COUT1_90 ));
// synopsys translate_off
defparam \CNT[1] .cin_used = "true";
defparam \CNT[1] .lut_mask = "5a5f";
defparam \CNT[1] .operation_mode = "arithmetic";
defparam \CNT[1] .output_mode = "reg_only";
defparam \CNT[1] .register_cascade_mode = "off";
defparam \CNT[1] .sum_lutc_input = "cin";
defparam \CNT[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y7_N6
cyclone_lcell \CNT[2] (
// Equation(s):
// CNT[2] = DFFEAS(CNT[2] $ ((((!(!\CNT[0]~47  & \CNT[1]~45 ) # (\CNT[0]~47  & \CNT[1]~45COUT1_90 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[2]~43  = CARRY((CNT[2] & ((!\CNT[1]~45 ))))
// \CNT[2]~43COUT1_92  = CARRY((CNT[2] & ((!\CNT[1]~45COUT1_90 ))))

	.clk(\clk~combout ),
	.dataa(CNT[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[0]~47 ),
	.cin0(\CNT[1]~45 ),
	.cin1(\CNT[1]~45COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[2]),
	.cout(),
	.cout0(\CNT[2]~43 ),
	.cout1(\CNT[2]~43COUT1_92 ));
// synopsys translate_off
defparam \CNT[2] .cin0_used = "true";
defparam \CNT[2] .cin1_used = "true";
defparam \CNT[2] .cin_used = "true";
defparam \CNT[2] .lut_mask = "a50a";
defparam \CNT[2] .operation_mode = "arithmetic";
defparam \CNT[2] .output_mode = "reg_only";
defparam \CNT[2] .register_cascade_mode = "off";
defparam \CNT[2] .sum_lutc_input = "cin";
defparam \CNT[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y7_N7
cyclone_lcell \CNT[3] (
// Equation(s):
// CNT[3] = DFFEAS(CNT[3] $ (((((!\CNT[0]~47  & \CNT[2]~43 ) # (\CNT[0]~47  & \CNT[2]~43COUT1_92 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[3]~41  = CARRY(((!\CNT[2]~43 )) # (!CNT[3]))
// \CNT[3]~41COUT1_94  = CARRY(((!\CNT[2]~43COUT1_92 )) # (!CNT[3]))

	.clk(\clk~combout ),
	.dataa(CNT[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[0]~47 ),
	.cin0(\CNT[2]~43 ),
	.cin1(\CNT[2]~43COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[3]),
	.cout(),
	.cout0(\CNT[3]~41 ),
	.cout1(\CNT[3]~41COUT1_94 ));
// synopsys translate_off
defparam \CNT[3] .cin0_used = "true";
defparam \CNT[3] .cin1_used = "true";
defparam \CNT[3] .cin_used = "true";
defparam \CNT[3] .lut_mask = "5a5f";
defparam \CNT[3] .operation_mode = "arithmetic";
defparam \CNT[3] .output_mode = "reg_only";
defparam \CNT[3] .register_cascade_mode = "off";
defparam \CNT[3] .sum_lutc_input = "cin";
defparam \CNT[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y7_N8
cyclone_lcell \CNT[4] (
// Equation(s):
// CNT[4] = DFFEAS((CNT[4] $ ((!(!\CNT[0]~47  & \CNT[3]~41 ) # (\CNT[0]~47  & \CNT[3]~41COUT1_94 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[4]~39  = CARRY(((CNT[4] & !\CNT[3]~41 )))
// \CNT[4]~39COUT1_96  = CARRY(((CNT[4] & !\CNT[3]~41COUT1_94 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[0]~47 ),
	.cin0(\CNT[3]~41 ),
	.cin1(\CNT[3]~41COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[4]),
	.cout(),
	.cout0(\CNT[4]~39 ),
	.cout1(\CNT[4]~39COUT1_96 ));
// synopsys translate_off
defparam \CNT[4] .cin0_used = "true";
defparam \CNT[4] .cin1_used = "true";
defparam \CNT[4] .cin_used = "true";
defparam \CNT[4] .lut_mask = "c30c";
defparam \CNT[4] .operation_mode = "arithmetic";
defparam \CNT[4] .output_mode = "reg_only";
defparam \CNT[4] .register_cascade_mode = "off";
defparam \CNT[4] .sum_lutc_input = "cin";
defparam \CNT[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y7_N9
cyclone_lcell \CNT[5] (
// Equation(s):
// CNT[5] = DFFEAS(CNT[5] $ (((((!\CNT[0]~47  & \CNT[4]~39 ) # (\CNT[0]~47  & \CNT[4]~39COUT1_96 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[5]~49  = CARRY(((!\CNT[4]~39COUT1_96 )) # (!CNT[5]))

	.clk(\clk~combout ),
	.dataa(CNT[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[0]~47 ),
	.cin0(\CNT[4]~39 ),
	.cin1(\CNT[4]~39COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[5]),
	.cout(\CNT[5]~49 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \CNT[5] .cin0_used = "true";
defparam \CNT[5] .cin1_used = "true";
defparam \CNT[5] .cin_used = "true";
defparam \CNT[5] .lut_mask = "5a5f";
defparam \CNT[5] .operation_mode = "arithmetic";
defparam \CNT[5] .output_mode = "reg_only";
defparam \CNT[5] .register_cascade_mode = "off";
defparam \CNT[5] .sum_lutc_input = "cin";
defparam \CNT[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N0
cyclone_lcell \CNT[6] (
// Equation(s):
// CNT[6] = DFFEAS((CNT[6] $ ((!\CNT[5]~49 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[6]~23  = CARRY(((CNT[6] & !\CNT[5]~49 )))
// \CNT[6]~23COUT1_98  = CARRY(((CNT[6] & !\CNT[5]~49 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[5]~49 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[6]),
	.cout(),
	.cout0(\CNT[6]~23 ),
	.cout1(\CNT[6]~23COUT1_98 ));
// synopsys translate_off
defparam \CNT[6] .cin_used = "true";
defparam \CNT[6] .lut_mask = "c30c";
defparam \CNT[6] .operation_mode = "arithmetic";
defparam \CNT[6] .output_mode = "reg_only";
defparam \CNT[6] .register_cascade_mode = "off";
defparam \CNT[6] .sum_lutc_input = "cin";
defparam \CNT[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N1
cyclone_lcell \CNT[7] (
// Equation(s):
// CNT[7] = DFFEAS(CNT[7] $ (((((!\CNT[5]~49  & \CNT[6]~23 ) # (\CNT[5]~49  & \CNT[6]~23COUT1_98 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[7]~21  = CARRY(((!\CNT[6]~23 )) # (!CNT[7]))
// \CNT[7]~21COUT1_100  = CARRY(((!\CNT[6]~23COUT1_98 )) # (!CNT[7]))

	.clk(\clk~combout ),
	.dataa(CNT[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[5]~49 ),
	.cin0(\CNT[6]~23 ),
	.cin1(\CNT[6]~23COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[7]),
	.cout(),
	.cout0(\CNT[7]~21 ),
	.cout1(\CNT[7]~21COUT1_100 ));
// synopsys translate_off
defparam \CNT[7] .cin0_used = "true";
defparam \CNT[7] .cin1_used = "true";
defparam \CNT[7] .cin_used = "true";
defparam \CNT[7] .lut_mask = "5a5f";
defparam \CNT[7] .operation_mode = "arithmetic";
defparam \CNT[7] .output_mode = "reg_only";
defparam \CNT[7] .register_cascade_mode = "off";
defparam \CNT[7] .sum_lutc_input = "cin";
defparam \CNT[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N2
cyclone_lcell \CNT[8] (
// Equation(s):
// CNT[8] = DFFEAS(CNT[8] $ ((((!(!\CNT[5]~49  & \CNT[7]~21 ) # (\CNT[5]~49  & \CNT[7]~21COUT1_100 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[8]~35  = CARRY((CNT[8] & ((!\CNT[7]~21 ))))
// \CNT[8]~35COUT1_102  = CARRY((CNT[8] & ((!\CNT[7]~21COUT1_100 ))))

	.clk(\clk~combout ),
	.dataa(CNT[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[5]~49 ),
	.cin0(\CNT[7]~21 ),
	.cin1(\CNT[7]~21COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[8]),
	.cout(),
	.cout0(\CNT[8]~35 ),
	.cout1(\CNT[8]~35COUT1_102 ));
// synopsys translate_off
defparam \CNT[8] .cin0_used = "true";
defparam \CNT[8] .cin1_used = "true";
defparam \CNT[8] .cin_used = "true";
defparam \CNT[8] .lut_mask = "a50a";
defparam \CNT[8] .operation_mode = "arithmetic";
defparam \CNT[8] .output_mode = "reg_only";
defparam \CNT[8] .register_cascade_mode = "off";
defparam \CNT[8] .sum_lutc_input = "cin";
defparam \CNT[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N3
cyclone_lcell \CNT[9] (
// Equation(s):
// CNT[9] = DFFEAS((CNT[9] $ (((!\CNT[5]~49  & \CNT[8]~35 ) # (\CNT[5]~49  & \CNT[8]~35COUT1_102 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[9]~37  = CARRY(((!\CNT[8]~35 ) # (!CNT[9])))
// \CNT[9]~37COUT1_104  = CARRY(((!\CNT[8]~35COUT1_102 ) # (!CNT[9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[5]~49 ),
	.cin0(\CNT[8]~35 ),
	.cin1(\CNT[8]~35COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[9]),
	.cout(),
	.cout0(\CNT[9]~37 ),
	.cout1(\CNT[9]~37COUT1_104 ));
// synopsys translate_off
defparam \CNT[9] .cin0_used = "true";
defparam \CNT[9] .cin1_used = "true";
defparam \CNT[9] .cin_used = "true";
defparam \CNT[9] .lut_mask = "3c3f";
defparam \CNT[9] .operation_mode = "arithmetic";
defparam \CNT[9] .output_mode = "reg_only";
defparam \CNT[9] .register_cascade_mode = "off";
defparam \CNT[9] .sum_lutc_input = "cin";
defparam \CNT[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N4
cyclone_lcell \CNT[10] (
// Equation(s):
// CNT[10] = DFFEAS((CNT[10] $ ((!(!\CNT[5]~49  & \CNT[9]~37 ) # (\CNT[5]~49  & \CNT[9]~37COUT1_104 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[10]~33  = CARRY(((CNT[10] & !\CNT[9]~37COUT1_104 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[5]~49 ),
	.cin0(\CNT[9]~37 ),
	.cin1(\CNT[9]~37COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[10]),
	.cout(\CNT[10]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \CNT[10] .cin0_used = "true";
defparam \CNT[10] .cin1_used = "true";
defparam \CNT[10] .cin_used = "true";
defparam \CNT[10] .lut_mask = "c30c";
defparam \CNT[10] .operation_mode = "arithmetic";
defparam \CNT[10] .output_mode = "reg_only";
defparam \CNT[10] .register_cascade_mode = "off";
defparam \CNT[10] .sum_lutc_input = "cin";
defparam \CNT[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N5
cyclone_lcell \CNT[11] (
// Equation(s):
// CNT[11] = DFFEAS((CNT[11] $ ((\CNT[10]~33 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[11]~29  = CARRY(((!\CNT[10]~33 ) # (!CNT[11])))
// \CNT[11]~29COUT1_106  = CARRY(((!\CNT[10]~33 ) # (!CNT[11])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[10]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[11]),
	.cout(),
	.cout0(\CNT[11]~29 ),
	.cout1(\CNT[11]~29COUT1_106 ));
// synopsys translate_off
defparam \CNT[11] .cin_used = "true";
defparam \CNT[11] .lut_mask = "3c3f";
defparam \CNT[11] .operation_mode = "arithmetic";
defparam \CNT[11] .output_mode = "reg_only";
defparam \CNT[11] .register_cascade_mode = "off";
defparam \CNT[11] .sum_lutc_input = "cin";
defparam \CNT[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N6
cyclone_lcell \CNT[12] (
// Equation(s):
// CNT[12] = DFFEAS(CNT[12] $ ((((!(!\CNT[10]~33  & \CNT[11]~29 ) # (\CNT[10]~33  & \CNT[11]~29COUT1_106 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[12]~27  = CARRY((CNT[12] & ((!\CNT[11]~29 ))))
// \CNT[12]~27COUT1_108  = CARRY((CNT[12] & ((!\CNT[11]~29COUT1_106 ))))

	.clk(\clk~combout ),
	.dataa(CNT[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[10]~33 ),
	.cin0(\CNT[11]~29 ),
	.cin1(\CNT[11]~29COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[12]),
	.cout(),
	.cout0(\CNT[12]~27 ),
	.cout1(\CNT[12]~27COUT1_108 ));
// synopsys translate_off
defparam \CNT[12] .cin0_used = "true";
defparam \CNT[12] .cin1_used = "true";
defparam \CNT[12] .cin_used = "true";
defparam \CNT[12] .lut_mask = "a50a";
defparam \CNT[12] .operation_mode = "arithmetic";
defparam \CNT[12] .output_mode = "reg_only";
defparam \CNT[12] .register_cascade_mode = "off";
defparam \CNT[12] .sum_lutc_input = "cin";
defparam \CNT[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N7
cyclone_lcell \CNT[13] (
// Equation(s):
// CNT[13] = DFFEAS(CNT[13] $ (((((!\CNT[10]~33  & \CNT[12]~27 ) # (\CNT[10]~33  & \CNT[12]~27COUT1_108 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[13]~31  = CARRY(((!\CNT[12]~27 )) # (!CNT[13]))
// \CNT[13]~31COUT1_110  = CARRY(((!\CNT[12]~27COUT1_108 )) # (!CNT[13]))

	.clk(\clk~combout ),
	.dataa(CNT[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[10]~33 ),
	.cin0(\CNT[12]~27 ),
	.cin1(\CNT[12]~27COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[13]),
	.cout(),
	.cout0(\CNT[13]~31 ),
	.cout1(\CNT[13]~31COUT1_110 ));
// synopsys translate_off
defparam \CNT[13] .cin0_used = "true";
defparam \CNT[13] .cin1_used = "true";
defparam \CNT[13] .cin_used = "true";
defparam \CNT[13] .lut_mask = "5a5f";
defparam \CNT[13] .operation_mode = "arithmetic";
defparam \CNT[13] .output_mode = "reg_only";
defparam \CNT[13] .register_cascade_mode = "off";
defparam \CNT[13] .sum_lutc_input = "cin";
defparam \CNT[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N8
cyclone_lcell \CNT[14] (
// Equation(s):
// CNT[14] = DFFEAS((CNT[14] $ ((!(!\CNT[10]~33  & \CNT[13]~31 ) # (\CNT[10]~33  & \CNT[13]~31COUT1_110 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[14]~25  = CARRY(((CNT[14] & !\CNT[13]~31 )))
// \CNT[14]~25COUT1_112  = CARRY(((CNT[14] & !\CNT[13]~31COUT1_110 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[10]~33 ),
	.cin0(\CNT[13]~31 ),
	.cin1(\CNT[13]~31COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[14]),
	.cout(),
	.cout0(\CNT[14]~25 ),
	.cout1(\CNT[14]~25COUT1_112 ));
// synopsys translate_off
defparam \CNT[14] .cin0_used = "true";
defparam \CNT[14] .cin1_used = "true";
defparam \CNT[14] .cin_used = "true";
defparam \CNT[14] .lut_mask = "c30c";
defparam \CNT[14] .operation_mode = "arithmetic";
defparam \CNT[14] .output_mode = "reg_only";
defparam \CNT[14] .register_cascade_mode = "off";
defparam \CNT[14] .sum_lutc_input = "cin";
defparam \CNT[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y6_N9
cyclone_lcell \CNT[15] (
// Equation(s):
// CNT[15] = DFFEAS(CNT[15] $ (((((!\CNT[10]~33  & \CNT[14]~25 ) # (\CNT[10]~33  & \CNT[14]~25COUT1_112 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[15]~7  = CARRY(((!\CNT[14]~25COUT1_112 )) # (!CNT[15]))

	.clk(\clk~combout ),
	.dataa(CNT[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[10]~33 ),
	.cin0(\CNT[14]~25 ),
	.cin1(\CNT[14]~25COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[15]),
	.cout(\CNT[15]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \CNT[15] .cin0_used = "true";
defparam \CNT[15] .cin1_used = "true";
defparam \CNT[15] .cin_used = "true";
defparam \CNT[15] .lut_mask = "5a5f";
defparam \CNT[15] .operation_mode = "arithmetic";
defparam \CNT[15] .output_mode = "reg_only";
defparam \CNT[15] .register_cascade_mode = "off";
defparam \CNT[15] .sum_lutc_input = "cin";
defparam \CNT[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N0
cyclone_lcell \CNT[16] (
// Equation(s):
// CNT[16] = DFFEAS((CNT[16] $ ((!\CNT[15]~7 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[16]~17  = CARRY(((CNT[16] & !\CNT[15]~7 )))
// \CNT[16]~17COUT1_114  = CARRY(((CNT[16] & !\CNT[15]~7 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[15]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[16]),
	.cout(),
	.cout0(\CNT[16]~17 ),
	.cout1(\CNT[16]~17COUT1_114 ));
// synopsys translate_off
defparam \CNT[16] .cin_used = "true";
defparam \CNT[16] .lut_mask = "c30c";
defparam \CNT[16] .operation_mode = "arithmetic";
defparam \CNT[16] .output_mode = "reg_only";
defparam \CNT[16] .register_cascade_mode = "off";
defparam \CNT[16] .sum_lutc_input = "cin";
defparam \CNT[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N1
cyclone_lcell \CNT[17] (
// Equation(s):
// CNT[17] = DFFEAS(CNT[17] $ (((((!\CNT[15]~7  & \CNT[16]~17 ) # (\CNT[15]~7  & \CNT[16]~17COUT1_114 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[17]~11  = CARRY(((!\CNT[16]~17 )) # (!CNT[17]))
// \CNT[17]~11COUT1_116  = CARRY(((!\CNT[16]~17COUT1_114 )) # (!CNT[17]))

	.clk(\clk~combout ),
	.dataa(CNT[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[15]~7 ),
	.cin0(\CNT[16]~17 ),
	.cin1(\CNT[16]~17COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[17]),
	.cout(),
	.cout0(\CNT[17]~11 ),
	.cout1(\CNT[17]~11COUT1_116 ));
// synopsys translate_off
defparam \CNT[17] .cin0_used = "true";
defparam \CNT[17] .cin1_used = "true";
defparam \CNT[17] .cin_used = "true";
defparam \CNT[17] .lut_mask = "5a5f";
defparam \CNT[17] .operation_mode = "arithmetic";
defparam \CNT[17] .output_mode = "reg_only";
defparam \CNT[17] .register_cascade_mode = "off";
defparam \CNT[17] .sum_lutc_input = "cin";
defparam \CNT[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N2
cyclone_lcell \CNT[18] (
// Equation(s):
// CNT[18] = DFFEAS(CNT[18] $ ((((!(!\CNT[15]~7  & \CNT[17]~11 ) # (\CNT[15]~7  & \CNT[17]~11COUT1_116 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[18]~9  = CARRY((CNT[18] & ((!\CNT[17]~11 ))))
// \CNT[18]~9COUT1_118  = CARRY((CNT[18] & ((!\CNT[17]~11COUT1_116 ))))

	.clk(\clk~combout ),
	.dataa(CNT[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[15]~7 ),
	.cin0(\CNT[17]~11 ),
	.cin1(\CNT[17]~11COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[18]),
	.cout(),
	.cout0(\CNT[18]~9 ),
	.cout1(\CNT[18]~9COUT1_118 ));
// synopsys translate_off
defparam \CNT[18] .cin0_used = "true";
defparam \CNT[18] .cin1_used = "true";
defparam \CNT[18] .cin_used = "true";
defparam \CNT[18] .lut_mask = "a50a";
defparam \CNT[18] .operation_mode = "arithmetic";
defparam \CNT[18] .output_mode = "reg_only";
defparam \CNT[18] .register_cascade_mode = "off";
defparam \CNT[18] .sum_lutc_input = "cin";
defparam \CNT[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N3
cyclone_lcell \CNT[19] (
// Equation(s):
// CNT[19] = DFFEAS((CNT[19] $ (((!\CNT[15]~7  & \CNT[18]~9 ) # (\CNT[15]~7  & \CNT[18]~9COUT1_118 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[19]~19  = CARRY(((!\CNT[18]~9 ) # (!CNT[19])))
// \CNT[19]~19COUT1_120  = CARRY(((!\CNT[18]~9COUT1_118 ) # (!CNT[19])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[15]~7 ),
	.cin0(\CNT[18]~9 ),
	.cin1(\CNT[18]~9COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[19]),
	.cout(),
	.cout0(\CNT[19]~19 ),
	.cout1(\CNT[19]~19COUT1_120 ));
// synopsys translate_off
defparam \CNT[19] .cin0_used = "true";
defparam \CNT[19] .cin1_used = "true";
defparam \CNT[19] .cin_used = "true";
defparam \CNT[19] .lut_mask = "3c3f";
defparam \CNT[19] .operation_mode = "arithmetic";
defparam \CNT[19] .output_mode = "reg_only";
defparam \CNT[19] .register_cascade_mode = "off";
defparam \CNT[19] .sum_lutc_input = "cin";
defparam \CNT[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N4
cyclone_lcell \CNT[20] (
// Equation(s):
// CNT[20] = DFFEAS((CNT[20] $ ((!(!\CNT[15]~7  & \CNT[19]~19 ) # (\CNT[15]~7  & \CNT[19]~19COUT1_120 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[20]~13  = CARRY(((CNT[20] & !\CNT[19]~19COUT1_120 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[15]~7 ),
	.cin0(\CNT[19]~19 ),
	.cin1(\CNT[19]~19COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[20]),
	.cout(\CNT[20]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \CNT[20] .cin0_used = "true";
defparam \CNT[20] .cin1_used = "true";
defparam \CNT[20] .cin_used = "true";
defparam \CNT[20] .lut_mask = "c30c";
defparam \CNT[20] .operation_mode = "arithmetic";
defparam \CNT[20] .output_mode = "reg_only";
defparam \CNT[20] .register_cascade_mode = "off";
defparam \CNT[20] .sum_lutc_input = "cin";
defparam \CNT[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N5
cyclone_lcell \CNT[21] (
// Equation(s):
// CNT[21] = DFFEAS((CNT[21] $ ((\CNT[20]~13 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[21]~15  = CARRY(((!\CNT[20]~13 ) # (!CNT[21])))
// \CNT[21]~15COUT1_122  = CARRY(((!\CNT[20]~13 ) # (!CNT[21])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[20]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[21]),
	.cout(),
	.cout0(\CNT[21]~15 ),
	.cout1(\CNT[21]~15COUT1_122 ));
// synopsys translate_off
defparam \CNT[21] .cin_used = "true";
defparam \CNT[21] .lut_mask = "3c3f";
defparam \CNT[21] .operation_mode = "arithmetic";
defparam \CNT[21] .output_mode = "reg_only";
defparam \CNT[21] .register_cascade_mode = "off";
defparam \CNT[21] .sum_lutc_input = "cin";
defparam \CNT[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N6
cyclone_lcell \CNT[22] (
// Equation(s):
// CNT[22] = DFFEAS(CNT[22] $ ((((!(!\CNT[20]~13  & \CNT[21]~15 ) # (\CNT[20]~13  & \CNT[21]~15COUT1_122 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[22]~51  = CARRY((CNT[22] & ((!\CNT[21]~15 ))))
// \CNT[22]~51COUT1_124  = CARRY((CNT[22] & ((!\CNT[21]~15COUT1_122 ))))

	.clk(\clk~combout ),
	.dataa(CNT[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[20]~13 ),
	.cin0(\CNT[21]~15 ),
	.cin1(\CNT[21]~15COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[22]),
	.cout(),
	.cout0(\CNT[22]~51 ),
	.cout1(\CNT[22]~51COUT1_124 ));
// synopsys translate_off
defparam \CNT[22] .cin0_used = "true";
defparam \CNT[22] .cin1_used = "true";
defparam \CNT[22] .cin_used = "true";
defparam \CNT[22] .lut_mask = "a50a";
defparam \CNT[22] .operation_mode = "arithmetic";
defparam \CNT[22] .output_mode = "reg_only";
defparam \CNT[22] .register_cascade_mode = "off";
defparam \CNT[22] .sum_lutc_input = "cin";
defparam \CNT[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N7
cyclone_lcell \CNT[23] (
// Equation(s):
// CNT[23] = DFFEAS(CNT[23] $ (((((!\CNT[20]~13  & \CNT[22]~51 ) # (\CNT[20]~13  & \CNT[22]~51COUT1_124 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[23]~53  = CARRY(((!\CNT[22]~51 )) # (!CNT[23]))
// \CNT[23]~53COUT1_126  = CARRY(((!\CNT[22]~51COUT1_124 )) # (!CNT[23]))

	.clk(\clk~combout ),
	.dataa(CNT[23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[20]~13 ),
	.cin0(\CNT[22]~51 ),
	.cin1(\CNT[22]~51COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[23]),
	.cout(),
	.cout0(\CNT[23]~53 ),
	.cout1(\CNT[23]~53COUT1_126 ));
// synopsys translate_off
defparam \CNT[23] .cin0_used = "true";
defparam \CNT[23] .cin1_used = "true";
defparam \CNT[23] .cin_used = "true";
defparam \CNT[23] .lut_mask = "5a5f";
defparam \CNT[23] .operation_mode = "arithmetic";
defparam \CNT[23] .output_mode = "reg_only";
defparam \CNT[23] .register_cascade_mode = "off";
defparam \CNT[23] .sum_lutc_input = "cin";
defparam \CNT[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N8
cyclone_lcell \CNT[24] (
// Equation(s):
// CNT[24] = DFFEAS((CNT[24] $ ((!(!\CNT[20]~13  & \CNT[23]~53 ) # (\CNT[20]~13  & \CNT[23]~53COUT1_126 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[24]~55  = CARRY(((CNT[24] & !\CNT[23]~53 )))
// \CNT[24]~55COUT1_128  = CARRY(((CNT[24] & !\CNT[23]~53COUT1_126 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[20]~13 ),
	.cin0(\CNT[23]~53 ),
	.cin1(\CNT[23]~53COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[24]),
	.cout(),
	.cout0(\CNT[24]~55 ),
	.cout1(\CNT[24]~55COUT1_128 ));
// synopsys translate_off
defparam \CNT[24] .cin0_used = "true";
defparam \CNT[24] .cin1_used = "true";
defparam \CNT[24] .cin_used = "true";
defparam \CNT[24] .lut_mask = "c30c";
defparam \CNT[24] .operation_mode = "arithmetic";
defparam \CNT[24] .output_mode = "reg_only";
defparam \CNT[24] .register_cascade_mode = "off";
defparam \CNT[24] .sum_lutc_input = "cin";
defparam \CNT[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y5_N9
cyclone_lcell \CNT[25] (
// Equation(s):
// CNT[25] = DFFEAS(CNT[25] $ (((((!\CNT[20]~13  & \CNT[24]~55 ) # (\CNT[20]~13  & \CNT[24]~55COUT1_128 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[25]~57  = CARRY(((!\CNT[24]~55COUT1_128 )) # (!CNT[25]))

	.clk(\clk~combout ),
	.dataa(CNT[25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[20]~13 ),
	.cin0(\CNT[24]~55 ),
	.cin1(\CNT[24]~55COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[25]),
	.cout(\CNT[25]~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \CNT[25] .cin0_used = "true";
defparam \CNT[25] .cin1_used = "true";
defparam \CNT[25] .cin_used = "true";
defparam \CNT[25] .lut_mask = "5a5f";
defparam \CNT[25] .operation_mode = "arithmetic";
defparam \CNT[25] .output_mode = "reg_only";
defparam \CNT[25] .register_cascade_mode = "off";
defparam \CNT[25] .sum_lutc_input = "cin";
defparam \CNT[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y4_N0
cyclone_lcell \CNT[26] (
// Equation(s):
// CNT[26] = DFFEAS((CNT[26] $ ((!\CNT[25]~57 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[26]~59  = CARRY(((CNT[26] & !\CNT[25]~57 )))
// \CNT[26]~59COUT1_130  = CARRY(((CNT[26] & !\CNT[25]~57 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[25]~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[26]),
	.cout(),
	.cout0(\CNT[26]~59 ),
	.cout1(\CNT[26]~59COUT1_130 ));
// synopsys translate_off
defparam \CNT[26] .cin_used = "true";
defparam \CNT[26] .lut_mask = "c30c";
defparam \CNT[26] .operation_mode = "arithmetic";
defparam \CNT[26] .output_mode = "reg_only";
defparam \CNT[26] .register_cascade_mode = "off";
defparam \CNT[26] .sum_lutc_input = "cin";
defparam \CNT[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y4_N1
cyclone_lcell \CNT[27] (
// Equation(s):
// CNT[27] = DFFEAS(CNT[27] $ (((((!\CNT[25]~57  & \CNT[26]~59 ) # (\CNT[25]~57  & \CNT[26]~59COUT1_130 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[27]~61  = CARRY(((!\CNT[26]~59 )) # (!CNT[27]))
// \CNT[27]~61COUT1_132  = CARRY(((!\CNT[26]~59COUT1_130 )) # (!CNT[27]))

	.clk(\clk~combout ),
	.dataa(CNT[27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[25]~57 ),
	.cin0(\CNT[26]~59 ),
	.cin1(\CNT[26]~59COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[27]),
	.cout(),
	.cout0(\CNT[27]~61 ),
	.cout1(\CNT[27]~61COUT1_132 ));
// synopsys translate_off
defparam \CNT[27] .cin0_used = "true";
defparam \CNT[27] .cin1_used = "true";
defparam \CNT[27] .cin_used = "true";
defparam \CNT[27] .lut_mask = "5a5f";
defparam \CNT[27] .operation_mode = "arithmetic";
defparam \CNT[27] .output_mode = "reg_only";
defparam \CNT[27] .register_cascade_mode = "off";
defparam \CNT[27] .sum_lutc_input = "cin";
defparam \CNT[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y4_N2
cyclone_lcell \CNT[28] (
// Equation(s):
// CNT[28] = DFFEAS(CNT[28] $ ((((!(!\CNT[25]~57  & \CNT[27]~61 ) # (\CNT[25]~57  & \CNT[27]~61COUT1_132 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[28]~63  = CARRY((CNT[28] & ((!\CNT[27]~61 ))))
// \CNT[28]~63COUT1_134  = CARRY((CNT[28] & ((!\CNT[27]~61COUT1_132 ))))

	.clk(\clk~combout ),
	.dataa(CNT[28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[25]~57 ),
	.cin0(\CNT[27]~61 ),
	.cin1(\CNT[27]~61COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[28]),
	.cout(),
	.cout0(\CNT[28]~63 ),
	.cout1(\CNT[28]~63COUT1_134 ));
// synopsys translate_off
defparam \CNT[28] .cin0_used = "true";
defparam \CNT[28] .cin1_used = "true";
defparam \CNT[28] .cin_used = "true";
defparam \CNT[28] .lut_mask = "a50a";
defparam \CNT[28] .operation_mode = "arithmetic";
defparam \CNT[28] .output_mode = "reg_only";
defparam \CNT[28] .register_cascade_mode = "off";
defparam \CNT[28] .sum_lutc_input = "cin";
defparam \CNT[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y4_N3
cyclone_lcell \CNT[29] (
// Equation(s):
// CNT[29] = DFFEAS((CNT[29] $ (((!\CNT[25]~57  & \CNT[28]~63 ) # (\CNT[25]~57  & \CNT[28]~63COUT1_134 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[29]~1  = CARRY(((!\CNT[28]~63 ) # (!CNT[29])))
// \CNT[29]~1COUT1_136  = CARRY(((!\CNT[28]~63COUT1_134 ) # (!CNT[29])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[25]~57 ),
	.cin0(\CNT[28]~63 ),
	.cin1(\CNT[28]~63COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[29]),
	.cout(),
	.cout0(\CNT[29]~1 ),
	.cout1(\CNT[29]~1COUT1_136 ));
// synopsys translate_off
defparam \CNT[29] .cin0_used = "true";
defparam \CNT[29] .cin1_used = "true";
defparam \CNT[29] .cin_used = "true";
defparam \CNT[29] .lut_mask = "3c3f";
defparam \CNT[29] .operation_mode = "arithmetic";
defparam \CNT[29] .output_mode = "reg_only";
defparam \CNT[29] .register_cascade_mode = "off";
defparam \CNT[29] .sum_lutc_input = "cin";
defparam \CNT[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y4_N4
cyclone_lcell \CNT[30] (
// Equation(s):
// CNT[30] = DFFEAS((CNT[30] $ ((!(!\CNT[25]~57  & \CNT[29]~1 ) # (\CNT[25]~57  & \CNT[29]~1COUT1_136 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )
// \CNT[30]~3  = CARRY(((CNT[30] & !\CNT[29]~1COUT1_136 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(CNT[30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[25]~57 ),
	.cin0(\CNT[29]~1 ),
	.cin1(\CNT[29]~1COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[30]),
	.cout(\CNT[30]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \CNT[30] .cin0_used = "true";
defparam \CNT[30] .cin1_used = "true";
defparam \CNT[30] .cin_used = "true";
defparam \CNT[30] .lut_mask = "c30c";
defparam \CNT[30] .operation_mode = "arithmetic";
defparam \CNT[30] .output_mode = "reg_only";
defparam \CNT[30] .register_cascade_mode = "off";
defparam \CNT[30] .sum_lutc_input = "cin";
defparam \CNT[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y4_N7
cyclone_lcell \LessThan0~25 (
// Equation(s):
// \LessThan0~25_combout  = (CNT[24] & (!\Add2~5_combout  & (CNT[22] & CNT[23]))) # (!CNT[24] & (\Add2~5_combout  & (!CNT[22] & !CNT[23])))

	.clk(gnd),
	.dataa(CNT[24]),
	.datab(\Add2~5_combout ),
	.datac(CNT[22]),
	.datad(CNT[23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~25 .lut_mask = "2004";
defparam \LessThan0~25 .operation_mode = "normal";
defparam \LessThan0~25 .output_mode = "comb_only";
defparam \LessThan0~25 .register_cascade_mode = "off";
defparam \LessThan0~25 .sum_lutc_input = "datac";
defparam \LessThan0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N4
cyclone_lcell \LessThan0~26 (
// Equation(s):
// \LessThan0~26_combout  = (CNT[27] & (CNT[26] & (!\Add2~5_combout  & CNT[25]))) # (!CNT[27] & (!CNT[26] & (\Add2~5_combout  & !CNT[25])))

	.clk(gnd),
	.dataa(CNT[27]),
	.datab(CNT[26]),
	.datac(\Add2~5_combout ),
	.datad(CNT[25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~26 .lut_mask = "0810";
defparam \LessThan0~26 .operation_mode = "normal";
defparam \LessThan0~26 .output_mode = "comb_only";
defparam \LessThan0~26 .register_cascade_mode = "off";
defparam \LessThan0~26 .sum_lutc_input = "datac";
defparam \LessThan0~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N5
cyclone_lcell \LessThan0~27 (
// Equation(s):
// \LessThan0~27_combout  = (\LessThan0~25_combout  & (\LessThan0~26_combout  & (\Add2~5_combout  $ (CNT[28]))))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(CNT[28]),
	.datac(\LessThan0~25_combout ),
	.datad(\LessThan0~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~27 .lut_mask = "6000";
defparam \LessThan0~27 .operation_mode = "normal";
defparam \LessThan0~27 .output_mode = "comb_only";
defparam \LessThan0~27 .register_cascade_mode = "off";
defparam \LessThan0~27 .sum_lutc_input = "datac";
defparam \LessThan0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N6
cyclone_lcell \LessThan0~28 (
// Equation(s):
// \LessThan0~28_combout  = (((!CNT[23]) # (!CNT[22])) # (!CNT[25])) # (!CNT[24])

	.clk(gnd),
	.dataa(CNT[24]),
	.datab(CNT[25]),
	.datac(CNT[22]),
	.datad(CNT[23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~28 .lut_mask = "7fff";
defparam \LessThan0~28 .operation_mode = "normal";
defparam \LessThan0~28 .output_mode = "comb_only";
defparam \LessThan0~28 .register_cascade_mode = "off";
defparam \LessThan0~28 .sum_lutc_input = "datac";
defparam \LessThan0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N9
cyclone_lcell \LessThan0~29 (
// Equation(s):
// \LessThan0~29_combout  = (((\LessThan0~28_combout ) # (!CNT[28])) # (!CNT[26])) # (!CNT[27])

	.clk(gnd),
	.dataa(CNT[27]),
	.datab(CNT[26]),
	.datac(CNT[28]),
	.datad(\LessThan0~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~29 .lut_mask = "ff7f";
defparam \LessThan0~29 .operation_mode = "normal";
defparam \LessThan0~29 .output_mode = "comb_only";
defparam \LessThan0~29 .register_cascade_mode = "off";
defparam \LessThan0~29 .sum_lutc_input = "datac";
defparam \LessThan0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N5
cyclone_lcell \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (CNT[21] & (!\Add2~5_combout  & (CNT[20] & CNT[19]))) # (!CNT[21] & (\Add2~5_combout  & (!CNT[20] & !CNT[19])))

	.clk(gnd),
	.dataa(CNT[21]),
	.datab(\Add2~5_combout ),
	.datac(CNT[20]),
	.datad(CNT[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = "2004";
defparam \LessThan0~5 .operation_mode = "normal";
defparam \LessThan0~5 .output_mode = "comb_only";
defparam \LessThan0~5 .register_cascade_mode = "off";
defparam \LessThan0~5 .sum_lutc_input = "datac";
defparam \LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N9
cyclone_lcell \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (CNT[17] & (!\Add2~5_combout  & (CNT[16] & CNT[18]))) # (!CNT[17] & (\Add2~5_combout  & (!CNT[16] & !CNT[18])))

	.clk(gnd),
	.dataa(CNT[17]),
	.datab(\Add2~5_combout ),
	.datac(CNT[16]),
	.datad(CNT[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = "2004";
defparam \LessThan0~4 .operation_mode = "normal";
defparam \LessThan0~4 .output_mode = "comb_only";
defparam \LessThan0~4 .register_cascade_mode = "off";
defparam \LessThan0~4 .sum_lutc_input = "datac";
defparam \LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N2
cyclone_lcell \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (\LessThan0~5_combout  & (\LessThan0~4_combout  & (\Add2~0_combout  $ (!CNT[15]))))

	.clk(gnd),
	.dataa(\Add2~0_combout ),
	.datab(\LessThan0~5_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(CNT[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = "8040";
defparam \LessThan0~6 .operation_mode = "normal";
defparam \LessThan0~6 .output_mode = "comb_only";
defparam \LessThan0~6 .register_cascade_mode = "off";
defparam \LessThan0~6 .sum_lutc_input = "datac";
defparam \LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N4
cyclone_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (CNT[17] & (!\Add2~5_combout  & ((!CNT[19]) # (!CNT[16])))) # (!CNT[17] & (((!CNT[16] & !CNT[19])) # (!\Add2~5_combout )))

	.clk(gnd),
	.dataa(CNT[17]),
	.datab(\Add2~5_combout ),
	.datac(CNT[16]),
	.datad(CNT[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "1337";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N1
cyclone_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (CNT[21] & (((CNT[17] & !CNT[20])))) # (!CNT[21] & (((CNT[17]) # (!CNT[20]))))

	.clk(gnd),
	.dataa(CNT[21]),
	.datab(vcc),
	.datac(CNT[17]),
	.datad(CNT[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "50f5";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N0
cyclone_lcell \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (\Add2~5_combout  & (!CNT[18] & (\LessThan0~1_combout  & \LessThan0~0_combout ))) # (!\Add2~5_combout  & (((\LessThan0~1_combout ) # (\LessThan0~0_combout )) # (!CNT[18])))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(CNT[18]),
	.datac(\LessThan0~1_combout ),
	.datad(\LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = "7551";
defparam \LessThan0~2 .operation_mode = "normal";
defparam \LessThan0~2 .output_mode = "comb_only";
defparam \LessThan0~2 .register_cascade_mode = "off";
defparam \LessThan0~2 .sum_lutc_input = "datac";
defparam \LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N3
cyclone_lcell \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\Add2~5_combout  & (!CNT[15] & (\Add2~0_combout  & \LessThan0~2_combout ))) # (!\Add2~5_combout  & ((\LessThan0~2_combout ) # ((!CNT[15] & \Add2~0_combout ))))

	.clk(gnd),
	.dataa(CNT[15]),
	.datab(\Add2~5_combout ),
	.datac(\Add2~0_combout ),
	.datad(\LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = "7310";
defparam \LessThan0~3 .operation_mode = "normal";
defparam \LessThan0~3 .output_mode = "comb_only";
defparam \LessThan0~3 .register_cascade_mode = "off";
defparam \LessThan0~3 .sum_lutc_input = "datac";
defparam \LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N2
cyclone_lcell \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = (\Add2~20_combout  & (((\Add2~35_combout  & !CNT[13])) # (!CNT[14]))) # (!\Add2~20_combout  & (\Add2~35_combout  & (!CNT[13] & !CNT[14])))

	.clk(gnd),
	.dataa(\Add2~35_combout ),
	.datab(CNT[13]),
	.datac(\Add2~20_combout ),
	.datad(CNT[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~19 .lut_mask = "20f2";
defparam \LessThan0~19 .operation_mode = "normal";
defparam \LessThan0~19 .output_mode = "comb_only";
defparam \LessThan0~19 .register_cascade_mode = "off";
defparam \LessThan0~19 .sum_lutc_input = "datac";
defparam \LessThan0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N3
cyclone_lcell \LessThan0~21 (
// Equation(s):
// \LessThan0~21_combout  = (((!CNT[11] & \Add2~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(CNT[11]),
	.datad(\Add2~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~21 .lut_mask = "0f00";
defparam \LessThan0~21 .operation_mode = "normal";
defparam \LessThan0~21 .output_mode = "comb_only";
defparam \LessThan0~21 .register_cascade_mode = "off";
defparam \LessThan0~21 .sum_lutc_input = "datac";
defparam \LessThan0~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N4
cyclone_lcell \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = (\Add2~35_combout  & (CNT[13] & (\Add2~20_combout  $ (!CNT[14])))) # (!\Add2~35_combout  & (!CNT[13] & (\Add2~20_combout  $ (!CNT[14]))))

	.clk(gnd),
	.dataa(\Add2~35_combout ),
	.datab(\Add2~20_combout ),
	.datac(CNT[13]),
	.datad(CNT[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~20 .lut_mask = "8421";
defparam \LessThan0~20 .operation_mode = "normal";
defparam \LessThan0~20 .output_mode = "comb_only";
defparam \LessThan0~20 .register_cascade_mode = "off";
defparam \LessThan0~20 .sum_lutc_input = "datac";
defparam \LessThan0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N1
cyclone_lcell \LessThan0~22 (
// Equation(s):
// \LessThan0~22_combout  = (\LessThan0~20_combout  & ((\Add2~25_combout  & ((\LessThan0~21_combout ) # (!CNT[12]))) # (!\Add2~25_combout  & (\LessThan0~21_combout  & !CNT[12]))))

	.clk(gnd),
	.dataa(\Add2~25_combout ),
	.datab(\LessThan0~21_combout ),
	.datac(\LessThan0~20_combout ),
	.datad(CNT[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~22 .lut_mask = "80e0";
defparam \LessThan0~22 .operation_mode = "normal";
defparam \LessThan0~22 .output_mode = "comb_only";
defparam \LessThan0~22 .register_cascade_mode = "off";
defparam \LessThan0~22 .sum_lutc_input = "datac";
defparam \LessThan0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N0
cyclone_lcell \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (\Add2~25_combout  & ((\Add2~30_combout  $ (CNT[11])) # (!CNT[12]))) # (!\Add2~25_combout  & ((CNT[12]) # (\Add2~30_combout  $ (CNT[11]))))

	.clk(gnd),
	.dataa(\Add2~25_combout ),
	.datab(\Add2~30_combout ),
	.datac(CNT[11]),
	.datad(CNT[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = "7dbe";
defparam \LessThan0~7 .operation_mode = "normal";
defparam \LessThan0~7 .output_mode = "comb_only";
defparam \LessThan0~7 .register_cascade_mode = "off";
defparam \LessThan0~7 .sum_lutc_input = "datac";
defparam \LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N8
cyclone_lcell \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = (\Add2~40_combout  & (!CNT[10] & (\Add2~35_combout  $ (!CNT[13]))))

	.clk(gnd),
	.dataa(\Add2~35_combout ),
	.datab(\Add2~40_combout ),
	.datac(CNT[13]),
	.datad(CNT[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~17 .lut_mask = "0084";
defparam \LessThan0~17 .operation_mode = "normal";
defparam \LessThan0~17 .output_mode = "comb_only";
defparam \LessThan0~17 .register_cascade_mode = "off";
defparam \LessThan0~17 .sum_lutc_input = "datac";
defparam \LessThan0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N9
cyclone_lcell \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = (!\LessThan0~7_combout  & (\LessThan0~17_combout  & (\Add2~20_combout  $ (!CNT[14]))))

	.clk(gnd),
	.dataa(\Add2~20_combout ),
	.datab(CNT[14]),
	.datac(\LessThan0~7_combout ),
	.datad(\LessThan0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~18 .lut_mask = "0900";
defparam \LessThan0~18 .operation_mode = "normal";
defparam \LessThan0~18 .output_mode = "comb_only";
defparam \LessThan0~18 .register_cascade_mode = "off";
defparam \LessThan0~18 .sum_lutc_input = "datac";
defparam \LessThan0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N2
cyclone_lcell \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ((\Add2~45_combout  & (!CNT[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~45_combout ),
	.datac(CNT[8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~15 .lut_mask = "0c0c";
defparam \LessThan0~15 .operation_mode = "normal";
defparam \LessThan0~15 .output_mode = "comb_only";
defparam \LessThan0~15 .register_cascade_mode = "off";
defparam \LessThan0~15 .sum_lutc_input = "datac";
defparam \LessThan0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N7
cyclone_lcell \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (\Add2~35_combout  & ((\Add2~40_combout  $ (CNT[10])) # (!CNT[13]))) # (!\Add2~35_combout  & ((CNT[13]) # (\Add2~40_combout  $ (CNT[10]))))

	.clk(gnd),
	.dataa(\Add2~35_combout ),
	.datab(\Add2~40_combout ),
	.datac(CNT[13]),
	.datad(CNT[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = "7bde";
defparam \LessThan0~8 .operation_mode = "normal";
defparam \LessThan0~8 .output_mode = "comb_only";
defparam \LessThan0~8 .register_cascade_mode = "off";
defparam \LessThan0~8 .sum_lutc_input = "datac";
defparam \LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N5
cyclone_lcell \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = (!\LessThan0~8_combout  & (!\LessThan0~7_combout  & (CNT[14] $ (!\Add2~20_combout ))))

	.clk(gnd),
	.dataa(CNT[14]),
	.datab(\Add2~20_combout ),
	.datac(\LessThan0~8_combout ),
	.datad(\LessThan0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = "0009";
defparam \LessThan0~9 .operation_mode = "normal";
defparam \LessThan0~9 .output_mode = "comb_only";
defparam \LessThan0~9 .register_cascade_mode = "off";
defparam \LessThan0~9 .sum_lutc_input = "datac";
defparam \LessThan0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N9
cyclone_lcell \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = (\LessThan0~9_combout  & ((CNT[9] & (\Add2~50_combout  & \LessThan0~15_combout )) # (!CNT[9] & ((\Add2~50_combout ) # (\LessThan0~15_combout )))))

	.clk(gnd),
	.dataa(CNT[9]),
	.datab(\Add2~50_combout ),
	.datac(\LessThan0~15_combout ),
	.datad(\LessThan0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~16 .lut_mask = "d400";
defparam \LessThan0~16 .operation_mode = "normal";
defparam \LessThan0~16 .output_mode = "comb_only";
defparam \LessThan0~16 .register_cascade_mode = "off";
defparam \LessThan0~16 .sum_lutc_input = "datac";
defparam \LessThan0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N8
cyclone_lcell \LessThan0~23 (
// Equation(s):
// \LessThan0~23_combout  = (\LessThan0~19_combout ) # ((\LessThan0~22_combout ) # ((\LessThan0~18_combout ) # (\LessThan0~16_combout )))

	.clk(gnd),
	.dataa(\LessThan0~19_combout ),
	.datab(\LessThan0~22_combout ),
	.datac(\LessThan0~18_combout ),
	.datad(\LessThan0~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~23 .lut_mask = "fffe";
defparam \LessThan0~23 .operation_mode = "normal";
defparam \LessThan0~23 .output_mode = "comb_only";
defparam \LessThan0~23 .register_cascade_mode = "off";
defparam \LessThan0~23 .sum_lutc_input = "datac";
defparam \LessThan0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N8
cyclone_lcell \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ((\Add2~50_combout  $ (CNT[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~50_combout ),
	.datad(CNT[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~10 .lut_mask = "0ff0";
defparam \LessThan0~10 .operation_mode = "normal";
defparam \LessThan0~10 .output_mode = "comb_only";
defparam \LessThan0~10 .register_cascade_mode = "off";
defparam \LessThan0~10 .sum_lutc_input = "datac";
defparam \LessThan0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y6_N6
cyclone_lcell \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = (!\LessThan0~10_combout  & (\LessThan0~9_combout  & (CNT[8] $ (!\Add2~45_combout ))))

	.clk(gnd),
	.dataa(CNT[8]),
	.datab(\Add2~45_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\LessThan0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~11 .lut_mask = "0900";
defparam \LessThan0~11 .operation_mode = "normal";
defparam \LessThan0~11 .output_mode = "comb_only";
defparam \LessThan0~11 .register_cascade_mode = "off";
defparam \LessThan0~11 .sum_lutc_input = "datac";
defparam \LessThan0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N0
cyclone_lcell \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = (\Add2~70_combout  & (((\Add2~75_combout  & !CNT[0])) # (!CNT[1]))) # (!\Add2~70_combout  & (\Add2~75_combout  & (!CNT[0] & !CNT[1])))

	.clk(gnd),
	.dataa(\Add2~75_combout ),
	.datab(\Add2~70_combout ),
	.datac(CNT[0]),
	.datad(CNT[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~12 .lut_mask = "08ce";
defparam \LessThan0~12 .operation_mode = "normal";
defparam \LessThan0~12 .output_mode = "comb_only";
defparam \LessThan0~12 .register_cascade_mode = "off";
defparam \LessThan0~12 .sum_lutc_input = "datac";
defparam \LessThan0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N1
cyclone_lcell \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ((\Add2~65_combout  & ((\LessThan0~12_combout ) # (!CNT[2]))) # (!\Add2~65_combout  & (!CNT[2] & \LessThan0~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~65_combout ),
	.datac(CNT[2]),
	.datad(\LessThan0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~13 .lut_mask = "cf0c";
defparam \LessThan0~13 .operation_mode = "normal";
defparam \LessThan0~13 .output_mode = "comb_only";
defparam \LessThan0~13 .register_cascade_mode = "off";
defparam \LessThan0~13 .sum_lutc_input = "datac";
defparam \LessThan0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N6
cyclone_lcell \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = (\Add2~60_combout  & (((\LessThan0~13_combout ) # (!CNT[3])))) # (!\Add2~60_combout  & (((!CNT[3] & \LessThan0~13_combout ))))

	.clk(gnd),
	.dataa(\Add2~60_combout ),
	.datab(vcc),
	.datac(CNT[3]),
	.datad(\LessThan0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~14 .lut_mask = "af0a";
defparam \LessThan0~14 .operation_mode = "normal";
defparam \LessThan0~14 .output_mode = "comb_only";
defparam \LessThan0~14 .register_cascade_mode = "off";
defparam \LessThan0~14 .sum_lutc_input = "datac";
defparam \LessThan0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N7
cyclone_lcell \LessThan0~35 (
// Equation(s):
// \LessThan0~35_combout  = (CNT[4] & (\Add2~55_combout  & ((\LessThan0~14_combout )))) # (!CNT[4] & ((\Add2~55_combout ) # ((\LessThan0~14_combout ))))

	.clk(gnd),
	.dataa(CNT[4]),
	.datab(\Add2~55_combout ),
	.datac(vcc),
	.datad(\LessThan0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~35 .lut_mask = "dd44";
defparam \LessThan0~35 .operation_mode = "normal";
defparam \LessThan0~35 .output_mode = "comb_only";
defparam \LessThan0~35 .register_cascade_mode = "off";
defparam \LessThan0~35 .sum_lutc_input = "datac";
defparam \LessThan0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N8
cyclone_lcell \LessThan0~36 (
// Equation(s):
// \LessThan0~36_combout  = (\Add2~80_combout  & (((\LessThan0~35_combout )) # (!CNT[5]))) # (!\Add2~80_combout  & (!CNT[5] & ((\LessThan0~35_combout ))))

	.clk(gnd),
	.dataa(\Add2~80_combout ),
	.datab(CNT[5]),
	.datac(vcc),
	.datad(\LessThan0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~36 .lut_mask = "bb22";
defparam \LessThan0~36 .operation_mode = "normal";
defparam \LessThan0~36 .output_mode = "comb_only";
defparam \LessThan0~36 .register_cascade_mode = "off";
defparam \LessThan0~36 .sum_lutc_input = "datac";
defparam \LessThan0~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N9
cyclone_lcell \LessThan0~33 (
// Equation(s):
// \LessThan0~33_combout  = (\Add2~15_combout  & (((\LessThan0~36_combout ) # (!CNT[6])))) # (!\Add2~15_combout  & (((!CNT[6] & \LessThan0~36_combout ))))

	.clk(gnd),
	.dataa(\Add2~15_combout ),
	.datab(vcc),
	.datac(CNT[6]),
	.datad(\LessThan0~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~33 .lut_mask = "af0a";
defparam \LessThan0~33 .operation_mode = "normal";
defparam \LessThan0~33 .output_mode = "comb_only";
defparam \LessThan0~33 .register_cascade_mode = "off";
defparam \LessThan0~33 .sum_lutc_input = "datac";
defparam \LessThan0~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N6
cyclone_lcell \LessThan0~34 (
// Equation(s):
// \LessThan0~34_combout  = (\LessThan0~11_combout  & ((CNT[7] & (\Add2~10_combout  & \LessThan0~33_combout )) # (!CNT[7] & ((\Add2~10_combout ) # (\LessThan0~33_combout )))))

	.clk(gnd),
	.dataa(CNT[7]),
	.datab(\Add2~10_combout ),
	.datac(\LessThan0~11_combout ),
	.datad(\LessThan0~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~34 .lut_mask = "d040";
defparam \LessThan0~34 .operation_mode = "normal";
defparam \LessThan0~34 .output_mode = "comb_only";
defparam \LessThan0~34 .register_cascade_mode = "off";
defparam \LessThan0~34 .sum_lutc_input = "datac";
defparam \LessThan0~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N7
cyclone_lcell \LessThan0~24 (
// Equation(s):
// \LessThan0~24_combout  = (\LessThan0~3_combout ) # ((\LessThan0~6_combout  & ((\LessThan0~23_combout ) # (\LessThan0~34_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~6_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(\LessThan0~23_combout ),
	.datad(\LessThan0~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~24 .lut_mask = "eeec";
defparam \LessThan0~24 .operation_mode = "normal";
defparam \LessThan0~24 .output_mode = "comb_only";
defparam \LessThan0~24 .register_cascade_mode = "off";
defparam \LessThan0~24 .sum_lutc_input = "datac";
defparam \LessThan0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N6
cyclone_lcell \LessThan0~30 (
// Equation(s):
// \LessThan0~30_combout  = (\Add2~5_combout  & (\LessThan0~27_combout  & ((\LessThan0~24_combout )))) # (!\Add2~5_combout  & ((\LessThan0~29_combout ) # ((\LessThan0~27_combout  & \LessThan0~24_combout ))))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(\LessThan0~27_combout ),
	.datac(\LessThan0~29_combout ),
	.datad(\LessThan0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~30 .lut_mask = "dc50";
defparam \LessThan0~30 .operation_mode = "normal";
defparam \LessThan0~30 .output_mode = "comb_only";
defparam \LessThan0~30 .register_cascade_mode = "off";
defparam \LessThan0~30 .sum_lutc_input = "datac";
defparam \LessThan0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N7
cyclone_lcell \LessThan0~31 (
// Equation(s):
// \LessThan0~31_combout  = (CNT[31] & (((\LessThan0~30_combout ) # (!CNT[30])) # (!CNT[29]))) # (!CNT[31] & ((CNT[30]) # ((!CNT[29] & \LessThan0~30_combout ))))

	.clk(gnd),
	.dataa(CNT[31]),
	.datab(CNT[29]),
	.datac(CNT[30]),
	.datad(\LessThan0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~31 .lut_mask = "fb7a";
defparam \LessThan0~31 .operation_mode = "normal";
defparam \LessThan0~31 .output_mode = "comb_only";
defparam \LessThan0~31 .register_cascade_mode = "off";
defparam \LessThan0~31 .sum_lutc_input = "datac";
defparam \LessThan0~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N8
cyclone_lcell \LessThan0~32 (
// Equation(s):
// \LessThan0~32_combout  = (\Add2~5_combout  & ((CNT[30]) # ((CNT[31]) # (!\LessThan0~31_combout )))) # (!\Add2~5_combout  & (!\LessThan0~31_combout  & ((CNT[30]) # (CNT[31]))))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(CNT[30]),
	.datac(CNT[31]),
	.datad(\LessThan0~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~32 .lut_mask = "a8fe";
defparam \LessThan0~32 .operation_mode = "normal";
defparam \LessThan0~32 .output_mode = "comb_only";
defparam \LessThan0~32 .register_cascade_mode = "off";
defparam \LessThan0~32 .sum_lutc_input = "datac";
defparam \LessThan0~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N5
cyclone_lcell \CNT[31] (
// Equation(s):
// CNT[31] = DFFEAS(CNT[31] $ ((((\CNT[30]~3 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \LessThan0~32_combout , )

	.clk(\clk~combout ),
	.dataa(CNT[31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\LessThan0~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\CNT[30]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(CNT[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \CNT[31] .cin_used = "true";
defparam \CNT[31] .lut_mask = "5a5a";
defparam \CNT[31] .operation_mode = "normal";
defparam \CNT[31] .output_mode = "reg_only";
defparam \CNT[31] .register_cascade_mode = "off";
defparam \CNT[31] .sum_lutc_input = "cin";
defparam \CNT[31] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [12]),
	.regout(),
	.padio(h_time[12]));
// synopsys translate_off
defparam \h_time[12]~I .input_async_reset = "none";
defparam \h_time[12]~I .input_power_up = "low";
defparam \h_time[12]~I .input_register_mode = "none";
defparam \h_time[12]~I .input_sync_reset = "none";
defparam \h_time[12]~I .oe_async_reset = "none";
defparam \h_time[12]~I .oe_power_up = "low";
defparam \h_time[12]~I .oe_register_mode = "none";
defparam \h_time[12]~I .oe_sync_reset = "none";
defparam \h_time[12]~I .operation_mode = "input";
defparam \h_time[12]~I .output_async_reset = "none";
defparam \h_time[12]~I .output_power_up = "low";
defparam \h_time[12]~I .output_register_mode = "none";
defparam \h_time[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [7]),
	.regout(),
	.padio(h_time[7]));
// synopsys translate_off
defparam \h_time[7]~I .input_async_reset = "none";
defparam \h_time[7]~I .input_power_up = "low";
defparam \h_time[7]~I .input_register_mode = "none";
defparam \h_time[7]~I .input_sync_reset = "none";
defparam \h_time[7]~I .oe_async_reset = "none";
defparam \h_time[7]~I .oe_power_up = "low";
defparam \h_time[7]~I .oe_register_mode = "none";
defparam \h_time[7]~I .oe_sync_reset = "none";
defparam \h_time[7]~I .operation_mode = "input";
defparam \h_time[7]~I .output_async_reset = "none";
defparam \h_time[7]~I .output_power_up = "low";
defparam \h_time[7]~I .output_register_mode = "none";
defparam \h_time[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [2]),
	.regout(),
	.padio(h_time[2]));
// synopsys translate_off
defparam \h_time[2]~I .input_async_reset = "none";
defparam \h_time[2]~I .input_power_up = "low";
defparam \h_time[2]~I .input_register_mode = "none";
defparam \h_time[2]~I .input_sync_reset = "none";
defparam \h_time[2]~I .oe_async_reset = "none";
defparam \h_time[2]~I .oe_power_up = "low";
defparam \h_time[2]~I .oe_register_mode = "none";
defparam \h_time[2]~I .oe_sync_reset = "none";
defparam \h_time[2]~I .operation_mode = "input";
defparam \h_time[2]~I .output_async_reset = "none";
defparam \h_time[2]~I .output_power_up = "low";
defparam \h_time[2]~I .output_register_mode = "none";
defparam \h_time[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [1]),
	.regout(),
	.padio(h_time[1]));
// synopsys translate_off
defparam \h_time[1]~I .input_async_reset = "none";
defparam \h_time[1]~I .input_power_up = "low";
defparam \h_time[1]~I .input_register_mode = "none";
defparam \h_time[1]~I .input_sync_reset = "none";
defparam \h_time[1]~I .oe_async_reset = "none";
defparam \h_time[1]~I .oe_power_up = "low";
defparam \h_time[1]~I .oe_register_mode = "none";
defparam \h_time[1]~I .oe_sync_reset = "none";
defparam \h_time[1]~I .operation_mode = "input";
defparam \h_time[1]~I .output_async_reset = "none";
defparam \h_time[1]~I .output_power_up = "low";
defparam \h_time[1]~I .output_register_mode = "none";
defparam \h_time[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [0]),
	.regout(),
	.padio(h_time[0]));
// synopsys translate_off
defparam \h_time[0]~I .input_async_reset = "none";
defparam \h_time[0]~I .input_power_up = "low";
defparam \h_time[0]~I .input_register_mode = "none";
defparam \h_time[0]~I .input_sync_reset = "none";
defparam \h_time[0]~I .oe_async_reset = "none";
defparam \h_time[0]~I .oe_power_up = "low";
defparam \h_time[0]~I .oe_register_mode = "none";
defparam \h_time[0]~I .oe_sync_reset = "none";
defparam \h_time[0]~I .operation_mode = "input";
defparam \h_time[0]~I .output_async_reset = "none";
defparam \h_time[0]~I .output_power_up = "low";
defparam \h_time[0]~I .output_register_mode = "none";
defparam \h_time[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y9_N2
cyclone_lcell \Add4~70 (
// Equation(s):
// \Add4~70_combout  = (!\h_time~combout [0])
// \Add4~72  = CARRY((\h_time~combout [0]))
// \Add4~72COUT1_100  = CARRY((\h_time~combout [0]))

	.clk(gnd),
	.dataa(\h_time~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~72 ),
	.cout1(\Add4~72COUT1_100 ));
// synopsys translate_off
defparam \Add4~70 .lut_mask = "55aa";
defparam \Add4~70 .operation_mode = "arithmetic";
defparam \Add4~70 .output_mode = "comb_only";
defparam \Add4~70 .register_cascade_mode = "off";
defparam \Add4~70 .sum_lutc_input = "datac";
defparam \Add4~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N3
cyclone_lcell \Add4~75 (
// Equation(s):
// \Add4~75_combout  = \h_time~combout [1] $ ((((!\Add4~72 ))))
// \Add4~77  = CARRY((!\h_time~combout [1] & ((!\Add4~72 ))))
// \Add4~77COUT1_102  = CARRY((!\h_time~combout [1] & ((!\Add4~72COUT1_100 ))))

	.clk(gnd),
	.dataa(\h_time~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~72 ),
	.cin1(\Add4~72COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~77 ),
	.cout1(\Add4~77COUT1_102 ));
// synopsys translate_off
defparam \Add4~75 .cin0_used = "true";
defparam \Add4~75 .cin1_used = "true";
defparam \Add4~75 .lut_mask = "a505";
defparam \Add4~75 .operation_mode = "arithmetic";
defparam \Add4~75 .output_mode = "comb_only";
defparam \Add4~75 .register_cascade_mode = "off";
defparam \Add4~75 .sum_lutc_input = "cin";
defparam \Add4~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N4
cyclone_lcell \Add4~65 (
// Equation(s):
// \Add4~65_combout  = \h_time~combout [2] $ ((((\Add4~77 ))))
// \Add4~67  = CARRY((\h_time~combout [2]) # ((!\Add4~77COUT1_102 )))

	.clk(gnd),
	.dataa(\h_time~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~77 ),
	.cin1(\Add4~77COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~65_combout ),
	.regout(),
	.cout(\Add4~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~65 .cin0_used = "true";
defparam \Add4~65 .cin1_used = "true";
defparam \Add4~65 .lut_mask = "5aaf";
defparam \Add4~65 .operation_mode = "arithmetic";
defparam \Add4~65 .output_mode = "comb_only";
defparam \Add4~65 .register_cascade_mode = "off";
defparam \Add4~65 .sum_lutc_input = "cin";
defparam \Add4~65 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [6]),
	.regout(),
	.padio(h_time[6]));
// synopsys translate_off
defparam \h_time[6]~I .input_async_reset = "none";
defparam \h_time[6]~I .input_power_up = "low";
defparam \h_time[6]~I .input_register_mode = "none";
defparam \h_time[6]~I .input_sync_reset = "none";
defparam \h_time[6]~I .oe_async_reset = "none";
defparam \h_time[6]~I .oe_power_up = "low";
defparam \h_time[6]~I .oe_register_mode = "none";
defparam \h_time[6]~I .oe_sync_reset = "none";
defparam \h_time[6]~I .operation_mode = "input";
defparam \h_time[6]~I .output_async_reset = "none";
defparam \h_time[6]~I .output_power_up = "low";
defparam \h_time[6]~I .output_register_mode = "none";
defparam \h_time[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [5]),
	.regout(),
	.padio(h_time[5]));
// synopsys translate_off
defparam \h_time[5]~I .input_async_reset = "none";
defparam \h_time[5]~I .input_power_up = "low";
defparam \h_time[5]~I .input_register_mode = "none";
defparam \h_time[5]~I .input_sync_reset = "none";
defparam \h_time[5]~I .oe_async_reset = "none";
defparam \h_time[5]~I .oe_power_up = "low";
defparam \h_time[5]~I .oe_register_mode = "none";
defparam \h_time[5]~I .oe_sync_reset = "none";
defparam \h_time[5]~I .operation_mode = "input";
defparam \h_time[5]~I .output_async_reset = "none";
defparam \h_time[5]~I .output_power_up = "low";
defparam \h_time[5]~I .output_register_mode = "none";
defparam \h_time[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [4]),
	.regout(),
	.padio(h_time[4]));
// synopsys translate_off
defparam \h_time[4]~I .input_async_reset = "none";
defparam \h_time[4]~I .input_power_up = "low";
defparam \h_time[4]~I .input_register_mode = "none";
defparam \h_time[4]~I .input_sync_reset = "none";
defparam \h_time[4]~I .oe_async_reset = "none";
defparam \h_time[4]~I .oe_power_up = "low";
defparam \h_time[4]~I .oe_register_mode = "none";
defparam \h_time[4]~I .oe_sync_reset = "none";
defparam \h_time[4]~I .operation_mode = "input";
defparam \h_time[4]~I .output_async_reset = "none";
defparam \h_time[4]~I .output_power_up = "low";
defparam \h_time[4]~I .output_register_mode = "none";
defparam \h_time[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [3]),
	.regout(),
	.padio(h_time[3]));
// synopsys translate_off
defparam \h_time[3]~I .input_async_reset = "none";
defparam \h_time[3]~I .input_power_up = "low";
defparam \h_time[3]~I .input_register_mode = "none";
defparam \h_time[3]~I .input_sync_reset = "none";
defparam \h_time[3]~I .oe_async_reset = "none";
defparam \h_time[3]~I .oe_power_up = "low";
defparam \h_time[3]~I .oe_register_mode = "none";
defparam \h_time[3]~I .oe_sync_reset = "none";
defparam \h_time[3]~I .operation_mode = "input";
defparam \h_time[3]~I .output_async_reset = "none";
defparam \h_time[3]~I .output_power_up = "low";
defparam \h_time[3]~I .output_register_mode = "none";
defparam \h_time[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y9_N5
cyclone_lcell \Add4~60 (
// Equation(s):
// \Add4~60_combout  = (\h_time~combout [3] $ ((!\Add4~67 )))
// \Add4~62  = CARRY(((!\h_time~combout [3] & !\Add4~67 )))
// \Add4~62COUT1_104  = CARRY(((!\h_time~combout [3] & !\Add4~67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\h_time~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~62 ),
	.cout1(\Add4~62COUT1_104 ));
// synopsys translate_off
defparam \Add4~60 .cin_used = "true";
defparam \Add4~60 .lut_mask = "c303";
defparam \Add4~60 .operation_mode = "arithmetic";
defparam \Add4~60 .output_mode = "comb_only";
defparam \Add4~60 .register_cascade_mode = "off";
defparam \Add4~60 .sum_lutc_input = "cin";
defparam \Add4~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N6
cyclone_lcell \Add4~55 (
// Equation(s):
// \Add4~55_combout  = \h_time~combout [4] $ (((((!\Add4~67  & \Add4~62 ) # (\Add4~67  & \Add4~62COUT1_104 )))))
// \Add4~57  = CARRY((\h_time~combout [4]) # ((!\Add4~62 )))
// \Add4~57COUT1_106  = CARRY((\h_time~combout [4]) # ((!\Add4~62COUT1_104 )))

	.clk(gnd),
	.dataa(\h_time~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~67 ),
	.cin0(\Add4~62 ),
	.cin1(\Add4~62COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~57 ),
	.cout1(\Add4~57COUT1_106 ));
// synopsys translate_off
defparam \Add4~55 .cin0_used = "true";
defparam \Add4~55 .cin1_used = "true";
defparam \Add4~55 .cin_used = "true";
defparam \Add4~55 .lut_mask = "5aaf";
defparam \Add4~55 .operation_mode = "arithmetic";
defparam \Add4~55 .output_mode = "comb_only";
defparam \Add4~55 .register_cascade_mode = "off";
defparam \Add4~55 .sum_lutc_input = "cin";
defparam \Add4~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N7
cyclone_lcell \Add4~80 (
// Equation(s):
// \Add4~80_combout  = (\h_time~combout [5] $ ((!(!\Add4~67  & \Add4~57 ) # (\Add4~67  & \Add4~57COUT1_106 ))))
// \Add4~82  = CARRY(((!\h_time~combout [5] & !\Add4~57 )))
// \Add4~82COUT1_108  = CARRY(((!\h_time~combout [5] & !\Add4~57COUT1_106 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\h_time~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~67 ),
	.cin0(\Add4~57 ),
	.cin1(\Add4~57COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~82 ),
	.cout1(\Add4~82COUT1_108 ));
// synopsys translate_off
defparam \Add4~80 .cin0_used = "true";
defparam \Add4~80 .cin1_used = "true";
defparam \Add4~80 .cin_used = "true";
defparam \Add4~80 .lut_mask = "c303";
defparam \Add4~80 .operation_mode = "arithmetic";
defparam \Add4~80 .output_mode = "comb_only";
defparam \Add4~80 .register_cascade_mode = "off";
defparam \Add4~80 .sum_lutc_input = "cin";
defparam \Add4~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N8
cyclone_lcell \Add4~10 (
// Equation(s):
// \Add4~10_combout  = \h_time~combout [6] $ (((((!\Add4~67  & \Add4~82 ) # (\Add4~67  & \Add4~82COUT1_108 )))))
// \Add4~12  = CARRY((\h_time~combout [6]) # ((!\Add4~82 )))
// \Add4~12COUT1_110  = CARRY((\h_time~combout [6]) # ((!\Add4~82COUT1_108 )))

	.clk(gnd),
	.dataa(\h_time~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~67 ),
	.cin0(\Add4~82 ),
	.cin1(\Add4~82COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~12 ),
	.cout1(\Add4~12COUT1_110 ));
// synopsys translate_off
defparam \Add4~10 .cin0_used = "true";
defparam \Add4~10 .cin1_used = "true";
defparam \Add4~10 .cin_used = "true";
defparam \Add4~10 .lut_mask = "5aaf";
defparam \Add4~10 .operation_mode = "arithmetic";
defparam \Add4~10 .output_mode = "comb_only";
defparam \Add4~10 .register_cascade_mode = "off";
defparam \Add4~10 .sum_lutc_input = "cin";
defparam \Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y9_N9
cyclone_lcell \Add4~15 (
// Equation(s):
// \Add4~15_combout  = (\h_time~combout [7] $ ((!(!\Add4~67  & \Add4~12 ) # (\Add4~67  & \Add4~12COUT1_110 ))))
// \Add4~17  = CARRY(((!\h_time~combout [7] & !\Add4~12COUT1_110 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\h_time~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~67 ),
	.cin0(\Add4~12 ),
	.cin1(\Add4~12COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~15_combout ),
	.regout(),
	.cout(\Add4~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~15 .cin0_used = "true";
defparam \Add4~15 .cin1_used = "true";
defparam \Add4~15 .cin_used = "true";
defparam \Add4~15 .lut_mask = "c303";
defparam \Add4~15 .operation_mode = "arithmetic";
defparam \Add4~15 .output_mode = "comb_only";
defparam \Add4~15 .register_cascade_mode = "off";
defparam \Add4~15 .sum_lutc_input = "cin";
defparam \Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [11]),
	.regout(),
	.padio(h_time[11]));
// synopsys translate_off
defparam \h_time[11]~I .input_async_reset = "none";
defparam \h_time[11]~I .input_power_up = "low";
defparam \h_time[11]~I .input_register_mode = "none";
defparam \h_time[11]~I .input_sync_reset = "none";
defparam \h_time[11]~I .oe_async_reset = "none";
defparam \h_time[11]~I .oe_power_up = "low";
defparam \h_time[11]~I .oe_register_mode = "none";
defparam \h_time[11]~I .oe_sync_reset = "none";
defparam \h_time[11]~I .operation_mode = "input";
defparam \h_time[11]~I .output_async_reset = "none";
defparam \h_time[11]~I .output_power_up = "low";
defparam \h_time[11]~I .output_register_mode = "none";
defparam \h_time[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [10]),
	.regout(),
	.padio(h_time[10]));
// synopsys translate_off
defparam \h_time[10]~I .input_async_reset = "none";
defparam \h_time[10]~I .input_power_up = "low";
defparam \h_time[10]~I .input_register_mode = "none";
defparam \h_time[10]~I .input_sync_reset = "none";
defparam \h_time[10]~I .oe_async_reset = "none";
defparam \h_time[10]~I .oe_power_up = "low";
defparam \h_time[10]~I .oe_register_mode = "none";
defparam \h_time[10]~I .oe_sync_reset = "none";
defparam \h_time[10]~I .operation_mode = "input";
defparam \h_time[10]~I .output_async_reset = "none";
defparam \h_time[10]~I .output_power_up = "low";
defparam \h_time[10]~I .output_register_mode = "none";
defparam \h_time[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [9]),
	.regout(),
	.padio(h_time[9]));
// synopsys translate_off
defparam \h_time[9]~I .input_async_reset = "none";
defparam \h_time[9]~I .input_power_up = "low";
defparam \h_time[9]~I .input_register_mode = "none";
defparam \h_time[9]~I .input_sync_reset = "none";
defparam \h_time[9]~I .oe_async_reset = "none";
defparam \h_time[9]~I .oe_power_up = "low";
defparam \h_time[9]~I .oe_register_mode = "none";
defparam \h_time[9]~I .oe_sync_reset = "none";
defparam \h_time[9]~I .operation_mode = "input";
defparam \h_time[9]~I .output_async_reset = "none";
defparam \h_time[9]~I .output_power_up = "low";
defparam \h_time[9]~I .output_register_mode = "none";
defparam \h_time[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [8]),
	.regout(),
	.padio(h_time[8]));
// synopsys translate_off
defparam \h_time[8]~I .input_async_reset = "none";
defparam \h_time[8]~I .input_power_up = "low";
defparam \h_time[8]~I .input_register_mode = "none";
defparam \h_time[8]~I .input_sync_reset = "none";
defparam \h_time[8]~I .oe_async_reset = "none";
defparam \h_time[8]~I .oe_power_up = "low";
defparam \h_time[8]~I .oe_register_mode = "none";
defparam \h_time[8]~I .oe_sync_reset = "none";
defparam \h_time[8]~I .operation_mode = "input";
defparam \h_time[8]~I .output_async_reset = "none";
defparam \h_time[8]~I .output_power_up = "low";
defparam \h_time[8]~I .output_register_mode = "none";
defparam \h_time[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y8_N0
cyclone_lcell \Add4~45 (
// Equation(s):
// \Add4~45_combout  = \h_time~combout [8] $ ((((\Add4~17 ))))
// \Add4~47  = CARRY((\h_time~combout [8]) # ((!\Add4~17 )))
// \Add4~47COUT1_112  = CARRY((\h_time~combout [8]) # ((!\Add4~17 )))

	.clk(gnd),
	.dataa(\h_time~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~47 ),
	.cout1(\Add4~47COUT1_112 ));
// synopsys translate_off
defparam \Add4~45 .cin_used = "true";
defparam \Add4~45 .lut_mask = "5aaf";
defparam \Add4~45 .operation_mode = "arithmetic";
defparam \Add4~45 .output_mode = "comb_only";
defparam \Add4~45 .register_cascade_mode = "off";
defparam \Add4~45 .sum_lutc_input = "cin";
defparam \Add4~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N1
cyclone_lcell \Add4~50 (
// Equation(s):
// \Add4~50_combout  = \h_time~combout [9] $ ((((!(!\Add4~17  & \Add4~47 ) # (\Add4~17  & \Add4~47COUT1_112 )))))
// \Add4~52  = CARRY((!\h_time~combout [9] & ((!\Add4~47 ))))
// \Add4~52COUT1_114  = CARRY((!\h_time~combout [9] & ((!\Add4~47COUT1_112 ))))

	.clk(gnd),
	.dataa(\h_time~combout [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~17 ),
	.cin0(\Add4~47 ),
	.cin1(\Add4~47COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~52 ),
	.cout1(\Add4~52COUT1_114 ));
// synopsys translate_off
defparam \Add4~50 .cin0_used = "true";
defparam \Add4~50 .cin1_used = "true";
defparam \Add4~50 .cin_used = "true";
defparam \Add4~50 .lut_mask = "a505";
defparam \Add4~50 .operation_mode = "arithmetic";
defparam \Add4~50 .output_mode = "comb_only";
defparam \Add4~50 .register_cascade_mode = "off";
defparam \Add4~50 .sum_lutc_input = "cin";
defparam \Add4~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N2
cyclone_lcell \Add4~40 (
// Equation(s):
// \Add4~40_combout  = (\h_time~combout [10] $ (((!\Add4~17  & \Add4~52 ) # (\Add4~17  & \Add4~52COUT1_114 ))))
// \Add4~42  = CARRY(((\h_time~combout [10]) # (!\Add4~52 )))
// \Add4~42COUT1_116  = CARRY(((\h_time~combout [10]) # (!\Add4~52COUT1_114 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\h_time~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~17 ),
	.cin0(\Add4~52 ),
	.cin1(\Add4~52COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~42 ),
	.cout1(\Add4~42COUT1_116 ));
// synopsys translate_off
defparam \Add4~40 .cin0_used = "true";
defparam \Add4~40 .cin1_used = "true";
defparam \Add4~40 .cin_used = "true";
defparam \Add4~40 .lut_mask = "3ccf";
defparam \Add4~40 .operation_mode = "arithmetic";
defparam \Add4~40 .output_mode = "comb_only";
defparam \Add4~40 .register_cascade_mode = "off";
defparam \Add4~40 .sum_lutc_input = "cin";
defparam \Add4~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N3
cyclone_lcell \Add4~30 (
// Equation(s):
// \Add4~30_combout  = \h_time~combout [11] $ ((((!(!\Add4~17  & \Add4~42 ) # (\Add4~17  & \Add4~42COUT1_116 )))))
// \Add4~32  = CARRY((!\h_time~combout [11] & ((!\Add4~42 ))))
// \Add4~32COUT1_118  = CARRY((!\h_time~combout [11] & ((!\Add4~42COUT1_116 ))))

	.clk(gnd),
	.dataa(\h_time~combout [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~17 ),
	.cin0(\Add4~42 ),
	.cin1(\Add4~42COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~32 ),
	.cout1(\Add4~32COUT1_118 ));
// synopsys translate_off
defparam \Add4~30 .cin0_used = "true";
defparam \Add4~30 .cin1_used = "true";
defparam \Add4~30 .cin_used = "true";
defparam \Add4~30 .lut_mask = "a505";
defparam \Add4~30 .operation_mode = "arithmetic";
defparam \Add4~30 .output_mode = "comb_only";
defparam \Add4~30 .register_cascade_mode = "off";
defparam \Add4~30 .sum_lutc_input = "cin";
defparam \Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N4
cyclone_lcell \Add4~25 (
// Equation(s):
// \Add4~25_combout  = (\h_time~combout [12] $ (((!\Add4~17  & \Add4~32 ) # (\Add4~17  & \Add4~32COUT1_118 ))))
// \Add4~27  = CARRY(((\h_time~combout [12]) # (!\Add4~32COUT1_118 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\h_time~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~17 ),
	.cin0(\Add4~32 ),
	.cin1(\Add4~32COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~25_combout ),
	.regout(),
	.cout(\Add4~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~25 .cin0_used = "true";
defparam \Add4~25 .cin1_used = "true";
defparam \Add4~25 .cin_used = "true";
defparam \Add4~25 .lut_mask = "3ccf";
defparam \Add4~25 .operation_mode = "arithmetic";
defparam \Add4~25 .output_mode = "comb_only";
defparam \Add4~25 .register_cascade_mode = "off";
defparam \Add4~25 .sum_lutc_input = "cin";
defparam \Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [15]),
	.regout(),
	.padio(h_time[15]));
// synopsys translate_off
defparam \h_time[15]~I .input_async_reset = "none";
defparam \h_time[15]~I .input_power_up = "low";
defparam \h_time[15]~I .input_register_mode = "none";
defparam \h_time[15]~I .input_sync_reset = "none";
defparam \h_time[15]~I .oe_async_reset = "none";
defparam \h_time[15]~I .oe_power_up = "low";
defparam \h_time[15]~I .oe_register_mode = "none";
defparam \h_time[15]~I .oe_sync_reset = "none";
defparam \h_time[15]~I .operation_mode = "input";
defparam \h_time[15]~I .output_async_reset = "none";
defparam \h_time[15]~I .output_power_up = "low";
defparam \h_time[15]~I .output_register_mode = "none";
defparam \h_time[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [14]),
	.regout(),
	.padio(h_time[14]));
// synopsys translate_off
defparam \h_time[14]~I .input_async_reset = "none";
defparam \h_time[14]~I .input_power_up = "low";
defparam \h_time[14]~I .input_register_mode = "none";
defparam \h_time[14]~I .input_sync_reset = "none";
defparam \h_time[14]~I .oe_async_reset = "none";
defparam \h_time[14]~I .oe_power_up = "low";
defparam \h_time[14]~I .oe_register_mode = "none";
defparam \h_time[14]~I .oe_sync_reset = "none";
defparam \h_time[14]~I .operation_mode = "input";
defparam \h_time[14]~I .output_async_reset = "none";
defparam \h_time[14]~I .output_power_up = "low";
defparam \h_time[14]~I .output_register_mode = "none";
defparam \h_time[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \h_time[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\h_time~combout [13]),
	.regout(),
	.padio(h_time[13]));
// synopsys translate_off
defparam \h_time[13]~I .input_async_reset = "none";
defparam \h_time[13]~I .input_power_up = "low";
defparam \h_time[13]~I .input_register_mode = "none";
defparam \h_time[13]~I .input_sync_reset = "none";
defparam \h_time[13]~I .oe_async_reset = "none";
defparam \h_time[13]~I .oe_power_up = "low";
defparam \h_time[13]~I .oe_register_mode = "none";
defparam \h_time[13]~I .oe_sync_reset = "none";
defparam \h_time[13]~I .operation_mode = "input";
defparam \h_time[13]~I .output_async_reset = "none";
defparam \h_time[13]~I .output_power_up = "low";
defparam \h_time[13]~I .output_register_mode = "none";
defparam \h_time[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y8_N5
cyclone_lcell \Add4~35 (
// Equation(s):
// \Add4~35_combout  = \h_time~combout [13] $ ((((!\Add4~27 ))))
// \Add4~37  = CARRY((!\h_time~combout [13] & ((!\Add4~27 ))))
// \Add4~37COUT1_120  = CARRY((!\h_time~combout [13] & ((!\Add4~27 ))))

	.clk(gnd),
	.dataa(\h_time~combout [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~37 ),
	.cout1(\Add4~37COUT1_120 ));
// synopsys translate_off
defparam \Add4~35 .cin_used = "true";
defparam \Add4~35 .lut_mask = "a505";
defparam \Add4~35 .operation_mode = "arithmetic";
defparam \Add4~35 .output_mode = "comb_only";
defparam \Add4~35 .register_cascade_mode = "off";
defparam \Add4~35 .sum_lutc_input = "cin";
defparam \Add4~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N6
cyclone_lcell \Add4~20 (
// Equation(s):
// \Add4~20_combout  = \h_time~combout [14] $ (((((!\Add4~27  & \Add4~37 ) # (\Add4~27  & \Add4~37COUT1_120 )))))
// \Add4~22  = CARRY((\h_time~combout [14]) # ((!\Add4~37 )))
// \Add4~22COUT1_122  = CARRY((\h_time~combout [14]) # ((!\Add4~37COUT1_120 )))

	.clk(gnd),
	.dataa(\h_time~combout [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~27 ),
	.cin0(\Add4~37 ),
	.cin1(\Add4~37COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~22 ),
	.cout1(\Add4~22COUT1_122 ));
// synopsys translate_off
defparam \Add4~20 .cin0_used = "true";
defparam \Add4~20 .cin1_used = "true";
defparam \Add4~20 .cin_used = "true";
defparam \Add4~20 .lut_mask = "5aaf";
defparam \Add4~20 .operation_mode = "arithmetic";
defparam \Add4~20 .output_mode = "comb_only";
defparam \Add4~20 .register_cascade_mode = "off";
defparam \Add4~20 .sum_lutc_input = "cin";
defparam \Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N7
cyclone_lcell \Add4~5 (
// Equation(s):
// \Add4~5_combout  = (\h_time~combout [15] $ ((!(!\Add4~27  & \Add4~22 ) # (\Add4~27  & \Add4~22COUT1_122 ))))
// \Add4~7  = CARRY(((!\h_time~combout [15] & !\Add4~22 )))
// \Add4~7COUT1_124  = CARRY(((!\h_time~combout [15] & !\Add4~22COUT1_122 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\h_time~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~27 ),
	.cin0(\Add4~22 ),
	.cin1(\Add4~22COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~7 ),
	.cout1(\Add4~7COUT1_124 ));
// synopsys translate_off
defparam \Add4~5 .cin0_used = "true";
defparam \Add4~5 .cin1_used = "true";
defparam \Add4~5 .cin_used = "true";
defparam \Add4~5 .lut_mask = "c303";
defparam \Add4~5 .operation_mode = "arithmetic";
defparam \Add4~5 .output_mode = "comb_only";
defparam \Add4~5 .register_cascade_mode = "off";
defparam \Add4~5 .sum_lutc_input = "cin";
defparam \Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N8
cyclone_lcell \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (((!(!\Add4~27  & \Add4~7 ) # (\Add4~27  & \Add4~7COUT1_124 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~27 ),
	.cin0(\Add4~7 ),
	.cin1(\Add4~7COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~0 .cin0_used = "true";
defparam \Add4~0 .cin1_used = "true";
defparam \Add4~0 .cin_used = "true";
defparam \Add4~0 .lut_mask = "0f0f";
defparam \Add4~0 .operation_mode = "normal";
defparam \Add4~0 .output_mode = "comb_only";
defparam \Add4~0 .register_cascade_mode = "off";
defparam \Add4~0 .sum_lutc_input = "cin";
defparam \Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \pwm_en~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pwm_en~combout ),
	.regout(),
	.padio(pwm_en));
// synopsys translate_off
defparam \pwm_en~I .input_async_reset = "none";
defparam \pwm_en~I .input_power_up = "low";
defparam \pwm_en~I .input_register_mode = "none";
defparam \pwm_en~I .input_sync_reset = "none";
defparam \pwm_en~I .oe_async_reset = "none";
defparam \pwm_en~I .oe_power_up = "low";
defparam \pwm_en~I .oe_register_mode = "none";
defparam \pwm_en~I .oe_sync_reset = "none";
defparam \pwm_en~I .operation_mode = "input";
defparam \pwm_en~I .output_async_reset = "none";
defparam \pwm_en~I .output_power_up = "low";
defparam \pwm_en~I .output_register_mode = "none";
defparam \pwm_en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y5_N4
cyclone_lcell \LessThan1~26 (
// Equation(s):
// \LessThan1~26_combout  = (\Add4~0_combout  & (!CNT[26] & (!CNT[27] & !CNT[25]))) # (!\Add4~0_combout  & (CNT[26] & (CNT[27] & CNT[25])))

	.clk(gnd),
	.dataa(\Add4~0_combout ),
	.datab(CNT[26]),
	.datac(CNT[27]),
	.datad(CNT[25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~26 .lut_mask = "4002";
defparam \LessThan1~26 .operation_mode = "normal";
defparam \LessThan1~26 .output_mode = "comb_only";
defparam \LessThan1~26 .register_cascade_mode = "off";
defparam \LessThan1~26 .sum_lutc_input = "datac";
defparam \LessThan1~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N7
cyclone_lcell \LessThan1~25 (
// Equation(s):
// \LessThan1~25_combout  = (\Add4~0_combout  & (!CNT[23] & (!CNT[24] & !CNT[22]))) # (!\Add4~0_combout  & (CNT[23] & (CNT[24] & CNT[22])))

	.clk(gnd),
	.dataa(\Add4~0_combout ),
	.datab(CNT[23]),
	.datac(CNT[24]),
	.datad(CNT[22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~25 .lut_mask = "4002";
defparam \LessThan1~25 .operation_mode = "normal";
defparam \LessThan1~25 .output_mode = "comb_only";
defparam \LessThan1~25 .register_cascade_mode = "off";
defparam \LessThan1~25 .sum_lutc_input = "datac";
defparam \LessThan1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N8
cyclone_lcell \LessThan1~27 (
// Equation(s):
// \LessThan1~27_combout  = (\LessThan1~26_combout  & (\LessThan1~25_combout  & (\Add4~0_combout  $ (CNT[28]))))

	.clk(gnd),
	.dataa(\Add4~0_combout ),
	.datab(\LessThan1~26_combout ),
	.datac(CNT[28]),
	.datad(\LessThan1~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~27 .lut_mask = "4800";
defparam \LessThan1~27 .operation_mode = "normal";
defparam \LessThan1~27 .output_mode = "comb_only";
defparam \LessThan1~27 .register_cascade_mode = "off";
defparam \LessThan1~27 .sum_lutc_input = "datac";
defparam \LessThan1~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N5
cyclone_lcell \LessThan1~28 (
// Equation(s):
// \LessThan1~28_combout  = (CNT[22]) # ((CNT[23]) # ((CNT[24]) # (CNT[25])))

	.clk(gnd),
	.dataa(CNT[22]),
	.datab(CNT[23]),
	.datac(CNT[24]),
	.datad(CNT[25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~28 .lut_mask = "fffe";
defparam \LessThan1~28 .operation_mode = "normal";
defparam \LessThan1~28 .output_mode = "comb_only";
defparam \LessThan1~28 .register_cascade_mode = "off";
defparam \LessThan1~28 .sum_lutc_input = "datac";
defparam \LessThan1~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N6
cyclone_lcell \LessThan1~29 (
// Equation(s):
// \LessThan1~29_combout  = (CNT[27]) # ((CNT[26]) # ((CNT[28]) # (\LessThan1~28_combout )))

	.clk(gnd),
	.dataa(CNT[27]),
	.datab(CNT[26]),
	.datac(CNT[28]),
	.datad(\LessThan1~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~29 .lut_mask = "fffe";
defparam \LessThan1~29 .operation_mode = "normal";
defparam \LessThan1~29 .output_mode = "comb_only";
defparam \LessThan1~29 .register_cascade_mode = "off";
defparam \LessThan1~29 .sum_lutc_input = "datac";
defparam \LessThan1~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N4
cyclone_lcell \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (CNT[21] & (CNT[20] & (CNT[19] & !\Add4~0_combout ))) # (!CNT[21] & (!CNT[20] & (!CNT[19] & \Add4~0_combout )))

	.clk(gnd),
	.dataa(CNT[21]),
	.datab(CNT[20]),
	.datac(CNT[19]),
	.datad(\Add4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = "0180";
defparam \LessThan1~5 .operation_mode = "normal";
defparam \LessThan1~5 .output_mode = "comb_only";
defparam \LessThan1~5 .register_cascade_mode = "off";
defparam \LessThan1~5 .sum_lutc_input = "datac";
defparam \LessThan1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N6
cyclone_lcell \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (CNT[18] & (CNT[17] & (CNT[16] & !\Add4~0_combout ))) # (!CNT[18] & (!CNT[17] & (!CNT[16] & \Add4~0_combout )))

	.clk(gnd),
	.dataa(CNT[18]),
	.datab(CNT[17]),
	.datac(CNT[16]),
	.datad(\Add4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = "0180";
defparam \LessThan1~4 .operation_mode = "normal";
defparam \LessThan1~4 .output_mode = "comb_only";
defparam \LessThan1~4 .register_cascade_mode = "off";
defparam \LessThan1~4 .sum_lutc_input = "datac";
defparam \LessThan1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N5
cyclone_lcell \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (\LessThan1~5_combout  & (\LessThan1~4_combout  & (\Add4~5_combout  $ (!CNT[15]))))

	.clk(gnd),
	.dataa(\Add4~5_combout ),
	.datab(\LessThan1~5_combout ),
	.datac(CNT[15]),
	.datad(\LessThan1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = "8400";
defparam \LessThan1~6 .operation_mode = "normal";
defparam \LessThan1~6 .output_mode = "comb_only";
defparam \LessThan1~6 .register_cascade_mode = "off";
defparam \LessThan1~6 .sum_lutc_input = "datac";
defparam \LessThan1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N9
cyclone_lcell \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (CNT[16] & ((\Add4~0_combout ) # ((CNT[17] & CNT[19])))) # (!CNT[16] & (\Add4~0_combout  & ((CNT[17]) # (CNT[19]))))

	.clk(gnd),
	.dataa(CNT[16]),
	.datab(CNT[17]),
	.datac(CNT[19]),
	.datad(\Add4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = "fe80";
defparam \LessThan1~1 .operation_mode = "normal";
defparam \LessThan1~1 .output_mode = "comb_only";
defparam \LessThan1~1 .register_cascade_mode = "off";
defparam \LessThan1~1 .sum_lutc_input = "datac";
defparam \LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N2
cyclone_lcell \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ((CNT[17] & (CNT[21] & CNT[20])) # (!CNT[17] & ((CNT[21]) # (CNT[20]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(CNT[17]),
	.datac(CNT[21]),
	.datad(CNT[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = "f330";
defparam \LessThan1~0 .operation_mode = "normal";
defparam \LessThan1~0 .output_mode = "comb_only";
defparam \LessThan1~0 .register_cascade_mode = "off";
defparam \LessThan1~0 .sum_lutc_input = "datac";
defparam \LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N3
cyclone_lcell \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (CNT[18] & ((\Add4~0_combout ) # ((\LessThan1~1_combout  & \LessThan1~0_combout )))) # (!CNT[18] & (\Add4~0_combout  & ((\LessThan1~1_combout ) # (\LessThan1~0_combout ))))

	.clk(gnd),
	.dataa(CNT[18]),
	.datab(\Add4~0_combout ),
	.datac(\LessThan1~1_combout ),
	.datad(\LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = "ecc8";
defparam \LessThan1~2 .operation_mode = "normal";
defparam \LessThan1~2 .output_mode = "comb_only";
defparam \LessThan1~2 .register_cascade_mode = "off";
defparam \LessThan1~2 .sum_lutc_input = "datac";
defparam \LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N7
cyclone_lcell \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (\Add4~0_combout  & ((\LessThan1~2_combout ) # ((!\Add4~5_combout  & CNT[15])))) # (!\Add4~0_combout  & (!\Add4~5_combout  & (CNT[15] & \LessThan1~2_combout )))

	.clk(gnd),
	.dataa(\Add4~5_combout ),
	.datab(\Add4~0_combout ),
	.datac(CNT[15]),
	.datad(\LessThan1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = "dc40";
defparam \LessThan1~3 .operation_mode = "normal";
defparam \LessThan1~3 .output_mode = "comb_only";
defparam \LessThan1~3 .register_cascade_mode = "off";
defparam \LessThan1~3 .sum_lutc_input = "datac";
defparam \LessThan1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y8_N9
cyclone_lcell \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = \Add4~50_combout  $ ((((CNT[9]))))

	.clk(gnd),
	.dataa(\Add4~50_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(CNT[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~10 .lut_mask = "55aa";
defparam \LessThan1~10 .operation_mode = "normal";
defparam \LessThan1~10 .output_mode = "comb_only";
defparam \LessThan1~10 .register_cascade_mode = "off";
defparam \LessThan1~10 .sum_lutc_input = "datac";
defparam \LessThan1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N7
cyclone_lcell \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (\Add4~25_combout  & ((CNT[11] $ (\Add4~30_combout )) # (!CNT[12]))) # (!\Add4~25_combout  & ((CNT[12]) # (CNT[11] $ (\Add4~30_combout ))))

	.clk(gnd),
	.dataa(\Add4~25_combout ),
	.datab(CNT[11]),
	.datac(\Add4~30_combout ),
	.datad(CNT[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = "7dbe";
defparam \LessThan1~7 .operation_mode = "normal";
defparam \LessThan1~7 .output_mode = "comb_only";
defparam \LessThan1~7 .register_cascade_mode = "off";
defparam \LessThan1~7 .sum_lutc_input = "datac";
defparam \LessThan1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N0
cyclone_lcell \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = (CNT[13] & ((\Add4~40_combout  $ (CNT[10])) # (!\Add4~35_combout ))) # (!CNT[13] & ((\Add4~35_combout ) # (\Add4~40_combout  $ (CNT[10]))))

	.clk(gnd),
	.dataa(CNT[13]),
	.datab(\Add4~35_combout ),
	.datac(\Add4~40_combout ),
	.datad(CNT[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~8 .lut_mask = "6ff6";
defparam \LessThan1~8 .operation_mode = "normal";
defparam \LessThan1~8 .output_mode = "comb_only";
defparam \LessThan1~8 .register_cascade_mode = "off";
defparam \LessThan1~8 .sum_lutc_input = "datac";
defparam \LessThan1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N1
cyclone_lcell \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = (!\LessThan1~7_combout  & (!\LessThan1~8_combout  & (CNT[14] $ (!\Add4~20_combout ))))

	.clk(gnd),
	.dataa(CNT[14]),
	.datab(\Add4~20_combout ),
	.datac(\LessThan1~7_combout ),
	.datad(\LessThan1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = "0009";
defparam \LessThan1~9 .operation_mode = "normal";
defparam \LessThan1~9 .output_mode = "comb_only";
defparam \LessThan1~9 .register_cascade_mode = "off";
defparam \LessThan1~9 .sum_lutc_input = "datac";
defparam \LessThan1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N2
cyclone_lcell \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = (!\LessThan1~10_combout  & (\LessThan1~9_combout  & (\Add4~45_combout  $ (!CNT[8]))))

	.clk(gnd),
	.dataa(\Add4~45_combout ),
	.datab(CNT[8]),
	.datac(\LessThan1~10_combout ),
	.datad(\LessThan1~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~11 .lut_mask = "0900";
defparam \LessThan1~11 .operation_mode = "normal";
defparam \LessThan1~11 .output_mode = "comb_only";
defparam \LessThan1~11 .register_cascade_mode = "off";
defparam \LessThan1~11 .sum_lutc_input = "datac";
defparam \LessThan1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N2
cyclone_lcell \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = (\Add4~75_combout  & (CNT[0] & (CNT[1] & !\Add4~70_combout ))) # (!\Add4~75_combout  & ((CNT[1]) # ((CNT[0] & !\Add4~70_combout ))))

	.clk(gnd),
	.dataa(\Add4~75_combout ),
	.datab(CNT[0]),
	.datac(CNT[1]),
	.datad(\Add4~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~12 .lut_mask = "50d4";
defparam \LessThan1~12 .operation_mode = "normal";
defparam \LessThan1~12 .output_mode = "comb_only";
defparam \LessThan1~12 .register_cascade_mode = "off";
defparam \LessThan1~12 .sum_lutc_input = "datac";
defparam \LessThan1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y7_N3
cyclone_lcell \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = (CNT[2] & (((\LessThan1~12_combout ) # (!\Add4~65_combout )))) # (!CNT[2] & (((!\Add4~65_combout  & \LessThan1~12_combout ))))

	.clk(gnd),
	.dataa(CNT[2]),
	.datab(vcc),
	.datac(\Add4~65_combout ),
	.datad(\LessThan1~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~13 .lut_mask = "af0a";
defparam \LessThan1~13 .operation_mode = "normal";
defparam \LessThan1~13 .output_mode = "comb_only";
defparam \LessThan1~13 .register_cascade_mode = "off";
defparam \LessThan1~13 .sum_lutc_input = "datac";
defparam \LessThan1~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N1
cyclone_lcell \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ((\Add4~60_combout  & (CNT[3] & \LessThan1~13_combout )) # (!\Add4~60_combout  & ((CNT[3]) # (\LessThan1~13_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add4~60_combout ),
	.datac(CNT[3]),
	.datad(\LessThan1~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~14 .lut_mask = "f330";
defparam \LessThan1~14 .operation_mode = "normal";
defparam \LessThan1~14 .output_mode = "comb_only";
defparam \LessThan1~14 .register_cascade_mode = "off";
defparam \LessThan1~14 .sum_lutc_input = "datac";
defparam \LessThan1~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N3
cyclone_lcell \LessThan1~33 (
// Equation(s):
// \LessThan1~33_combout  = (CNT[4] & (((\LessThan1~14_combout ) # (!\Add4~55_combout )))) # (!CNT[4] & (((!\Add4~55_combout  & \LessThan1~14_combout ))))

	.clk(gnd),
	.dataa(CNT[4]),
	.datab(vcc),
	.datac(\Add4~55_combout ),
	.datad(\LessThan1~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~33 .lut_mask = "af0a";
defparam \LessThan1~33 .operation_mode = "normal";
defparam \LessThan1~33 .output_mode = "comb_only";
defparam \LessThan1~33 .register_cascade_mode = "off";
defparam \LessThan1~33 .sum_lutc_input = "datac";
defparam \LessThan1~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N0
cyclone_lcell \LessThan1~34 (
// Equation(s):
// \LessThan1~34_combout  = ((CNT[5] & ((\LessThan1~33_combout ) # (!\Add4~80_combout ))) # (!CNT[5] & (!\Add4~80_combout  & \LessThan1~33_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(CNT[5]),
	.datac(\Add4~80_combout ),
	.datad(\LessThan1~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~34 .lut_mask = "cf0c";
defparam \LessThan1~34 .operation_mode = "normal";
defparam \LessThan1~34 .output_mode = "comb_only";
defparam \LessThan1~34 .register_cascade_mode = "off";
defparam \LessThan1~34 .sum_lutc_input = "datac";
defparam \LessThan1~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N5
cyclone_lcell \LessThan1~31 (
// Equation(s):
// \LessThan1~31_combout  = ((CNT[6] & ((\LessThan1~34_combout ) # (!\Add4~10_combout ))) # (!CNT[6] & (!\Add4~10_combout  & \LessThan1~34_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(CNT[6]),
	.datac(\Add4~10_combout ),
	.datad(\LessThan1~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~31 .lut_mask = "cf0c";
defparam \LessThan1~31 .operation_mode = "normal";
defparam \LessThan1~31 .output_mode = "comb_only";
defparam \LessThan1~31 .register_cascade_mode = "off";
defparam \LessThan1~31 .sum_lutc_input = "datac";
defparam \LessThan1~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N4
cyclone_lcell \LessThan1~32 (
// Equation(s):
// \LessThan1~32_combout  = (\LessThan1~11_combout  & ((CNT[7] & ((\LessThan1~31_combout ) # (!\Add4~15_combout ))) # (!CNT[7] & (!\Add4~15_combout  & \LessThan1~31_combout ))))

	.clk(gnd),
	.dataa(CNT[7]),
	.datab(\Add4~15_combout ),
	.datac(\LessThan1~11_combout ),
	.datad(\LessThan1~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~32 .lut_mask = "b020";
defparam \LessThan1~32 .operation_mode = "normal";
defparam \LessThan1~32 .output_mode = "comb_only";
defparam \LessThan1~32 .register_cascade_mode = "off";
defparam \LessThan1~32 .sum_lutc_input = "datac";
defparam \LessThan1~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N6
cyclone_lcell \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = (\Add4~20_combout  & (!\Add4~35_combout  & (CNT[14] & CNT[13]))) # (!\Add4~20_combout  & ((CNT[14]) # ((!\Add4~35_combout  & CNT[13]))))

	.clk(gnd),
	.dataa(\Add4~20_combout ),
	.datab(\Add4~35_combout ),
	.datac(CNT[14]),
	.datad(CNT[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~19 .lut_mask = "7150";
defparam \LessThan1~19 .operation_mode = "normal";
defparam \LessThan1~19 .output_mode = "comb_only";
defparam \LessThan1~19 .register_cascade_mode = "off";
defparam \LessThan1~19 .sum_lutc_input = "datac";
defparam \LessThan1~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y8_N2
cyclone_lcell \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = (((!\Add4~45_combout  & CNT[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~45_combout ),
	.datad(CNT[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~15 .lut_mask = "0f00";
defparam \LessThan1~15 .operation_mode = "normal";
defparam \LessThan1~15 .output_mode = "comb_only";
defparam \LessThan1~15 .register_cascade_mode = "off";
defparam \LessThan1~15 .sum_lutc_input = "datac";
defparam \LessThan1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N4
cyclone_lcell \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = (\LessThan1~9_combout  & ((\Add4~50_combout  & (\LessThan1~15_combout  & CNT[9])) # (!\Add4~50_combout  & ((\LessThan1~15_combout ) # (CNT[9])))))

	.clk(gnd),
	.dataa(\Add4~50_combout ),
	.datab(\LessThan1~15_combout ),
	.datac(CNT[9]),
	.datad(\LessThan1~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~16 .lut_mask = "d400";
defparam \LessThan1~16 .operation_mode = "normal";
defparam \LessThan1~16 .output_mode = "comb_only";
defparam \LessThan1~16 .register_cascade_mode = "off";
defparam \LessThan1~16 .sum_lutc_input = "datac";
defparam \LessThan1~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N3
cyclone_lcell \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = (\Add4~20_combout  & (CNT[14] & (\Add4~35_combout  $ (!CNT[13])))) # (!\Add4~20_combout  & (!CNT[14] & (\Add4~35_combout  $ (!CNT[13]))))

	.clk(gnd),
	.dataa(\Add4~20_combout ),
	.datab(\Add4~35_combout ),
	.datac(CNT[14]),
	.datad(CNT[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~20 .lut_mask = "8421";
defparam \LessThan1~20 .operation_mode = "normal";
defparam \LessThan1~20 .output_mode = "comb_only";
defparam \LessThan1~20 .register_cascade_mode = "off";
defparam \LessThan1~20 .sum_lutc_input = "datac";
defparam \LessThan1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N5
cyclone_lcell \LessThan1~21 (
// Equation(s):
// \LessThan1~21_combout  = (((!\Add4~30_combout  & CNT[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~30_combout ),
	.datad(CNT[11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~21 .lut_mask = "0f00";
defparam \LessThan1~21 .operation_mode = "normal";
defparam \LessThan1~21 .output_mode = "comb_only";
defparam \LessThan1~21 .register_cascade_mode = "off";
defparam \LessThan1~21 .sum_lutc_input = "datac";
defparam \LessThan1~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N2
cyclone_lcell \LessThan1~22 (
// Equation(s):
// \LessThan1~22_combout  = (\LessThan1~20_combout  & ((CNT[12] & ((\LessThan1~21_combout ) # (!\Add4~25_combout ))) # (!CNT[12] & (\LessThan1~21_combout  & !\Add4~25_combout ))))

	.clk(gnd),
	.dataa(CNT[12]),
	.datab(\LessThan1~20_combout ),
	.datac(\LessThan1~21_combout ),
	.datad(\Add4~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~22 .lut_mask = "80c8";
defparam \LessThan1~22 .operation_mode = "normal";
defparam \LessThan1~22 .output_mode = "comb_only";
defparam \LessThan1~22 .register_cascade_mode = "off";
defparam \LessThan1~22 .sum_lutc_input = "datac";
defparam \LessThan1~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N5
cyclone_lcell \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = (!\Add4~40_combout  & (CNT[10] & (CNT[13] $ (!\Add4~35_combout ))))

	.clk(gnd),
	.dataa(CNT[13]),
	.datab(\Add4~35_combout ),
	.datac(\Add4~40_combout ),
	.datad(CNT[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~17 .lut_mask = "0900";
defparam \LessThan1~17 .operation_mode = "normal";
defparam \LessThan1~17 .output_mode = "comb_only";
defparam \LessThan1~17 .register_cascade_mode = "off";
defparam \LessThan1~17 .sum_lutc_input = "datac";
defparam \LessThan1~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N8
cyclone_lcell \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = (\LessThan1~17_combout  & (!\LessThan1~7_combout  & (\Add4~20_combout  $ (!CNT[14]))))

	.clk(gnd),
	.dataa(\Add4~20_combout ),
	.datab(\LessThan1~17_combout ),
	.datac(CNT[14]),
	.datad(\LessThan1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~18 .lut_mask = "0084";
defparam \LessThan1~18 .operation_mode = "normal";
defparam \LessThan1~18 .output_mode = "comb_only";
defparam \LessThan1~18 .register_cascade_mode = "off";
defparam \LessThan1~18 .sum_lutc_input = "datac";
defparam \LessThan1~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N9
cyclone_lcell \LessThan1~23 (
// Equation(s):
// \LessThan1~23_combout  = (\LessThan1~19_combout ) # ((\LessThan1~16_combout ) # ((\LessThan1~22_combout ) # (\LessThan1~18_combout )))

	.clk(gnd),
	.dataa(\LessThan1~19_combout ),
	.datab(\LessThan1~16_combout ),
	.datac(\LessThan1~22_combout ),
	.datad(\LessThan1~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~23 .lut_mask = "fffe";
defparam \LessThan1~23 .operation_mode = "normal";
defparam \LessThan1~23 .output_mode = "comb_only";
defparam \LessThan1~23 .register_cascade_mode = "off";
defparam \LessThan1~23 .sum_lutc_input = "datac";
defparam \LessThan1~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N4
cyclone_lcell \LessThan1~24 (
// Equation(s):
// \LessThan1~24_combout  = (\LessThan1~3_combout ) # ((\LessThan1~6_combout  & ((\LessThan1~32_combout ) # (\LessThan1~23_combout ))))

	.clk(gnd),
	.dataa(\LessThan1~6_combout ),
	.datab(\LessThan1~3_combout ),
	.datac(\LessThan1~32_combout ),
	.datad(\LessThan1~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~24 .lut_mask = "eeec";
defparam \LessThan1~24 .operation_mode = "normal";
defparam \LessThan1~24 .output_mode = "comb_only";
defparam \LessThan1~24 .register_cascade_mode = "off";
defparam \LessThan1~24 .sum_lutc_input = "datac";
defparam \LessThan1~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N5
cyclone_lcell \LessThan1~30 (
// Equation(s):
// \LessThan1~30_combout  = (\LessThan1~27_combout  & ((\LessThan1~24_combout ) # ((\Add4~0_combout  & \LessThan1~29_combout )))) # (!\LessThan1~27_combout  & (\Add4~0_combout  & (\LessThan1~29_combout )))

	.clk(gnd),
	.dataa(\LessThan1~27_combout ),
	.datab(\Add4~0_combout ),
	.datac(\LessThan1~29_combout ),
	.datad(\LessThan1~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~30 .lut_mask = "eac0";
defparam \LessThan1~30 .operation_mode = "normal";
defparam \LessThan1~30 .output_mode = "comb_only";
defparam \LessThan1~30 .register_cascade_mode = "off";
defparam \LessThan1~30 .sum_lutc_input = "datac";
defparam \LessThan1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N6
cyclone_lcell \pwm~0 (
// Equation(s):
// \pwm~0_combout  = (CNT[29] & (((CNT[30] & \LessThan1~30_combout )) # (!CNT[31]))) # (!CNT[29] & (!CNT[31] & ((CNT[30]) # (\LessThan1~30_combout ))))

	.clk(gnd),
	.dataa(CNT[29]),
	.datab(CNT[30]),
	.datac(CNT[31]),
	.datad(\LessThan1~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm~0 .lut_mask = "8f0e";
defparam \pwm~0 .operation_mode = "normal";
defparam \pwm~0 .output_mode = "comb_only";
defparam \pwm~0 .register_cascade_mode = "off";
defparam \pwm~0 .sum_lutc_input = "datac";
defparam \pwm~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N7
cyclone_lcell \pwm~reg0 (
// Equation(s):
// \pwm~reg0_regout  = DFFEAS((\pwm_en~combout  & ((CNT[31] & (!\Add4~0_combout  & !\pwm~0_combout )) # (!CNT[31] & ((!\pwm~0_combout ) # (!\Add4~0_combout ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(CNT[31]),
	.datab(\Add4~0_combout ),
	.datac(\pwm_en~combout ),
	.datad(\pwm~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm~reg0 .lut_mask = "1070";
defparam \pwm~reg0 .operation_mode = "normal";
defparam \pwm~reg0 .output_mode = "reg_only";
defparam \pwm~reg0 .register_cascade_mode = "off";
defparam \pwm~reg0 .sum_lutc_input = "datac";
defparam \pwm~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[0]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[0]));
// synopsys translate_off
defparam \dds_out[0]~I .input_async_reset = "none";
defparam \dds_out[0]~I .input_power_up = "low";
defparam \dds_out[0]~I .input_register_mode = "none";
defparam \dds_out[0]~I .input_sync_reset = "none";
defparam \dds_out[0]~I .oe_async_reset = "none";
defparam \dds_out[0]~I .oe_power_up = "low";
defparam \dds_out[0]~I .oe_register_mode = "none";
defparam \dds_out[0]~I .oe_sync_reset = "none";
defparam \dds_out[0]~I .operation_mode = "output";
defparam \dds_out[0]~I .output_async_reset = "none";
defparam \dds_out[0]~I .output_power_up = "low";
defparam \dds_out[0]~I .output_register_mode = "none";
defparam \dds_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[1]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[1]));
// synopsys translate_off
defparam \dds_out[1]~I .input_async_reset = "none";
defparam \dds_out[1]~I .input_power_up = "low";
defparam \dds_out[1]~I .input_register_mode = "none";
defparam \dds_out[1]~I .input_sync_reset = "none";
defparam \dds_out[1]~I .oe_async_reset = "none";
defparam \dds_out[1]~I .oe_power_up = "low";
defparam \dds_out[1]~I .oe_register_mode = "none";
defparam \dds_out[1]~I .oe_sync_reset = "none";
defparam \dds_out[1]~I .operation_mode = "output";
defparam \dds_out[1]~I .output_async_reset = "none";
defparam \dds_out[1]~I .output_power_up = "low";
defparam \dds_out[1]~I .output_register_mode = "none";
defparam \dds_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[2]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[2]));
// synopsys translate_off
defparam \dds_out[2]~I .input_async_reset = "none";
defparam \dds_out[2]~I .input_power_up = "low";
defparam \dds_out[2]~I .input_register_mode = "none";
defparam \dds_out[2]~I .input_sync_reset = "none";
defparam \dds_out[2]~I .oe_async_reset = "none";
defparam \dds_out[2]~I .oe_power_up = "low";
defparam \dds_out[2]~I .oe_register_mode = "none";
defparam \dds_out[2]~I .oe_sync_reset = "none";
defparam \dds_out[2]~I .operation_mode = "output";
defparam \dds_out[2]~I .output_async_reset = "none";
defparam \dds_out[2]~I .output_power_up = "low";
defparam \dds_out[2]~I .output_register_mode = "none";
defparam \dds_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[3]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[3]));
// synopsys translate_off
defparam \dds_out[3]~I .input_async_reset = "none";
defparam \dds_out[3]~I .input_power_up = "low";
defparam \dds_out[3]~I .input_register_mode = "none";
defparam \dds_out[3]~I .input_sync_reset = "none";
defparam \dds_out[3]~I .oe_async_reset = "none";
defparam \dds_out[3]~I .oe_power_up = "low";
defparam \dds_out[3]~I .oe_register_mode = "none";
defparam \dds_out[3]~I .oe_sync_reset = "none";
defparam \dds_out[3]~I .operation_mode = "output";
defparam \dds_out[3]~I .output_async_reset = "none";
defparam \dds_out[3]~I .output_power_up = "low";
defparam \dds_out[3]~I .output_register_mode = "none";
defparam \dds_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[4]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[4]));
// synopsys translate_off
defparam \dds_out[4]~I .input_async_reset = "none";
defparam \dds_out[4]~I .input_power_up = "low";
defparam \dds_out[4]~I .input_register_mode = "none";
defparam \dds_out[4]~I .input_sync_reset = "none";
defparam \dds_out[4]~I .oe_async_reset = "none";
defparam \dds_out[4]~I .oe_power_up = "low";
defparam \dds_out[4]~I .oe_register_mode = "none";
defparam \dds_out[4]~I .oe_sync_reset = "none";
defparam \dds_out[4]~I .operation_mode = "output";
defparam \dds_out[4]~I .output_async_reset = "none";
defparam \dds_out[4]~I .output_power_up = "low";
defparam \dds_out[4]~I .output_register_mode = "none";
defparam \dds_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[5]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[5]));
// synopsys translate_off
defparam \dds_out[5]~I .input_async_reset = "none";
defparam \dds_out[5]~I .input_power_up = "low";
defparam \dds_out[5]~I .input_register_mode = "none";
defparam \dds_out[5]~I .input_sync_reset = "none";
defparam \dds_out[5]~I .oe_async_reset = "none";
defparam \dds_out[5]~I .oe_power_up = "low";
defparam \dds_out[5]~I .oe_register_mode = "none";
defparam \dds_out[5]~I .oe_sync_reset = "none";
defparam \dds_out[5]~I .operation_mode = "output";
defparam \dds_out[5]~I .output_async_reset = "none";
defparam \dds_out[5]~I .output_power_up = "low";
defparam \dds_out[5]~I .output_register_mode = "none";
defparam \dds_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[6]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[6]));
// synopsys translate_off
defparam \dds_out[6]~I .input_async_reset = "none";
defparam \dds_out[6]~I .input_power_up = "low";
defparam \dds_out[6]~I .input_register_mode = "none";
defparam \dds_out[6]~I .input_sync_reset = "none";
defparam \dds_out[6]~I .oe_async_reset = "none";
defparam \dds_out[6]~I .oe_power_up = "low";
defparam \dds_out[6]~I .oe_register_mode = "none";
defparam \dds_out[6]~I .oe_sync_reset = "none";
defparam \dds_out[6]~I .operation_mode = "output";
defparam \dds_out[6]~I .output_async_reset = "none";
defparam \dds_out[6]~I .output_power_up = "low";
defparam \dds_out[6]~I .output_register_mode = "none";
defparam \dds_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[7]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[7]));
// synopsys translate_off
defparam \dds_out[7]~I .input_async_reset = "none";
defparam \dds_out[7]~I .input_power_up = "low";
defparam \dds_out[7]~I .input_register_mode = "none";
defparam \dds_out[7]~I .input_sync_reset = "none";
defparam \dds_out[7]~I .oe_async_reset = "none";
defparam \dds_out[7]~I .oe_power_up = "low";
defparam \dds_out[7]~I .oe_register_mode = "none";
defparam \dds_out[7]~I .oe_sync_reset = "none";
defparam \dds_out[7]~I .operation_mode = "output";
defparam \dds_out[7]~I .output_async_reset = "none";
defparam \dds_out[7]~I .output_power_up = "low";
defparam \dds_out[7]~I .output_register_mode = "none";
defparam \dds_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[8]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[8]));
// synopsys translate_off
defparam \dds_out[8]~I .input_async_reset = "none";
defparam \dds_out[8]~I .input_power_up = "low";
defparam \dds_out[8]~I .input_register_mode = "none";
defparam \dds_out[8]~I .input_sync_reset = "none";
defparam \dds_out[8]~I .oe_async_reset = "none";
defparam \dds_out[8]~I .oe_power_up = "low";
defparam \dds_out[8]~I .oe_register_mode = "none";
defparam \dds_out[8]~I .oe_sync_reset = "none";
defparam \dds_out[8]~I .operation_mode = "output";
defparam \dds_out[8]~I .output_async_reset = "none";
defparam \dds_out[8]~I .output_power_up = "low";
defparam \dds_out[8]~I .output_register_mode = "none";
defparam \dds_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[9]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[9]));
// synopsys translate_off
defparam \dds_out[9]~I .input_async_reset = "none";
defparam \dds_out[9]~I .input_power_up = "low";
defparam \dds_out[9]~I .input_register_mode = "none";
defparam \dds_out[9]~I .input_sync_reset = "none";
defparam \dds_out[9]~I .oe_async_reset = "none";
defparam \dds_out[9]~I .oe_power_up = "low";
defparam \dds_out[9]~I .oe_register_mode = "none";
defparam \dds_out[9]~I .oe_sync_reset = "none";
defparam \dds_out[9]~I .operation_mode = "output";
defparam \dds_out[9]~I .output_async_reset = "none";
defparam \dds_out[9]~I .output_power_up = "low";
defparam \dds_out[9]~I .output_register_mode = "none";
defparam \dds_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[10]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[10]));
// synopsys translate_off
defparam \dds_out[10]~I .input_async_reset = "none";
defparam \dds_out[10]~I .input_power_up = "low";
defparam \dds_out[10]~I .input_register_mode = "none";
defparam \dds_out[10]~I .input_sync_reset = "none";
defparam \dds_out[10]~I .oe_async_reset = "none";
defparam \dds_out[10]~I .oe_power_up = "low";
defparam \dds_out[10]~I .oe_register_mode = "none";
defparam \dds_out[10]~I .oe_sync_reset = "none";
defparam \dds_out[10]~I .operation_mode = "output";
defparam \dds_out[10]~I .output_async_reset = "none";
defparam \dds_out[10]~I .output_power_up = "low";
defparam \dds_out[10]~I .output_register_mode = "none";
defparam \dds_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \dds_out[11]~I (
	.datain(\sindds_inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(dds_out[11]));
// synopsys translate_off
defparam \dds_out[11]~I .input_async_reset = "none";
defparam \dds_out[11]~I .input_power_up = "low";
defparam \dds_out[11]~I .input_register_mode = "none";
defparam \dds_out[11]~I .input_sync_reset = "none";
defparam \dds_out[11]~I .oe_async_reset = "none";
defparam \dds_out[11]~I .oe_power_up = "low";
defparam \dds_out[11]~I .oe_register_mode = "none";
defparam \dds_out[11]~I .oe_sync_reset = "none";
defparam \dds_out[11]~I .operation_mode = "output";
defparam \dds_out[11]~I .output_async_reset = "none";
defparam \dds_out[11]~I .output_power_up = "low";
defparam \dds_out[11]~I .output_register_mode = "none";
defparam \dds_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \pwm~I (
	.datain(\pwm~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(pwm));
// synopsys translate_off
defparam \pwm~I .input_async_reset = "none";
defparam \pwm~I .input_power_up = "low";
defparam \pwm~I .input_register_mode = "none";
defparam \pwm~I .input_sync_reset = "none";
defparam \pwm~I .oe_async_reset = "none";
defparam \pwm~I .oe_power_up = "low";
defparam \pwm~I .oe_register_mode = "none";
defparam \pwm~I .oe_sync_reset = "none";
defparam \pwm~I .operation_mode = "output";
defparam \pwm~I .output_async_reset = "none";
defparam \pwm~I .output_power_up = "low";
defparam \pwm~I .output_register_mode = "none";
defparam \pwm~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
