#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1456d7e60 .scope module, "posit_add_tb" "posit_add_tb" 2 5;
 .timescale -9 -12;
P_0x1456f9c20 .param/l "Bs" 0 2 18, C4<00000000000000000000000000000100>;
P_0x1456f9c60 .param/l "N" 0 2 17, +C4<00000000000000000000000000010000>;
P_0x1456f9ca0 .param/l "es" 0 2 19, +C4<00000000000000000000000000000001>;
v0x14578f6d0_0 .var "clk", 0 0;
v0x14578f780_0 .net "done", 0 0, L_0x1457ad940;  1 drivers
v0x14578f820_0 .var "in1", 15 0;
v0x14578f8d0_0 .var "in2", 15 0;
v0x14578f980_0 .net "inf", 0 0, L_0x1457916b0;  1 drivers
v0x14578fa50_0 .net "out", 15 0, L_0x1457ad0d0;  1 drivers
v0x14578fb00_0 .var "start", 0 0;
v0x14578fbb0_0 .net "zero", 0 0, L_0x1457917a0;  1 drivers
S_0x1456d77e0 .scope function.vec4.s32, "log2" "log2" 2 7, 2 7 0, S_0x1456d7e60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1456d77e0
v0x14572b420_0 .var "value", 31 0;
TD_posit_add_tb.log2 ;
    %load/vec4 v0x14572b420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14572b420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x14572b420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x14572b420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14572b420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x1456f9960 .scope module, "uut" "posit_add" 2 31, 3 2 0, S_0x1456d7e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x14574a230 .param/l "Bs" 0 3 14, C4<00000000000000000000000000000100>;
P_0x14574a270 .param/l "N" 0 3 13, +C4<00000000000000000000000000010000>;
P_0x14574a2b0 .param/l "es" 0 3 15, +C4<00000000000000000000000000000001>;
L_0x1457906b0 .functor BUFZ 1, v0x14578fb00_0, C4<0>, C4<0>, C4<0>;
L_0x145790d90 .functor NOT 1, L_0x1457909c0, C4<0>, C4<0>, C4<0>;
L_0x145790e00 .functor AND 1, L_0x145790c70, L_0x145790d90, C4<1>, C4<1>;
L_0x145791070 .functor NOT 1, L_0x145790b40, C4<0>, C4<0>, C4<0>;
L_0x1457910e0 .functor AND 1, L_0x145790ef0, L_0x145791070, C4<1>, C4<1>;
L_0x145791270 .functor OR 1, L_0x1457911d0, L_0x1457909c0, C4<0>, C4<0>;
L_0x145791320 .functor NOT 1, L_0x145791270, C4<0>, C4<0>, C4<0>;
L_0x145791520 .functor OR 1, L_0x145791410, L_0x145790b40, C4<0>, C4<0>;
L_0x1457915b0 .functor NOT 1, L_0x145791520, C4<0>, C4<0>, C4<0>;
L_0x1457916b0 .functor OR 1, L_0x145790e00, L_0x1457910e0, C4<0>, C4<0>;
L_0x1457917a0 .functor AND 1, L_0x145791320, L_0x1457915b0, C4<1>, C4<1>;
L_0x14579f830 .functor XNOR 1, L_0x145790760, L_0x145790840, C4<0>, C4<0>;
L_0x1457a1580 .functor BUFZ 4, L_0x1457a1290, C4<0000>, C4<0000>, C4<0000>;
L_0x1457a2f90 .functor OR 1, L_0x1457a1450, L_0x1457a30d0, C4<0>, C4<0>;
L_0x1457abb30 .functor OR 1, L_0x1457ab9f0, L_0x1457abdf0, C4<0>, C4<0>;
L_0x1457a1670 .functor AND 1, L_0x1457a9b80, L_0x1457abb30, C4<1>, C4<1>;
L_0x1457abfd0 .functor AND 1, L_0x1457a9ae0, L_0x1457a9b80, C4<1>, C4<1>;
L_0x1457ac110 .functor OR 1, L_0x1457ab9f0, L_0x1457abdf0, C4<0>, C4<0>;
L_0x1457abed0 .functor NOT 1, L_0x1457ac110, C4<0>, C4<0>, C4<0>;
L_0x1457ac260 .functor AND 1, L_0x1457abfd0, L_0x1457abed0, C4<1>, C4<1>;
L_0x1457ac2d0 .functor OR 1, L_0x1457a1670, L_0x1457ac260, C4<0>, C4<0>;
L_0x1457ad1b0 .functor OR 1, L_0x1457916b0, L_0x1457917a0, C4<0>, C4<0>;
L_0x1457ad2c0 .functor NOT 1, L_0x1457ad220, C4<0>, C4<0>, C4<0>;
L_0x1457ad430 .functor OR 1, L_0x1457ad1b0, L_0x1457ad2c0, C4<0>, C4<0>;
L_0x1457ad940 .functor BUFZ 1, L_0x1457906b0, C4<0>, C4<0>, C4<0>;
v0x14578a1d0_0 .net "DSR_e_diff", 3 0, L_0x1457a1580;  1 drivers
v0x14578a280_0 .net "DSR_left_out", 15 0, L_0x1457a9040;  1 drivers
v0x14578a320_0 .net "DSR_left_out_t", 15 0, L_0x1457a8e10;  1 drivers
v0x14578a3f0_0 .net "DSR_right_in", 15 0, L_0x14578fc60;  1 drivers
v0x14578a4a0_0 .net "DSR_right_out", 15 0, L_0x1457a2620;  1 drivers
v0x14578a5f0_0 .net "G", 0 0, L_0x1457a9b80;  1 drivers
v0x14578a680_0 .net "L", 0 0, L_0x1457a9ae0;  1 drivers
v0x14578a710_0 .net "LOD_in", 15 0, L_0x1457a32c0;  1 drivers
v0x14578a7b0_0 .net "R", 0 0, L_0x1457ab9f0;  1 drivers
v0x14578a8c0_0 .net "St", 0 0, L_0x1457abdf0;  1 drivers
v0x14578a950_0 .net *"_ivl_10", 14 0, L_0x145790920;  1 drivers
v0x14578aa00_0 .net *"_ivl_100", 0 0, L_0x1457a1020;  1 drivers
L_0x148078b98 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x14578aaa0_0 .net/2u *"_ivl_101", 3 0, L_0x148078b98;  1 drivers
v0x14578ab50_0 .net *"_ivl_104", 3 0, L_0x1457a13b0;  1 drivers
v0x14578ac00_0 .net *"_ivl_112", 0 0, L_0x1457a1450;  1 drivers
v0x14578acb0_0 .net *"_ivl_114", 0 0, L_0x1457a30d0;  1 drivers
v0x14578ad60_0 .net *"_ivl_115", 0 0, L_0x1457a2f90;  1 drivers
v0x14578aef0_0 .net *"_ivl_118", 14 0, L_0x1457a3000;  1 drivers
v0x14578af80_0 .net *"_ivl_124", 0 0, L_0x1457a8fa0;  1 drivers
v0x14578b030_0 .net *"_ivl_126", 14 0, L_0x1457a3360;  1 drivers
L_0x148079138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14578b0e0_0 .net/2u *"_ivl_127", 0 0, L_0x148079138;  1 drivers
v0x14578b190_0 .net *"_ivl_129", 15 0, L_0x1457a91b0;  1 drivers
L_0x148079210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14578b240_0 .net/2u *"_ivl_135", 1 0, L_0x148079210;  1 drivers
v0x14578b2f0_0 .net *"_ivl_14", 14 0, L_0x145790aa0;  1 drivers
L_0x148079450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14578b3a0_0 .net/2u *"_ivl_143", 15 0, L_0x148079450;  1 drivers
v0x14578b450_0 .net *"_ivl_154", 17 0, L_0x1457aba90;  1 drivers
v0x14578b500_0 .net *"_ivl_157", 0 0, L_0x1457abb30;  1 drivers
v0x14578b5b0_0 .net *"_ivl_159", 0 0, L_0x1457a1670;  1 drivers
v0x14578b660_0 .net *"_ivl_161", 0 0, L_0x1457abfd0;  1 drivers
v0x14578b710_0 .net *"_ivl_163", 0 0, L_0x1457ac110;  1 drivers
v0x14578b7c0_0 .net *"_ivl_165", 0 0, L_0x1457abed0;  1 drivers
v0x14578b870_0 .net *"_ivl_167", 0 0, L_0x1457ac260;  1 drivers
L_0x148079498 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14578b920_0 .net/2u *"_ivl_171", 14 0, L_0x148079498;  1 drivers
v0x14578ae10_0 .net *"_ivl_177", 31 0, L_0x1457ac970;  1 drivers
v0x14578bbb0_0 .net *"_ivl_18", 0 0, L_0x145790c70;  1 drivers
L_0x148079570 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14578bc40_0 .net *"_ivl_180", 27 0, L_0x148079570;  1 drivers
L_0x1480795b8 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x14578bce0_0 .net/2u *"_ivl_181", 31 0, L_0x1480795b8;  1 drivers
v0x14578bd90_0 .net *"_ivl_183", 0 0, L_0x1457ac530;  1 drivers
v0x14578be30_0 .net *"_ivl_186", 15 0, L_0x1457ac5d0;  1 drivers
v0x14578bee0_0 .net *"_ivl_188", 15 0, L_0x1457acd10;  1 drivers
v0x14578bf90_0 .net *"_ivl_19", 0 0, L_0x145790d90;  1 drivers
L_0x148079600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14578c040_0 .net *"_ivl_191", 15 0, L_0x148079600;  1 drivers
v0x14578c0f0_0 .net *"_ivl_194", 15 0, L_0x1457acb10;  1 drivers
v0x14578c1a0_0 .net *"_ivl_197", 0 0, L_0x1457ad1b0;  1 drivers
v0x14578c250_0 .net *"_ivl_200", 0 0, L_0x1457ad220;  1 drivers
v0x14578c300_0 .net *"_ivl_201", 0 0, L_0x1457ad2c0;  1 drivers
v0x14578c3b0_0 .net *"_ivl_203", 0 0, L_0x1457ad430;  1 drivers
L_0x148079648 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14578c460_0 .net/2u *"_ivl_205", 14 0, L_0x148079648;  1 drivers
v0x14578c510_0 .net *"_ivl_207", 15 0, L_0x1457ad4a0;  1 drivers
v0x14578c5c0_0 .net *"_ivl_210", 14 0, L_0x1457acf50;  1 drivers
v0x14578c670_0 .net *"_ivl_211", 15 0, L_0x1457acff0;  1 drivers
v0x14578c720_0 .net *"_ivl_24", 0 0, L_0x145790ef0;  1 drivers
v0x14578c7d0_0 .net *"_ivl_25", 0 0, L_0x145791070;  1 drivers
v0x14578c880_0 .net *"_ivl_30", 0 0, L_0x1457911d0;  1 drivers
v0x14578c930_0 .net *"_ivl_31", 0 0, L_0x145791270;  1 drivers
v0x14578c9e0_0 .net *"_ivl_36", 0 0, L_0x145791410;  1 drivers
v0x14578ca90_0 .net *"_ivl_37", 0 0, L_0x145791520;  1 drivers
L_0x148078058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14578cb40_0 .net *"_ivl_45", 15 0, L_0x148078058;  1 drivers
v0x14578cbf0_0 .net *"_ivl_48", 15 0, L_0x145791930;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14578cca0_0 .net *"_ivl_51", 15 0, L_0x1480780a0;  1 drivers
v0x14578cd50_0 .net *"_ivl_54", 15 0, L_0x145791b90;  1 drivers
v0x14578ce00_0 .net *"_ivl_62", 14 0, L_0x14579f300;  1 drivers
v0x14578ceb0_0 .net *"_ivl_64", 14 0, L_0x14579f3a0;  1 drivers
v0x14578cf60_0 .net *"_ivl_65", 0 0, L_0x14579f260;  1 drivers
L_0x1480788c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14578d000_0 .net/2u *"_ivl_67", 0 0, L_0x1480788c8;  1 drivers
L_0x148078910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14578b9d0_0 .net/2u *"_ivl_69", 0 0, L_0x148078910;  1 drivers
v0x14578ba80_0 .net *"_ivl_98", 1 0, L_0x1457a1170;  1 drivers
v0x14578d090_0 .net "add_m", 16 0, L_0x1457a2d10;  1 drivers
v0x14578d120_0 .net "add_m_in1", 15 0, L_0x14578fd10;  1 drivers
v0x14578d1b0_0 .net "diff", 6 0, L_0x1457a0e40;  1 drivers
v0x14578d240_0 .net "done", 0 0, L_0x1457ad940;  alias, 1 drivers
v0x14578d2d0_0 .net "e1", 0 0, L_0x145798580;  1 drivers
v0x14578d360_0 .net "e2", 0 0, L_0x14579edd0;  1 drivers
v0x14578d3f0_0 .net "e_o", 0 0, L_0x1457a98b0;  1 drivers
v0x14578d480_0 .net "exp_diff", 3 0, L_0x1457a1290;  1 drivers
v0x14578d510_0 .net "in1", 15 0, v0x14578f820_0;  1 drivers
v0x14578d5b0_0 .net "in1_gt_in2", 0 0, L_0x1457983a0;  1 drivers
v0x14578d650_0 .net "in2", 15 0, v0x14578f8d0_0;  1 drivers
v0x14578d700_0 .net "inf", 0 0, L_0x1457916b0;  alias, 1 drivers
v0x14578d7a0_0 .net "inf1", 0 0, L_0x145790e00;  1 drivers
v0x14578d840_0 .net "inf2", 0 0, L_0x1457910e0;  1 drivers
v0x14578d8e0_0 .net "le", 0 0, L_0x14579fe90;  1 drivers
v0x14578d990_0 .net "le_o", 6 0, L_0x14579f570;  1 drivers
v0x14578da50_0 .net "le_o_tmp", 6 0, L_0x1457a9610;  1 drivers
v0x14578dae0_0 .net "left_shift", 3 0, L_0x1457a7cf0;  1 drivers
v0x14578db80_0 .net "lm", 15 0, L_0x1457a01a0;  1 drivers
v0x14578dc30_0 .net "lr", 3 0, L_0x14579fbd0;  1 drivers
v0x14578dcf0_0 .net "lr_N", 4 0, L_0x1457a0600;  1 drivers
v0x14578dda0_0 .net "lrc", 0 0, L_0x14579f9e0;  1 drivers
v0x14578de50_0 .net "ls", 0 0, L_0x14579f4c0;  1 drivers
v0x14578dee0_0 .net "m1", 15 0, L_0x14579f020;  1 drivers
v0x14578df80_0 .net "m2", 15 0, L_0x14579f140;  1 drivers
v0x14578e030_0 .net "mant1", 14 0, L_0x145798670;  1 drivers
v0x14578e0f0_0 .net "mant2", 14 0, L_0x14579ef00;  1 drivers
v0x14578e1a0_0 .net "mant_ovf", 1 0, L_0x1457a2ef0;  1 drivers
v0x14578e240_0 .net "op", 0 0, L_0x14579f830;  1 drivers
v0x14578e2f0_0 .net "out", 15 0, L_0x1457ad0d0;  alias, 1 drivers
v0x14578e390_0 .net "r_o", 3 0, L_0x1457aa6e0;  1 drivers
v0x14578e470_0 .net "rc1", 0 0, L_0x145791e70;  1 drivers
v0x14578e500_0 .net "rc2", 0 0, L_0x145798800;  1 drivers
v0x14578e5b0_0 .net "regime1", 3 0, L_0x1457970c0;  1 drivers
v0x14578e660_0 .net "regime2", 3 0, L_0x14579d990;  1 drivers
v0x14578e710_0 .net "rnd_ulp", 15 0, L_0x1457ac1c0;  1 drivers
v0x14578e7c0_0 .net "s1", 0 0, L_0x145790760;  1 drivers
v0x14578e850_0 .net "s2", 0 0, L_0x145790840;  1 drivers
v0x14578e8e0_0 .net "se", 0 0, L_0x14579fc70;  1 drivers
v0x14578e990_0 .net "sm", 15 0, L_0x14579ff30;  1 drivers
v0x14578ea40_0 .net "sr", 3 0, L_0x14579fa80;  1 drivers
v0x14578eb00_0 .net "sr_N", 4 0, L_0x1457a0aa0;  1 drivers
v0x14578ebb0_0 .net "src", 0 0, L_0x14579f770;  1 drivers
v0x14578ec60_0 .net "start", 0 0, v0x14578fb00_0;  1 drivers
v0x14578ecf0_0 .net "start0", 0 0, L_0x1457906b0;  1 drivers
v0x14578ed80_0 .net "tmp1_o", 50 0, L_0x1457ab7e0;  1 drivers
v0x14578ee40_0 .net "tmp1_oN", 15 0, L_0x1457acc30;  1 drivers
v0x14578eee0_0 .net "tmp1_o_rnd", 15 0, L_0x1457aceb0;  1 drivers
v0x14578ef90_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x1457ac790;  1 drivers
v0x14578f070_0 .net "tmp_o", 34 0, L_0x1457904a0;  1 drivers
v0x14578f120_0 .net "ulp", 0 0, L_0x1457ac2d0;  1 drivers
v0x14578f1c0_0 .net "xin1", 15 0, L_0x145791a30;  1 drivers
v0x14578f260_0 .net "xin2", 15 0, L_0x145791c90;  1 drivers
v0x14578f310_0 .net "zero", 0 0, L_0x1457917a0;  alias, 1 drivers
v0x14578f3a0_0 .net "zero1", 0 0, L_0x145791320;  1 drivers
v0x14578f440_0 .net "zero2", 0 0, L_0x1457915b0;  1 drivers
v0x14578f4e0_0 .net "zero_tmp1", 0 0, L_0x1457909c0;  1 drivers
v0x14578f580_0 .net "zero_tmp2", 0 0, L_0x145790b40;  1 drivers
L_0x14578fe20 .part L_0x14579f570, 5, 1;
L_0x1457901a0 .part L_0x14579f570, 5, 1;
L_0x1457900e0 .part L_0x1457a9040, 0, 15;
L_0x145790760 .part v0x14578f820_0, 15, 1;
L_0x145790840 .part v0x14578f8d0_0, 15, 1;
L_0x145790920 .part v0x14578f820_0, 0, 15;
L_0x1457909c0 .reduce/or L_0x145790920;
L_0x145790aa0 .part v0x14578f8d0_0, 0, 15;
L_0x145790b40 .reduce/or L_0x145790aa0;
L_0x145790c70 .part v0x14578f820_0, 15, 1;
L_0x145790ef0 .part v0x14578f8d0_0, 15, 1;
L_0x1457911d0 .part v0x14578f820_0, 15, 1;
L_0x145791410 .part v0x14578f8d0_0, 15, 1;
L_0x145791930 .arith/sub 16, L_0x148078058, v0x14578f820_0;
L_0x145791a30 .functor MUXZ 16, v0x14578f820_0, L_0x145791930, L_0x145790760, C4<>;
L_0x145791b90 .arith/sub 16, L_0x1480780a0, v0x14578f8d0_0;
L_0x145791c90 .functor MUXZ 16, v0x14578f8d0_0, L_0x145791b90, L_0x145790840, C4<>;
L_0x14579f020 .concat [ 15 1 0 0], L_0x145798670, L_0x1457909c0;
L_0x14579f140 .concat [ 15 1 0 0], L_0x14579ef00, L_0x145790b40;
L_0x14579f300 .part L_0x145791a30, 0, 15;
L_0x14579f3a0 .part L_0x145791c90, 0, 15;
L_0x14579f260 .cmp/ge 15, L_0x14579f300, L_0x14579f3a0;
L_0x1457983a0 .functor MUXZ 1, L_0x148078910, L_0x1480788c8, L_0x14579f260, C4<>;
L_0x14579f4c0 .functor MUXZ 1, L_0x145790840, L_0x145790760, L_0x1457983a0, C4<>;
L_0x14579f9e0 .functor MUXZ 1, L_0x145798800, L_0x145791e70, L_0x1457983a0, C4<>;
L_0x14579f770 .functor MUXZ 1, L_0x145791e70, L_0x145798800, L_0x1457983a0, C4<>;
L_0x14579fbd0 .functor MUXZ 4, L_0x14579d990, L_0x1457970c0, L_0x1457983a0, C4<>;
L_0x14579fa80 .functor MUXZ 4, L_0x1457970c0, L_0x14579d990, L_0x1457983a0, C4<>;
L_0x14579fe90 .functor MUXZ 1, L_0x14579edd0, L_0x145798580, L_0x1457983a0, C4<>;
L_0x14579fc70 .functor MUXZ 1, L_0x145798580, L_0x14579edd0, L_0x1457983a0, C4<>;
L_0x1457a01a0 .functor MUXZ 16, L_0x14579f140, L_0x14579f020, L_0x1457983a0, C4<>;
L_0x14579ff30 .functor MUXZ 16, L_0x14579f020, L_0x14579f140, L_0x1457983a0, C4<>;
L_0x1457a0f40 .concat [ 1 5 0 0], L_0x14579fe90, L_0x1457a0600;
L_0x1457a0240 .concat [ 1 5 0 0], L_0x14579fc70, L_0x1457a0aa0;
L_0x1457a1170 .part L_0x1457a0e40, 4, 2;
L_0x1457a1020 .reduce/or L_0x1457a1170;
L_0x1457a13b0 .part L_0x1457a0e40, 0, 4;
L_0x1457a1290 .functor MUXZ 4, L_0x1457a13b0, L_0x148078b98, L_0x1457a1020, C4<>;
L_0x1457a2ef0 .part L_0x1457a2d10, 15, 2;
L_0x1457a1450 .part L_0x1457a2d10, 16, 1;
L_0x1457a30d0 .part L_0x1457a2d10, 15, 1;
L_0x1457a3000 .part L_0x1457a2d10, 0, 15;
L_0x1457a32c0 .concat [ 15 1 0 0], L_0x1457a3000, L_0x1457a2f90;
L_0x1457a8f00 .part L_0x1457a2d10, 1, 16;
L_0x1457a8fa0 .part L_0x1457a8e10, 15, 1;
L_0x1457a3360 .part L_0x1457a8e10, 0, 15;
L_0x1457a91b0 .concat [ 1 15 0 0], L_0x148079138, L_0x1457a3360;
L_0x1457a9040 .functor MUXZ 16, L_0x1457a91b0, L_0x1457a8e10, L_0x1457a8fa0, C4<>;
L_0x1457a9790 .concat [ 1 5 0 0], L_0x14579fe90, L_0x1457a0600;
L_0x1457a9250 .concat [ 4 2 0 0], L_0x1457a7cf0, L_0x148079210;
L_0x1457a9a40 .part L_0x1457a2ef0, 1, 1;
L_0x1457aa7c0 .part L_0x14579f570, 0, 6;
L_0x1457ab8d0 .concat [ 16 35 0 0], L_0x148079450, L_0x1457904a0;
L_0x1457a9ae0 .part L_0x1457ab7e0, 20, 1;
L_0x1457a9b80 .part L_0x1457ab7e0, 19, 1;
L_0x1457ab9f0 .part L_0x1457ab7e0, 18, 1;
L_0x1457aba90 .part L_0x1457ab7e0, 0, 18;
L_0x1457abdf0 .reduce/or L_0x1457aba90;
L_0x1457ac1c0 .concat [ 1 15 0 0], L_0x1457ac2d0, L_0x148079498;
L_0x1457ac890 .part L_0x1457ab7e0, 19, 16;
L_0x1457ac970 .concat [ 4 28 0 0], L_0x1457aa6e0, L_0x148079570;
L_0x1457ac530 .cmp/gt 32, L_0x1480795b8, L_0x1457ac970;
L_0x1457ac5d0 .part L_0x1457ac790, 0, 16;
L_0x1457acd10 .part L_0x1457ab7e0, 19, 16;
L_0x1457aceb0 .functor MUXZ 16, L_0x1457acd10, L_0x1457ac5d0, L_0x1457ac530, C4<>;
L_0x1457acb10 .arith/sub 16, L_0x148079600, L_0x1457aceb0;
L_0x1457acc30 .functor MUXZ 16, L_0x1457aceb0, L_0x1457acb10, L_0x14579f4c0, C4<>;
L_0x1457ad220 .part L_0x1457a9040, 15, 1;
L_0x1457ad4a0 .concat [ 15 1 0 0], L_0x148079648, L_0x1457916b0;
L_0x1457acf50 .part L_0x1457acc30, 1, 15;
L_0x1457acff0 .concat [ 15 1 0 0], L_0x1457acf50, L_0x14579f4c0;
L_0x1457ad0d0 .functor MUXZ 16, L_0x1457acff0, L_0x1457ad4a0, L_0x1457ad430, C4<>;
S_0x1456fe940 .scope module, "dsl1" "DSR_left_N_S" 3 108, 3 285 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x14574a2f0 .param/l "N" 0 3 286, +C4<00000000000000000000000000010000>;
P_0x14574a330 .param/l "S" 0 3 287, C4<00000000000000000000000000000100>;
L_0x1457a8e10 .functor BUFZ 16, L_0x1457a8870, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1480790f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14574ca10_0 .net *"_ivl_10", 0 0, L_0x1480790f0;  1 drivers
v0x14574caa0_0 .net *"_ivl_5", 0 0, L_0x1457a8990;  1 drivers
v0x1456dc640_0 .net *"_ivl_6", 15 0, L_0x1457a8bd0;  1 drivers
v0x1456dc6d0_0 .net *"_ivl_8", 14 0, L_0x1457a8b30;  1 drivers
v0x1456dbb70_0 .net "a", 15 0, L_0x1457a8f00;  1 drivers
v0x1456dbc10_0 .net "b", 3 0, L_0x1457a7cf0;  alias, 1 drivers
v0x1456d8830_0 .net "c", 15 0, L_0x1457a8e10;  alias, 1 drivers
v0x1456d88d0 .array "tmp", 0 3;
v0x1456d88d0_0 .net v0x1456d88d0 0, 15 0, L_0x1457a8c70; 1 drivers
v0x1456d88d0_1 .net v0x1456d88d0 1, 15 0, L_0x1457a80b0; 1 drivers
v0x1456d88d0_2 .net v0x1456d88d0 2, 15 0, L_0x1457a84b0; 1 drivers
v0x1456d88d0_3 .net v0x1456d88d0 3, 15 0, L_0x1457a8870; 1 drivers
L_0x1457a7e90 .part L_0x1457a7cf0, 1, 1;
L_0x1457a8210 .part L_0x1457a7cf0, 2, 1;
L_0x1457a85d0 .part L_0x1457a7cf0, 3, 1;
L_0x1457a8990 .part L_0x1457a7cf0, 0, 1;
L_0x1457a8b30 .part L_0x1457a8f00, 0, 15;
L_0x1457a8bd0 .concat [ 1 15 0 0], L_0x1480790f0, L_0x1457a8b30;
L_0x1457a8c70 .functor MUXZ 16, L_0x1457a8f00, L_0x1457a8bd0, L_0x1457a8990, C4<>;
S_0x1456ffd10 .scope generate, "loop_blk[1]" "loop_blk[1]" 3 296, 3 296 0, S_0x1456fe940;
 .timescale -9 -12;
P_0x14573fb40 .param/l "i" 1 3 296, +C4<01>;
v0x1457392b0_0 .net *"_ivl_1", 0 0, L_0x1457a7e90;  1 drivers
v0x145739340_0 .net *"_ivl_3", 15 0, L_0x1457a7fd0;  1 drivers
v0x14573e610_0 .net *"_ivl_5", 13 0, L_0x1457a7f30;  1 drivers
L_0x148079018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14573e6a0_0 .net *"_ivl_7", 1 0, L_0x148079018;  1 drivers
L_0x1457a7f30 .part L_0x1457a8c70, 0, 14;
L_0x1457a7fd0 .concat [ 2 14 0 0], L_0x148079018, L_0x1457a7f30;
L_0x1457a80b0 .functor MUXZ 16, L_0x1457a8c70, L_0x1457a7fd0, L_0x1457a7e90, C4<>;
S_0x1456f95b0 .scope generate, "loop_blk[2]" "loop_blk[2]" 3 296, 3 296 0, S_0x1456fe940;
 .timescale -9 -12;
P_0x14573d2b0 .param/l "i" 1 3 296, +C4<010>;
v0x14573d340_0 .net *"_ivl_1", 0 0, L_0x1457a8210;  1 drivers
v0x1456da940_0 .net *"_ivl_3", 15 0, L_0x1457a8390;  1 drivers
v0x1456da9f0_0 .net *"_ivl_5", 11 0, L_0x1457a82b0;  1 drivers
L_0x148079060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1456d9e70_0 .net *"_ivl_7", 3 0, L_0x148079060;  1 drivers
L_0x1457a82b0 .part L_0x1457a80b0, 0, 12;
L_0x1457a8390 .concat [ 4 12 0 0], L_0x148079060, L_0x1457a82b0;
L_0x1457a84b0 .functor MUXZ 16, L_0x1457a80b0, L_0x1457a8390, L_0x1457a8210, C4<>;
S_0x1456dcab0 .scope generate, "loop_blk[3]" "loop_blk[3]" 3 296, 3 296 0, S_0x1456fe940;
 .timescale -9 -12;
P_0x1456d9350 .param/l "i" 1 3 296, +C4<011>;
v0x1456d93d0_0 .net *"_ivl_1", 0 0, L_0x1457a85d0;  1 drivers
v0x145722ed0_0 .net *"_ivl_3", 15 0, L_0x1457a8750;  1 drivers
v0x145722f80_0 .net *"_ivl_5", 7 0, L_0x1457a8670;  1 drivers
L_0x1480790a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x145758ec0_0 .net *"_ivl_7", 7 0, L_0x1480790a8;  1 drivers
L_0x1457a8670 .part L_0x1457a84b0, 0, 8;
L_0x1457a8750 .concat [ 8 8 0 0], L_0x1480790a8, L_0x1457a8670;
L_0x1457a8870 .functor MUXZ 16, L_0x1457a84b0, L_0x1457a8750, L_0x1457a85d0, C4<>;
S_0x1456e1a90 .scope module, "dsr1" "DSR_right_N_S" 3 86, 3 306 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x1456fa470 .param/l "N" 0 3 307, +C4<00000000000000000000000000010000>;
P_0x1456fa4b0 .param/l "S" 0 3 308, C4<00000000000000000000000000000100>;
L_0x1457a2620 .functor BUFZ 16, L_0x1457a2100, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x148078cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1456e6730_0 .net *"_ivl_10", 0 0, L_0x148078cb8;  1 drivers
v0x1456e1290_0 .net *"_ivl_5", 0 0, L_0x1457a2220;  1 drivers
v0x1456e1320_0 .net *"_ivl_6", 15 0, L_0x1457a2360;  1 drivers
v0x1456de890_0 .net *"_ivl_8", 14 0, L_0x1457a22c0;  1 drivers
v0x1456de920_0 .net "a", 15 0, L_0x14578fc60;  alias, 1 drivers
v0x1456dfe20_0 .net "b", 3 0, L_0x1457a1580;  alias, 1 drivers
v0x1456dfeb0_0 .net "c", 15 0, L_0x1457a2620;  alias, 1 drivers
v0x1456e5280 .array "tmp", 0 3;
v0x1456e5280_0 .net v0x1456e5280 0, 15 0, L_0x1457a2480; 1 drivers
v0x1456e5280_1 .net v0x1456e5280 1, 15 0, L_0x1457a1900; 1 drivers
v0x1456e5280_2 .net v0x1456e5280 2, 15 0, L_0x1457a1d40; 1 drivers
v0x1456e5280_3 .net v0x1456e5280 3, 15 0, L_0x1457a2100; 1 drivers
L_0x1457a16e0 .part L_0x1457a1580, 1, 1;
L_0x1457a1a60 .part L_0x1457a1580, 2, 1;
L_0x1457a1e60 .part L_0x1457a1580, 3, 1;
L_0x1457a2220 .part L_0x1457a1580, 0, 1;
L_0x1457a22c0 .part L_0x14578fc60, 1, 15;
L_0x1457a2360 .concat [ 15 1 0 0], L_0x1457a22c0, L_0x148078cb8;
L_0x1457a2480 .functor MUXZ 16, L_0x14578fc60, L_0x1457a2360, L_0x1457a2220, C4<>;
S_0x1456e6f30 .scope generate, "loop_blk[1]" "loop_blk[1]" 3 317, 3 317 0, S_0x1456e1a90;
 .timescale -9 -12;
P_0x1456fb7e0 .param/l "i" 1 3 317, +C4<01>;
v0x1456fccd0_0 .net *"_ivl_1", 0 0, L_0x1457a16e0;  1 drivers
v0x1456fcd60_0 .net *"_ivl_3", 15 0, L_0x1457a1820;  1 drivers
v0x1456ff730_0 .net *"_ivl_5", 13 0, L_0x1457a1780;  1 drivers
L_0x148078be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1456ff7c0_0 .net *"_ivl_7", 1 0, L_0x148078be0;  1 drivers
L_0x1457a1780 .part L_0x1457a2480, 2, 14;
L_0x1457a1820 .concat [ 14 2 0 0], L_0x1457a1780, L_0x148078be0;
L_0x1457a1900 .functor MUXZ 16, L_0x1457a2480, L_0x1457a1820, L_0x1457a16e0, C4<>;
S_0x1456eaf40 .scope generate, "loop_blk[2]" "loop_blk[2]" 3 317, 3 317 0, S_0x1456e1a90;
 .timescale -9 -12;
P_0x1456dd4f0 .param/l "i" 1 3 317, +C4<010>;
v0x1456dd570_0 .net *"_ivl_1", 0 0, L_0x1457a1a60;  1 drivers
v0x1456f8f20_0 .net *"_ivl_3", 15 0, L_0x1457a1c20;  1 drivers
v0x1456f8fb0_0 .net *"_ivl_5", 11 0, L_0x1457a1b80;  1 drivers
L_0x148078c28 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1456f2740_0 .net *"_ivl_7", 3 0, L_0x148078c28;  1 drivers
L_0x1457a1b80 .part L_0x1457a1900, 4, 12;
L_0x1457a1c20 .concat [ 12 4 0 0], L_0x1457a1b80, L_0x148078c28;
L_0x1457a1d40 .functor MUXZ 16, L_0x1457a1900, L_0x1457a1c20, L_0x1457a1a60, C4<>;
S_0x1456f6200 .scope generate, "loop_blk[3]" "loop_blk[3]" 3 317, 3 317 0, S_0x1456e1a90;
 .timescale -9 -12;
P_0x1456f2820 .param/l "i" 1 3 317, +C4<011>;
v0x1456f1ea0_0 .net *"_ivl_1", 0 0, L_0x1457a1e60;  1 drivers
v0x1456f1f50_0 .net *"_ivl_3", 15 0, L_0x1457a1fe0;  1 drivers
v0x1456f1060_0 .net *"_ivl_5", 7 0, L_0x1457a1f00;  1 drivers
L_0x148078c70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1456f1120_0 .net *"_ivl_7", 7 0, L_0x148078c70;  1 drivers
L_0x1457a1f00 .part L_0x1457a1d40, 8, 8;
L_0x1457a1fe0 .concat [ 8 8 0 0], L_0x1457a1f00, L_0x148078c70;
L_0x1457a2100 .functor MUXZ 16, L_0x1457a1d40, L_0x1457a1fe0, L_0x1457a1e60, C4<>;
S_0x1456f4ae0 .scope module, "dsr2" "DSR_right_N_S" 3 134, 3 306 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x1456e2880 .param/l "N" 0 3 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x1456e28c0 .param/l "S" 0 3 308, C4<00000000000000000000000000000100>;
L_0x1457ab7e0 .functor BUFZ 51, L_0x1457ab2c0, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x148079408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1456f8040_0 .net *"_ivl_10", 0 0, L_0x148079408;  1 drivers
v0x1456f80d0_0 .net *"_ivl_5", 0 0, L_0x1457ab3e0;  1 drivers
v0x1456f6e40_0 .net *"_ivl_6", 50 0, L_0x1457ab520;  1 drivers
v0x1456f6ed0_0 .net *"_ivl_8", 49 0, L_0x1457ab480;  1 drivers
v0x1456f5750_0 .net "a", 50 0, L_0x1457ab8d0;  1 drivers
v0x1456f57f0_0 .net "b", 3 0, L_0x1457aa6e0;  alias, 1 drivers
v0x1456f4070_0 .net "c", 50 0, L_0x1457ab7e0;  alias, 1 drivers
v0x1456f4110 .array "tmp", 0 3;
v0x1456f4110_0 .net v0x1456f4110 0, 50 0, L_0x1457ab640; 1 drivers
v0x1456f4110_1 .net v0x1456f4110 1, 50 0, L_0x1457aab00; 1 drivers
v0x1456f4110_2 .net v0x1456f4110 2, 50 0, L_0x1457aaf00; 1 drivers
v0x1456f4110_3 .net v0x1456f4110 3, 50 0, L_0x1457ab2c0; 1 drivers
L_0x1457aa860 .part L_0x1457aa6e0, 1, 1;
L_0x1457aac60 .part L_0x1457aa6e0, 2, 1;
L_0x1457ab020 .part L_0x1457aa6e0, 3, 1;
L_0x1457ab3e0 .part L_0x1457aa6e0, 0, 1;
L_0x1457ab480 .part L_0x1457ab8d0, 1, 50;
L_0x1457ab520 .concat [ 50 1 0 0], L_0x1457ab480, L_0x148079408;
L_0x1457ab640 .functor MUXZ 51, L_0x1457ab8d0, L_0x1457ab520, L_0x1457ab3e0, C4<>;
S_0x1456d4400 .scope generate, "loop_blk[1]" "loop_blk[1]" 3 317, 3 317 0, S_0x1456f4ae0;
 .timescale -9 -12;
P_0x1456e3ee0 .param/l "i" 1 3 317, +C4<01>;
v0x1456efc50_0 .net *"_ivl_1", 0 0, L_0x1457aa860;  1 drivers
v0x1456ea740_0 .net *"_ivl_3", 50 0, L_0x1457aaa20;  1 drivers
v0x1456ea7d0_0 .net *"_ivl_5", 48 0, L_0x1457aa980;  1 drivers
L_0x148079330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1456e7d40_0 .net *"_ivl_7", 1 0, L_0x148079330;  1 drivers
L_0x1457aa980 .part L_0x1457ab640, 2, 49;
L_0x1457aaa20 .concat [ 49 2 0 0], L_0x1457aa980, L_0x148079330;
L_0x1457aab00 .functor MUXZ 51, L_0x1457ab640, L_0x1457aaa20, L_0x1457aa860, C4<>;
S_0x14575ec80 .scope generate, "loop_blk[2]" "loop_blk[2]" 3 317, 3 317 0, S_0x1456f4ae0;
 .timescale -9 -12;
P_0x1456e7dd0 .param/l "i" 1 3 317, +C4<010>;
v0x1456e92d0_0 .net *"_ivl_1", 0 0, L_0x1457aac60;  1 drivers
v0x1456e9360_0 .net *"_ivl_3", 50 0, L_0x1457aade0;  1 drivers
v0x1456ee730_0 .net *"_ivl_5", 46 0, L_0x1457aad00;  1 drivers
L_0x148079378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1456ee7c0_0 .net *"_ivl_7", 3 0, L_0x148079378;  1 drivers
L_0x1457aad00 .part L_0x1457aab00, 4, 47;
L_0x1457aade0 .concat [ 47 4 0 0], L_0x1457aad00, L_0x148079378;
L_0x1457aaf00 .functor MUXZ 51, L_0x1457aab00, L_0x1457aade0, L_0x1457aac60, C4<>;
S_0x14575aa80 .scope generate, "loop_blk[3]" "loop_blk[3]" 3 317, 3 317 0, S_0x1456f4ae0;
 .timescale -9 -12;
P_0x1456ebd80 .param/l "i" 1 3 317, +C4<011>;
v0x1456ed2c0_0 .net *"_ivl_1", 0 0, L_0x1457ab020;  1 drivers
v0x1456ed350_0 .net *"_ivl_3", 50 0, L_0x1457ab1a0;  1 drivers
v0x1456f82c0_0 .net *"_ivl_5", 42 0, L_0x1457ab0c0;  1 drivers
L_0x1480793c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1456f8350_0 .net *"_ivl_7", 7 0, L_0x1480793c0;  1 drivers
L_0x1457ab0c0 .part L_0x1457aaf00, 8, 43;
L_0x1457ab1a0 .concat [ 43 8 0 0], L_0x1457ab0c0, L_0x1480793c0;
L_0x1457ab2c0 .functor MUXZ 51, L_0x1457aaf00, L_0x1457ab1a0, L_0x1457ab020, C4<>;
S_0x145757000 .scope generate, "genblk1" "genblk1" 3 78, 3 78 0, S_0x1456f9960;
 .timescale -9 -12;
L_0x14578fc60 .functor BUFZ 16, L_0x14579ff30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1457245c0 .scope generate, "genblk2" "genblk2" 3 91, 3 91 0, S_0x1456f9960;
 .timescale -9 -12;
L_0x14578fd10 .functor BUFZ 16, L_0x1457a01a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x14574c010 .scope generate, "genblk3" "genblk3" 3 124, 3 124 0, S_0x1456f9960;
 .timescale -9 -12;
L_0x14578ff00 .functor NOT 1, L_0x14578fe20, C4<0>, C4<0>, C4<0>;
v0x14571c030_0 .net *"_ivl_0", 0 0, L_0x14578fe20;  1 drivers
v0x14575e830_0 .net *"_ivl_1", 0 0, L_0x14578ff00;  1 drivers
v0x14575e8c0_0 .net *"_ivl_3", 15 0, L_0x14578ffb0;  1 drivers
v0x14575c7e0_0 .net *"_ivl_5", 0 0, L_0x1457901a0;  1 drivers
v0x14575c870_0 .net *"_ivl_6", 14 0, L_0x1457900e0;  1 drivers
L_0x148078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14575bcd0_0 .net/2u *"_ivl_7", 1 0, L_0x148078010;  1 drivers
LS_0x14578ffb0_0_0 .concat [ 1 1 1 1], L_0x14578ff00, L_0x14578ff00, L_0x14578ff00, L_0x14578ff00;
LS_0x14578ffb0_0_4 .concat [ 1 1 1 1], L_0x14578ff00, L_0x14578ff00, L_0x14578ff00, L_0x14578ff00;
LS_0x14578ffb0_0_8 .concat [ 1 1 1 1], L_0x14578ff00, L_0x14578ff00, L_0x14578ff00, L_0x14578ff00;
LS_0x14578ffb0_0_12 .concat [ 1 1 1 1], L_0x14578ff00, L_0x14578ff00, L_0x14578ff00, L_0x14578ff00;
L_0x14578ffb0 .concat [ 4 4 4 4], LS_0x14578ffb0_0_0, LS_0x14578ffb0_0_4, LS_0x14578ffb0_0_8, LS_0x14578ffb0_0_12;
LS_0x1457904a0_0_0 .concat [ 2 15 1 1], L_0x148078010, L_0x1457900e0, L_0x1457a98b0, L_0x1457901a0;
LS_0x1457904a0_0_4 .concat [ 16 0 0 0], L_0x14578ffb0;
L_0x1457904a0 .concat [ 19 16 0 0], LS_0x1457904a0_0_0, LS_0x1457904a0_0_4;
S_0x14571a4e0 .scope module, "l2" "LOD_N" 3 104, 3 327 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x14575bdb0 .param/l "N" 0 3 338, +C4<00000000000000000000000000010000>;
P_0x14575bdf0 .param/l "S" 0 3 339, C4<00000000000000000000000000000100>;
v0x145638e00_0 .net "in", 15 0, L_0x1457a32c0;  alias, 1 drivers
v0x145638e90_0 .net "out", 3 0, L_0x1457a7cf0;  alias, 1 drivers
v0x145638f60_0 .net "vld", 0 0, L_0x1457a7a40;  1 drivers
S_0x145707e60 .scope module, "l1" "LOD" 3 344, 3 348 0, S_0x14571a4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145758700 .param/l "N" 0 3 360, +C4<00000000000000000000000000010000>;
P_0x145758740 .param/l "S" 0 3 361, C4<00000000000000000000000000000100>;
v0x145640840_0 .net "in", 15 0, L_0x1457a32c0;  alias, 1 drivers
v0x1456408d0_0 .net "out", 3 0, L_0x1457a7cf0;  alias, 1 drivers
v0x145640980_0 .net "vld", 0 0, L_0x1457a7a40;  alias, 1 drivers
L_0x1457a5650 .part L_0x1457a32c0, 0, 8;
L_0x1457a79a0 .part L_0x1457a32c0, 8, 8;
S_0x14570be70 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x145707e60;
 .timescale -9 -12;
L_0x1457a7a40 .functor OR 1, L_0x1457a5240, L_0x1457a7590, C4<0>, C4<0>;
L_0x148078fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145632d70_0 .net/2u *"_ivl_4", 0 0, L_0x148078fd0;  1 drivers
v0x145633a00_0 .net *"_ivl_6", 3 0, L_0x1457a7af0;  1 drivers
v0x145633a90_0 .net *"_ivl_8", 3 0, L_0x1457a7bd0;  1 drivers
v0x145633b20_0 .net "out_h", 2 0, L_0x1457a7840;  1 drivers
v0x145633bd0_0 .net "out_l", 2 0, L_0x1457a54f0;  1 drivers
v0x14563e320_0 .net "out_vh", 0 0, L_0x1457a7590;  1 drivers
v0x14563e3b0_0 .net "out_vl", 0 0, L_0x1457a5240;  1 drivers
L_0x1457a7af0 .concat [ 3 1 0 0], L_0x1457a7840, L_0x148078fd0;
L_0x1457a7bd0 .concat [ 3 1 0 0], L_0x1457a54f0, L_0x1457a5240;
L_0x1457a7cf0 .functor MUXZ 4, L_0x1457a7bd0, L_0x1457a7af0, L_0x1457a7590, C4<>;
S_0x145717130 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x14570be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145755d20 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x145755d60 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x14573f550_0 .net "in", 7 0, L_0x1457a79a0;  1 drivers
v0x14573cac0_0 .net "out", 2 0, L_0x1457a7840;  alias, 1 drivers
v0x14573cb50_0 .net "vld", 0 0, L_0x1457a7590;  alias, 1 drivers
L_0x1457a65c0 .part L_0x1457a79a0, 0, 4;
L_0x1457a74b0 .part L_0x1457a79a0, 4, 4;
S_0x145715a10 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x145717130;
 .timescale -9 -12;
L_0x1457a7590 .functor OR 1, L_0x1457a61b0, L_0x1457a70e0, C4<0>, C4<0>;
L_0x148078f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145734c50_0 .net/2u *"_ivl_4", 0 0, L_0x148078f88;  1 drivers
v0x145740960_0 .net *"_ivl_6", 2 0, L_0x1457a7640;  1 drivers
v0x145740a00_0 .net *"_ivl_8", 2 0, L_0x1457a7720;  1 drivers
v0x14573b4d0_0 .net "out_h", 1 0, L_0x1457a7350;  1 drivers
v0x14573b590_0 .net "out_l", 1 0, L_0x1457a6460;  1 drivers
v0x145738b10_0 .net "out_vh", 0 0, L_0x1457a70e0;  1 drivers
v0x14573a060_0 .net "out_vl", 0 0, L_0x1457a61b0;  1 drivers
L_0x1457a7640 .concat [ 2 1 0 0], L_0x1457a7350, L_0x148078f88;
L_0x1457a7720 .concat [ 2 1 0 0], L_0x1457a6460, L_0x1457a61b0;
L_0x1457a7840 .functor MUXZ 3, L_0x1457a7720, L_0x1457a7640, L_0x1457a70e0, C4<>;
S_0x145732820 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x145715a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14572e2f0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x14572e330 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x145719000_0 .net "in", 3 0, L_0x1457a74b0;  1 drivers
v0x145717d70_0 .net "out", 1 0, L_0x1457a7350;  alias, 1 drivers
v0x145717e00_0 .net "vld", 0 0, L_0x1457a70e0;  alias, 1 drivers
L_0x1457a6aa0 .part L_0x1457a74b0, 0, 2;
L_0x1457a6fc0 .part L_0x1457a74b0, 2, 2;
S_0x145737cc0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x145732820;
 .timescale -9 -12;
L_0x1457a70e0 .functor OR 1, L_0x1457a6660, L_0x1457a6bc0, C4<0>, C4<0>;
L_0x148078f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14570a2b0_0 .net/2u *"_ivl_4", 0 0, L_0x148078f40;  1 drivers
v0x14570f670_0 .net *"_ivl_6", 1 0, L_0x1457a7150;  1 drivers
v0x14570f710_0 .net *"_ivl_8", 1 0, L_0x1457a7230;  1 drivers
v0x14570cc60_0 .net "out_h", 0 0, L_0x1457a6e90;  1 drivers
v0x14570cd20_0 .net "out_l", 0 0, L_0x1457a6970;  1 drivers
v0x14570e230_0 .net "out_vh", 0 0, L_0x1457a6bc0;  1 drivers
v0x1457191f0_0 .net "out_vl", 0 0, L_0x1457a6660;  1 drivers
L_0x1457a7150 .concat [ 1 1 0 0], L_0x1457a6e90, L_0x148078f40;
L_0x1457a7230 .concat [ 1 1 0 0], L_0x1457a6970, L_0x1457a6660;
L_0x1457a7350 .functor MUXZ 2, L_0x1457a7230, L_0x1457a7150, L_0x1457a6bc0, C4<>;
S_0x14573bcd0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x145737cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14574c570 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14574c5b0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x145712e60_0 .net "in", 1 0, L_0x1457a6fc0;  1 drivers
v0x145711f80_0 .net "out", 0 0, L_0x1457a6e90;  alias, 1 drivers
v0x145712030_0 .net "vld", 0 0, L_0x1457a6bc0;  alias, 1 drivers
L_0x1457a6c60 .part L_0x1457a6fc0, 1, 1;
L_0x1457a6df0 .part L_0x1457a6fc0, 0, 1;
S_0x1457531b0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x14573bcd0;
 .timescale -9 -12;
L_0x1457a6d40 .functor NOT 1, L_0x1457a6c60, C4<0>, C4<0>, C4<0>;
L_0x1457a6e90 .functor AND 1, L_0x1457a6d40, L_0x1457a6df0, C4<1>, C4<1>;
v0x145719e50_0 .net *"_ivl_2", 0 0, L_0x1457a6c60;  1 drivers
v0x145719f00_0 .net *"_ivl_3", 0 0, L_0x1457a6d40;  1 drivers
v0x145713670_0 .net *"_ivl_5", 0 0, L_0x1457a6df0;  1 drivers
L_0x1457a6bc0 .reduce/or L_0x1457a6fc0;
S_0x145751a90 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14573bcd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145751a90
v0x145712dc0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x145712dc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145712dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x145712dc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x145712dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145712dc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x145727fa0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x145737cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1457076f0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x145707730 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x145708c70_0 .net "in", 1 0, L_0x1457a6aa0;  1 drivers
v0x145708d00_0 .net "out", 0 0, L_0x1457a6970;  alias, 1 drivers
v0x14570a200_0 .net "vld", 0 0, L_0x1457a6660;  alias, 1 drivers
L_0x1457a6740 .part L_0x1457a6aa0, 1, 1;
L_0x1457a68d0 .part L_0x1457a6aa0, 0, 1;
S_0x145726880 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145727fa0;
 .timescale -9 -12;
L_0x1457a6820 .functor NOT 1, L_0x1457a6740, C4<0>, C4<0>, C4<0>;
L_0x1457a6970 .functor AND 1, L_0x1457a6820, L_0x1457a68d0, C4<1>, C4<1>;
v0x145704de0_0 .net *"_ivl_2", 0 0, L_0x1457a6740;  1 drivers
v0x145710af0_0 .net *"_ivl_3", 0 0, L_0x1457a6820;  1 drivers
v0x145710b80_0 .net *"_ivl_5", 0 0, L_0x1457a68d0;  1 drivers
L_0x1457a6660 .reduce/or L_0x1457a6aa0;
S_0x145745920 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145727fa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145745920
v0x14570b700_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14570b700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14570b700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x14570b700_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x14570b700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14570b700_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x145744200 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145732820;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145744200
v0x145718f70_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x145718f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145718f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0x145718f70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x145718f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145718f70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0x1456fa920 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x145715a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1457166e0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x145716720 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x145733610_0 .net "in", 3 0, L_0x1457a65c0;  1 drivers
v0x1457336a0_0 .net "out", 1 0, L_0x1457a6460;  alias, 1 drivers
v0x145734ba0_0 .net "vld", 0 0, L_0x1457a61b0;  alias, 1 drivers
L_0x1457a5b70 .part L_0x1457a65c0, 0, 2;
L_0x1457a6090 .part L_0x1457a65c0, 2, 2;
S_0x1456dda70 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x1456fa920;
 .timescale -9 -12;
L_0x1457a61b0 .functor OR 1, L_0x1457a5770, L_0x1457a5c90, C4<0>, C4<0>;
L_0x148078ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1457374a0_0 .net/2u *"_ivl_4", 0 0, L_0x148078ef8;  1 drivers
v0x145737560_0 .net *"_ivl_6", 1 0, L_0x1457a6260;  1 drivers
v0x145732020_0 .net *"_ivl_8", 1 0, L_0x1457a6340;  1 drivers
v0x1457320d0_0 .net "out_h", 0 0, L_0x1457a5f60;  1 drivers
v0x14572f640_0 .net "out_l", 0 0, L_0x1457a5a40;  1 drivers
v0x145730bb0_0 .net "out_vh", 0 0, L_0x1457a5c90;  1 drivers
v0x145730c40_0 .net "out_vl", 0 0, L_0x1457a5770;  1 drivers
L_0x1457a6260 .concat [ 1 1 0 0], L_0x1457a5f60, L_0x148078ef8;
L_0x1457a6340 .concat [ 1 1 0 0], L_0x1457a5a40, L_0x1457a5770;
L_0x1457a6460 .functor MUXZ 2, L_0x1457a6340, L_0x1457a6260, L_0x1457a5c90, C4<>;
S_0x1456f6c80 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x1456dda70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145714fa0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x145714fe0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x14572b090_0 .net "in", 1 0, L_0x1457a6090;  1 drivers
v0x14572a940_0 .net "out", 0 0, L_0x1457a5f60;  alias, 1 drivers
v0x14572a9d0_0 .net "vld", 0 0, L_0x1457a5c90;  alias, 1 drivers
L_0x1457a5d30 .part L_0x1457a6090, 1, 1;
L_0x1457a5ec0 .part L_0x1457a6090, 0, 1;
S_0x1456d4710 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x1456f6c80;
 .timescale -9 -12;
L_0x1457a5e10 .functor NOT 1, L_0x1457a5d30, C4<0>, C4<0>, C4<0>;
L_0x1457a5f60 .functor AND 1, L_0x1457a5e10, L_0x1457a5ec0, C4<1>, C4<1>;
v0x14572c2c0_0 .net *"_ivl_2", 0 0, L_0x1457a5d30;  1 drivers
v0x14572c350_0 .net *"_ivl_3", 0 0, L_0x1457a5e10;  1 drivers
v0x14572bc00_0 .net *"_ivl_5", 0 0, L_0x1457a5ec0;  1 drivers
L_0x1457a5c90 .reduce/or L_0x1457a6090;
S_0x145717bb0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x1456f6c80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145717bb0
v0x14572b000_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14572b000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14572b000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0x14572b000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0x14572b000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14572b000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0x14572e800 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x1456dda70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14574b6d0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14574b710 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x1457497e0_0 .net "in", 1 0, L_0x1457a5b70;  1 drivers
v0x145741de0_0 .net "out", 0 0, L_0x1457a5a40;  alias, 1 drivers
v0x145741e70_0 .net "vld", 0 0, L_0x1457a5770;  alias, 1 drivers
L_0x1457a5810 .part L_0x1457a5b70, 1, 1;
L_0x1457a59a0 .part L_0x1457a5b70, 0, 1;
S_0x145753c30 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x14572e800;
 .timescale -9 -12;
L_0x1457a58f0 .functor NOT 1, L_0x1457a5810, C4<0>, C4<0>, C4<0>;
L_0x1457a5a40 .functor AND 1, L_0x1457a58f0, L_0x1457a59a0, C4<1>, C4<1>;
v0x145720010_0 .net *"_ivl_2", 0 0, L_0x1457a5810;  1 drivers
v0x1457200a0_0 .net *"_ivl_3", 0 0, L_0x1457a58f0;  1 drivers
v0x145749e10_0 .net *"_ivl_5", 0 0, L_0x1457a59a0;  1 drivers
L_0x1457a5770 .reduce/or L_0x1457a5b70;
S_0x145728a20 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14572e800;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145728a20
v0x145749750_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x145749750_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145749750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v0x145749750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0x145749750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145749750_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0x1457463a0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x1456fa920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1457463a0
v0x1457360a0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1457360a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1457360a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v0x1457360a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0x1457360a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1457360a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0x1456d67e0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145717130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1456d67e0
v0x14573f4c0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x14573f4c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14573f4c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v0x14573f4c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0x14573f4c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14573f4c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_0x1456f5580 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x14570be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14573e0a0 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x14573e0e0 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x145632b70_0 .net "in", 7 0, L_0x1457a5650;  1 drivers
v0x145632c00_0 .net "out", 2 0, L_0x1457a54f0;  alias, 1 drivers
v0x145632c90_0 .net "vld", 0 0, L_0x1457a5240;  alias, 1 drivers
L_0x1457a4230 .part L_0x1457a5650, 0, 4;
L_0x1457a5160 .part L_0x1457a5650, 4, 4;
S_0x1456f3ea0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x1456f5580;
 .timescale -9 -12;
L_0x1457a5240 .functor OR 1, L_0x1457a3e20, L_0x1457a4d50, C4<0>, C4<0>;
L_0x148078eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145630eb0_0 .net/2u *"_ivl_4", 0 0, L_0x148078eb0;  1 drivers
v0x145630f70_0 .net *"_ivl_6", 2 0, L_0x1457a52f0;  1 drivers
v0x145631010_0 .net *"_ivl_8", 2 0, L_0x1457a53d0;  1 drivers
v0x14562ff00_0 .net "out_h", 1 0, L_0x1457a5000;  1 drivers
v0x14562ff90_0 .net "out_l", 1 0, L_0x1457a40d0;  1 drivers
v0x145630060_0 .net "out_vh", 0 0, L_0x1457a4d50;  1 drivers
v0x145630110_0 .net "out_vl", 0 0, L_0x1457a3e20;  1 drivers
L_0x1457a52f0 .concat [ 2 1 0 0], L_0x1457a5000, L_0x148078eb0;
L_0x1457a53d0 .concat [ 2 1 0 0], L_0x1457a40d0, L_0x1457a3e20;
L_0x1457a54f0 .functor MUXZ 3, L_0x1457a53d0, L_0x1457a52f0, L_0x1457a4d50, C4<>;
S_0x1457164b0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x1456f3ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145755270 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x1457552b0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x1456fd320_0 .net "in", 3 0, L_0x1457a5160;  1 drivers
v0x1456fd3c0_0 .net "out", 1 0, L_0x1457a5000;  alias, 1 drivers
v0x1456fd470_0 .net "vld", 0 0, L_0x1457a4d50;  alias, 1 drivers
L_0x1457a4710 .part L_0x1457a5160, 0, 2;
L_0x1457a4c30 .part L_0x1457a5160, 2, 2;
S_0x145714dd0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x1457164b0;
 .timescale -9 -12;
L_0x1457a4d50 .functor OR 1, L_0x1457a42d0, L_0x1457a4830, C4<0>, C4<0>;
L_0x148078e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145743820_0 .net/2u *"_ivl_4", 0 0, L_0x148078e68;  1 drivers
v0x1456f01f0_0 .net *"_ivl_6", 1 0, L_0x1457a4e00;  1 drivers
v0x1456f0280_0 .net *"_ivl_8", 1 0, L_0x1457a4ee0;  1 drivers
v0x1456f0310_0 .net "out_h", 0 0, L_0x1457a4b00;  1 drivers
v0x145711120_0 .net "out_l", 0 0, L_0x1457a45e0;  1 drivers
v0x1457111b0_0 .net "out_vh", 0 0, L_0x1457a4830;  1 drivers
v0x145711240_0 .net "out_vl", 0 0, L_0x1457a42d0;  1 drivers
L_0x1457a4e00 .concat [ 1 1 0 0], L_0x1457a4b00, L_0x148078e68;
L_0x1457a4ee0 .concat [ 1 1 0 0], L_0x1457a45e0, L_0x1457a42d0;
L_0x1457a5000 .functor MUXZ 2, L_0x1457a4ee0, L_0x1457a4e00, L_0x1457a4830, C4<>;
S_0x145752530 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x145714dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145755080 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x1457550c0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x145728be0_0 .net "in", 1 0, L_0x1457a4c30;  1 drivers
v0x145728c70_0 .net "out", 0 0, L_0x1457a4b00;  alias, 1 drivers
v0x1457274f0_0 .net "vld", 0 0, L_0x1457a4830;  alias, 1 drivers
L_0x1457a48d0 .part L_0x1457a4c30, 1, 1;
L_0x1457a4a60 .part L_0x1457a4c30, 0, 1;
S_0x145750e50 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145752530;
 .timescale -9 -12;
L_0x1457a49b0 .functor NOT 1, L_0x1457a48d0, C4<0>, C4<0>, C4<0>;
L_0x1457a4b00 .functor AND 1, L_0x1457a49b0, L_0x1457a4a60, C4<1>, C4<1>;
v0x145751070_0 .net *"_ivl_2", 0 0, L_0x1457a48d0;  1 drivers
v0x14572a060_0 .net *"_ivl_3", 0 0, L_0x1457a49b0;  1 drivers
v0x14572a0f0_0 .net *"_ivl_5", 0 0, L_0x1457a4a60;  1 drivers
L_0x1457a4830 .reduce/or L_0x1457a4c30;
S_0x145727320 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145752530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145727320
v0x145729e70_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x145729e70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145729e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v0x145729e70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v0x145729e70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145729e70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_0x145725c40 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x145714dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145727580 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x1457275c0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x145744e70_0 .net "in", 1 0, L_0x1457a4710;  1 drivers
v0x145744f00_0 .net "out", 0 0, L_0x1457a45e0;  alias, 1 drivers
v0x145743790_0 .net "vld", 0 0, L_0x1457a42d0;  alias, 1 drivers
L_0x1457a43b0 .part L_0x1457a4710, 1, 1;
L_0x1457a4540 .part L_0x1457a4710, 0, 1;
S_0x145744ca0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145725c40;
 .timescale -9 -12;
L_0x1457a4490 .functor NOT 1, L_0x1457a43b0, C4<0>, C4<0>, C4<0>;
L_0x1457a45e0 .functor AND 1, L_0x1457a4490, L_0x1457a4540, C4<1>, C4<1>;
v0x145747a30_0 .net *"_ivl_2", 0 0, L_0x1457a43b0;  1 drivers
v0x145747760_0 .net *"_ivl_3", 0 0, L_0x1457a4490;  1 drivers
v0x1457477f0_0 .net *"_ivl_5", 0 0, L_0x1457a4540;  1 drivers
L_0x1457a42d0 .reduce/or L_0x1457a4710;
S_0x1457435c0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145725c40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1457435c0
v0x1457465f0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1457465f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1457465f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v0x1457465f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v0x1457465f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1457465f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0x145740f80 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x1457164b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145740f80
v0x1456fd290_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1456fd290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1456fd290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v0x1456fd290_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v0x1456fd290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1456fd290_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_0x1456e58c0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x1456f3ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1456e03e0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x1456e0420 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x145634d50_0 .net "in", 3 0, L_0x1457a4230;  1 drivers
v0x145634e00_0 .net "out", 1 0, L_0x1457a40d0;  alias, 1 drivers
v0x145630df0_0 .net "vld", 0 0, L_0x1457a3e20;  alias, 1 drivers
L_0x1457a37e0 .part L_0x1457a4230, 0, 2;
L_0x1457a3d00 .part L_0x1457a4230, 2, 2;
S_0x1456e9890 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x1456e58c0;
 .timescale -9 -12;
L_0x1457a3e20 .functor OR 1, L_0x1457a3170, L_0x1457a3900, C4<0>, C4<0>;
L_0x148078e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145645c50_0 .net/2u *"_ivl_4", 0 0, L_0x148078e20;  1 drivers
v0x145645ce0_0 .net *"_ivl_6", 1 0, L_0x1457a3ed0;  1 drivers
v0x145645d70_0 .net *"_ivl_8", 1 0, L_0x1457a3fb0;  1 drivers
v0x145645e00_0 .net "out_h", 0 0, L_0x1457a3bd0;  1 drivers
v0x145645eb0_0 .net "out_l", 0 0, L_0x1457a36b0;  1 drivers
v0x145626150_0 .net "out_vh", 0 0, L_0x1457a3900;  1 drivers
v0x1456261e0_0 .net "out_vl", 0 0, L_0x1457a3170;  1 drivers
L_0x1457a3ed0 .concat [ 1 1 0 0], L_0x1457a3bd0, L_0x148078e20;
L_0x1457a3fb0 .concat [ 1 1 0 0], L_0x1457a36b0, L_0x1457a3170;
L_0x1457a40d0 .functor MUXZ 2, L_0x1457a3fb0, L_0x1457a3ed0, L_0x1457a3900, C4<>;
S_0x145706790 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x1456e9890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1456e0460 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x1456e04a0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x1457367a0_0 .net "in", 1 0, L_0x1457a3d00;  1 drivers
v0x14573a620_0 .net "out", 0 0, L_0x1457a3bd0;  alias, 1 drivers
v0x14573a6b0_0 .net "vld", 0 0, L_0x1457a3900;  alias, 1 drivers
L_0x1457a39a0 .part L_0x1457a3d00, 1, 1;
L_0x1457a3b30 .part L_0x1457a3d00, 0, 1;
S_0x14570a7c0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145706790;
 .timescale -9 -12;
L_0x1457a3a80 .functor NOT 1, L_0x1457a39a0, C4<0>, C4<0>, C4<0>;
L_0x1457a3bd0 .functor AND 1, L_0x1457a3a80, L_0x1457a3b30, C4<1>, C4<1>;
v0x14570a930_0 .net *"_ivl_2", 0 0, L_0x1457a39a0;  1 drivers
v0x1457365f0_0 .net *"_ivl_3", 0 0, L_0x1457a3a80;  1 drivers
v0x145736680_0 .net *"_ivl_5", 0 0, L_0x1457a3b30;  1 drivers
L_0x1457a3900 .reduce/or L_0x1457a3d00;
S_0x145731170 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145706790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145731170
v0x145736710_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x145736710_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145736710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v0x145736710_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v0x145736710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145736710_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_0x145760a20 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x1456e9890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14573a7a0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14573a7e0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x145635940_0 .net "in", 1 0, L_0x1457a37e0;  1 drivers
v0x1456359d0_0 .net "out", 0 0, L_0x1457a36b0;  alias, 1 drivers
v0x145635a60_0 .net "vld", 0 0, L_0x1457a3170;  alias, 1 drivers
L_0x1457a34c0 .part L_0x1457a37e0, 1, 1;
L_0x1457a3610 .part L_0x1457a37e0, 0, 1;
S_0x14562f0d0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145760a20;
 .timescale -9 -12;
L_0x1457a3560 .functor NOT 1, L_0x1457a34c0, C4<0>, C4<0>, C4<0>;
L_0x1457a36b0 .functor AND 1, L_0x1457a3560, L_0x1457a3610, C4<1>, C4<1>;
v0x14562f240_0 .net *"_ivl_2", 0 0, L_0x1457a34c0;  1 drivers
v0x14562f2f0_0 .net *"_ivl_3", 0 0, L_0x1457a3560;  1 drivers
v0x14562b950_0 .net *"_ivl_5", 0 0, L_0x1457a3610;  1 drivers
L_0x1457a3170 .reduce/or L_0x1457a37e0;
S_0x14562b9e0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145760a20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14562b9e0
v0x1456358b0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1456358b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1456358b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v0x1456358b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v0x1456358b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1456358b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_0x145626290 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x1456e58c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145626290
v0x145634cc0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x145634cc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145634cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v0x145634cc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v0x145634cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145634cc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_0x14562d570 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x1456f5580;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14562d570
v0x14562d770_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x14562d770_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14562d770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.28 ;
    %load/vec4 v0x14562d770_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v0x14562d770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14562d770_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.28;
T_14.29 ;
    %end;
S_0x14563e440 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145707e60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14563e440
v0x1456407b0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.log2 ;
    %load/vec4 v0x1456407b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1456407b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.30 ;
    %load/vec4 v0x1456407b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.31, 5;
    %load/vec4 v0x1456407b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1456407b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.30;
T_15.31 ;
    %end;
S_0x14563b870 .scope function.vec4.s32, "log2" "log2" 3 329, 3 329 0, S_0x14571a4e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14563b870
v0x145638d70_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.log2 ;
    %load/vec4 v0x145638d70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145638d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.32 ;
    %load/vec4 v0x145638d70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.33, 5;
    %load/vec4 v0x145638d70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145638d70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.32;
T_16.33 ;
    %end;
S_0x1456074f0 .scope function.vec4.s32, "log2" "log2" 3 4, 3 4 0, S_0x1456f9960;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1456074f0
v0x1456076f0_0 .var "value", 31 0;
TD_posit_add_tb.uut.log2 ;
    %load/vec4 v0x1456076f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1456076f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.34 ;
    %load/vec4 v0x1456076f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.35, 5;
    %load/vec4 v0x1456076f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1456076f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.34;
T_17.35 ;
    %end;
S_0x145761050 .scope module, "sub3" "sub_N" 3 114, 3 194 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /OUTPUT 7 "c";
P_0x1456d6470 .param/l "N" 0 3 195, C4<0000000000000000000000000000000110>;
L_0x148079180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145761860_0 .net/2u *"_ivl_0", 0 0, L_0x148079180;  1 drivers
L_0x1480791c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145761920_0 .net/2u *"_ivl_4", 0 0, L_0x1480791c8;  1 drivers
v0x1457619c0_0 .net "a", 5 0, L_0x1457a9790;  1 drivers
v0x145761a70_0 .net "ain", 6 0, L_0x1457a93d0;  1 drivers
v0x145761b30_0 .net "b", 5 0, L_0x1457a9250;  1 drivers
v0x145761c10_0 .net "bin", 6 0, L_0x1457a94f0;  1 drivers
v0x145761cb0_0 .net "c", 6 0, L_0x1457a9610;  alias, 1 drivers
L_0x1457a93d0 .concat [ 6 1 0 0], L_0x1457a9790, L_0x148079180;
L_0x1457a94f0 .concat [ 6 1 0 0], L_0x1457a9250, L_0x1480791c8;
S_0x145761380 .scope module, "s1" "sub_N_in" 3 200, 3 214 0, S_0x145761050;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "c";
P_0x145761550 .param/l "N" 0 3 215, C4<0000000000000000000000000000000110>;
v0x145761280_0 .net "a", 6 0, L_0x1457a93d0;  alias, 1 drivers
v0x1457616a0_0 .net "b", 6 0, L_0x1457a94f0;  alias, 1 drivers
v0x145761750_0 .net "c", 6 0, L_0x1457a9610;  alias, 1 drivers
L_0x1457a9610 .arith/sub 7, L_0x1457a93d0, L_0x1457a94f0;
S_0x145761da0 .scope module, "uut_abs_regime1" "abs_regime" 3 70, 3 252 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x145761f60 .param/l "N" 0 3 253, C4<00000000000000000000000000000100>;
L_0x148078958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1457620d0_0 .net/2u *"_ivl_0", 0 0, L_0x148078958;  1 drivers
v0x145762190_0 .net *"_ivl_11", 4 0, L_0x1457a0500;  1 drivers
v0x145762230_0 .net *"_ivl_2", 4 0, L_0x1457a0340;  1 drivers
L_0x1480789a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1457622c0_0 .net/2u *"_ivl_4", 0 0, L_0x1480789a0;  1 drivers
v0x145762350_0 .net *"_ivl_6", 4 0, L_0x1457a03e0;  1 drivers
L_0x1480789e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x145762420_0 .net *"_ivl_8", 4 0, L_0x1480789e8;  1 drivers
v0x1457624d0_0 .net "rc", 0 0, L_0x14579f9e0;  alias, 1 drivers
v0x145762570_0 .net "regime", 3 0, L_0x14579fbd0;  alias, 1 drivers
v0x145762620_0 .net "regime_N", 4 0, L_0x1457a0600;  alias, 1 drivers
L_0x1457a0340 .concat [ 4 1 0 0], L_0x14579fbd0, L_0x148078958;
L_0x1457a03e0 .concat [ 4 1 0 0], L_0x14579fbd0, L_0x1480789a0;
L_0x1457a0500 .arith/sub 5, L_0x1480789e8, L_0x1457a03e0;
L_0x1457a0600 .functor MUXZ 5, L_0x1457a0500, L_0x1457a0340, L_0x14579f9e0, C4<>;
S_0x145762780 .scope module, "uut_abs_regime2" "abs_regime" 3 71, 3 252 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x1457623e0 .param/l "N" 0 3 253, C4<00000000000000000000000000000100>;
L_0x148078a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145762a70_0 .net/2u *"_ivl_0", 0 0, L_0x148078a30;  1 drivers
v0x145762b30_0 .net *"_ivl_11", 4 0, L_0x1457a0960;  1 drivers
v0x145762bd0_0 .net *"_ivl_2", 4 0, L_0x1457a0760;  1 drivers
L_0x148078a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145762c60_0 .net/2u *"_ivl_4", 0 0, L_0x148078a78;  1 drivers
v0x145762cf0_0 .net *"_ivl_6", 4 0, L_0x1457a0840;  1 drivers
L_0x148078ac0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x145762dc0_0 .net *"_ivl_8", 4 0, L_0x148078ac0;  1 drivers
v0x145762e70_0 .net "rc", 0 0, L_0x14579f770;  alias, 1 drivers
v0x145762f10_0 .net "regime", 3 0, L_0x14579fa80;  alias, 1 drivers
v0x145762fc0_0 .net "regime_N", 4 0, L_0x1457a0aa0;  alias, 1 drivers
L_0x1457a0760 .concat [ 4 1 0 0], L_0x14579fa80, L_0x148078a30;
L_0x1457a0840 .concat [ 4 1 0 0], L_0x14579fa80, L_0x148078a78;
L_0x1457a0960 .arith/sub 5, L_0x148078ac0, L_0x1457a0840;
L_0x1457a0aa0 .functor MUXZ 5, L_0x1457a0960, L_0x1457a0760, L_0x14579f770, C4<>;
S_0x145763120 .scope module, "uut_add_mantovf" "add_1" 3 115, 3 243 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 7 "c";
P_0x145762d80 .param/l "N" 0 3 244, C4<0000000000000000000000000000000110>;
v0x145763320_0 .net *"_ivl_0", 6 0, L_0x1457a92f0;  1 drivers
L_0x148079258 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x145763460_0 .net *"_ivl_3", 5 0, L_0x148079258;  1 drivers
v0x145763510_0 .net "a", 6 0, L_0x1457a9610;  alias, 1 drivers
v0x145763600_0 .net "c", 6 0, L_0x14579f570;  alias, 1 drivers
v0x1457636b0_0 .net "mant_ovf", 0 0, L_0x1457a9a40;  1 drivers
L_0x1457a92f0 .concat [ 1 6 0 0], L_0x1457a9a40, L_0x148079258;
L_0x14579f570 .arith/sum 7, L_0x1457a9610, L_0x1457a92f0;
S_0x1457637a0 .scope module, "uut_add_sub_N" "add_sub_N" 3 98, 3 230 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x145763960 .param/l "N" 0 3 231, +C4<00000000000000000000000000010000>;
v0x145765540_0 .net "a", 15 0, L_0x14578fd10;  alias, 1 drivers
v0x145765630_0 .net "b", 15 0, L_0x1457a2620;  alias, 1 drivers
v0x1457656c0_0 .net "c", 16 0, L_0x1457a2d10;  alias, 1 drivers
v0x145765750_0 .net "c_add", 16 0, L_0x1457a2910;  1 drivers
v0x145765830_0 .net "c_sub", 16 0, L_0x1457a2c10;  1 drivers
v0x145765940_0 .net "op", 0 0, L_0x14579f830;  alias, 1 drivers
L_0x1457a2d10 .functor MUXZ 17, L_0x1457a2c10, L_0x1457a2910, L_0x14579f830, C4<>;
S_0x145763ae0 .scope module, "a11" "add_N" 3 237, 3 204 0, S_0x1457637a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x145763cb0 .param/l "N" 0 3 205, +C4<00000000000000000000000000010000>;
L_0x148078d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1457642a0_0 .net/2u *"_ivl_0", 0 0, L_0x148078d00;  1 drivers
L_0x148078d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145764360_0 .net/2u *"_ivl_4", 0 0, L_0x148078d48;  1 drivers
v0x145764400_0 .net "a", 15 0, L_0x14578fd10;  alias, 1 drivers
v0x1457644b0_0 .net "ain", 16 0, L_0x1457a26d0;  1 drivers
v0x145764570_0 .net "b", 15 0, L_0x1457a2620;  alias, 1 drivers
v0x145764640_0 .net "bin", 16 0, L_0x1457a27f0;  1 drivers
v0x1457646f0_0 .net "c", 16 0, L_0x1457a2910;  alias, 1 drivers
L_0x1457a26d0 .concat [ 16 1 0 0], L_0x14578fd10, L_0x148078d00;
L_0x1457a27f0 .concat [ 16 1 0 0], L_0x1457a2620, L_0x148078d48;
S_0x145763dc0 .scope module, "a1" "add_N_in" 3 210, 3 222 0, S_0x145763ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x145763f90 .param/l "N" 0 3 223, +C4<00000000000000000000000000010000>;
v0x1457640a0_0 .net "a", 16 0, L_0x1457a26d0;  alias, 1 drivers
v0x145764160_0 .net "b", 16 0, L_0x1457a27f0;  alias, 1 drivers
v0x145764200_0 .net "c", 16 0, L_0x1457a2910;  alias, 1 drivers
L_0x1457a2910 .arith/sum 17, L_0x1457a26d0, L_0x1457a27f0;
S_0x1457647e0 .scope module, "s11" "sub_N" 3 238, 3 194 0, S_0x1457637a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x1457649b0 .param/l "N" 0 3 195, +C4<00000000000000000000000000010000>;
L_0x148078d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145764ff0_0 .net/2u *"_ivl_0", 0 0, L_0x148078d90;  1 drivers
L_0x148078dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1457650b0_0 .net/2u *"_ivl_4", 0 0, L_0x148078dd8;  1 drivers
v0x145765150_0 .net "a", 15 0, L_0x14578fd10;  alias, 1 drivers
v0x145765220_0 .net "ain", 16 0, L_0x1457a2a10;  1 drivers
v0x1457652d0_0 .net "b", 15 0, L_0x1457a2620;  alias, 1 drivers
v0x1457653e0_0 .net "bin", 16 0, L_0x1457a2af0;  1 drivers
v0x145765470_0 .net "c", 16 0, L_0x1457a2c10;  alias, 1 drivers
L_0x1457a2a10 .concat [ 16 1 0 0], L_0x14578fd10, L_0x148078d90;
L_0x1457a2af0 .concat [ 16 1 0 0], L_0x1457a2620, L_0x148078dd8;
S_0x145764b20 .scope module, "s1" "sub_N_in" 3 200, 3 214 0, S_0x1457647e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x145764ce0 .param/l "N" 0 3 215, +C4<00000000000000000000000000010000>;
v0x145764df0_0 .net "a", 16 0, L_0x1457a2a10;  alias, 1 drivers
v0x145764eb0_0 .net "b", 16 0, L_0x1457a2af0;  alias, 1 drivers
v0x145764f50_0 .net "c", 16 0, L_0x1457a2c10;  alias, 1 drivers
L_0x1457a2c10 .arith/sub 17, L_0x1457a2a10, L_0x1457a2af0;
S_0x1457659f0 .scope module, "uut_add_ulp" "add_N" 3 143, 3 204 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x145765bb0 .param/l "N" 0 3 205, +C4<00000000000000000000000000010000>;
L_0x1480794e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145766200_0 .net/2u *"_ivl_0", 0 0, L_0x1480794e0;  1 drivers
L_0x148079528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1457662c0_0 .net/2u *"_ivl_4", 0 0, L_0x148079528;  1 drivers
v0x145766360_0 .net "a", 15 0, L_0x1457ac890;  1 drivers
v0x145766410_0 .net "ain", 16 0, L_0x1457abc20;  1 drivers
v0x1457664d0_0 .net "b", 15 0, L_0x1457ac1c0;  alias, 1 drivers
v0x1457665b0_0 .net "bin", 16 0, L_0x1457abd40;  1 drivers
v0x145766650_0 .net "c", 16 0, L_0x1457ac790;  alias, 1 drivers
L_0x1457abc20 .concat [ 16 1 0 0], L_0x1457ac890, L_0x1480794e0;
L_0x1457abd40 .concat [ 16 1 0 0], L_0x1457ac1c0, L_0x148079528;
S_0x145765d20 .scope module, "a1" "add_N_in" 3 210, 3 222 0, S_0x1457659f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x145765ef0 .param/l "N" 0 3 223, +C4<00000000000000000000000000010000>;
v0x145766000_0 .net "a", 16 0, L_0x1457abc20;  alias, 1 drivers
v0x1457660c0_0 .net "b", 16 0, L_0x1457abd40;  alias, 1 drivers
v0x145766160_0 .net "c", 16 0, L_0x1457ac790;  alias, 1 drivers
L_0x1457ac790 .arith/sum 17, L_0x1457abc20, L_0x1457abd40;
S_0x145766740 .scope module, "uut_de1" "data_extract_v1" 3 42, 3 155 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 1 "exp";
    .port_info 4 /OUTPUT 15 "mant";
P_0x145766900 .param/l "Bs" 0 3 166, C4<00000000000000000000000000000100>;
P_0x145766940 .param/l "N" 0 3 165, +C4<00000000000000000000000000010000>;
P_0x145766980 .param/l "es" 0 3 167, +C4<00000000000000000000000000000001>;
L_0x145791e00 .functor BUFZ 16, L_0x145791a30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x145791f90 .functor NOT 16, L_0x145791e00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1480782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x145796d70 .functor XOR 1, L_0x145791e70, L_0x1480782e0, C4<0>, C4<0>;
v0x1457766f0_0 .net/2u *"_ivl_10", 0 0, L_0x1480782e0;  1 drivers
v0x1457767a0_0 .net *"_ivl_12", 0 0, L_0x145796d70;  1 drivers
L_0x148078328 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x145776850_0 .net/2u *"_ivl_16", 3 0, L_0x148078328;  1 drivers
v0x145776910_0 .net *"_ivl_18", 3 0, L_0x145796fc0;  1 drivers
v0x1457769c0_0 .net *"_ivl_23", 13 0, L_0x1457982c0;  1 drivers
L_0x148078490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145776ab0_0 .net/2u *"_ivl_24", 1 0, L_0x148078490;  1 drivers
v0x145776b60_0 .net *"_ivl_4", 15 0, L_0x145791f90;  1 drivers
v0x145776c10_0 .net *"_ivl_9", 14 0, L_0x145796cd0;  1 drivers
v0x145776cc0_0 .net "exp", 0 0, L_0x145798580;  alias, 1 drivers
v0x145776dd0_0 .net "in", 15 0, L_0x145791a30;  alias, 1 drivers
v0x145776e80_0 .net "k", 3 0, L_0x145796b30;  1 drivers
v0x145776f20_0 .net "mant", 14 0, L_0x145798670;  alias, 1 drivers
v0x145776fd0_0 .net "rc", 0 0, L_0x145791e70;  alias, 1 drivers
v0x145777070_0 .net "regime", 3 0, L_0x1457970c0;  alias, 1 drivers
v0x145777120_0 .net "xin", 15 0, L_0x145791e00;  1 drivers
v0x1457771d0_0 .net "xin_r", 15 0, L_0x145792000;  1 drivers
v0x145777280_0 .net "xin_tmp", 15 0, L_0x1457981d0;  1 drivers
L_0x145791e70 .part L_0x145791e00, 14, 1;
L_0x145792000 .functor MUXZ 16, L_0x145791e00, L_0x145791f90, L_0x145791e70, C4<>;
L_0x145796cd0 .part L_0x145792000, 0, 15;
L_0x145796e60 .concat [ 1 15 0 0], L_0x145796d70, L_0x145796cd0;
L_0x145796fc0 .arith/sub 4, L_0x145796b30, L_0x148078328;
L_0x1457970c0 .functor MUXZ 4, L_0x145796b30, L_0x145796fc0, L_0x145791e70, C4<>;
L_0x1457982c0 .part L_0x145791e00, 0, 14;
L_0x1457984a0 .concat [ 2 14 0 0], L_0x148078490, L_0x1457982c0;
L_0x145798580 .part L_0x1457981d0, 15, 1;
L_0x145798670 .part L_0x1457981d0, 0, 15;
S_0x145766b70 .scope function.vec4.s32, "log2" "log2" 3 156, 3 156 0, S_0x145766740;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145766b70
v0x145766e00_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.log2 ;
    %load/vec4 v0x145766e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145766e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.36 ;
    %load/vec4 v0x145766e00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.37, 5;
    %load/vec4 v0x145766e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145766e00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.36;
T_18.37 ;
    %end;
S_0x145766eb0 .scope module, "ls" "DSR_left_N_S" 3 186, 3 285 0, S_0x145766740;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x145767080 .param/l "N" 0 3 286, +C4<00000000000000000000000000010000>;
P_0x1457670c0 .param/l "S" 0 3 287, C4<00000000000000000000000000000100>;
L_0x1457981d0 .functor BUFZ 16, L_0x145797c80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x148078448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145768200_0 .net *"_ivl_10", 0 0, L_0x148078448;  1 drivers
v0x1457682c0_0 .net *"_ivl_5", 0 0, L_0x145797da0;  1 drivers
v0x145768370_0 .net *"_ivl_6", 15 0, L_0x145797f10;  1 drivers
v0x145768430_0 .net *"_ivl_8", 14 0, L_0x145797e40;  1 drivers
v0x1457684e0_0 .net "a", 15 0, L_0x1457984a0;  1 drivers
v0x1457685d0_0 .net "b", 3 0, L_0x145796b30;  alias, 1 drivers
v0x145768680_0 .net "c", 15 0, L_0x1457981d0;  alias, 1 drivers
v0x145768730 .array "tmp", 0 3;
v0x145768730_0 .net v0x145768730 0, 15 0, L_0x145798030; 1 drivers
v0x145768730_1 .net v0x145768730 1, 15 0, L_0x145797440; 1 drivers
v0x145768730_2 .net v0x145768730 2, 15 0, L_0x1457978c0; 1 drivers
v0x145768730_3 .net v0x145768730 3, 15 0, L_0x145797c80; 1 drivers
L_0x1457971e0 .part L_0x145796b30, 1, 1;
L_0x1457975a0 .part L_0x145796b30, 2, 1;
L_0x1457979e0 .part L_0x145796b30, 3, 1;
L_0x145797da0 .part L_0x145796b30, 0, 1;
L_0x145797e40 .part L_0x1457984a0, 0, 15;
L_0x145797f10 .concat [ 1 15 0 0], L_0x148078448, L_0x145797e40;
L_0x145798030 .functor MUXZ 16, L_0x1457984a0, L_0x145797f10, L_0x145797da0, C4<>;
S_0x1457672b0 .scope generate, "loop_blk[1]" "loop_blk[1]" 3 296, 3 296 0, S_0x145766eb0;
 .timescale -9 -12;
P_0x145767480 .param/l "i" 1 3 296, +C4<01>;
v0x145767520_0 .net *"_ivl_1", 0 0, L_0x1457971e0;  1 drivers
v0x1457675b0_0 .net *"_ivl_3", 15 0, L_0x145797320;  1 drivers
v0x145767640_0 .net *"_ivl_5", 13 0, L_0x145797280;  1 drivers
L_0x148078370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1457676d0_0 .net *"_ivl_7", 1 0, L_0x148078370;  1 drivers
L_0x145797280 .part L_0x145798030, 0, 14;
L_0x145797320 .concat [ 2 14 0 0], L_0x148078370, L_0x145797280;
L_0x145797440 .functor MUXZ 16, L_0x145798030, L_0x145797320, L_0x1457971e0, C4<>;
S_0x145767770 .scope generate, "loop_blk[2]" "loop_blk[2]" 3 296, 3 296 0, S_0x145766eb0;
 .timescale -9 -12;
P_0x145767950 .param/l "i" 1 3 296, +C4<010>;
v0x1457679e0_0 .net *"_ivl_1", 0 0, L_0x1457975a0;  1 drivers
v0x145767a90_0 .net *"_ivl_3", 15 0, L_0x1457977e0;  1 drivers
v0x145767b40_0 .net *"_ivl_5", 11 0, L_0x145797740;  1 drivers
L_0x1480783b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x145767c00_0 .net *"_ivl_7", 3 0, L_0x1480783b8;  1 drivers
L_0x145797740 .part L_0x145797440, 0, 12;
L_0x1457977e0 .concat [ 4 12 0 0], L_0x1480783b8, L_0x145797740;
L_0x1457978c0 .functor MUXZ 16, L_0x145797440, L_0x1457977e0, L_0x1457975a0, C4<>;
S_0x145767cb0 .scope generate, "loop_blk[3]" "loop_blk[3]" 3 296, 3 296 0, S_0x145766eb0;
 .timescale -9 -12;
P_0x145767ea0 .param/l "i" 1 3 296, +C4<011>;
v0x145767f30_0 .net *"_ivl_1", 0 0, L_0x1457979e0;  1 drivers
v0x145767fe0_0 .net *"_ivl_3", 15 0, L_0x145797b60;  1 drivers
v0x145768090_0 .net *"_ivl_5", 7 0, L_0x145797a80;  1 drivers
L_0x148078400 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x145768150_0 .net *"_ivl_7", 7 0, L_0x148078400;  1 drivers
L_0x145797a80 .part L_0x1457978c0, 0, 8;
L_0x145797b60 .concat [ 8 8 0 0], L_0x148078400, L_0x145797a80;
L_0x145797c80 .functor MUXZ 16, L_0x1457978c0, L_0x145797b60, L_0x1457979e0, C4<>;
S_0x145768860 .scope module, "xinst_k" "LOD_N" 3 181, 3 327 0, S_0x145766740;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x145768a20 .param/l "N" 0 3 338, +C4<00000000000000000000000000010000>;
P_0x145768a60 .param/l "S" 0 3 339, C4<00000000000000000000000000000100>;
v0x145776490_0 .net "in", 15 0, L_0x145796e60;  1 drivers
v0x145776560_0 .net "out", 3 0, L_0x145796b30;  alias, 1 drivers
v0x145776630_0 .net "vld", 0 0, L_0x145796880;  1 drivers
S_0x145768c10 .scope module, "l1" "LOD" 3 344, 3 348 0, S_0x145768860;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145768ae0 .param/l "N" 0 3 360, +C4<00000000000000000000000000010000>;
P_0x145768b20 .param/l "S" 0 3 361, C4<00000000000000000000000000000100>;
v0x145775f10_0 .net "in", 15 0, L_0x145796e60;  alias, 1 drivers
v0x145775fd0_0 .net "out", 3 0, L_0x145796b30;  alias, 1 drivers
v0x145776090_0 .net "vld", 0 0, L_0x145796880;  alias, 1 drivers
L_0x145794410 .part L_0x145796e60, 0, 8;
L_0x1457967e0 .part L_0x145796e60, 8, 8;
S_0x145768f90 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x145768c10;
 .timescale -9 -12;
L_0x145796880 .functor OR 1, L_0x145794000, L_0x145796390, C4<0>, C4<0>;
L_0x148078298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145775710_0 .net/2u *"_ivl_4", 0 0, L_0x148078298;  1 drivers
v0x1457757d0_0 .net *"_ivl_6", 3 0, L_0x145796930;  1 drivers
v0x145775870_0 .net *"_ivl_8", 3 0, L_0x145796a10;  1 drivers
v0x145775920_0 .net "out_h", 2 0, L_0x145796680;  1 drivers
v0x1457759e0_0 .net "out_l", 2 0, L_0x1457942b0;  1 drivers
v0x145775ab0_0 .net "out_vh", 0 0, L_0x145796390;  1 drivers
v0x145775b60_0 .net "out_vl", 0 0, L_0x145794000;  1 drivers
L_0x145796930 .concat [ 3 1 0 0], L_0x145796680, L_0x148078298;
L_0x145796a10 .concat [ 3 1 0 0], L_0x1457942b0, L_0x145794000;
L_0x145796b30 .functor MUXZ 4, L_0x145796a10, L_0x145796930, L_0x145796390, C4<>;
S_0x145769160 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x145768f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145768e20 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x145768e60 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x14576f1a0_0 .net "in", 7 0, L_0x1457967e0;  1 drivers
v0x14576f260_0 .net "out", 2 0, L_0x145796680;  alias, 1 drivers
v0x14576f310_0 .net "vld", 0 0, L_0x145796390;  alias, 1 drivers
L_0x145795380 .part L_0x1457967e0, 0, 4;
L_0x1457962b0 .part L_0x1457967e0, 4, 4;
S_0x1457694e0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x145769160;
 .timescale -9 -12;
L_0x145796390 .functor OR 1, L_0x145794f70, L_0x145795ea0, C4<0>, C4<0>;
L_0x148078250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14576e9a0_0 .net/2u *"_ivl_4", 0 0, L_0x148078250;  1 drivers
v0x14576ea60_0 .net *"_ivl_6", 2 0, L_0x1457964c0;  1 drivers
v0x14576eb00_0 .net *"_ivl_8", 2 0, L_0x145796560;  1 drivers
v0x14576ebb0_0 .net "out_h", 1 0, L_0x145796150;  1 drivers
v0x14576ec70_0 .net "out_l", 1 0, L_0x145795220;  1 drivers
v0x14576ed40_0 .net "out_vh", 0 0, L_0x145795ea0;  1 drivers
v0x14576edf0_0 .net "out_vl", 0 0, L_0x145794f70;  1 drivers
L_0x1457964c0 .concat [ 2 1 0 0], L_0x145796150, L_0x148078250;
L_0x145796560 .concat [ 2 1 0 0], L_0x145795220, L_0x145794f70;
L_0x145796680 .functor MUXZ 3, L_0x145796560, L_0x1457964c0, L_0x145795ea0, C4<>;
S_0x1457696b0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x1457694e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145769370 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x1457693b0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x14576bd90_0 .net "in", 3 0, L_0x1457962b0;  1 drivers
v0x14576be50_0 .net "out", 1 0, L_0x145796150;  alias, 1 drivers
v0x14576bf00_0 .net "vld", 0 0, L_0x145795ea0;  alias, 1 drivers
L_0x145795860 .part L_0x1457962b0, 0, 2;
L_0x145795d80 .part L_0x1457962b0, 2, 2;
S_0x145769a30 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x1457696b0;
 .timescale -9 -12;
L_0x145795ea0 .functor OR 1, L_0x145795420, L_0x145795980, C4<0>, C4<0>;
L_0x148078208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14576b590_0 .net/2u *"_ivl_4", 0 0, L_0x148078208;  1 drivers
v0x14576b650_0 .net *"_ivl_6", 1 0, L_0x145795f50;  1 drivers
v0x14576b6f0_0 .net *"_ivl_8", 1 0, L_0x145796030;  1 drivers
v0x14576b7a0_0 .net "out_h", 0 0, L_0x145795c50;  1 drivers
v0x14576b860_0 .net "out_l", 0 0, L_0x145795730;  1 drivers
v0x14576b930_0 .net "out_vh", 0 0, L_0x145795980;  1 drivers
v0x14576b9e0_0 .net "out_vl", 0 0, L_0x145795420;  1 drivers
L_0x145795f50 .concat [ 1 1 0 0], L_0x145795c50, L_0x148078208;
L_0x145796030 .concat [ 1 1 0 0], L_0x145795730, L_0x145795420;
L_0x145796150 .functor MUXZ 2, L_0x145796030, L_0x145795f50, L_0x145795980, C4<>;
S_0x145769c00 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x145769a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1457698c0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x145769900 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x14576a630_0 .net "in", 1 0, L_0x145795d80;  1 drivers
v0x14576a6f0_0 .net "out", 0 0, L_0x145795c50;  alias, 1 drivers
v0x14576a7a0_0 .net "vld", 0 0, L_0x145795980;  alias, 1 drivers
L_0x145795a20 .part L_0x145795d80, 1, 1;
L_0x145795bb0 .part L_0x145795d80, 0, 1;
S_0x145769f80 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145769c00;
 .timescale -9 -12;
L_0x145795b00 .functor NOT 1, L_0x145795a20, C4<0>, C4<0>, C4<0>;
L_0x145795c50 .functor AND 1, L_0x145795b00, L_0x145795bb0, C4<1>, C4<1>;
v0x14576a150_0 .net *"_ivl_2", 0 0, L_0x145795a20;  1 drivers
v0x14576a210_0 .net *"_ivl_3", 0 0, L_0x145795b00;  1 drivers
v0x14576a2b0_0 .net *"_ivl_5", 0 0, L_0x145795bb0;  1 drivers
L_0x145795980 .reduce/or L_0x145795d80;
S_0x14576a340 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145769c00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14576a340
v0x14576a590_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14576a590_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14576a590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.38 ;
    %load/vec4 v0x14576a590_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.39, 5;
    %load/vec4 v0x14576a590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14576a590_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.38;
T_19.39 ;
    %end;
S_0x14576a8a0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x145769a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14576aa70 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14576aab0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x14576b320_0 .net "in", 1 0, L_0x145795860;  1 drivers
v0x14576b3e0_0 .net "out", 0 0, L_0x145795730;  alias, 1 drivers
v0x14576b490_0 .net "vld", 0 0, L_0x145795420;  alias, 1 drivers
L_0x145795500 .part L_0x145795860, 1, 1;
L_0x145795690 .part L_0x145795860, 0, 1;
S_0x14576ac80 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x14576a8a0;
 .timescale -9 -12;
L_0x1457955e0 .functor NOT 1, L_0x145795500, C4<0>, C4<0>, C4<0>;
L_0x145795730 .functor AND 1, L_0x1457955e0, L_0x145795690, C4<1>, C4<1>;
v0x14576ae40_0 .net *"_ivl_2", 0 0, L_0x145795500;  1 drivers
v0x14576af00_0 .net *"_ivl_3", 0 0, L_0x1457955e0;  1 drivers
v0x14576afa0_0 .net *"_ivl_5", 0 0, L_0x145795690;  1 drivers
L_0x145795420 .reduce/or L_0x145795860;
S_0x14576b030 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14576a8a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14576b030
v0x14576b280_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14576b280_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14576b280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.40 ;
    %load/vec4 v0x14576b280_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.41, 5;
    %load/vec4 v0x14576b280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14576b280_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.40;
T_20.41 ;
    %end;
S_0x14576ba90 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x1457696b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14576ba90
v0x14576bce0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14576bce0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14576bce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.42 ;
    %load/vec4 v0x14576bce0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.43, 5;
    %load/vec4 v0x14576bce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14576bce0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.42;
T_21.43 ;
    %end;
S_0x14576c000 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x1457694e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14576c1d0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x14576c210 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x14576e730_0 .net "in", 3 0, L_0x145795380;  1 drivers
v0x14576e7f0_0 .net "out", 1 0, L_0x145795220;  alias, 1 drivers
v0x14576e8a0_0 .net "vld", 0 0, L_0x145794f70;  alias, 1 drivers
L_0x145794930 .part L_0x145795380, 0, 2;
L_0x145794e50 .part L_0x145795380, 2, 2;
S_0x14576c3e0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x14576c000;
 .timescale -9 -12;
L_0x145794f70 .functor OR 1, L_0x1457944f0, L_0x145794a50, C4<0>, C4<0>;
L_0x1480781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14576df30_0 .net/2u *"_ivl_4", 0 0, L_0x1480781c0;  1 drivers
v0x14576dff0_0 .net *"_ivl_6", 1 0, L_0x145795020;  1 drivers
v0x14576e090_0 .net *"_ivl_8", 1 0, L_0x145795100;  1 drivers
v0x14576e140_0 .net "out_h", 0 0, L_0x145794d20;  1 drivers
v0x14576e200_0 .net "out_l", 0 0, L_0x145794800;  1 drivers
v0x14576e2d0_0 .net "out_vh", 0 0, L_0x145794a50;  1 drivers
v0x14576e380_0 .net "out_vl", 0 0, L_0x1457944f0;  1 drivers
L_0x145795020 .concat [ 1 1 0 0], L_0x145794d20, L_0x1480781c0;
L_0x145795100 .concat [ 1 1 0 0], L_0x145794800, L_0x1457944f0;
L_0x145795220 .functor MUXZ 2, L_0x145795100, L_0x145795020, L_0x145794a50, C4<>;
S_0x14576c5a0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x14576c3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14576c290 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14576c2d0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x14576cfd0_0 .net "in", 1 0, L_0x145794e50;  1 drivers
v0x14576d090_0 .net "out", 0 0, L_0x145794d20;  alias, 1 drivers
v0x14576d140_0 .net "vld", 0 0, L_0x145794a50;  alias, 1 drivers
L_0x145794af0 .part L_0x145794e50, 1, 1;
L_0x145794c80 .part L_0x145794e50, 0, 1;
S_0x14576c920 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x14576c5a0;
 .timescale -9 -12;
L_0x145794bd0 .functor NOT 1, L_0x145794af0, C4<0>, C4<0>, C4<0>;
L_0x145794d20 .functor AND 1, L_0x145794bd0, L_0x145794c80, C4<1>, C4<1>;
v0x14576caf0_0 .net *"_ivl_2", 0 0, L_0x145794af0;  1 drivers
v0x14576cbb0_0 .net *"_ivl_3", 0 0, L_0x145794bd0;  1 drivers
v0x14576cc50_0 .net *"_ivl_5", 0 0, L_0x145794c80;  1 drivers
L_0x145794a50 .reduce/or L_0x145794e50;
S_0x14576cce0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14576c5a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14576cce0
v0x14576cf30_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14576cf30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14576cf30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.44 ;
    %load/vec4 v0x14576cf30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.45, 5;
    %load/vec4 v0x14576cf30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14576cf30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.44;
T_22.45 ;
    %end;
S_0x14576d240 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x14576c3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14576d410 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14576d450 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x14576dcc0_0 .net "in", 1 0, L_0x145794930;  1 drivers
v0x14576dd80_0 .net "out", 0 0, L_0x145794800;  alias, 1 drivers
v0x14576de30_0 .net "vld", 0 0, L_0x1457944f0;  alias, 1 drivers
L_0x1457945d0 .part L_0x145794930, 1, 1;
L_0x145794760 .part L_0x145794930, 0, 1;
S_0x14576d620 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x14576d240;
 .timescale -9 -12;
L_0x1457946b0 .functor NOT 1, L_0x1457945d0, C4<0>, C4<0>, C4<0>;
L_0x145794800 .functor AND 1, L_0x1457946b0, L_0x145794760, C4<1>, C4<1>;
v0x14576d7e0_0 .net *"_ivl_2", 0 0, L_0x1457945d0;  1 drivers
v0x14576d8a0_0 .net *"_ivl_3", 0 0, L_0x1457946b0;  1 drivers
v0x14576d940_0 .net *"_ivl_5", 0 0, L_0x145794760;  1 drivers
L_0x1457944f0 .reduce/or L_0x145794930;
S_0x14576d9d0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14576d240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14576d9d0
v0x14576dc20_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14576dc20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14576dc20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.46 ;
    %load/vec4 v0x14576dc20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.47, 5;
    %load/vec4 v0x14576dc20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14576dc20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.46;
T_23.47 ;
    %end;
S_0x14576e430 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14576c000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14576e430
v0x14576e680_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14576e680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14576e680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.48 ;
    %load/vec4 v0x14576e680_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.49, 5;
    %load/vec4 v0x14576e680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14576e680_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.48;
T_24.49 ;
    %end;
S_0x14576eea0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145769160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14576eea0
v0x14576f0f0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x14576f0f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14576f0f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.50 ;
    %load/vec4 v0x14576f0f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.51, 5;
    %load/vec4 v0x14576f0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14576f0f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.50;
T_25.51 ;
    %end;
S_0x14576f410 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x145768f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14576f5e0 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x14576f620 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x1457754a0_0 .net "in", 7 0, L_0x145794410;  1 drivers
v0x145775560_0 .net "out", 2 0, L_0x1457942b0;  alias, 1 drivers
v0x145775610_0 .net "vld", 0 0, L_0x145794000;  alias, 1 drivers
L_0x145792fb0 .part L_0x145794410, 0, 4;
L_0x145793f20 .part L_0x145794410, 4, 4;
S_0x14576f7f0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x14576f410;
 .timescale -9 -12;
L_0x145794000 .functor OR 1, L_0x145792ba0, L_0x145793ad0, C4<0>, C4<0>;
L_0x148078178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145774ca0_0 .net/2u *"_ivl_4", 0 0, L_0x148078178;  1 drivers
v0x145774d60_0 .net *"_ivl_6", 2 0, L_0x1457940b0;  1 drivers
v0x145774e00_0 .net *"_ivl_8", 2 0, L_0x145794190;  1 drivers
v0x145774eb0_0 .net "out_h", 1 0, L_0x145793dc0;  1 drivers
v0x145774f70_0 .net "out_l", 1 0, L_0x145792e50;  1 drivers
v0x145775040_0 .net "out_vh", 0 0, L_0x145793ad0;  1 drivers
v0x1457750f0_0 .net "out_vl", 0 0, L_0x145792ba0;  1 drivers
L_0x1457940b0 .concat [ 2 1 0 0], L_0x145793dc0, L_0x148078178;
L_0x145794190 .concat [ 2 1 0 0], L_0x145792e50, L_0x145792ba0;
L_0x1457942b0 .functor MUXZ 3, L_0x145794190, L_0x1457940b0, L_0x145793ad0, C4<>;
S_0x14576f9b0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x14576f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14576f6a0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x14576f6e0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x145772090_0 .net "in", 3 0, L_0x145793f20;  1 drivers
v0x145772150_0 .net "out", 1 0, L_0x145793dc0;  alias, 1 drivers
v0x145772200_0 .net "vld", 0 0, L_0x145793ad0;  alias, 1 drivers
L_0x145793490 .part L_0x145793f20, 0, 2;
L_0x1457939b0 .part L_0x145793f20, 2, 2;
S_0x14576fd30 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x14576f9b0;
 .timescale -9 -12;
L_0x145793ad0 .functor OR 1, L_0x145793050, L_0x1457935b0, C4<0>, C4<0>;
L_0x148078130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145771890_0 .net/2u *"_ivl_4", 0 0, L_0x148078130;  1 drivers
v0x145771950_0 .net *"_ivl_6", 1 0, L_0x145793bc0;  1 drivers
v0x1457719f0_0 .net *"_ivl_8", 1 0, L_0x145793ca0;  1 drivers
v0x145771aa0_0 .net "out_h", 0 0, L_0x145793880;  1 drivers
v0x145771b60_0 .net "out_l", 0 0, L_0x145793360;  1 drivers
v0x145771c30_0 .net "out_vh", 0 0, L_0x1457935b0;  1 drivers
v0x145771ce0_0 .net "out_vl", 0 0, L_0x145793050;  1 drivers
L_0x145793bc0 .concat [ 1 1 0 0], L_0x145793880, L_0x148078130;
L_0x145793ca0 .concat [ 1 1 0 0], L_0x145793360, L_0x145793050;
L_0x145793dc0 .functor MUXZ 2, L_0x145793ca0, L_0x145793bc0, L_0x1457935b0, C4<>;
S_0x14576ff00 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x14576fd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14576fbc0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14576fc00 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x145770930_0 .net "in", 1 0, L_0x1457939b0;  1 drivers
v0x1457709f0_0 .net "out", 0 0, L_0x145793880;  alias, 1 drivers
v0x145770aa0_0 .net "vld", 0 0, L_0x1457935b0;  alias, 1 drivers
L_0x145793650 .part L_0x1457939b0, 1, 1;
L_0x1457937e0 .part L_0x1457939b0, 0, 1;
S_0x145770280 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x14576ff00;
 .timescale -9 -12;
L_0x145793730 .functor NOT 1, L_0x145793650, C4<0>, C4<0>, C4<0>;
L_0x145793880 .functor AND 1, L_0x145793730, L_0x1457937e0, C4<1>, C4<1>;
v0x145770450_0 .net *"_ivl_2", 0 0, L_0x145793650;  1 drivers
v0x145770510_0 .net *"_ivl_3", 0 0, L_0x145793730;  1 drivers
v0x1457705b0_0 .net *"_ivl_5", 0 0, L_0x1457937e0;  1 drivers
L_0x1457935b0 .reduce/or L_0x1457939b0;
S_0x145770640 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14576ff00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145770640
v0x145770890_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x145770890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145770890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.52 ;
    %load/vec4 v0x145770890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.53, 5;
    %load/vec4 v0x145770890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145770890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.52;
T_26.53 ;
    %end;
S_0x145770ba0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x14576fd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145770d70 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x145770db0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x145771620_0 .net "in", 1 0, L_0x145793490;  1 drivers
v0x1457716e0_0 .net "out", 0 0, L_0x145793360;  alias, 1 drivers
v0x145771790_0 .net "vld", 0 0, L_0x145793050;  alias, 1 drivers
L_0x145793130 .part L_0x145793490, 1, 1;
L_0x1457932c0 .part L_0x145793490, 0, 1;
S_0x145770f80 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145770ba0;
 .timescale -9 -12;
L_0x145793210 .functor NOT 1, L_0x145793130, C4<0>, C4<0>, C4<0>;
L_0x145793360 .functor AND 1, L_0x145793210, L_0x1457932c0, C4<1>, C4<1>;
v0x145771140_0 .net *"_ivl_2", 0 0, L_0x145793130;  1 drivers
v0x145771200_0 .net *"_ivl_3", 0 0, L_0x145793210;  1 drivers
v0x1457712a0_0 .net *"_ivl_5", 0 0, L_0x1457932c0;  1 drivers
L_0x145793050 .reduce/or L_0x145793490;
S_0x145771330 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145770ba0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145771330
v0x145771580_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x145771580_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145771580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.54 ;
    %load/vec4 v0x145771580_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.55, 5;
    %load/vec4 v0x145771580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145771580_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.54;
T_27.55 ;
    %end;
S_0x145771d90 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14576f9b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145771d90
v0x145771fe0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x145771fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145771fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.56 ;
    %load/vec4 v0x145771fe0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.57, 5;
    %load/vec4 v0x145771fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145771fe0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.56;
T_28.57 ;
    %end;
S_0x145772300 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x14576f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1457724d0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x145772510 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x145774a30_0 .net "in", 3 0, L_0x145792fb0;  1 drivers
v0x145774af0_0 .net "out", 1 0, L_0x145792e50;  alias, 1 drivers
v0x145774ba0_0 .net "vld", 0 0, L_0x145792ba0;  alias, 1 drivers
L_0x145792560 .part L_0x145792fb0, 0, 2;
L_0x145792a80 .part L_0x145792fb0, 2, 2;
S_0x1457726e0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x145772300;
 .timescale -9 -12;
L_0x145792ba0 .functor OR 1, L_0x145792120, L_0x145792680, C4<0>, C4<0>;
L_0x1480780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145774230_0 .net/2u *"_ivl_4", 0 0, L_0x1480780e8;  1 drivers
v0x1457742f0_0 .net *"_ivl_6", 1 0, L_0x145792c50;  1 drivers
v0x145774390_0 .net *"_ivl_8", 1 0, L_0x145792d30;  1 drivers
v0x145774440_0 .net "out_h", 0 0, L_0x145792950;  1 drivers
v0x145774500_0 .net "out_l", 0 0, L_0x145792430;  1 drivers
v0x1457745d0_0 .net "out_vh", 0 0, L_0x145792680;  1 drivers
v0x145774680_0 .net "out_vl", 0 0, L_0x145792120;  1 drivers
L_0x145792c50 .concat [ 1 1 0 0], L_0x145792950, L_0x1480780e8;
L_0x145792d30 .concat [ 1 1 0 0], L_0x145792430, L_0x145792120;
L_0x145792e50 .functor MUXZ 2, L_0x145792d30, L_0x145792c50, L_0x145792680, C4<>;
S_0x1457728a0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x1457726e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145772590 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x1457725d0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x1457732d0_0 .net "in", 1 0, L_0x145792a80;  1 drivers
v0x145773390_0 .net "out", 0 0, L_0x145792950;  alias, 1 drivers
v0x145773440_0 .net "vld", 0 0, L_0x145792680;  alias, 1 drivers
L_0x145792720 .part L_0x145792a80, 1, 1;
L_0x1457928b0 .part L_0x145792a80, 0, 1;
S_0x145772c20 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x1457728a0;
 .timescale -9 -12;
L_0x145792800 .functor NOT 1, L_0x145792720, C4<0>, C4<0>, C4<0>;
L_0x145792950 .functor AND 1, L_0x145792800, L_0x1457928b0, C4<1>, C4<1>;
v0x145772df0_0 .net *"_ivl_2", 0 0, L_0x145792720;  1 drivers
v0x145772eb0_0 .net *"_ivl_3", 0 0, L_0x145792800;  1 drivers
v0x145772f50_0 .net *"_ivl_5", 0 0, L_0x1457928b0;  1 drivers
L_0x145792680 .reduce/or L_0x145792a80;
S_0x145772fe0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x1457728a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145772fe0
v0x145773230_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x145773230_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145773230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.58 ;
    %load/vec4 v0x145773230_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.59, 5;
    %load/vec4 v0x145773230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145773230_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.58;
T_29.59 ;
    %end;
S_0x145773540 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x1457726e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145773710 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x145773750 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x145773fc0_0 .net "in", 1 0, L_0x145792560;  1 drivers
v0x145774080_0 .net "out", 0 0, L_0x145792430;  alias, 1 drivers
v0x145774130_0 .net "vld", 0 0, L_0x145792120;  alias, 1 drivers
L_0x145792200 .part L_0x145792560, 1, 1;
L_0x145792390 .part L_0x145792560, 0, 1;
S_0x145773920 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145773540;
 .timescale -9 -12;
L_0x1457922e0 .functor NOT 1, L_0x145792200, C4<0>, C4<0>, C4<0>;
L_0x145792430 .functor AND 1, L_0x1457922e0, L_0x145792390, C4<1>, C4<1>;
v0x145773ae0_0 .net *"_ivl_2", 0 0, L_0x145792200;  1 drivers
v0x145773ba0_0 .net *"_ivl_3", 0 0, L_0x1457922e0;  1 drivers
v0x145773c40_0 .net *"_ivl_5", 0 0, L_0x145792390;  1 drivers
L_0x145792120 .reduce/or L_0x145792560;
S_0x145773cd0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145773540;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145773cd0
v0x145773f20_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x145773f20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145773f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.60 ;
    %load/vec4 v0x145773f20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.61, 5;
    %load/vec4 v0x145773f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145773f20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.60;
T_30.61 ;
    %end;
S_0x145774730 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145772300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145774730
v0x145774980_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x145774980_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145774980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.62 ;
    %load/vec4 v0x145774980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.63, 5;
    %load/vec4 v0x145774980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145774980_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.62;
T_31.63 ;
    %end;
S_0x1457751a0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14576f410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1457751a0
v0x1457753f0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x1457753f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1457753f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.64 ;
    %load/vec4 v0x1457753f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.65, 5;
    %load/vec4 v0x1457753f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1457753f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.64;
T_32.65 ;
    %end;
S_0x145775c10 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145768c10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145775c10
v0x145775e60_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x145775e60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145775e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.66 ;
    %load/vec4 v0x145775e60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.67, 5;
    %load/vec4 v0x145775e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145775e60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.66;
T_33.67 ;
    %end;
S_0x145776180 .scope function.vec4.s32, "log2" "log2" 3 329, 3 329 0, S_0x145768860;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145776180
v0x1457763e0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x1457763e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1457763e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.68 ;
    %load/vec4 v0x1457763e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.69, 5;
    %load/vec4 v0x1457763e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1457763e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.68;
T_34.69 ;
    %end;
S_0x145777410 .scope module, "uut_de2" "data_extract_v1" 3 43, 3 155 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 1 "exp";
    .port_info 4 /OUTPUT 15 "mant";
P_0x1457775d0 .param/l "Bs" 0 3 166, C4<00000000000000000000000000000100>;
P_0x145777610 .param/l "N" 0 3 165, +C4<00000000000000000000000000010000>;
P_0x145777650 .param/l "es" 0 3 167, +C4<00000000000000000000000000000001>;
L_0x145798790 .functor BUFZ 16, L_0x145791c90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1457988e0 .functor NOT 16, L_0x145798790, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1480786d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14579d640 .functor XOR 1, L_0x145798800, L_0x1480786d0, C4<0>, C4<0>;
v0x145787390_0 .net/2u *"_ivl_10", 0 0, L_0x1480786d0;  1 drivers
v0x145787440_0 .net *"_ivl_12", 0 0, L_0x14579d640;  1 drivers
L_0x148078718 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1457874f0_0 .net/2u *"_ivl_16", 3 0, L_0x148078718;  1 drivers
v0x1457875b0_0 .net *"_ivl_18", 3 0, L_0x14579d890;  1 drivers
v0x145787660_0 .net *"_ivl_23", 13 0, L_0x14579ebd0;  1 drivers
L_0x148078880 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145787750_0 .net/2u *"_ivl_24", 1 0, L_0x148078880;  1 drivers
v0x145787800_0 .net *"_ivl_4", 15 0, L_0x1457988e0;  1 drivers
v0x1457878b0_0 .net *"_ivl_9", 14 0, L_0x14579d5a0;  1 drivers
v0x145787960_0 .net "exp", 0 0, L_0x14579edd0;  alias, 1 drivers
v0x145787a70_0 .net "in", 15 0, L_0x145791c90;  alias, 1 drivers
v0x145787b20_0 .net "k", 3 0, L_0x14579d400;  1 drivers
v0x145787bc0_0 .net "mant", 14 0, L_0x14579ef00;  alias, 1 drivers
v0x145787c70_0 .net "rc", 0 0, L_0x145798800;  alias, 1 drivers
v0x145787d10_0 .net "regime", 3 0, L_0x14579d990;  alias, 1 drivers
v0x145787dc0_0 .net "xin", 15 0, L_0x145798790;  1 drivers
v0x145787e70_0 .net "xin_r", 15 0, L_0x145798950;  1 drivers
v0x145787f20_0 .net "xin_tmp", 15 0, L_0x14579eae0;  1 drivers
L_0x145798800 .part L_0x145798790, 14, 1;
L_0x145798950 .functor MUXZ 16, L_0x145798790, L_0x1457988e0, L_0x145798800, C4<>;
L_0x14579d5a0 .part L_0x145798950, 0, 15;
L_0x14579d730 .concat [ 1 15 0 0], L_0x14579d640, L_0x14579d5a0;
L_0x14579d890 .arith/sub 4, L_0x14579d400, L_0x148078718;
L_0x14579d990 .functor MUXZ 4, L_0x14579d400, L_0x14579d890, L_0x145798800, C4<>;
L_0x14579ebd0 .part L_0x145798790, 0, 14;
L_0x14579ecb0 .concat [ 2 14 0 0], L_0x148078880, L_0x14579ebd0;
L_0x14579edd0 .part L_0x14579eae0, 15, 1;
L_0x14579ef00 .part L_0x14579eae0, 0, 15;
S_0x145777820 .scope function.vec4.s32, "log2" "log2" 3 156, 3 156 0, S_0x145777410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145777820
v0x145777aa0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.log2 ;
    %load/vec4 v0x145777aa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145777aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.70 ;
    %load/vec4 v0x145777aa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.71, 5;
    %load/vec4 v0x145777aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145777aa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.70;
T_35.71 ;
    %end;
S_0x145777b50 .scope module, "ls" "DSR_left_N_S" 3 186, 3 285 0, S_0x145777410;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x145777d20 .param/l "N" 0 3 286, +C4<00000000000000000000000000010000>;
P_0x145777d60 .param/l "S" 0 3 287, C4<00000000000000000000000000000100>;
L_0x14579eae0 .functor BUFZ 16, L_0x14579e550, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x148078838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145778ea0_0 .net *"_ivl_10", 0 0, L_0x148078838;  1 drivers
v0x145778f60_0 .net *"_ivl_5", 0 0, L_0x14579e670;  1 drivers
v0x145779010_0 .net *"_ivl_6", 15 0, L_0x14579e7e0;  1 drivers
v0x1457790d0_0 .net *"_ivl_8", 14 0, L_0x14579e710;  1 drivers
v0x145779180_0 .net "a", 15 0, L_0x14579ecb0;  1 drivers
v0x145779270_0 .net "b", 3 0, L_0x14579d400;  alias, 1 drivers
v0x145779320_0 .net "c", 15 0, L_0x14579eae0;  alias, 1 drivers
v0x1457793d0 .array "tmp", 0 3;
v0x1457793d0_0 .net v0x1457793d0 0, 15 0, L_0x14579e940; 1 drivers
v0x1457793d0_1 .net v0x1457793d0 1, 15 0, L_0x14579dd10; 1 drivers
v0x1457793d0_2 .net v0x1457793d0 2, 15 0, L_0x14579e190; 1 drivers
v0x1457793d0_3 .net v0x1457793d0 3, 15 0, L_0x14579e550; 1 drivers
L_0x14579dab0 .part L_0x14579d400, 1, 1;
L_0x14579de70 .part L_0x14579d400, 2, 1;
L_0x14579e2b0 .part L_0x14579d400, 3, 1;
L_0x14579e670 .part L_0x14579d400, 0, 1;
L_0x14579e710 .part L_0x14579ecb0, 0, 15;
L_0x14579e7e0 .concat [ 1 15 0 0], L_0x148078838, L_0x14579e710;
L_0x14579e940 .functor MUXZ 16, L_0x14579ecb0, L_0x14579e7e0, L_0x14579e670, C4<>;
S_0x145777f50 .scope generate, "loop_blk[1]" "loop_blk[1]" 3 296, 3 296 0, S_0x145777b50;
 .timescale -9 -12;
P_0x145778120 .param/l "i" 1 3 296, +C4<01>;
v0x1457781c0_0 .net *"_ivl_1", 0 0, L_0x14579dab0;  1 drivers
v0x145778250_0 .net *"_ivl_3", 15 0, L_0x14579dbf0;  1 drivers
v0x1457782e0_0 .net *"_ivl_5", 13 0, L_0x14579db50;  1 drivers
L_0x148078760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145778370_0 .net *"_ivl_7", 1 0, L_0x148078760;  1 drivers
L_0x14579db50 .part L_0x14579e940, 0, 14;
L_0x14579dbf0 .concat [ 2 14 0 0], L_0x148078760, L_0x14579db50;
L_0x14579dd10 .functor MUXZ 16, L_0x14579e940, L_0x14579dbf0, L_0x14579dab0, C4<>;
S_0x145778410 .scope generate, "loop_blk[2]" "loop_blk[2]" 3 296, 3 296 0, S_0x145777b50;
 .timescale -9 -12;
P_0x1457785f0 .param/l "i" 1 3 296, +C4<010>;
v0x145778680_0 .net *"_ivl_1", 0 0, L_0x14579de70;  1 drivers
v0x145778730_0 .net *"_ivl_3", 15 0, L_0x14579e0b0;  1 drivers
v0x1457787e0_0 .net *"_ivl_5", 11 0, L_0x14579e010;  1 drivers
L_0x1480787a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1457788a0_0 .net *"_ivl_7", 3 0, L_0x1480787a8;  1 drivers
L_0x14579e010 .part L_0x14579dd10, 0, 12;
L_0x14579e0b0 .concat [ 4 12 0 0], L_0x1480787a8, L_0x14579e010;
L_0x14579e190 .functor MUXZ 16, L_0x14579dd10, L_0x14579e0b0, L_0x14579de70, C4<>;
S_0x145778950 .scope generate, "loop_blk[3]" "loop_blk[3]" 3 296, 3 296 0, S_0x145777b50;
 .timescale -9 -12;
P_0x145778b40 .param/l "i" 1 3 296, +C4<011>;
v0x145778bd0_0 .net *"_ivl_1", 0 0, L_0x14579e2b0;  1 drivers
v0x145778c80_0 .net *"_ivl_3", 15 0, L_0x14579e430;  1 drivers
v0x145778d30_0 .net *"_ivl_5", 7 0, L_0x14579e350;  1 drivers
L_0x1480787f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x145778df0_0 .net *"_ivl_7", 7 0, L_0x1480787f0;  1 drivers
L_0x14579e350 .part L_0x14579e190, 0, 8;
L_0x14579e430 .concat [ 8 8 0 0], L_0x1480787f0, L_0x14579e350;
L_0x14579e550 .functor MUXZ 16, L_0x14579e190, L_0x14579e430, L_0x14579e2b0, C4<>;
S_0x145779500 .scope module, "xinst_k" "LOD_N" 3 181, 3 327 0, S_0x145777410;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x1457796c0 .param/l "N" 0 3 338, +C4<00000000000000000000000000010000>;
P_0x145779700 .param/l "S" 0 3 339, C4<00000000000000000000000000000100>;
v0x145787130_0 .net "in", 15 0, L_0x14579d730;  1 drivers
v0x145787200_0 .net "out", 3 0, L_0x14579d400;  alias, 1 drivers
v0x1457872d0_0 .net "vld", 0 0, L_0x14579d150;  1 drivers
S_0x1457798b0 .scope module, "l1" "LOD" 3 344, 3 348 0, S_0x145779500;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145779780 .param/l "N" 0 3 360, +C4<00000000000000000000000000010000>;
P_0x1457797c0 .param/l "S" 0 3 361, C4<00000000000000000000000000000100>;
v0x145786bb0_0 .net "in", 15 0, L_0x14579d730;  alias, 1 drivers
v0x145786c70_0 .net "out", 3 0, L_0x14579d400;  alias, 1 drivers
v0x145786d30_0 .net "vld", 0 0, L_0x14579d150;  alias, 1 drivers
L_0x14579ad20 .part L_0x14579d730, 0, 8;
L_0x14579d0b0 .part L_0x14579d730, 8, 8;
S_0x145779c30 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x1457798b0;
 .timescale -9 -12;
L_0x14579d150 .functor OR 1, L_0x14579a910, L_0x14579cca0, C4<0>, C4<0>;
L_0x148078688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1457863b0_0 .net/2u *"_ivl_4", 0 0, L_0x148078688;  1 drivers
v0x145786470_0 .net *"_ivl_6", 3 0, L_0x14579d200;  1 drivers
v0x145786510_0 .net *"_ivl_8", 3 0, L_0x14579d2e0;  1 drivers
v0x1457865c0_0 .net "out_h", 2 0, L_0x14579cf50;  1 drivers
v0x145786680_0 .net "out_l", 2 0, L_0x14579abc0;  1 drivers
v0x145786750_0 .net "out_vh", 0 0, L_0x14579cca0;  1 drivers
v0x145786800_0 .net "out_vl", 0 0, L_0x14579a910;  1 drivers
L_0x14579d200 .concat [ 3 1 0 0], L_0x14579cf50, L_0x148078688;
L_0x14579d2e0 .concat [ 3 1 0 0], L_0x14579abc0, L_0x14579a910;
L_0x14579d400 .functor MUXZ 4, L_0x14579d2e0, L_0x14579d200, L_0x14579cca0, C4<>;
S_0x145779e00 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x145779c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145779ac0 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x145779b00 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x14577fe40_0 .net "in", 7 0, L_0x14579d0b0;  1 drivers
v0x14577ff00_0 .net "out", 2 0, L_0x14579cf50;  alias, 1 drivers
v0x14577ffb0_0 .net "vld", 0 0, L_0x14579cca0;  alias, 1 drivers
L_0x14579bc90 .part L_0x14579d0b0, 0, 4;
L_0x14579cbc0 .part L_0x14579d0b0, 4, 4;
S_0x14577a180 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x145779e00;
 .timescale -9 -12;
L_0x14579cca0 .functor OR 1, L_0x14579b880, L_0x14579c7b0, C4<0>, C4<0>;
L_0x148078640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14577f640_0 .net/2u *"_ivl_4", 0 0, L_0x148078640;  1 drivers
v0x14577f700_0 .net *"_ivl_6", 2 0, L_0x14579cd50;  1 drivers
v0x14577f7a0_0 .net *"_ivl_8", 2 0, L_0x14579ce30;  1 drivers
v0x14577f850_0 .net "out_h", 1 0, L_0x14579ca60;  1 drivers
v0x14577f910_0 .net "out_l", 1 0, L_0x14579bb30;  1 drivers
v0x14577f9e0_0 .net "out_vh", 0 0, L_0x14579c7b0;  1 drivers
v0x14577fa90_0 .net "out_vl", 0 0, L_0x14579b880;  1 drivers
L_0x14579cd50 .concat [ 2 1 0 0], L_0x14579ca60, L_0x148078640;
L_0x14579ce30 .concat [ 2 1 0 0], L_0x14579bb30, L_0x14579b880;
L_0x14579cf50 .functor MUXZ 3, L_0x14579ce30, L_0x14579cd50, L_0x14579c7b0, C4<>;
S_0x14577a350 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x14577a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14577a010 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x14577a050 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x14577ca30_0 .net "in", 3 0, L_0x14579cbc0;  1 drivers
v0x14577caf0_0 .net "out", 1 0, L_0x14579ca60;  alias, 1 drivers
v0x14577cba0_0 .net "vld", 0 0, L_0x14579c7b0;  alias, 1 drivers
L_0x14579c170 .part L_0x14579cbc0, 0, 2;
L_0x14579c690 .part L_0x14579cbc0, 2, 2;
S_0x14577a6d0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x14577a350;
 .timescale -9 -12;
L_0x14579c7b0 .functor OR 1, L_0x14579bd30, L_0x14579c290, C4<0>, C4<0>;
L_0x1480785f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14577c230_0 .net/2u *"_ivl_4", 0 0, L_0x1480785f8;  1 drivers
v0x14577c2f0_0 .net *"_ivl_6", 1 0, L_0x14579c860;  1 drivers
v0x14577c390_0 .net *"_ivl_8", 1 0, L_0x14579c940;  1 drivers
v0x14577c440_0 .net "out_h", 0 0, L_0x14579c560;  1 drivers
v0x14577c500_0 .net "out_l", 0 0, L_0x14579c040;  1 drivers
v0x14577c5d0_0 .net "out_vh", 0 0, L_0x14579c290;  1 drivers
v0x14577c680_0 .net "out_vl", 0 0, L_0x14579bd30;  1 drivers
L_0x14579c860 .concat [ 1 1 0 0], L_0x14579c560, L_0x1480785f8;
L_0x14579c940 .concat [ 1 1 0 0], L_0x14579c040, L_0x14579bd30;
L_0x14579ca60 .functor MUXZ 2, L_0x14579c940, L_0x14579c860, L_0x14579c290, C4<>;
S_0x14577a8a0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x14577a6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14577a560 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14577a5a0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x14577b2d0_0 .net "in", 1 0, L_0x14579c690;  1 drivers
v0x14577b390_0 .net "out", 0 0, L_0x14579c560;  alias, 1 drivers
v0x14577b440_0 .net "vld", 0 0, L_0x14579c290;  alias, 1 drivers
L_0x14579c330 .part L_0x14579c690, 1, 1;
L_0x14579c4c0 .part L_0x14579c690, 0, 1;
S_0x14577ac20 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x14577a8a0;
 .timescale -9 -12;
L_0x14579c410 .functor NOT 1, L_0x14579c330, C4<0>, C4<0>, C4<0>;
L_0x14579c560 .functor AND 1, L_0x14579c410, L_0x14579c4c0, C4<1>, C4<1>;
v0x14577adf0_0 .net *"_ivl_2", 0 0, L_0x14579c330;  1 drivers
v0x14577aeb0_0 .net *"_ivl_3", 0 0, L_0x14579c410;  1 drivers
v0x14577af50_0 .net *"_ivl_5", 0 0, L_0x14579c4c0;  1 drivers
L_0x14579c290 .reduce/or L_0x14579c690;
S_0x14577afe0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14577a8a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14577afe0
v0x14577b230_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14577b230_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14577b230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.72 ;
    %load/vec4 v0x14577b230_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.73, 5;
    %load/vec4 v0x14577b230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14577b230_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.72;
T_36.73 ;
    %end;
S_0x14577b540 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x14577a6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14577b710 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14577b750 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x14577bfc0_0 .net "in", 1 0, L_0x14579c170;  1 drivers
v0x14577c080_0 .net "out", 0 0, L_0x14579c040;  alias, 1 drivers
v0x14577c130_0 .net "vld", 0 0, L_0x14579bd30;  alias, 1 drivers
L_0x14579be10 .part L_0x14579c170, 1, 1;
L_0x14579bfa0 .part L_0x14579c170, 0, 1;
S_0x14577b920 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x14577b540;
 .timescale -9 -12;
L_0x14579bef0 .functor NOT 1, L_0x14579be10, C4<0>, C4<0>, C4<0>;
L_0x14579c040 .functor AND 1, L_0x14579bef0, L_0x14579bfa0, C4<1>, C4<1>;
v0x14577bae0_0 .net *"_ivl_2", 0 0, L_0x14579be10;  1 drivers
v0x14577bba0_0 .net *"_ivl_3", 0 0, L_0x14579bef0;  1 drivers
v0x14577bc40_0 .net *"_ivl_5", 0 0, L_0x14579bfa0;  1 drivers
L_0x14579bd30 .reduce/or L_0x14579c170;
S_0x14577bcd0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14577b540;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14577bcd0
v0x14577bf20_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14577bf20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14577bf20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.74 ;
    %load/vec4 v0x14577bf20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.75, 5;
    %load/vec4 v0x14577bf20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14577bf20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.74;
T_37.75 ;
    %end;
S_0x14577c730 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14577a350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14577c730
v0x14577c980_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14577c980_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14577c980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.76 ;
    %load/vec4 v0x14577c980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.77, 5;
    %load/vec4 v0x14577c980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14577c980_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.76;
T_38.77 ;
    %end;
S_0x14577cca0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x14577a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14577ce70 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x14577ceb0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x14577f3d0_0 .net "in", 3 0, L_0x14579bc90;  1 drivers
v0x14577f490_0 .net "out", 1 0, L_0x14579bb30;  alias, 1 drivers
v0x14577f540_0 .net "vld", 0 0, L_0x14579b880;  alias, 1 drivers
L_0x14579b240 .part L_0x14579bc90, 0, 2;
L_0x14579b760 .part L_0x14579bc90, 2, 2;
S_0x14577d080 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x14577cca0;
 .timescale -9 -12;
L_0x14579b880 .functor OR 1, L_0x14579ae00, L_0x14579b360, C4<0>, C4<0>;
L_0x1480785b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14577ebd0_0 .net/2u *"_ivl_4", 0 0, L_0x1480785b0;  1 drivers
v0x14577ec90_0 .net *"_ivl_6", 1 0, L_0x14579b930;  1 drivers
v0x14577ed30_0 .net *"_ivl_8", 1 0, L_0x14579ba10;  1 drivers
v0x14577ede0_0 .net "out_h", 0 0, L_0x14579b630;  1 drivers
v0x14577eea0_0 .net "out_l", 0 0, L_0x14579b110;  1 drivers
v0x14577ef70_0 .net "out_vh", 0 0, L_0x14579b360;  1 drivers
v0x14577f020_0 .net "out_vl", 0 0, L_0x14579ae00;  1 drivers
L_0x14579b930 .concat [ 1 1 0 0], L_0x14579b630, L_0x1480785b0;
L_0x14579ba10 .concat [ 1 1 0 0], L_0x14579b110, L_0x14579ae00;
L_0x14579bb30 .functor MUXZ 2, L_0x14579ba10, L_0x14579b930, L_0x14579b360, C4<>;
S_0x14577d240 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x14577d080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14577cf30 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14577cf70 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x14577dc70_0 .net "in", 1 0, L_0x14579b760;  1 drivers
v0x14577dd30_0 .net "out", 0 0, L_0x14579b630;  alias, 1 drivers
v0x14577dde0_0 .net "vld", 0 0, L_0x14579b360;  alias, 1 drivers
L_0x14579b400 .part L_0x14579b760, 1, 1;
L_0x14579b590 .part L_0x14579b760, 0, 1;
S_0x14577d5c0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x14577d240;
 .timescale -9 -12;
L_0x14579b4e0 .functor NOT 1, L_0x14579b400, C4<0>, C4<0>, C4<0>;
L_0x14579b630 .functor AND 1, L_0x14579b4e0, L_0x14579b590, C4<1>, C4<1>;
v0x14577d790_0 .net *"_ivl_2", 0 0, L_0x14579b400;  1 drivers
v0x14577d850_0 .net *"_ivl_3", 0 0, L_0x14579b4e0;  1 drivers
v0x14577d8f0_0 .net *"_ivl_5", 0 0, L_0x14579b590;  1 drivers
L_0x14579b360 .reduce/or L_0x14579b760;
S_0x14577d980 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14577d240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14577d980
v0x14577dbd0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14577dbd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14577dbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.78 ;
    %load/vec4 v0x14577dbd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.79, 5;
    %load/vec4 v0x14577dbd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14577dbd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.78;
T_39.79 ;
    %end;
S_0x14577dee0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x14577d080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14577e0b0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x14577e0f0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x14577e960_0 .net "in", 1 0, L_0x14579b240;  1 drivers
v0x14577ea20_0 .net "out", 0 0, L_0x14579b110;  alias, 1 drivers
v0x14577ead0_0 .net "vld", 0 0, L_0x14579ae00;  alias, 1 drivers
L_0x14579aee0 .part L_0x14579b240, 1, 1;
L_0x14579b070 .part L_0x14579b240, 0, 1;
S_0x14577e2c0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x14577dee0;
 .timescale -9 -12;
L_0x14579afc0 .functor NOT 1, L_0x14579aee0, C4<0>, C4<0>, C4<0>;
L_0x14579b110 .functor AND 1, L_0x14579afc0, L_0x14579b070, C4<1>, C4<1>;
v0x14577e480_0 .net *"_ivl_2", 0 0, L_0x14579aee0;  1 drivers
v0x14577e540_0 .net *"_ivl_3", 0 0, L_0x14579afc0;  1 drivers
v0x14577e5e0_0 .net *"_ivl_5", 0 0, L_0x14579b070;  1 drivers
L_0x14579ae00 .reduce/or L_0x14579b240;
S_0x14577e670 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14577dee0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14577e670
v0x14577e8c0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14577e8c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14577e8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.80 ;
    %load/vec4 v0x14577e8c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.81, 5;
    %load/vec4 v0x14577e8c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14577e8c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.80;
T_40.81 ;
    %end;
S_0x14577f0d0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x14577cca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14577f0d0
v0x14577f320_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14577f320_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14577f320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.82 ;
    %load/vec4 v0x14577f320_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.83, 5;
    %load/vec4 v0x14577f320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14577f320_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.82;
T_41.83 ;
    %end;
S_0x14577fb40 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145779e00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14577fb40
v0x14577fd90_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x14577fd90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14577fd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.84 ;
    %load/vec4 v0x14577fd90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.85, 5;
    %load/vec4 v0x14577fd90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14577fd90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.84;
T_42.85 ;
    %end;
S_0x1457800b0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x145779c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145780280 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x1457802c0 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x145786140_0 .net "in", 7 0, L_0x14579ad20;  1 drivers
v0x145786200_0 .net "out", 2 0, L_0x14579abc0;  alias, 1 drivers
v0x1457862b0_0 .net "vld", 0 0, L_0x14579a910;  alias, 1 drivers
L_0x145799900 .part L_0x14579ad20, 0, 4;
L_0x14579a830 .part L_0x14579ad20, 4, 4;
S_0x145780490 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x1457800b0;
 .timescale -9 -12;
L_0x14579a910 .functor OR 1, L_0x1457994f0, L_0x14579a420, C4<0>, C4<0>;
L_0x148078568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145785940_0 .net/2u *"_ivl_4", 0 0, L_0x148078568;  1 drivers
v0x145785a00_0 .net *"_ivl_6", 2 0, L_0x14579a9c0;  1 drivers
v0x145785aa0_0 .net *"_ivl_8", 2 0, L_0x14579aaa0;  1 drivers
v0x145785b50_0 .net "out_h", 1 0, L_0x14579a6d0;  1 drivers
v0x145785c10_0 .net "out_l", 1 0, L_0x1457997a0;  1 drivers
v0x145785ce0_0 .net "out_vh", 0 0, L_0x14579a420;  1 drivers
v0x145785d90_0 .net "out_vl", 0 0, L_0x1457994f0;  1 drivers
L_0x14579a9c0 .concat [ 2 1 0 0], L_0x14579a6d0, L_0x148078568;
L_0x14579aaa0 .concat [ 2 1 0 0], L_0x1457997a0, L_0x1457994f0;
L_0x14579abc0 .functor MUXZ 3, L_0x14579aaa0, L_0x14579a9c0, L_0x14579a420, C4<>;
S_0x145780650 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x145780490;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145780340 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x145780380 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x145782d30_0 .net "in", 3 0, L_0x14579a830;  1 drivers
v0x145782df0_0 .net "out", 1 0, L_0x14579a6d0;  alias, 1 drivers
v0x145782ea0_0 .net "vld", 0 0, L_0x14579a420;  alias, 1 drivers
L_0x145799de0 .part L_0x14579a830, 0, 2;
L_0x14579a300 .part L_0x14579a830, 2, 2;
S_0x1457809d0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x145780650;
 .timescale -9 -12;
L_0x14579a420 .functor OR 1, L_0x1457999a0, L_0x145799f00, C4<0>, C4<0>;
L_0x148078520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145782530_0 .net/2u *"_ivl_4", 0 0, L_0x148078520;  1 drivers
v0x1457825f0_0 .net *"_ivl_6", 1 0, L_0x14579a4d0;  1 drivers
v0x145782690_0 .net *"_ivl_8", 1 0, L_0x14579a5b0;  1 drivers
v0x145782740_0 .net "out_h", 0 0, L_0x14579a1d0;  1 drivers
v0x145782800_0 .net "out_l", 0 0, L_0x145799cb0;  1 drivers
v0x1457828d0_0 .net "out_vh", 0 0, L_0x145799f00;  1 drivers
v0x145782980_0 .net "out_vl", 0 0, L_0x1457999a0;  1 drivers
L_0x14579a4d0 .concat [ 1 1 0 0], L_0x14579a1d0, L_0x148078520;
L_0x14579a5b0 .concat [ 1 1 0 0], L_0x145799cb0, L_0x1457999a0;
L_0x14579a6d0 .functor MUXZ 2, L_0x14579a5b0, L_0x14579a4d0, L_0x145799f00, C4<>;
S_0x145780ba0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x1457809d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145780860 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x1457808a0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x1457815d0_0 .net "in", 1 0, L_0x14579a300;  1 drivers
v0x145781690_0 .net "out", 0 0, L_0x14579a1d0;  alias, 1 drivers
v0x145781740_0 .net "vld", 0 0, L_0x145799f00;  alias, 1 drivers
L_0x145799fa0 .part L_0x14579a300, 1, 1;
L_0x14579a130 .part L_0x14579a300, 0, 1;
S_0x145780f20 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145780ba0;
 .timescale -9 -12;
L_0x14579a080 .functor NOT 1, L_0x145799fa0, C4<0>, C4<0>, C4<0>;
L_0x14579a1d0 .functor AND 1, L_0x14579a080, L_0x14579a130, C4<1>, C4<1>;
v0x1457810f0_0 .net *"_ivl_2", 0 0, L_0x145799fa0;  1 drivers
v0x1457811b0_0 .net *"_ivl_3", 0 0, L_0x14579a080;  1 drivers
v0x145781250_0 .net *"_ivl_5", 0 0, L_0x14579a130;  1 drivers
L_0x145799f00 .reduce/or L_0x14579a300;
S_0x1457812e0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145780ba0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1457812e0
v0x145781530_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x145781530_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145781530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.86 ;
    %load/vec4 v0x145781530_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.87, 5;
    %load/vec4 v0x145781530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145781530_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.86;
T_43.87 ;
    %end;
S_0x145781840 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x1457809d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145781a10 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x145781a50 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x1457822c0_0 .net "in", 1 0, L_0x145799de0;  1 drivers
v0x145782380_0 .net "out", 0 0, L_0x145799cb0;  alias, 1 drivers
v0x145782430_0 .net "vld", 0 0, L_0x1457999a0;  alias, 1 drivers
L_0x145799a80 .part L_0x145799de0, 1, 1;
L_0x145799c10 .part L_0x145799de0, 0, 1;
S_0x145781c20 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145781840;
 .timescale -9 -12;
L_0x145799b60 .functor NOT 1, L_0x145799a80, C4<0>, C4<0>, C4<0>;
L_0x145799cb0 .functor AND 1, L_0x145799b60, L_0x145799c10, C4<1>, C4<1>;
v0x145781de0_0 .net *"_ivl_2", 0 0, L_0x145799a80;  1 drivers
v0x145781ea0_0 .net *"_ivl_3", 0 0, L_0x145799b60;  1 drivers
v0x145781f40_0 .net *"_ivl_5", 0 0, L_0x145799c10;  1 drivers
L_0x1457999a0 .reduce/or L_0x145799de0;
S_0x145781fd0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145781840;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145781fd0
v0x145782220_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x145782220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145782220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.88 ;
    %load/vec4 v0x145782220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.89, 5;
    %load/vec4 v0x145782220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145782220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.88;
T_44.89 ;
    %end;
S_0x145782a30 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145780650;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145782a30
v0x145782c80_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x145782c80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145782c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.90 ;
    %load/vec4 v0x145782c80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.91, 5;
    %load/vec4 v0x145782c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145782c80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.90;
T_45.91 ;
    %end;
S_0x145782fa0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x145780490;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145783170 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x1457831b0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x1457856d0_0 .net "in", 3 0, L_0x145799900;  1 drivers
v0x145785790_0 .net "out", 1 0, L_0x1457997a0;  alias, 1 drivers
v0x145785840_0 .net "vld", 0 0, L_0x1457994f0;  alias, 1 drivers
L_0x145798eb0 .part L_0x145799900, 0, 2;
L_0x1457993d0 .part L_0x145799900, 2, 2;
S_0x145783380 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x145782fa0;
 .timescale -9 -12;
L_0x1457994f0 .functor OR 1, L_0x145798a70, L_0x145798fd0, C4<0>, C4<0>;
L_0x1480784d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145784ed0_0 .net/2u *"_ivl_4", 0 0, L_0x1480784d8;  1 drivers
v0x145784f90_0 .net *"_ivl_6", 1 0, L_0x1457995a0;  1 drivers
v0x145785030_0 .net *"_ivl_8", 1 0, L_0x145799680;  1 drivers
v0x1457850e0_0 .net "out_h", 0 0, L_0x1457992a0;  1 drivers
v0x1457851a0_0 .net "out_l", 0 0, L_0x145798d80;  1 drivers
v0x145785270_0 .net "out_vh", 0 0, L_0x145798fd0;  1 drivers
v0x145785320_0 .net "out_vl", 0 0, L_0x145798a70;  1 drivers
L_0x1457995a0 .concat [ 1 1 0 0], L_0x1457992a0, L_0x1480784d8;
L_0x145799680 .concat [ 1 1 0 0], L_0x145798d80, L_0x145798a70;
L_0x1457997a0 .functor MUXZ 2, L_0x145799680, L_0x1457995a0, L_0x145798fd0, C4<>;
S_0x145783540 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x145783380;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x145783230 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x145783270 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x145783f70_0 .net "in", 1 0, L_0x1457993d0;  1 drivers
v0x145784030_0 .net "out", 0 0, L_0x1457992a0;  alias, 1 drivers
v0x1457840e0_0 .net "vld", 0 0, L_0x145798fd0;  alias, 1 drivers
L_0x145799070 .part L_0x1457993d0, 1, 1;
L_0x145799200 .part L_0x1457993d0, 0, 1;
S_0x1457838c0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x145783540;
 .timescale -9 -12;
L_0x145799150 .functor NOT 1, L_0x145799070, C4<0>, C4<0>, C4<0>;
L_0x1457992a0 .functor AND 1, L_0x145799150, L_0x145799200, C4<1>, C4<1>;
v0x145783a90_0 .net *"_ivl_2", 0 0, L_0x145799070;  1 drivers
v0x145783b50_0 .net *"_ivl_3", 0 0, L_0x145799150;  1 drivers
v0x145783bf0_0 .net *"_ivl_5", 0 0, L_0x145799200;  1 drivers
L_0x145798fd0 .reduce/or L_0x1457993d0;
S_0x145783c80 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145783540;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145783c80
v0x145783ed0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x145783ed0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145783ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.92 ;
    %load/vec4 v0x145783ed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.93, 5;
    %load/vec4 v0x145783ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145783ed0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.92;
T_46.93 ;
    %end;
S_0x1457841e0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x145783380;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1457843b0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x1457843f0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x145784c60_0 .net "in", 1 0, L_0x145798eb0;  1 drivers
v0x145784d20_0 .net "out", 0 0, L_0x145798d80;  alias, 1 drivers
v0x145784dd0_0 .net "vld", 0 0, L_0x145798a70;  alias, 1 drivers
L_0x145798b50 .part L_0x145798eb0, 1, 1;
L_0x145798ce0 .part L_0x145798eb0, 0, 1;
S_0x1457845c0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x1457841e0;
 .timescale -9 -12;
L_0x145798c30 .functor NOT 1, L_0x145798b50, C4<0>, C4<0>, C4<0>;
L_0x145798d80 .functor AND 1, L_0x145798c30, L_0x145798ce0, C4<1>, C4<1>;
v0x145784780_0 .net *"_ivl_2", 0 0, L_0x145798b50;  1 drivers
v0x145784840_0 .net *"_ivl_3", 0 0, L_0x145798c30;  1 drivers
v0x1457848e0_0 .net *"_ivl_5", 0 0, L_0x145798ce0;  1 drivers
L_0x145798a70 .reduce/or L_0x145798eb0;
S_0x145784970 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x1457841e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145784970
v0x145784bc0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x145784bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145784bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.94 ;
    %load/vec4 v0x145784bc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.95, 5;
    %load/vec4 v0x145784bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145784bc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.94;
T_47.95 ;
    %end;
S_0x1457853d0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x145782fa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1457853d0
v0x145785620_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x145785620_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145785620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.96 ;
    %load/vec4 v0x145785620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.97, 5;
    %load/vec4 v0x145785620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145785620_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.96;
T_48.97 ;
    %end;
S_0x145785e40 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x1457800b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145785e40
v0x145786090_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x145786090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145786090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.98 ;
    %load/vec4 v0x145786090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.99, 5;
    %load/vec4 v0x145786090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145786090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.98;
T_49.99 ;
    %end;
S_0x1457868b0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x1457798b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1457868b0
v0x145786b00_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x145786b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145786b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.100 ;
    %load/vec4 v0x145786b00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.101, 5;
    %load/vec4 v0x145786b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145786b00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.100;
T_50.101 ;
    %end;
S_0x145786e20 .scope function.vec4.s32, "log2" "log2" 3 329, 3 329 0, S_0x145779500;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x145786e20
v0x145787080_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x145787080_0;
    %subi 1, 0, 32;
    %store/vec4 v0x145787080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.102 ;
    %load/vec4 v0x145787080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.103, 5;
    %load/vec4 v0x145787080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145787080_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.102;
T_51.103 ;
    %end;
S_0x1457880b0 .scope module, "uut_ediff" "sub_N" 3 72, 3 194 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /OUTPUT 7 "c";
P_0x145788370 .param/l "N" 0 3 195, C4<0000000000000000000000000000000110>;
L_0x148078b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145788930_0 .net/2u *"_ivl_0", 0 0, L_0x148078b08;  1 drivers
L_0x148078b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1457889f0_0 .net/2u *"_ivl_4", 0 0, L_0x148078b50;  1 drivers
v0x145788a90_0 .net "a", 5 0, L_0x1457a0f40;  1 drivers
v0x145788b40_0 .net "ain", 6 0, L_0x1457a0c00;  1 drivers
v0x145788c00_0 .net "b", 5 0, L_0x1457a0240;  1 drivers
v0x145788ce0_0 .net "bin", 6 0, L_0x1457a0d20;  1 drivers
v0x145788d80_0 .net "c", 6 0, L_0x1457a0e40;  alias, 1 drivers
L_0x1457a0c00 .concat [ 6 1 0 0], L_0x1457a0f40, L_0x148078b08;
L_0x1457a0d20 .concat [ 6 1 0 0], L_0x1457a0240, L_0x148078b50;
S_0x145788480 .scope module, "s1" "sub_N_in" 3 200, 3 214 0, S_0x1457880b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "c";
P_0x145788640 .param/l "N" 0 3 215, C4<0000000000000000000000000000000110>;
v0x1457883f0_0 .net "a", 6 0, L_0x1457a0c00;  alias, 1 drivers
v0x145788770_0 .net "b", 6 0, L_0x1457a0d20;  alias, 1 drivers
v0x145788820_0 .net "c", 6 0, L_0x1457a0e40;  alias, 1 drivers
L_0x1457a0e40 .arith/sub 7, L_0x1457a0c00, L_0x1457a0d20;
S_0x145788e70 .scope module, "uut_reg_ro" "reg_exp_op" 3 119, 3 269 0, S_0x1456f9960;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "exp_o";
    .port_info 1 /OUTPUT 1 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x145789030 .param/l "Bs" 0 3 271, C4<00000000000000000000000000000100>;
P_0x145789070 .param/l "es" 0 3 270, +C4<00000000000000000000000000000001>;
L_0x1457a9ce0 .functor NOT 6, L_0x1457aa7c0, C4<000000>, C4<000000>, C4<000000>;
L_0x1457aa030 .functor NOT 1, L_0x1457a9f90, C4<0>, C4<0>, C4<0>;
L_0x1457aa260 .functor OR 1, L_0x1457aa030, L_0x1457aa180, C4<0>, C4<0>;
v0x1457896e0_0 .net *"_ivl_10", 0 0, L_0x1457aa030;  1 drivers
v0x145789790_0 .net *"_ivl_13", 0 0, L_0x1457aa0a0;  1 drivers
v0x145789840_0 .net *"_ivl_15", 0 0, L_0x1457aa180;  1 drivers
v0x1457898f0_0 .net *"_ivl_17", 0 0, L_0x1457aa260;  1 drivers
v0x145789990_0 .net *"_ivl_19", 3 0, L_0x1457aa350;  1 drivers
L_0x1480792e8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x145789a80_0 .net/2u *"_ivl_20", 3 0, L_0x1480792e8;  1 drivers
v0x145789b30_0 .net *"_ivl_22", 3 0, L_0x1457aa430;  1 drivers
v0x145789be0_0 .net *"_ivl_25", 3 0, L_0x1457aa570;  1 drivers
v0x145789c90_0 .net *"_ivl_5", 0 0, L_0x1457a9d90;  1 drivers
v0x145789da0_0 .net *"_ivl_9", 0 0, L_0x1457a9f90;  1 drivers
v0x145789e50_0 .net "e_o", 0 0, L_0x1457a98b0;  alias, 1 drivers
v0x145789f00_0 .net "exp_o", 5 0, L_0x1457aa7c0;  1 drivers
v0x145789fb0_0 .net "exp_oN", 5 0, L_0x1457a9e30;  1 drivers
v0x14578a060_0 .net "exp_oN_tmp", 5 0, L_0x1457a9950;  1 drivers
v0x14578a120_0 .net "r_o", 3 0, L_0x1457aa6e0;  alias, 1 drivers
L_0x1457a98b0 .part L_0x1457aa7c0, 0, 1;
L_0x1457a9d90 .part L_0x1457aa7c0, 5, 1;
L_0x1457a9e30 .functor MUXZ 6, L_0x1457aa7c0, L_0x1457a9950, L_0x1457a9d90, C4<>;
L_0x1457a9f90 .part L_0x1457aa7c0, 5, 1;
L_0x1457aa0a0 .part L_0x1457a9e30, 0, 1;
L_0x1457aa180 .reduce/or L_0x1457aa0a0;
L_0x1457aa350 .part L_0x1457a9e30, 1, 4;
L_0x1457aa430 .arith/sum 4, L_0x1457aa350, L_0x1480792e8;
L_0x1457aa570 .part L_0x1457a9e30, 1, 4;
L_0x1457aa6e0 .functor MUXZ 4, L_0x1457aa570, L_0x1457aa430, L_0x1457aa260, C4<>;
S_0x145789240 .scope module, "uut_conv_2c1" "conv_2c" 3 279, 3 262 0, S_0x145788e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 6 "c";
P_0x145789410 .param/l "N" 0 3 263, C4<000000000000000000000000000000101>;
L_0x1480792a0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x145789490_0 .net/2u *"_ivl_0", 5 0, L_0x1480792a0;  1 drivers
v0x145789550_0 .net "a", 5 0, L_0x1457a9ce0;  1 drivers
v0x1457895f0_0 .net "c", 5 0, L_0x1457a9950;  alias, 1 drivers
L_0x1457a9950 .arith/sum 6, L_0x1457a9ce0, L_0x1480792a0;
    .scope S_0x1456d7e60;
T_52 ;
    %delay 5000, 0;
    %load/vec4 v0x14578f6d0_0;
    %inv;
    %store/vec4 v0x14578f6d0_0, 0, 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1456d7e60;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14578f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14578fb00_0, 0, 1;
    %pushi/vec4 27136, 0, 16;
    %store/vec4 v0x14578f820_0, 0, 16;
    %pushi/vec4 27136, 0, 16;
    %store/vec4 v0x14578f8d0_0, 0, 16;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14578fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14578fb00_0, 0, 1;
    %vpi_call 2 64 "$display", "=== Posit Adder Test Result ===" {0 0 0};
    %vpi_call 2 65 "$display", "Posit 1 (in1)  = %b", v0x14578f820_0 {0 0 0};
    %vpi_call 2 66 "$display", "Posit 2 (in2)  = %b", v0x14578f8d0_0 {0 0 0};
    %vpi_call 2 67 "$display", "Result (out)   = %b", v0x14578fa50_0 {0 0 0};
    %vpi_call 2 68 "$display", "Flags: inf = %b, zero = %b", v0x14578f980_0, v0x14578fbb0_0 {0 0 0};
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_53;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "posit_add_tb.v";
    "posit_add.v";
