[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676486 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676486 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676486 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12722586 heartbeat IPC: 1.105 cumulative IPC: 1.105 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22805920 heartbeat IPC: 0.9917 cumulative IPC: 1.046 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33878707 heartbeat IPC: 0.9031 cumulative IPC: 0.9933 (Simulation time: 00 hr 03 min 20 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39136860 cumulative IPC: 1.022 (Simulation time: 00 hr 04 min 12 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39136860 cumulative IPC: 1.022 (Simulation time: 00 hr 04 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.022 instructions: 40000000 cycles: 39136860
CPU 0 Branch Prediction Accuracy: 96.18% MPKI: 10.66 Average ROB Occupancy at Mispredict: 36.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.113
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457637 HIT:     419913 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457637 HIT:     419913 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685243 HIT:     467597 MISS:     217646 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359594 HIT:     291962 MISS:      67632 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96863 HIT:       6398 MISS:      90465 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142879 HIT:     142562 MISS:        317 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85907 HIT:      26675 MISS:      59232 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6691194 HIT:    6606434 MISS:      84760 MSHR_MERGE:      27638
cpu0->cpu0_L1I LOAD         ACCESS:    6691194 HIT:    6606434 MISS:      84760 MSHR_MERGE:      27638
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.18 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13139376 HIT:   12126407 MISS:    1012969 MSHR_MERGE:     527723
cpu0->cpu0_L1D LOAD         ACCESS:    8053611 HIT:    7524813 MISS:     528798 MSHR_MERGE:     226323
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992133 HIT:    4595381 MISS:     396752 MSHR_MERGE:     299888
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93632 HIT:       6213 MISS:      87419 MSHR_MERGE:       1512
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5723999 HIT:    5612948 MISS:     111051 MSHR_MERGE:      49878
cpu0->cpu0_ITLB LOAD         ACCESS:    5723999 HIT:    5612948 MISS:     111051 MSHR_MERGE:      49878
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.364 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12442020 HIT:   11723147 MISS:     718873 MSHR_MERGE:     322409
cpu0->cpu0_DTLB LOAD         ACCESS:   12442020 HIT:   11723147 MISS:     718873 MSHR_MERGE:     322409
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.99 cycles
cpu0->LLC TOTAL        ACCESS:     335315 HIT:     194241 MISS:     141074 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67632 HIT:      36652 MISS:      30980 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90465 HIT:      10847 MISS:      79618 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117986 HIT:     117902 MISS:         84 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59232 HIT:      28840 MISS:      30392 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1343
  ROW_BUFFER_MISS:     139641
  AVG DBUS CONGESTED CYCLE: 11.63
Channel 0 WQ ROW_BUFFER_HIT:      11808
  ROW_BUFFER_MISS:      73163
  FULL:          0
Channel 0 REFRESHES ISSUED:       3261
