Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\project\developing\soc.qsys --block-symbol-file --output-directory=D:\project\developing\soc --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading developing/soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding delay_send_0 [delay_send 1.0]
Progress: Parameterizing module delay_send_0
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding pause_rec_0 [pause_rec 1.0]
Progress: Parameterizing module pause_rec_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: soc.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\project\developing\soc.qsys --synthesis=VHDL --output-directory=D:\project\developing\soc\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading developing/soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding delay_send_0 [delay_send 1.0]
Progress: Parameterizing module delay_send_0
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding pause_rec_0 [pause_rec 1.0]
Progress: Parameterizing module pause_rec_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: soc.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: soc: Generating soc "soc" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Warning: delay_send_0.interrupt: Cannot connect reset for irq_fanout.receiver
Info: delay_send_0: "soc" instantiated delay_send "delay_send_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "soc" instantiated altera_hps "hps_0"
Info: pause_rec_0: "soc" instantiated pause_rec "pause_rec_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: delay_send_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "delay_send_0_avalon_slave_0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: delay_send_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "delay_send_0_avalon_slave_0_agent"
Info: delay_send_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "delay_send_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/project/developing/soc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: delay_send_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "delay_send_0_avalon_slave_0_burst_adapter"
Info: Reusing file D:/project/developing/soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/project/developing/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/project/developing/soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: delay_send_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "delay_send_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file D:/project/developing/soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/project/developing/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc: Done "soc" with 25 modules, 81 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
