TimeQuest Timing Analyzer report for retro2600
Sun Sep 16 19:53:30 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'
 12. Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'
 14. Slow Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'
 15. Slow Model Setup: 'CLOCK_50'
 16. Slow Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'
 17. Slow Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'
 18. Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'
 20. Slow Model Hold: 'CLOCK_50'
 21. Slow Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'
 22. Slow Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'
 23. Slow Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'
 25. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 26. Slow Model Minimum Pulse Width: 'CLOCK_14'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'
 37. Fast Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'
 38. Fast Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'
 39. Fast Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'
 40. Fast Model Setup: 'CLOCK_50'
 41. Fast Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'
 42. Fast Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'
 43. Fast Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'
 44. Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'CLOCK_50'
 46. Fast Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'
 47. Fast Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'
 48. Fast Model Minimum Pulse Width: 'CLOCK_50'
 49. Fast Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'
 50. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'CLOCK_14'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; retro2600                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                              ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+------------------------------------------------------------------+
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 }            ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 }            ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] } ;
; CLOCK_14                                                     ; Base      ; 69.842 ; 14.32 MHz  ; 0.000 ; 34.921 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { CLOCK_14 }                                                     ;
; CLOCK_50                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { CLOCK_50 }                                                     ;
; inst4|altpll_component|pll|clk[0]                            ; Generated ; 17.460 ; 57.27 MHz  ; 0.000 ; 8.730  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_14 ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[0] }                            ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                            ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 57.04 MHz  ; 57.04 MHz       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;      ;
; 60.67 MHz  ; 60.67 MHz       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;      ;
; 95.56 MHz  ; 95.56 MHz       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;      ;
; 99.19 MHz  ; 99.19 MHz       ; inst4|altpll_component|pll|clk[0]                            ;      ;
; 171.23 MHz ; 171.23 MHz      ; CLOCK_50                                                     ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                               ;
+--------------------------------------------------------------+---------+---------------+
; Clock                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------+---------+---------------+
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -16.531 ; -1598.685     ;
; inst4|altpll_component|pll|clk[0]                            ; -12.370 ; -313.003      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -9.465  ; -737.569      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -8.681  ; -1632.835     ;
; CLOCK_50                                                     ; -4.840  ; -90.740       ;
+--------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                               ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -2.834 ; -18.242       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -1.326 ; -18.393       ;
; inst4|altpll_component|pll|clk[0]                            ; 0.092  ; 0.000         ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 0.499  ; 0.000         ;
; CLOCK_50                                                     ; 0.499  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -2.567 ; -428.920      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -2.567 ; -261.506      ;
; CLOCK_50                                                     ; -1.941 ; -34.589       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.742 ; -225.568      ;
; inst4|altpll_component|pll|clk[0]                            ; 7.488  ; 0.000         ;
; CLOCK_14                                                     ; 34.921 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'                                                                                                                                                                                                                                 ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -16.531 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.017     ; 17.554     ;
; -16.531 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.017     ; 17.554     ;
; -16.480 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.002      ; 17.522     ;
; -16.480 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.002      ; 17.522     ;
; -16.474 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.002     ; 17.512     ;
; -16.474 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.002     ; 17.512     ;
; -16.473 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.007      ; 17.520     ;
; -16.470 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.007      ; 17.517     ;
; -16.422 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.026      ; 17.488     ;
; -16.419 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.026      ; 17.485     ;
; -16.416 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.022      ; 17.478     ;
; -16.414 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.005      ; 17.459     ;
; -16.414 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.005      ; 17.459     ;
; -16.413 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.022      ; 17.475     ;
; -16.356 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.029      ; 17.425     ;
; -16.353 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.029      ; 17.422     ;
; -16.330 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.010      ; 17.380     ;
; -16.290 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.018     ; 17.312     ;
; -16.290 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.018     ; 17.312     ;
; -16.279 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.029      ; 17.348     ;
; -16.275 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.018     ; 17.297     ;
; -16.275 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.018     ; 17.297     ;
; -16.273 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.025      ; 17.338     ;
; -16.232 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 17.278     ;
; -16.229 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 17.275     ;
; -16.217 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 17.263     ;
; -16.214 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 17.260     ;
; -16.213 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.032      ; 17.285     ;
; -16.160 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.007      ; 17.207     ;
; -16.109 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.026      ; 17.175     ;
; -16.103 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.022      ; 17.165     ;
; -16.094 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.001      ; 17.135     ;
; -16.089 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.009      ; 17.138     ;
; -16.074 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.009      ; 17.123     ;
; -16.062 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.002     ; 17.100     ;
; -16.062 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.002     ; 17.100     ;
; -16.044 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.027     ; 17.057     ;
; -16.044 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.027     ; 17.057     ;
; -16.043 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.029      ; 17.112     ;
; -16.043 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.020      ; 17.103     ;
; -16.037 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.016      ; 17.093     ;
; -16.017 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.031     ; 17.026     ;
; -16.017 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.031     ; 17.026     ;
; -16.004 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.022      ; 17.066     ;
; -16.001 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.022      ; 17.063     ;
; -15.986 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 17.023     ;
; -15.983 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 17.020     ;
; -15.977 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.023      ; 17.040     ;
; -15.959 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.007     ; 16.992     ;
; -15.956 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.007     ; 16.989     ;
; -15.942 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.029     ; 16.953     ;
; -15.942 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.029     ; 16.953     ;
; -15.937 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.002     ; 16.975     ;
; -15.937 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.002     ; 16.975     ;
; -15.931 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.027     ; 16.944     ;
; -15.931 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.027     ; 16.944     ;
; -15.919 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 16.965     ;
; -15.911 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.027     ; 16.924     ;
; -15.911 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.027     ; 16.924     ;
; -15.904 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 16.950     ;
; -15.896 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.005     ; 16.931     ;
; -15.896 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.005     ; 16.931     ;
; -15.884 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.005     ; 16.919     ;
; -15.881 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.005     ; 16.916     ;
; -15.879 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.022      ; 16.941     ;
; -15.876 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.022      ; 16.938     ;
; -15.875 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 16.915     ;
; -15.875 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 16.915     ;
; -15.873 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 16.910     ;
; -15.870 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 16.907     ;
; -15.869 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[27] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.016     ; 16.893     ;
; -15.869 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[27] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.016     ; 16.893     ;
; -15.861 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.025      ; 16.926     ;
; -15.853 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 16.893     ;
; -15.853 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 16.890     ;
; -15.850 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 16.887     ;
; -15.848 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.005     ; 16.883     ;
; -15.848 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.005     ; 16.883     ;
; -15.843 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 16.883     ;
; -15.838 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.019      ; 16.897     ;
; -15.838 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 16.878     ;
; -15.835 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.019      ; 16.894     ;
; -15.828 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.027     ; 16.841     ;
; -15.828 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.027     ; 16.841     ;
; -15.823 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.018     ; 16.845     ;
; -15.823 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.018     ; 16.845     ;
; -15.817 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.024      ; 16.881     ;
; -15.816 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.004     ; 16.852     ;
; -15.814 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.024      ; 16.878     ;
; -15.811 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[27] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.008      ; 16.859     ;
; -15.808 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[27] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.008      ; 16.856     ;
; -15.790 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.019      ; 16.849     ;
; -15.787 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.019      ; 16.846     ;
; -15.770 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 16.807     ;
; -15.767 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 16.804     ;
; -15.765 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 16.811     ;
; -15.762 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 16.808     ;
; -15.741 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.002     ; 16.779     ;
; -15.740 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.010      ; 16.790     ;
; -15.736 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.025      ; 16.801     ;
+---------+-------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                            ; Launch Clock                                                 ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -12.370 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.524      ;
; -12.343 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.497      ;
; -12.268 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.422      ;
; -12.151 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.305      ;
; -12.127 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.281      ;
; -12.126 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.280      ;
; -12.124 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.278      ;
; -12.089 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 9.245      ;
; -12.049 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.203      ;
; -12.024 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.178      ;
; -12.018 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.172      ;
; -12.009 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.163      ;
; -11.997 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.151      ;
; -11.979 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.133      ;
; -11.978 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.132      ;
; -11.914 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 9.068      ;
; -11.870 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 9.026      ;
; -11.857 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.903     ; 9.014      ;
; -11.846 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 9.002      ;
; -11.845 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 9.001      ;
; -11.825 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 8.981      ;
; -11.756 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 8.910      ;
; -11.695 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 8.849      ;
; -11.670 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 8.824      ;
; -11.664 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 8.818      ;
; -11.638 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.903     ; 8.795      ;
; -11.613 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.903     ; 8.770      ;
; -11.606 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 8.762      ;
; -11.581 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 8.737      ;
; -11.478 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 8.634      ;
; -11.383 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.903     ; 8.540      ;
; -11.363 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 8.519      ;
; -11.126 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 8.282      ;
; -11.001 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 8.155      ;
; -10.916 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 8.072      ;
; -10.856 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 8.012      ;
; -10.720 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 7.876      ;
; -10.625 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.903     ; 7.782      ;
; -10.527 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 7.683      ;
; -10.158 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.904     ; 7.314      ;
; -9.358  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 6.510      ;
; -9.285  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 6.437      ;
; -9.273  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 6.425      ;
; -9.175  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 6.327      ;
; -9.102  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 6.254      ;
; -9.090  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 6.242      ;
; -9.004  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 6.156      ;
; -8.990  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 6.142      ;
; -8.965  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 6.119      ;
; -8.917  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 6.069      ;
; -8.915  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 6.069      ;
; -8.905  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 6.057      ;
; -8.821  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 5.973      ;
; -8.782  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 5.936      ;
; -8.732  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 5.886      ;
; -8.636  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.908     ; 5.788      ;
; -8.597  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 5.751      ;
; -8.579  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.121      ; 9.064      ;
; -8.579  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.121      ; 9.064      ;
; -8.477  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.121      ; 8.962      ;
; -8.477  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.121      ; 8.962      ;
; -8.431  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.121      ; 8.916      ;
; -8.431  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.121      ; 8.916      ;
; -8.430  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.905     ; 5.585      ;
; -8.298  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.123      ; 8.785      ;
; -8.298  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.123      ; 8.785      ;
; -8.247  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.905     ; 5.402      ;
; -8.156  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 5.310      ;
; -8.123  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.121      ; 8.608      ;
; -8.123  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.121      ; 8.608      ;
; -8.066  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.124      ; 8.554      ;
; -8.066  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.124      ; 8.554      ;
; -8.034  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.123      ; 8.521      ;
; -8.034  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; 0.123      ; 8.521      ;
; -7.468  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.912     ; 4.616      ;
; -7.448  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.914     ; 4.594      ;
; -7.448  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.914     ; 4.594      ;
; -7.434  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.911     ; 4.583      ;
; -7.423  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.914     ; 4.569      ;
; -7.162  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.914     ; 4.308      ;
; -6.928  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.906     ; 4.082      ;
; -6.553  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.912     ; 3.701      ;
; -6.552  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.912     ; 3.700      ;
; -6.109  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.914     ; 3.255      ;
; -6.107  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.914     ; 3.253      ;
; -6.106  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.914     ; 3.252      ;
; -6.105  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.914     ; 3.251      ;
; -6.083  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.912     ; 3.231      ;
; -6.082  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.912     ; 3.230      ;
; -5.774  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.912     ; 2.922      ;
; -5.704  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.911     ; 2.853      ;
; -5.521  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.144     ; 3.437      ;
; -5.520  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.144     ; 3.436      ;
; -5.432  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vsync           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.143     ; 3.349      ;
; -5.430  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.140     ; 3.350      ;
; -5.410  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.142     ; 3.328      ;
; -5.410  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.142     ; 3.328      ;
; -5.397  ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[1]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.619     ; 2.838      ;
; -5.397  ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[2]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.619     ; 2.838      ;
; -5.397  ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[3]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -2.619     ; 2.838      ;
+---------+--------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -9.465 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 10.514     ;
; -9.286 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 10.335     ;
; -9.172 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 10.221     ;
; -9.133 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 10.174     ;
; -9.133 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 10.182     ;
; -9.089 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 10.138     ;
; -9.068 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 10.109     ;
; -9.044 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 10.093     ;
; -9.000 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 10.049     ;
; -8.993 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 10.042     ;
; -8.941 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.988      ;
; -8.940 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.987      ;
; -8.934 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.981      ;
; -8.929 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.976      ;
; -8.887 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 9.936      ;
; -8.858 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.905      ;
; -8.857 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.904      ;
; -8.851 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.898      ;
; -8.846 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.893      ;
; -8.814 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 9.855      ;
; -8.804 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 9.853      ;
; -8.769 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.816      ;
; -8.768 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.815      ;
; -8.762 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.809      ;
; -8.762 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.809      ;
; -8.761 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.808      ;
; -8.757 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.804      ;
; -8.755 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.802      ;
; -8.750 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.797      ;
; -8.749 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 9.790      ;
; -8.723 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 9.772      ;
; -8.715 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 9.764      ;
; -8.708 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 9.757      ;
; -8.583 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 9.622      ;
; -8.582 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 9.621      ;
; -8.576 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 9.615      ;
; -8.571 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 9.610      ;
; -8.529 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 9.570      ;
; -8.518 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 9.557      ;
; -8.517 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 9.556      ;
; -8.511 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 9.550      ;
; -8.506 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 9.545      ;
; -8.464 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 9.505      ;
; -8.430 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 9.479      ;
; -8.242 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.006     ; 9.276      ;
; -8.202 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.000      ; 9.242      ;
; -8.199 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.246      ;
; -8.198 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.245      ;
; -8.192 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.239      ;
; -8.187 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 9.234      ;
; -8.151 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.020      ; 9.211      ;
; -8.145 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.009      ; 9.194      ;
; -8.092 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.000      ; 9.132      ;
; -8.063 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.006     ; 9.097      ;
; -7.922 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[5]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.006     ; 8.956      ;
; -7.922 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.006     ; 8.956      ;
; -7.920 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[3]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.006     ; 8.954      ;
; -7.912 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.784      ; 9.736      ;
; -7.909 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.000      ; 8.949      ;
; -7.898 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 8.939      ;
; -7.874 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.784      ; 9.698      ;
; -7.854 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 8.895      ;
; -7.835 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[2]               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.784      ; 9.659      ;
; -7.833 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[5]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.006     ; 8.867      ;
; -7.833 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.006     ; 8.867      ;
; -7.832 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.020      ; 8.892      ;
; -7.831 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[3]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.006     ; 8.865      ;
; -7.830 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.784      ; 9.654      ;
; -7.799 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.000      ; 8.839      ;
; -7.797 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[2]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.008      ; 8.845      ;
; -7.794 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[6]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.008      ; 8.842      ;
; -7.727 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[7]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.006     ; 8.761      ;
; -7.726 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[1]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.006     ; 8.760      ;
; -7.678 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.002     ; 8.716      ;
; -7.677 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.002     ; 8.715      ;
; -7.671 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.002     ; 8.709      ;
; -7.666 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.002     ; 8.704      ;
; -7.633 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 8.674      ;
; -7.624 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.000      ; 8.664      ;
; -7.623 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 8.662      ;
; -7.622 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 8.661      ;
; -7.619 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.784      ; 9.443      ;
; -7.618 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[2]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.008      ; 8.666      ;
; -7.616 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 8.655      ;
; -7.615 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[6]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.008      ; 8.663      ;
; -7.611 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.001     ; 8.650      ;
; -7.601 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.018      ; 8.659      ;
; -7.600 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.018      ; 8.658      ;
; -7.599 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.782      ; 9.421      ;
; -7.598 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.782      ; 9.420      ;
; -7.594 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.018      ; 8.652      ;
; -7.593 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_size[1]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.793      ; 9.426      ;
; -7.592 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.782      ; 9.414      ;
; -7.589 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.018      ; 8.647      ;
; -7.589 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 8.630      ;
; -7.587 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.782      ; 9.409      ;
; -7.569 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 8.610      ;
; -7.568 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.002     ; 8.606      ;
; -7.567 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.002     ; 8.605      ;
; -7.561 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.002     ; 8.599      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.681 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.077     ; 8.644      ;
; -8.497 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.075     ; 8.462      ;
; -8.433 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.087     ; 8.386      ;
; -8.404 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.070     ; 7.874      ;
; -8.396 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.075     ; 8.361      ;
; -8.384 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.064     ; 7.860      ;
; -8.356 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[5]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.082     ; 8.314      ;
; -8.346 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[6]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.091     ; 8.295      ;
; -8.334 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[10]                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.098     ; 8.276      ;
; -8.333 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[3]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.082     ; 8.291      ;
; -8.317 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.090     ; 7.767      ;
; -8.316 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.090     ; 7.766      ;
; -8.302 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[3]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.082     ; 8.260      ;
; -8.288 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.091     ; 8.237      ;
; -8.273 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.084     ; 8.229      ;
; -8.272 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[6]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 8.226      ;
; -8.272 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bk_colu[6]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 8.226      ;
; -8.249 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.085     ; 8.204      ;
; -8.233 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[6]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.079     ; 8.194      ;
; -8.210 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[2]                                                                                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.098     ; 8.152      ;
; -8.209 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.077     ; 8.172      ;
; -8.200 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[16]                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.101     ; 8.139      ;
; -8.169 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[16]                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.101     ; 8.108      ;
; -8.156 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.080     ; 7.616      ;
; -8.148 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.085     ; 8.103      ;
; -8.136 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.074     ; 7.602      ;
; -8.112 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[7]                                                                                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.098     ; 8.054      ;
; -8.099 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[5]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.091     ; 8.048      ;
; -8.099 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[4]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 8.053      ;
; -8.099 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bk_colu[4]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 8.053      ;
; -8.086 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[17]                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.101     ; 8.025      ;
; -8.084 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_colu[4]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.087     ; 8.037      ;
; -8.081 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_colu[6]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.101     ; 8.020      ;
; -8.080 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg7 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.972     ; 8.062      ;
; -8.080 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[19]                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.101     ; 8.019      ;
; -8.069 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.100     ; 7.509      ;
; -8.068 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.100     ; 7.508      ;
; -8.052 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.050     ; 8.042      ;
; -8.043 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.081     ; 8.002      ;
; -8.040 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.101     ; 7.979      ;
; -8.025 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.075     ; 7.990      ;
; -8.025 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.094     ; 7.971      ;
; -8.024 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[6]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.096     ; 7.968      ;
; -8.024 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bk_colu[6]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.096     ; 7.968      ;
; -8.017 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[6]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.070     ; 7.487      ;
; -8.000 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.082     ; 7.458      ;
; -7.985 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[6]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.089     ; 7.936      ;
; -7.984 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[5]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.073     ; 7.451      ;
; -7.974 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[5]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.095     ; 7.919      ;
; -7.974 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[4]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.090     ; 7.924      ;
; -7.974 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bk_colu[4]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.090     ; 7.924      ;
; -7.971 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|inpt45_len                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.075     ; 7.936      ;
; -7.969 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.082     ; 7.427      ;
; -7.964 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[6]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.076     ; 7.428      ;
; -7.961 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[17]                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.105     ; 7.896      ;
; -7.959 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_colu[4]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.091     ; 7.908      ;
; -7.946 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[5]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.082     ; 7.904      ;
; -7.941 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bk_colu[5]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 7.895      ;
; -7.939 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[0]                                                                                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.098     ; 7.881      ;
; -7.939 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[5]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 7.893      ;
; -7.939 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[2]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.070     ; 7.409      ;
; -7.937 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[2]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.070     ; 7.407      ;
; -7.936 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_size[1]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.100     ; 7.876      ;
; -7.936 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[6]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.091     ; 7.885      ;
; -7.932 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.070     ; 7.402      ;
; -7.924 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.075     ; 7.889      ;
; -7.924 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[10]                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.098     ; 7.866      ;
; -7.923 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[4]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.091     ; 7.872      ;
; -7.923 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_size[0]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.100     ; 7.863      ;
; -7.912 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.064     ; 7.388      ;
; -7.908 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[0]                                                                                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.098     ; 7.850      ;
; -7.905 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[11]                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.098     ; 7.847      ;
; -7.905 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[3]                                                                                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.098     ; 7.847      ;
; -7.900 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[3]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 7.854      ;
; -7.892 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[4]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.091     ; 7.841      ;
; -7.892 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_size[0]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.100     ; 7.832      ;
; -7.870 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_nusiz[2]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.053     ; 7.857      ;
; -7.869 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[3]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 7.823      ;
; -7.868 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.048     ; 7.860      ;
; -7.859 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_hmove[3]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.079     ; 7.820      ;
; -7.859 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe     ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[5]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.077     ; 7.322      ;
; -7.858 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[5]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.091     ; 7.807      ;
; -7.858 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[4]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 7.812      ;
; -7.858 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bk_colu[4]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 7.812      ;
; -7.855 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[1]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 7.809      ;
; -7.846 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_colu[1]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.087     ; 7.799      ;
; -7.845 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_hmove[2]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.075     ; 7.810      ;
; -7.845 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[17]                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.101     ; 7.784      ;
; -7.845 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.090     ; 7.295      ;
; -7.844 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -1.090     ; 7.294      ;
; -7.843 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_colu[4]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.087     ; 7.796      ;
; -7.839 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_priority                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.085     ; 7.794      ;
; -7.833 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_colu[6]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.111     ; 7.762      ;
; -7.832 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg7 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.982     ; 7.804      ;
; -7.832 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[19]                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.111     ; 7.761      ;
; -7.822 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a0_freq[4]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.082     ; 7.780      ;
; -7.816 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.091     ; 7.765      ;
; -7.811 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_size[1]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.104     ; 7.747      ;
; -7.801 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.084     ; 7.757      ;
; -7.800 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[6]                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -1.086     ; 7.754      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+--------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -4.840 ; debounce:inst2|count[5]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 5.903      ;
; -4.784 ; debounce:inst2|count[4]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 5.847      ;
; -4.641 ; debounce:inst2|count[5]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.681      ;
; -4.641 ; debounce:inst2|count[5]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.681      ;
; -4.641 ; debounce:inst2|count[5]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.681      ;
; -4.641 ; debounce:inst2|count[5]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.681      ;
; -4.641 ; debounce:inst2|count[5]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.681      ;
; -4.641 ; debounce:inst2|count[5]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.681      ;
; -4.641 ; debounce:inst2|count[5]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.681      ;
; -4.641 ; debounce:inst2|count[5]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.681      ;
; -4.641 ; debounce:inst2|count[5]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.681      ;
; -4.641 ; debounce:inst2|count[5]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.681      ;
; -4.638 ; debounce:inst2|count[6]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 5.701      ;
; -4.629 ; debounce:inst2|count[8]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 5.692      ;
; -4.585 ; debounce:inst2|count[4]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.625      ;
; -4.585 ; debounce:inst2|count[4]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.625      ;
; -4.585 ; debounce:inst2|count[4]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.625      ;
; -4.585 ; debounce:inst2|count[4]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.625      ;
; -4.585 ; debounce:inst2|count[4]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.625      ;
; -4.585 ; debounce:inst2|count[4]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.625      ;
; -4.585 ; debounce:inst2|count[4]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.625      ;
; -4.585 ; debounce:inst2|count[4]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.625      ;
; -4.585 ; debounce:inst2|count[4]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.625      ;
; -4.585 ; debounce:inst2|count[4]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.625      ;
; -4.570 ; debounce:inst2|count[0]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 5.633      ;
; -4.460 ; debounce:inst2|count[3]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 5.523      ;
; -4.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.479      ;
; -4.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.479      ;
; -4.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.479      ;
; -4.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.479      ;
; -4.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.479      ;
; -4.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.479      ;
; -4.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.479      ;
; -4.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.479      ;
; -4.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.479      ;
; -4.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.479      ;
; -4.430 ; debounce:inst2|count[8]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.470      ;
; -4.430 ; debounce:inst2|count[8]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.470      ;
; -4.430 ; debounce:inst2|count[8]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.470      ;
; -4.430 ; debounce:inst2|count[8]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.470      ;
; -4.430 ; debounce:inst2|count[8]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.470      ;
; -4.430 ; debounce:inst2|count[8]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.470      ;
; -4.430 ; debounce:inst2|count[8]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.470      ;
; -4.430 ; debounce:inst2|count[8]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.470      ;
; -4.430 ; debounce:inst2|count[8]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.470      ;
; -4.430 ; debounce:inst2|count[8]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.470      ;
; -4.430 ; debounce:inst2|count[1]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 5.493      ;
; -4.376 ; debounce:inst2|count[9]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 5.439      ;
; -4.371 ; debounce:inst2|count[0]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.411      ;
; -4.371 ; debounce:inst2|count[0]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.411      ;
; -4.371 ; debounce:inst2|count[0]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.411      ;
; -4.371 ; debounce:inst2|count[0]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.411      ;
; -4.371 ; debounce:inst2|count[0]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.411      ;
; -4.371 ; debounce:inst2|count[0]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.411      ;
; -4.371 ; debounce:inst2|count[0]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.411      ;
; -4.371 ; debounce:inst2|count[0]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.411      ;
; -4.371 ; debounce:inst2|count[0]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.411      ;
; -4.371 ; debounce:inst2|count[0]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.411      ;
; -4.261 ; debounce:inst2|count[3]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.301      ;
; -4.261 ; debounce:inst2|count[3]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.301      ;
; -4.261 ; debounce:inst2|count[3]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.301      ;
; -4.261 ; debounce:inst2|count[3]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.301      ;
; -4.261 ; debounce:inst2|count[3]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.301      ;
; -4.261 ; debounce:inst2|count[3]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.301      ;
; -4.261 ; debounce:inst2|count[3]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.301      ;
; -4.261 ; debounce:inst2|count[3]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.301      ;
; -4.261 ; debounce:inst2|count[3]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.301      ;
; -4.261 ; debounce:inst2|count[3]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.301      ;
; -4.235 ; debounce:inst2|xnew      ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 5.286      ;
; -4.231 ; debounce:inst2|count[1]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.271      ;
; -4.231 ; debounce:inst2|count[1]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.271      ;
; -4.231 ; debounce:inst2|count[1]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.271      ;
; -4.231 ; debounce:inst2|count[1]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.271      ;
; -4.231 ; debounce:inst2|count[1]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.271      ;
; -4.231 ; debounce:inst2|count[1]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.271      ;
; -4.231 ; debounce:inst2|count[1]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.271      ;
; -4.231 ; debounce:inst2|count[1]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.271      ;
; -4.231 ; debounce:inst2|count[1]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.271      ;
; -4.231 ; debounce:inst2|count[1]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.271      ;
; -4.211 ; debounce:inst2|count[2]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 5.274      ;
; -4.201 ; debounce:inst2|count[7]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 5.264      ;
; -4.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.217      ;
; -4.173 ; debounce:inst2|count[13] ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 5.224      ;
; -4.124 ; debounce:inst2|count[14] ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 5.175      ;
; -4.076 ; debounce:inst2|count[16] ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 5.127      ;
; -4.040 ; debounce:inst2|count[17] ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 5.091      ;
; -4.036 ; debounce:inst2|xnew      ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 5.064      ;
; -4.036 ; debounce:inst2|xnew      ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 5.064      ;
; -4.036 ; debounce:inst2|xnew      ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 5.064      ;
; -4.036 ; debounce:inst2|xnew      ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 5.064      ;
; -4.036 ; debounce:inst2|xnew      ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 5.064      ;
+--------+--------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.834 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.029      ; 0.805      ;
; -2.834 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.029      ; 0.805      ;
; -2.334 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.029      ; 0.805      ;
; -2.334 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.029      ; 0.805      ;
; -1.381 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.029      ; 2.258      ;
; -1.233 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.029      ; 2.406      ;
; -1.232 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.029      ; 2.407      ;
; -1.101 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.028      ; 2.537      ;
; -1.062 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.028      ; 2.576      ;
; -0.881 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.029      ; 2.258      ;
; -0.872 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.039      ; 2.777      ;
; -0.871 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.039      ; 2.778      ;
; -0.870 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.039      ; 2.779      ;
; -0.733 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.029      ; 2.406      ;
; -0.732 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.029      ; 2.407      ;
; -0.633 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.029      ; 3.006      ;
; -0.601 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.028      ; 2.537      ;
; -0.586 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.028      ; 3.052      ;
; -0.585 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.028      ; 3.053      ;
; -0.575 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.029      ; 3.064      ;
; -0.572 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.039      ; 3.077      ;
; -0.562 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.028      ; 2.576      ;
; -0.475 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.022      ; 3.157      ;
; -0.372 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.039      ; 2.777      ;
; -0.371 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.039      ; 2.778      ;
; -0.370 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.039      ; 2.779      ;
; -0.293 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.009      ; 3.326      ;
; -0.233 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 3.053      ; 3.430      ;
; -0.133 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.029      ; 3.006      ;
; -0.086 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.028      ; 3.052      ;
; -0.085 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.028      ; 3.053      ;
; -0.075 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.029      ; 3.064      ;
; -0.072 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.039      ; 3.077      ;
; 0.010  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_ctrl[0]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[4]            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.773      ; 1.089      ;
; 0.025  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.022      ; 3.157      ;
; 0.207  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.009      ; 3.326      ;
; 0.267  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 3.053      ; 3.430      ;
; 0.286  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[2]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.773      ; 1.365      ;
; 0.291  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[0]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.773      ; 1.370      ;
; 0.292  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[5]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.773      ; 1.371      ;
; 0.299  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[3]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.773      ; 1.378      ;
; 0.467  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_ctrl[1]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[4]            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.773      ; 1.546      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[1]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[1]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[0]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[0]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[2]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[2]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[1]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[1]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[3]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[3]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[0]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[0]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|scan_clk           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|scan_clk           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|scan_en            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|scan_en            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[2]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[2]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|scan_clk           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|scan_clk           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[2]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[2]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|scan_en            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|scan_en            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[0]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[0]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[4]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[4]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[6]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[6]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[10]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[10]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[8]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[8]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[13]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[13]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[1]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[1]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[1]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[1]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[3]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[3]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_cnt                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_cnt                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|center                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|center                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[7]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[7]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[5]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[5]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[12]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[12]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[9]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[9]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[11]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[11]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|wsync                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|wsync                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.805      ;
; 0.534  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_hmove[0]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.773      ; 1.613      ;
; 0.535  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[3]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.773      ; 1.614      ;
; 0.536  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|inpt45_len                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|inpt4_l                      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.773      ; 1.615      ;
; 0.708  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_hmove[3]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.773      ; 1.787      ;
; 0.724  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_ctrl[2]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[3]            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.775      ; 1.805      ;
; 0.740  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[0]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 1.046      ;
; 0.743  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[1]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[0]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 1.049      ;
; 0.744  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 1.050      ;
; 0.748  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[3]            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[2]            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 1.054      ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.326 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cyclePreIndirect                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.211      ; 2.191      ;
; -1.326 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleIndirect                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.211      ; 2.191      ;
; -1.326 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cyclePreRead                                                              ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.211      ; 2.191      ;
; -1.326 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cyclePreWrite                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.211      ; 2.191      ;
; -1.326 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleRead2                                                                ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.211      ; 2.191      ;
; -1.018 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycle2                                                                    ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 2.483      ;
; -0.886 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycle3                                                                    ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 2.615      ;
; -0.886 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleJump                                                                 ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 2.615      ;
; -0.886 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleEnd                                                                  ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 2.615      ;
; -0.886 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleBranchTaken                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 2.615      ;
; -0.886 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleBranchPage                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 2.615      ;
; -0.886 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.opcodeFetch                                                               ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 2.615      ;
; -0.700 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[34]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.222      ; 2.828      ;
; -0.687 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack1                                                               ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.221      ; 2.840      ;
; -0.447 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack2                                                               ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.216      ; 3.075      ;
; -0.446 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack4                                                               ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.216      ; 3.076      ;
; -0.411 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack3                                                               ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.216      ; 3.111      ;
; -0.411 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleRead                                                                 ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.216      ; 3.111      ;
; -0.409 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[43]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.229      ; 3.126      ;
; -0.377 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[41]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.200      ; 3.129      ;
; -0.377 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theOpcode[7]                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.200      ; 3.129      ;
; -0.377 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theOpcode[6]                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.200      ; 3.129      ;
; -0.241 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleRmw                                                                  ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.191      ; 3.256      ;
; -0.241 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleWrite                                                                ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.191      ; 3.256      ;
; -0.235 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[11]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.220      ; 3.291      ;
; -0.070 ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.217      ; 3.453      ;
; 0.310  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[8]                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.219      ; 3.835      ;
; 0.336  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[18]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.220      ; 3.862      ;
; 0.409  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[14]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.200      ; 3.915      ;
; 0.496  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[12]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.219      ; 4.021      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|V                            ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|V                                                                                     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|I                            ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|I                                                                                     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|C                            ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|C                                                                                     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.519  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[25]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.200      ; 4.025      ;
; 0.525  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[6]                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.190      ; 4.021      ;
; 0.575  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[12]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 4.076      ;
; 0.592  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[40]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.211      ; 4.109      ;
; 0.604  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[24]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.200      ; 4.110      ;
; 0.609  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[15]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.197      ; 4.112      ;
; 0.646  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[14]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.223      ; 4.175      ;
; 0.669  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[9]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.222      ; 4.197      ;
; 0.745  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[7]                   ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|I                                                                                     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.051      ;
; 0.746  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.opcodeFetch      ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycle2                                                                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.052      ;
; 0.773  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[21]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.198      ; 4.277      ;
; 0.775  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[1]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 4.276      ;
; 0.775  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack4      ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleRead                                                                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.081      ;
; 0.778  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[3]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.216      ; 4.300      ;
; 0.785  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[22]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 4.286      ;
; 0.825  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[6]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.220      ; 4.351      ;
; 0.833  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.227      ; 4.366      ;
; 0.859  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[33]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.222      ; 4.387      ;
; 0.897  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[2]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.197      ; 4.400      ;
; 0.900  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[16]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 4.401      ;
; 0.918  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[11]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.223      ; 4.447      ;
; 0.954  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[42]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.218      ; 4.478      ;
; 0.958  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[17]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 4.459      ;
; 0.962  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[20]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.195      ; 4.463      ;
; 0.972  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[13]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.225      ; 4.503      ;
; 0.975  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[15]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.227      ; 4.508      ;
; 0.995  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.202      ; 4.503      ;
; 1.001  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[13]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.220      ; 4.527      ;
; 1.019  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.218      ; 4.543      ;
; 1.035  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[19]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.216      ; 4.557      ;
; 1.045  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[7]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.220      ; 4.571      ;
; 1.078  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[36]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.200      ; 4.584      ;
; 1.088  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[23]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.202      ; 4.596      ;
; 1.088  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[5]                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.190      ; 4.584      ;
; 1.112  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[32]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.202      ; 4.620      ;
; 1.115  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycle2           ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleBranchTaken                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.421      ;
; 1.137  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleJump        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleEnd                                                                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.443      ;
; 1.145  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[12]                   ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[12]                                                                                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.451      ;
; 1.161  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[10]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.225      ; 4.692      ;
; 1.165  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[39]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.216      ; 4.687      ;
; 1.172  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[5]                         ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[5]                                                                                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.478      ;
; 1.173  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[7]                         ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[7]                                                                                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.479      ;
; 1.229  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6]                         ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6]                                                                                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.535      ;
; 1.230  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]                         ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]                                                                                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.536      ;
; 1.244  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleBranchTaken ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleBranchPage                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.550      ;
; 1.290  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.202      ; 4.798      ;
; 1.293  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.218      ; 4.817      ;
; 1.339  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[27]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.216      ; 4.861      ;
; 1.339  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theOpcode[5]                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.200      ; 4.845      ;
; 1.354  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[5]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.200      ; 4.860      ;
; 1.384  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[38]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.216      ; 4.906      ;
; 1.431  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[2]                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.190      ; 4.927      ;
; 1.432  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.217      ; 4.955      ;
; 1.434  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg6 ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.361      ; 5.062      ;
; 1.447  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[10]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.207      ; 4.960      ;
; 1.452  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[37]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.198      ; 4.956      ;
; 1.459  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[35]                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.197      ; 4.962      ;
; 1.461  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[4]                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.216      ; 4.983      ;
; 1.483  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[8]                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[8]                                                                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.789      ;
; 1.486  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cyclePreIndirect ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleIndirect                                                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.792      ;
; 1.492  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[13]                       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[13]                                                                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.002      ; 1.800      ;
; 1.511  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                    ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[9]                                                                                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; -0.005     ; 1.812      ;
; 1.518  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[10]                       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[10]                                                                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.002      ; 1.826      ;
; 1.530  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[11]                       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[11]                                                                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.836      ;
; 1.534  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack3      ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack4                                                               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 0.000      ; 1.840      ;
; 1.550  ; A2601Master:inst|rst                                                                     ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 3.217      ; 5.073      ;
; 1.599  ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[10]                   ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[10]                                                                                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; -0.002     ; 1.903      ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                                 ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.092 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.103      ; 0.805      ;
; 0.092 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.103      ; 0.805      ;
; 0.748 ; A2601Master:inst|debounce:ms_dbounce0|count[19]              ; A2601Master:inst|debounce:ms_dbounce0|count[19]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; A2601Master:inst|debounce:ms_dbounce1|count[19]              ; A2601Master:inst|debounce:ms_dbounce1|count[19]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 1.144 ; A2601Master:inst|sys_clk_dvdr[1]                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.451      ;
; 1.166 ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.172 ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; A2601Master:inst|sys_clk_dvdr[3]                             ; A2601Master:inst|sys_clk_dvdr[3]                             ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; A2601Master:inst|debounce:ms_dbounce1|count[7]               ; A2601Master:inst|debounce:ms_dbounce1|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; A2601Master:inst|debounce:ms_dbounce1|count[8]               ; A2601Master:inst|debounce:ms_dbounce1|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.486      ;
; 1.182 ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.488      ;
; 1.186 ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.215 ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.521      ;
; 1.216 ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.522      ;
; 1.220 ; A2601Master:inst|sys_clk_dvdr[4]                             ; A2601Master:inst|sys_clk_dvdr[4]                             ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.226 ; A2601Master:inst|debounce:ms_dbounce0|count[0]               ; A2601Master:inst|debounce:ms_dbounce0|count[0]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; A2601Master:inst|debounce:ms_dbounce1|count[0]               ; A2601Master:inst|debounce:ms_dbounce1|count[0]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.233 ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.539      ;
; 1.233 ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.541      ;
; 1.236 ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.542      ;
; 1.570 ; A2601Master:inst|sys_clk_dvdr[0]                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.876      ;
; 1.604 ; A2601Master:inst|sys_clk_dvdr[0]                             ; A2601Master:inst|sys_clk_dvdr[1]                             ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.909      ;
; 1.645 ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.645 ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.654 ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.655 ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; A2601Master:inst|debounce:ms_dbounce1|count[7]               ; A2601Master:inst|debounce:ms_dbounce1|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.659 ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.965      ;
; 1.661 ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.967      ;
; 1.665 ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.971      ;
; 1.666 ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.972      ;
; 1.666 ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.972      ;
; 1.695 ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ; A2601Master:inst|debounce:ms_dbounce1|count[19]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.001      ;
; 1.696 ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ; A2601Master:inst|debounce:ms_dbounce0|count[19]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.002      ;
; 1.702 ; A2601Master:inst|debounce:ms_dbounce1|count[0]               ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.702 ; A2601Master:inst|debounce:ms_dbounce0|count[0]               ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.706 ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.713 ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.019      ;
; 1.713 ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.020      ;
; 1.714 ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; A2601Master:inst|debounce:ms_dbounce1|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.020      ;
; 1.714 ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.020      ;
; 1.714 ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.020      ;
; 1.715 ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.021      ;
; 1.715 ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.021      ;
; 1.716 ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.022      ;
; 1.731 ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.037      ;
; 1.731 ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.037      ;
; 1.740 ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.046      ;
; 1.741 ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; A2601Master:inst|debounce:ms_dbounce1|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.048      ;
; 1.745 ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.051      ;
; 1.747 ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.053      ;
; 1.751 ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.057      ;
; 1.751 ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.057      ;
; 1.751 ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.057      ;
; 1.751 ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.057      ;
; 1.752 ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.058      ;
; 1.761 ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.067      ;
; 1.762 ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.068      ;
; 1.766 ; A2601Master:inst|sys_clk_dvdr[3]                             ; A2601Master:inst|sys_clk_dvdr[4]                             ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.072      ;
; 1.776 ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.082      ;
; 1.776 ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.082      ;
; 1.790 ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 2.081      ;
; 1.799 ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.105      ;
; 1.799 ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.105      ;
; 1.800 ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; A2601Master:inst|debounce:ms_dbounce1|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.106      ;
; 1.800 ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.106      ;
; 1.800 ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.106      ;
; 1.800 ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.106      ;
; 1.801 ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.107      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.499 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_reflect                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_reflect         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_vdel                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_vdel            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_enable                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_enable          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_vdel                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_vdel            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_enable                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_enable          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_vdel                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_vdel            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vsync                     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vsync              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.805      ;
; 0.620 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[1]      ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.141      ; 3.067      ;
; 0.743 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[1]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[1]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.049      ;
; 0.900 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[3]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[3]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.206      ;
; 0.904 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[2]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[2]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.210      ;
; 1.199 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[2]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.505      ;
; 1.201 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[7]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.507      ;
; 1.206 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ennew                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_enold           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.512      ;
; 1.215 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[0]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[0]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.521      ;
; 1.377 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[5]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[5]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.001     ; 1.682      ;
; 1.389 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[7]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[7]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.001     ; 1.694      ;
; 1.538 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.844      ;
; 1.539 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[6]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[6]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.001     ; 1.844      ;
; 1.543 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[4]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[4]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.001     ; 1.848      ;
; 1.546 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.852      ;
; 1.547 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.853      ;
; 1.638 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[1]             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[1]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 1.944      ;
; 1.682 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[1]      ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.141      ; 4.129      ;
; 1.747 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.053      ;
; 1.755 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.061      ;
; 1.756 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.062      ;
; 1.915 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[2]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[2]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.007     ; 2.214      ;
; 1.916 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[7]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.222      ;
; 1.917 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[9]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.223      ;
; 1.976 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.282      ;
; 1.979 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.285      ;
; 1.980 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[7]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[7]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.007     ; 2.279      ;
; 1.992 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[3]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[3]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.007     ; 2.291      ;
; 1.993 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_hmove[1]        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.010     ; 2.289      ;
; 2.011 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.317      ;
; 2.017 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.323      ;
; 2.017 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.323      ;
; 2.018 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.324      ;
; 2.044 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[1]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[1]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.007     ; 2.343      ;
; 2.066 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[1]      ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.139      ; 4.511      ;
; 2.072 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[1]       ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.133      ; 4.511      ;
; 2.161 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.467      ;
; 2.167 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]              ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.473      ;
; 2.185 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[3]              ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[3]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.491      ;
; 2.185 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.491      ;
; 2.188 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.494      ;
; 2.215 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[2]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.521      ;
; 2.220 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.526      ;
; 2.226 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.532      ;
; 2.226 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.532      ;
; 2.227 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.533      ;
; 2.233 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[6]              ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[6]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.539      ;
; 2.263 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[5]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.569      ;
; 2.266 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.572      ;
; 2.268 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.574      ;
; 2.275 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vsync              ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.146      ; 4.727      ;
; 2.279 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]              ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.585      ;
; 2.294 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[1]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.600      ;
; 2.319 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[0]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.625      ;
; 2.341 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[3]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.647      ;
; 2.349 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[3]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.655      ;
; 2.350 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[3]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.656      ;
; 2.355 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_hmove[1]        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.010     ; 2.651      ;
; 2.360 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_ctrl[1]         ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.127      ; 4.793      ;
; 2.370 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[6] ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[6]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; -0.500       ; -0.001     ; 2.175      ;
; 2.378 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[4]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[4]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.007     ; 2.677      ;
; 2.384 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_enable          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.115      ; 4.805      ;
; 2.385 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_enable          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.115      ; 4.806      ;
; 2.385 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a0_ctrl[1]         ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.115      ; 4.806      ;
; 2.388 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_hmove[1]        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.010     ; 2.684      ;
; 2.394 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[0]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[0]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.007     ; 2.693      ;
; 2.398 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.704      ;
; 2.410 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[5]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[5]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.007     ; 2.709      ;
; 2.447 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[5]              ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[5]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.753      ;
; 2.475 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.781      ;
; 2.477 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.783      ;
; 2.481 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[7]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.787      ;
; 2.497 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a0_freq[1]         ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.133      ; 4.936      ;
; 2.497 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[6]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[6]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.007     ; 2.796      ;
; 2.504 ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[0]      ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.104      ; 4.914      ;
; 2.505 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[1]       ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.131      ; 4.942      ;
; 2.507 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[1]       ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.131      ; 4.944      ;
; 2.511 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[9]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.817      ;
; 2.513 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[1]             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[1]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.002      ; 2.821      ;
; 2.525 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_freq[1]         ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 2.129      ; 4.960      ;
; 2.530 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.018     ; 2.818      ;
; 2.570 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_hmove[0]        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.010     ; 2.866      ;
; 2.586 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_hmove[2]        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.006      ; 2.898      ;
; 2.596 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[1]              ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[1]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.902      ;
; 2.599 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.905      ;
; 2.610 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[6]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.018     ; 2.898      ;
; 2.614 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[3]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.018     ; 2.902      ;
; 2.616 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.018     ; 2.904      ;
; 2.616 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[5]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.018     ; 2.904      ;
; 2.616 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[1]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.018     ; 2.904      ;
; 2.636 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[5]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.942      ;
; 2.637 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[7]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 2.943      ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                       ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; debounce:inst2|clean     ; debounce:inst2|clean     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.766 ; debounce:inst2|count[19] ; debounce:inst2|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 1.164 ; debounce:inst2|count[1]  ; debounce:inst2|count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; debounce:inst2|count[10] ; debounce:inst2|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.176 ; debounce:inst2|count[5]  ; debounce:inst2|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; debounce:inst2|count[3]  ; debounce:inst2|count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; debounce:inst2|count[7]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; debounce:inst2|count[8]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; debounce:inst2|count[9]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.483      ;
; 1.185 ; debounce:inst2|count[11] ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; debounce:inst2|count[12] ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; debounce:inst2|count[14] ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; debounce:inst2|count[17] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.493      ;
; 1.217 ; debounce:inst2|count[0]  ; debounce:inst2|count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.523      ;
; 1.224 ; debounce:inst2|count[4]  ; debounce:inst2|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.530      ;
; 1.225 ; debounce:inst2|count[18] ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.531      ;
; 1.229 ; debounce:inst2|count[2]  ; debounce:inst2|count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.535      ;
; 1.234 ; debounce:inst2|count[13] ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; debounce:inst2|count[15] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; debounce:inst2|count[16] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.541      ;
; 1.469 ; debounce:inst2|count[6]  ; debounce:inst2|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.775      ;
; 1.645 ; debounce:inst2|count[10] ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.951      ;
; 1.655 ; debounce:inst2|count[5]  ; debounce:inst2|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; debounce:inst2|count[7]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; debounce:inst2|count[8]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; debounce:inst2|count[3]  ; debounce:inst2|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.962      ;
; 1.664 ; debounce:inst2|count[11] ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.970      ;
; 1.665 ; debounce:inst2|count[12] ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; debounce:inst2|count[14] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.971      ;
; 1.693 ; debounce:inst2|count[0]  ; debounce:inst2|count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.999      ;
; 1.704 ; debounce:inst2|count[4]  ; debounce:inst2|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.010      ;
; 1.705 ; debounce:inst2|count[18] ; debounce:inst2|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.011      ;
; 1.709 ; debounce:inst2|count[2]  ; debounce:inst2|count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.015      ;
; 1.714 ; debounce:inst2|count[13] ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.020      ;
; 1.715 ; debounce:inst2|count[16] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.021      ;
; 1.715 ; debounce:inst2|count[15] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.021      ;
; 1.731 ; debounce:inst2|count[10] ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.037      ;
; 1.741 ; debounce:inst2|count[5]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; debounce:inst2|count[7]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; debounce:inst2|count[3]  ; debounce:inst2|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.048      ;
; 1.750 ; debounce:inst2|count[11] ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.056      ;
; 1.751 ; debounce:inst2|count[12] ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.057      ;
; 1.751 ; debounce:inst2|count[14] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.057      ;
; 1.753 ; debounce:inst2|count[9]  ; debounce:inst2|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.071      ;
; 1.753 ; debounce:inst2|count[1]  ; debounce:inst2|count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.059      ;
; 1.776 ; debounce:inst2|count[17] ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.082      ;
; 1.790 ; debounce:inst2|count[4]  ; debounce:inst2|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.096      ;
; 1.795 ; debounce:inst2|count[2]  ; debounce:inst2|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.101      ;
; 1.800 ; debounce:inst2|count[13] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.106      ;
; 1.801 ; debounce:inst2|count[15] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.107      ;
; 1.817 ; debounce:inst2|count[10] ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.123      ;
; 1.819 ; debounce:inst2|count[8]  ; debounce:inst2|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.137      ;
; 1.827 ; debounce:inst2|count[5]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.133      ;
; 1.828 ; debounce:inst2|count[3]  ; debounce:inst2|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.134      ;
; 1.836 ; debounce:inst2|count[11] ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.142      ;
; 1.837 ; debounce:inst2|count[12] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.143      ;
; 1.837 ; debounce:inst2|count[14] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.143      ;
; 1.839 ; debounce:inst2|count[9]  ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.157      ;
; 1.839 ; debounce:inst2|count[1]  ; debounce:inst2|count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.145      ;
; 1.862 ; debounce:inst2|count[17] ; debounce:inst2|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.168      ;
; 1.876 ; debounce:inst2|count[4]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.182      ;
; 1.881 ; debounce:inst2|count[2]  ; debounce:inst2|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.187      ;
; 1.883 ; debounce:inst2|count[0]  ; debounce:inst2|count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.189      ;
; 1.886 ; debounce:inst2|count[13] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.192      ;
; 1.903 ; debounce:inst2|count[10] ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.209      ;
; 1.905 ; debounce:inst2|count[16] ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.211      ;
; 1.905 ; debounce:inst2|count[7]  ; debounce:inst2|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.223      ;
; 1.905 ; debounce:inst2|count[8]  ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.223      ;
; 1.913 ; debounce:inst2|count[5]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.219      ;
; 1.914 ; debounce:inst2|count[3]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.220      ;
; 1.922 ; debounce:inst2|count[11] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.228      ;
; 1.923 ; debounce:inst2|count[12] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.229      ;
; 1.925 ; debounce:inst2|count[9]  ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.243      ;
; 1.925 ; debounce:inst2|count[1]  ; debounce:inst2|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.231      ;
; 1.948 ; debounce:inst2|count[6]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.254      ;
; 1.962 ; debounce:inst2|count[4]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.268      ;
; 1.967 ; debounce:inst2|count[2]  ; debounce:inst2|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.273      ;
; 1.969 ; debounce:inst2|count[0]  ; debounce:inst2|count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.275      ;
; 1.972 ; debounce:inst2|count[13] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.278      ;
; 1.984 ; debounce:inst2|xnew      ; debounce:inst2|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.290      ;
; 1.984 ; debounce:inst2|xnew      ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.290      ;
; 1.984 ; debounce:inst2|xnew      ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.290      ;
; 1.984 ; debounce:inst2|xnew      ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.290      ;
; 1.984 ; debounce:inst2|xnew      ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.290      ;
; 1.984 ; debounce:inst2|xnew      ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.290      ;
; 1.984 ; debounce:inst2|xnew      ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.290      ;
; 1.984 ; debounce:inst2|xnew      ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.290      ;
; 1.984 ; debounce:inst2|xnew      ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.290      ;
; 1.984 ; debounce:inst2|xnew      ; debounce:inst2|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.290      ;
; 1.989 ; debounce:inst2|count[10] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.295      ;
; 1.991 ; debounce:inst2|count[16] ; debounce:inst2|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.297      ;
; 1.991 ; debounce:inst2|count[15] ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.297      ;
; 1.991 ; debounce:inst2|count[7]  ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.309      ;
; 1.991 ; debounce:inst2|count[8]  ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.309      ;
; 2.000 ; debounce:inst2|count[3]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.306      ;
; 2.008 ; debounce:inst2|count[11] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.314      ;
; 2.009 ; debounce:inst2|count[12] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.315      ;
; 2.011 ; debounce:inst2|count[9]  ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.329      ;
; 2.011 ; debounce:inst2|count[1]  ; debounce:inst2|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.317      ;
; 2.027 ; debounce:inst2|count[14] ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.333      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[0]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[0]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[1]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[1]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[2]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[2]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[3]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[3]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[4]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[4]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[5]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[5]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[6]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[6]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[0]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[0]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[1]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[1]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[2]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[2]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[3]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[3]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[4]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[4]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[5]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[5]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[6]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[6]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[0]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[0]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[1]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[1]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[2]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[2]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[3]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[3]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[4]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[4]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[5]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[5]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[6]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[6]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0]                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0]                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[1]                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[1]                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[0]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[0]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[1]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[1]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[3]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[3]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|C                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|C                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|D                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|D                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|I                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|I                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|N                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|N                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[0]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[0]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[10]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[10]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[11]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[11]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[12]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[12]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[13]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[13]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[14]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[14]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[15]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[15]                                                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[1]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[1]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[2]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[2]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[3]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[3]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[4]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[4]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[5]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[5]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[6]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[6]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[7]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[7]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[8]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[8]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[9]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[9]                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[2]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[2]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[4]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[4]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[5]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[5]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[7]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[7]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[3]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[3]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[4]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[4]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[5]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[5]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[6]                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[6]                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|clean      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|clean      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[10]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[10]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[11]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[11]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[12]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[12]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[13]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[13]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[14]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[14]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[15]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[15]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[16]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[16]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[17]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[17]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[18]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[18]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[19]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[19]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[1]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[1]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[2]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[2]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[3]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[3]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[4]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[4]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[5]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[5]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[6]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[6]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[7]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[7]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[8]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[8]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[9]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[9]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|xnew       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|xnew       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|clean|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|clean|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[19]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[19]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|xnew|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|xnew|clk            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[0]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[0]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[1]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[1]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[2]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[2]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[3]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[3]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[0]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[0]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[1]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[1]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[2]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[2]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[3]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[3]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[4]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[4]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[0]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[0]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[1]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[1]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[2]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[2]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[3]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[3]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[0]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[0]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[1]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[1]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[2]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[2]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[3]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[3]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[4]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[4]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[1]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[1]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[2]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[2]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[3]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[3]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[4]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[4]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[5]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[5]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start2            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start2            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ec                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ec                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|center                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|center                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[0]               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[0]               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[1]               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[1]               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr|d[0]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr|d[0]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr|d[1]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr|d[1]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[0]                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[0]                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[10]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[10]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[11]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[11]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[12]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[12]                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------+
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0]           ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0]           ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1]           ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1]           ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2]           ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2]           ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3]           ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3]           ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4]           ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4]           ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5]           ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5]           ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6]           ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6]           ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7]           ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7]           ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[2] ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[2] ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|clean                  ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|clean                  ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[0]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[0]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[15]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[15]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[19]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[19]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|xnew                   ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|xnew                   ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|clean                  ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|clean                  ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[0]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[0]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[19]              ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[19]              ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ;
; 7.488 ; 8.730        ; 1.242          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ;
; 7.488 ; 8.730        ; 1.242          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_14'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; 34.921 ; 34.921       ; 0.000          ; High Pulse Width ; CLOCK_14 ; Rise       ; CLOCK_14|combout                    ;
; 34.921 ; 34.921       ; 0.000          ; Low Pulse Width  ; CLOCK_14 ; Rise       ; CLOCK_14|combout                    ;
; 34.921 ; 34.921       ; 0.000          ; High Pulse Width ; CLOCK_14 ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 34.921 ; 34.921       ; 0.000          ; Low Pulse Width  ; CLOCK_14 ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 34.921 ; 34.921       ; 0.000          ; High Pulse Width ; CLOCK_14 ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 34.921 ; 34.921       ; 0.000          ; Low Pulse Width  ; CLOCK_14 ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 66.901 ; 69.842       ; 2.941          ; Port Rate        ; CLOCK_14 ; Rise       ; CLOCK_14                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 15.110 ; 15.110 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 11.945 ; 11.945 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 13.966 ; 13.966 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 12.871 ; 12.871 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 15.110 ; 15.110 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.260 ; 14.260 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 12.776 ; 12.776 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 11.400 ; 11.400 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 13.091 ; 13.091 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 12.312 ; 12.312 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.977 ; 14.977 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.806 ; 14.806 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 13.681 ; 13.681 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.610 ; 14.610 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.977 ; 14.977 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.710 ; 14.710 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.000 ; 14.000 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 13.943 ; 13.943 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.710 ; 14.710 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.443 ; 12.443 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.421 ; 10.421 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.310 ; 12.310 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.279 ; 11.279 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.443 ; 12.443 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.550 ; 11.550 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.092 ; 11.092 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.135 ; 10.135 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.808 ; 11.808 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.029 ; 11.029 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.694 ; 13.694 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.237 ; 13.237 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.029 ; 12.029 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.095 ; 13.095 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.694 ; 13.694 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.427 ; 13.427 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.151 ; 12.151 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.428 ; 12.428 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.427 ; 13.427 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.479 ; 11.479 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.218 ; 10.218 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.479 ; 11.479 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.848 ; 10.848 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.265 ; 11.265 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.717 ; 10.717 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.477 ; 10.477 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 9.296  ; 9.296  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.031 ; 11.031 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.252 ; 10.252 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.917 ; 12.917 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.404 ; 12.404 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.414 ; 11.414 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.256 ; 12.256 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.917 ; 12.917 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.650 ; 12.650 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.973 ; 10.973 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.589 ; 11.589 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.650 ; 12.650 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 5.809  ; 5.809  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; Reset     ; CLOCK_50                                                     ; 6.887  ; 6.887  ; Rise       ; CLOCK_50                                                     ;
; pb_in[*]  ; CLOCK_14                                                     ; 12.946 ; 12.946 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[0] ; CLOCK_14                                                     ; 11.006 ; 11.006 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[1] ; CLOCK_14                                                     ; 12.946 ; 12.946 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+-----------+--------------------------------------------------------------+---------+---------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+---------+---------+------------+--------------------------------------------------------------+
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -7.023  ; -7.023  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -8.436  ; -8.436  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -10.908 ; -10.908 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -9.377  ; -9.377  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -9.854  ; -9.854  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -9.842  ; -9.842  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -7.812  ; -7.812  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -7.023  ; -7.023  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -8.740  ; -8.740  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -7.961  ; -7.961  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -9.333  ; -9.333  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -10.272 ; -10.272 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -9.333  ; -9.333  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -10.275 ; -10.275 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -10.626 ; -10.626 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -9.608  ; -9.608  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -9.801  ; -9.801  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -9.608  ; -9.608  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -10.359 ; -10.359 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -6.977  ; -6.977  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.397  ; -9.397  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -11.416 ; -11.416 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.243 ; -10.243 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.758 ; -10.758 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.112  ; -9.112  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -6.977  ; -6.977  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -7.955  ; -7.955  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.124 ; -10.124 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.345  ; -9.345  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.669  ; -9.669  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.996 ; -10.996 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.669  ; -9.669  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -11.207 ; -11.207 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -12.010 ; -12.010 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.441 ; -10.441 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.441 ; -10.441 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.540 ; -10.540 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -11.743 ; -11.743 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -7.239  ; -7.239  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -8.802  ; -8.802  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.761  ; -9.761  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.125 ; -10.125 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.566 ; -10.566 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.660  ; -9.660  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.221  ; -9.221  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -7.239  ; -7.239  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.677 ; -10.677 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.898  ; -9.898  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.158 ; -10.158 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -11.347 ; -11.347 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.158 ; -10.158 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.491 ; -10.491 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -12.563 ; -12.563 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.824  ; -9.824  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -10.274 ; -10.274 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -9.824  ; -9.824  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -12.296 ; -12.296 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -5.543  ; -5.543  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; Reset     ; CLOCK_50                                                     ; -4.444  ; -4.444  ; Rise       ; CLOCK_50                                                     ;
; pb_in[*]  ; CLOCK_14                                                     ; -7.883  ; -7.883  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[0] ; CLOCK_14                                                     ; -7.883  ; -7.883  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[1] ; CLOCK_14                                                     ; -8.364  ; -8.364  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+-----------+--------------------------------------------------------------+---------+---------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                   ;
+------------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+------------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; a_out[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 10.120 ; 10.120 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 8.506  ; 8.506  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 7.958  ; 7.958  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.444  ; 9.444  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.044  ; 9.044  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.109  ; 9.109  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.976  ; 9.976  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.730  ; 9.730  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.411  ; 9.411  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[8]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 10.120 ; 10.120 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.050  ; 9.050  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[10] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 7.834  ; 7.834  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[11] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 8.534  ; 8.534  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[12] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 7.949  ; 7.949  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.256 ; 10.256 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 9.548  ; 9.548  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.006 ; 10.006 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.108 ; 10.108 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.227 ; 10.227 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.256 ; 10.256 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.891 ; 12.891 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.182 ; 12.182 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.641 ; 12.641 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.743 ; 12.743 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.862 ; 12.862 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.891 ; 12.891 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; cv[*]      ; CLOCK_14                                                     ; 5.422  ; 5.422  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[0]     ; CLOCK_14                                                     ; 5.422  ; 5.422  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[1]     ; CLOCK_14                                                     ; 5.056  ; 5.056  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[2]     ; CLOCK_14                                                     ; 5.020  ; 5.020  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[3]     ; CLOCK_14                                                     ; 4.666  ; 4.666  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[4]     ; CLOCK_14                                                     ; 5.009  ; 5.009  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[5]     ; CLOCK_14                                                     ; 5.038  ; 5.038  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[6]     ; CLOCK_14                                                     ; 5.038  ; 5.038  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[7]     ; CLOCK_14                                                     ; 5.037  ; 5.037  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+------------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                           ;
+------------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+------------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; a_out[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 7.834  ; 7.834  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 8.506  ; 8.506  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 7.958  ; 7.958  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.444  ; 9.444  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.044  ; 9.044  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.109  ; 9.109  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.976  ; 9.976  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.730  ; 9.730  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.411  ; 9.411  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[8]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 10.120 ; 10.120 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.050  ; 9.050  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[10] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 7.834  ; 7.834  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[11] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 8.534  ; 8.534  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[12] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 7.949  ; 7.949  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 9.470  ; 9.470  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 9.511  ; 9.511  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 9.470  ; 9.470  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 9.509  ; 9.509  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 9.533  ; 9.533  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 9.963  ; 9.963  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 11.242 ; 11.242 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 11.285 ; 11.285 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 11.274 ; 11.274 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 11.242 ; 11.242 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 11.266 ; 11.266 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 11.696 ; 11.696 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; cv[*]      ; CLOCK_14                                                     ; 4.666  ; 4.666  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[0]     ; CLOCK_14                                                     ; 5.422  ; 5.422  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[1]     ; CLOCK_14                                                     ; 5.056  ; 5.056  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[2]     ; CLOCK_14                                                     ; 5.020  ; 5.020  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[3]     ; CLOCK_14                                                     ; 4.666  ; 4.666  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[4]     ; CLOCK_14                                                     ; 5.009  ; 5.009  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[5]     ; CLOCK_14                                                     ; 5.038  ; 5.038  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[6]     ; CLOCK_14                                                     ; 5.038  ; 5.038  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[7]     ; CLOCK_14                                                     ; 5.037  ; 5.037  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+------------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                              ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0]                            ; -4.385 ; -136.790      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -4.360 ; -394.637      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -2.428 ; -421.747      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -2.123 ; -146.007      ;
; CLOCK_50                                                     ; -0.895 ; -16.025       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                               ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -1.287 ; -13.858       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -0.890 ; -33.561       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -0.403 ; -0.457        ;
; inst4|altpll_component|pll|clk[0]                            ; 0.195  ; 0.000         ;
; CLOCK_50                                                     ; 0.215  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -1.880 ; -296.240      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -1.880 ; -178.320      ;
; CLOCK_50                                                     ; -1.380 ; -23.380       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500 ; -152.000      ;
; inst4|altpll_component|pll|clk[0]                            ; 7.730  ; 0.000         ;
; CLOCK_14                                                     ; 34.921 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                            ; Launch Clock                                                 ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -4.385 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.974      ;
; -4.358 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.947      ;
; -4.326 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.915      ;
; -4.311 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.900      ;
; -4.284 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.873      ;
; -4.282 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.873      ;
; -4.280 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.869      ;
; -4.260 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.849      ;
; -4.253 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.842      ;
; -4.252 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.841      ;
; -4.237 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.826      ;
; -4.233 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.822      ;
; -4.221 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.810      ;
; -4.220 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.809      ;
; -4.208 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.799      ;
; -4.208 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.799      ;
; -4.207 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.796      ;
; -4.201 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.790      ;
; -4.177 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.768      ;
; -4.170 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.761      ;
; -4.157 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.748      ;
; -4.146 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.735      ;
; -4.134 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.725      ;
; -4.118 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.707      ;
; -4.115 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.704      ;
; -4.103 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.694      ;
; -4.096 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.687      ;
; -4.095 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.684      ;
; -4.065 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.656      ;
; -4.064 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.655      ;
; -3.976 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.567      ;
; -3.962 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.553      ;
; -3.957 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.548      ;
; -3.889 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.480      ;
; -3.888 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.479      ;
; -3.848 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.439      ;
; -3.848 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.463     ; 2.437      ;
; -3.766 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.357      ;
; -3.754 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.345      ;
; -3.673 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.461     ; 2.264      ;
; -3.502 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 2.087      ;
; -3.486 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 2.071      ;
; -3.472 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 2.057      ;
; -3.442 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 2.027      ;
; -3.426 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 2.011      ;
; -3.412 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 1.997      ;
; -3.377 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 1.962      ;
; -3.373 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.465     ; 1.960      ;
; -3.366 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.465     ; 1.953      ;
; -3.361 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 1.946      ;
; -3.360 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 1.945      ;
; -3.347 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 1.932      ;
; -3.313 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.465     ; 1.900      ;
; -3.306 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.465     ; 1.893      ;
; -3.300 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 1.885      ;
; -3.241 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.465     ; 1.828      ;
; -3.235 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.467     ; 1.820      ;
; -3.180 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.465     ; 1.767      ;
; -3.143 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.465     ; 1.730      ;
; -3.120 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.465     ; 1.707      ;
; -2.872 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.468     ; 1.456      ;
; -2.866 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.468     ; 1.450      ;
; -2.865 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.468     ; 1.449      ;
; -2.856 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.466     ; 1.442      ;
; -2.840 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.466     ; 1.426      ;
; -2.779 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.468     ; 1.363      ;
; -2.763 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.465     ; 1.350      ;
; -2.747 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.105     ; 2.835      ;
; -2.747 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.105     ; 2.835      ;
; -2.720 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.105     ; 2.808      ;
; -2.720 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.105     ; 2.808      ;
; -2.688 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.105     ; 2.776      ;
; -2.688 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.105     ; 2.776      ;
; -2.644 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.103     ; 2.734      ;
; -2.644 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.103     ; 2.734      ;
; -2.623 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.466     ; 1.209      ;
; -2.623 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.466     ; 1.209      ;
; -2.582 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.105     ; 2.670      ;
; -2.582 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.105     ; 2.670      ;
; -2.570 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.103     ; 2.660      ;
; -2.570 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.103     ; 2.660      ;
; -2.532 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.103     ; 2.622      ;
; -2.532 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -0.103     ; 2.622      ;
; -2.516 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[1]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.528     ; 1.040      ;
; -2.516 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[2]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.528     ; 1.040      ;
; -2.516 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[3]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.528     ; 1.040      ;
; -2.516 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[4]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.528     ; 1.040      ;
; -2.516 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[5]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.528     ; 1.040      ;
; -2.516 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[6]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.528     ; 1.040      ;
; -2.516 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[7]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.528     ; 1.040      ;
; -2.516 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[8]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.528     ; 1.040      ;
; -2.516 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce1|count[0]     ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.528     ; 1.040      ;
; -2.503 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce0|count[10]    ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.542     ; 1.013      ;
; -2.503 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce0|count[11]    ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.542     ; 1.013      ;
; -2.503 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce0|count[12]    ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.542     ; 1.013      ;
; -2.503 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce0|count[14]    ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.542     ; 1.013      ;
; -2.503 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce0|count[16]    ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.542     ; 1.013      ;
; -2.503 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce0|count[17]    ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.542     ; 1.013      ;
; -2.503 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce0|count[18]    ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.542     ; 1.013      ;
; -2.503 ; debounce:inst2|clean                                         ; A2601Master:inst|debounce:ms_dbounce0|count[19]    ; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0] ; 0.020        ; -1.542     ; 1.013      ;
+--------+--------------------------------------------------------------+----------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.360 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.014     ; 5.378      ;
; -4.359 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.014     ; 5.377      ;
; -4.352 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.002      ; 5.386      ;
; -4.351 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.002      ; 5.385      ;
; -4.351 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.001      ; 5.384      ;
; -4.350 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.001      ; 5.383      ;
; -4.349 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.001      ; 5.382      ;
; -4.348 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.001      ; 5.381      ;
; -4.319 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.015     ; 5.336      ;
; -4.318 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.015     ; 5.335      ;
; -4.315 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.015     ; 5.332      ;
; -4.314 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 5.352      ;
; -4.314 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.015     ; 5.331      ;
; -4.312 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 5.350      ;
; -4.306 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.022      ; 5.360      ;
; -4.305 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.021      ; 5.358      ;
; -4.304 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.022      ; 5.358      ;
; -4.303 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.021      ; 5.356      ;
; -4.303 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.021      ; 5.356      ;
; -4.301 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.021      ; 5.354      ;
; -4.273 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.005      ; 5.310      ;
; -4.271 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.005      ; 5.308      ;
; -4.269 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.009      ; 5.310      ;
; -4.269 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.005      ; 5.306      ;
; -4.267 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.005      ; 5.304      ;
; -4.266 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.001      ; 5.299      ;
; -4.261 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 5.299      ;
; -4.261 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.025      ; 5.318      ;
; -4.260 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.024      ; 5.316      ;
; -4.258 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.017      ; 5.307      ;
; -4.258 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.024      ; 5.314      ;
; -4.257 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.016      ; 5.305      ;
; -4.255 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.016      ; 5.303      ;
; -4.253 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.022      ; 5.307      ;
; -4.252 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.021      ; 5.305      ;
; -4.250 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.021      ; 5.303      ;
; -4.228 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.008      ; 5.268      ;
; -4.225 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 5.257      ;
; -4.224 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.008      ; 5.264      ;
; -4.221 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 5.253      ;
; -4.220 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.005      ; 5.257      ;
; -4.216 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.005      ; 5.253      ;
; -4.215 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.001      ; 5.248      ;
; -4.214 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.001      ; 5.247      ;
; -4.211 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.023     ; 5.220      ;
; -4.210 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.023     ; 5.219      ;
; -4.208 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.023     ; 5.217      ;
; -4.207 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.023     ; 5.216      ;
; -4.197 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.023     ; 5.206      ;
; -4.196 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.023     ; 5.205      ;
; -4.193 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[27] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.014     ; 5.211      ;
; -4.192 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[27] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.014     ; 5.210      ;
; -4.189 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.027     ; 5.194      ;
; -4.188 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.027     ; 5.193      ;
; -4.169 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.021      ; 5.222      ;
; -4.167 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.021      ; 5.220      ;
; -4.165 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 5.194      ;
; -4.163 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 5.192      ;
; -4.162 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.001     ; 5.193      ;
; -4.162 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 5.191      ;
; -4.161 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.001     ; 5.192      ;
; -4.160 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 5.189      ;
; -4.156 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.001     ; 5.187      ;
; -4.155 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.001     ; 5.186      ;
; -4.151 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 5.180      ;
; -4.149 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 5.178      ;
; -4.147 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[27] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 5.185      ;
; -4.145 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[27] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.006      ; 5.183      ;
; -4.143 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 5.175      ;
; -4.143 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.007     ; 5.168      ;
; -4.142 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 5.174      ;
; -4.141 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.007     ; 5.166      ;
; -4.131 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.024     ; 5.139      ;
; -4.130 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.023     ; 5.139      ;
; -4.130 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.024     ; 5.138      ;
; -4.129 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.023     ; 5.138      ;
; -4.125 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[33] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.019     ; 5.138      ;
; -4.124 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.024      ; 5.180      ;
; -4.124 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[33] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.019     ; 5.137      ;
; -4.121 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.016      ; 5.169      ;
; -4.121 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.001      ; 5.154      ;
; -4.120 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.009      ; 5.161      ;
; -4.120 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 5.152      ;
; -4.120 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.001      ; 5.153      ;
; -4.117 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.008     ; 5.141      ;
; -4.117 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.000      ; 5.149      ;
; -4.116 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.019      ; 5.167      ;
; -4.116 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.021      ; 5.169      ;
; -4.115 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.010      ; 5.157      ;
; -4.115 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.015     ; 5.132      ;
; -4.114 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.019      ; 5.165      ;
; -4.114 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.008     ; 5.138      ;
; -4.114 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Y[2]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.015     ; 5.131      ;
; -4.112 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 5.141      ;
; -4.112 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.025      ; 5.169      ;
; -4.111 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.024      ; 5.167      ;
; -4.110 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.019      ; 5.161      ;
; -4.109 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; -0.003     ; 5.138      ;
; -4.109 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28] ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.024      ; 5.165      ;
; -4.108 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|X[0]        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 1.000        ; 0.019      ; 5.159      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.428 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.388     ; 2.572      ;
; -2.410 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[7]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.382     ; 2.560      ;
; -2.376 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.408     ; 2.500      ;
; -2.372 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.408     ; 2.496      ;
; -2.336 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.399     ; 2.469      ;
; -2.318 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[7]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.393     ; 2.457      ;
; -2.301 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.391     ; 2.442      ;
; -2.289 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.388     ; 2.433      ;
; -2.284 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.419     ; 2.397      ;
; -2.283 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[7]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.385     ; 2.430      ;
; -2.280 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.419     ; 2.393      ;
; -2.271 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[7]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.382     ; 2.421      ;
; -2.260 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.400     ; 2.392      ;
; -2.250 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[5]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.388     ; 2.394      ;
; -2.249 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.411     ; 2.370      ;
; -2.245 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.411     ; 2.366      ;
; -2.244 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[6]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.388     ; 2.388      ;
; -2.237 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.408     ; 2.361      ;
; -2.233 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.408     ; 2.357      ;
; -2.233 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[2]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.364     ; 2.401      ;
; -2.230 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg0 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.468     ; 2.794      ;
; -2.230 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg1 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.468     ; 2.794      ;
; -2.230 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg2 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.468     ; 2.794      ;
; -2.230 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg3 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.468     ; 2.794      ;
; -2.230 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg4 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.468     ; 2.794      ;
; -2.230 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg5 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.468     ; 2.794      ;
; -2.230 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg6 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.468     ; 2.794      ;
; -2.227 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.403     ; 2.356      ;
; -2.227 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[3]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.403     ; 2.356      ;
; -2.227 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.403     ; 2.356      ;
; -2.227 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[5]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.403     ; 2.356      ;
; -2.227 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[6]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.403     ; 2.356      ;
; -2.227 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[1]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.403     ; 2.356      ;
; -2.224 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.400     ; 2.356      ;
; -2.219 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[6]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.393     ; 2.358      ;
; -2.215 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[2]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[7]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.358     ; 2.389      ;
; -2.209 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[1]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.396     ; 2.345      ;
; -2.209 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[6]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.396     ; 2.345      ;
; -2.209 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[2]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.396     ; 2.345      ;
; -2.208 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.400     ; 2.340      ;
; -2.207 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[2]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.388     ; 2.351      ;
; -2.205 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[2]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.388     ; 2.349      ;
; -2.197 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[3]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.386     ; 2.343      ;
; -2.197 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[4]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.386     ; 2.343      ;
; -2.181 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[2]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.384     ; 2.329      ;
; -2.177 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[2]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.384     ; 2.325      ;
; -2.159 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[3]               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.394     ; 2.797      ;
; -2.159 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[12]                                                                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.408     ; 2.283      ;
; -2.149 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[5]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.385     ; 2.296      ;
; -2.145 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.400     ; 2.277      ;
; -2.145 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[3]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.400     ; 2.277      ;
; -2.145 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.400     ; 2.277      ;
; -2.145 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[5]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.400     ; 2.277      ;
; -2.145 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[6]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.400     ; 2.277      ;
; -2.145 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[1]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.400     ; 2.277      ;
; -2.137 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.411     ; 2.258      ;
; -2.137 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[3]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.411     ; 2.258      ;
; -2.137 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.411     ; 2.258      ;
; -2.137 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[5]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.411     ; 2.258      ;
; -2.137 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[6]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.411     ; 2.258      ;
; -2.137 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[1]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.411     ; 2.258      ;
; -2.135 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_hmove[3]               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.386     ; 2.781      ;
; -2.133 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intvl[1]        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.390     ; 2.275      ;
; -2.133 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intvl[0]        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.390     ; 2.275      ;
; -2.127 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg0 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.706      ;
; -2.127 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg1 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.706      ;
; -2.127 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg2 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.706      ;
; -2.127 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg3 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.706      ;
; -2.127 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg4 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.706      ;
; -2.127 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg5 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.706      ;
; -2.127 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg6 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.706      ;
; -2.127 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[1]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.393     ; 2.266      ;
; -2.127 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[6]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.393     ; 2.266      ;
; -2.127 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[2]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.393     ; 2.266      ;
; -2.124 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[3]               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; 0.014      ; 2.670      ;
; -2.122 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[6]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.388     ; 2.266      ;
; -2.119 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[0]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.376     ; 2.275      ;
; -2.119 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[5]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.400     ; 2.251      ;
; -2.119 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[1]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.404     ; 2.247      ;
; -2.119 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[6]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.404     ; 2.247      ;
; -2.119 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[2]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.404     ; 2.247      ;
; -2.119 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[2]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.391     ; 2.260      ;
; -2.117 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theWe                                                                                 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[2]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.391     ; 2.258      ;
; -2.115 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[3]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.383     ; 2.264      ;
; -2.115 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[4]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.383     ; 2.264      ;
; -2.114 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.388     ; 2.258      ;
; -2.113 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg0 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.692      ;
; -2.113 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg1 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.692      ;
; -2.113 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg2 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.692      ;
; -2.113 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg3 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.692      ;
; -2.113 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg4 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.692      ;
; -2.113 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg5 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.692      ;
; -2.113 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg6 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 1.000        ; -0.453     ; 2.692      ;
; -2.107 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[3]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.394     ; 2.245      ;
; -2.107 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[4]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.394     ; 2.245      ;
; -2.100 ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_hmove[3]               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; 0.022      ; 2.654      ;
; -2.098 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[0]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.373     ; 2.257      ;
; -2.098 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[12]                                                                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[2]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.396     ; 2.234      ;
; -2.097 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[0]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.373     ; 2.256      ;
; -2.097 ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[6]             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.500        ; -0.393     ; 2.236      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.123 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.169      ;
; -2.076 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 3.109      ;
; -2.071 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 3.104      ;
; -2.067 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.113      ;
; -2.066 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.112      ;
; -2.058 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.104      ;
; -2.055 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.101      ;
; -2.040 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.082      ;
; -2.033 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.075      ;
; -2.031 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.073      ;
; -2.028 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.070      ;
; -2.024 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.066      ;
; -2.021 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.067      ;
; -2.021 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.063      ;
; -2.020 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.062      ;
; -2.018 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.064      ;
; -2.014 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.056      ;
; -2.011 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.053      ;
; -2.010 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.056      ;
; -2.008 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.050      ;
; -2.005 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.047      ;
; -2.002 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.044      ;
; -1.999 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 3.032      ;
; -1.994 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 3.027      ;
; -1.983 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.025      ;
; -1.981 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.027      ;
; -1.976 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.018      ;
; -1.972 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 3.001      ;
; -1.972 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.018      ;
; -1.969 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 3.015      ;
; -1.967 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.996      ;
; -1.965 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.994      ;
; -1.963 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 3.005      ;
; -1.960 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.989      ;
; -1.957 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 2.999      ;
; -1.952 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.981      ;
; -1.947 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.976      ;
; -1.946 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.975      ;
; -1.941 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.970      ;
; -1.934 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 2.980      ;
; -1.924 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 2.970      ;
; -1.913 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.946      ;
; -1.908 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.941      ;
; -1.878 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 2.924      ;
; -1.851 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 2.893      ;
; -1.844 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 2.886      ;
; -1.831 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.856      ;
; -1.831 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 2.873      ;
; -1.825 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.010      ; 2.867      ;
; -1.824 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.857      ;
; -1.792 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.014      ; 2.838      ;
; -1.774 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.799      ;
; -1.770 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.803      ;
; -1.768 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.801      ;
; -1.764 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.020      ; 2.816      ;
; -1.741 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.770      ;
; -1.738 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.771      ;
; -1.734 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.763      ;
; -1.721 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.750      ;
; -1.715 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.744      ;
; -1.714 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.747      ;
; -1.711 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.740      ;
; -1.705 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.730      ;
; -1.704 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[5]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.729      ;
; -1.704 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.733      ;
; -1.702 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[3]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.727      ;
; -1.702 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.727      ;
; -1.701 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.734      ;
; -1.701 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[5]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.726      ;
; -1.699 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[3]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.724      ;
; -1.692 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.258      ; 2.982      ;
; -1.691 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.720      ;
; -1.687 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.020      ; 2.739      ;
; -1.687 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.716      ;
; -1.685 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.714      ;
; -1.683 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.716      ;
; -1.682 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.715      ;
; -1.680 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.709      ;
; -1.673 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[7]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.698      ;
; -1.672 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[1]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.697      ;
; -1.670 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.258      ; 2.960      ;
; -1.667 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.696      ;
; -1.665 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.254      ; 2.951      ;
; -1.661 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.690      ;
; -1.660 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[2]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 2.699      ;
; -1.660 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.016      ; 2.708      ;
; -1.658 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.254      ; 2.944      ;
; -1.657 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[6]       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.007      ; 2.696      ;
; -1.656 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.685      ;
; -1.655 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.258      ; 2.945      ;
; -1.653 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.016      ; 2.701      ;
; -1.652 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.685      ;
; -1.649 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.678      ;
; -1.646 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.001      ; 2.679      ;
; -1.645 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.254      ; 2.931      ;
; -1.642 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.007     ; 2.667      ;
; -1.640 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.016      ; 2.688      ;
; -1.639 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.254      ; 2.925      ;
; -1.636 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; -0.003     ; 2.665      ;
; -1.634 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 1.000        ; 0.016      ; 2.682      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+--------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.895 ; debounce:inst2|count[4]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 1.948      ;
; -0.889 ; debounce:inst2|count[5]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 1.942      ;
; -0.859 ; debounce:inst2|count[4]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.859 ; debounce:inst2|count[4]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.859 ; debounce:inst2|count[4]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.859 ; debounce:inst2|count[4]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.859 ; debounce:inst2|count[4]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.859 ; debounce:inst2|count[4]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.859 ; debounce:inst2|count[4]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.859 ; debounce:inst2|count[4]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.859 ; debounce:inst2|count[4]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.859 ; debounce:inst2|count[4]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.853 ; debounce:inst2|count[5]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.885      ;
; -0.853 ; debounce:inst2|count[5]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.885      ;
; -0.853 ; debounce:inst2|count[5]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.885      ;
; -0.853 ; debounce:inst2|count[5]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.885      ;
; -0.853 ; debounce:inst2|count[5]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.885      ;
; -0.853 ; debounce:inst2|count[5]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.885      ;
; -0.853 ; debounce:inst2|count[5]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.885      ;
; -0.853 ; debounce:inst2|count[5]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.885      ;
; -0.853 ; debounce:inst2|count[5]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.885      ;
; -0.853 ; debounce:inst2|count[5]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.885      ;
; -0.844 ; debounce:inst2|count[8]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 1.897      ;
; -0.842 ; debounce:inst2|count[6]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 1.895      ;
; -0.823 ; debounce:inst2|count[0]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 1.876      ;
; -0.808 ; debounce:inst2|count[8]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.840      ;
; -0.808 ; debounce:inst2|count[8]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.840      ;
; -0.808 ; debounce:inst2|count[8]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.840      ;
; -0.808 ; debounce:inst2|count[8]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.840      ;
; -0.808 ; debounce:inst2|count[8]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.840      ;
; -0.808 ; debounce:inst2|count[8]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.840      ;
; -0.808 ; debounce:inst2|count[8]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.840      ;
; -0.808 ; debounce:inst2|count[8]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.840      ;
; -0.808 ; debounce:inst2|count[8]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.840      ;
; -0.808 ; debounce:inst2|count[8]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.840      ;
; -0.806 ; debounce:inst2|count[6]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.838      ;
; -0.806 ; debounce:inst2|count[6]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.838      ;
; -0.806 ; debounce:inst2|count[6]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.838      ;
; -0.806 ; debounce:inst2|count[6]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.838      ;
; -0.806 ; debounce:inst2|count[6]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.838      ;
; -0.806 ; debounce:inst2|count[6]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.838      ;
; -0.806 ; debounce:inst2|count[6]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.838      ;
; -0.806 ; debounce:inst2|count[6]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.838      ;
; -0.806 ; debounce:inst2|count[6]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.838      ;
; -0.806 ; debounce:inst2|count[6]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.838      ;
; -0.787 ; debounce:inst2|count[0]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.819      ;
; -0.787 ; debounce:inst2|count[0]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.819      ;
; -0.787 ; debounce:inst2|count[0]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.819      ;
; -0.787 ; debounce:inst2|count[0]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.819      ;
; -0.787 ; debounce:inst2|count[0]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.819      ;
; -0.787 ; debounce:inst2|count[0]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.819      ;
; -0.787 ; debounce:inst2|count[0]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.819      ;
; -0.787 ; debounce:inst2|count[0]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.819      ;
; -0.787 ; debounce:inst2|count[0]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.819      ;
; -0.787 ; debounce:inst2|count[0]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.819      ;
; -0.767 ; debounce:inst2|count[3]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 1.820      ;
; -0.762 ; debounce:inst2|count[1]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 1.815      ;
; -0.760 ; debounce:inst2|count[9]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 1.813      ;
; -0.731 ; debounce:inst2|count[3]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; debounce:inst2|count[3]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; debounce:inst2|count[3]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; debounce:inst2|count[3]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; debounce:inst2|count[3]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; debounce:inst2|count[3]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; debounce:inst2|count[3]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; debounce:inst2|count[3]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; debounce:inst2|count[3]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; debounce:inst2|count[3]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.763      ;
; -0.726 ; debounce:inst2|count[1]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.758      ;
; -0.726 ; debounce:inst2|count[1]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.758      ;
; -0.726 ; debounce:inst2|count[1]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.758      ;
; -0.726 ; debounce:inst2|count[1]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.758      ;
; -0.726 ; debounce:inst2|count[1]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.758      ;
; -0.726 ; debounce:inst2|count[1]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.758      ;
; -0.726 ; debounce:inst2|count[1]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.758      ;
; -0.726 ; debounce:inst2|count[1]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.758      ;
; -0.726 ; debounce:inst2|count[1]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.758      ;
; -0.726 ; debounce:inst2|count[1]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.758      ;
; -0.724 ; debounce:inst2|count[9]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.756      ;
; -0.724 ; debounce:inst2|count[9]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.756      ;
; -0.724 ; debounce:inst2|count[9]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.756      ;
; -0.724 ; debounce:inst2|count[9]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.756      ;
; -0.724 ; debounce:inst2|count[9]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.756      ;
; -0.724 ; debounce:inst2|count[9]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.756      ;
; -0.724 ; debounce:inst2|count[9]  ; debounce:inst2|count[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.756      ;
; -0.724 ; debounce:inst2|count[9]  ; debounce:inst2|count[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.756      ;
; -0.724 ; debounce:inst2|count[9]  ; debounce:inst2|count[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.756      ;
; -0.724 ; debounce:inst2|count[9]  ; debounce:inst2|count[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.756      ;
; -0.709 ; debounce:inst2|count[7]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 1.762      ;
; -0.702 ; debounce:inst2|count[13] ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 1.744      ;
; -0.697 ; debounce:inst2|xnew      ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 1.739      ;
; -0.689 ; debounce:inst2|count[2]  ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 1.742      ;
; -0.688 ; debounce:inst2|count[14] ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 1.730      ;
; -0.684 ; debounce:inst2|count[16] ; debounce:inst2|clean    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 1.726      ;
; -0.673 ; debounce:inst2|count[7]  ; debounce:inst2|count[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; debounce:inst2|count[7]  ; debounce:inst2|count[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; debounce:inst2|count[7]  ; debounce:inst2|count[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; debounce:inst2|count[7]  ; debounce:inst2|count[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; debounce:inst2|count[7]  ; debounce:inst2|count[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; debounce:inst2|count[7]  ; debounce:inst2|count[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.705      ;
+--------+--------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.287 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.361      ; 0.367      ;
; -1.281 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.355      ; 0.367      ;
; -0.911 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.361      ; 0.743      ;
; -0.864 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.361      ; 0.790      ;
; -0.863 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.361      ; 0.791      ;
; -0.800 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.361      ; 0.854      ;
; -0.795 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.361      ; 0.859      ;
; -0.787 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.361      ; 0.367      ;
; -0.781 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.355      ; 0.367      ;
; -0.692 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.368      ; 0.969      ;
; -0.691 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.368      ; 0.970      ;
; -0.690 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.368      ; 0.971      ;
; -0.671 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.361      ; 0.983      ;
; -0.670 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.361      ; 0.984      ;
; -0.669 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.361      ; 0.985      ;
; -0.660 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.361      ; 0.994      ;
; -0.612 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.351      ; 1.032      ;
; -0.612 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.368      ; 1.049      ;
; -0.548 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.342      ; 1.087      ;
; -0.542 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 1.380      ; 1.131      ;
; -0.411 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.361      ; 0.743      ;
; -0.364 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.361      ; 0.790      ;
; -0.363 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.361      ; 0.791      ;
; -0.300 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.361      ; 0.854      ;
; -0.295 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.361      ; 0.859      ;
; -0.192 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.368      ; 0.969      ;
; -0.191 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.368      ; 0.970      ;
; -0.190 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.368      ; 0.971      ;
; -0.171 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[1]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.361      ; 0.983      ;
; -0.170 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.361      ; 0.984      ;
; -0.169 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.361      ; 0.985      ;
; -0.160 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[1]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.361      ; 0.994      ;
; -0.112 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.351      ; 1.032      ;
; -0.112 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.368      ; 1.049      ;
; -0.048 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.342      ; 1.087      ;
; -0.042 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -0.500       ; 1.380      ; 1.131      ;
; 0.016  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_ctrl[0]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[4]            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.243      ; 0.411      ;
; 0.134  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[2]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[2]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.243      ; 0.529      ;
; 0.135  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[0]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.243      ; 0.530      ;
; 0.136  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[5]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.243      ; 0.531      ;
; 0.137  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_ctrl[1]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[4]            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.243      ; 0.532      ;
; 0.140  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[3]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[3]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.243      ; 0.535      ;
; 0.158  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_hmove[0]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.243      ; 0.553      ;
; 0.160  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[3]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.243      ; 0.555      ;
; 0.164  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|inpt45_len                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|inpt4_l                      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.243      ; 0.559      ;
; 0.208  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_hmove[3]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.243      ; 0.603      ;
; 0.210  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_ctrl[2]                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[3]            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.245      ; 0.607      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[1]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[1]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[0]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[0]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[2]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[2]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[1]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[1]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[3]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[3]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[0]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[0]                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|scan_clk           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|scan_clk           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[2]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|scan_en            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|scan_en            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[2]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[2]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|scan_clk           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|scan_clk           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|lfsr6:lfsr|prst_l  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[2]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[2]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|scan_en            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|scan_en            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|lfsr6:lfsr|prst_l ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[0]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[0]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ec                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[4]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[4]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[6]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[6]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[10]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[10]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[8]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[8]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[13]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[13]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[1]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[1]                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[1]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[1]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[3]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[3]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_cnt                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_cnt                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|center                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|center                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[7]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[7]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[5]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[5]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[12]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[12]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[9]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[9]                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[11]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[11]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[14]                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|wsync                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|wsync                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hsync                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[0]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[1]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[0]    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[4]           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[4]           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[1]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|sec_dl[0]                    ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 0.000        ; 0.000      ; 0.393      ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                           ; Launch Clock                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.890 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cyclePreIndirect                                                          ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.610      ; 0.872      ;
; -0.890 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleIndirect                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.610      ; 0.872      ;
; -0.890 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cyclePreRead                                                              ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.610      ; 0.872      ;
; -0.890 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cyclePreWrite                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.610      ; 0.872      ;
; -0.890 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleRead2                                                                ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.610      ; 0.872      ;
; -0.857 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycle2                                                                    ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.596      ; 0.891      ;
; -0.771 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[34]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.618      ; 0.999      ;
; -0.766 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack1                                                               ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.616      ; 1.002      ;
; -0.753 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycle3                                                                    ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.596      ; 0.995      ;
; -0.753 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleJump                                                                 ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.596      ; 0.995      ;
; -0.753 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleEnd                                                                  ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.596      ; 0.995      ;
; -0.753 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleBranchTaken                                                          ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.596      ; 0.995      ;
; -0.753 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleBranchPage                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.596      ; 0.995      ;
; -0.753 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.opcodeFetch                                                               ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.596      ; 0.995      ;
; -0.716 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack2                                                               ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.618      ; 1.054      ;
; -0.716 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack4                                                               ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.618      ; 1.054      ;
; -0.716 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleRead                                                                 ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.618      ; 1.054      ;
; -0.715 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleStack3                                                               ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.618      ; 1.055      ;
; -0.708 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[43]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.625      ; 1.069      ;
; -0.687 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theOpcode[6]                                                                          ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.062      ;
; -0.681 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[41]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.068      ;
; -0.681 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theOpcode[7]                                                                          ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.068      ;
; -0.653 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[11]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.617      ; 1.116      ;
; -0.611 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleRmw                                                                  ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.590      ; 1.131      ;
; -0.611 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle.cycleWrite                                                                ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.590      ; 1.131      ;
; -0.573 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[7]                                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.613      ; 1.192      ;
; -0.513 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[8]                                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.621      ; 1.260      ;
; -0.501 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[18]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.617      ; 1.268      ;
; -0.480 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[12]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.621      ; 1.293      ;
; -0.443 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[14]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.306      ;
; -0.398 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[14]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.620      ; 1.374      ;
; -0.390 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[6]                                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.589      ; 1.351      ;
; -0.385 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[9]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.618      ; 1.385      ;
; -0.384 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[25]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.365      ;
; -0.382 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[40]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.610      ; 1.380      ;
; -0.379 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[24]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.370      ;
; -0.361 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[12]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.595      ; 1.386      ;
; -0.352 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[11]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.620      ; 1.420      ;
; -0.352 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.624      ; 1.424      ;
; -0.347 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[15]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.402      ;
; -0.341 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[6]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.617      ; 1.428      ;
; -0.325 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[3]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.613      ; 1.440      ;
; -0.324 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[13]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.621      ; 1.449      ;
; -0.318 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[15]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.624      ; 1.458      ;
; -0.314 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[1]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.595      ; 1.433      ;
; -0.309 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[22]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.595      ; 1.438      ;
; -0.302 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[42]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.614      ; 1.464      ;
; -0.295 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[16]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.595      ; 1.452      ;
; -0.289 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[33]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.618      ; 1.481      ;
; -0.283 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[13]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.617      ; 1.486      ;
; -0.280 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[31]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.598      ; 1.470      ;
; -0.278 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[21]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.598      ; 1.472      ;
; -0.277 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[17]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.595      ; 1.470      ;
; -0.277 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[19]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.613      ; 1.488      ;
; -0.274 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.614      ; 1.492      ;
; -0.271 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[7]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.617      ; 1.498      ;
; -0.269 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[2]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.480      ;
; -0.262 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[36]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.487      ;
; -0.258 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[10]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.621      ; 1.515      ;
; -0.238 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[20]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.595      ; 1.509      ;
; -0.231 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[32]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.598      ; 1.519      ;
; -0.228 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[23]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.598      ; 1.522      ;
; -0.228 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[5]                                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.589      ; 1.513      ;
; -0.191 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[39]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.613      ; 1.574      ;
; -0.175 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[27]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.613      ; 1.590      ;
; -0.163 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg6 ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.683      ; 1.658      ;
; -0.161 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[26]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.598      ; 1.589      ;
; -0.150 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[38]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.613      ; 1.615      ;
; -0.144 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[29]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.614      ; 1.622      ;
; -0.143 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[10]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.607      ; 1.616      ;
; -0.141 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[4]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.613      ; 1.624      ;
; -0.125 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[2]                                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.589      ; 1.616      ;
; -0.122 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[35]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.627      ;
; -0.108 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[37]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.598      ; 1.642      ;
; -0.093 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[5]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.656      ;
; -0.087 ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[33]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.622      ; 1.687      ;
; -0.086 ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[3]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.617      ; 1.683      ;
; -0.080 ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[19]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.617      ; 1.689      ;
; -0.077 ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[30]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.618      ; 1.693      ;
; -0.077 ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[6]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.621      ; 1.696      ;
; -0.074 ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[7]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.621      ; 1.699      ;
; -0.072 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[1]                                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.613      ; 1.693      ;
; -0.057 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theOpcode[5]                                                                          ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.597      ; 1.692      ;
; -0.057 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg1 ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.683      ; 1.764      ;
; -0.046 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[0]                                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.613      ; 1.719      ;
; -0.029 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[0]                                                                            ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.610      ; 1.733      ;
; -0.011 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg0 ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.683      ; 1.810      ;
; -0.005 ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[9]                                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.628      ; 1.775      ;
; -0.003 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg5 ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.683      ; 1.818      ;
; -0.002 ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[28]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.598      ; 1.748      ;
; 0.007  ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[3]                                                                             ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.589      ; 1.748      ;
; 0.020  ; A2601Master:inst|rst                        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg2 ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.683      ; 1.841      ;
; 0.040  ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[25]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.601      ; 1.793      ;
; 0.040  ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[24]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.601      ; 1.793      ;
; 0.060  ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[42]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.618      ; 1.830      ;
; 0.061  ; A2601Master:inst|debounce:ms_dbounce0|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]                                                                                  ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.584      ; 1.797      ;
; 0.071  ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[20]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.599      ; 1.822      ;
; 0.076  ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[16]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.599      ; 1.827      ;
; 0.077  ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[22]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.599      ; 1.828      ;
; 0.081  ; A2601Master:inst|debounce:ms_dbounce1|clean ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[34]                                                                           ; inst4|altpll_component|pll|clk[0] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; 0.000        ; 1.622      ; 1.855      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.403 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[1]                                                                                       ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.225      ; 0.974      ;
; -0.054 ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[1]                                                                                       ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.225      ; 1.323      ;
; 0.063  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[1]                                                                                       ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.224      ; 1.439      ;
; 0.073  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[1]                                                                                        ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.217      ; 1.442      ;
; 0.086  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vsync                                                                                               ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.229      ; 1.467      ;
; 0.146  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_ctrl[1]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.215      ; 1.513      ;
; 0.162  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_enable                                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.202      ; 1.516      ;
; 0.162  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a0_ctrl[1]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.202      ; 1.516      ;
; 0.163  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_enable                                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.202      ; 1.517      ;
; 0.194  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg1 ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.292      ; 1.624      ;
; 0.214  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a0_freq[1]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.221      ; 1.587      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_reflect                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_reflect                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_vdel                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_vdel                                                                                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_enable                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_enable                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_reflect                                                                                          ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_vdel                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_vdel                                                                                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_enable                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_enable                                                                                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_vdel                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_vdel                                                                                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vsync                     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vsync                                                                                               ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr                                                                                      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.221  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[1]                                                                                        ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.222      ; 1.595      ;
; 0.223  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[1]                                                                                        ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.222      ; 1.597      ;
; 0.232  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[0]                                                                                       ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.194      ; 1.578      ;
; 0.233  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_freq[1]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.217      ; 1.602      ;
; 0.239  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[1]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[1]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.391      ;
; 0.248  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_colu[0]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.228      ; 1.628      ;
; 0.261  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bk_colu[0]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.220      ; 1.633      ;
; 0.266  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_nusiz[1]                                                                                         ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.215      ; 1.633      ;
; 0.266  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_colu[0]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.220      ; 1.638      ;
; 0.273  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[5]                                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.207      ; 1.632      ;
; 0.288  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ennew                                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.229      ; 1.669      ;
; 0.289  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vblank                                                                                              ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.229      ; 1.670      ;
; 0.327  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[3]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[3]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.479      ;
; 0.329  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[2]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[2]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.481      ;
; 0.337  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_colu[0]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.219      ; 1.708      ;
; 0.339  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_nusiz[1]                                                                                         ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.247      ; 1.738      ;
; 0.339  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[13]                                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.219      ; 1.710      ;
; 0.373  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a0_vol[1]                                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.219      ; 1.744      ;
; 0.373  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[2]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; A2601Master:inst|debounce:ms_dbounce1|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_vol[1]                                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.219      ; 1.745      ;
; 0.374  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intr            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.526      ;
; 0.382  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_vdel                                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.193      ; 1.727      ;
; 0.387  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_vdel                                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.215      ; 1.754      ;
; 0.413  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[0]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[0]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.565      ;
; 0.413  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ennew                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_enold                                                                                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.001     ; 0.564      ;
; 0.415  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[5]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[5]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.567      ;
; 0.418  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[7]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.570      ;
; 0.472  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg0 ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.275      ; 1.885      ;
; 0.475  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.627      ;
; 0.481  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[0]                                                                                       ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.227      ; 1.860      ;
; 0.482  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[0]                                                                                       ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.227      ; 1.861      ;
; 0.482  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[3]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.634      ;
; 0.483  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[4]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.635      ;
; 0.485  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_nusiz[0]                                                                                         ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.198      ; 1.835      ;
; 0.497  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[4]                                                                                            ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.190      ; 1.839      ;
; 0.499  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[6]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[6]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.651      ;
; 0.505  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[4]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpold[4]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.509  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_reflect                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.189      ; 1.850      ;
; 0.516  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_vdel                                                                                             ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.204      ; 1.872      ;
; 0.521  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_freq[0]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.200      ; 1.873      ;
; 0.540  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.692      ;
; 0.545  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[1]             ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[1]                                                                                       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.697      ;
; 0.547  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[3]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[4]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.700      ;
; 0.592  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_nusiz[0]                                                                                         ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.230      ; 1.974      ;
; 0.592  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]                                                                                        ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.200      ; 1.944      ;
; 0.595  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[0]                                                                                        ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.205      ; 1.952      ;
; 0.598  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_grpnew[0]                                                                                        ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.205      ; 1.955      ;
; 0.599  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_gr[12]                                                                                           ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.202      ; 1.953      ;
; 0.604  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[7]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[7]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.756      ;
; 0.605  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[9]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[9]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.757      ;
; 0.613  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_ctrl[0]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.198      ; 1.963      ;
; 0.615  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a0_freq[0]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.204      ; 1.971      ;
; 0.615  ; A2601Master:inst|debounce:ms_dbounce0|clean                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a0_ctrl[0]                                                                                          ; inst4|altpll_component|pll|clk[0]                 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 1.185      ; 1.952      ;
; 0.616  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[1]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.768      ;
; 0.617  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[0]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.769      ;
; 0.619  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]                                                                                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.771      ;
; 0.634  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.001      ; 0.787      ;
; 0.640  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[2]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.001      ; 0.793      ;
; 0.640  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[5]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.001      ; 0.793      ;
; 0.646  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]              ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[0]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.798      ;
; 0.650  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.802      ;
; 0.654  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[3]              ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[3]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.806      ;
; 0.660  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[2]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[2]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.011     ; 0.801      ;
; 0.662  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[2]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[2]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.814      ;
; 0.663  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[7]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[7]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.011     ; 0.804      ;
; 0.665  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[6]              ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[6]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.817      ;
; 0.668  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[3]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[3]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.011     ; 0.809      ;
; 0.668  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]              ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[4]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.820      ;
; 0.672  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[5]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[5]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.824      ;
; 0.681  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[1]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.833      ;
; 0.682  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[0]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.834      ;
; 0.683  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[1]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[1]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.835      ;
; 0.684  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[9]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.001      ; 0.837      ;
; 0.684  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]                                                                                  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.836      ;
; 0.686  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[10]        ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[7]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.001      ; 0.839      ;
; 0.691  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[1]              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpold[1]                                                                                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.011     ; 0.832      ;
; 0.695  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_hmove[1]                                                                                         ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; -0.009     ; 0.838      ;
; 0.699  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[8]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.001      ; 0.852      ;
; 0.701  ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[0]         ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[0]                                                                                   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; 0.000        ; 0.000      ; 0.853      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                                 ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.195 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.367      ;
; 0.195 ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.121     ; 0.367      ;
; 0.242 ; A2601Master:inst|debounce:ms_dbounce0|count[19]              ; A2601Master:inst|debounce:ms_dbounce0|count[19]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; A2601Master:inst|debounce:ms_dbounce1|count[19]              ; A2601Master:inst|debounce:ms_dbounce1|count[19]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.355 ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; A2601Master:inst|sys_clk_dvdr[3]                             ; A2601Master:inst|sys_clk_dvdr[3]                             ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; A2601Master:inst|debounce:ms_dbounce1|count[7]               ; A2601Master:inst|debounce:ms_dbounce1|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; A2601Master:inst|debounce:ms_dbounce1|count[8]               ; A2601Master:inst|debounce:ms_dbounce1|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; A2601Master:inst|sys_clk_dvdr[4]                             ; A2601Master:inst|sys_clk_dvdr[4]                             ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; A2601Master:inst|debounce:ms_dbounce1|count[0]               ; A2601Master:inst|debounce:ms_dbounce1|count[0]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; A2601Master:inst|debounce:ms_dbounce0|count[0]               ; A2601Master:inst|debounce:ms_dbounce0|count[0]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; A2601Master:inst|sys_clk_dvdr[1]                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.528      ;
; 0.376 ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.474 ; A2601Master:inst|sys_clk_dvdr[0]                             ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.626      ;
; 0.493 ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.497 ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.499 ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; A2601Master:inst|sys_clk_dvdr[0]                             ; A2601Master:inst|sys_clk_dvdr[1]                             ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.651      ;
; 0.501 ; A2601Master:inst|debounce:ms_dbounce1|count[7]               ; A2601Master:inst|debounce:ms_dbounce1|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.505 ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.508 ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ; A2601Master:inst|debounce:ms_dbounce0|count[19]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ; A2601Master:inst|debounce:ms_dbounce1|count[19]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.511 ; A2601Master:inst|debounce:ms_dbounce1|count[0]               ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; A2601Master:inst|debounce:ms_dbounce0|count[0]               ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.516 ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; A2601Master:inst|debounce:ms_dbounce1|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.528 ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.528 ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.532 ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.532 ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.534 ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ; A2601Master:inst|debounce:ms_dbounce1|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.540 ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.551 ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ; A2601Master:inst|debounce:ms_dbounce1|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; A2601Master:inst|sys_clk_dvdr[3]                             ; A2601Master:inst|sys_clk_dvdr[4]                             ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.561 ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 0.704      ;
; 0.561 ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                       ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; debounce:inst2|clean     ; debounce:inst2|clean     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; debounce:inst2|count[19] ; debounce:inst2|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.356 ; debounce:inst2|count[1]  ; debounce:inst2|count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; debounce:inst2|count[10] ; debounce:inst2|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.361 ; debounce:inst2|count[7]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; debounce:inst2|count[8]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; debounce:inst2|count[9]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; debounce:inst2|count[3]  ; debounce:inst2|count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; debounce:inst2|count[5]  ; debounce:inst2|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; debounce:inst2|count[11] ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; debounce:inst2|count[0]  ; debounce:inst2|count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; debounce:inst2|count[12] ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; debounce:inst2|count[14] ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; debounce:inst2|count[17] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.373 ; debounce:inst2|count[4]  ; debounce:inst2|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; debounce:inst2|count[18] ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; debounce:inst2|count[2]  ; debounce:inst2|count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.377 ; debounce:inst2|count[13] ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; debounce:inst2|count[15] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; debounce:inst2|count[16] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.439 ; debounce:inst2|count[6]  ; debounce:inst2|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.591      ;
; 0.494 ; debounce:inst2|count[10] ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.499 ; debounce:inst2|count[7]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; debounce:inst2|count[8]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; debounce:inst2|count[3]  ; debounce:inst2|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; debounce:inst2|count[5]  ; debounce:inst2|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.503 ; debounce:inst2|count[11] ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; debounce:inst2|count[12] ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; debounce:inst2|count[14] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; debounce:inst2|count[0]  ; debounce:inst2|count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.659      ;
; 0.513 ; debounce:inst2|count[18] ; debounce:inst2|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; debounce:inst2|count[2]  ; debounce:inst2|count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; debounce:inst2|count[4]  ; debounce:inst2|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.517 ; debounce:inst2|count[13] ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; debounce:inst2|count[15] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; debounce:inst2|count[16] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.671      ;
; 0.529 ; debounce:inst2|count[10] ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.534 ; debounce:inst2|count[7]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; debounce:inst2|count[9]  ; debounce:inst2|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.698      ;
; 0.535 ; debounce:inst2|count[5]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; debounce:inst2|count[3]  ; debounce:inst2|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.538 ; debounce:inst2|count[11] ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.540 ; debounce:inst2|count[12] ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; debounce:inst2|count[14] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.692      ;
; 0.548 ; debounce:inst2|count[2]  ; debounce:inst2|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.700      ;
; 0.548 ; debounce:inst2|count[4]  ; debounce:inst2|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.700      ;
; 0.549 ; debounce:inst2|count[1]  ; debounce:inst2|count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; debounce:inst2|count[13] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; debounce:inst2|count[15] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.561 ; debounce:inst2|count[17] ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.713      ;
; 0.564 ; debounce:inst2|count[10] ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.716      ;
; 0.570 ; debounce:inst2|count[9]  ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.733      ;
; 0.570 ; debounce:inst2|count[5]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; debounce:inst2|count[3]  ; debounce:inst2|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.573 ; debounce:inst2|count[11] ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.725      ;
; 0.575 ; debounce:inst2|count[8]  ; debounce:inst2|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.738      ;
; 0.575 ; debounce:inst2|count[12] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.727      ;
; 0.575 ; debounce:inst2|count[14] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.727      ;
; 0.577 ; debounce:inst2|count[6]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.729      ;
; 0.583 ; debounce:inst2|count[4]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; debounce:inst2|count[2]  ; debounce:inst2|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.735      ;
; 0.584 ; debounce:inst2|count[1]  ; debounce:inst2|count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.736      ;
; 0.587 ; debounce:inst2|count[13] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.739      ;
; 0.596 ; debounce:inst2|count[17] ; debounce:inst2|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.748      ;
; 0.599 ; debounce:inst2|count[10] ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.751      ;
; 0.601 ; debounce:inst2|count[0]  ; debounce:inst2|count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.753      ;
; 0.605 ; debounce:inst2|count[9]  ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.768      ;
; 0.605 ; debounce:inst2|count[5]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.757      ;
; 0.605 ; debounce:inst2|count[3]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.757      ;
; 0.608 ; debounce:inst2|count[11] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.610 ; debounce:inst2|count[8]  ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.773      ;
; 0.610 ; debounce:inst2|count[7]  ; debounce:inst2|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.773      ;
; 0.610 ; debounce:inst2|count[12] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.762      ;
; 0.612 ; debounce:inst2|count[6]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.764      ;
; 0.613 ; debounce:inst2|count[16] ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.765      ;
; 0.618 ; debounce:inst2|count[4]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.770      ;
; 0.618 ; debounce:inst2|count[2]  ; debounce:inst2|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.770      ;
; 0.619 ; debounce:inst2|count[1]  ; debounce:inst2|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.771      ;
; 0.622 ; debounce:inst2|count[13] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.774      ;
; 0.634 ; debounce:inst2|count[10] ; debounce:inst2|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.636 ; debounce:inst2|count[0]  ; debounce:inst2|count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.640 ; debounce:inst2|count[9]  ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.803      ;
; 0.640 ; debounce:inst2|count[3]  ; debounce:inst2|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.643 ; debounce:inst2|count[11] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.645 ; debounce:inst2|count[8]  ; debounce:inst2|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.808      ;
; 0.645 ; debounce:inst2|count[7]  ; debounce:inst2|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.808      ;
; 0.645 ; debounce:inst2|count[12] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.647 ; debounce:inst2|count[6]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.647 ; debounce:inst2|count[15] ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.648 ; debounce:inst2|count[16] ; debounce:inst2|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.653 ; debounce:inst2|count[4]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.653 ; debounce:inst2|count[2]  ; debounce:inst2|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.654 ; debounce:inst2|count[1]  ; debounce:inst2|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.669 ; debounce:inst2|count[10] ; debounce:inst2|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; debounce:inst2|count[14] ; debounce:inst2|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.671 ; debounce:inst2|count[0]  ; debounce:inst2|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.823      ;
; 0.675 ; debounce:inst2|count[9]  ; debounce:inst2|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.838      ;
; 0.675 ; debounce:inst2|count[3]  ; debounce:inst2|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.827      ;
; 0.678 ; debounce:inst2|count[11] ; debounce:inst2|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.680 ; debounce:inst2|count[8]  ; debounce:inst2|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.843      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[0]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[0]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[1]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[1]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[2]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[2]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[3]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[3]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[4]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[4]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[5]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[5]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[6]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[6]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa_ddr[7]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[0]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[0]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[1]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[1]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[2]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[2]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[3]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[3]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[4]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[4]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[5]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[5]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[6]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[6]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_ddr[7]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[0]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[0]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[1]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[1]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[2]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[2]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[3]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[3]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[4]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[4]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[5]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[5]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[6]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[6]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Fall       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_reg[7]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|d_out[1]                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[0]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[0]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[1]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[1]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[2]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[3]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[3]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[4]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[5]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[6]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|A[7]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|C                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|C                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|D                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|D                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|I                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|I                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|N                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|N                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[0]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[0]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[10]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[10]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[11]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[11]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[12]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[12]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[13]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[13]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[14]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[14]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[15]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[15]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[1]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[1]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[2]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[2]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[3]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[3]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[4]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[4]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[5]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[5]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[6]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[6]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[7]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[7]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[8]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[8]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[9]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[9]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[1]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[2]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[2]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[3]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[4]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[4]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[5]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[5]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[6]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[7]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[7]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[3]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[3]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[4]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[4]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[5]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[5]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[6]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 ; Rise       ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[6]                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|clean      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|clean      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|count[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|count[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; debounce:inst2|xnew       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; debounce:inst2|xnew       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|clean|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|clean|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[19]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[19]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|count[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|count[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|xnew|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|xnew|clk            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]'                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|dvdr[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr4[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0|sr5[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|dvdr[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr4[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1|sr5[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|d[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start1            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start2            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|start2            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ec                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_ec                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cburst                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|center                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|center                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr|d[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr|d[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr|d[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr|d[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[10]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[10]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[11]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[11]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[12]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cx[12]                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------+
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0]           ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[0]           ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1]           ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[1]           ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2]           ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[2]           ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3]           ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[3]           ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4]           ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[4]           ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5]           ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[5]           ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6]           ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6]           ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7]           ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[7]           ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[2] ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[2] ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|clean                  ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|clean                  ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[0]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[0]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[10]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[11]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[12]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[13]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[14]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[15]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[15]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[16]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[17]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[18]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[19]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[19]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[1]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[2]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[3]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[4]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[5]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[6]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[7]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[8]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|count[9]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|xnew                   ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce0|xnew                   ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|clean                  ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|clean                  ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[0]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[0]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[10]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[11]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[12]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[13]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[14]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[15]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[16]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[17]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[18]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[19]              ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[19]              ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[1]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[2]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[3]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[4]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[5]               ;
; 7.730 ; 8.730        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ;
; 7.730 ; 8.730        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; A2601Master:inst|debounce:ms_dbounce1|count[6]               ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_14'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; 34.921 ; 34.921       ; 0.000          ; High Pulse Width ; CLOCK_14 ; Rise       ; CLOCK_14|combout                    ;
; 34.921 ; 34.921       ; 0.000          ; Low Pulse Width  ; CLOCK_14 ; Rise       ; CLOCK_14|combout                    ;
; 34.921 ; 34.921       ; 0.000          ; High Pulse Width ; CLOCK_14 ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 34.921 ; 34.921       ; 0.000          ; Low Pulse Width  ; CLOCK_14 ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 34.921 ; 34.921       ; 0.000          ; High Pulse Width ; CLOCK_14 ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 34.921 ; 34.921       ; 0.000          ; Low Pulse Width  ; CLOCK_14 ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 67.462 ; 69.842       ; 2.380          ; Port Rate        ; CLOCK_14 ; Rise       ; CLOCK_14                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                          ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.731 ; 5.731 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.413 ; 4.413 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.226 ; 5.226 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.707 ; 4.707 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.731 ; 5.731 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.254 ; 5.254 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.727 ; 4.727 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.316 ; 4.316 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.823 ; 4.823 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.524 ; 4.524 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.414 ; 5.414 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.335 ; 5.335 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.975 ; 4.975 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.247 ; 5.247 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.414 ; 5.414 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.272 ; 5.272 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.096 ; 5.096 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.955 ; 4.955 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 5.272 ; 5.272 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.913 ; 4.913 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.154 ; 4.154 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.844 ; 4.844 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.348 ; 4.348 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.913 ; 4.913 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.559 ; 4.559 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.399 ; 4.399 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.155 ; 4.155 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.588 ; 4.588 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.289 ; 4.289 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 5.179 ; 5.179 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 5.012 ; 5.012 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.632 ; 4.632 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.967 ; 4.967 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 5.179 ; 5.179 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 5.037 ; 5.037 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.617 ; 4.617 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.675 ; 4.675 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 5.037 ; 5.037 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.543 ; 4.543 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.013 ; 4.013 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.543 ; 4.543 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.205 ; 4.205 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.528 ; 4.528 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.271 ; 4.271 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.130 ; 4.130 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.867 ; 3.867 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.357 ; 4.357 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.058 ; 4.058 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.948 ; 4.948 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.724 ; 4.724 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.363 ; 4.363 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.679 ; 4.679 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.948 ; 4.948 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.806 ; 4.806 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.232 ; 4.232 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.387 ; 4.387 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.806 ; 4.806 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 2.609 ; 2.609 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; Reset     ; CLOCK_50                                                     ; 2.871 ; 2.871 ; Rise       ; CLOCK_50                                                     ;
; pb_in[*]  ; CLOCK_14                                                     ; 5.512 ; 5.512 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[0] ; CLOCK_14                                                     ; 4.846 ; 4.846 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[1] ; CLOCK_14                                                     ; 5.512 ; 5.512 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                             ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -2.949 ; -2.949 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.362 ; -3.362 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -4.263 ; -4.263 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.646 ; -3.646 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -4.044 ; -4.044 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.838 ; -3.838 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.225 ; -3.225 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -2.949 ; -2.949 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.506 ; -3.506 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.207 ; -3.207 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.665 ; -3.665 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.902 ; -3.902 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.665 ; -3.665 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.923 ; -3.923 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -4.097 ; -4.097 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.631 ; -3.631 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.767 ; -3.767 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.631 ; -3.631 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.955 ; -3.955 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.010 ; -3.010 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.683 ; -3.683 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.436 ; -4.436 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.998 ; -3.998 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.252 ; -4.252 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.706 ; -3.706 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.010 ; -3.010 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.299 ; -3.299 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.006 ; -4.006 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.707 ; -3.707 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.828 ; -3.828 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.206 ; -4.206 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.828 ; -3.828 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.273 ; -4.273 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.597 ; -4.597 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.956 ; -3.956 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.956 ; -3.956 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.981 ; -3.981 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.455 ; -4.455 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.090 ; -3.090 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.533 ; -3.533 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.947 ; -3.947 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.941 ; -3.941 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.255 ; -4.255 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.900 ; -3.900 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.733 ; -3.733 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.090 ; -3.090 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.181 ; -4.181 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.882 ; -3.882 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.966 ; -3.966 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.353 ; -4.353 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.966 ; -3.966 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.064 ; -4.064 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.772 ; -4.772 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.772 ; -3.772 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.959 ; -3.959 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.772 ; -3.772 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.630 ; -4.630 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -2.489 ; -2.489 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; Reset     ; CLOCK_50                                                     ; -2.065 ; -2.065 ; Rise       ; CLOCK_50                                                     ;
; pb_in[*]  ; CLOCK_14                                                     ; -3.899 ; -3.899 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[0] ; CLOCK_14                                                     ; -3.899 ; -3.899 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[1] ; CLOCK_14                                                     ; -3.998 ; -3.998 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                 ;
+------------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+------------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; a_out[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.268 ; 4.268 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.816 ; 3.816 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.593 ; 3.593 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.030 ; 4.030 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.907 ; 3.907 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.948 ; 3.948 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.268 ; 4.268 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.110 ; 4.110 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.034 ; 4.034 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[8]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.237 ; 4.237 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.915 ; 3.915 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[10] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.519 ; 3.519 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[11] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.729 ; 3.729 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[12] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.589 ; 3.589 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.164 ; 4.164 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.948 ; 3.948 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.074 ; 4.074 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.106 ; 4.106 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.158 ; 4.158 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.164 ; 4.164 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.975 ; 4.975 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.764 ; 4.764 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.885 ; 4.885 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.917 ; 4.917 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.969 ; 4.969 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.975 ; 4.975 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; cv[*]      ; CLOCK_14                                                     ; 2.172 ; 2.172 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[0]     ; CLOCK_14                                                     ; 2.172 ; 2.172 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[1]     ; CLOCK_14                                                     ; 2.058 ; 2.058 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[2]     ; CLOCK_14                                                     ; 2.031 ; 2.031 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[3]     ; CLOCK_14                                                     ; 1.936 ; 1.936 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[4]     ; CLOCK_14                                                     ; 2.035 ; 2.035 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[5]     ; CLOCK_14                                                     ; 2.057 ; 2.057 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[6]     ; CLOCK_14                                                     ; 2.057 ; 2.057 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[7]     ; CLOCK_14                                                     ; 2.058 ; 2.058 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+------------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                         ;
+------------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+------------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; a_out[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.519 ; 3.519 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.816 ; 3.816 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.593 ; 3.593 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.030 ; 4.030 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.907 ; 3.907 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.948 ; 3.948 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.268 ; 4.268 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.110 ; 4.110 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.034 ; 4.034 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[8]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.237 ; 4.237 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.915 ; 3.915 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[10] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.519 ; 3.519 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[11] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.729 ; 3.729 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[12] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.589 ; 3.589 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.924 ; 3.924 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.947 ; 3.947 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.924 ; 3.924 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.927 ; 3.927 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.944 ; 3.944 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.053 ; 4.053 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.403 ; 4.403 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.427 ; 4.427 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.418 ; 4.418 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.403 ; 4.403 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.418 ; 4.418 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.527 ; 4.527 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; cv[*]      ; CLOCK_14                                                     ; 1.936 ; 1.936 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[0]     ; CLOCK_14                                                     ; 2.172 ; 2.172 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[1]     ; CLOCK_14                                                     ; 2.058 ; 2.058 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[2]     ; CLOCK_14                                                     ; 2.031 ; 2.031 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[3]     ; CLOCK_14                                                     ; 1.936 ; 1.936 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[4]     ; CLOCK_14                                                     ; 2.035 ; 2.035 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[5]     ; CLOCK_14                                                     ; 2.057 ; 2.057 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[6]     ; CLOCK_14                                                     ; 2.057 ; 2.057 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[7]     ; CLOCK_14                                                     ; 2.058 ; 2.058 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+------------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+---------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                         ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                              ; -16.531   ; -2.834  ; N/A      ; N/A     ; -2.567              ;
;  A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -16.531   ; -1.326  ; N/A      ; N/A     ; -2.567              ;
;  A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -8.681    ; -0.403  ; N/A      ; N/A     ; -2.567              ;
;  A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -9.465    ; -2.834  ; N/A      ; N/A     ; -0.742              ;
;  CLOCK_14                                                     ; N/A       ; N/A     ; N/A      ; N/A     ; 34.921              ;
;  CLOCK_50                                                     ; -4.840    ; 0.215   ; N/A      ; N/A     ; -1.941              ;
;  inst4|altpll_component|pll|clk[0]                            ; -12.370   ; 0.092   ; N/A      ; N/A     ; 7.488               ;
; Design-wide TNS                                               ; -4372.832 ; -47.876 ; 0.0      ; 0.0     ; -950.583            ;
;  A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -1598.685 ; -33.561 ; N/A      ; N/A     ; -261.506            ;
;  A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -1632.835 ; -0.457  ; N/A      ; N/A     ; -428.920            ;
;  A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -737.569  ; -18.242 ; N/A      ; N/A     ; -225.568            ;
;  CLOCK_14                                                     ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                     ; -90.740   ; 0.000   ; N/A      ; N/A     ; -34.589             ;
;  inst4|altpll_component|pll|clk[0]                            ; -313.003  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 15.110 ; 15.110 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 11.945 ; 11.945 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 13.966 ; 13.966 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 12.871 ; 12.871 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 15.110 ; 15.110 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.260 ; 14.260 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 12.776 ; 12.776 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 11.400 ; 11.400 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 13.091 ; 13.091 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 12.312 ; 12.312 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.977 ; 14.977 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.806 ; 14.806 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 13.681 ; 13.681 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.610 ; 14.610 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.977 ; 14.977 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.710 ; 14.710 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.000 ; 14.000 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 13.943 ; 13.943 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 14.710 ; 14.710 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.443 ; 12.443 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.421 ; 10.421 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.310 ; 12.310 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.279 ; 11.279 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.443 ; 12.443 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.550 ; 11.550 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.092 ; 11.092 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.135 ; 10.135 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.808 ; 11.808 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.029 ; 11.029 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.694 ; 13.694 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.237 ; 13.237 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.029 ; 12.029 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.095 ; 13.095 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.694 ; 13.694 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.427 ; 13.427 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.151 ; 12.151 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.428 ; 12.428 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 13.427 ; 13.427 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.479 ; 11.479 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.218 ; 10.218 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.479 ; 11.479 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.848 ; 10.848 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.265 ; 11.265 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.717 ; 10.717 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.477 ; 10.477 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 9.296  ; 9.296  ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.031 ; 11.031 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.252 ; 10.252 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.917 ; 12.917 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.404 ; 12.404 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.414 ; 11.414 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.256 ; 12.256 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.917 ; 12.917 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.650 ; 12.650 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.973 ; 10.973 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 11.589 ; 11.589 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 12.650 ; 12.650 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 5.809  ; 5.809  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; Reset     ; CLOCK_50                                                     ; 6.887  ; 6.887  ; Rise       ; CLOCK_50                                                     ;
; pb_in[*]  ; CLOCK_14                                                     ; 12.946 ; 12.946 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[0] ; CLOCK_14                                                     ; 11.006 ; 11.006 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[1] ; CLOCK_14                                                     ; 12.946 ; 12.946 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                             ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -2.949 ; -2.949 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.362 ; -3.362 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -4.263 ; -4.263 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.646 ; -3.646 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -4.044 ; -4.044 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.838 ; -3.838 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.225 ; -3.225 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -2.949 ; -2.949 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.506 ; -3.506 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.207 ; -3.207 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.665 ; -3.665 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.902 ; -3.902 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.665 ; -3.665 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.923 ; -3.923 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -4.097 ; -4.097 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.631 ; -3.631 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.767 ; -3.767 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.631 ; -3.631 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; -3.955 ; -3.955 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.010 ; -3.010 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.683 ; -3.683 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.436 ; -4.436 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.998 ; -3.998 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.252 ; -4.252 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.706 ; -3.706 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.010 ; -3.010 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.299 ; -3.299 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.006 ; -4.006 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.707 ; -3.707 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.828 ; -3.828 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.206 ; -4.206 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.828 ; -3.828 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.273 ; -4.273 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.597 ; -4.597 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.956 ; -3.956 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.956 ; -3.956 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.981 ; -3.981 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.455 ; -4.455 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; d_in[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.090 ; -3.090 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.533 ; -3.533 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.947 ; -3.947 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.941 ; -3.941 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.255 ; -4.255 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.900 ; -3.900 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.733 ; -3.733 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.090 ; -3.090 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  d_in[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.181 ; -4.181 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.882 ; -3.882 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pa_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.966 ; -3.966 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[4] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.353 ; -4.353 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[5] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.966 ; -3.966 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.064 ; -4.064 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pa_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.772 ; -4.772 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; pb_in[*]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.772 ; -3.772 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.959 ; -3.959 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[6] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -3.772 ; -3.772 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  pb_in[7] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; -4.630 ; -4.630 ; Fall       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; inpt4     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; -2.489 ; -2.489 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; Reset     ; CLOCK_50                                                     ; -2.065 ; -2.065 ; Rise       ; CLOCK_50                                                     ;
; pb_in[*]  ; CLOCK_14                                                     ; -3.899 ; -3.899 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[0] ; CLOCK_14                                                     ; -3.899 ; -3.899 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  pb_in[1] ; CLOCK_14                                                     ; -3.998 ; -3.998 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                   ;
+------------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+------------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; a_out[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 10.120 ; 10.120 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 8.506  ; 8.506  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 7.958  ; 7.958  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.444  ; 9.444  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.044  ; 9.044  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.109  ; 9.109  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.976  ; 9.976  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.730  ; 9.730  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.411  ; 9.411  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[8]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 10.120 ; 10.120 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 9.050  ; 9.050  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[10] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 7.834  ; 7.834  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[11] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 8.534  ; 8.534  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[12] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 7.949  ; 7.949  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.256 ; 10.256 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 9.548  ; 9.548  ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.006 ; 10.006 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.108 ; 10.108 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.227 ; 10.227 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 10.256 ; 10.256 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.891 ; 12.891 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.182 ; 12.182 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.641 ; 12.641 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.743 ; 12.743 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.862 ; 12.862 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 12.891 ; 12.891 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; cv[*]      ; CLOCK_14                                                     ; 5.422  ; 5.422  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[0]     ; CLOCK_14                                                     ; 5.422  ; 5.422  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[1]     ; CLOCK_14                                                     ; 5.056  ; 5.056  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[2]     ; CLOCK_14                                                     ; 5.020  ; 5.020  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[3]     ; CLOCK_14                                                     ; 4.666  ; 4.666  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[4]     ; CLOCK_14                                                     ; 5.009  ; 5.009  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[5]     ; CLOCK_14                                                     ; 5.038  ; 5.038  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[6]     ; CLOCK_14                                                     ; 5.038  ; 5.038  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[7]     ; CLOCK_14                                                     ; 5.037  ; 5.037  ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+------------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                         ;
+------------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+------------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; a_out[*]   ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.519 ; 3.519 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[0]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.816 ; 3.816 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[1]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.593 ; 3.593 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[2]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.030 ; 4.030 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[3]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.907 ; 3.907 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[4]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.948 ; 3.948 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[5]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.268 ; 4.268 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[6]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.110 ; 4.110 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[7]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.034 ; 4.034 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[8]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 4.237 ; 4.237 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[9]  ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.915 ; 3.915 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[10] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.519 ; 3.519 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[11] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.729 ; 3.729 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
;  a_out[12] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 3.589 ; 3.589 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.924 ; 3.924 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.947 ; 3.947 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.924 ; 3.924 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.927 ; 3.927 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 3.944 ; 3.944 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4.053 ; 4.053 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ;
; au[*]      ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.403 ; 4.403 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[0]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.427 ; 4.427 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[1]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.418 ; 4.418 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[2]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.403 ; 4.403 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[3]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.418 ; 4.418 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
;  au[4]     ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 4.527 ; 4.527 ; Rise       ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ;
; cv[*]      ; CLOCK_14                                                     ; 1.936 ; 1.936 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[0]     ; CLOCK_14                                                     ; 2.172 ; 2.172 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[1]     ; CLOCK_14                                                     ; 2.058 ; 2.058 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[2]     ; CLOCK_14                                                     ; 2.031 ; 2.031 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[3]     ; CLOCK_14                                                     ; 1.936 ; 1.936 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[4]     ; CLOCK_14                                                     ; 2.035 ; 2.035 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[5]     ; CLOCK_14                                                     ; 2.057 ; 2.057 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[6]     ; CLOCK_14                                                     ; 2.057 ; 2.057 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
;  cv[7]     ; CLOCK_14                                                     ; 2.058 ; 2.058 ; Rise       ; inst4|altpll_component|pll|clk[0]                            ;
+------------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 650039   ; 0        ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 649      ; 2506     ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 1333     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0]                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 939      ; 0        ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4068     ; 0        ; 933      ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 191      ; 618      ; 36       ; 507      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 247      ; 0        ; 64       ; 0        ;
; inst4|altpll_component|pll|clk[0]                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 39       ; 0        ; 8        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 450      ; 27       ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 2361     ; 1        ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 2605     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                     ; CLOCK_50                                                     ; 672      ; 0        ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; inst4|altpll_component|pll|clk[0]                            ; 16       ; 0        ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0]                            ; 4204     ; 447      ; 0        ; 0        ;
; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0]                            ; 82       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0]                            ; 3656     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 650039   ; 0        ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 649      ; 2506     ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 1333     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0]                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; 939      ; 0        ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 4068     ; 0        ; 933      ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 191      ; 618      ; 36       ; 507      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 247      ; 0        ; 64       ; 0        ;
; inst4|altpll_component|pll|clk[0]                            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; 39       ; 0        ; 8        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 450      ; 27       ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 2361     ; 1        ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; 2605     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                     ; CLOCK_50                                                     ; 672      ; 0        ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1            ; inst4|altpll_component|pll|clk[0]                            ; 16       ; 0        ; 0        ; 0        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] ; inst4|altpll_component|pll|clk[0]                            ; 4204     ; 447      ; 0        ; 0        ;
; CLOCK_50                                                     ; inst4|altpll_component|pll|clk[0]                            ; 82       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0]                            ; inst4|altpll_component|pll|clk[0]                            ; 3656     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 1068  ; 1068 ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Sep 16 19:53:29 2018
Info: Command: quartus_sta retro2600 -c retro2600
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'retro2600.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 69.842 -waveform {0.000 34.921} -name CLOCK_14 CLOCK_14
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[0]} {inst4|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3]
    Info (332105): create_clock -period 1.000 -name A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1
    Info (332105): create_clock -period 1.000 -name A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.531
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.531     -1598.685 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 
    Info (332119):   -12.370      -313.003 inst4|altpll_component|pll|clk[0] 
    Info (332119):    -9.465      -737.569 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] 
    Info (332119):    -8.681     -1632.835 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 
    Info (332119):    -4.840       -90.740 CLOCK_50 
Info (332146): Worst-case hold slack is -2.834
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.834       -18.242 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] 
    Info (332119):    -1.326       -18.393 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 
    Info (332119):     0.092         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):     0.499         0.000 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 
    Info (332119):     0.499         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -428.920 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 
    Info (332119):    -2.567      -261.506 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 
    Info (332119):    -1.941       -34.589 CLOCK_50 
    Info (332119):    -0.742      -225.568 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] 
    Info (332119):     7.488         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):    34.921         0.000 CLOCK_14 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.385
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.385      -136.790 inst4|altpll_component|pll|clk[0] 
    Info (332119):    -4.360      -394.637 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 
    Info (332119):    -2.428      -421.747 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 
    Info (332119):    -2.123      -146.007 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] 
    Info (332119):    -0.895       -16.025 CLOCK_50 
Info (332146): Worst-case hold slack is -1.287
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.287       -13.858 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] 
    Info (332119):    -0.890       -33.561 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 
    Info (332119):    -0.403        -0.457 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 
    Info (332119):     0.195         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -296.240 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 
    Info (332119):    -1.880      -178.320 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi0 
    Info (332119):    -1.380       -23.380 CLOCK_50 
    Info (332119):    -0.500      -152.000 A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[3] 
    Info (332119):     7.730         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):    34.921         0.000 CLOCK_14 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 409 megabytes
    Info: Processing ended: Sun Sep 16 19:53:30 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


