$date
	Mon Dec 23 21:05:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_4bit_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " c_out $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c_in $end
$scope module adder $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % c_in $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " c_out $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module add1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % c_in $end
$var wire 1 + c_out $end
$var wire 1 . sum $end
$upscope $end
$scope module add2 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 + c_in $end
$var wire 1 * c_out $end
$var wire 1 1 sum $end
$upscope $end
$scope module add3 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 * c_in $end
$var wire 1 ) c_out $end
$var wire 1 4 sum $end
$upscope $end
$scope module add4 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ) c_in $end
$var wire 1 " c_out $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
16
15
04
03
02
11
00
0/
0.
0-
1,
1+
0*
0)
b10 (
b1000 '
b1001 &
1%
b1000 $
b1001 #
1"
b10 !
$end
#10
14
01
1*
0+
b101 !
b101 (
1.
10
1/
0%
b1010 $
b1010 '
b1011 #
b1011 &
#20
07
0)
0*
14
b101 !
b101 (
1.
00
13
0,
0/
1%
b1100 $
b1100 '
b1000 #
b1000 &
#30
17
1)
11
04
b1011 !
b1011 (
1.
10
1,
12
0%
b1110 $
b1110 '
b1101 #
b1101 &
#40
