#include "dsi-panel-ss-fhd-ea-f10-cmd.dtsi"
#include "dsi-panel-ss-fhd-eb-f10-cmd.dtsi"
#include "dsi-panel-g7b-37-02-0a-dsc-video.dtsi"
#include "dsi-panel-g7b-42-02-0b-dsc-video.dtsi"

#include "../sdmmagpie-sde-display.dtsi"

&mdss_mdp {
	clock-rate = <0 0 0 0 344000000 19200000 200000000
	  200000000>;
	qcom,sde-num-mnoc-ports = <1>;
	qcom,sde-axi-bus-width = <32>;
};

&dsi_panel_pwr_supply {
	qcom,panel-supply-entry@2 {
		/delete-property/ qcom,supply-post-on-sleep;
	};
};

&dsi_panel_pwr_supply_labibb_amoled {
	qcom,panel-supply-entry@0 {
		qcom,supply-min-voltage = <1880000>;
		qcom,supply-max-voltage = <1880000>;
	};
};

&soc {
	dsi_ss_fhd_ea_f10_cmd_display: qcom,dsi-display@22 {
		label = "dsi_ss_fhd_ea_f10_cmd_display";
		qcom,display-type = "primary";

		qcom,dsi-ctrl-num = <0>;
		qcom,dsi-phy-num = <0>;
		qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

		qcom,dsi-panel = <&dsi_ss_fhd_ea_f10_cmd>;
	};

	dsi_ss_fhd_eb_f10_cmd_display: qcom,dsi-display@23 {
		label = "dsi_ss_fhd_eb_f10_cmd_display";
		qcom,display-type = "primary";

		qcom,dsi-ctrl-num = <0>;
		qcom,dsi-phy-num = <0>;
		qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

		qcom,dsi-panel = <&dsi_ss_fhd_eb_f10_cmd>;
	};

	dsi_g7b_37_02_0a_video_display: qcom,dsi-display@24 {
		label = "dsi_g7b_37_02_0a_video_display";
		qcom,display-type = "primary";

		qcom,dsi-ctrl-num = <0>;
		qcom,dsi-phy-num = <0>;
		qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

		qcom,dsi-panel = <&dsi_g7b_37_02_0a_video>;
	};

   dsi_g7b_42_02_0b_video_display: qcom,dsi-display@25 {
		label = "dsi_g7b_42_02_0b_video_display";
		qcom,display-type = "primary";

		qcom,dsi-ctrl-num = <0>;
		qcom,dsi-phy-num = <0>;
		qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

		qcom,dsi-panel = <&dsi_g7b_42_02_0b_video>;
	};
};

&sde_dsi {
	qcom,dsi-display-list =
		<&dsi_ss_fhd_ea_f10_cmd_display
		&dsi_ss_fhd_eb_f10_cmd_display
		&dsi_g7b_42_02_0b_video_display
		&dsi_g7b_37_02_0a_video_display>;
};

&dsi_ss_fhd_ea_f10_cmd {
	qcom,mdss-dsi-t-clk-post = <0x0F>;
	qcom,mdss-dsi-t-clk-pre = <0x37>;

	qcom,mdss-dsi-display-timings {
		timing@0{
			qcom,mdss-dsi-panel-phy-timings = [00 24 0A 0A 26 25 09
					0A 06 02 04 00];
			qcom,display-topology = <1 0 1>;
			qcom,default-topology-index = <0>;
		};
	};
};

&dsi_ss_fhd_eb_f10_cmd {
	qcom,mdss-dsi-t-clk-post = <0x0F>;
	qcom,mdss-dsi-t-clk-pre = <0x37>;

	qcom,mdss-dsi-display-timings {
		timing@0{
			qcom,mdss-dsi-panel-phy-timings = [00 24 0A 0A 26 25 09
					0A 06 02 04 00];
			qcom,display-topology = <1 0 1>;
			qcom,default-topology-index = <0>;
		};
	};
};

&dsi_g7b_42_02_0b_video {
	qcom,mdss-dsi-t-clk-post = <0x0e>;
	qcom,mdss-dsi-t-clk-pre = <0x34>;

	qcom,mdss-dsi-display-timings {
		timing@0{
			qcom,mdss-dsi-panel-phy-timings = [00 22 08 09 25 23 09
					09 06 02 04 00];
			qcom,display-topology = <1 1 1>;
			qcom,default-topology-index = <0>;
		};
	};
};

&dsi_g7b_37_02_0a_video {
	qcom,mdss-dsi-t-clk-post = <0x0E>;
	qcom,mdss-dsi-t-clk-pre = <0x34>;

	qcom,mdss-dsi-display-timings {
		timing@0{
			qcom,mdss-dsi-panel-phy-timings = [00 1C 07 07 23 21 07
					07 05 02 04 00];
			qcom,display-topology = <1 1 1>;
			qcom,default-topology-index = <0>;
		};
	};
};
