{"sha": "187dd65de84c1e71c8b321bfc2fecc84068e0f1f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTg3ZGQ2NWRlODRjMWU3MWM4YjMyMWJmYzJmZWNjODQwNjhlMGYxZg==", "commit": {"author": {"name": "Jan Hubicka", "email": "hubicka@ucw.cz", "date": "2019-07-23T09:27:11Z"}, "committer": {"name": "Jan Hubicka", "email": "hubicka@gcc.gnu.org", "date": "2019-07-23T09:27:11Z"}, "message": "x86-tune-costs.h (znver2_memcpy): Update.\n\n\t* config/i386/x86-tune-costs.h (znver2_memcpy): Update.\n\t(znver2_costs): Update 256 bit SSE costs and multiplication.\n\nFrom-SVN: r273728", "tree": {"sha": "9e2e9542417c2d69297f89fa33c10c6961e87561", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9e2e9542417c2d69297f89fa33c10c6961e87561"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/187dd65de84c1e71c8b321bfc2fecc84068e0f1f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/187dd65de84c1e71c8b321bfc2fecc84068e0f1f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/187dd65de84c1e71c8b321bfc2fecc84068e0f1f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/187dd65de84c1e71c8b321bfc2fecc84068e0f1f/comments", "author": null, "committer": null, "parents": [{"sha": "4e2a165210c07078ad1226ca3f0712a457a73d0e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4e2a165210c07078ad1226ca3f0712a457a73d0e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4e2a165210c07078ad1226ca3f0712a457a73d0e"}], "stats": {"total": 17, "additions": 11, "deletions": 6}, "files": [{"sha": "2a84ebb6641dbbac3a891901142cfba2b8b57e84", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/187dd65de84c1e71c8b321bfc2fecc84068e0f1f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/187dd65de84c1e71c8b321bfc2fecc84068e0f1f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=187dd65de84c1e71c8b321bfc2fecc84068e0f1f", "patch": "@@ -1,3 +1,8 @@\n+2019-07-23  Jan Hubicka  <hubicka@ucw.cz>\n+\n+\t* config/i386/x86-tune-costs.h (znver2_memcpy): Update.\n+\t(znver2_costs): Update 256 bit SSE costs and multiplication.\n+\n 2019-07-23  Jan Beulich  <jbeulich@suse.com>\n \n \t* config/i386/sse.md (<avx512>_cvtmask2<ssemodesuffix><mode>):"}, {"sha": "8b963c07051d5d2f1aa11936b7a215a7a8265c89", "filename": "gcc/config/i386/x86-tune-costs.h", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/187dd65de84c1e71c8b321bfc2fecc84068e0f1f/gcc%2Fconfig%2Fi386%2Fx86-tune-costs.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/187dd65de84c1e71c8b321bfc2fecc84068e0f1f/gcc%2Fconfig%2Fi386%2Fx86-tune-costs.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fx86-tune-costs.h?ref=187dd65de84c1e71c8b321bfc2fecc84068e0f1f", "patch": "@@ -1279,12 +1279,12 @@ struct processor_costs znver1_cost = {\n static stringop_algs znver2_memcpy[2] = {\n   {libcall, {{6, loop, false}, {14, unrolled_loop, false},\n \t     {-1, rep_prefix_4_byte, false}}},\n-  {libcall, {{16, loop, false}, {8192, rep_prefix_8_byte, false},\n+  {libcall, {{16, loop, false}, {64, rep_prefix_4_byte, false},\n \t     {-1, libcall, false}}}};\n static stringop_algs znver2_memset[2] = {\n   {libcall, {{8, loop, false}, {24, unrolled_loop, false},\n \t     {2048, rep_prefix_4_byte, false}, {-1, libcall, false}}},\n-  {libcall, {{48, unrolled_loop, false}, {8192, rep_prefix_8_byte, false},\n+  {libcall, {{24, rep_prefix_4_byte, false}, {128, rep_prefix_8_byte, false},\n \t     {-1, libcall, false}}}};\n \n struct processor_costs znver2_cost = {\n@@ -1335,11 +1335,11 @@ struct processor_costs znver2_cost = {\n \t\t\t\t\t   in SImode and DImode.  */\n   {8, 8},\t\t\t\t/* cost of storing MMX registers\n \t\t\t\t\t   in SImode and DImode.  */\n-  2, 3, 6,\t\t\t\t/* cost of moving XMM,YMM,ZMM\n+  2, 2, 3,\t\t\t\t/* cost of moving XMM,YMM,ZMM\n \t\t\t\t\t   register.  */\n-  {6, 6, 6, 10, 20},\t\t\t/* cost of loading SSE registers\n+  {6, 6, 6, 6, 12},\t\t\t/* cost of loading SSE registers\n \t\t\t\t\t   in 32,64,128,256 and 512-bit.  */\n-  {6, 6, 6, 10, 20},\t\t\t/* cost of unaligned loads.  */\n+  {6, 6, 6, 6, 12},\t\t\t/* cost of unaligned loads.  */\n   {8, 8, 8, 8, 16},\t\t\t/* cost of storing SSE registers\n \t\t\t\t\t   in 32,64,128,256 and 512-bit.  */\n   {8, 8, 8, 8, 16},\t\t\t/* cost of unaligned stores.  */\n@@ -1372,7 +1372,7 @@ struct processor_costs znver2_cost = {\n   COSTS_N_INSNS (1),\t\t\t/* cost of cheap SSE instruction.  */\n   COSTS_N_INSNS (3),\t\t\t/* cost of ADDSS/SD SUBSS/SD insns.  */\n   COSTS_N_INSNS (3),\t\t\t/* cost of MULSS instruction.  */\n-  COSTS_N_INSNS (4),\t\t\t/* cost of MULSD instruction.  */\n+  COSTS_N_INSNS (3),\t\t\t/* cost of MULSD instruction.  */\n   COSTS_N_INSNS (5),\t\t\t/* cost of FMA SS instruction.  */\n   COSTS_N_INSNS (5),\t\t\t/* cost of FMA SD instruction.  */\n   COSTS_N_INSNS (10),\t\t\t/* cost of DIVSS instruction.  */"}]}