@E: CD648 :"C:\Users\Michal\Documents\GitHub\CONTROL_FPGA\stoper.vhd":46:36:46:43|Expression does not match type std_ulogic
@E::Errors while synthesizing top module MAIN.

