
<html><head><title>Virtuoso SystemVerilog Netlister</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-09-22" />
<meta name="CreateTime" content="1600780983" />
<meta name="DataType" content="Release information" />
<meta name="Description" content="Describes what&#39;s new features in this release of the Virtuoso Platform." />
<meta name="DocTitle" content="Virtuoso What&#39;s New" />
<meta name="DocType" content="Release Note" />
<meta name="FileTitle" content="Virtuoso SystemVerilog Netlister" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="virtuosoWN" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-22" />
<meta name="ModifiedTime" content="1600780983" />
<meta name="NextFile" content="sysVerilogUserWN.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Cadence Shared Tools" />
<meta name="PrevFile" content="ncveruserWN.html" />
<meta name="c_product" content="Virtuoso Layout Suite,Virtuoso Schematic Editor,Virtuoso Analog Design Environment" />
<meta name="Product" content="Virtuoso Shared Tools" />
<meta name="ProductFamily" content="Virtuoso Shared Tools" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso What&#39;s New -- Virtuoso SystemVerilog Netlister" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="virtuosoWNICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="virtuosoWNTOC.html">Contents</a></li><li><a class="prev" href="ncveruserWN.html" title="NC-Verilog Environment">NC-Verilog Environment</a></li><li style="float: right;"><a class="viewPrint" href="virtuosoWN.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="sysVerilogUserWN.html" title="SystemVerilog Integration Environment">SystemVerilog Integration Envi ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso What&#39;s New<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>
<a id="pgfId-1100943"></a><hr />
<a id="35929"></a>Virtuoso SystemVerilog Netlister<hr />
</h1>

<p>
<a id="pgfId-1106525"></a>This chapter provides a high-level overview of the new and enhanced features in the ICADVM20.1 and ICADVM18.1 releases.</p>
<ul><li>
<a id="pgfId-1115682"></a><a href="vsvnWN.html#26887">ICADVM20.1 Base Release</a></li><li>
<a id="pgfId-1111366"></a><a href="vsvnWN.html#38305">ICADVM18.1 ISR11</a></li><li>
<a id="pgfId-1114217"></a><a href="vsvnWN.html#12803">ICADVM18.1 ISR8</a></li></ul>




<h4>
<a id="pgfId-1065226"></a>Related Documentation</h4>

<ul><li>
<a id="pgfId-1106384"></a><em><a actuate="user" class="URL" href="../sysVerilog/sysVerilogTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso SystemVerilog Netlister User Guide</a></em></li></ul>



<h2>
<a id="pgfId-1115704"></a><a id="26887"></a>ICADVM20.1 Base Release</h2>

<h3>
<a id="pgfId-1115705"></a>What&#8217;s New and Enhanced</h3>

<h4>
<a id="pgfId-1115725"></a>Features </h4>
<table class="webflareTable" id="#id1115706">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1115709"></a><strong><a actuate="user" class="URL" href="../vsvn/chap3.html#arrayRecog" show="replace" xml:link="simple">Packed and Unpacked Array Recognition</a></strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1115711"></a>New</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1115713"></a>A new check box, <em>Enable Array Type propagation</em>, is added to the Netlister tab of the SystemVerilog Netlister Options form. Using this option, you can enable the recognition of packed and unpacked arrays and propagate the unpacked property to the top level. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1115718"></a><strong><a actuate="user" class="URL" href="../vsvn/chap3.html#hnlUserStopCVList" show="replace" xml:link="simple">Stop View Support</a></strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1115720"></a>New</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1116052"></a>A new flag, <code>hnlUserStopCVList</code>,<em> </em>can now be added in the <code>.simrc</code> file to provide a list of user specified cellviews, which are treated as stop views while netlisting the design. </p>
</td>
</tr>
</tbody></table>




<h2>
<a id="pgfId-1113981"></a><a id="38305"></a>ICADVM18.1 ISR11</h2>

<h3>
<a id="pgfId-1114389"></a>What&#8217;s New and Enhanced</h3>

<h4>
<a id="pgfId-1114575"></a>Features </h4>
<table class="webflareTable" id="#id1114556">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1114559"></a><strong><a actuate="user" class="URL" href="../vsvn/chap3.html#autoImportPkg" show="replace" xml:link="simple">Importing Package Files Automatically</a></strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1114561"></a>New</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1114563"></a>A new check box, <em>Enable auto package importing</em>, is added to the Netlister tab of the SystemVerilog Netlister Options form. Using this option, you can automatically search and find the pre-compiled SystemVerilog package files on which the <code>systemverilog</code> modules in the design depend. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1114568"></a><strong><a actuate="user" class="URL" href="../vsvn/chap3.html#additionalArgs" show="replace" xml:link="simple">Specifying Additional Arguments</a></strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1114570"></a>New</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1114572"></a>A new button, <em>Additional Arguments</em>,<em> </em>is added to the <em>Miscellaneous</em> tab of the SystemVerilog Netlister Options form. Clicking this button opens the Additional Arguments form, which allows you to specify additional <code>xrun</code> arguments. </p>
</td>
</tr>
</tbody></table>




<h2>
<a id="pgfId-1111370"></a><a id="12803"></a>ICADVM18.1 ISR8</h2>

<h3>
<a id="pgfId-1111371"></a>What&#8217;s New and Enhanced </h3>
<table class="webflareTable" id="#id1111372">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1111375"></a><strong><a actuate="user" class="URL" href="../vsvn/vsvnTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso SystemVerilog Netlister</a></strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1111377"></a>New</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1112585"></a>Virtuoso&#174; SystemVerilog Netlister is a new utility that has been introduced in this release. Use this utility to generate netlists for digital SystemVerilog designs. </p>
<p>
<a id="pgfId-1112762"></a>This utility imports configuration views of digital designs for netlist generation, directly parses and accesses SystemVerilog and Verilog text models, and creates LRM-compliant SystemVerilog configurations to generate compatible netlists.</p>
</td>
</tr>
</tbody></table>


<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="ncveruserWN.html" id="prev" title="NC-Verilog Environment">NC-Verilog Environment</a></em></b><b><em><a href="sysVerilogUserWN.html" id="nex" title="SystemVerilog Integration Environment">SystemVerilog Integration Envi ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>