// Seed: 1108116677
module module_0 (
    input tri0 id_0
);
  logic [-1 : -1] id_2 = -1;
  wire id_3;
  logic [1 : 1] id_4;
  ;
  wire id_5, id_6, id_7;
  always assume (1);
  parameter id_8 = 1;
endmodule
module module_1 (
    input tri0 id_0
    , id_20,
    input wor id_1,
    output tri id_2,
    output wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    input uwire id_6,
    output wor id_7
    , id_21,
    input supply1 id_8,
    output tri0 id_9,
    output uwire id_10,
    output wire id_11,
    input tri1 id_12,
    output wire id_13,
    input tri1 id_14,
    input wire id_15,
    inout tri1 id_16,
    input wand id_17,
    output supply1 id_18
);
  assign id_16 = 1;
  localparam id_22 = 1;
  assign id_9 = id_20;
  logic [-1 : -1] id_23;
  ;
  module_0 modCall_1 (id_0);
endmodule
