// Seed: 2382826229
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    input wand id_4,
    output tri0 id_5,
    output uwire id_6,
    output tri0 id_7,
    input uwire id_8,
    input wand id_9,
    output supply0 id_10
);
  tran (1, id_5);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    output supply0 id_7
);
  logic [-1  <<  -1 'b0 : -1] id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5,
      id_5,
      id_7,
      id_3,
      id_2,
      id_5
  );
endmodule
