Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Receiver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Receiver"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : Receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLCompilers:176 - Include directory Z:/ does not exist
Compiling verilog file "Z:/clock_divider.v" in library work
Module <ClockDivider> compiled
Compiling verilog file "C:/Users/Robert/Documents/Porn/Summer 2012/N64/wired_remote/Receiver/IR_Receiver.v" in library work
Module <ClockDividerStage> compiled
Module <IR_Receiver> compiled
Module <Inverter> compiled
Module <ThreeBitCounter> compiled
Module <ShiftRegister> compiled
Module <FlipFlop> compiled
Compiling verilog file "Receiver.v" in library work
Module <IRListener> compiled
Module <Receiver> compiled
Module <Input_State_Machine> compiled
Module <Data_Buffer> compiled
Module <five_bit_counter> compiled
Module <Shift_Register> compiled
Module <Decoder_12_4> compiled
No errors in compilation
Analysis of file <"Receiver.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Receiver> in library <work>.

Analyzing hierarchy for module <IR_Receiver> in library <work>.

Analyzing hierarchy for module <Inverter> in library <work>.

Analyzing hierarchy for module <ClockDivider> in library <work>.

Analyzing hierarchy for module <five_bit_counter> in library <work>.

Analyzing hierarchy for module <Input_State_Machine> in library <work> with parameters.
	S0 = "0000"
	S1 = "0001"
	S10 = "1010"
	S11 = "1011"
	S12 = "1100"
	S13 = "1101"
	S14 = "1110"
	S15 = "1111"
	S2 = "0010"
	S3 = "0011"
	S4 = "0100"
	S5 = "0101"
	S6 = "0110"
	S7 = "0111"
	S8 = "1000"
	S9 = "1001"

Analyzing hierarchy for module <Data_Buffer> in library <work>.

Analyzing hierarchy for module <Shift_Register> in library <work>.

Analyzing hierarchy for module <Decoder_12_4> in library <work>.

Analyzing hierarchy for module <ThreeBitCounter> in library <work>.

Analyzing hierarchy for module <ShiftRegister> in library <work>.

Analyzing hierarchy for module <FlipFlop> in library <work>.

Analyzing hierarchy for module <IRListener> in library <work> with parameters.
	S0 = "0000"
	S1 = "0001"
	S2 = "0010"
	S3 = "0011"
	S4 = "0100"
	S5 = "0101"
	S6 = "0110"
	S7 = "0111"
	S8 = "1000"

Analyzing hierarchy for module <ClockDividerStage> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Receiver>.
Module <Receiver> is correct for synthesis.
 
Analyzing module <IR_Receiver> in library <work>.
Module <IR_Receiver> is correct for synthesis.
 
Analyzing module <ThreeBitCounter> in library <work>.
Module <ThreeBitCounter> is correct for synthesis.
 
Analyzing module <ShiftRegister> in library <work>.
Module <ShiftRegister> is correct for synthesis.
 
Analyzing module <FlipFlop> in library <work>.
Module <FlipFlop> is correct for synthesis.
 
Analyzing module <IRListener> in library <work>.
	S0 = 4'b0000
	S1 = 4'b0001
	S2 = 4'b0010
	S3 = 4'b0011
	S4 = 4'b0100
	S5 = 4'b0101
	S6 = 4'b0110
	S7 = 4'b0111
	S8 = 4'b1000
Module <IRListener> is correct for synthesis.
 
Analyzing module <Inverter> in library <work>.
Module <Inverter> is correct for synthesis.
 
Analyzing module <ClockDivider> in library <work>.
Module <ClockDivider> is correct for synthesis.
 
Analyzing module <ClockDividerStage> in library <work>.
Module <ClockDividerStage> is correct for synthesis.
 
Analyzing module <five_bit_counter> in library <work>.
Module <five_bit_counter> is correct for synthesis.
 
Analyzing module <Input_State_Machine> in library <work>.
	S0 = 4'b0000
	S1 = 4'b0001
	S10 = 4'b1010
	S11 = 4'b1011
	S12 = 4'b1100
	S13 = 4'b1101
	S14 = 4'b1110
	S15 = 4'b1111
	S2 = 4'b0010
	S3 = 4'b0011
	S4 = 4'b0100
	S5 = 4'b0101
	S6 = 4'b0110
	S7 = 4'b0111
	S8 = 4'b1000
	S9 = 4'b1001
Module <Input_State_Machine> is correct for synthesis.
 
Analyzing module <Data_Buffer> in library <work>.
Module <Data_Buffer> is correct for synthesis.
 
Analyzing module <Shift_Register> in library <work>.
Module <Shift_Register> is correct for synthesis.
 
Analyzing module <Decoder_12_4> in library <work>.
Module <Decoder_12_4> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Inverter>.
    Related source file is "C:/Users/Robert/Documents/Porn/Summer 2012/N64/wired_remote/Receiver/IR_Receiver.v".
Unit <Inverter> synthesized.


Synthesizing Unit <five_bit_counter>.
    Related source file is "Receiver.v".
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <five_bit_counter> synthesized.


Synthesizing Unit <Input_State_Machine>.
    Related source file is "Receiver.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 19                                             |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Input_State_Machine> synthesized.


Synthesizing Unit <Data_Buffer>.
    Related source file is "Receiver.v".
Unit <Data_Buffer> synthesized.


Synthesizing Unit <Shift_Register>.
    Related source file is "Receiver.v".
    Found 12-bit register for signal <data_out>.
    Found 12-bit register for signal <q>.
Unit <Shift_Register> synthesized.


Synthesizing Unit <Decoder_12_4>.
    Related source file is "Receiver.v".
    Found 16x4-bit ROM for signal <data_out$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder_12_4> synthesized.


Synthesizing Unit <ThreeBitCounter>.
    Related source file is "C:/Users/Robert/Documents/Porn/Summer 2012/N64/wired_remote/Receiver/IR_Receiver.v".
    Found 1-bit register for signal <latch>.
    Found 3-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ThreeBitCounter> synthesized.


Synthesizing Unit <ShiftRegister>.
    Related source file is "C:/Users/Robert/Documents/Porn/Summer 2012/N64/wired_remote/Receiver/IR_Receiver.v".
    Found 4-bit register for signal <data>.
Unit <ShiftRegister> synthesized.


Synthesizing Unit <FlipFlop>.
    Related source file is "C:/Users/Robert/Documents/Porn/Summer 2012/N64/wired_remote/Receiver/IR_Receiver.v".
    Found 4-bit register for signal <dirs>.
Unit <FlipFlop> synthesized.


Synthesizing Unit <IRListener>.
    Related source file is "C:/Users/Robert/Documents/Porn/Summer 2012/N64/wired_remote/Receiver/IR_Receiver.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <IRListener> synthesized.


Synthesizing Unit <ClockDividerStage>.
    Related source file is "Z:/clock_divider.v".
    Found 1-bit register for signal <HalvedClock>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ClockDividerStage> synthesized.


Synthesizing Unit <IR_Receiver>.
    Related source file is "C:/Users/Robert/Documents/Porn/Summer 2012/N64/wired_remote/Receiver/IR_Receiver.v".
Unit <IR_Receiver> synthesized.


Synthesizing Unit <ClockDivider>.
    Related source file is "Z:/clock_divider.v".
Unit <ClockDivider> synthesized.


Synthesizing Unit <Receiver>.
    Related source file is "Receiver.v".
Unit <Receiver> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 6
 1-bit register                                        : 2
 12-bit register                                       : 2
 4-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <N64Receiver/IRL/state/FSM> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <instance_name/state/FSM> on signal <state[1:16]> with one-hot encoding.
---------------------------
 State | Encoding
---------------------------
 0000  | 0000000000000001
 0001  | 0000000000000010
 0010  | 0000000000000100
 0011  | 0000000000001000
 0100  | 0000000000010000
 0101  | 0000000000100000
 0110  | 0000000001000000
 0111  | 0000000010000000
 1000  | 0000000100000000
 1001  | 0000001000000000
 1010  | 0000010000000000
 1011  | 0000100000000000
 1100  | 0001000000000000
 1101  | 0010000000000000
 1110  | 0100000000000000
 1111  | 1000000000000000
---------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Receiver> ...

Optimizing unit <Inverter> ...

Optimizing unit <Data_Buffer> ...

Optimizing unit <Input_State_Machine> ...

Optimizing unit <Decoder_12_4> ...

Optimizing unit <IRListener> ...

Optimizing unit <ClockDividerStage> ...

Optimizing unit <Shift_Register> ...

Optimizing unit <ShiftRegister> ...

Optimizing unit <FlipFlop> ...

Optimizing unit <ClockDivider> ...

Optimizing unit <five_bit_counter> ...

Optimizing unit <ThreeBitCounter> ...

Optimizing unit <IR_Receiver> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Receiver.ngr
Top Level Output File Name         : Receiver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 130
#      AND2                        : 46
#      AND3                        : 1
#      AND4                        : 1
#      AND8                        : 1
#      INV                         : 58
#      OR2                         : 12
#      OR3                         : 3
#      OR4                         : 2
#      OR5                         : 1
#      XOR2                        : 5
# FlipFlops/Latches                : 65
#      FDC                         : 47
#      FDCE                        : 12
#      FDP                         : 6
# IO Buffers                       : 11
#      IBUF                        : 3
#      OBUF                        : 8
=========================================================================


Total REAL time to Xst completion: 41.00 secs
Total CPU time to Xst completion: 40.85 secs
 
--> 

Total memory usage is 287548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

