
oven.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bf8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013dc  08006d04  08006d04  00016d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080e0  080080e0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080080e0  080080e0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080080e0  080080e0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080e0  080080e0  000180e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080e4  080080e4  000180e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080080e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000608  20000074  0800815c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000067c  0800815c  0002067c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00069e36  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003b53  00000000  00000000  00089ed3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002ba0  00000000  00000000  0008da28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002998  00000000  00000000  000905c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019669  00000000  00000000  00092f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015893  00000000  00000000  000ac5c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009d892  00000000  00000000  000c1e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015f6ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c0fc  00000000  00000000  0015f76c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08006cec 	.word	0x08006cec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08006cec 	.word	0x08006cec

0800014c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800015a:	2b00      	cmp	r3, #0
 800015c:	db0c      	blt.n	8000178 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800015e:	79fb      	ldrb	r3, [r7, #7]
 8000160:	f003 021f 	and.w	r2, r3, #31
 8000164:	4907      	ldr	r1, [pc, #28]	; (8000184 <__NVIC_ClearPendingIRQ+0x38>)
 8000166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800016a:	095b      	lsrs	r3, r3, #5
 800016c:	2001      	movs	r0, #1
 800016e:	fa00 f202 	lsl.w	r2, r0, r2
 8000172:	3360      	adds	r3, #96	; 0x60
 8000174:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000178:	bf00      	nop
 800017a:	370c      	adds	r7, #12
 800017c:	46bd      	mov	sp, r7
 800017e:	bc80      	pop	{r7}
 8000180:	4770      	bx	lr
 8000182:	bf00      	nop
 8000184:	e000e100 	.word	0xe000e100

08000188 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800018c:	f003 f89e 	bl	80032cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000190:	f000 f89c 	bl	80002cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000194:	f000 fa50 	bl	8000638 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000198:	f000 f962 	bl	8000460 <MX_SPI2_Init>
  MX_TIM3_Init();
 800019c:	f000 f9f2 	bl	8000584 <MX_TIM3_Init>
  MX_RTC_Init();
 80001a0:	f000 f8f2 	bl	8000388 <MX_RTC_Init>
  MX_TIM1_Init();
 80001a4:	f000 f992 	bl	80004cc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	u8g2_Setup_st7920_s_128x64_f(&u8g2, U8G2_R0, U8x8ByteSTM32HWSPI,
 80001a8:	4b35      	ldr	r3, [pc, #212]	; (8000280 <main+0xf8>)
 80001aa:	4a36      	ldr	r2, [pc, #216]	; (8000284 <main+0xfc>)
 80001ac:	4936      	ldr	r1, [pc, #216]	; (8000288 <main+0x100>)
 80001ae:	4837      	ldr	r0, [pc, #220]	; (800028c <main+0x104>)
 80001b0:	f001 fb50 	bl	8001854 <u8g2_Setup_st7920_s_128x64_f>
			U8x8Stm32GPIOAndDelay);
	u8g2_InitDisplay(&u8g2); // send init sequence to the display, display is in sleep mode after this,
 80001b4:	4835      	ldr	r0, [pc, #212]	; (800028c <main+0x104>)
 80001b6:	f002 ffc2 	bl	800313e <u8x8_InitDisplay>
	u8g2_SetPowerSave(&u8g2, 0); // wake up display
 80001ba:	2100      	movs	r1, #0
 80001bc:	4833      	ldr	r0, [pc, #204]	; (800028c <main+0x104>)
 80001be:	f002 ffcd 	bl	800315c <u8x8_SetPowerSave>
	u8g2_SetFont(&u8g2, u8g2_font_6x12_t_cyrillic);
 80001c2:	4933      	ldr	r1, [pc, #204]	; (8000290 <main+0x108>)
 80001c4:	4831      	ldr	r0, [pc, #196]	; (800028c <main+0x104>)
 80001c6:	f002 f8cf 	bl	8002368 <u8g2_SetFont>
	u8g2_SetFontDirection(&u8g2, 0);
 80001ca:	2100      	movs	r1, #0
 80001cc:	482f      	ldr	r0, [pc, #188]	; (800028c <main+0x104>)
 80001ce:	f002 f8e5 	bl	800239c <u8g2_SetFontDirection>

	ScreenUpdate(255);
 80001d2:	20ff      	movs	r0, #255	; 0xff
 80001d4:	f000 fd72 	bl	8000cbc <ScreenUpdate>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		if (EventFlag(&time_irq[0], &flag_irq[0], EXTI0_IRQn)) {
 80001d8:	2206      	movs	r2, #6
 80001da:	492e      	ldr	r1, [pc, #184]	; (8000294 <main+0x10c>)
 80001dc:	482e      	ldr	r0, [pc, #184]	; (8000298 <main+0x110>)
 80001de:	f000 fdcd 	bl	8000d7c <EventFlag>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d003      	beq.n	80001f0 <main+0x68>
			activity = 0;
 80001e8:	4b2c      	ldr	r3, [pc, #176]	; (800029c <main+0x114>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	701a      	strb	r2, [r3, #0]
			goto gotoUpdate;
 80001ee:	e03e      	b.n	800026e <main+0xe6>
		} else if (EventFlag(&time_irq[1], &flag_irq[1], EXTI1_IRQn)) {
 80001f0:	2207      	movs	r2, #7
 80001f2:	492b      	ldr	r1, [pc, #172]	; (80002a0 <main+0x118>)
 80001f4:	482b      	ldr	r0, [pc, #172]	; (80002a4 <main+0x11c>)
 80001f6:	f000 fdc1 	bl	8000d7c <EventFlag>
 80001fa:	4603      	mov	r3, r0
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d003      	beq.n	8000208 <main+0x80>
			activity = 1;
 8000200:	4b26      	ldr	r3, [pc, #152]	; (800029c <main+0x114>)
 8000202:	2201      	movs	r2, #1
 8000204:	701a      	strb	r2, [r3, #0]
			goto gotoUpdate;
 8000206:	e032      	b.n	800026e <main+0xe6>
		} else if (EventFlag(&time_irq[2], &flag_irq[2], EXTI2_IRQn)) {
 8000208:	2208      	movs	r2, #8
 800020a:	4927      	ldr	r1, [pc, #156]	; (80002a8 <main+0x120>)
 800020c:	4827      	ldr	r0, [pc, #156]	; (80002ac <main+0x124>)
 800020e:	f000 fdb5 	bl	8000d7c <EventFlag>
 8000212:	4603      	mov	r3, r0
 8000214:	2b00      	cmp	r3, #0
 8000216:	d125      	bne.n	8000264 <main+0xdc>
			goto gotoUpdate;
		} else if (EventFlag(&time_irq[3], &flag_irq[3], EXTI3_IRQn)) {
 8000218:	2209      	movs	r2, #9
 800021a:	4925      	ldr	r1, [pc, #148]	; (80002b0 <main+0x128>)
 800021c:	4825      	ldr	r0, [pc, #148]	; (80002b4 <main+0x12c>)
 800021e:	f000 fdad 	bl	8000d7c <EventFlag>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d11f      	bne.n	8000268 <main+0xe0>
			goto gotoUpdate;
		} else if (EventFlag(&time_irq[4], &flag_irq[4], EXTI4_IRQn)) {
 8000228:	220a      	movs	r2, #10
 800022a:	4923      	ldr	r1, [pc, #140]	; (80002b8 <main+0x130>)
 800022c:	4823      	ldr	r0, [pc, #140]	; (80002bc <main+0x134>)
 800022e:	f000 fda5 	bl	8000d7c <EventFlag>
 8000232:	4603      	mov	r3, r0
 8000234:	2b00      	cmp	r3, #0
 8000236:	d119      	bne.n	800026c <main+0xe4>
			goto gotoUpdate;
		}
		if (pointer != __HAL_TIM_GET_COUNTER(&htim1) / 2) {
 8000238:	4b21      	ldr	r3, [pc, #132]	; (80002c0 <main+0x138>)
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	461a      	mov	r2, r3
 800023e:	4b21      	ldr	r3, [pc, #132]	; (80002c4 <main+0x13c>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000244:	085b      	lsrs	r3, r3, #1
 8000246:	429a      	cmp	r2, r3
 8000248:	d007      	beq.n	800025a <main+0xd2>
			pointer = __HAL_TIM_GET_COUNTER(&htim1) / 2;
 800024a:	4b1e      	ldr	r3, [pc, #120]	; (80002c4 <main+0x13c>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000250:	085b      	lsrs	r3, r3, #1
 8000252:	b2da      	uxtb	r2, r3
 8000254:	4b1a      	ldr	r3, [pc, #104]	; (80002c0 <main+0x138>)
 8000256:	701a      	strb	r2, [r3, #0]
			goto gotoUpdate;
 8000258:	e009      	b.n	800026e <main+0xe6>
		} else
			if (update != 255) {
 800025a:	4b1b      	ldr	r3, [pc, #108]	; (80002c8 <main+0x140>)
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	2bff      	cmp	r3, #255	; 0xff
 8000260:	d0ba      	beq.n	80001d8 <main+0x50>
			gotoUpdate: ScreenUpdate(update);
 8000262:	e004      	b.n	800026e <main+0xe6>
			goto gotoUpdate;
 8000264:	bf00      	nop
 8000266:	e002      	b.n	800026e <main+0xe6>
			goto gotoUpdate;
 8000268:	bf00      	nop
 800026a:	e000      	b.n	800026e <main+0xe6>
			goto gotoUpdate;
 800026c:	bf00      	nop
			gotoUpdate: ScreenUpdate(update);
 800026e:	4b16      	ldr	r3, [pc, #88]	; (80002c8 <main+0x140>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	4618      	mov	r0, r3
 8000274:	f000 fd22 	bl	8000cbc <ScreenUpdate>
			update = 255;
 8000278:	4b13      	ldr	r3, [pc, #76]	; (80002c8 <main+0x140>)
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	701a      	strb	r2, [r3, #0]
		if (EventFlag(&time_irq[0], &flag_irq[0], EXTI0_IRQn)) {
 800027e:	e7ab      	b.n	80001d8 <main+0x50>
 8000280:	0800079d 	.word	0x0800079d
 8000284:	08000891 	.word	0x08000891
 8000288:	08008000 	.word	0x08008000
 800028c:	20000548 	.word	0x20000548
 8000290:	08006d7c 	.word	0x08006d7c
 8000294:	200000b8 	.word	0x200000b8
 8000298:	200005d0 	.word	0x200005d0
 800029c:	20000001 	.word	0x20000001
 80002a0:	200000b9 	.word	0x200000b9
 80002a4:	200005d4 	.word	0x200005d4
 80002a8:	200000ba 	.word	0x200000ba
 80002ac:	200005d8 	.word	0x200005d8
 80002b0:	200000bb 	.word	0x200000bb
 80002b4:	200005dc 	.word	0x200005dc
 80002b8:	200000bc 	.word	0x200000bc
 80002bc:	200005e0 	.word	0x200005e0
 80002c0:	200000b4 	.word	0x200000b4
 80002c4:	2000062c 	.word	0x2000062c
 80002c8:	20000002 	.word	0x20000002

080002cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b094      	sub	sp, #80	; 0x50
 80002d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002d6:	2228      	movs	r2, #40	; 0x28
 80002d8:	2100      	movs	r1, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f006 f8ec 	bl	80064b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e0:	f107 0314 	add.w	r3, r7, #20
 80002e4:	2200      	movs	r2, #0
 80002e6:	601a      	str	r2, [r3, #0]
 80002e8:	605a      	str	r2, [r3, #4]
 80002ea:	609a      	str	r2, [r3, #8]
 80002ec:	60da      	str	r2, [r3, #12]
 80002ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002f0:	1d3b      	adds	r3, r7, #4
 80002f2:	2200      	movs	r2, #0
 80002f4:	601a      	str	r2, [r3, #0]
 80002f6:	605a      	str	r2, [r3, #4]
 80002f8:	609a      	str	r2, [r3, #8]
 80002fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80002fc:	2305      	movs	r3, #5
 80002fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000300:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000304:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000306:	2300      	movs	r3, #0
 8000308:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800030a:	2301      	movs	r3, #1
 800030c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800030e:	2301      	movs	r3, #1
 8000310:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000312:	2302      	movs	r3, #2
 8000314:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000316:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800031a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800031c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000320:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000322:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000326:	4618      	mov	r0, r3
 8000328:	f003 fbe4 	bl	8003af4 <HAL_RCC_OscConfig>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000332:	f000 fd77 	bl	8000e24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000336:	230f      	movs	r3, #15
 8000338:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800033a:	2302      	movs	r3, #2
 800033c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000342:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000346:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000348:	2300      	movs	r3, #0
 800034a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800034c:	f107 0314 	add.w	r3, r7, #20
 8000350:	2102      	movs	r1, #2
 8000352:	4618      	mov	r0, r3
 8000354:	f003 fe4e 	bl	8003ff4 <HAL_RCC_ClockConfig>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800035e:	f000 fd61 	bl	8000e24 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000362:	2301      	movs	r3, #1
 8000364:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800036a:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800036c:	1d3b      	adds	r3, r7, #4
 800036e:	4618      	mov	r0, r3
 8000370:	f003 ffc8 	bl	8004304 <HAL_RCCEx_PeriphCLKConfig>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800037a:	f000 fd53 	bl	8000e24 <Error_Handler>
  }
}
 800037e:	bf00      	nop
 8000380:	3750      	adds	r7, #80	; 0x50
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
	...

08000388 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b084      	sub	sp, #16
 800038c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800038e:	f107 030c 	add.w	r3, r7, #12
 8000392:	2100      	movs	r1, #0
 8000394:	460a      	mov	r2, r1
 8000396:	801a      	strh	r2, [r3, #0]
 8000398:	460a      	mov	r2, r1
 800039a:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800039c:	2300      	movs	r3, #0
 800039e:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN RTC_Init 1 */
	RTC_AlarmTypeDef sAlarm = { 0 };
 80003a0:	463b      	mov	r3, r7
 80003a2:	2200      	movs	r2, #0
 80003a4:	601a      	str	r2, [r3, #0]
 80003a6:	605a      	str	r2, [r3, #4]
  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80003a8:	4b2b      	ldr	r3, [pc, #172]	; (8000458 <MX_RTC_Init+0xd0>)
 80003aa:	4a2c      	ldr	r2, [pc, #176]	; (800045c <MX_RTC_Init+0xd4>)
 80003ac:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80003ae:	4b2a      	ldr	r3, [pc, #168]	; (8000458 <MX_RTC_Init+0xd0>)
 80003b0:	f04f 32ff 	mov.w	r2, #4294967295
 80003b4:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80003b6:	4b28      	ldr	r3, [pc, #160]	; (8000458 <MX_RTC_Init+0xd0>)
 80003b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003bc:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80003be:	4826      	ldr	r0, [pc, #152]	; (8000458 <MX_RTC_Init+0xd0>)
 80003c0:	f004 f912 	bl	80045e8 <HAL_RTC_Init>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80003ca:	f000 fd2b 	bl	8000e24 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80003ce:	2300      	movs	r3, #0
 80003d0:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0;
 80003d2:	2300      	movs	r3, #0
 80003d4:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0;
 80003d6:	2300      	movs	r3, #0
 80003d8:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80003da:	f107 030c 	add.w	r3, r7, #12
 80003de:	2200      	movs	r2, #0
 80003e0:	4619      	mov	r1, r3
 80003e2:	481d      	ldr	r0, [pc, #116]	; (8000458 <MX_RTC_Init+0xd0>)
 80003e4:	f004 f996 	bl	8004714 <HAL_RTC_SetTime>
 80003e8:	4603      	mov	r3, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d001      	beq.n	80003f2 <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 80003ee:	f000 fd19 	bl	8000e24 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80003f2:	2301      	movs	r3, #1
 80003f4:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80003f6:	2301      	movs	r3, #1
 80003f8:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 1;
 80003fa:	2301      	movs	r3, #1
 80003fc:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0;
 80003fe:	2300      	movs	r3, #0
 8000400:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 8000402:	f107 0308 	add.w	r3, r7, #8
 8000406:	2200      	movs	r2, #0
 8000408:	4619      	mov	r1, r3
 800040a:	4813      	ldr	r0, [pc, #76]	; (8000458 <MX_RTC_Init+0xd0>)
 800040c:	f004 faf2 	bl	80049f4 <HAL_RTC_SetDate>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000416:	f000 fd05 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

	sAlarm.Alarm = RTC_ALARM_A;
 800041a:	2300      	movs	r3, #0
 800041c:	607b      	str	r3, [r7, #4]
	sAlarm.AlarmTime.Hours = 0;
 800041e:	2300      	movs	r3, #0
 8000420:	703b      	strb	r3, [r7, #0]
	sAlarm.AlarmTime.Minutes = 0;
 8000422:	2300      	movs	r3, #0
 8000424:	707b      	strb	r3, [r7, #1]
	sAlarm.AlarmTime.Seconds = 30;
 8000426:	231e      	movs	r3, #30
 8000428:	70bb      	strb	r3, [r7, #2]

	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK) {
 800042a:	463b      	mov	r3, r7
 800042c:	2200      	movs	r2, #0
 800042e:	4619      	mov	r1, r3
 8000430:	4809      	ldr	r0, [pc, #36]	; (8000458 <MX_RTC_Init+0xd0>)
 8000432:	f004 fbe9 	bl	8004c08 <HAL_RTC_SetAlarm_IT>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d001      	beq.n	8000440 <MX_RTC_Init+0xb8>
		Error_Handler();
 800043c:	f000 fcf2 	bl	8000e24 <Error_Handler>
	}

	HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0F, 0);
 8000440:	2200      	movs	r2, #0
 8000442:	210f      	movs	r1, #15
 8000444:	2029      	movs	r0, #41	; 0x29
 8000446:	f003 f8be 	bl	80035c6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800044a:	2029      	movs	r0, #41	; 0x29
 800044c:	f003 f8d7 	bl	80035fe <HAL_NVIC_EnableIRQ>
  /* USER CODE END RTC_Init 2 */

}
 8000450:	bf00      	nop
 8000452:	3710      	adds	r7, #16
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}
 8000458:	200004dc 	.word	0x200004dc
 800045c:	40002800 	.word	0x40002800

08000460 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000464:	4b17      	ldr	r3, [pc, #92]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000466:	4a18      	ldr	r2, [pc, #96]	; (80004c8 <MX_SPI2_Init+0x68>)
 8000468:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800046a:	4b16      	ldr	r3, [pc, #88]	; (80004c4 <MX_SPI2_Init+0x64>)
 800046c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000470:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000472:	4b14      	ldr	r3, [pc, #80]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000474:	2200      	movs	r2, #0
 8000476:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000478:	4b12      	ldr	r3, [pc, #72]	; (80004c4 <MX_SPI2_Init+0x64>)
 800047a:	2200      	movs	r2, #0
 800047c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800047e:	4b11      	ldr	r3, [pc, #68]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000480:	2200      	movs	r2, #0
 8000482:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000484:	4b0f      	ldr	r3, [pc, #60]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000486:	2201      	movs	r2, #1
 8000488:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800048a:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <MX_SPI2_Init+0x64>)
 800048c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000490:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000492:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <MX_SPI2_Init+0x64>)
 8000494:	2228      	movs	r2, #40	; 0x28
 8000496:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000498:	4b0a      	ldr	r3, [pc, #40]	; (80004c4 <MX_SPI2_Init+0x64>)
 800049a:	2200      	movs	r2, #0
 800049c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800049e:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <MX_SPI2_Init+0x64>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004a4:	4b07      	ldr	r3, [pc, #28]	; (80004c4 <MX_SPI2_Init+0x64>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80004aa:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <MX_SPI2_Init+0x64>)
 80004ac:	220a      	movs	r2, #10
 80004ae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80004b0:	4804      	ldr	r0, [pc, #16]	; (80004c4 <MX_SPI2_Init+0x64>)
 80004b2:	f004 ff27 	bl	8005304 <HAL_SPI_Init>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80004bc:	f000 fcb2 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80004c0:	bf00      	nop
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	200004f0 	.word	0x200004f0
 80004c8:	40003800 	.word	0x40003800

080004cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b08c      	sub	sp, #48	; 0x30
 80004d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80004d2:	f107 030c 	add.w	r3, r7, #12
 80004d6:	2224      	movs	r2, #36	; 0x24
 80004d8:	2100      	movs	r1, #0
 80004da:	4618      	mov	r0, r3
 80004dc:	f005 ffec 	bl	80064b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004e0:	1d3b      	adds	r3, r7, #4
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
 80004e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80004e8:	4b24      	ldr	r3, [pc, #144]	; (800057c <MX_TIM1_Init+0xb0>)
 80004ea:	4a25      	ldr	r2, [pc, #148]	; (8000580 <MX_TIM1_Init+0xb4>)
 80004ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80004ee:	4b23      	ldr	r3, [pc, #140]	; (800057c <MX_TIM1_Init+0xb0>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004f4:	4b21      	ldr	r3, [pc, #132]	; (800057c <MX_TIM1_Init+0xb0>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80004fa:	4b20      	ldr	r3, [pc, #128]	; (800057c <MX_TIM1_Init+0xb0>)
 80004fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000500:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000502:	4b1e      	ldr	r3, [pc, #120]	; (800057c <MX_TIM1_Init+0xb0>)
 8000504:	2200      	movs	r2, #0
 8000506:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000508:	4b1c      	ldr	r3, [pc, #112]	; (800057c <MX_TIM1_Init+0xb0>)
 800050a:	2200      	movs	r2, #0
 800050c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800050e:	4b1b      	ldr	r3, [pc, #108]	; (800057c <MX_TIM1_Init+0xb0>)
 8000510:	2200      	movs	r2, #0
 8000512:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000514:	2301      	movs	r3, #1
 8000516:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000518:	2300      	movs	r3, #0
 800051a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800051c:	2301      	movs	r3, #1
 800051e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000520:	2300      	movs	r3, #0
 8000522:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8000524:	2305      	movs	r3, #5
 8000526:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000528:	2300      	movs	r3, #0
 800052a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800052c:	2301      	movs	r3, #1
 800052e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000530:	2300      	movs	r3, #0
 8000532:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 5;
 8000534:	2305      	movs	r3, #5
 8000536:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000538:	f107 030c 	add.w	r3, r7, #12
 800053c:	4619      	mov	r1, r3
 800053e:	480f      	ldr	r0, [pc, #60]	; (800057c <MX_TIM1_Init+0xb0>)
 8000540:	f005 f995 	bl	800586e <HAL_TIM_Encoder_Init>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d001      	beq.n	800054e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800054a:	f000 fc6b 	bl	8000e24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800054e:	2300      	movs	r3, #0
 8000550:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000552:	2300      	movs	r3, #0
 8000554:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000556:	1d3b      	adds	r3, r7, #4
 8000558:	4619      	mov	r1, r3
 800055a:	4808      	ldr	r0, [pc, #32]	; (800057c <MX_TIM1_Init+0xb0>)
 800055c:	f005 ff12 	bl	8006384 <HAL_TIMEx_MasterConfigSynchronization>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d001      	beq.n	800056a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000566:	f000 fc5d 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_1);
 800056a:	2100      	movs	r1, #0
 800056c:	4803      	ldr	r0, [pc, #12]	; (800057c <MX_TIM1_Init+0xb0>)
 800056e:	f005 fa64 	bl	8005a3a <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END TIM1_Init 2 */

}
 8000572:	bf00      	nop
 8000574:	3730      	adds	r7, #48	; 0x30
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	2000062c 	.word	0x2000062c
 8000580:	40012c00 	.word	0x40012c00

08000584 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	; 0x28
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800058a:	f107 0320 	add.w	r3, r7, #32
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000594:	1d3b      	adds	r3, r7, #4
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
 800059a:	605a      	str	r2, [r3, #4]
 800059c:	609a      	str	r2, [r3, #8]
 800059e:	60da      	str	r2, [r3, #12]
 80005a0:	611a      	str	r2, [r3, #16]
 80005a2:	615a      	str	r2, [r3, #20]
 80005a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005a6:	4b22      	ldr	r3, [pc, #136]	; (8000630 <MX_TIM3_Init+0xac>)
 80005a8:	4a22      	ldr	r2, [pc, #136]	; (8000634 <MX_TIM3_Init+0xb0>)
 80005aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 80005ac:	4b20      	ldr	r3, [pc, #128]	; (8000630 <MX_TIM3_Init+0xac>)
 80005ae:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80005b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005b4:	4b1e      	ldr	r3, [pc, #120]	; (8000630 <MX_TIM3_Init+0xac>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80005ba:	4b1d      	ldr	r3, [pc, #116]	; (8000630 <MX_TIM3_Init+0xac>)
 80005bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005c2:	4b1b      	ldr	r3, [pc, #108]	; (8000630 <MX_TIM3_Init+0xac>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005c8:	4b19      	ldr	r3, [pc, #100]	; (8000630 <MX_TIM3_Init+0xac>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80005ce:	4818      	ldr	r0, [pc, #96]	; (8000630 <MX_TIM3_Init+0xac>)
 80005d0:	f005 f8fe 	bl	80057d0 <HAL_TIM_PWM_Init>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80005da:	f000 fc23 	bl	8000e24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005de:	2300      	movs	r3, #0
 80005e0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005e2:	2300      	movs	r3, #0
 80005e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80005e6:	f107 0320 	add.w	r3, r7, #32
 80005ea:	4619      	mov	r1, r3
 80005ec:	4810      	ldr	r0, [pc, #64]	; (8000630 <MX_TIM3_Init+0xac>)
 80005ee:	f005 fec9 	bl	8006384 <HAL_TIMEx_MasterConfigSynchronization>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80005f8:	f000 fc14 	bl	8000e24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005fc:	2360      	movs	r3, #96	; 0x60
 80005fe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000604:	2300      	movs	r3, #0
 8000606:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000608:	2300      	movs	r3, #0
 800060a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2208      	movs	r2, #8
 8000610:	4619      	mov	r1, r3
 8000612:	4807      	ldr	r0, [pc, #28]	; (8000630 <MX_TIM3_Init+0xac>)
 8000614:	f005 fbc6 	bl	8005da4 <HAL_TIM_PWM_ConfigChannel>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800061e:	f000 fc01 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000622:	4803      	ldr	r0, [pc, #12]	; (8000630 <MX_TIM3_Init+0xac>)
 8000624:	f000 fd08 	bl	8001038 <HAL_TIM_MspPostInit>

}
 8000628:	bf00      	nop
 800062a:	3728      	adds	r7, #40	; 0x28
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	200005e4 	.word	0x200005e4
 8000634:	40000400 	.word	0x40000400

08000638 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b088      	sub	sp, #32
 800063c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063e:	f107 0310 	add.w	r3, r7, #16
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	605a      	str	r2, [r3, #4]
 8000648:	609a      	str	r2, [r3, #8]
 800064a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800064c:	4b4e      	ldr	r3, [pc, #312]	; (8000788 <MX_GPIO_Init+0x150>)
 800064e:	699b      	ldr	r3, [r3, #24]
 8000650:	4a4d      	ldr	r2, [pc, #308]	; (8000788 <MX_GPIO_Init+0x150>)
 8000652:	f043 0310 	orr.w	r3, r3, #16
 8000656:	6193      	str	r3, [r2, #24]
 8000658:	4b4b      	ldr	r3, [pc, #300]	; (8000788 <MX_GPIO_Init+0x150>)
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	f003 0310 	and.w	r3, r3, #16
 8000660:	60fb      	str	r3, [r7, #12]
 8000662:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000664:	4b48      	ldr	r3, [pc, #288]	; (8000788 <MX_GPIO_Init+0x150>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	4a47      	ldr	r2, [pc, #284]	; (8000788 <MX_GPIO_Init+0x150>)
 800066a:	f043 0320 	orr.w	r3, r3, #32
 800066e:	6193      	str	r3, [r2, #24]
 8000670:	4b45      	ldr	r3, [pc, #276]	; (8000788 <MX_GPIO_Init+0x150>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	f003 0320 	and.w	r3, r3, #32
 8000678:	60bb      	str	r3, [r7, #8]
 800067a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800067c:	4b42      	ldr	r3, [pc, #264]	; (8000788 <MX_GPIO_Init+0x150>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	4a41      	ldr	r2, [pc, #260]	; (8000788 <MX_GPIO_Init+0x150>)
 8000682:	f043 0304 	orr.w	r3, r3, #4
 8000686:	6193      	str	r3, [r2, #24]
 8000688:	4b3f      	ldr	r3, [pc, #252]	; (8000788 <MX_GPIO_Init+0x150>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	f003 0304 	and.w	r3, r3, #4
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000694:	4b3c      	ldr	r3, [pc, #240]	; (8000788 <MX_GPIO_Init+0x150>)
 8000696:	699b      	ldr	r3, [r3, #24]
 8000698:	4a3b      	ldr	r2, [pc, #236]	; (8000788 <MX_GPIO_Init+0x150>)
 800069a:	f043 0308 	orr.w	r3, r3, #8
 800069e:	6193      	str	r3, [r2, #24]
 80006a0:	4b39      	ldr	r3, [pc, #228]	; (8000788 <MX_GPIO_Init+0x150>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	f003 0308 	and.w	r3, r3, #8
 80006a8:	603b      	str	r3, [r7, #0]
 80006aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80006ac:	2201      	movs	r2, #1
 80006ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006b2:	4836      	ldr	r0, [pc, #216]	; (800078c <MX_GPIO_Init+0x154>)
 80006b4:	f003 f9e2 	bl	8003a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006be:	4834      	ldr	r0, [pc, #208]	; (8000790 <MX_GPIO_Init+0x158>)
 80006c0:	f003 f9dc 	bl	8003a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80006c4:	230f      	movs	r3, #15
 80006c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006c8:	4b32      	ldr	r3, [pc, #200]	; (8000794 <MX_GPIO_Init+0x15c>)
 80006ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006cc:	2301      	movs	r3, #1
 80006ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d0:	f107 0310 	add.w	r3, r7, #16
 80006d4:	4619      	mov	r1, r3
 80006d6:	482e      	ldr	r0, [pc, #184]	; (8000790 <MX_GPIO_Init+0x158>)
 80006d8:	f002 ffba 	bl	8003650 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e2:	2301      	movs	r3, #1
 80006e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e6:	2300      	movs	r3, #0
 80006e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006ea:	2303      	movs	r3, #3
 80006ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ee:	f107 0310 	add.w	r3, r7, #16
 80006f2:	4619      	mov	r1, r3
 80006f4:	4825      	ldr	r0, [pc, #148]	; (800078c <MX_GPIO_Init+0x154>)
 80006f6:	f002 ffab 	bl	8003650 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80006fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000700:	2301      	movs	r3, #1
 8000702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	2300      	movs	r3, #0
 8000706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000708:	2303      	movs	r3, #3
 800070a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070c:	f107 0310 	add.w	r3, r7, #16
 8000710:	4619      	mov	r1, r3
 8000712:	481f      	ldr	r0, [pc, #124]	; (8000790 <MX_GPIO_Init+0x158>)
 8000714:	f002 ff9c 	bl	8003650 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000718:	2310      	movs	r3, #16
 800071a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800071c:	4b1e      	ldr	r3, [pc, #120]	; (8000798 <MX_GPIO_Init+0x160>)
 800071e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000720:	2301      	movs	r3, #1
 8000722:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000724:	f107 0310 	add.w	r3, r7, #16
 8000728:	4619      	mov	r1, r3
 800072a:	4818      	ldr	r0, [pc, #96]	; (800078c <MX_GPIO_Init+0x154>)
 800072c:	f002 ff90 	bl	8003650 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000730:	2200      	movs	r2, #0
 8000732:	2100      	movs	r1, #0
 8000734:	2006      	movs	r0, #6
 8000736:	f002 ff46 	bl	80035c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800073a:	2006      	movs	r0, #6
 800073c:	f002 ff5f 	bl	80035fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000740:	2200      	movs	r2, #0
 8000742:	2100      	movs	r1, #0
 8000744:	2007      	movs	r0, #7
 8000746:	f002 ff3e 	bl	80035c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800074a:	2007      	movs	r0, #7
 800074c:	f002 ff57 	bl	80035fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000750:	2200      	movs	r2, #0
 8000752:	2100      	movs	r1, #0
 8000754:	2008      	movs	r0, #8
 8000756:	f002 ff36 	bl	80035c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800075a:	2008      	movs	r0, #8
 800075c:	f002 ff4f 	bl	80035fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000760:	2200      	movs	r2, #0
 8000762:	2100      	movs	r1, #0
 8000764:	2009      	movs	r0, #9
 8000766:	f002 ff2e 	bl	80035c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800076a:	2009      	movs	r0, #9
 800076c:	f002 ff47 	bl	80035fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000770:	2200      	movs	r2, #0
 8000772:	2100      	movs	r1, #0
 8000774:	200a      	movs	r0, #10
 8000776:	f002 ff26 	bl	80035c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800077a:	200a      	movs	r0, #10
 800077c:	f002 ff3f 	bl	80035fe <HAL_NVIC_EnableIRQ>

}
 8000780:	bf00      	nop
 8000782:	3720      	adds	r7, #32
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	40021000 	.word	0x40021000
 800078c:	40010c00 	.word	0x40010c00
 8000790:	40010800 	.word	0x40010800
 8000794:	10210000 	.word	0x10210000
 8000798:	10310000 	.word	0x10310000

0800079c <U8x8Stm32GPIOAndDelay>:

/* USER CODE BEGIN 4 */
uint8_t U8x8Stm32GPIOAndDelay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	607b      	str	r3, [r7, #4]
 80007a6:	460b      	mov	r3, r1
 80007a8:	72fb      	strb	r3, [r7, #11]
 80007aa:	4613      	mov	r3, r2
 80007ac:	72bb      	strb	r3, [r7, #10]
	/* STM32 supports HW SPI, Remove unused cases like U8X8_MSG_DELAY_XXX & U8X8_MSG_GPIO_XXX */
	switch (msg) {
 80007ae:	7afb      	ldrb	r3, [r7, #11]
 80007b0:	3b28      	subs	r3, #40	; 0x28
 80007b2:	2b23      	cmp	r3, #35	; 0x23
 80007b4:	d85f      	bhi.n	8000876 <U8x8Stm32GPIOAndDelay+0xda>
 80007b6:	a201      	add	r2, pc, #4	; (adr r2, 80007bc <U8x8Stm32GPIOAndDelay+0x20>)
 80007b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007bc:	0800087b 	.word	0x0800087b
 80007c0:	0800084d 	.word	0x0800084d
 80007c4:	08000877 	.word	0x08000877
 80007c8:	08000877 	.word	0x08000877
 80007cc:	08000877 	.word	0x08000877
 80007d0:	08000877 	.word	0x08000877
 80007d4:	08000877 	.word	0x08000877
 80007d8:	08000877 	.word	0x08000877
 80007dc:	08000877 	.word	0x08000877
 80007e0:	08000877 	.word	0x08000877
 80007e4:	08000877 	.word	0x08000877
 80007e8:	08000877 	.word	0x08000877
 80007ec:	08000877 	.word	0x08000877
 80007f0:	08000877 	.word	0x08000877
 80007f4:	08000877 	.word	0x08000877
 80007f8:	08000877 	.word	0x08000877
 80007fc:	08000877 	.word	0x08000877
 8000800:	08000877 	.word	0x08000877
 8000804:	08000877 	.word	0x08000877
 8000808:	08000877 	.word	0x08000877
 800080c:	08000877 	.word	0x08000877
 8000810:	08000877 	.word	0x08000877
 8000814:	08000877 	.word	0x08000877
 8000818:	08000877 	.word	0x08000877
 800081c:	08000877 	.word	0x08000877
 8000820:	08000877 	.word	0x08000877
 8000824:	08000877 	.word	0x08000877
 8000828:	08000877 	.word	0x08000877
 800082c:	08000877 	.word	0x08000877
 8000830:	08000877 	.word	0x08000877
 8000834:	08000877 	.word	0x08000877
 8000838:	08000877 	.word	0x08000877
 800083c:	08000877 	.word	0x08000877
 8000840:	08000857 	.word	0x08000857
 8000844:	0800087b 	.word	0x0800087b
 8000848:	08000867 	.word	0x08000867
	case U8X8_MSG_GPIO_AND_DELAY_INIT:
		/* Insert codes for initialization */
		break;
	case U8X8_MSG_DELAY_MILLI:
		/* ms Delay */
		HAL_Delay(arg_int);
 800084c:	7abb      	ldrb	r3, [r7, #10]
 800084e:	4618      	mov	r0, r3
 8000850:	f002 fd9e 	bl	8003390 <HAL_Delay>
		break;
 8000854:	e012      	b.n	800087c <U8x8Stm32GPIOAndDelay+0xe0>
	case U8X8_MSG_GPIO_CS:
		/* Insert codes for SS pin control */
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, arg_int);
 8000856:	7abb      	ldrb	r3, [r7, #10]
 8000858:	461a      	mov	r2, r3
 800085a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800085e:	480a      	ldr	r0, [pc, #40]	; (8000888 <U8x8Stm32GPIOAndDelay+0xec>)
 8000860:	f003 f90c 	bl	8003a7c <HAL_GPIO_WritePin>
		break;
 8000864:	e00a      	b.n	800087c <U8x8Stm32GPIOAndDelay+0xe0>
		/* Insert codes for DC pin control */
		//HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, arg_int);
		break;
	case U8X8_MSG_GPIO_RESET:
		/* Insert codes for RST pin control */
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, arg_int);
 8000866:	7abb      	ldrb	r3, [r7, #10]
 8000868:	461a      	mov	r2, r3
 800086a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800086e:	4807      	ldr	r0, [pc, #28]	; (800088c <U8x8Stm32GPIOAndDelay+0xf0>)
 8000870:	f003 f904 	bl	8003a7c <HAL_GPIO_WritePin>
		break;
 8000874:	e002      	b.n	800087c <U8x8Stm32GPIOAndDelay+0xe0>
	default:
		//u8x8_SetGPIOResult(u8x8, 1);
		return 1;
 8000876:	2301      	movs	r3, #1
 8000878:	e001      	b.n	800087e <U8x8Stm32GPIOAndDelay+0xe2>
		break;
 800087a:	bf00      	nop
	}
	return 1;
 800087c:	2301      	movs	r3, #1
}
 800087e:	4618      	mov	r0, r3
 8000880:	3710      	adds	r7, #16
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	40010c00 	.word	0x40010c00
 800088c:	40010800 	.word	0x40010800

08000890 <U8x8ByteSTM32HWSPI>:

uint8_t U8x8ByteSTM32HWSPI(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	460b      	mov	r3, r1
 800089c:	72fb      	strb	r3, [r7, #11]
 800089e:	4613      	mov	r3, r2
 80008a0:	72bb      	strb	r3, [r7, #10]
	switch (msg) {
 80008a2:	7afb      	ldrb	r3, [r7, #11]
 80008a4:	3b14      	subs	r3, #20
 80008a6:	2b0c      	cmp	r3, #12
 80008a8:	d848      	bhi.n	800093c <U8x8ByteSTM32HWSPI+0xac>
 80008aa:	a201      	add	r2, pc, #4	; (adr r2, 80008b0 <U8x8ByteSTM32HWSPI+0x20>)
 80008ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b0:	08000941 	.word	0x08000941
 80008b4:	0800093d 	.word	0x0800093d
 80008b8:	0800093d 	.word	0x0800093d
 80008bc:	080008e5 	.word	0x080008e5
 80008c0:	0800090d 	.word	0x0800090d
 80008c4:	08000925 	.word	0x08000925
 80008c8:	0800093d 	.word	0x0800093d
 80008cc:	0800093d 	.word	0x0800093d
 80008d0:	0800093d 	.word	0x0800093d
 80008d4:	0800093d 	.word	0x0800093d
 80008d8:	0800093d 	.word	0x0800093d
 80008dc:	0800093d 	.word	0x0800093d
 80008e0:	080008ff 	.word	0x080008ff
	case U8X8_MSG_BYTE_SEND:
		/* Insert codes to transmit data */
		if (HAL_SPI_Transmit(&hspi2, arg_ptr, arg_int, 1000) != HAL_OK)
 80008e4:	7abb      	ldrb	r3, [r7, #10]
 80008e6:	b29a      	uxth	r2, r3
 80008e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008ec:	6879      	ldr	r1, [r7, #4]
 80008ee:	4818      	ldr	r0, [pc, #96]	; (8000950 <U8x8ByteSTM32HWSPI+0xc0>)
 80008f0:	f004 fd8c 	bl	800540c <HAL_SPI_Transmit>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d024      	beq.n	8000944 <U8x8ByteSTM32HWSPI+0xb4>
			return 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	e024      	b.n	8000948 <U8x8ByteSTM32HWSPI+0xb8>
	case U8X8_MSG_BYTE_INIT:
		/* Insert codes to begin SPI transmission */
		break;
	case U8X8_MSG_BYTE_SET_DC:
		/* Control DC pin, U8X8_MSG_GPIO_DC will be called */
		u8x8_gpio_SetDC(u8x8, arg_int);
 80008fe:	7abb      	ldrb	r3, [r7, #10]
 8000900:	461a      	mov	r2, r3
 8000902:	214a      	movs	r1, #74	; 0x4a
 8000904:	68f8      	ldr	r0, [r7, #12]
 8000906:	f002 fc49 	bl	800319c <u8x8_gpio_call>
		break;
 800090a:	e01c      	b.n	8000946 <U8x8ByteSTM32HWSPI+0xb6>
	case U8X8_MSG_BYTE_START_TRANSFER:
		/* Select slave, U8X8_MSG_GPIO_CS will be called */
		u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_enable_level);
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	461a      	mov	r2, r3
 8000914:	2149      	movs	r1, #73	; 0x49
 8000916:	68f8      	ldr	r0, [r7, #12]
 8000918:	f002 fc40 	bl	800319c <u8x8_gpio_call>
		HAL_Delay(1);
 800091c:	2001      	movs	r0, #1
 800091e:	f002 fd37 	bl	8003390 <HAL_Delay>
		break;
 8000922:	e010      	b.n	8000946 <U8x8ByteSTM32HWSPI+0xb6>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_Delay(1);
 8000924:	2001      	movs	r0, #1
 8000926:	f002 fd33 	bl	8003390 <HAL_Delay>
		/* Insert codes to end SPI transmission */
		u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	785b      	ldrb	r3, [r3, #1]
 8000930:	461a      	mov	r2, r3
 8000932:	2149      	movs	r1, #73	; 0x49
 8000934:	68f8      	ldr	r0, [r7, #12]
 8000936:	f002 fc31 	bl	800319c <u8x8_gpio_call>
		break;
 800093a:	e004      	b.n	8000946 <U8x8ByteSTM32HWSPI+0xb6>
	default:
		return 0;
 800093c:	2300      	movs	r3, #0
 800093e:	e003      	b.n	8000948 <U8x8ByteSTM32HWSPI+0xb8>
		break;
 8000940:	bf00      	nop
 8000942:	e000      	b.n	8000946 <U8x8ByteSTM32HWSPI+0xb6>
		break;
 8000944:	bf00      	nop
	}
	return 1;
 8000946:	2301      	movs	r3, #1
}
 8000948:	4618      	mov	r0, r3
 800094a:	3710      	adds	r7, #16
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	200004f0 	.word	0x200004f0

08000954 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 800095e:	88fb      	ldrh	r3, [r7, #6]
 8000960:	3b01      	subs	r3, #1
 8000962:	2b0f      	cmp	r3, #15
 8000964:	d87c      	bhi.n	8000a60 <HAL_GPIO_EXTI_Callback+0x10c>
 8000966:	a201      	add	r2, pc, #4	; (adr r2, 800096c <HAL_GPIO_EXTI_Callback+0x18>)
 8000968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800096c:	080009ad 	.word	0x080009ad
 8000970:	080009d1 	.word	0x080009d1
 8000974:	08000a61 	.word	0x08000a61
 8000978:	080009f5 	.word	0x080009f5
 800097c:	08000a61 	.word	0x08000a61
 8000980:	08000a61 	.word	0x08000a61
 8000984:	08000a61 	.word	0x08000a61
 8000988:	08000a19 	.word	0x08000a19
 800098c:	08000a61 	.word	0x08000a61
 8000990:	08000a61 	.word	0x08000a61
 8000994:	08000a61 	.word	0x08000a61
 8000998:	08000a61 	.word	0x08000a61
 800099c:	08000a61 	.word	0x08000a61
 80009a0:	08000a61 	.word	0x08000a61
 80009a4:	08000a61 	.word	0x08000a61
 80009a8:	08000a3d 	.word	0x08000a3d
	case GPIO_PIN_0:
		HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80009ac:	2006      	movs	r0, #6
 80009ae:	f002 fe34 	bl	800361a <HAL_NVIC_DisableIRQ>
		flag_irq[0]++;
 80009b2:	4b2d      	ldr	r3, [pc, #180]	; (8000a68 <HAL_GPIO_EXTI_Callback+0x114>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	3301      	adds	r3, #1
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	4b2b      	ldr	r3, [pc, #172]	; (8000a68 <HAL_GPIO_EXTI_Callback+0x114>)
 80009bc:	701a      	strb	r2, [r3, #0]
		time_irq[0] = HAL_GetTick();
 80009be:	f002 fcdd 	bl	800337c <HAL_GetTick>
 80009c2:	4602      	mov	r2, r0
 80009c4:	4b29      	ldr	r3, [pc, #164]	; (8000a6c <HAL_GPIO_EXTI_Callback+0x118>)
 80009c6:	601a      	str	r2, [r3, #0]
		update = 0;
 80009c8:	4b29      	ldr	r3, [pc, #164]	; (8000a70 <HAL_GPIO_EXTI_Callback+0x11c>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	701a      	strb	r2, [r3, #0]
		break;
 80009ce:	e047      	b.n	8000a60 <HAL_GPIO_EXTI_Callback+0x10c>
	case GPIO_PIN_1:
		HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80009d0:	2007      	movs	r0, #7
 80009d2:	f002 fe22 	bl	800361a <HAL_NVIC_DisableIRQ>
		flag_irq[1]++;
 80009d6:	4b24      	ldr	r3, [pc, #144]	; (8000a68 <HAL_GPIO_EXTI_Callback+0x114>)
 80009d8:	785b      	ldrb	r3, [r3, #1]
 80009da:	3301      	adds	r3, #1
 80009dc:	b2da      	uxtb	r2, r3
 80009de:	4b22      	ldr	r3, [pc, #136]	; (8000a68 <HAL_GPIO_EXTI_Callback+0x114>)
 80009e0:	705a      	strb	r2, [r3, #1]
		time_irq[1] = HAL_GetTick();
 80009e2:	f002 fccb 	bl	800337c <HAL_GetTick>
 80009e6:	4602      	mov	r2, r0
 80009e8:	4b20      	ldr	r3, [pc, #128]	; (8000a6c <HAL_GPIO_EXTI_Callback+0x118>)
 80009ea:	605a      	str	r2, [r3, #4]
		update = 1;
 80009ec:	4b20      	ldr	r3, [pc, #128]	; (8000a70 <HAL_GPIO_EXTI_Callback+0x11c>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	701a      	strb	r2, [r3, #0]
		break;
 80009f2:	e035      	b.n	8000a60 <HAL_GPIO_EXTI_Callback+0x10c>
	case GPIO_PIN_2:
		HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80009f4:	2008      	movs	r0, #8
 80009f6:	f002 fe10 	bl	800361a <HAL_NVIC_DisableIRQ>
		flag_irq[2]++;
 80009fa:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <HAL_GPIO_EXTI_Callback+0x114>)
 80009fc:	789b      	ldrb	r3, [r3, #2]
 80009fe:	3301      	adds	r3, #1
 8000a00:	b2da      	uxtb	r2, r3
 8000a02:	4b19      	ldr	r3, [pc, #100]	; (8000a68 <HAL_GPIO_EXTI_Callback+0x114>)
 8000a04:	709a      	strb	r2, [r3, #2]
		time_irq[2] = HAL_GetTick();
 8000a06:	f002 fcb9 	bl	800337c <HAL_GetTick>
 8000a0a:	4602      	mov	r2, r0
 8000a0c:	4b17      	ldr	r3, [pc, #92]	; (8000a6c <HAL_GPIO_EXTI_Callback+0x118>)
 8000a0e:	609a      	str	r2, [r3, #8]
		update = 2;
 8000a10:	4b17      	ldr	r3, [pc, #92]	; (8000a70 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000a12:	2202      	movs	r2, #2
 8000a14:	701a      	strb	r2, [r3, #0]
		break;
 8000a16:	e023      	b.n	8000a60 <HAL_GPIO_EXTI_Callback+0x10c>
	case GPIO_PIN_3:
		HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 8000a18:	2009      	movs	r0, #9
 8000a1a:	f002 fdfe 	bl	800361a <HAL_NVIC_DisableIRQ>
		flag_irq[3]++;
 8000a1e:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <HAL_GPIO_EXTI_Callback+0x114>)
 8000a20:	78db      	ldrb	r3, [r3, #3]
 8000a22:	3301      	adds	r3, #1
 8000a24:	b2da      	uxtb	r2, r3
 8000a26:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <HAL_GPIO_EXTI_Callback+0x114>)
 8000a28:	70da      	strb	r2, [r3, #3]
		time_irq[3] = HAL_GetTick();
 8000a2a:	f002 fca7 	bl	800337c <HAL_GetTick>
 8000a2e:	4602      	mov	r2, r0
 8000a30:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <HAL_GPIO_EXTI_Callback+0x118>)
 8000a32:	60da      	str	r2, [r3, #12]
		update = 3;
 8000a34:	4b0e      	ldr	r3, [pc, #56]	; (8000a70 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000a36:	2203      	movs	r2, #3
 8000a38:	701a      	strb	r2, [r3, #0]
		break;
 8000a3a:	e011      	b.n	8000a60 <HAL_GPIO_EXTI_Callback+0x10c>
	case GPIO_PIN_4:
		HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8000a3c:	200a      	movs	r0, #10
 8000a3e:	f002 fdec 	bl	800361a <HAL_NVIC_DisableIRQ>
		flag_irq[4]++;
 8000a42:	4b09      	ldr	r3, [pc, #36]	; (8000a68 <HAL_GPIO_EXTI_Callback+0x114>)
 8000a44:	791b      	ldrb	r3, [r3, #4]
 8000a46:	3301      	adds	r3, #1
 8000a48:	b2da      	uxtb	r2, r3
 8000a4a:	4b07      	ldr	r3, [pc, #28]	; (8000a68 <HAL_GPIO_EXTI_Callback+0x114>)
 8000a4c:	711a      	strb	r2, [r3, #4]
		time_irq[4] = HAL_GetTick();
 8000a4e:	f002 fc95 	bl	800337c <HAL_GetTick>
 8000a52:	4602      	mov	r2, r0
 8000a54:	4b05      	ldr	r3, [pc, #20]	; (8000a6c <HAL_GPIO_EXTI_Callback+0x118>)
 8000a56:	611a      	str	r2, [r3, #16]
		update = 4;
 8000a58:	4b05      	ldr	r3, [pc, #20]	; (8000a70 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000a5a:	2204      	movs	r2, #4
 8000a5c:	701a      	strb	r2, [r3, #0]
	}
}
 8000a5e:	e7ff      	b.n	8000a60 <HAL_GPIO_EXTI_Callback+0x10c>
 8000a60:	bf00      	nop
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	200000b8 	.word	0x200000b8
 8000a6c:	200005d0 	.word	0x200005d0
 8000a70:	20000002 	.word	0x20000002

08000a74 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {
		//update = 1;
	}
}
 8000a7c:	bf00      	nop
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr

08000a86 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000a86:	b480      	push	{r7}
 8000a88:	b083      	sub	sp, #12
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	6078      	str	r0, [r7, #4]
	//sprintf((char*) stAlarm, "ZAZ");
}
 8000a8e:	bf00      	nop
 8000a90:	370c      	adds	r7, #12
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bc80      	pop	{r7}
 8000a96:	4770      	bx	lr

08000a98 <MainActivity>:

void MainActivity(void) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af02      	add	r7, sp, #8
	u8g2_FirstPage(&u8g2);
 8000a9e:	4851      	ldr	r0, [pc, #324]	; (8000be4 <MainActivity+0x14c>)
 8000aa0:	f000 fcd6 	bl	8001450 <u8g2_FirstPage>
	do {
		u8g2_ClearBuffer(&u8g2);
 8000aa4:	484f      	ldr	r0, [pc, #316]	; (8000be4 <MainActivity+0x14c>)
 8000aa6:	f000 fc48 	bl	800133a <u8g2_ClearBuffer>
		u8g2_SetDrawColor(&u8g2, 1);
 8000aaa:	2101      	movs	r1, #1
 8000aac:	484d      	ldr	r0, [pc, #308]	; (8000be4 <MainActivity+0x14c>)
 8000aae:	f001 fda9 	bl	8002604 <u8g2_SetDrawColor>
		u8g2_DrawFrame(&u8g2, 0, 1, 15, 15);
 8000ab2:	230f      	movs	r3, #15
 8000ab4:	9300      	str	r3, [sp, #0]
 8000ab6:	230f      	movs	r3, #15
 8000ab8:	2201      	movs	r2, #1
 8000aba:	2100      	movs	r1, #0
 8000abc:	4849      	ldr	r0, [pc, #292]	; (8000be4 <MainActivity+0x14c>)
 8000abe:	f000 fbe4 	bl	800128a <u8g2_DrawFrame>
		u8g2_DrawFilledEllipse(&u8g2, 14, 1, 7, 7, U8G2_DRAW_LOWER_LEFT);
 8000ac2:	2304      	movs	r3, #4
 8000ac4:	9301      	str	r3, [sp, #4]
 8000ac6:	2307      	movs	r3, #7
 8000ac8:	9300      	str	r3, [sp, #0]
 8000aca:	2307      	movs	r3, #7
 8000acc:	2201      	movs	r2, #1
 8000ace:	210e      	movs	r1, #14
 8000ad0:	4844      	ldr	r0, [pc, #272]	; (8000be4 <MainActivity+0x14c>)
 8000ad2:	f000 fe75 	bl	80017c0 <u8g2_DrawFilledEllipse>
		u8g2_DrawFrame(&u8g2, 0, 17, 15, 15);
 8000ad6:	230f      	movs	r3, #15
 8000ad8:	9300      	str	r3, [sp, #0]
 8000ada:	230f      	movs	r3, #15
 8000adc:	2211      	movs	r2, #17
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4840      	ldr	r0, [pc, #256]	; (8000be4 <MainActivity+0x14c>)
 8000ae2:	f000 fbd2 	bl	800128a <u8g2_DrawFrame>
		u8g2_DrawFilledEllipse(&u8g2, 14, 31, 7, 7, U8G2_DRAW_UPPER_LEFT);
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	9301      	str	r3, [sp, #4]
 8000aea:	2307      	movs	r3, #7
 8000aec:	9300      	str	r3, [sp, #0]
 8000aee:	2307      	movs	r3, #7
 8000af0:	221f      	movs	r2, #31
 8000af2:	210e      	movs	r1, #14
 8000af4:	483b      	ldr	r0, [pc, #236]	; (8000be4 <MainActivity+0x14c>)
 8000af6:	f000 fe63 	bl	80017c0 <u8g2_DrawFilledEllipse>
		u8g2_DrawFrame(&u8g2, 0, 33, 15, 15);
 8000afa:	230f      	movs	r3, #15
 8000afc:	9300      	str	r3, [sp, #0]
 8000afe:	230f      	movs	r3, #15
 8000b00:	2221      	movs	r2, #33	; 0x21
 8000b02:	2100      	movs	r1, #0
 8000b04:	4837      	ldr	r0, [pc, #220]	; (8000be4 <MainActivity+0x14c>)
 8000b06:	f000 fbc0 	bl	800128a <u8g2_DrawFrame>
		u8g2_DrawFilledEllipse(&u8g2, 0, 47, 7, 7, U8G2_DRAW_UPPER_RIGHT);
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	9301      	str	r3, [sp, #4]
 8000b0e:	2307      	movs	r3, #7
 8000b10:	9300      	str	r3, [sp, #0]
 8000b12:	2307      	movs	r3, #7
 8000b14:	222f      	movs	r2, #47	; 0x2f
 8000b16:	2100      	movs	r1, #0
 8000b18:	4832      	ldr	r0, [pc, #200]	; (8000be4 <MainActivity+0x14c>)
 8000b1a:	f000 fe51 	bl	80017c0 <u8g2_DrawFilledEllipse>
		u8g2_DrawFrame(&u8g2, 0, 49, 15, 15);
 8000b1e:	230f      	movs	r3, #15
 8000b20:	9300      	str	r3, [sp, #0]
 8000b22:	230f      	movs	r3, #15
 8000b24:	2231      	movs	r2, #49	; 0x31
 8000b26:	2100      	movs	r1, #0
 8000b28:	482e      	ldr	r0, [pc, #184]	; (8000be4 <MainActivity+0x14c>)
 8000b2a:	f000 fbae 	bl	800128a <u8g2_DrawFrame>
		//if (lowerHeat)
		u8g2_DrawFilledEllipse(&u8g2, 7, 63, 7, 3,
 8000b2e:	2303      	movs	r3, #3
 8000b30:	9301      	str	r3, [sp, #4]
 8000b32:	2303      	movs	r3, #3
 8000b34:	9300      	str	r3, [sp, #0]
 8000b36:	2307      	movs	r3, #7
 8000b38:	223f      	movs	r2, #63	; 0x3f
 8000b3a:	2107      	movs	r1, #7
 8000b3c:	4829      	ldr	r0, [pc, #164]	; (8000be4 <MainActivity+0x14c>)
 8000b3e:	f000 fe3f 	bl	80017c0 <u8g2_DrawFilledEllipse>
		U8G2_DRAW_UPPER_LEFT | U8G2_DRAW_UPPER_RIGHT);
		//if (upperHeat)
		u8g2_DrawFilledEllipse(&u8g2, 7, 49, 7, 3,
 8000b42:	230c      	movs	r3, #12
 8000b44:	9301      	str	r3, [sp, #4]
 8000b46:	2303      	movs	r3, #3
 8000b48:	9300      	str	r3, [sp, #0]
 8000b4a:	2307      	movs	r3, #7
 8000b4c:	2231      	movs	r2, #49	; 0x31
 8000b4e:	2107      	movs	r1, #7
 8000b50:	4824      	ldr	r0, [pc, #144]	; (8000be4 <MainActivity+0x14c>)
 8000b52:	f000 fe35 	bl	80017c0 <u8g2_DrawFilledEllipse>
		U8G2_DRAW_LOWER_LEFT | U8G2_DRAW_LOWER_RIGHT);
		//if (heatOn)
		//{
		u8g2_DrawVLine(&u8g2, 5, 54, 5);
 8000b56:	2305      	movs	r3, #5
 8000b58:	2236      	movs	r2, #54	; 0x36
 8000b5a:	2105      	movs	r1, #5
 8000b5c:	4821      	ldr	r0, [pc, #132]	; (8000be4 <MainActivity+0x14c>)
 8000b5e:	f001 fd37 	bl	80025d0 <u8g2_DrawVLine>
		u8g2_DrawVLine(&u8g2, 9, 54, 5);
 8000b62:	2305      	movs	r3, #5
 8000b64:	2236      	movs	r2, #54	; 0x36
 8000b66:	2109      	movs	r1, #9
 8000b68:	481e      	ldr	r0, [pc, #120]	; (8000be4 <MainActivity+0x14c>)
 8000b6a:	f001 fd31 	bl	80025d0 <u8g2_DrawVLine>
		u8g2_SetDrawColor(&u8g2, 2);
 8000b6e:	2102      	movs	r1, #2
 8000b70:	481c      	ldr	r0, [pc, #112]	; (8000be4 <MainActivity+0x14c>)
 8000b72:	f001 fd47 	bl	8002604 <u8g2_SetDrawColor>
		u8g2_DrawHLine(&u8g2, 5, 56, 2);
 8000b76:	2302      	movs	r3, #2
 8000b78:	2238      	movs	r2, #56	; 0x38
 8000b7a:	2105      	movs	r1, #5
 8000b7c:	4819      	ldr	r0, [pc, #100]	; (8000be4 <MainActivity+0x14c>)
 8000b7e:	f001 fd0d 	bl	800259c <u8g2_DrawHLine>
		u8g2_DrawHLine(&u8g2, 9, 56, 2);
 8000b82:	2302      	movs	r3, #2
 8000b84:	2238      	movs	r2, #56	; 0x38
 8000b86:	2109      	movs	r1, #9
 8000b88:	4816      	ldr	r0, [pc, #88]	; (8000be4 <MainActivity+0x14c>)
 8000b8a:	f001 fd07 	bl	800259c <u8g2_DrawHLine>
		u8g2_SetDrawColor(&u8g2, 1);
 8000b8e:	2101      	movs	r1, #1
 8000b90:	4814      	ldr	r0, [pc, #80]	; (8000be4 <MainActivity+0x14c>)
 8000b92:	f001 fd37 	bl	8002604 <u8g2_SetDrawColor>
		//}
		uint8_t stime[9];
		RTC_TimeShow(stime);
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f000 f91d 	bl	8000dd8 <RTC_TimeShow>
		u8g2_DrawUTF8(&u8g2, 17, 16 * 1 - 2, stime);
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	220e      	movs	r2, #14
 8000ba2:	2111      	movs	r1, #17
 8000ba4:	480f      	ldr	r0, [pc, #60]	; (8000be4 <MainActivity+0x14c>)
 8000ba6:	f001 fb41 	bl	800222c <u8g2_DrawUTF8>
		//u8g2_DrawUTF8(&u8g2, 17, 16 * 2 - 2, stAlarm);
		//u8g2_DrawUTF8(&u8g2, 17, 16 * 3 - 2, time);
		//u8g2_DrawUTF8(&u8g2, 17, 16 * 4 - 2, time);
		u8g2_SetDrawColor(&u8g2, 2);
 8000baa:	2102      	movs	r1, #2
 8000bac:	480d      	ldr	r0, [pc, #52]	; (8000be4 <MainActivity+0x14c>)
 8000bae:	f001 fd29 	bl	8002604 <u8g2_SetDrawColor>
		u8g2_DrawBox(&u8g2, 16, 1 + 16 * (pointer), 112, 15);
 8000bb2:	4b0d      	ldr	r3, [pc, #52]	; (8000be8 <MainActivity+0x150>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	011b      	lsls	r3, r3, #4
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	3301      	adds	r3, #1
 8000bbc:	b2da      	uxtb	r2, r3
 8000bbe:	230f      	movs	r3, #15
 8000bc0:	9300      	str	r3, [sp, #0]
 8000bc2:	2370      	movs	r3, #112	; 0x70
 8000bc4:	2110      	movs	r1, #16
 8000bc6:	4807      	ldr	r0, [pc, #28]	; (8000be4 <MainActivity+0x14c>)
 8000bc8:	f000 fb28 	bl	800121c <u8g2_DrawBox>
		//HAL_Delay(1200);
		//u8g2_ClearBuffer(&u8g2);
		//u8g2_SetBitmapMode(&u8g2,1);
		//u8g2_DrawBitmap(&u8g2, 0, 0, bitmap_height, bitmap_width,  bitmap);

	} while (u8g2_NextPage(&u8g2));
 8000bcc:	4805      	ldr	r0, [pc, #20]	; (8000be4 <MainActivity+0x14c>)
 8000bce:	f000 fc53 	bl	8001478 <u8g2_NextPage>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	f47f af65 	bne.w	8000aa4 <MainActivity+0xc>
}
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20000548 	.word	0x20000548
 8000be8:	200000b4 	.word	0x200000b4

08000bec <OrderActivity>:

void OrderActivity(void) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af02      	add	r7, sp, #8
	u8g2_FirstPage(&u8g2);
 8000bf2:	482d      	ldr	r0, [pc, #180]	; (8000ca8 <OrderActivity+0xbc>)
 8000bf4:	f000 fc2c 	bl	8001450 <u8g2_FirstPage>
	do {
		u8g2_ClearBuffer(&u8g2);
 8000bf8:	482b      	ldr	r0, [pc, #172]	; (8000ca8 <OrderActivity+0xbc>)
 8000bfa:	f000 fb9e 	bl	800133a <u8g2_ClearBuffer>
		u8g2_SetDrawColor(&u8g2, 1);
 8000bfe:	2101      	movs	r1, #1
 8000c00:	4829      	ldr	r0, [pc, #164]	; (8000ca8 <OrderActivity+0xbc>)
 8000c02:	f001 fcff 	bl	8002604 <u8g2_SetDrawColor>

		u8g2_DrawFrame(&u8g2, 0, 1, 15, 15);
 8000c06:	230f      	movs	r3, #15
 8000c08:	9300      	str	r3, [sp, #0]
 8000c0a:	230f      	movs	r3, #15
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4825      	ldr	r0, [pc, #148]	; (8000ca8 <OrderActivity+0xbc>)
 8000c12:	f000 fb3a 	bl	800128a <u8g2_DrawFrame>
		u8g2_DrawFilledEllipse(&u8g2, 14, 1, 7, 7, U8G2_DRAW_LOWER_LEFT);
 8000c16:	2304      	movs	r3, #4
 8000c18:	9301      	str	r3, [sp, #4]
 8000c1a:	2307      	movs	r3, #7
 8000c1c:	9300      	str	r3, [sp, #0]
 8000c1e:	2307      	movs	r3, #7
 8000c20:	2201      	movs	r2, #1
 8000c22:	210e      	movs	r1, #14
 8000c24:	4820      	ldr	r0, [pc, #128]	; (8000ca8 <OrderActivity+0xbc>)
 8000c26:	f000 fdcb 	bl	80017c0 <u8g2_DrawFilledEllipse>

		u8g2_DrawUTF8(&u8g2, 17, 14, "Меню");
 8000c2a:	4b20      	ldr	r3, [pc, #128]	; (8000cac <OrderActivity+0xc0>)
 8000c2c:	220e      	movs	r2, #14
 8000c2e:	2111      	movs	r1, #17
 8000c30:	481d      	ldr	r0, [pc, #116]	; (8000ca8 <OrderActivity+0xbc>)
 8000c32:	f001 fafb 	bl	800222c <u8g2_DrawUTF8>
		u8g2_DrawHLine(&u8g2, 0, 15, 128);
 8000c36:	2380      	movs	r3, #128	; 0x80
 8000c38:	220f      	movs	r2, #15
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	481a      	ldr	r0, [pc, #104]	; (8000ca8 <OrderActivity+0xbc>)
 8000c3e:	f001 fcad 	bl	800259c <u8g2_DrawHLine>
		u8g2_DrawUTF8(&u8g2, 1, 30, "Режим: 3");
 8000c42:	4b1b      	ldr	r3, [pc, #108]	; (8000cb0 <OrderActivity+0xc4>)
 8000c44:	221e      	movs	r2, #30
 8000c46:	2101      	movs	r1, #1
 8000c48:	4817      	ldr	r0, [pc, #92]	; (8000ca8 <OrderActivity+0xbc>)
 8000c4a:	f001 faef 	bl	800222c <u8g2_DrawUTF8>
		//u8g2_DrawUTF8(&u8g2, 1, 46, "Время: 00:12:49");
		uint8_t stime[9];
		RTC_TimeShow(stime);
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 f8c1 	bl	8000dd8 <RTC_TimeShow>
		u8g2_DrawUTF8(&u8g2, 1, 46, stime);
 8000c56:	1d3b      	adds	r3, r7, #4
 8000c58:	222e      	movs	r2, #46	; 0x2e
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	4812      	ldr	r0, [pc, #72]	; (8000ca8 <OrderActivity+0xbc>)
 8000c5e:	f001 fae5 	bl	800222c <u8g2_DrawUTF8>
		u8g2_DrawUTF8(&u8g2, 1, 62, "3 pointer");
 8000c62:	4b14      	ldr	r3, [pc, #80]	; (8000cb4 <OrderActivity+0xc8>)
 8000c64:	223e      	movs	r2, #62	; 0x3e
 8000c66:	2101      	movs	r1, #1
 8000c68:	480f      	ldr	r0, [pc, #60]	; (8000ca8 <OrderActivity+0xbc>)
 8000c6a:	f001 fadf 	bl	800222c <u8g2_DrawUTF8>
		u8g2_SetDrawColor(&u8g2, 2);
 8000c6e:	2102      	movs	r1, #2
 8000c70:	480d      	ldr	r0, [pc, #52]	; (8000ca8 <OrderActivity+0xbc>)
 8000c72:	f001 fcc7 	bl	8002604 <u8g2_SetDrawColor>
		u8g2_DrawBox(&u8g2, 0, 1 + 16 * (pointer + 1), 128, 15);
 8000c76:	4b10      	ldr	r3, [pc, #64]	; (8000cb8 <OrderActivity+0xcc>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	011b      	lsls	r3, r3, #4
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	3301      	adds	r3, #1
 8000c84:	b2da      	uxtb	r2, r3
 8000c86:	230f      	movs	r3, #15
 8000c88:	9300      	str	r3, [sp, #0]
 8000c8a:	2380      	movs	r3, #128	; 0x80
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4806      	ldr	r0, [pc, #24]	; (8000ca8 <OrderActivity+0xbc>)
 8000c90:	f000 fac4 	bl	800121c <u8g2_DrawBox>
	} while (u8g2_NextPage(&u8g2));
 8000c94:	4804      	ldr	r0, [pc, #16]	; (8000ca8 <OrderActivity+0xbc>)
 8000c96:	f000 fbef 	bl	8001478 <u8g2_NextPage>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d1ab      	bne.n	8000bf8 <OrderActivity+0xc>
}
 8000ca0:	bf00      	nop
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	20000548 	.word	0x20000548
 8000cac:	08006d04 	.word	0x08006d04
 8000cb0:	08006d10 	.word	0x08006d10
 8000cb4:	08006d20 	.word	0x08006d20
 8000cb8:	200000b4 	.word	0x200000b4

08000cbc <ScreenUpdate>:

void ScreenUpdate(uint8_t button) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	71fb      	strb	r3, [r7, #7]
	if (activityOLD != activity) {
 8000cc6:	4b18      	ldr	r3, [pc, #96]	; (8000d28 <ScreenUpdate+0x6c>)
 8000cc8:	781a      	ldrb	r2, [r3, #0]
 8000cca:	4b18      	ldr	r3, [pc, #96]	; (8000d2c <ScreenUpdate+0x70>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	d016      	beq.n	8000d00 <ScreenUpdate+0x44>
		activityOLD = activity;
 8000cd2:	4b16      	ldr	r3, [pc, #88]	; (8000d2c <ScreenUpdate+0x70>)
 8000cd4:	781a      	ldrb	r2, [r3, #0]
 8000cd6:	4b14      	ldr	r3, [pc, #80]	; (8000d28 <ScreenUpdate+0x6c>)
 8000cd8:	701a      	strb	r2, [r3, #0]
		switch (activity) {
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <ScreenUpdate+0x70>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d002      	beq.n	8000ce8 <ScreenUpdate+0x2c>
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d005      	beq.n	8000cf2 <ScreenUpdate+0x36>
 8000ce6:	e009      	b.n	8000cfc <ScreenUpdate+0x40>
		case 0:
			TIM1_ReConfig(7, 1);
 8000ce8:	2101      	movs	r1, #1
 8000cea:	2007      	movs	r0, #7
 8000cec:	f000 f820 	bl	8000d30 <TIM1_ReConfig>
			break;
 8000cf0:	e007      	b.n	8000d02 <ScreenUpdate+0x46>
		case 1:
			TIM1_ReConfig(5, 1);
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	2005      	movs	r0, #5
 8000cf6:	f000 f81b 	bl	8000d30 <TIM1_ReConfig>
			break;
 8000cfa:	e002      	b.n	8000d02 <ScreenUpdate+0x46>
		default:
			__NOP();
 8000cfc:	bf00      	nop
 8000cfe:	e000      	b.n	8000d02 <ScreenUpdate+0x46>
		}
	}
 8000d00:	bf00      	nop
	switch (activity) {
 8000d02:	4b0a      	ldr	r3, [pc, #40]	; (8000d2c <ScreenUpdate+0x70>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d002      	beq.n	8000d10 <ScreenUpdate+0x54>
 8000d0a:	2b01      	cmp	r3, #1
 8000d0c:	d003      	beq.n	8000d16 <ScreenUpdate+0x5a>
 8000d0e:	e005      	b.n	8000d1c <ScreenUpdate+0x60>
	case 0:
		MainActivity();
 8000d10:	f7ff fec2 	bl	8000a98 <MainActivity>
		break;
 8000d14:	e003      	b.n	8000d1e <ScreenUpdate+0x62>
	case 1:
		OrderActivity();
 8000d16:	f7ff ff69 	bl	8000bec <OrderActivity>
		break;
 8000d1a:	e000      	b.n	8000d1e <ScreenUpdate+0x62>
	default:
		__NOP();
 8000d1c:	bf00      	nop
	}
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000000 	.word	0x20000000
 8000d2c:	20000001 	.word	0x20000001

08000d30 <TIM1_ReConfig>:

void TIM1_ReConfig(uint32_t period, uint32_t cnt) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
	if (HAL_TIM_Encoder_DeInit(&htim1) != HAL_OK) {
 8000d3a:	480e      	ldr	r0, [pc, #56]	; (8000d74 <TIM1_ReConfig+0x44>)
 8000d3c:	f004 fe39 	bl	80059b2 <HAL_TIM_Encoder_DeInit>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <TIM1_ReConfig+0x1a>
		Error_Handler();
 8000d46:	f000 f86d 	bl	8000e24 <Error_Handler>
	}
	htim1.Init.Period = period;
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	; (8000d74 <TIM1_ReConfig+0x44>)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	60d3      	str	r3, [r2, #12]
	if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK) {
 8000d50:	4909      	ldr	r1, [pc, #36]	; (8000d78 <TIM1_ReConfig+0x48>)
 8000d52:	4808      	ldr	r0, [pc, #32]	; (8000d74 <TIM1_ReConfig+0x44>)
 8000d54:	f004 fd8b 	bl	800586e <HAL_TIM_Encoder_Init>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <TIM1_ReConfig+0x32>
		Error_Handler();
 8000d5e:	f000 f861 	bl	8000e24 <Error_Handler>
	}
	htim1.Instance->CNT = cnt;
 8000d62:	4b04      	ldr	r3, [pc, #16]	; (8000d74 <TIM1_ReConfig+0x44>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	683a      	ldr	r2, [r7, #0]
 8000d68:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000d6a:	bf00      	nop
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	2000062c 	.word	0x2000062c
 8000d78:	20000090 	.word	0x20000090

08000d7c <EventFlag>:

_Bool EventFlag(uint32_t *time_irq, uint8_t *flag_irq, IRQn_Type exti) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	4613      	mov	r3, r2
 8000d88:	71fb      	strb	r3, [r7, #7]
	if ((*flag_irq == 1)
 8000d8a:	68bb      	ldr	r3, [r7, #8]
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	d11a      	bne.n	8000dc8 <EventFlag+0x4c>
			&& (HAL_GetTick() - *time_irq) > 100) {
 8000d92:	f002 faf3 	bl	800337c <HAL_GetTick>
 8000d96:	4602      	mov	r2, r0
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b64      	cmp	r3, #100	; 0x64
 8000da0:	d912      	bls.n	8000dc8 <EventFlag+0x4c>
		__HAL_GPIO_EXTI_CLEAR_IT(exti);
 8000da2:	4a0c      	ldr	r2, [pc, #48]	; (8000dd4 <EventFlag+0x58>)
 8000da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da8:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(exti);
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff f9cc 	bl	800014c <__NVIC_ClearPendingIRQ>
		HAL_NVIC_EnableIRQ(exti);
 8000db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db8:	4618      	mov	r0, r3
 8000dba:	f002 fc20 	bl	80035fe <HAL_NVIC_EnableIRQ>
//		if (*flag_irq == 1) {
//			(*flag_irq)++;
//			return (_Bool) 0;
//		} else {
			*flag_irq = 0;
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	701a      	strb	r2, [r3, #0]
			return (_Bool) 1;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	e000      	b.n	8000dca <EventFlag+0x4e>
//		}
	}
	return (_Bool) 0;
 8000dc8:	2300      	movs	r3, #0
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40010400 	.word	0x40010400

08000dd8 <RTC_TimeShow>:

static void RTC_TimeShow(uint8_t *showtime) {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af02      	add	r7, sp, #8
 8000dde:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef sdatestructureget;
	RTC_TimeTypeDef stimestructureget;

	/* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 8000de0:	f107 0308 	add.w	r3, r7, #8
 8000de4:	2200      	movs	r2, #0
 8000de6:	4619      	mov	r1, r3
 8000de8:	480c      	ldr	r0, [pc, #48]	; (8000e1c <RTC_TimeShow+0x44>)
 8000dea:	f003 fd2b 	bl	8004844 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 8000dee:	f107 030c 	add.w	r3, r7, #12
 8000df2:	2200      	movs	r2, #0
 8000df4:	4619      	mov	r1, r3
 8000df6:	4809      	ldr	r0, [pc, #36]	; (8000e1c <RTC_TimeShow+0x44>)
 8000df8:	f003 feb2 	bl	8004b60 <HAL_RTC_GetDate>
	/* Display time Format : hh:mm:ss */
	sprintf((char*) showtime, "%02d:%02d:%02d", stimestructureget.Hours,
 8000dfc:	7a3b      	ldrb	r3, [r7, #8]
 8000dfe:	461a      	mov	r2, r3
			stimestructureget.Minutes, stimestructureget.Seconds);
 8000e00:	7a7b      	ldrb	r3, [r7, #9]
	sprintf((char*) showtime, "%02d:%02d:%02d", stimestructureget.Hours,
 8000e02:	4619      	mov	r1, r3
			stimestructureget.Minutes, stimestructureget.Seconds);
 8000e04:	7abb      	ldrb	r3, [r7, #10]
	sprintf((char*) showtime, "%02d:%02d:%02d", stimestructureget.Hours,
 8000e06:	9300      	str	r3, [sp, #0]
 8000e08:	460b      	mov	r3, r1
 8000e0a:	4905      	ldr	r1, [pc, #20]	; (8000e20 <RTC_TimeShow+0x48>)
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	f005 fb5b 	bl	80064c8 <siprintf>
}
 8000e12:	bf00      	nop
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	200004dc 	.word	0x200004dc
 8000e20:	08006d2c 	.word	0x08006d2c

08000e24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e36:	4b15      	ldr	r3, [pc, #84]	; (8000e8c <HAL_MspInit+0x5c>)
 8000e38:	699b      	ldr	r3, [r3, #24]
 8000e3a:	4a14      	ldr	r2, [pc, #80]	; (8000e8c <HAL_MspInit+0x5c>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	6193      	str	r3, [r2, #24]
 8000e42:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <HAL_MspInit+0x5c>)
 8000e44:	699b      	ldr	r3, [r3, #24]
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e4e:	4b0f      	ldr	r3, [pc, #60]	; (8000e8c <HAL_MspInit+0x5c>)
 8000e50:	69db      	ldr	r3, [r3, #28]
 8000e52:	4a0e      	ldr	r2, [pc, #56]	; (8000e8c <HAL_MspInit+0x5c>)
 8000e54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e58:	61d3      	str	r3, [r2, #28]
 8000e5a:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <HAL_MspInit+0x5c>)
 8000e5c:	69db      	ldr	r3, [r3, #28]
 8000e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e62:	607b      	str	r3, [r7, #4]
 8000e64:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e66:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <HAL_MspInit+0x60>)
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e72:	60fb      	str	r3, [r7, #12]
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	4a04      	ldr	r2, [pc, #16]	; (8000e90 <HAL_MspInit+0x60>)
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e82:	bf00      	nop
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	40010000 	.word	0x40010000

08000e94 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a0f      	ldr	r2, [pc, #60]	; (8000ee0 <HAL_RTC_MspInit+0x4c>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d118      	bne.n	8000ed8 <HAL_RTC_MspInit+0x44>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000ea6:	f002 fe19 	bl	8003adc <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000eaa:	4b0e      	ldr	r3, [pc, #56]	; (8000ee4 <HAL_RTC_MspInit+0x50>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	4a0d      	ldr	r2, [pc, #52]	; (8000ee4 <HAL_RTC_MspInit+0x50>)
 8000eb0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000eb4:	61d3      	str	r3, [r2, #28]
 8000eb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ee4 <HAL_RTC_MspInit+0x50>)
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000ec2:	4b09      	ldr	r3, [pc, #36]	; (8000ee8 <HAL_RTC_MspInit+0x54>)
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000ec8:	2200      	movs	r2, #0
 8000eca:	2100      	movs	r1, #0
 8000ecc:	2029      	movs	r0, #41	; 0x29
 8000ece:	f002 fb7a 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000ed2:	2029      	movs	r0, #41	; 0x29
 8000ed4:	f002 fb93 	bl	80035fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000ed8:	bf00      	nop
 8000eda:	3710      	adds	r7, #16
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40002800 	.word	0x40002800
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	4242043c 	.word	0x4242043c

08000eec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b088      	sub	sp, #32
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef4:	f107 0310 	add.w	r3, r7, #16
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a16      	ldr	r2, [pc, #88]	; (8000f60 <HAL_SPI_MspInit+0x74>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d124      	bne.n	8000f56 <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000f0c:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <HAL_SPI_MspInit+0x78>)
 8000f0e:	69db      	ldr	r3, [r3, #28]
 8000f10:	4a14      	ldr	r2, [pc, #80]	; (8000f64 <HAL_SPI_MspInit+0x78>)
 8000f12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f16:	61d3      	str	r3, [r2, #28]
 8000f18:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <HAL_SPI_MspInit+0x78>)
 8000f1a:	69db      	ldr	r3, [r3, #28]
 8000f1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f24:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <HAL_SPI_MspInit+0x78>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <HAL_SPI_MspInit+0x78>)
 8000f2a:	f043 0308 	orr.w	r3, r3, #8
 8000f2e:	6193      	str	r3, [r2, #24]
 8000f30:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <HAL_SPI_MspInit+0x78>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	f003 0308 	and.w	r3, r3, #8
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000f3c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000f40:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f42:	2302      	movs	r3, #2
 8000f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f46:	2303      	movs	r3, #3
 8000f48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f4a:	f107 0310 	add.w	r3, r7, #16
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4805      	ldr	r0, [pc, #20]	; (8000f68 <HAL_SPI_MspInit+0x7c>)
 8000f52:	f002 fb7d 	bl	8003650 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000f56:	bf00      	nop
 8000f58:	3720      	adds	r7, #32
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40003800 	.word	0x40003800
 8000f64:	40021000 	.word	0x40021000
 8000f68:	40010c00 	.word	0x40010c00

08000f6c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b088      	sub	sp, #32
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f74:	f107 0310 	add.w	r3, r7, #16
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a1a      	ldr	r2, [pc, #104]	; (8000ff0 <HAL_TIM_Encoder_MspInit+0x84>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d12c      	bne.n	8000fe6 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f8c:	4b19      	ldr	r3, [pc, #100]	; (8000ff4 <HAL_TIM_Encoder_MspInit+0x88>)
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	4a18      	ldr	r2, [pc, #96]	; (8000ff4 <HAL_TIM_Encoder_MspInit+0x88>)
 8000f92:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f96:	6193      	str	r3, [r2, #24]
 8000f98:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <HAL_TIM_Encoder_MspInit+0x88>)
 8000f9a:	699b      	ldr	r3, [r3, #24]
 8000f9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa4:	4b13      	ldr	r3, [pc, #76]	; (8000ff4 <HAL_TIM_Encoder_MspInit+0x88>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	4a12      	ldr	r2, [pc, #72]	; (8000ff4 <HAL_TIM_Encoder_MspInit+0x88>)
 8000faa:	f043 0304 	orr.w	r3, r3, #4
 8000fae:	6193      	str	r3, [r2, #24]
 8000fb0:	4b10      	ldr	r3, [pc, #64]	; (8000ff4 <HAL_TIM_Encoder_MspInit+0x88>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	f003 0304 	and.w	r3, r3, #4
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fbc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000fc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fca:	f107 0310 	add.w	r3, r7, #16
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4809      	ldr	r0, [pc, #36]	; (8000ff8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8000fd2:	f002 fb3d 	bl	8003650 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2100      	movs	r1, #0
 8000fda:	201b      	movs	r0, #27
 8000fdc:	f002 faf3 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000fe0:	201b      	movs	r0, #27
 8000fe2:	f002 fb0c 	bl	80035fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000fe6:	bf00      	nop
 8000fe8:	3720      	adds	r7, #32
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40012c00 	.word	0x40012c00
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	40010800 	.word	0x40010800

08000ffc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a09      	ldr	r2, [pc, #36]	; (8001030 <HAL_TIM_PWM_MspInit+0x34>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d10b      	bne.n	8001026 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800100e:	4b09      	ldr	r3, [pc, #36]	; (8001034 <HAL_TIM_PWM_MspInit+0x38>)
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	4a08      	ldr	r2, [pc, #32]	; (8001034 <HAL_TIM_PWM_MspInit+0x38>)
 8001014:	f043 0302 	orr.w	r3, r3, #2
 8001018:	61d3      	str	r3, [r2, #28]
 800101a:	4b06      	ldr	r3, [pc, #24]	; (8001034 <HAL_TIM_PWM_MspInit+0x38>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001026:	bf00      	nop
 8001028:	3714      	adds	r7, #20
 800102a:	46bd      	mov	sp, r7
 800102c:	bc80      	pop	{r7}
 800102e:	4770      	bx	lr
 8001030:	40000400 	.word	0x40000400
 8001034:	40021000 	.word	0x40021000

08001038 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001040:	f107 0310 	add.w	r3, r7, #16
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a0f      	ldr	r2, [pc, #60]	; (8001090 <HAL_TIM_MspPostInit+0x58>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d117      	bne.n	8001088 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001058:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <HAL_TIM_MspPostInit+0x5c>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	4a0d      	ldr	r2, [pc, #52]	; (8001094 <HAL_TIM_MspPostInit+0x5c>)
 800105e:	f043 0308 	orr.w	r3, r3, #8
 8001062:	6193      	str	r3, [r2, #24]
 8001064:	4b0b      	ldr	r3, [pc, #44]	; (8001094 <HAL_TIM_MspPostInit+0x5c>)
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	f003 0308 	and.w	r3, r3, #8
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001070:	2301      	movs	r3, #1
 8001072:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001074:	2302      	movs	r3, #2
 8001076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800107c:	f107 0310 	add.w	r3, r7, #16
 8001080:	4619      	mov	r1, r3
 8001082:	4805      	ldr	r0, [pc, #20]	; (8001098 <HAL_TIM_MspPostInit+0x60>)
 8001084:	f002 fae4 	bl	8003650 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001088:	bf00      	nop
 800108a:	3720      	adds	r7, #32
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40000400 	.word	0x40000400
 8001094:	40021000 	.word	0x40021000
 8001098:	40010c00 	.word	0x40010c00

0800109c <HAL_TIM_Encoder_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  if(htim_encoder->Instance==TIM1)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a0a      	ldr	r2, [pc, #40]	; (80010d4 <HAL_TIM_Encoder_MspDeInit+0x38>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d10d      	bne.n	80010ca <HAL_TIM_Encoder_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspDeInit 0 */

  /* USER CODE END TIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM1_CLK_DISABLE();
 80010ae:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <HAL_TIM_Encoder_MspDeInit+0x3c>)
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	4a09      	ldr	r2, [pc, #36]	; (80010d8 <HAL_TIM_Encoder_MspDeInit+0x3c>)
 80010b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010b8:	6193      	str	r3, [r2, #24]

    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9);
 80010ba:	f44f 7140 	mov.w	r1, #768	; 0x300
 80010be:	4807      	ldr	r0, [pc, #28]	; (80010dc <HAL_TIM_Encoder_MspDeInit+0x40>)
 80010c0:	f002 fc20 	bl	8003904 <HAL_GPIO_DeInit>

    /* TIM1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 80010c4:	201b      	movs	r0, #27
 80010c6:	f002 faa8 	bl	800361a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN TIM1_MspDeInit 1 */

  /* USER CODE END TIM1_MspDeInit 1 */
  }

}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40012c00 	.word	0x40012c00
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40010800 	.word	0x40010800

080010e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f0:	e7fe      	b.n	80010f0 <HardFault_Handler+0x4>

080010f2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f2:	b480      	push	{r7}
 80010f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f6:	e7fe      	b.n	80010f6 <MemManage_Handler+0x4>

080010f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010fc:	e7fe      	b.n	80010fc <BusFault_Handler+0x4>

080010fe <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010fe:	b480      	push	{r7}
 8001100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001102:	e7fe      	b.n	8001102 <UsageFault_Handler+0x4>

08001104 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr

08001110 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr

0800111c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001120:	bf00      	nop
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr

08001128 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800112c:	f002 f914 	bl	8003358 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}

08001134 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001138:	2001      	movs	r0, #1
 800113a:	f002 fcb7 	bl	8003aac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}

08001142 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001146:	2002      	movs	r0, #2
 8001148:	f002 fcb0 	bl	8003aac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}

08001150 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001154:	2004      	movs	r0, #4
 8001156:	f002 fca9 	bl	8003aac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}

0800115e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001162:	2008      	movs	r0, #8
 8001164:	f002 fca2 	bl	8003aac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}

0800116c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001170:	2010      	movs	r0, #16
 8001172:	f002 fc9b 	bl	8003aac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001180:	4802      	ldr	r0, [pc, #8]	; (800118c <TIM1_CC_IRQHandler+0x10>)
 8001182:	f004 fd07 	bl	8005b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	2000062c 	.word	0x2000062c

08001190 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001194:	4802      	ldr	r0, [pc, #8]	; (80011a0 <RTC_Alarm_IRQHandler+0x10>)
 8001196:	f003 fdeb 	bl	8004d70 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200004dc 	.word	0x200004dc

080011a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ac:	4a14      	ldr	r2, [pc, #80]	; (8001200 <_sbrk+0x5c>)
 80011ae:	4b15      	ldr	r3, [pc, #84]	; (8001204 <_sbrk+0x60>)
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b8:	4b13      	ldr	r3, [pc, #76]	; (8001208 <_sbrk+0x64>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d102      	bne.n	80011c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <_sbrk+0x64>)
 80011c2:	4a12      	ldr	r2, [pc, #72]	; (800120c <_sbrk+0x68>)
 80011c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011c6:	4b10      	ldr	r3, [pc, #64]	; (8001208 <_sbrk+0x64>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4413      	add	r3, r2
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d207      	bcs.n	80011e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011d4:	f005 f946 	bl	8006464 <__errno>
 80011d8:	4602      	mov	r2, r0
 80011da:	230c      	movs	r3, #12
 80011dc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80011de:	f04f 33ff 	mov.w	r3, #4294967295
 80011e2:	e009      	b.n	80011f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011e4:	4b08      	ldr	r3, [pc, #32]	; (8001208 <_sbrk+0x64>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ea:	4b07      	ldr	r3, [pc, #28]	; (8001208 <_sbrk+0x64>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4413      	add	r3, r2
 80011f2:	4a05      	ldr	r2, [pc, #20]	; (8001208 <_sbrk+0x64>)
 80011f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011f6:	68fb      	ldr	r3, [r7, #12]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20005000 	.word	0x20005000
 8001204:	00000400 	.word	0x00000400
 8001208:	200000c0 	.word	0x200000c0
 800120c:	20000680 	.word	0x20000680

08001210 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <u8g2_DrawBox>:
/*
  draw a filled box
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af02      	add	r7, sp, #8
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	4608      	mov	r0, r1
 8001226:	4611      	mov	r1, r2
 8001228:	461a      	mov	r2, r3
 800122a:	4603      	mov	r3, r0
 800122c:	70fb      	strb	r3, [r7, #3]
 800122e:	460b      	mov	r3, r1
 8001230:	70bb      	strb	r3, [r7, #2]
 8001232:	4613      	mov	r3, r2
 8001234:	707b      	strb	r3, [r7, #1]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8001236:	78fa      	ldrb	r2, [r7, #3]
 8001238:	787b      	ldrb	r3, [r7, #1]
 800123a:	4413      	add	r3, r2
 800123c:	b2d8      	uxtb	r0, r3
 800123e:	78ba      	ldrb	r2, [r7, #2]
 8001240:	7c3b      	ldrb	r3, [r7, #16]
 8001242:	4413      	add	r3, r2
 8001244:	b2db      	uxtb	r3, r3
 8001246:	78ba      	ldrb	r2, [r7, #2]
 8001248:	78f9      	ldrb	r1, [r7, #3]
 800124a:	9300      	str	r3, [sp, #0]
 800124c:	4603      	mov	r3, r0
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f001 fa21 	bl	8002696 <u8g2_IsIntersection>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d013      	beq.n	8001282 <u8g2_DrawBox+0x66>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  while( h != 0 )
 800125a:	e00e      	b.n	800127a <u8g2_DrawBox+0x5e>
  { 
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
 800125c:	7878      	ldrb	r0, [r7, #1]
 800125e:	78ba      	ldrb	r2, [r7, #2]
 8001260:	78f9      	ldrb	r1, [r7, #3]
 8001262:	2300      	movs	r3, #0
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	4603      	mov	r3, r0
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f001 f914 	bl	8002496 <u8g2_DrawHVLine>
    y++;    
 800126e:	78bb      	ldrb	r3, [r7, #2]
 8001270:	3301      	adds	r3, #1
 8001272:	70bb      	strb	r3, [r7, #2]
    h--;
 8001274:	7c3b      	ldrb	r3, [r7, #16]
 8001276:	3b01      	subs	r3, #1
 8001278:	743b      	strb	r3, [r7, #16]
  while( h != 0 )
 800127a:	7c3b      	ldrb	r3, [r7, #16]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d1ed      	bne.n	800125c <u8g2_DrawBox+0x40>
 8001280:	e000      	b.n	8001284 <u8g2_DrawBox+0x68>
    return;
 8001282:	bf00      	nop
  }
}
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <u8g2_DrawFrame>:
  restriction: does not work for w = 0 or h = 0
  ToDo:
    pixel in the corners are drawn twice. This could be optimized.
*/
void u8g2_DrawFrame(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b086      	sub	sp, #24
 800128e:	af02      	add	r7, sp, #8
 8001290:	6078      	str	r0, [r7, #4]
 8001292:	4608      	mov	r0, r1
 8001294:	4611      	mov	r1, r2
 8001296:	461a      	mov	r2, r3
 8001298:	4603      	mov	r3, r0
 800129a:	70fb      	strb	r3, [r7, #3]
 800129c:	460b      	mov	r3, r1
 800129e:	70bb      	strb	r3, [r7, #2]
 80012a0:	4613      	mov	r3, r2
 80012a2:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t xtmp = x;
 80012a4:	78fb      	ldrb	r3, [r7, #3]
 80012a6:	73fb      	strb	r3, [r7, #15]
  
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 80012a8:	78fa      	ldrb	r2, [r7, #3]
 80012aa:	787b      	ldrb	r3, [r7, #1]
 80012ac:	4413      	add	r3, r2
 80012ae:	b2d8      	uxtb	r0, r3
 80012b0:	78ba      	ldrb	r2, [r7, #2]
 80012b2:	7e3b      	ldrb	r3, [r7, #24]
 80012b4:	4413      	add	r3, r2
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	78ba      	ldrb	r2, [r7, #2]
 80012ba:	78f9      	ldrb	r1, [r7, #3]
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	4603      	mov	r3, r0
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f001 f9e8 	bl	8002696 <u8g2_IsIntersection>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d032      	beq.n	8001332 <u8g2_DrawFrame+0xa8>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  u8g2_DrawHVLine(u8g2, x, y, w, 0);
 80012cc:	7878      	ldrb	r0, [r7, #1]
 80012ce:	78ba      	ldrb	r2, [r7, #2]
 80012d0:	78f9      	ldrb	r1, [r7, #3]
 80012d2:	2300      	movs	r3, #0
 80012d4:	9300      	str	r3, [sp, #0]
 80012d6:	4603      	mov	r3, r0
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f001 f8dc 	bl	8002496 <u8g2_DrawHVLine>
  u8g2_DrawHVLine(u8g2, x, y, h, 1);
 80012de:	7e38      	ldrb	r0, [r7, #24]
 80012e0:	78ba      	ldrb	r2, [r7, #2]
 80012e2:	78f9      	ldrb	r1, [r7, #3]
 80012e4:	2301      	movs	r3, #1
 80012e6:	9300      	str	r3, [sp, #0]
 80012e8:	4603      	mov	r3, r0
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f001 f8d3 	bl	8002496 <u8g2_DrawHVLine>
  x+=w;
 80012f0:	78fa      	ldrb	r2, [r7, #3]
 80012f2:	787b      	ldrb	r3, [r7, #1]
 80012f4:	4413      	add	r3, r2
 80012f6:	70fb      	strb	r3, [r7, #3]
  x--;
 80012f8:	78fb      	ldrb	r3, [r7, #3]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	70fb      	strb	r3, [r7, #3]
  u8g2_DrawHVLine(u8g2, x, y, h, 1);
 80012fe:	7e38      	ldrb	r0, [r7, #24]
 8001300:	78ba      	ldrb	r2, [r7, #2]
 8001302:	78f9      	ldrb	r1, [r7, #3]
 8001304:	2301      	movs	r3, #1
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	4603      	mov	r3, r0
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f001 f8c3 	bl	8002496 <u8g2_DrawHVLine>
  y+=h;
 8001310:	78ba      	ldrb	r2, [r7, #2]
 8001312:	7e3b      	ldrb	r3, [r7, #24]
 8001314:	4413      	add	r3, r2
 8001316:	70bb      	strb	r3, [r7, #2]
  y--;
 8001318:	78bb      	ldrb	r3, [r7, #2]
 800131a:	3b01      	subs	r3, #1
 800131c:	70bb      	strb	r3, [r7, #2]
  u8g2_DrawHVLine(u8g2, xtmp, y, w, 0);
 800131e:	7878      	ldrb	r0, [r7, #1]
 8001320:	78ba      	ldrb	r2, [r7, #2]
 8001322:	7bf9      	ldrb	r1, [r7, #15]
 8001324:	2300      	movs	r3, #0
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	4603      	mov	r3, r0
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f001 f8b3 	bl	8002496 <u8g2_DrawHVLine>
 8001330:	e000      	b.n	8001334 <u8g2_DrawFrame+0xaa>
    return;
 8001332:	bf00      	nop
}
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b084      	sub	sp, #16
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	7c1b      	ldrb	r3, [r3, #16]
 8001348:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001350:	461a      	mov	r2, r3
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	fb02 f303 	mul.w	r3, r2, r3
 8001358:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001364:	68fa      	ldr	r2, [r7, #12]
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f005 f8a5 	bl	80064b8 <memset>
}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b086      	sub	sp, #24
 800137a:	af02      	add	r7, sp, #8
 800137c:	6078      	str	r0, [r7, #4]
 800137e:	460b      	mov	r3, r1
 8001380:	70fb      	strb	r3, [r7, #3]
 8001382:	4613      	mov	r3, r2
 8001384:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	7c1b      	ldrb	r3, [r3, #16]
 800138c:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 800138e:	78fb      	ldrb	r3, [r7, #3]
 8001390:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001396:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	b29b      	uxth	r3, r3
 800139c:	89ba      	ldrh	r2, [r7, #12]
 800139e:	fb02 f303 	mul.w	r3, r2, r3
 80013a2:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 80013a4:	89bb      	ldrh	r3, [r7, #12]
 80013a6:	00db      	lsls	r3, r3, #3
 80013a8:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 80013aa:	89bb      	ldrh	r3, [r7, #12]
 80013ac:	68ba      	ldr	r2, [r7, #8]
 80013ae:	4413      	add	r3, r2
 80013b0:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80013b2:	7bf9      	ldrb	r1, [r7, #15]
 80013b4:	78ba      	ldrb	r2, [r7, #2]
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	460b      	mov	r3, r1
 80013bc:	2100      	movs	r1, #0
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f001 fe8c 	bl	80030dc <u8x8_DrawTile>
}
 80013c4:	bf00      	nop
 80013c6:	3710      	adds	r7, #16
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 80013d4:	2300      	movs	r3, #0
 80013d6:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013de:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013e6:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	7c5b      	ldrb	r3, [r3, #17]
 80013ee:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 80013f0:	7bba      	ldrb	r2, [r7, #14]
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	4619      	mov	r1, r3
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7ff ffbd 	bl	8001376 <u8g2_send_tile_row>
    src_row++;
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	3301      	adds	r3, #1
 8001400:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001402:	7bbb      	ldrb	r3, [r7, #14]
 8001404:	3301      	adds	r3, #1
 8001406:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8001408:	7bfa      	ldrb	r2, [r7, #15]
 800140a:	7b7b      	ldrb	r3, [r7, #13]
 800140c:	429a      	cmp	r2, r3
 800140e:	d203      	bcs.n	8001418 <u8g2_send_buffer+0x4c>
 8001410:	7bba      	ldrb	r2, [r7, #14]
 8001412:	7b3b      	ldrb	r3, [r7, #12]
 8001414:	429a      	cmp	r2, r3
 8001416:	d3eb      	bcc.n	80013f0 <u8g2_send_buffer+0x24>
}
 8001418:	bf00      	nop
 800141a:	3710      	adds	r7, #16
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	78fa      	ldrb	r2, [r7, #3]
 8001430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  u8g2->cb->update_dimension(u8g2);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	4798      	blx	r3
}
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 800145e:	2b00      	cmp	r3, #0
 8001460:	d002      	beq.n	8001468 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff ff69 	bl	800133a <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001468:	2100      	movs	r1, #0
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff ffd8 	bl	8001420 <u8g2_SetBufferCurrTileRow>
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff ffa3 	bl	80013cc <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800148c:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 8001494:	7bfb      	ldrb	r3, [r7, #15]
 8001496:	4413      	add	r3, r2
 8001498:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	7c5b      	ldrb	r3, [r3, #17]
 80014a0:	7bfa      	ldrb	r2, [r7, #15]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d304      	bcc.n	80014b0 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f001 fe69 	bl	800317e <u8x8_RefreshDisplay>
    return 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	e00d      	b.n	80014cc <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d002      	beq.n	80014c0 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7ff ff3d 	bl	800133a <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
 80014c2:	4619      	mov	r1, r3
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff ffab 	bl	8001420 <u8g2_SetBufferCurrTileRow>
  return 1;
 80014ca:	2301      	movs	r3, #1
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3710      	adds	r7, #16
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <u8g2_draw_filled_ellipse_section>:
/*==============================================*/
/* Filled Ellipse */

static void u8g2_draw_filled_ellipse_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option) U8G2_NOINLINE;
static void u8g2_draw_filled_ellipse_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	4608      	mov	r0, r1
 80014de:	4611      	mov	r1, r2
 80014e0:	461a      	mov	r2, r3
 80014e2:	4603      	mov	r3, r0
 80014e4:	70fb      	strb	r3, [r7, #3]
 80014e6:	460b      	mov	r3, r1
 80014e8:	70bb      	strb	r3, [r7, #2]
 80014ea:	4613      	mov	r3, r2
 80014ec:	707b      	strb	r3, [r7, #1]
    /* upper right */
    if ( option & U8G2_DRAW_UPPER_RIGHT )
 80014ee:	7d3b      	ldrb	r3, [r7, #20]
 80014f0:	f003 0301 	and.w	r3, r3, #1
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d00d      	beq.n	8001514 <u8g2_draw_filled_ellipse_section+0x40>
    {
      u8g2_DrawVLine(u8g2, x0+x, y0-y, y+1);
 80014f8:	787a      	ldrb	r2, [r7, #1]
 80014fa:	78fb      	ldrb	r3, [r7, #3]
 80014fc:	4413      	add	r3, r2
 80014fe:	b2d9      	uxtb	r1, r3
 8001500:	7c3a      	ldrb	r2, [r7, #16]
 8001502:	78bb      	ldrb	r3, [r7, #2]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	b2da      	uxtb	r2, r3
 8001508:	78bb      	ldrb	r3, [r7, #2]
 800150a:	3301      	adds	r3, #1
 800150c:	b2db      	uxtb	r3, r3
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f001 f85e 	bl	80025d0 <u8g2_DrawVLine>
    }
    
    /* upper left */
    if ( option & U8G2_DRAW_UPPER_LEFT )
 8001514:	7d3b      	ldrb	r3, [r7, #20]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d00d      	beq.n	800153a <u8g2_draw_filled_ellipse_section+0x66>
    {
      u8g2_DrawVLine(u8g2, x0-x, y0-y, y+1);
 800151e:	787a      	ldrb	r2, [r7, #1]
 8001520:	78fb      	ldrb	r3, [r7, #3]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	b2d9      	uxtb	r1, r3
 8001526:	7c3a      	ldrb	r2, [r7, #16]
 8001528:	78bb      	ldrb	r3, [r7, #2]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	b2da      	uxtb	r2, r3
 800152e:	78bb      	ldrb	r3, [r7, #2]
 8001530:	3301      	adds	r3, #1
 8001532:	b2db      	uxtb	r3, r3
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f001 f84b 	bl	80025d0 <u8g2_DrawVLine>
    }
    
    /* lower right */
    if ( option & U8G2_DRAW_LOWER_RIGHT )
 800153a:	7d3b      	ldrb	r3, [r7, #20]
 800153c:	f003 0308 	and.w	r3, r3, #8
 8001540:	2b00      	cmp	r3, #0
 8001542:	d00a      	beq.n	800155a <u8g2_draw_filled_ellipse_section+0x86>
    {
      u8g2_DrawVLine(u8g2, x0+x, y0, y+1);
 8001544:	787a      	ldrb	r2, [r7, #1]
 8001546:	78fb      	ldrb	r3, [r7, #3]
 8001548:	4413      	add	r3, r2
 800154a:	b2d9      	uxtb	r1, r3
 800154c:	78bb      	ldrb	r3, [r7, #2]
 800154e:	3301      	adds	r3, #1
 8001550:	b2db      	uxtb	r3, r3
 8001552:	7c3a      	ldrb	r2, [r7, #16]
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f001 f83b 	bl	80025d0 <u8g2_DrawVLine>
    }
    
    /* lower left */
    if ( option & U8G2_DRAW_LOWER_LEFT )
 800155a:	7d3b      	ldrb	r3, [r7, #20]
 800155c:	f003 0304 	and.w	r3, r3, #4
 8001560:	2b00      	cmp	r3, #0
 8001562:	d00a      	beq.n	800157a <u8g2_draw_filled_ellipse_section+0xa6>
    {
      u8g2_DrawVLine(u8g2, x0-x, y0, y+1);
 8001564:	787a      	ldrb	r2, [r7, #1]
 8001566:	78fb      	ldrb	r3, [r7, #3]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	b2d9      	uxtb	r1, r3
 800156c:	78bb      	ldrb	r3, [r7, #2]
 800156e:	3301      	adds	r3, #1
 8001570:	b2db      	uxtb	r3, r3
 8001572:	7c3a      	ldrb	r2, [r7, #16]
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f001 f82b 	bl	80025d0 <u8g2_DrawVLine>
    }
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <u8g2_draw_filled_ellipse>:

static void u8g2_draw_filled_ellipse(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rx, u8g2_uint_t ry, uint8_t option)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b088      	sub	sp, #32
 8001586:	af02      	add	r7, sp, #8
 8001588:	6078      	str	r0, [r7, #4]
 800158a:	4608      	mov	r0, r1
 800158c:	4611      	mov	r1, r2
 800158e:	461a      	mov	r2, r3
 8001590:	4603      	mov	r3, r0
 8001592:	70fb      	strb	r3, [r7, #3]
 8001594:	460b      	mov	r3, r1
 8001596:	70bb      	strb	r3, [r7, #2]
 8001598:	4613      	mov	r3, r2
 800159a:	707b      	strb	r3, [r7, #1]
  u8g2_long_t err;
  u8g2_long_t rxrx2;
  u8g2_long_t ryry2;
  u8g2_long_t stopx, stopy;
  
  rxrx2 = rx;
 800159c:	787b      	ldrb	r3, [r7, #1]
 800159e:	817b      	strh	r3, [r7, #10]
  rxrx2 *= rx;
 80015a0:	787b      	ldrb	r3, [r7, #1]
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	897a      	ldrh	r2, [r7, #10]
 80015a6:	fb02 f303 	mul.w	r3, r2, r3
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	817b      	strh	r3, [r7, #10]
  rxrx2 *= 2;
 80015ae:	897b      	ldrh	r3, [r7, #10]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	817b      	strh	r3, [r7, #10]
  
  ryry2 = ry;
 80015b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015ba:	813b      	strh	r3, [r7, #8]
  ryry2 *= ry;
 80015bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	893a      	ldrh	r2, [r7, #8]
 80015c4:	fb02 f303 	mul.w	r3, r2, r3
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	813b      	strh	r3, [r7, #8]
  ryry2 *= 2;
 80015cc:	893b      	ldrh	r3, [r7, #8]
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	813b      	strh	r3, [r7, #8]
  
  x = rx;
 80015d4:	787b      	ldrb	r3, [r7, #1]
 80015d6:	75fb      	strb	r3, [r7, #23]
  y = 0;
 80015d8:	2300      	movs	r3, #0
 80015da:	75bb      	strb	r3, [r7, #22]
  
  xchg = 1;
 80015dc:	2301      	movs	r3, #1
 80015de:	82bb      	strh	r3, [r7, #20]
  xchg -= rx;
 80015e0:	8aba      	ldrh	r2, [r7, #20]
 80015e2:	787b      	ldrb	r3, [r7, #1]
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	1ad3      	subs	r3, r2, r3
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	82bb      	strh	r3, [r7, #20]
  xchg -= rx;
 80015ec:	8aba      	ldrh	r2, [r7, #20]
 80015ee:	787b      	ldrb	r3, [r7, #1]
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	82bb      	strh	r3, [r7, #20]
  xchg *= ry;
 80015f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	8aba      	ldrh	r2, [r7, #20]
 8001600:	fb02 f303 	mul.w	r3, r2, r3
 8001604:	b29b      	uxth	r3, r3
 8001606:	82bb      	strh	r3, [r7, #20]
  xchg *= ry;
 8001608:	f897 3020 	ldrb.w	r3, [r7, #32]
 800160c:	b29b      	uxth	r3, r3
 800160e:	8aba      	ldrh	r2, [r7, #20]
 8001610:	fb02 f303 	mul.w	r3, r2, r3
 8001614:	b29b      	uxth	r3, r3
 8001616:	82bb      	strh	r3, [r7, #20]
  
  ychg = rx;
 8001618:	787b      	ldrb	r3, [r7, #1]
 800161a:	827b      	strh	r3, [r7, #18]
  ychg *= rx;
 800161c:	787b      	ldrb	r3, [r7, #1]
 800161e:	b29b      	uxth	r3, r3
 8001620:	8a7a      	ldrh	r2, [r7, #18]
 8001622:	fb02 f303 	mul.w	r3, r2, r3
 8001626:	b29b      	uxth	r3, r3
 8001628:	827b      	strh	r3, [r7, #18]
  
  err = 0;
 800162a:	2300      	movs	r3, #0
 800162c:	823b      	strh	r3, [r7, #16]
  
  stopx = ryry2;
 800162e:	893b      	ldrh	r3, [r7, #8]
 8001630:	81fb      	strh	r3, [r7, #14]
  stopx *= rx;
 8001632:	787b      	ldrb	r3, [r7, #1]
 8001634:	b29b      	uxth	r3, r3
 8001636:	89fa      	ldrh	r2, [r7, #14]
 8001638:	fb02 f303 	mul.w	r3, r2, r3
 800163c:	b29b      	uxth	r3, r3
 800163e:	81fb      	strh	r3, [r7, #14]
  stopy = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	81bb      	strh	r3, [r7, #12]
  
  while( stopx >= stopy )
 8001644:	e037      	b.n	80016b6 <u8g2_draw_filled_ellipse+0x134>
  {
    u8g2_draw_filled_ellipse_section(u8g2, x, y, x0, y0, option);
 8001646:	78f8      	ldrb	r0, [r7, #3]
 8001648:	7dba      	ldrb	r2, [r7, #22]
 800164a:	7df9      	ldrb	r1, [r7, #23]
 800164c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	78bb      	ldrb	r3, [r7, #2]
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	4603      	mov	r3, r0
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f7ff ff3b 	bl	80014d4 <u8g2_draw_filled_ellipse_section>
    y++;
 800165e:	7dbb      	ldrb	r3, [r7, #22]
 8001660:	3301      	adds	r3, #1
 8001662:	75bb      	strb	r3, [r7, #22]
    stopy += rxrx2;
 8001664:	89ba      	ldrh	r2, [r7, #12]
 8001666:	897b      	ldrh	r3, [r7, #10]
 8001668:	4413      	add	r3, r2
 800166a:	b29b      	uxth	r3, r3
 800166c:	81bb      	strh	r3, [r7, #12]
    err += ychg;
 800166e:	8a3a      	ldrh	r2, [r7, #16]
 8001670:	8a7b      	ldrh	r3, [r7, #18]
 8001672:	4413      	add	r3, r2
 8001674:	b29b      	uxth	r3, r3
 8001676:	823b      	strh	r3, [r7, #16]
    ychg += rxrx2;
 8001678:	8a7a      	ldrh	r2, [r7, #18]
 800167a:	897b      	ldrh	r3, [r7, #10]
 800167c:	4413      	add	r3, r2
 800167e:	b29b      	uxth	r3, r3
 8001680:	827b      	strh	r3, [r7, #18]
    if ( 2*err+xchg > 0 )
 8001682:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001686:	005a      	lsls	r2, r3, #1
 8001688:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800168c:	4413      	add	r3, r2
 800168e:	2b00      	cmp	r3, #0
 8001690:	dd11      	ble.n	80016b6 <u8g2_draw_filled_ellipse+0x134>
    {
      x--;
 8001692:	7dfb      	ldrb	r3, [r7, #23]
 8001694:	3b01      	subs	r3, #1
 8001696:	75fb      	strb	r3, [r7, #23]
      stopx -= ryry2;
 8001698:	89fa      	ldrh	r2, [r7, #14]
 800169a:	893b      	ldrh	r3, [r7, #8]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	b29b      	uxth	r3, r3
 80016a0:	81fb      	strh	r3, [r7, #14]
      err += xchg;
 80016a2:	8a3a      	ldrh	r2, [r7, #16]
 80016a4:	8abb      	ldrh	r3, [r7, #20]
 80016a6:	4413      	add	r3, r2
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	823b      	strh	r3, [r7, #16]
      xchg += ryry2;      
 80016ac:	8aba      	ldrh	r2, [r7, #20]
 80016ae:	893b      	ldrh	r3, [r7, #8]
 80016b0:	4413      	add	r3, r2
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	82bb      	strh	r3, [r7, #20]
  while( stopx >= stopy )
 80016b6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80016ba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016be:	429a      	cmp	r2, r3
 80016c0:	dac1      	bge.n	8001646 <u8g2_draw_filled_ellipse+0xc4>
    }
  }

  x = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	75fb      	strb	r3, [r7, #23]
  y = ry;
 80016c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016ca:	75bb      	strb	r3, [r7, #22]
  
  xchg = ry;
 80016cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016d0:	82bb      	strh	r3, [r7, #20]
  xchg *= ry;
 80016d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	8aba      	ldrh	r2, [r7, #20]
 80016da:	fb02 f303 	mul.w	r3, r2, r3
 80016de:	b29b      	uxth	r3, r3
 80016e0:	82bb      	strh	r3, [r7, #20]
  
  ychg = 1;
 80016e2:	2301      	movs	r3, #1
 80016e4:	827b      	strh	r3, [r7, #18]
  ychg -= ry;
 80016e6:	8a7a      	ldrh	r2, [r7, #18]
 80016e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	827b      	strh	r3, [r7, #18]
  ychg -= ry;
 80016f4:	8a7a      	ldrh	r2, [r7, #18]
 80016f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	b29b      	uxth	r3, r3
 8001700:	827b      	strh	r3, [r7, #18]
  ychg *= rx;
 8001702:	787b      	ldrb	r3, [r7, #1]
 8001704:	b29b      	uxth	r3, r3
 8001706:	8a7a      	ldrh	r2, [r7, #18]
 8001708:	fb02 f303 	mul.w	r3, r2, r3
 800170c:	b29b      	uxth	r3, r3
 800170e:	827b      	strh	r3, [r7, #18]
  ychg *= rx;
 8001710:	787b      	ldrb	r3, [r7, #1]
 8001712:	b29b      	uxth	r3, r3
 8001714:	8a7a      	ldrh	r2, [r7, #18]
 8001716:	fb02 f303 	mul.w	r3, r2, r3
 800171a:	b29b      	uxth	r3, r3
 800171c:	827b      	strh	r3, [r7, #18]
  
  err = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	823b      	strh	r3, [r7, #16]
  
  stopx = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	81fb      	strh	r3, [r7, #14]

  stopy = rxrx2;
 8001726:	897b      	ldrh	r3, [r7, #10]
 8001728:	81bb      	strh	r3, [r7, #12]
  stopy *= ry;
 800172a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800172e:	b29b      	uxth	r3, r3
 8001730:	89ba      	ldrh	r2, [r7, #12]
 8001732:	fb02 f303 	mul.w	r3, r2, r3
 8001736:	b29b      	uxth	r3, r3
 8001738:	81bb      	strh	r3, [r7, #12]
  

  while( stopx <= stopy )
 800173a:	e037      	b.n	80017ac <u8g2_draw_filled_ellipse+0x22a>
  {
    u8g2_draw_filled_ellipse_section(u8g2, x, y, x0, y0, option);
 800173c:	78f8      	ldrb	r0, [r7, #3]
 800173e:	7dba      	ldrb	r2, [r7, #22]
 8001740:	7df9      	ldrb	r1, [r7, #23]
 8001742:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001746:	9301      	str	r3, [sp, #4]
 8001748:	78bb      	ldrb	r3, [r7, #2]
 800174a:	9300      	str	r3, [sp, #0]
 800174c:	4603      	mov	r3, r0
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f7ff fec0 	bl	80014d4 <u8g2_draw_filled_ellipse_section>
    x++;
 8001754:	7dfb      	ldrb	r3, [r7, #23]
 8001756:	3301      	adds	r3, #1
 8001758:	75fb      	strb	r3, [r7, #23]
    stopx += ryry2;
 800175a:	89fa      	ldrh	r2, [r7, #14]
 800175c:	893b      	ldrh	r3, [r7, #8]
 800175e:	4413      	add	r3, r2
 8001760:	b29b      	uxth	r3, r3
 8001762:	81fb      	strh	r3, [r7, #14]
    err += xchg;
 8001764:	8a3a      	ldrh	r2, [r7, #16]
 8001766:	8abb      	ldrh	r3, [r7, #20]
 8001768:	4413      	add	r3, r2
 800176a:	b29b      	uxth	r3, r3
 800176c:	823b      	strh	r3, [r7, #16]
    xchg += ryry2;
 800176e:	8aba      	ldrh	r2, [r7, #20]
 8001770:	893b      	ldrh	r3, [r7, #8]
 8001772:	4413      	add	r3, r2
 8001774:	b29b      	uxth	r3, r3
 8001776:	82bb      	strh	r3, [r7, #20]
    if ( 2*err+ychg > 0 )
 8001778:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800177c:	005a      	lsls	r2, r3, #1
 800177e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001782:	4413      	add	r3, r2
 8001784:	2b00      	cmp	r3, #0
 8001786:	dd11      	ble.n	80017ac <u8g2_draw_filled_ellipse+0x22a>
    {
      y--;
 8001788:	7dbb      	ldrb	r3, [r7, #22]
 800178a:	3b01      	subs	r3, #1
 800178c:	75bb      	strb	r3, [r7, #22]
      stopy -= rxrx2;
 800178e:	89ba      	ldrh	r2, [r7, #12]
 8001790:	897b      	ldrh	r3, [r7, #10]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	b29b      	uxth	r3, r3
 8001796:	81bb      	strh	r3, [r7, #12]
      err += ychg;
 8001798:	8a3a      	ldrh	r2, [r7, #16]
 800179a:	8a7b      	ldrh	r3, [r7, #18]
 800179c:	4413      	add	r3, r2
 800179e:	b29b      	uxth	r3, r3
 80017a0:	823b      	strh	r3, [r7, #16]
      ychg += rxrx2;
 80017a2:	8a7a      	ldrh	r2, [r7, #18]
 80017a4:	897b      	ldrh	r3, [r7, #10]
 80017a6:	4413      	add	r3, r2
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	827b      	strh	r3, [r7, #18]
  while( stopx <= stopy )
 80017ac:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80017b0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	ddc1      	ble.n	800173c <u8g2_draw_filled_ellipse+0x1ba>
    }
  }
  
}
 80017b8:	bf00      	nop
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <u8g2_DrawFilledEllipse>:

void u8g2_DrawFilledEllipse(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rx, u8g2_uint_t ry, uint8_t option)
{
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af02      	add	r7, sp, #8
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	4608      	mov	r0, r1
 80017ca:	4611      	mov	r1, r2
 80017cc:	461a      	mov	r2, r3
 80017ce:	4603      	mov	r3, r0
 80017d0:	70fb      	strb	r3, [r7, #3]
 80017d2:	460b      	mov	r3, r1
 80017d4:	70bb      	strb	r3, [r7, #2]
 80017d6:	4613      	mov	r3, r2
 80017d8:	707b      	strb	r3, [r7, #1]
  /* check for bounding box */
#ifdef U8G2_WITH_INTERSECTION
  {
    if ( u8g2_IsIntersection(u8g2, x0-rx, y0-ry, x0+rx+1, y0+ry+1) == 0 ) 
 80017da:	78fa      	ldrb	r2, [r7, #3]
 80017dc:	787b      	ldrb	r3, [r7, #1]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	b2d9      	uxtb	r1, r3
 80017e2:	78ba      	ldrb	r2, [r7, #2]
 80017e4:	7e3b      	ldrb	r3, [r7, #24]
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	b2d8      	uxtb	r0, r3
 80017ea:	78fa      	ldrb	r2, [r7, #3]
 80017ec:	787b      	ldrb	r3, [r7, #1]
 80017ee:	4413      	add	r3, r2
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	3301      	adds	r3, #1
 80017f4:	b2dc      	uxtb	r4, r3
 80017f6:	78ba      	ldrb	r2, [r7, #2]
 80017f8:	7e3b      	ldrb	r3, [r7, #24]
 80017fa:	4413      	add	r3, r2
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	3301      	adds	r3, #1
 8001800:	b2db      	uxtb	r3, r3
 8001802:	9300      	str	r3, [sp, #0]
 8001804:	4623      	mov	r3, r4
 8001806:	4602      	mov	r2, r0
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f000 ff44 	bl	8002696 <u8g2_IsIntersection>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d00b      	beq.n	800182c <u8g2_DrawFilledEllipse+0x6c>
      return;
  }
#endif /* U8G2_WITH_INTERSECTION */
  
  u8g2_draw_filled_ellipse(u8g2, x0, y0, rx, ry, option);
 8001814:	7878      	ldrb	r0, [r7, #1]
 8001816:	78ba      	ldrb	r2, [r7, #2]
 8001818:	78f9      	ldrb	r1, [r7, #3]
 800181a:	7f3b      	ldrb	r3, [r7, #28]
 800181c:	9301      	str	r3, [sp, #4]
 800181e:	7e3b      	ldrb	r3, [r7, #24]
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	4603      	mov	r3, r0
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff feac 	bl	8001582 <u8g2_draw_filled_ellipse>
 800182a:	e000      	b.n	800182e <u8g2_DrawFilledEllipse+0x6e>
      return;
 800182c:	bf00      	nop
}
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	bd90      	pop	{r4, r7, pc}

08001834 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2208      	movs	r2, #8
 8001840:	701a      	strb	r2, [r3, #0]
  return buf;
 8001842:	4b03      	ldr	r3, [pc, #12]	; (8001850 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8001844:	4618      	mov	r0, r3
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	200000c4 	.word	0x200000c4

08001854 <u8g2_Setup_st7920_s_128x64_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
}
/* st7920 f */
void u8g2_Setup_st7920_s_128x64_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b088      	sub	sp, #32
 8001858:	af02      	add	r7, sp, #8
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
 8001860:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7920_128x64, u8x8_cad_st7920_spi, byte_cb, gpio_and_delay_cb);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	9300      	str	r3, [sp, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a0b      	ldr	r2, [pc, #44]	; (8001898 <u8g2_Setup_st7920_s_128x64_f+0x44>)
 800186a:	490c      	ldr	r1, [pc, #48]	; (800189c <u8g2_Setup_st7920_s_128x64_f+0x48>)
 800186c:	68f8      	ldr	r0, [r7, #12]
 800186e:	f001 fce9 	bl	8003244 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8001872:	f107 0313 	add.w	r3, r7, #19
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff ffdc 	bl	8001834 <u8g2_m_16_8_f>
 800187c:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
 800187e:	7cfa      	ldrb	r2, [r7, #19]
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <u8g2_Setup_st7920_s_128x64_f+0x4c>)
 8001886:	6979      	ldr	r1, [r7, #20]
 8001888:	68f8      	ldr	r0, [r7, #12]
 800188a:	f000 ffd5 	bl	8002838 <u8g2_SetupBuffer>
}
 800188e:	bf00      	nop
 8001890:	3718      	adds	r7, #24
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	08002d6d 	.word	0x08002d6d
 800189c:	08002ffd 	.word	0x08002ffd
 80018a0:	080026ed 	.word	0x080026ed

080018a4 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	460b      	mov	r3, r1
 80018ae:	70fb      	strb	r3, [r7, #3]
  font += offset;
 80018b0:	78fb      	ldrb	r3, [r7, #3]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	4413      	add	r3, r2
 80018b6:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	781b      	ldrb	r3, [r3, #0]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr

080018c6 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b085      	sub	sp, #20
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
 80018ce:	460b      	mov	r3, r1
 80018d0:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80018d2:	78fb      	ldrb	r3, [r7, #3]
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	4413      	add	r3, r2
 80018d8:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	81fb      	strh	r3, [r7, #14]
    font++;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	3301      	adds	r3, #1
 80018e4:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80018e6:	89fb      	ldrh	r3, [r7, #14]
 80018e8:	021b      	lsls	r3, r3, #8
 80018ea:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	89fb      	ldrh	r3, [r7, #14]
 80018f4:	4413      	add	r3, r2
 80018f6:	81fb      	strh	r3, [r7, #14]
    return pos;
 80018f8:	89fb      	ldrh	r3, [r7, #14]
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 800190e:	2100      	movs	r1, #0
 8001910:	6838      	ldr	r0, [r7, #0]
 8001912:	f7ff ffc7 	bl	80018a4 <u8g2_font_get_byte>
 8001916:	4603      	mov	r3, r0
 8001918:	461a      	mov	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800191e:	2101      	movs	r1, #1
 8001920:	6838      	ldr	r0, [r7, #0]
 8001922:	f7ff ffbf 	bl	80018a4 <u8g2_font_get_byte>
 8001926:	4603      	mov	r3, r0
 8001928:	461a      	mov	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 800192e:	2102      	movs	r1, #2
 8001930:	6838      	ldr	r0, [r7, #0]
 8001932:	f7ff ffb7 	bl	80018a4 <u8g2_font_get_byte>
 8001936:	4603      	mov	r3, r0
 8001938:	461a      	mov	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 800193e:	2103      	movs	r1, #3
 8001940:	6838      	ldr	r0, [r7, #0]
 8001942:	f7ff ffaf 	bl	80018a4 <u8g2_font_get_byte>
 8001946:	4603      	mov	r3, r0
 8001948:	461a      	mov	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 800194e:	2104      	movs	r1, #4
 8001950:	6838      	ldr	r0, [r7, #0]
 8001952:	f7ff ffa7 	bl	80018a4 <u8g2_font_get_byte>
 8001956:	4603      	mov	r3, r0
 8001958:	461a      	mov	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800195e:	2105      	movs	r1, #5
 8001960:	6838      	ldr	r0, [r7, #0]
 8001962:	f7ff ff9f 	bl	80018a4 <u8g2_font_get_byte>
 8001966:	4603      	mov	r3, r0
 8001968:	461a      	mov	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 800196e:	2106      	movs	r1, #6
 8001970:	6838      	ldr	r0, [r7, #0]
 8001972:	f7ff ff97 	bl	80018a4 <u8g2_font_get_byte>
 8001976:	4603      	mov	r3, r0
 8001978:	461a      	mov	r2, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 800197e:	2107      	movs	r1, #7
 8001980:	6838      	ldr	r0, [r7, #0]
 8001982:	f7ff ff8f 	bl	80018a4 <u8g2_font_get_byte>
 8001986:	4603      	mov	r3, r0
 8001988:	461a      	mov	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800198e:	2108      	movs	r1, #8
 8001990:	6838      	ldr	r0, [r7, #0]
 8001992:	f7ff ff87 	bl	80018a4 <u8g2_font_get_byte>
 8001996:	4603      	mov	r3, r0
 8001998:	461a      	mov	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800199e:	2109      	movs	r1, #9
 80019a0:	6838      	ldr	r0, [r7, #0]
 80019a2:	f7ff ff7f 	bl	80018a4 <u8g2_font_get_byte>
 80019a6:	4603      	mov	r3, r0
 80019a8:	b25a      	sxtb	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80019ae:	210a      	movs	r1, #10
 80019b0:	6838      	ldr	r0, [r7, #0]
 80019b2:	f7ff ff77 	bl	80018a4 <u8g2_font_get_byte>
 80019b6:	4603      	mov	r3, r0
 80019b8:	b25a      	sxtb	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80019be:	210b      	movs	r1, #11
 80019c0:	6838      	ldr	r0, [r7, #0]
 80019c2:	f7ff ff6f 	bl	80018a4 <u8g2_font_get_byte>
 80019c6:	4603      	mov	r3, r0
 80019c8:	b25a      	sxtb	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80019ce:	210c      	movs	r1, #12
 80019d0:	6838      	ldr	r0, [r7, #0]
 80019d2:	f7ff ff67 	bl	80018a4 <u8g2_font_get_byte>
 80019d6:	4603      	mov	r3, r0
 80019d8:	b25a      	sxtb	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80019de:	210d      	movs	r1, #13
 80019e0:	6838      	ldr	r0, [r7, #0]
 80019e2:	f7ff ff5f 	bl	80018a4 <u8g2_font_get_byte>
 80019e6:	4603      	mov	r3, r0
 80019e8:	b25a      	sxtb	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80019ee:	210e      	movs	r1, #14
 80019f0:	6838      	ldr	r0, [r7, #0]
 80019f2:	f7ff ff57 	bl	80018a4 <u8g2_font_get_byte>
 80019f6:	4603      	mov	r3, r0
 80019f8:	b25a      	sxtb	r2, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80019fe:	210f      	movs	r1, #15
 8001a00:	6838      	ldr	r0, [r7, #0]
 8001a02:	f7ff ff4f 	bl	80018a4 <u8g2_font_get_byte>
 8001a06:	4603      	mov	r3, r0
 8001a08:	b25a      	sxtb	r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8001a0e:	2110      	movs	r1, #16
 8001a10:	6838      	ldr	r0, [r7, #0]
 8001a12:	f7ff ff47 	bl	80018a4 <u8g2_font_get_byte>
 8001a16:	4603      	mov	r3, r0
 8001a18:	b25a      	sxtb	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8001a1e:	2111      	movs	r1, #17
 8001a20:	6838      	ldr	r0, [r7, #0]
 8001a22:	f7ff ff50 	bl	80018c6 <u8g2_font_get_word>
 8001a26:	4603      	mov	r3, r0
 8001a28:	461a      	mov	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8001a2e:	2113      	movs	r1, #19
 8001a30:	6838      	ldr	r0, [r7, #0]
 8001a32:	f7ff ff48 	bl	80018c6 <u8g2_font_get_word>
 8001a36:	4603      	mov	r3, r0
 8001a38:	461a      	mov	r2, r3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8001a3e:	2115      	movs	r1, #21
 8001a40:	6838      	ldr	r0, [r7, #0]
 8001a42:	f7ff ff40 	bl	80018c6 <u8g2_font_get_word>
 8001a46:	4603      	mov	r3, r0
 8001a48:	461a      	mov	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	82da      	strh	r2, [r3, #22]
#endif
}
 8001a4e:	bf00      	nop
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8001a56:	b480      	push	{r7}
 8001a58:	b085      	sub	sp, #20
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
 8001a5e:	460b      	mov	r3, r1
 8001a60:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	7a9b      	ldrb	r3, [r3, #10]
 8001a66:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8001a70:	7bfa      	ldrb	r2, [r7, #15]
 8001a72:	7b7b      	ldrb	r3, [r7, #13]
 8001a74:	fa42 f303 	asr.w	r3, r2, r3
 8001a78:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8001a7a:	7b7b      	ldrb	r3, [r7, #13]
 8001a7c:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8001a7e:	7bba      	ldrb	r2, [r7, #14]
 8001a80:	78fb      	ldrb	r3, [r7, #3]
 8001a82:	4413      	add	r3, r2
 8001a84:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8001a86:	7bbb      	ldrb	r3, [r7, #14]
 8001a88:	2b07      	cmp	r3, #7
 8001a8a:	d91a      	bls.n	8001ac2 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8001a8c:	2308      	movs	r3, #8
 8001a8e:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8001a90:	7b3a      	ldrb	r2, [r7, #12]
 8001a92:	7b7b      	ldrb	r3, [r7, #13]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	7b3b      	ldrb	r3, [r7, #12]
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	b25a      	sxtb	r2, r3
 8001ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	b25b      	sxtb	r3, r3
 8001aba:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8001abc:	7bbb      	ldrb	r3, [r7, #14]
 8001abe:	3b08      	subs	r3, #8
 8001ac0:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8001ac2:	78fb      	ldrb	r3, [r7, #3]
 8001ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	7bba      	ldrb	r2, [r7, #14]
 8001adc:	729a      	strb	r2, [r3, #10]
  return val;
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3714      	adds	r7, #20
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr

08001aea <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b084      	sub	sp, #16
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
 8001af2:	460b      	mov	r3, r1
 8001af4:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8001af6:	78fb      	ldrb	r3, [r7, #3]
 8001af8:	4619      	mov	r1, r3
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff ffab 	bl	8001a56 <u8g2_font_decode_get_unsigned_bits>
 8001b00:	4603      	mov	r3, r0
 8001b02:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8001b04:	2301      	movs	r3, #1
 8001b06:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8001b08:	78fb      	ldrb	r3, [r7, #3]
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8001b0e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001b12:	78fb      	ldrb	r3, [r7, #3]
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8001b1a:	7bfa      	ldrb	r2, [r7, #15]
 8001b1c:	7bbb      	ldrb	r3, [r7, #14]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	73fb      	strb	r3, [r7, #15]
  return v;
 8001b24:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3710      	adds	r7, #16
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8001b30:	b490      	push	{r4, r7}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4604      	mov	r4, r0
 8001b38:	4608      	mov	r0, r1
 8001b3a:	4611      	mov	r1, r2
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	4623      	mov	r3, r4
 8001b40:	71fb      	strb	r3, [r7, #7]
 8001b42:	4603      	mov	r3, r0
 8001b44:	71bb      	strb	r3, [r7, #6]
 8001b46:	460b      	mov	r3, r1
 8001b48:	717b      	strb	r3, [r7, #5]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8001b4e:	793b      	ldrb	r3, [r7, #4]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d008      	beq.n	8001b66 <u8g2_add_vector_y+0x36>
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d00b      	beq.n	8001b70 <u8g2_add_vector_y+0x40>
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d10e      	bne.n	8001b7a <u8g2_add_vector_y+0x4a>
  {
    case 0:
      dy += y;
 8001b5c:	797a      	ldrb	r2, [r7, #5]
 8001b5e:	79fb      	ldrb	r3, [r7, #7]
 8001b60:	4413      	add	r3, r2
 8001b62:	71fb      	strb	r3, [r7, #7]
      break;
 8001b64:	e00e      	b.n	8001b84 <u8g2_add_vector_y+0x54>
    case 1:
      dy += x;
 8001b66:	79ba      	ldrb	r2, [r7, #6]
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	71fb      	strb	r3, [r7, #7]
      break;
 8001b6e:	e009      	b.n	8001b84 <u8g2_add_vector_y+0x54>
    case 2:
      dy -= y;
 8001b70:	797b      	ldrb	r3, [r7, #5]
 8001b72:	79fa      	ldrb	r2, [r7, #7]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	71fb      	strb	r3, [r7, #7]
      break;
 8001b78:	e004      	b.n	8001b84 <u8g2_add_vector_y+0x54>
    default:
      dy -= x;
 8001b7a:	79bb      	ldrb	r3, [r7, #6]
 8001b7c:	79fa      	ldrb	r2, [r7, #7]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	71fb      	strb	r3, [r7, #7]
      break;      
 8001b82:	bf00      	nop
  }
  return dy;
 8001b84:	79fb      	ldrb	r3, [r7, #7]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc90      	pop	{r4, r7}
 8001b8e:	4770      	bx	lr

08001b90 <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8001b90:	b490      	push	{r4, r7}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4604      	mov	r4, r0
 8001b98:	4608      	mov	r0, r1
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4623      	mov	r3, r4
 8001ba0:	71fb      	strb	r3, [r7, #7]
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71bb      	strb	r3, [r7, #6]
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	717b      	strb	r3, [r7, #5]
 8001baa:	4613      	mov	r3, r2
 8001bac:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8001bae:	793b      	ldrb	r3, [r7, #4]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d008      	beq.n	8001bc6 <u8g2_add_vector_x+0x36>
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d00b      	beq.n	8001bd0 <u8g2_add_vector_x+0x40>
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d10e      	bne.n	8001bda <u8g2_add_vector_x+0x4a>
  {
    case 0:
      dx += x;
 8001bbc:	79ba      	ldrb	r2, [r7, #6]
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	71fb      	strb	r3, [r7, #7]
      break;
 8001bc4:	e00e      	b.n	8001be4 <u8g2_add_vector_x+0x54>
    case 1:
      dx -= y;
 8001bc6:	797b      	ldrb	r3, [r7, #5]
 8001bc8:	79fa      	ldrb	r2, [r7, #7]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	71fb      	strb	r3, [r7, #7]
      break;
 8001bce:	e009      	b.n	8001be4 <u8g2_add_vector_x+0x54>
    case 2:
      dx -= x;
 8001bd0:	79bb      	ldrb	r3, [r7, #6]
 8001bd2:	79fa      	ldrb	r2, [r7, #7]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	71fb      	strb	r3, [r7, #7]
      break;
 8001bd8:	e004      	b.n	8001be4 <u8g2_add_vector_x+0x54>
    default:
      dx += y;
 8001bda:	797a      	ldrb	r2, [r7, #5]
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	4413      	add	r3, r2
 8001be0:	71fb      	strb	r3, [r7, #7]
      break;      
 8001be2:	bf00      	nop
  }
  return dx;
 8001be4:	79fb      	ldrb	r3, [r7, #7]
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc90      	pop	{r4, r7}
 8001bee:	4770      	bx	lr

08001bf0 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b088      	sub	sp, #32
 8001bf4:	af02      	add	r7, sp, #8
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	70fb      	strb	r3, [r7, #3]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	3358      	adds	r3, #88	; 0x58
 8001c04:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8001c06:	78fb      	ldrb	r3, [r7, #3]
 8001c08:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8001c10:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8001c18:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001c20:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8001c22:	7bfa      	ldrb	r2, [r7, #15]
 8001c24:	7d7b      	ldrb	r3, [r7, #21]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8001c2e:	7dfa      	ldrb	r2, [r7, #23]
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d201      	bcs.n	8001c3a <u8g2_font_decode_len+0x4a>
      current = cnt;
 8001c36:	7dfb      	ldrb	r3, [r7, #23]
 8001c38:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	791b      	ldrb	r3, [r3, #4]
 8001c3e:	73bb      	strb	r3, [r7, #14]
    y = decode->target_y;
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	795b      	ldrb	r3, [r3, #5]
 8001c44:	737b      	strb	r3, [r7, #13]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8001c46:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8001c4a:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	7b9b      	ldrb	r3, [r3, #14]
 8001c52:	7bb8      	ldrb	r0, [r7, #14]
 8001c54:	f7ff ff9c 	bl	8001b90 <u8g2_add_vector_x>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	73bb      	strb	r3, [r7, #14]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8001c5c:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8001c60:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	7b9b      	ldrb	r3, [r3, #14]
 8001c68:	7b78      	ldrb	r0, [r7, #13]
 8001c6a:	f7ff ff61 	bl	8001b30 <u8g2_add_vector_y>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	737b      	strb	r3, [r7, #13]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8001c72:	78bb      	ldrb	r3, [r7, #2]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d00f      	beq.n	8001c98 <u8g2_font_decode_len+0xa8>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	7b1a      	ldrb	r2, [r3, #12]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
      u8g2_DrawHVLine(u8g2, 
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	7b9b      	ldrb	r3, [r3, #14]
 8001c86:	7db8      	ldrb	r0, [r7, #22]
 8001c88:	7b7a      	ldrb	r2, [r7, #13]
 8001c8a:	7bb9      	ldrb	r1, [r7, #14]
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	4603      	mov	r3, r0
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f000 fc00 	bl	8002496 <u8g2_DrawHVLine>
 8001c96:	e012      	b.n	8001cbe <u8g2_font_decode_len+0xce>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	7adb      	ldrb	r3, [r3, #11]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d10e      	bne.n	8001cbe <u8g2_font_decode_len+0xce>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	7b5a      	ldrb	r2, [r3, #13]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
      u8g2_DrawHVLine(u8g2, 
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	7b9b      	ldrb	r3, [r3, #14]
 8001cae:	7db8      	ldrb	r0, [r7, #22]
 8001cb0:	7b7a      	ldrb	r2, [r7, #13]
 8001cb2:	7bb9      	ldrb	r1, [r7, #14]
 8001cb4:	9300      	str	r3, [sp, #0]
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f000 fbec 	bl	8002496 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8001cbe:	7dfa      	ldrb	r2, [r7, #23]
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d309      	bcc.n	8001cda <u8g2_font_decode_len+0xea>
      break;
    cnt -= rem;
 8001cc6:	7dfa      	ldrb	r2, [r7, #23]
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	757b      	strb	r3, [r7, #21]
    ly++;
 8001cd2:	7d3b      	ldrb	r3, [r7, #20]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8001cd8:	e79f      	b.n	8001c1a <u8g2_font_decode_len+0x2a>
      break;
 8001cda:	bf00      	nop
  }
  lx += cnt;
 8001cdc:	7d7a      	ldrb	r2, [r7, #21]
 8001cde:	7dfb      	ldrb	r3, [r7, #23]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8001ce4:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	719a      	strb	r2, [r3, #6]
  decode->y = ly;
 8001cec:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	71da      	strb	r2, [r3, #7]
  
}
 8001cf4:	bf00      	nop
 8001cf6:	3718      	adds	r7, #24
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	3358      	adds	r3, #88	; 0x58
 8001d0a:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	683a      	ldr	r2, [r7, #0]
 8001d10:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2200      	movs	r2, #0
 8001d16:	729a      	strb	r2, [r3, #10]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8001d1e:	4619      	mov	r1, r3
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f7ff fe98 	bl	8001a56 <u8g2_font_decode_get_unsigned_bits>
 8001d26:	4603      	mov	r3, r0
 8001d28:	b25a      	sxtb	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	721a      	strb	r2, [r3, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8001d34:	4619      	mov	r1, r3
 8001d36:	68f8      	ldr	r0, [r7, #12]
 8001d38:	f7ff fe8d 	bl	8001a56 <u8g2_font_decode_get_unsigned_bits>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	b25a      	sxtb	r2, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	725a      	strb	r2, [r3, #9]
  
  decode->fg_color = u8g2->draw_color;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f893 2086 	ldrb.w	r2, [r3, #134]	; 0x86
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	731a      	strb	r2, [r3, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	7b1b      	ldrb	r3, [r3, #12]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	bf0c      	ite	eq
 8001d56:	2301      	moveq	r3, #1
 8001d58:	2300      	movne	r3, #0
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	735a      	strb	r2, [r3, #13]
}
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
	...

08001d6c <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af02      	add	r7, sp, #8
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	3358      	adds	r3, #88	; 0x58
 8001d7a:	613b      	str	r3, [r7, #16]
    
  u8g2_font_setup_decode(u8g2, glyph_data);
 8001d7c:	6839      	ldr	r1, [r7, #0]
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f7ff ffbc 	bl	8001cfc <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001d8a:	73fb      	strb	r3, [r7, #15]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8001d92:	4619      	mov	r1, r3
 8001d94:	6938      	ldr	r0, [r7, #16]
 8001d96:	f7ff fea8 	bl	8001aea <u8g2_font_decode_get_signed_bits>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	73bb      	strb	r3, [r7, #14]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8001da4:	4619      	mov	r1, r3
 8001da6:	6938      	ldr	r0, [r7, #16]
 8001da8:	f7ff fe9f 	bl	8001aea <u8g2_font_decode_get_signed_bits>
 8001dac:	4603      	mov	r3, r0
 8001dae:	737b      	strb	r3, [r7, #13]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001db6:	4619      	mov	r1, r3
 8001db8:	6938      	ldr	r0, [r7, #16]
 8001dba:	f7ff fe96 	bl	8001aea <u8g2_font_decode_get_signed_bits>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	733b      	strb	r3, [r7, #12]
  
  if ( decode->glyph_width > 0 )
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f340 80cf 	ble.w	8001f6c <u8g2_font_decode_glyph+0x200>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	7918      	ldrb	r0, [r3, #4]
 8001dd2:	7bfa      	ldrb	r2, [r7, #15]
 8001dd4:	7b7b      	ldrb	r3, [r7, #13]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	425b      	negs	r3, r3
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	b25a      	sxtb	r2, r3
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	7b9b      	ldrb	r3, [r3, #14]
 8001de4:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8001de8:	f7ff fed2 	bl	8001b90 <u8g2_add_vector_x>
 8001dec:	4603      	mov	r3, r0
 8001dee:	461a      	mov	r2, r3
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	711a      	strb	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	7958      	ldrb	r0, [r3, #5]
 8001df8:	7bfa      	ldrb	r2, [r7, #15]
 8001dfa:	7b7b      	ldrb	r3, [r7, #13]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	425b      	negs	r3, r3
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	b25a      	sxtb	r2, r3
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	7b9b      	ldrb	r3, [r3, #14]
 8001e0a:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8001e0e:	f7ff fe8f 	bl	8001b30 <u8g2_add_vector_y>
 8001e12:	4603      	mov	r3, r0
 8001e14:	461a      	mov	r2, r3
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	715a      	strb	r2, [r3, #5]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	791b      	ldrb	r3, [r3, #4]
 8001e1e:	75fb      	strb	r3, [r7, #23]
      y0 = decode->target_y;
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	795b      	ldrb	r3, [r3, #5]
 8001e24:	757b      	strb	r3, [r7, #21]
      x1 = x0;
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	75bb      	strb	r3, [r7, #22]
      y1 = y0;
 8001e2a:	7d7b      	ldrb	r3, [r7, #21]
 8001e2c:	753b      	strb	r3, [r7, #20]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	7b9b      	ldrb	r3, [r3, #14]
 8001e32:	2b03      	cmp	r3, #3
 8001e34:	d852      	bhi.n	8001edc <u8g2_font_decode_glyph+0x170>
 8001e36:	a201      	add	r2, pc, #4	; (adr r2, 8001e3c <u8g2_font_decode_glyph+0xd0>)
 8001e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e3c:	08001e4d 	.word	0x08001e4d
 8001e40:	08001e65 	.word	0x08001e65
 8001e44:	08001e89 	.word	0x08001e89
 8001e48:	08001eb9 	.word	0x08001eb9
      {
	case 0:
	    x1 += decode->glyph_width;
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	7dbb      	ldrb	r3, [r7, #22]
 8001e56:	4413      	add	r3, r2
 8001e58:	75bb      	strb	r3, [r7, #22]
	    y1 += h;
 8001e5a:	7bfa      	ldrb	r2, [r7, #15]
 8001e5c:	7d3b      	ldrb	r3, [r7, #20]
 8001e5e:	4413      	add	r3, r2
 8001e60:	753b      	strb	r3, [r7, #20]
	    break;
 8001e62:	e03b      	b.n	8001edc <u8g2_font_decode_glyph+0x170>
	case 1:
	    x0 -= h;
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	7dfa      	ldrb	r2, [r7, #23]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001e6c:	7dfb      	ldrb	r3, [r7, #23]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	75fb      	strb	r3, [r7, #23]
	    x1++;
 8001e72:	7dbb      	ldrb	r3, [r7, #22]
 8001e74:	3301      	adds	r3, #1
 8001e76:	75bb      	strb	r3, [r7, #22]
	    y1 += decode->glyph_width;
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001e7e:	b2da      	uxtb	r2, r3
 8001e80:	7d3b      	ldrb	r3, [r7, #20]
 8001e82:	4413      	add	r3, r2
 8001e84:	753b      	strb	r3, [r7, #20]
	    break;
 8001e86:	e029      	b.n	8001edc <u8g2_font_decode_glyph+0x170>
	case 2:
	    x0 -= decode->glyph_width;
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	7dfa      	ldrb	r2, [r7, #23]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001e96:	7dfb      	ldrb	r3, [r7, #23]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	75fb      	strb	r3, [r7, #23]
	    x1++;
 8001e9c:	7dbb      	ldrb	r3, [r7, #22]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	75bb      	strb	r3, [r7, #22]
	    y0 -= h;
 8001ea2:	7bfb      	ldrb	r3, [r7, #15]
 8001ea4:	7d7a      	ldrb	r2, [r7, #21]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001eaa:	7d7b      	ldrb	r3, [r7, #21]
 8001eac:	3301      	adds	r3, #1
 8001eae:	757b      	strb	r3, [r7, #21]
	    y1++;
 8001eb0:	7d3b      	ldrb	r3, [r7, #20]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	753b      	strb	r3, [r7, #20]
	    break;	  
 8001eb6:	e011      	b.n	8001edc <u8g2_font_decode_glyph+0x170>
	case 3:
	    x1 += h;
 8001eb8:	7bfa      	ldrb	r2, [r7, #15]
 8001eba:	7dbb      	ldrb	r3, [r7, #22]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	75bb      	strb	r3, [r7, #22]
	    y0 -= decode->glyph_width;
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	7d7a      	ldrb	r2, [r7, #21]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001ece:	7d7b      	ldrb	r3, [r7, #21]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	757b      	strb	r3, [r7, #21]
	    y1++;
 8001ed4:	7d3b      	ldrb	r3, [r7, #20]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	753b      	strb	r3, [r7, #20]
	    break;	  
 8001eda:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8001edc:	7db8      	ldrb	r0, [r7, #22]
 8001ede:	7d7a      	ldrb	r2, [r7, #21]
 8001ee0:	7df9      	ldrb	r1, [r7, #23]
 8001ee2:	7d3b      	ldrb	r3, [r7, #20]
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 fbd4 	bl	8002696 <u8g2_IsIntersection>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d102      	bne.n	8001efa <u8g2_font_decode_glyph+0x18e>
	return d;
 8001ef4:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001ef8:	e03a      	b.n	8001f70 <u8g2_font_decode_glyph+0x204>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	2200      	movs	r2, #0
 8001efe:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	2200      	movs	r2, #0
 8001f04:	71da      	strb	r2, [r3, #7]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	6938      	ldr	r0, [r7, #16]
 8001f10:	f7ff fda1 	bl	8001a56 <u8g2_font_decode_get_unsigned_bits>
 8001f14:	4603      	mov	r3, r0
 8001f16:	72fb      	strb	r3, [r7, #11]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8001f1e:	4619      	mov	r1, r3
 8001f20:	6938      	ldr	r0, [r7, #16]
 8001f22:	f7ff fd98 	bl	8001a56 <u8g2_font_decode_get_unsigned_bits>
 8001f26:	4603      	mov	r3, r0
 8001f28:	72bb      	strb	r3, [r7, #10]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8001f2a:	7afb      	ldrb	r3, [r7, #11]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	4619      	mov	r1, r3
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f7ff fe5d 	bl	8001bf0 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8001f36:	7abb      	ldrb	r3, [r7, #10]
 8001f38:	2201      	movs	r2, #1
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f7ff fe57 	bl	8001bf0 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8001f42:	2101      	movs	r1, #1
 8001f44:	6938      	ldr	r0, [r7, #16]
 8001f46:	f7ff fd86 	bl	8001a56 <u8g2_font_decode_get_unsigned_bits>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d1ec      	bne.n	8001f2a <u8g2_font_decode_glyph+0x1be>

      if ( decode->y >= h )
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8001f56:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	dd00      	ble.n	8001f60 <u8g2_font_decode_glyph+0x1f4>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001f5e:	e7d2      	b.n	8001f06 <u8g2_font_decode_glyph+0x19a>
	break;
 8001f60:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	7b1a      	ldrb	r2, [r3, #12]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
  }
  return d;
 8001f6c:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	460b      	mov	r3, r1
 8001f82:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f88:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	3317      	adds	r3, #23
 8001f8e:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8001f90:	887b      	ldrh	r3, [r7, #2]
 8001f92:	2bff      	cmp	r3, #255	; 0xff
 8001f94:	d82a      	bhi.n	8001fec <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8001f96:	887b      	ldrh	r3, [r7, #2]
 8001f98:	2b60      	cmp	r3, #96	; 0x60
 8001f9a:	d907      	bls.n	8001fac <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	e009      	b.n	8001fc0 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8001fac:	887b      	ldrh	r3, [r7, #2]
 8001fae:	2b40      	cmp	r3, #64	; 0x40
 8001fb0:	d906      	bls.n	8001fc0 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8001fb8:	461a      	mov	r2, r3
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	4413      	add	r3, r2
 8001fbe:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d04e      	beq.n	8002068 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	887a      	ldrh	r2, [r7, #2]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d102      	bne.n	8001fdc <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	3302      	adds	r3, #2
 8001fda:	e049      	b.n	8002070 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001fea:	e7e9      	b.n	8001fc0 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8001ffe:	2100      	movs	r1, #0
 8002000:	6938      	ldr	r0, [r7, #16]
 8002002:	f7ff fc60 	bl	80018c6 <u8g2_font_get_word>
 8002006:	4603      	mov	r3, r0
 8002008:	461a      	mov	r2, r3
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	4413      	add	r3, r2
 800200e:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8002010:	2102      	movs	r1, #2
 8002012:	6938      	ldr	r0, [r7, #16]
 8002014:	f7ff fc57 	bl	80018c6 <u8g2_font_get_word>
 8002018:	4603      	mov	r3, r0
 800201a:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	3304      	adds	r3, #4
 8002020:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8002022:	89fa      	ldrh	r2, [r7, #14]
 8002024:	887b      	ldrh	r3, [r7, #2]
 8002026:	429a      	cmp	r2, r3
 8002028:	d3e9      	bcc.n	8001ffe <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8002030:	89fb      	ldrh	r3, [r7, #14]
 8002032:	021b      	lsls	r3, r3, #8
 8002034:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	3301      	adds	r3, #1
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	b29a      	uxth	r2, r3
 800203e:	89fb      	ldrh	r3, [r7, #14]
 8002040:	4313      	orrs	r3, r2
 8002042:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8002044:	89fb      	ldrh	r3, [r7, #14]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d010      	beq.n	800206c <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 800204a:	89fa      	ldrh	r2, [r7, #14]
 800204c:	887b      	ldrh	r3, [r7, #2]
 800204e:	429a      	cmp	r2, r3
 8002050:	d102      	bne.n	8002058 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	3303      	adds	r3, #3
 8002056:	e00b      	b.n	8002070 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	3302      	adds	r3, #2
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	461a      	mov	r2, r3
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	4413      	add	r3, r2
 8002064:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8002066:	e7e0      	b.n	800202a <u8g2_font_get_glyph_data+0xb2>
	break;
 8002068:	bf00      	nop
 800206a:	e000      	b.n	800206e <u8g2_font_get_glyph_data+0xf6>
	break;
 800206c:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	3718      	adds	r7, #24
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	4608      	mov	r0, r1
 8002082:	4611      	mov	r1, r2
 8002084:	461a      	mov	r2, r3
 8002086:	4603      	mov	r3, r0
 8002088:	70fb      	strb	r3, [r7, #3]
 800208a:	460b      	mov	r3, r1
 800208c:	70bb      	strb	r3, [r7, #2]
 800208e:	4613      	mov	r3, r2
 8002090:	803b      	strh	r3, [r7, #0]
  u8g2_uint_t dx = 0;
 8002092:	2300      	movs	r3, #0
 8002094:	73fb      	strb	r3, [r7, #15]
  u8g2->font_decode.target_x = x;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	78fa      	ldrb	r2, [r7, #3]
 800209a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  u8g2->font_decode.target_y = y;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	78ba      	ldrb	r2, [r7, #2]
 80020a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80020a6:	883b      	ldrh	r3, [r7, #0]
 80020a8:	4619      	mov	r1, r3
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7ff ff64 	bl	8001f78 <u8g2_font_get_glyph_data>
 80020b0:	60b8      	str	r0, [r7, #8]
  if ( glyph_data != NULL )
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80020b8:	68b9      	ldr	r1, [r7, #8]
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff fe56 	bl	8001d6c <u8g2_font_decode_glyph>
 80020c0:	4603      	mov	r3, r0
 80020c2:	73fb      	strb	r3, [r7, #15]
  }
  return dx;
 80020c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	4608      	mov	r0, r1
 80020da:	4611      	mov	r1, r2
 80020dc:	461a      	mov	r2, r3
 80020de:	4603      	mov	r3, r0
 80020e0:	70fb      	strb	r3, [r7, #3]
 80020e2:	460b      	mov	r3, r1
 80020e4:	70bb      	strb	r3, [r7, #2]
 80020e6:	4613      	mov	r3, r2
 80020e8:	803b      	strh	r3, [r7, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 80020f0:	2b03      	cmp	r3, #3
 80020f2:	d833      	bhi.n	800215c <u8g2_DrawGlyph+0x8c>
 80020f4:	a201      	add	r2, pc, #4	; (adr r2, 80020fc <u8g2_DrawGlyph+0x2c>)
 80020f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020fa:	bf00      	nop
 80020fc:	0800210d 	.word	0x0800210d
 8002100:	08002121 	.word	0x08002121
 8002104:	08002135 	.word	0x08002135
 8002108:	08002149 	.word	0x08002149
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	4798      	blx	r3
 8002114:	4603      	mov	r3, r0
 8002116:	461a      	mov	r2, r3
 8002118:	78bb      	ldrb	r3, [r7, #2]
 800211a:	4413      	add	r3, r2
 800211c:	70bb      	strb	r3, [r7, #2]
      break;
 800211e:	e01d      	b.n	800215c <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	4798      	blx	r3
 8002128:	4603      	mov	r3, r0
 800212a:	461a      	mov	r2, r3
 800212c:	78fb      	ldrb	r3, [r7, #3]
 800212e:	1a9b      	subs	r3, r3, r2
 8002130:	70fb      	strb	r3, [r7, #3]
      break;
 8002132:	e013      	b.n	800215c <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	4798      	blx	r3
 800213c:	4603      	mov	r3, r0
 800213e:	461a      	mov	r2, r3
 8002140:	78bb      	ldrb	r3, [r7, #2]
 8002142:	1a9b      	subs	r3, r3, r2
 8002144:	70bb      	strb	r3, [r7, #2]
      break;
 8002146:	e009      	b.n	800215c <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	4798      	blx	r3
 8002150:	4603      	mov	r3, r0
 8002152:	461a      	mov	r2, r3
 8002154:	78fb      	ldrb	r3, [r7, #3]
 8002156:	4413      	add	r3, r2
 8002158:	70fb      	strb	r3, [r7, #3]
      break;
 800215a:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 800215c:	883b      	ldrh	r3, [r7, #0]
 800215e:	78ba      	ldrb	r2, [r7, #2]
 8002160:	78f9      	ldrb	r1, [r7, #3]
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7ff ff88 	bl	8002078 <u8g2_font_draw_glyph>
 8002168:	4603      	mov	r3, r0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop

08002174 <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	607b      	str	r3, [r7, #4]
 800217e:	460b      	mov	r3, r1
 8002180:	72fb      	strb	r3, [r7, #11]
 8002182:	4613      	mov	r3, r2
 8002184:	72bb      	strb	r3, [r7, #10]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f000 fca9 	bl	8002ade <u8x8_utf8_init>
  sum = 0;
 800218c:	2300      	movs	r3, #0
 800218e:	75fb      	strb	r3, [r7, #23]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	7812      	ldrb	r2, [r2, #0]
 8002198:	4611      	mov	r1, r2
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	4798      	blx	r3
 800219e:	4603      	mov	r3, r0
 80021a0:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 80021a2:	8abb      	ldrh	r3, [r7, #20]
 80021a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d038      	beq.n	800221e <u8g2_draw_string+0xaa>
      break;
    str++;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	3301      	adds	r3, #1
 80021b0:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 80021b2:	8abb      	ldrh	r3, [r7, #20]
 80021b4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d0e9      	beq.n	8002190 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 80021bc:	8abb      	ldrh	r3, [r7, #20]
 80021be:	7aba      	ldrb	r2, [r7, #10]
 80021c0:	7af9      	ldrb	r1, [r7, #11]
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f7ff ff84 	bl	80020d0 <u8g2_DrawGlyph>
 80021c8:	4603      	mov	r3, r0
 80021ca:	74fb      	strb	r3, [r7, #19]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 80021d2:	2b03      	cmp	r3, #3
 80021d4:	d81e      	bhi.n	8002214 <u8g2_draw_string+0xa0>
 80021d6:	a201      	add	r2, pc, #4	; (adr r2, 80021dc <u8g2_draw_string+0x68>)
 80021d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021dc:	080021ed 	.word	0x080021ed
 80021e0:	080021f7 	.word	0x080021f7
 80021e4:	08002201 	.word	0x08002201
 80021e8:	0800220b 	.word	0x0800220b
      {
	case 0:
	  x += delta;
 80021ec:	7afa      	ldrb	r2, [r7, #11]
 80021ee:	7cfb      	ldrb	r3, [r7, #19]
 80021f0:	4413      	add	r3, r2
 80021f2:	72fb      	strb	r3, [r7, #11]
	  break;
 80021f4:	e00e      	b.n	8002214 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 80021f6:	7aba      	ldrb	r2, [r7, #10]
 80021f8:	7cfb      	ldrb	r3, [r7, #19]
 80021fa:	4413      	add	r3, r2
 80021fc:	72bb      	strb	r3, [r7, #10]
	  break;
 80021fe:	e009      	b.n	8002214 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8002200:	7afa      	ldrb	r2, [r7, #11]
 8002202:	7cfb      	ldrb	r3, [r7, #19]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	72fb      	strb	r3, [r7, #11]
	  break;
 8002208:	e004      	b.n	8002214 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 800220a:	7aba      	ldrb	r2, [r7, #10]
 800220c:	7cfb      	ldrb	r3, [r7, #19]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	72bb      	strb	r3, [r7, #10]
	  break;
 8002212:	bf00      	nop
      }
#else
      x += delta;
#endif

      sum += delta;    
 8002214:	7dfa      	ldrb	r2, [r7, #23]
 8002216:	7cfb      	ldrb	r3, [r7, #19]
 8002218:	4413      	add	r3, r2
 800221a:	75fb      	strb	r3, [r7, #23]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800221c:	e7b8      	b.n	8002190 <u8g2_draw_string+0x1c>
      break;
 800221e:	bf00      	nop
    }
  }
  return sum;
 8002220:	7dfb      	ldrb	r3, [r7, #23]
}
 8002222:	4618      	mov	r0, r3
 8002224:	3718      	adds	r7, #24
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop

0800222c <u8g2_DrawUTF8>:
21 	U+10000 	U+1FFFFF 	4 		11110xxx 	10xxxxxx 	10xxxxxx 	10xxxxxx
26 	U+200000 	U+3FFFFFF 	5 		111110xx 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx
31 	U+4000000 	U+7FFFFFFF 	6 		1111110x 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx  
*/
u8g2_uint_t u8g2_DrawUTF8(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	607b      	str	r3, [r7, #4]
 8002236:	460b      	mov	r3, r1
 8002238:	72fb      	strb	r3, [r7, #11]
 800223a:	4613      	mov	r3, r2
 800223c:	72bb      	strb	r3, [r7, #10]
  u8g2->u8x8.next_cb = u8x8_utf8_next;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	4a06      	ldr	r2, [pc, #24]	; (800225c <u8g2_DrawUTF8+0x30>)
 8002242:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8002244:	7aba      	ldrb	r2, [r7, #10]
 8002246:	7af9      	ldrb	r1, [r7, #11]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68f8      	ldr	r0, [r7, #12]
 800224c:	f7ff ff92 	bl	8002174 <u8g2_draw_string>
 8002250:	4603      	mov	r3, r0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	08002af9 	.word	0x08002af9

08002260 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800226c:	2b00      	cmp	r3, #0
 800226e:	d05d      	beq.n	800232c <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f993 2075 	ldrsb.w	r2, [r3, #117]	; 0x75
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f993 2076 	ldrsb.w	r2, [r3, #118]	; 0x76
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800228e:	2b00      	cmp	r3, #0
 8002290:	d04d      	beq.n	800232e <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8002298:	2b01      	cmp	r3, #1
 800229a:	d11c      	bne.n	80022d6 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f993 3077 	ldrsb.w	r3, [r3, #119]	; 0x77
 80022a8:	429a      	cmp	r2, r3
 80022aa:	da05      	bge.n	80022b8 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f993 2077 	ldrsb.w	r2, [r3, #119]	; 0x77
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f993 3078 	ldrsb.w	r3, [r3, #120]	; 0x78
 80022c4:	429a      	cmp	r2, r3
 80022c6:	dd32      	ble.n	800232e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f993 2078 	ldrsb.w	r2, [r3, #120]	; 0x78
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 80022d4:	e02b      	b.n	800232e <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f993 3082 	ldrsb.w	r3, [r3, #130]	; 0x82
 80022dc:	461a      	mov	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 80022e4:	4619      	mov	r1, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 80022ec:	440b      	add	r3, r1
 80022ee:	429a      	cmp	r2, r3
 80022f0:	da0d      	bge.n	800230e <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 80022f8:	b2da      	uxtb	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 8002300:	b2db      	uxtb	r3, r3
 8002302:	4413      	add	r3, r2
 8002304:	b2db      	uxtb	r3, r3
 8002306:	b25a      	sxtb	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 800231a:	429a      	cmp	r2, r3
 800231c:	dd07      	ble.n	800232e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f993 2074 	ldrsb.w	r2, [r3, #116]	; 0x74
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 800232a:	e000      	b.n	800232e <u8g2_UpdateRefHeight+0xce>
    return;
 800232c:	bf00      	nop
  }  
}
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	bc80      	pop	{r7}
 8002334:	4770      	bx	lr

08002336 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8002336:	b480      	push	{r7}
 8002338:	b083      	sub	sp, #12
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
  return 0;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	bc80      	pop	{r7}
 8002348:	4770      	bx	lr
	...

0800234c <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a03      	ldr	r2, [pc, #12]	; (8002364 <u8g2_SetFontPosBaseline+0x18>)
 8002358:	655a      	str	r2, [r3, #84]	; 0x54
}
 800235a:	bf00      	nop
 800235c:	370c      	adds	r7, #12
 800235e:	46bd      	mov	sp, r7
 8002360:	bc80      	pop	{r7}
 8002362:	4770      	bx	lr
 8002364:	08002337 	.word	0x08002337

08002368 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	429a      	cmp	r2, r3
 800237a:	d00b      	beq.n	8002394 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	651a      	str	r2, [r3, #80]	; 0x50
    u8g2_read_font_info(&(u8g2->font_info), font);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3368      	adds	r3, #104	; 0x68
 8002386:	6839      	ldr	r1, [r7, #0]
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff fabb 	bl	8001904 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff ff66 	bl	8002260 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <u8g2_SetFontDirection>:
}



void u8g2_SetFontDirection(u8g2_t *u8g2, uint8_t dir)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	460b      	mov	r3, r1
 80023a6:	70fb      	strb	r3, [r7, #3]
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = dir;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	78fa      	ldrb	r2, [r7, #3]
 80023ac:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
#endif
}
 80023b0:	bf00      	nop
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr

080023ba <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b087      	sub	sp, #28
 80023be:	af00      	add	r7, sp, #0
 80023c0:	60f8      	str	r0, [r7, #12]
 80023c2:	60b9      	str	r1, [r7, #8]
 80023c4:	4611      	mov	r1, r2
 80023c6:	461a      	mov	r2, r3
 80023c8:	460b      	mov	r3, r1
 80023ca:	71fb      	strb	r3, [r7, #7]
 80023cc:	4613      	mov	r3, r2
 80023ce:	71bb      	strb	r3, [r7, #6]
  u8g2_uint_t a = *ap;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	75fb      	strb	r3, [r7, #23]
  u8g2_uint_t b;
  b  = a;
 80023d6:	7dfb      	ldrb	r3, [r7, #23]
 80023d8:	75bb      	strb	r3, [r7, #22]
  b += *len;
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	781a      	ldrb	r2, [r3, #0]
 80023de:	7dbb      	ldrb	r3, [r7, #22]
 80023e0:	4413      	add	r3, r2
 80023e2:	75bb      	strb	r3, [r7, #22]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 80023e4:	7dfa      	ldrb	r2, [r7, #23]
 80023e6:	7dbb      	ldrb	r3, [r7, #22]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d90b      	bls.n	8002404 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 80023ec:	7dfa      	ldrb	r2, [r7, #23]
 80023ee:	79bb      	ldrb	r3, [r7, #6]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d205      	bcs.n	8002400 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 80023f4:	79bb      	ldrb	r3, [r7, #6]
 80023f6:	75bb      	strb	r3, [r7, #22]
      b--;
 80023f8:	7dbb      	ldrb	r3, [r7, #22]
 80023fa:	3b01      	subs	r3, #1
 80023fc:	75bb      	strb	r3, [r7, #22]
 80023fe:	e001      	b.n	8002404 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	75fb      	strb	r3, [r7, #23]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8002404:	7dfa      	ldrb	r2, [r7, #23]
 8002406:	79bb      	ldrb	r3, [r7, #6]
 8002408:	429a      	cmp	r2, r3
 800240a:	d301      	bcc.n	8002410 <u8g2_clip_intersection2+0x56>
    return 0;
 800240c:	2300      	movs	r3, #0
 800240e:	e01c      	b.n	800244a <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8002410:	7dba      	ldrb	r2, [r7, #22]
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	429a      	cmp	r2, r3
 8002416:	d801      	bhi.n	800241c <u8g2_clip_intersection2+0x62>
    return 0;
 8002418:	2300      	movs	r3, #0
 800241a:	e016      	b.n	800244a <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 800241c:	7dfa      	ldrb	r2, [r7, #23]
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	429a      	cmp	r2, r3
 8002422:	d201      	bcs.n	8002428 <u8g2_clip_intersection2+0x6e>
    a = c;
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	75fb      	strb	r3, [r7, #23]
  if ( b > d )
 8002428:	7dba      	ldrb	r2, [r7, #22]
 800242a:	79bb      	ldrb	r3, [r7, #6]
 800242c:	429a      	cmp	r2, r3
 800242e:	d901      	bls.n	8002434 <u8g2_clip_intersection2+0x7a>
    b = d;
 8002430:	79bb      	ldrb	r3, [r7, #6]
 8002432:	75bb      	strb	r3, [r7, #22]
  
  *ap = a;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	7dfa      	ldrb	r2, [r7, #23]
 8002438:	701a      	strb	r2, [r3, #0]
  b -= a;
 800243a:	7dba      	ldrb	r2, [r7, #22]
 800243c:	7dfb      	ldrb	r3, [r7, #23]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	75bb      	strb	r3, [r7, #22]
  *len = b;
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	7dba      	ldrb	r2, [r7, #22]
 8002446:	701a      	strb	r2, [r3, #0]
  return 1;
 8002448:	2301      	movs	r3, #1
}
 800244a:	4618      	mov	r0, r3
 800244c:	371c      	adds	r7, #28
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr

08002454 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002454:	b590      	push	{r4, r7, lr}
 8002456:	b085      	sub	sp, #20
 8002458:	af02      	add	r7, sp, #8
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	4608      	mov	r0, r1
 800245e:	4611      	mov	r1, r2
 8002460:	461a      	mov	r2, r3
 8002462:	4603      	mov	r3, r0
 8002464:	70fb      	strb	r3, [r7, #3]
 8002466:	460b      	mov	r3, r1
 8002468:	70bb      	strb	r3, [r7, #2]
 800246a:	4613      	mov	r3, r2
 800246c:	707b      	strb	r3, [r7, #1]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002474:	78ba      	ldrb	r2, [r7, #2]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	70bb      	strb	r3, [r7, #2]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 800247e:	7878      	ldrb	r0, [r7, #1]
 8002480:	78ba      	ldrb	r2, [r7, #2]
 8002482:	78f9      	ldrb	r1, [r7, #3]
 8002484:	7e3b      	ldrb	r3, [r7, #24]
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	4603      	mov	r3, r0
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	47a0      	blx	r4
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	bd90      	pop	{r4, r7, pc}

08002496 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002496:	b590      	push	{r4, r7, lr}
 8002498:	b085      	sub	sp, #20
 800249a:	af02      	add	r7, sp, #8
 800249c:	6078      	str	r0, [r7, #4]
 800249e:	4608      	mov	r0, r1
 80024a0:	4611      	mov	r1, r2
 80024a2:	461a      	mov	r2, r3
 80024a4:	4603      	mov	r3, r0
 80024a6:	70fb      	strb	r3, [r7, #3]
 80024a8:	460b      	mov	r3, r1
 80024aa:	70bb      	strb	r3, [r7, #2]
 80024ac:	4613      	mov	r3, r2
 80024ae:	707b      	strb	r3, [r7, #1]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d06d      	beq.n	8002596 <u8g2_DrawHVLine+0x100>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 80024ba:	787b      	ldrb	r3, [r7, #1]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d06a      	beq.n	8002596 <u8g2_DrawHVLine+0x100>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 80024c0:	787b      	ldrb	r3, [r7, #1]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d918      	bls.n	80024f8 <u8g2_DrawHVLine+0x62>
      {
	if ( dir == 2 )
 80024c6:	7e3b      	ldrb	r3, [r7, #24]
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d109      	bne.n	80024e0 <u8g2_DrawHVLine+0x4a>
	{
	  x -= len;
 80024cc:	78fa      	ldrb	r2, [r7, #3]
 80024ce:	787b      	ldrb	r3, [r7, #1]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	70fb      	strb	r3, [r7, #3]
	  x++;
 80024d6:	78fb      	ldrb	r3, [r7, #3]
 80024d8:	3301      	adds	r3, #1
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	70fb      	strb	r3, [r7, #3]
 80024de:	e00b      	b.n	80024f8 <u8g2_DrawHVLine+0x62>
	}
	else if ( dir == 3 )
 80024e0:	7e3b      	ldrb	r3, [r7, #24]
 80024e2:	2b03      	cmp	r3, #3
 80024e4:	d108      	bne.n	80024f8 <u8g2_DrawHVLine+0x62>
	{
	  y -= len;
 80024e6:	78ba      	ldrb	r2, [r7, #2]
 80024e8:	787b      	ldrb	r3, [r7, #1]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	70bb      	strb	r3, [r7, #2]
	  y++;
 80024f0:	78bb      	ldrb	r3, [r7, #2]
 80024f2:	3301      	adds	r3, #1
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	70bb      	strb	r3, [r7, #2]
	}
      }
      dir &= 1;  
 80024f8:	7e3b      	ldrb	r3, [r7, #24]
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	763b      	strb	r3, [r7, #24]
      
      /* clip against the user window */
      if ( dir == 0 )
 8002500:	7e3b      	ldrb	r3, [r7, #24]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d119      	bne.n	800253a <u8g2_DrawHVLine+0xa4>
      {
	if ( y < u8g2->user_y0 )
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 800250c:	78bb      	ldrb	r3, [r7, #2]
 800250e:	429a      	cmp	r2, r3
 8002510:	d838      	bhi.n	8002584 <u8g2_DrawHVLine+0xee>
	  return;
	if ( y >= u8g2->user_y1 )
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8002518:	78bb      	ldrb	r3, [r7, #2]
 800251a:	429a      	cmp	r2, r3
 800251c:	d934      	bls.n	8002588 <u8g2_DrawHVLine+0xf2>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800252a:	1c79      	adds	r1, r7, #1
 800252c:	1cf8      	adds	r0, r7, #3
 800252e:	f7ff ff44 	bl	80023ba <u8g2_clip_intersection2>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d119      	bne.n	800256c <u8g2_DrawHVLine+0xd6>
	  return;
 8002538:	e02d      	b.n	8002596 <u8g2_DrawHVLine+0x100>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	429a      	cmp	r2, r3
 8002544:	d822      	bhi.n	800258c <u8g2_DrawHVLine+0xf6>
	  return;
	if ( x >= u8g2->user_x1 )
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800254c:	78fb      	ldrb	r3, [r7, #3]
 800254e:	429a      	cmp	r2, r3
 8002550:	d91e      	bls.n	8002590 <u8g2_DrawHVLine+0xfa>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800255e:	1c79      	adds	r1, r7, #1
 8002560:	1cb8      	adds	r0, r7, #2
 8002562:	f7ff ff2a 	bl	80023ba <u8g2_clip_intersection2>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d013      	beq.n	8002594 <u8g2_DrawHVLine+0xfe>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002570:	689c      	ldr	r4, [r3, #8]
 8002572:	78f9      	ldrb	r1, [r7, #3]
 8002574:	78ba      	ldrb	r2, [r7, #2]
 8002576:	7878      	ldrb	r0, [r7, #1]
 8002578:	7e3b      	ldrb	r3, [r7, #24]
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	4603      	mov	r3, r0
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	47a0      	blx	r4
 8002582:	e008      	b.n	8002596 <u8g2_DrawHVLine+0x100>
	  return;
 8002584:	bf00      	nop
 8002586:	e006      	b.n	8002596 <u8g2_DrawHVLine+0x100>
	  return;
 8002588:	bf00      	nop
 800258a:	e004      	b.n	8002596 <u8g2_DrawHVLine+0x100>
	  return;
 800258c:	bf00      	nop
 800258e:	e002      	b.n	8002596 <u8g2_DrawHVLine+0x100>
	  return;
 8002590:	bf00      	nop
 8002592:	e000      	b.n	8002596 <u8g2_DrawHVLine+0x100>
	  return;
 8002594:	bf00      	nop
    }
}
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	bd90      	pop	{r4, r7, pc}

0800259c <u8g2_DrawHLine>:

void u8g2_DrawHLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af02      	add	r7, sp, #8
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	4608      	mov	r0, r1
 80025a6:	4611      	mov	r1, r2
 80025a8:	461a      	mov	r2, r3
 80025aa:	4603      	mov	r3, r0
 80025ac:	70fb      	strb	r3, [r7, #3]
 80025ae:	460b      	mov	r3, r1
 80025b0:	70bb      	strb	r3, [r7, #2]
 80025b2:	4613      	mov	r3, r2
 80025b4:	707b      	strb	r3, [r7, #1]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 0);
 80025b6:	7878      	ldrb	r0, [r7, #1]
 80025b8:	78ba      	ldrb	r2, [r7, #2]
 80025ba:	78f9      	ldrb	r1, [r7, #3]
 80025bc:	2300      	movs	r3, #0
 80025be:	9300      	str	r3, [sp, #0]
 80025c0:	4603      	mov	r3, r0
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7ff ff67 	bl	8002496 <u8g2_DrawHVLine>
}
 80025c8:	bf00      	nop
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <u8g2_DrawVLine>:

void u8g2_DrawVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af02      	add	r7, sp, #8
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	4608      	mov	r0, r1
 80025da:	4611      	mov	r1, r2
 80025dc:	461a      	mov	r2, r3
 80025de:	4603      	mov	r3, r0
 80025e0:	70fb      	strb	r3, [r7, #3]
 80025e2:	460b      	mov	r3, r1
 80025e4:	70bb      	strb	r3, [r7, #2]
 80025e6:	4613      	mov	r3, r2
 80025e8:	707b      	strb	r3, [r7, #1]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+1, y+len) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
 80025ea:	7878      	ldrb	r0, [r7, #1]
 80025ec:	78ba      	ldrb	r2, [r7, #2]
 80025ee:	78f9      	ldrb	r1, [r7, #3]
 80025f0:	2301      	movs	r3, #1
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	4603      	mov	r3, r0
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7ff ff4d 	bl	8002496 <u8g2_DrawHVLine>
}
 80025fc:	bf00      	nop
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <u8g2_SetDrawColor>:

  7 Jan 2017: Allow color value 2 for XOR operation.
  
*/
void u8g2_SetDrawColor(u8g2_t *u8g2, uint8_t color)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	70fb      	strb	r3, [r7, #3]
  u8g2->draw_color = color;	/* u8g2_SetDrawColor: just assign the argument */ 
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	78fa      	ldrb	r2, [r7, #3]
 8002614:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
  if ( color >= 3 )
 8002618:	78fb      	ldrb	r3, [r7, #3]
 800261a:	2b02      	cmp	r3, #2
 800261c:	d903      	bls.n	8002626 <u8g2_SetDrawColor+0x22>
    u8g2->draw_color = 1;	/* u8g2_SetDrawColor: make color as one if arg is invalid */
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr

08002630 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8002630:	b490      	push	{r4, r7}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	4604      	mov	r4, r0
 8002638:	4608      	mov	r0, r1
 800263a:	4611      	mov	r1, r2
 800263c:	461a      	mov	r2, r3
 800263e:	4623      	mov	r3, r4
 8002640:	71fb      	strb	r3, [r7, #7]
 8002642:	4603      	mov	r3, r0
 8002644:	71bb      	strb	r3, [r7, #6]
 8002646:	460b      	mov	r3, r1
 8002648:	717b      	strb	r3, [r7, #5]
 800264a:	4613      	mov	r3, r2
 800264c:	713b      	strb	r3, [r7, #4]
  if ( v0 < a1 )		// v0 <= a1
 800264e:	797a      	ldrb	r2, [r7, #5]
 8002650:	79bb      	ldrb	r3, [r7, #6]
 8002652:	429a      	cmp	r2, r3
 8002654:	d20d      	bcs.n	8002672 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8002656:	793a      	ldrb	r2, [r7, #4]
 8002658:	79fb      	ldrb	r3, [r7, #7]
 800265a:	429a      	cmp	r2, r3
 800265c:	d901      	bls.n	8002662 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 800265e:	2301      	movs	r3, #1
 8002660:	e014      	b.n	800268c <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8002662:	797a      	ldrb	r2, [r7, #5]
 8002664:	793b      	ldrb	r3, [r7, #4]
 8002666:	429a      	cmp	r2, r3
 8002668:	d901      	bls.n	800266e <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 800266a:	2301      	movs	r3, #1
 800266c:	e00e      	b.n	800268c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 800266e:	2300      	movs	r3, #0
 8002670:	e00c      	b.n	800268c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8002672:	793a      	ldrb	r2, [r7, #4]
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	429a      	cmp	r2, r3
 8002678:	d907      	bls.n	800268a <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 800267a:	797a      	ldrb	r2, [r7, #5]
 800267c:	793b      	ldrb	r3, [r7, #4]
 800267e:	429a      	cmp	r2, r3
 8002680:	d901      	bls.n	8002686 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8002682:	2301      	movs	r3, #1
 8002684:	e002      	b.n	800268c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002686:	2300      	movs	r3, #0
 8002688:	e000      	b.n	800268c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 800268a:	2300      	movs	r3, #0
    }
  }
}
 800268c:	4618      	mov	r0, r3
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bc90      	pop	{r4, r7}
 8002694:	4770      	bx	lr

08002696 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
 800269e:	4608      	mov	r0, r1
 80026a0:	4611      	mov	r1, r2
 80026a2:	461a      	mov	r2, r3
 80026a4:	4603      	mov	r3, r0
 80026a6:	70fb      	strb	r3, [r7, #3]
 80026a8:	460b      	mov	r3, r1
 80026aa:	70bb      	strb	r3, [r7, #2]
 80026ac:	4613      	mov	r3, r2
 80026ae:	707b      	strb	r3, [r7, #1]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f893 0047 	ldrb.w	r0, [r3, #71]	; 0x47
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 80026bc:	7c3b      	ldrb	r3, [r7, #16]
 80026be:	78ba      	ldrb	r2, [r7, #2]
 80026c0:	f7ff ffb6 	bl	8002630 <u8g2_is_intersection_decision_tree>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <u8g2_IsIntersection+0x38>
    return 0; 
 80026ca:	2300      	movs	r3, #0
 80026cc:	e00a      	b.n	80026e4 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f893 0045 	ldrb.w	r0, [r3, #69]	; 0x45
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
 80026da:	787b      	ldrb	r3, [r7, #1]
 80026dc:	78fa      	ldrb	r2, [r7, #3]
 80026de:	f7ff ffa7 	bl	8002630 <u8g2_is_intersection_decision_tree>
 80026e2:	4603      	mov	r3, r0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <u8g2_ll_hvline_horizontal_right_lsb>:
    all clipping done
*/

/* SH1122, LD7032, ST7920, ST7986, LC7981, T6963, SED1330, RA8835, MAX7219, LS0 */ 
void u8g2_ll_hvline_horizontal_right_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b087      	sub	sp, #28
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	4608      	mov	r0, r1
 80026f6:	4611      	mov	r1, r2
 80026f8:	461a      	mov	r2, r3
 80026fa:	4603      	mov	r3, r0
 80026fc:	70fb      	strb	r3, [r7, #3]
 80026fe:	460b      	mov	r3, r1
 8002700:	70bb      	strb	r3, [r7, #2]
 8002702:	4613      	mov	r3, r2
 8002704:	707b      	strb	r3, [r7, #1]
  uint16_t offset;
  uint8_t *ptr;
  uint8_t bit_pos;
  uint8_t mask;
  uint8_t tile_width = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	7c1b      	ldrb	r3, [r3, #16]
 800270c:	74bb      	strb	r3, [r7, #18]

  bit_pos = x;		/* overflow truncate is ok here... */
 800270e:	78fb      	ldrb	r3, [r7, #3]
 8002710:	747b      	strb	r3, [r7, #17]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8002712:	7c7b      	ldrb	r3, [r7, #17]
 8002714:	f003 0307 	and.w	r3, r3, #7
 8002718:	747b      	strb	r3, [r7, #17]
  mask = 128;
 800271a:	2380      	movs	r3, #128	; 0x80
 800271c:	74fb      	strb	r3, [r7, #19]
  mask >>= bit_pos;
 800271e:	7cfa      	ldrb	r2, [r7, #19]
 8002720:	7c7b      	ldrb	r3, [r7, #17]
 8002722:	fa42 f303 	asr.w	r3, r2, r3
 8002726:	74fb      	strb	r3, [r7, #19]

  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8002728:	78bb      	ldrb	r3, [r7, #2]
 800272a:	81fb      	strh	r3, [r7, #14]
  offset *= tile_width;
 800272c:	7cbb      	ldrb	r3, [r7, #18]
 800272e:	b29b      	uxth	r3, r3
 8002730:	89fa      	ldrh	r2, [r7, #14]
 8002732:	fb02 f303 	mul.w	r3, r2, r3
 8002736:	81fb      	strh	r3, [r7, #14]
  offset += x>>3;
 8002738:	78fb      	ldrb	r3, [r7, #3]
 800273a:	08db      	lsrs	r3, r3, #3
 800273c:	b2db      	uxtb	r3, r3
 800273e:	b29a      	uxth	r2, r3
 8002740:	89fb      	ldrh	r3, [r7, #14]
 8002742:	4413      	add	r3, r2
 8002744:	81fb      	strh	r3, [r7, #14]
  ptr = u8g2->tile_buf_ptr;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800274a:	617b      	str	r3, [r7, #20]
  ptr += offset;
 800274c:	89fb      	ldrh	r3, [r7, #14]
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	4413      	add	r3, r2
 8002752:	617b      	str	r3, [r7, #20]
  
  if ( dir == 0 )
 8002754:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d129      	bne.n	80027b0 <u8g2_ll_hvline_horizontal_right_lsb+0xc4>
  {
      
    do
    {

      if ( u8g2->draw_color <= 1 )
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8002762:	2b01      	cmp	r3, #1
 8002764:	d806      	bhi.n	8002774 <u8g2_ll_hvline_horizontal_right_lsb+0x88>
	*ptr |= mask;
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	781a      	ldrb	r2, [r3, #0]
 800276a:	7cfb      	ldrb	r3, [r7, #19]
 800276c:	4313      	orrs	r3, r2
 800276e:	b2da      	uxtb	r2, r3
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	701a      	strb	r2, [r3, #0]
      if ( u8g2->draw_color != 1 )
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 800277a:	2b01      	cmp	r3, #1
 800277c:	d006      	beq.n	800278c <u8g2_ll_hvline_horizontal_right_lsb+0xa0>
	*ptr ^= mask;
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	781a      	ldrb	r2, [r3, #0]
 8002782:	7cfb      	ldrb	r3, [r7, #19]
 8002784:	4053      	eors	r3, r2
 8002786:	b2da      	uxtb	r2, r3
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	701a      	strb	r2, [r3, #0]
      
      mask >>= 1;
 800278c:	7cfb      	ldrb	r3, [r7, #19]
 800278e:	085b      	lsrs	r3, r3, #1
 8002790:	74fb      	strb	r3, [r7, #19]
      if ( mask == 0 )
 8002792:	7cfb      	ldrb	r3, [r7, #19]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d104      	bne.n	80027a2 <u8g2_ll_hvline_horizontal_right_lsb+0xb6>
      {
	mask = 128;
 8002798:	2380      	movs	r3, #128	; 0x80
 800279a:	74fb      	strb	r3, [r7, #19]
        ptr++;
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	3301      	adds	r3, #1
 80027a0:	617b      	str	r3, [r7, #20]
      }
      
      //x++;
      len--;
 80027a2:	787b      	ldrb	r3, [r7, #1]
 80027a4:	3b01      	subs	r3, #1
 80027a6:	707b      	strb	r3, [r7, #1]
    } while( len != 0 );
 80027a8:	787b      	ldrb	r3, [r7, #1]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1d6      	bne.n	800275c <u8g2_ll_hvline_horizontal_right_lsb+0x70>
      ptr += tile_width;
      //y++;
      len--;
    } while( len != 0 );
  }
}
 80027ae:	e021      	b.n	80027f4 <u8g2_ll_hvline_horizontal_right_lsb+0x108>
      if ( u8g2->draw_color <= 1 )
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d806      	bhi.n	80027c8 <u8g2_ll_hvline_horizontal_right_lsb+0xdc>
	*ptr |= mask;
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	781a      	ldrb	r2, [r3, #0]
 80027be:	7cfb      	ldrb	r3, [r7, #19]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	b2da      	uxtb	r2, r3
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	701a      	strb	r2, [r3, #0]
      if ( u8g2->draw_color != 1 )
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d006      	beq.n	80027e0 <u8g2_ll_hvline_horizontal_right_lsb+0xf4>
	*ptr ^= mask;
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	781a      	ldrb	r2, [r3, #0]
 80027d6:	7cfb      	ldrb	r3, [r7, #19]
 80027d8:	4053      	eors	r3, r2
 80027da:	b2da      	uxtb	r2, r3
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	701a      	strb	r2, [r3, #0]
      ptr += tile_width;
 80027e0:	7cbb      	ldrb	r3, [r7, #18]
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4413      	add	r3, r2
 80027e6:	617b      	str	r3, [r7, #20]
      len--;
 80027e8:	787b      	ldrb	r3, [r7, #1]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	707b      	strb	r3, [r7, #1]
    } while( len != 0 );
 80027ee:	787b      	ldrb	r3, [r7, #1]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1dd      	bne.n	80027b0 <u8g2_ll_hvline_horizontal_right_lsb+0xc4>
}
 80027f4:	bf00      	nop
 80027f6:	371c      	adds	r7, #28
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr

080027fe <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	b082      	sub	sp, #8
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  u8g2->clip_y0 = 0;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	22ff      	movs	r2, #255	; 0xff
 800281a:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	22ff      	movs	r2, #255	; 0xff
 8002822:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  
  u8g2->cb->update_page_win(u8g2);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	4798      	blx	r3
}
 8002830:	bf00      	nop
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	603b      	str	r3, [r7, #0]
 8002844:	4613      	mov	r3, r2
 8002846:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2200      	movs	r2, #0
 800284c:	651a      	str	r2, [r3, #80]	; 0x50
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	631a      	str	r2, [r3, #48]	; 0x30
  
  u8g2->tile_buf_ptr = buf;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	68ba      	ldr	r2, [r7, #8]
 8002858:	639a      	str	r2, [r3, #56]	; 0x38
  u8g2->tile_buf_height = tile_buf_height;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	79fa      	ldrb	r2, [r7, #7]
 800285e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  u8g2->tile_curr_row = 0;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
  u8g2->bitmap_transparency = 0;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
  
  u8g2->draw_color = 1;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2201      	movs	r2, #1
 800287e:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
  u8g2->is_auto_page_clear = 1;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
  
  u8g2->cb = u8g2_cb;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->cb->update_dimension(u8g2);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68f8      	ldr	r0, [r7, #12]
 8002898:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f7ff ffaf 	bl	80027fe <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f7ff fd53 	bl	800234c <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
#endif
}
 80028ae:	bf00      	nop
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 80028b6:	b480      	push	{r7}
 80028b8:	b085      	sub	sp, #20
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ca:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 80028cc:	7bfb      	ldrb	r3, [r7, #15]
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_height = t;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	7bfa      	ldrb	r2, [r7, #15]
 80028d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  
  t = display_info->tile_width;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	7c1b      	ldrb	r3, [r3, #16]
 80028de:	73fb      	strb	r3, [r7, #15]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
 80028e2:	2b1f      	cmp	r3, #31
 80028e4:	d901      	bls.n	80028ea <u8g2_update_dimension_common+0x34>
    t = 31;
 80028e6:	231f      	movs	r3, #31
 80028e8:	73fb      	strb	r3, [r7, #15]
#endif
  t *= 8;
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_width = t;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	7bfa      	ldrb	r2, [r7, #15]
 80028f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_curr_row;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028fe:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_curr_row = t;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	7bfa      	ldrb	r2, [r7, #15]
 800290a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  t = u8g2->tile_buf_height;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002914:	73fb      	strb	r3, [r7, #15]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8002916:	7bfb      	ldrb	r3, [r7, #15]
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	f892 203d 	ldrb.w	r2, [r2, #61]	; 0x3d
 800291e:	4413      	add	r3, r2
 8002920:	68ba      	ldr	r2, [r7, #8]
 8002922:	7c52      	ldrb	r2, [r2, #17]
 8002924:	4293      	cmp	r3, r2
 8002926:	dd06      	ble.n	8002936 <u8g2_update_dimension_common+0x80>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	7c5a      	ldrb	r2, [r3, #17]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8002936:	7bfb      	ldrb	r3, [r7, #15]
 8002938:	00db      	lsls	r3, r3, #3
 800293a:	73fb      	strb	r3, [r7, #15]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  u8g2->buf_y1 = u8g2->buf_y0;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 800295a:	7bfb      	ldrb	r3, [r7, #15]
 800295c:	4413      	add	r3, r2
 800295e:	b2da      	uxtb	r2, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	22f0      	movs	r2, #240	; 0xf0
 800296a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  if ( display_info->pixel_width <= 240 )
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	8a9b      	ldrh	r3, [r3, #20]
 8002972:	2bf0      	cmp	r3, #240	; 0xf0
 8002974:	d805      	bhi.n	8002982 <u8g2_update_dimension_common+0xcc>
    u8g2->width = display_info->pixel_width;
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	8a9b      	ldrh	r3, [r3, #20]
 800297a:	b2da      	uxtb	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  u8g2->height = display_info->pixel_height;
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	8adb      	ldrh	r3, [r3, #22]
 8002986:	b2da      	uxtb	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
#endif

}
 800298e:	bf00      	nop
 8002990:	3714      	adds	r7, #20
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr

08002998 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af02      	add	r7, sp, #8
 800299e:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 1049 	ldrb.w	r1, [r3, #73]	; 0x49
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 004a 	ldrb.w	r0, [r3, #74]	; 0x4a
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	4603      	mov	r3, r0
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f7ff fe6a 	bl	8002696 <u8g2_IsIntersection>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d104      	bne.n	80029d2 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 80029d0:	e03b      	b.n	8002a4a <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d205      	bcs.n	80029f6 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d905      	bls.n	8002a12 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d205      	bcs.n	8002a2e <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d905      	bls.n	8002a4a <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
}
 8002a4a:	bf00      	nop
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7ff ff2b 	bl	80028b6 <u8g2_update_dimension_common>
}
 8002a60:	bf00      	nop
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
  
  u8g2->user_y0 = u8g2->buf_y0;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  u8g2->user_y1 = u8g2->buf_y1;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f7ff ff7b 	bl	8002998 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8002aa2:	bf00      	nop
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b084      	sub	sp, #16
 8002aae:	af02      	add	r7, sp, #8
 8002ab0:	6078      	str	r0, [r7, #4]
 8002ab2:	4608      	mov	r0, r1
 8002ab4:	4611      	mov	r1, r2
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	4603      	mov	r3, r0
 8002aba:	70fb      	strb	r3, [r7, #3]
 8002abc:	460b      	mov	r3, r1
 8002abe:	70bb      	strb	r3, [r7, #2]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	707b      	strb	r3, [r7, #1]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8002ac4:	7878      	ldrb	r0, [r7, #1]
 8002ac6:	78ba      	ldrb	r2, [r7, #2]
 8002ac8:	78f9      	ldrb	r1, [r7, #3]
 8002aca:	7c3b      	ldrb	r3, [r7, #16]
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	4603      	mov	r3, r0
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f7ff fcbf 	bl	8002454 <u8g2_draw_hv_line_2dir>
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b083      	sub	sp, #12
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002aee:	bf00      	nop
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <u8x8_utf8_next>:
    0x0fffe: no glyph, just continue
    0x0ffff: end of string
    anything else: The decoded encoding
*/
uint16_t u8x8_utf8_next(u8x8_t *u8x8, uint8_t b)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	460b      	mov	r3, r1
 8002b02:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' )	/* '\n' terminates the string to support the string list procedures */
 8002b04:	78fb      	ldrb	r3, [r7, #3]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d002      	beq.n	8002b10 <u8x8_utf8_next+0x18>
 8002b0a:	78fb      	ldrb	r3, [r7, #3]
 8002b0c:	2b0a      	cmp	r3, #10
 8002b0e:	d102      	bne.n	8002b16 <u8x8_utf8_next+0x1e>
    return 0x0ffff;	/* end of string detected, pending UTF8 is discarded */
 8002b10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b14:	e06e      	b.n	8002bf4 <u8x8_utf8_next+0xfc>
  if ( u8x8->utf8_state == 0 )
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d145      	bne.n	8002bac <u8x8_utf8_next+0xb4>
  {
    if ( b >= 0xfc )	/* 6 byte sequence */
 8002b20:	78fb      	ldrb	r3, [r7, #3]
 8002b22:	2bfb      	cmp	r3, #251	; 0xfb
 8002b24:	d908      	bls.n	8002b38 <u8x8_utf8_next+0x40>
    {
      u8x8->utf8_state = 5;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2205      	movs	r2, #5
 8002b2a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
      b &= 1;
 8002b2e:	78fb      	ldrb	r3, [r7, #3]
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	70fb      	strb	r3, [r7, #3]
 8002b36:	e032      	b.n	8002b9e <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xf8 )
 8002b38:	78fb      	ldrb	r3, [r7, #3]
 8002b3a:	2bf7      	cmp	r3, #247	; 0xf7
 8002b3c:	d908      	bls.n	8002b50 <u8x8_utf8_next+0x58>
    {
      u8x8->utf8_state = 4;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2204      	movs	r2, #4
 8002b42:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
      b &= 3;
 8002b46:	78fb      	ldrb	r3, [r7, #3]
 8002b48:	f003 0303 	and.w	r3, r3, #3
 8002b4c:	70fb      	strb	r3, [r7, #3]
 8002b4e:	e026      	b.n	8002b9e <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xf0 )
 8002b50:	78fb      	ldrb	r3, [r7, #3]
 8002b52:	2bef      	cmp	r3, #239	; 0xef
 8002b54:	d908      	bls.n	8002b68 <u8x8_utf8_next+0x70>
    {
      u8x8->utf8_state = 3;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2203      	movs	r2, #3
 8002b5a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
      b &= 7;      
 8002b5e:	78fb      	ldrb	r3, [r7, #3]
 8002b60:	f003 0307 	and.w	r3, r3, #7
 8002b64:	70fb      	strb	r3, [r7, #3]
 8002b66:	e01a      	b.n	8002b9e <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xe0 )
 8002b68:	78fb      	ldrb	r3, [r7, #3]
 8002b6a:	2bdf      	cmp	r3, #223	; 0xdf
 8002b6c:	d908      	bls.n	8002b80 <u8x8_utf8_next+0x88>
    {
      u8x8->utf8_state = 2;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2202      	movs	r2, #2
 8002b72:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
      b &= 15;
 8002b76:	78fb      	ldrb	r3, [r7, #3]
 8002b78:	f003 030f 	and.w	r3, r3, #15
 8002b7c:	70fb      	strb	r3, [r7, #3]
 8002b7e:	e00e      	b.n	8002b9e <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xc0 )
 8002b80:	78fb      	ldrb	r3, [r7, #3]
 8002b82:	2bbf      	cmp	r3, #191	; 0xbf
 8002b84:	d908      	bls.n	8002b98 <u8x8_utf8_next+0xa0>
    {
      u8x8->utf8_state = 1;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
      b &= 0x01f;
 8002b8e:	78fb      	ldrb	r3, [r7, #3]
 8002b90:	f003 031f 	and.w	r3, r3, #31
 8002b94:	70fb      	strb	r3, [r7, #3]
 8002b96:	e002      	b.n	8002b9e <u8x8_utf8_next+0xa6>
    }
    else
    {
      /* do nothing, just use the value as encoding */
      return b;
 8002b98:	78fb      	ldrb	r3, [r7, #3]
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	e02a      	b.n	8002bf4 <u8x8_utf8_next+0xfc>
    }
    u8x8->encoding = b;
 8002b9e:	78fb      	ldrb	r3, [r7, #3]
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	841a      	strh	r2, [r3, #32]
    return 0x0fffe;
 8002ba6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002baa:	e023      	b.n	8002bf4 <u8x8_utf8_next+0xfc>
  }
  else
  {
    u8x8->utf8_state--;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    /* The case b < 0x080 (an illegal UTF8 encoding) is not checked here. */
    u8x8->encoding<<=6;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	8c1b      	ldrh	r3, [r3, #32]
 8002bc0:	019b      	lsls	r3, r3, #6
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	841a      	strh	r2, [r3, #32]
    b &= 0x03f;
 8002bc8:	78fb      	ldrb	r3, [r7, #3]
 8002bca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002bce:	70fb      	strb	r3, [r7, #3]
    u8x8->encoding |= b;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	8c1a      	ldrh	r2, [r3, #32]
 8002bd4:	78fb      	ldrb	r3, [r7, #3]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	841a      	strh	r2, [r3, #32]
    if ( u8x8->utf8_state != 0 )
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <u8x8_utf8_next+0xf8>
      return 0x0fffe;	/* nothing to do yet */
 8002bea:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002bee:	e001      	b.n	8002bf4 <u8x8_utf8_next+0xfc>
  }
  return u8x8->encoding;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	8c1b      	ldrh	r3, [r3, #32]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002bfe:	b590      	push	{r4, r7, lr}
 8002c00:	b085      	sub	sp, #20
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	460b      	mov	r3, r1
 8002c08:	607a      	str	r2, [r7, #4]
 8002c0a:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	691c      	ldr	r4, [r3, #16]
 8002c10:	7afa      	ldrb	r2, [r7, #11]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2117      	movs	r1, #23
 8002c16:	68f8      	ldr	r0, [r7, #12]
 8002c18:	47a0      	blx	r4
 8002c1a:	4603      	mov	r3, r0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd90      	pop	{r4, r7, pc}

08002c24 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8002c30:	1cfb      	adds	r3, r7, #3
 8002c32:	461a      	mov	r2, r3
 8002c34:	2101      	movs	r1, #1
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f7ff ffe1 	bl	8002bfe <u8x8_byte_SendBytes>
 8002c3c:	4603      	mov	r3, r0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8002c46:	b590      	push	{r4, r7, lr}
 8002c48:	b083      	sub	sp, #12
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
 8002c4e:	460b      	mov	r3, r1
 8002c50:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68dc      	ldr	r4, [r3, #12]
 8002c56:	78fa      	ldrb	r2, [r7, #3]
 8002c58:	2300      	movs	r3, #0
 8002c5a:	2115      	movs	r1, #21
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	47a0      	blx	r4
 8002c60:	4603      	mov	r3, r0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd90      	pop	{r4, r7, pc}

08002c6a <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002c6a:	b590      	push	{r4, r7, lr}
 8002c6c:	b085      	sub	sp, #20
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	60f8      	str	r0, [r7, #12]
 8002c72:	460b      	mov	r3, r1
 8002c74:	607a      	str	r2, [r7, #4]
 8002c76:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	68dc      	ldr	r4, [r3, #12]
 8002c7c:	7afa      	ldrb	r2, [r7, #11]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2117      	movs	r1, #23
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	47a0      	blx	r4
 8002c86:	4603      	mov	r3, r0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3714      	adds	r7, #20
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd90      	pop	{r4, r7, pc}

08002c90 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8002c90:	b590      	push	{r4, r7, lr}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68dc      	ldr	r4, [r3, #12]
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	2118      	movs	r1, #24
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	47a0      	blx	r4
 8002ca6:	4603      	mov	r3, r0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd90      	pop	{r4, r7, pc}

08002cb0 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8002cb0:	b590      	push	{r4, r7, lr}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	68dc      	ldr	r4, [r3, #12]
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	2119      	movs	r1, #25
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	47a0      	blx	r4
 8002cc6:	4603      	mov	r3, r0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd90      	pop	{r4, r7, pc}

08002cd0 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8002cd0:	b590      	push	{r4, r7, lr}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	73fb      	strb	r3, [r7, #15]
    data++;
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8002ce6:	7bfb      	ldrb	r3, [r7, #15]
 8002ce8:	2b17      	cmp	r3, #23
 8002cea:	d017      	beq.n	8002d1c <u8x8_cad_SendSequence+0x4c>
 8002cec:	2b17      	cmp	r3, #23
 8002cee:	dc02      	bgt.n	8002cf6 <u8x8_cad_SendSequence+0x26>
 8002cf0:	2b15      	cmp	r3, #21
 8002cf2:	db37      	blt.n	8002d64 <u8x8_cad_SendSequence+0x94>
 8002cf4:	e004      	b.n	8002d00 <u8x8_cad_SendSequence+0x30>
 8002cf6:	2b19      	cmp	r3, #25
 8002cf8:	dd1e      	ble.n	8002d38 <u8x8_cad_SendSequence+0x68>
 8002cfa:	2bfe      	cmp	r3, #254	; 0xfe
 8002cfc:	d024      	beq.n	8002d48 <u8x8_cad_SendSequence+0x78>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8002cfe:	e031      	b.n	8002d64 <u8x8_cad_SendSequence+0x94>
	  v = *data;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	68dc      	ldr	r4, [r3, #12]
 8002d0a:	7bba      	ldrb	r2, [r7, #14]
 8002d0c:	7bf9      	ldrb	r1, [r7, #15]
 8002d0e:	2300      	movs	r3, #0
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	47a0      	blx	r4
	  data++;
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	3301      	adds	r3, #1
 8002d18:	603b      	str	r3, [r7, #0]
	  break;
 8002d1a:	e022      	b.n	8002d62 <u8x8_cad_SendSequence+0x92>
	  v = *data;
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8002d22:	f107 030e 	add.w	r3, r7, #14
 8002d26:	461a      	mov	r2, r3
 8002d28:	2101      	movs	r1, #1
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f7ff ff9d 	bl	8002c6a <u8x8_cad_SendData>
	  data++;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	3301      	adds	r3, #1
 8002d34:	603b      	str	r3, [r7, #0]
	  break;
 8002d36:	e014      	b.n	8002d62 <u8x8_cad_SendSequence+0x92>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68dc      	ldr	r4, [r3, #12]
 8002d3c:	7bf9      	ldrb	r1, [r7, #15]
 8002d3e:	2300      	movs	r3, #0
 8002d40:	2200      	movs	r2, #0
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	47a0      	blx	r4
	  break;
 8002d46:	e00c      	b.n	8002d62 <u8x8_cad_SendSequence+0x92>
	  v = *data;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8002d4e:	7bbb      	ldrb	r3, [r7, #14]
 8002d50:	461a      	mov	r2, r3
 8002d52:	2129      	movs	r1, #41	; 0x29
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f000 fa21 	bl	800319c <u8x8_gpio_call>
	  data++;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	603b      	str	r3, [r7, #0]
	  break;
 8002d60:	bf00      	nop
    cmd = *data;
 8002d62:	e7ba      	b.n	8002cda <u8x8_cad_SendSequence+0xa>
	return;
 8002d64:	bf00      	nop
    }
  }
}
 8002d66:	3714      	adds	r7, #20
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd90      	pop	{r4, r7, pc}

08002d6c <u8x8_cad_st7920_spi>:
}

/* cad procedure for the ST7920 in SPI mode */
/* u8x8_byte_SetDC is not used */
uint8_t u8x8_cad_st7920_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002d6c:	b590      	push	{r4, r7, lr}
 8002d6e:	b089      	sub	sp, #36	; 0x24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	607b      	str	r3, [r7, #4]
 8002d76:	460b      	mov	r3, r1
 8002d78:	72fb      	strb	r3, [r7, #11]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	72bb      	strb	r3, [r7, #10]
  uint8_t b;
  uint8_t i;
  static uint8_t buf[16];
  uint8_t *ptr;
  
  switch(msg)
 8002d7e:	7afb      	ldrb	r3, [r7, #11]
 8002d80:	3b14      	subs	r3, #20
 8002d82:	2b05      	cmp	r3, #5
 8002d84:	f200 80a8 	bhi.w	8002ed8 <u8x8_cad_st7920_spi+0x16c>
 8002d88:	a201      	add	r2, pc, #4	; (adr r2, 8002d90 <u8x8_cad_st7920_spi+0x24>)
 8002d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d8e:	bf00      	nop
 8002d90:	08002ec7 	.word	0x08002ec7
 8002d94:	08002da9 	.word	0x08002da9
 8002d98:	08002def 	.word	0x08002def
 8002d9c:	08002e17 	.word	0x08002e17
 8002da0:	08002ec7 	.word	0x08002ec7
 8002da4:	08002ec7 	.word	0x08002ec7
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SendByte(u8x8, 0x0f8);
 8002da8:	21f8      	movs	r1, #248	; 0xf8
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f7ff ff3a 	bl	8002c24 <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8002db0:	2201      	movs	r2, #1
 8002db2:	212c      	movs	r1, #44	; 0x2c
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 f9f1 	bl	800319c <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 8002dba:	7abb      	ldrb	r3, [r7, #10]
 8002dbc:	f023 030f 	bic.w	r3, r3, #15
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f7ff ff2d 	bl	8002c24 <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8002dca:	2201      	movs	r2, #1
 8002dcc:	212c      	movs	r1, #44	; 0x2c
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f000 f9e4 	bl	800319c <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 8002dd4:	7abb      	ldrb	r3, [r7, #10]
 8002dd6:	011b      	lsls	r3, r3, #4
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	4619      	mov	r1, r3
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f7ff ff21 	bl	8002c24 <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8002de2:	2201      	movs	r2, #1
 8002de4:	212c      	movs	r1, #44	; 0x2c
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f000 f9d8 	bl	800319c <u8x8_gpio_call>
      break;
 8002dec:	e076      	b.n	8002edc <u8x8_cad_st7920_spi+0x170>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SendByte(u8x8, 0x0f8);
 8002dee:	21f8      	movs	r1, #248	; 0xf8
 8002df0:	68f8      	ldr	r0, [r7, #12]
 8002df2:	f7ff ff17 	bl	8002c24 <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 8002df6:	7abb      	ldrb	r3, [r7, #10]
 8002df8:	f023 030f 	bic.w	r3, r3, #15
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	4619      	mov	r1, r3
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f7ff ff0f 	bl	8002c24 <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 8002e06:	7abb      	ldrb	r3, [r7, #10]
 8002e08:	011b      	lsls	r3, r3, #4
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f7ff ff08 	bl	8002c24 <u8x8_byte_SendByte>
      break;
 8002e14:	e062      	b.n	8002edc <u8x8_cad_st7920_spi+0x170>
    case U8X8_MSG_CAD_SEND_DATA:
    
      u8x8_byte_SendByte(u8x8, 0x0fa);
 8002e16:	21fa      	movs	r1, #250	; 0xfa
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f7ff ff03 	bl	8002c24 <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8002e1e:	2201      	movs	r2, #1
 8002e20:	212c      	movs	r1, #44	; 0x2c
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f000 f9ba 	bl	800319c <u8x8_gpio_call>

      /* this loop should be optimized: multiple bytes should be sent */
      /* u8x8_byte_SendBytes(u8x8, arg_int, arg_ptr); */
      data = (uint8_t *)arg_ptr;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	61fb      	str	r3, [r7, #28]
    
      /* the following loop increases speed by 20% */
      while( arg_int >= 8 )
 8002e2c:	e026      	b.n	8002e7c <u8x8_cad_st7920_spi+0x110>
      {
	i = 8;
 8002e2e:	2308      	movs	r3, #8
 8002e30:	76fb      	strb	r3, [r7, #27]
	ptr = buf;
 8002e32:	4b2d      	ldr	r3, [pc, #180]	; (8002ee8 <u8x8_cad_st7920_spi+0x17c>)
 8002e34:	617b      	str	r3, [r7, #20]
	do
	{
	  b = *data++;
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	1c5a      	adds	r2, r3, #1
 8002e3a:	61fa      	str	r2, [r7, #28]
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	74fb      	strb	r3, [r7, #19]
	  *ptr++= b & 0x0f0;
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	1c5a      	adds	r2, r3, #1
 8002e44:	617a      	str	r2, [r7, #20]
 8002e46:	7cfa      	ldrb	r2, [r7, #19]
 8002e48:	f022 020f 	bic.w	r2, r2, #15
 8002e4c:	b2d2      	uxtb	r2, r2
 8002e4e:	701a      	strb	r2, [r3, #0]
	  b <<= 4;
 8002e50:	7cfb      	ldrb	r3, [r7, #19]
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	74fb      	strb	r3, [r7, #19]
	  *ptr++= b;
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	1c5a      	adds	r2, r3, #1
 8002e5a:	617a      	str	r2, [r7, #20]
 8002e5c:	7cfa      	ldrb	r2, [r7, #19]
 8002e5e:	701a      	strb	r2, [r3, #0]
	  i--;
 8002e60:	7efb      	ldrb	r3, [r7, #27]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	76fb      	strb	r3, [r7, #27]
	} while( i > 0 );
 8002e66:	7efb      	ldrb	r3, [r7, #27]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1e4      	bne.n	8002e36 <u8x8_cad_st7920_spi+0xca>
	arg_int -= 8;
 8002e6c:	7abb      	ldrb	r3, [r7, #10]
 8002e6e:	3b08      	subs	r3, #8
 8002e70:	72bb      	strb	r3, [r7, #10]
	u8x8_byte_SendBytes(u8x8, 16, buf); 
 8002e72:	4a1d      	ldr	r2, [pc, #116]	; (8002ee8 <u8x8_cad_st7920_spi+0x17c>)
 8002e74:	2110      	movs	r1, #16
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	f7ff fec1 	bl	8002bfe <u8x8_byte_SendBytes>
      while( arg_int >= 8 )
 8002e7c:	7abb      	ldrb	r3, [r7, #10]
 8002e7e:	2b07      	cmp	r3, #7
 8002e80:	d8d5      	bhi.n	8002e2e <u8x8_cad_st7920_spi+0xc2>
      }
      
    
      while( arg_int > 0 )
 8002e82:	e017      	b.n	8002eb4 <u8x8_cad_st7920_spi+0x148>
      {
	b = *data;
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	74fb      	strb	r3, [r7, #19]
	u8x8_byte_SendByte(u8x8, b & 0x0f0);
 8002e8a:	7cfb      	ldrb	r3, [r7, #19]
 8002e8c:	f023 030f 	bic.w	r3, r3, #15
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	4619      	mov	r1, r3
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f7ff fec5 	bl	8002c24 <u8x8_byte_SendByte>
	u8x8_byte_SendByte(u8x8, b << 4);
 8002e9a:	7cfb      	ldrb	r3, [r7, #19]
 8002e9c:	011b      	lsls	r3, r3, #4
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f7ff febe 	bl	8002c24 <u8x8_byte_SendByte>
	data++;
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	3301      	adds	r3, #1
 8002eac:	61fb      	str	r3, [r7, #28]
	arg_int--;
 8002eae:	7abb      	ldrb	r3, [r7, #10]
 8002eb0:	3b01      	subs	r3, #1
 8002eb2:	72bb      	strb	r3, [r7, #10]
      while( arg_int > 0 )
 8002eb4:	7abb      	ldrb	r3, [r7, #10]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d1e4      	bne.n	8002e84 <u8x8_cad_st7920_spi+0x118>
      }
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8002eba:	2201      	movs	r2, #1
 8002ebc:	212c      	movs	r1, #44	; 0x2c
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 f96c 	bl	800319c <u8x8_gpio_call>
      break;
 8002ec4:	e00a      	b.n	8002edc <u8x8_cad_st7920_spi+0x170>
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	691c      	ldr	r4, [r3, #16]
 8002eca:	7aba      	ldrb	r2, [r7, #10]
 8002ecc:	7af9      	ldrb	r1, [r7, #11]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	47a0      	blx	r4
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	e002      	b.n	8002ede <u8x8_cad_st7920_spi+0x172>
    default:
      return 0;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	e000      	b.n	8002ede <u8x8_cad_st7920_spi+0x172>
  }
  return 1;
 8002edc:	2301      	movs	r3, #1
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3724      	adds	r7, #36	; 0x24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd90      	pop	{r4, r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	200004c4 	.word	0x200004c4

08002eec <u8x8_d_st7920_common>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_st7920_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b088      	sub	sp, #32
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	607b      	str	r3, [r7, #4]
 8002ef6:	460b      	mov	r3, r1
 8002ef8:	72fb      	strb	r3, [r7, #11]
 8002efa:	4613      	mov	r3, r2
 8002efc:	72bb      	strb	r3, [r7, #10]
  uint8_t x, y, c, i;
  uint8_t *ptr;
  switch(msg)
 8002efe:	7afb      	ldrb	r3, [r7, #11]
 8002f00:	2b0b      	cmp	r3, #11
 8002f02:	d00b      	beq.n	8002f1c <u8x8_d_st7920_common+0x30>
 8002f04:	2b0f      	cmp	r3, #15
 8002f06:	d016      	beq.n	8002f36 <u8x8_d_st7920_common+0x4a>
 8002f08:	2b0a      	cmp	r3, #10
 8002f0a:	d169      	bne.n	8002fe0 <u8x8_d_st7920_common+0xf4>
    /*
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      break;
    */
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8002f0c:	68f8      	ldr	r0, [r7, #12]
 8002f0e:	f000 f8a8 	bl	8003062 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_init_seq);
 8002f12:	4937      	ldr	r1, [pc, #220]	; (8002ff0 <u8x8_d_st7920_common+0x104>)
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f7ff fedb 	bl	8002cd0 <u8x8_cad_SendSequence>
      break;
 8002f1a:	e063      	b.n	8002fe4 <u8x8_d_st7920_common+0xf8>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8002f1c:	7abb      	ldrb	r3, [r7, #10]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d104      	bne.n	8002f2c <u8x8_d_st7920_common+0x40>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave0_seq);
 8002f22:	4934      	ldr	r1, [pc, #208]	; (8002ff4 <u8x8_d_st7920_common+0x108>)
 8002f24:	68f8      	ldr	r0, [r7, #12]
 8002f26:	f7ff fed3 	bl	8002cd0 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
      break;
 8002f2a:	e05b      	b.n	8002fe4 <u8x8_d_st7920_common+0xf8>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
 8002f2c:	4932      	ldr	r1, [pc, #200]	; (8002ff8 <u8x8_d_st7920_common+0x10c>)
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f7ff fece 	bl	8002cd0 <u8x8_cad_SendSequence>
      break;
 8002f34:	e056      	b.n	8002fe4 <u8x8_d_st7920_common+0xf8>
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      y = (((u8x8_tile_t *)arg_ptr)->y_pos);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	799b      	ldrb	r3, [r3, #6]
 8002f3a:	77bb      	strb	r3, [r7, #30]
      y*=8;
 8002f3c:	7fbb      	ldrb	r3, [r7, #30]
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	77bb      	strb	r3, [r7, #30]
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	795b      	ldrb	r3, [r3, #5]
 8002f46:	77fb      	strb	r3, [r7, #31]
      x /= 2;		/* not sure whether this is a clever idea, problem is, the ST7920 can address only every second tile */
 8002f48:	7ffb      	ldrb	r3, [r7, #31]
 8002f4a:	085b      	lsrs	r3, r3, #1
 8002f4c:	77fb      	strb	r3, [r7, #31]
    
      if ( y >= 32 )	/* this is the adjustment for 128x64 displays */
 8002f4e:	7fbb      	ldrb	r3, [r7, #30]
 8002f50:	2b1f      	cmp	r3, #31
 8002f52:	d905      	bls.n	8002f60 <u8x8_d_st7920_common+0x74>
      {
	y-=32;
 8002f54:	7fbb      	ldrb	r3, [r7, #30]
 8002f56:	3b20      	subs	r3, #32
 8002f58:	77bb      	strb	r3, [r7, #30]
	x+=8;
 8002f5a:	7ffb      	ldrb	r3, [r7, #31]
 8002f5c:	3308      	adds	r3, #8
 8002f5e:	77fb      	strb	r3, [r7, #31]
      }
    
      u8x8_cad_StartTransfer(u8x8);
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f7ff fe95 	bl	8002c90 <u8x8_cad_StartTransfer>
	"cnt" includes the number of horizontal bytes. width is equal to cnt*8
	Also important: Width must be a multiple of 16 (ST7920 requirement), so cnt must be even.
	
	TODO: Consider arg_int, however arg_int is not used by u8g2
      */
      c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	791b      	ldrb	r3, [r3, #4]
 8002f6a:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;	/* data ptr to the tiles */
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	61bb      	str	r3, [r7, #24]
      /* The following byte is sent to allow the ST7920 to sync up with the data */
      /* it solves some issues with garbage data */
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
 8002f72:	213e      	movs	r1, #62	; 0x3e
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f7ff fe66 	bl	8002c46 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode, issue 487 */
 8002f7a:	213e      	movs	r1, #62	; 0x3e
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f7ff fe62 	bl	8002c46 <u8x8_cad_SendCmd>
      for( i = 0; i < 8; i++ )
 8002f82:	2300      	movs	r3, #0
 8002f84:	777b      	strb	r3, [r7, #29]
 8002f86:	e024      	b.n	8002fd2 <u8x8_d_st7920_common+0xe6>
      {
	//u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
	u8x8_cad_SendCmd(u8x8, 0x080 | (y+i) );      /* y pos  */
 8002f88:	7fba      	ldrb	r2, [r7, #30]
 8002f8a:	7f7b      	ldrb	r3, [r7, #29]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	b25b      	sxtb	r3, r3
 8002f92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f96:	b25b      	sxtb	r3, r3
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f7ff fe52 	bl	8002c46 <u8x8_cad_SendCmd>
	u8x8_cad_SendCmd(u8x8, 0x080 | x );      /* set x pos */
 8002fa2:	7ffb      	ldrb	r3, [r7, #31]
 8002fa4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	4619      	mov	r1, r3
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f7ff fe4a 	bl	8002c46 <u8x8_cad_SendCmd>
	c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	791b      	ldrb	r3, [r3, #4]
 8002fb6:	75fb      	strb	r3, [r7, #23]

	//u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, 200, NULL);	/* extra dely required */
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes, send one line of data */
 8002fb8:	7dfb      	ldrb	r3, [r7, #23]
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f7ff fe53 	bl	8002c6a <u8x8_cad_SendData>
	ptr += c;
 8002fc4:	7dfb      	ldrb	r3, [r7, #23]
 8002fc6:	69ba      	ldr	r2, [r7, #24]
 8002fc8:	4413      	add	r3, r2
 8002fca:	61bb      	str	r3, [r7, #24]
      for( i = 0; i < 8; i++ )
 8002fcc:	7f7b      	ldrb	r3, [r7, #29]
 8002fce:	3301      	adds	r3, #1
 8002fd0:	777b      	strb	r3, [r7, #29]
 8002fd2:	7f7b      	ldrb	r3, [r7, #29]
 8002fd4:	2b07      	cmp	r3, #7
 8002fd6:	d9d7      	bls.n	8002f88 <u8x8_d_st7920_common+0x9c>
	//u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, 200, NULL);	/* extra dely required */
      }

      u8x8_cad_EndTransfer(u8x8);
 8002fd8:	68f8      	ldr	r0, [r7, #12]
 8002fda:	f7ff fe69 	bl	8002cb0 <u8x8_cad_EndTransfer>

      break;
 8002fde:	e001      	b.n	8002fe4 <u8x8_d_st7920_common+0xf8>
    default:
      return 0;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	e000      	b.n	8002fe6 <u8x8_d_st7920_common+0xfa>
  }
  return 1;
 8002fe4:	2301      	movs	r3, #1
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3720      	adds	r7, #32
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	0800800c 	.word	0x0800800c
 8002ff4:	08008020 	.word	0x08008020
 8002ff8:	08008028 	.word	0x08008028

08002ffc <u8x8_d_st7920_128x64>:
  }
  return 1;
}

uint8_t u8x8_d_st7920_128x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	607b      	str	r3, [r7, #4]
 8003006:	460b      	mov	r3, r1
 8003008:	72fb      	strb	r3, [r7, #11]
 800300a:	4613      	mov	r3, r2
 800300c:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800300e:	7afb      	ldrb	r3, [r7, #11]
 8003010:	2b09      	cmp	r3, #9
 8003012:	d106      	bne.n	8003022 <u8x8_d_st7920_128x64+0x26>
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7920_128x64_display_info);
 8003014:	4908      	ldr	r1, [pc, #32]	; (8003038 <u8x8_d_st7920_128x64+0x3c>)
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 f810 	bl	800303c <u8x8_d_helper_display_setup_memory>
      break;
 800301c:	bf00      	nop
    default:
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
  }
  return 1;
 800301e:	2301      	movs	r3, #1
 8003020:	e006      	b.n	8003030 <u8x8_d_st7920_128x64+0x34>
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
 8003022:	7aba      	ldrb	r2, [r7, #10]
 8003024:	7af9      	ldrb	r1, [r7, #11]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f7ff ff5f 	bl	8002eec <u8x8_d_st7920_common>
 800302e:	4603      	mov	r3, r0
}
 8003030:	4618      	mov	r0, r3
 8003032:	3710      	adds	r7, #16
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	08008034 	.word	0x08008034

0800303c <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	7c9a      	ldrb	r2, [r3, #18]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	bc80      	pop	{r7}
 8003060:	4770      	bx	lr

08003062 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8003062:	b590      	push	{r4, r7, lr}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	695c      	ldr	r4, [r3, #20]
 800306e:	2300      	movs	r3, #0
 8003070:	2200      	movs	r2, #0
 8003072:	2128      	movs	r1, #40	; 0x28
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68dc      	ldr	r4, [r3, #12]
 800307c:	2300      	movs	r3, #0
 800307e:	2200      	movs	r2, #0
 8003080:	2114      	movs	r1, #20
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8003086:	2201      	movs	r2, #1
 8003088:	214b      	movs	r1, #75	; 0x4b
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f000 f886 	bl	800319c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	791b      	ldrb	r3, [r3, #4]
 8003096:	461a      	mov	r2, r3
 8003098:	2129      	movs	r1, #41	; 0x29
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 f87e 	bl	800319c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80030a0:	2200      	movs	r2, #0
 80030a2:	214b      	movs	r1, #75	; 0x4b
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f000 f879 	bl	800319c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	791b      	ldrb	r3, [r3, #4]
 80030b0:	461a      	mov	r2, r3
 80030b2:	2129      	movs	r1, #41	; 0x29
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 f871 	bl	800319c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80030ba:	2201      	movs	r2, #1
 80030bc:	214b      	movs	r1, #75	; 0x4b
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f000 f86c 	bl	800319c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	795b      	ldrb	r3, [r3, #5]
 80030ca:	461a      	mov	r2, r3
 80030cc:	2129      	movs	r1, #41	; 0x29
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 f864 	bl	800319c <u8x8_gpio_call>
}    
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd90      	pop	{r4, r7, pc}

080030dc <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80030dc:	b590      	push	{r4, r7, lr}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	4608      	mov	r0, r1
 80030e6:	4611      	mov	r1, r2
 80030e8:	461a      	mov	r2, r3
 80030ea:	4603      	mov	r3, r0
 80030ec:	70fb      	strb	r3, [r7, #3]
 80030ee:	460b      	mov	r3, r1
 80030f0:	70bb      	strb	r3, [r7, #2]
 80030f2:	4613      	mov	r3, r2
 80030f4:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 80030f6:	78fb      	ldrb	r3, [r7, #3]
 80030f8:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 80030fa:	78bb      	ldrb	r3, [r7, #2]
 80030fc:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 80030fe:	787b      	ldrb	r3, [r7, #1]
 8003100:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8003102:	6a3b      	ldr	r3, [r7, #32]
 8003104:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689c      	ldr	r4, [r3, #8]
 800310a:	f107 0308 	add.w	r3, r7, #8
 800310e:	2201      	movs	r2, #1
 8003110:	210f      	movs	r1, #15
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	47a0      	blx	r4
 8003116:	4603      	mov	r3, r0
}
 8003118:	4618      	mov	r0, r3
 800311a:	3714      	adds	r7, #20
 800311c:	46bd      	mov	sp, r7
 800311e:	bd90      	pop	{r4, r7, pc}

08003120 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8003120:	b590      	push	{r4, r7, lr}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689c      	ldr	r4, [r3, #8]
 800312c:	2300      	movs	r3, #0
 800312e:	2200      	movs	r2, #0
 8003130:	2109      	movs	r1, #9
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	47a0      	blx	r4
}
 8003136:	bf00      	nop
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	bd90      	pop	{r4, r7, pc}

0800313e <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800313e:	b590      	push	{r4, r7, lr}
 8003140:	b083      	sub	sp, #12
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689c      	ldr	r4, [r3, #8]
 800314a:	2300      	movs	r3, #0
 800314c:	2200      	movs	r2, #0
 800314e:	210a      	movs	r1, #10
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	47a0      	blx	r4
}
 8003154:	bf00      	nop
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	bd90      	pop	{r4, r7, pc}

0800315c <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800315c:	b590      	push	{r4, r7, lr}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	460b      	mov	r3, r1
 8003166:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689c      	ldr	r4, [r3, #8]
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	2300      	movs	r3, #0
 8003170:	210b      	movs	r1, #11
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	47a0      	blx	r4
}
 8003176:	bf00      	nop
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	bd90      	pop	{r4, r7, pc}

0800317e <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 800317e:	b590      	push	{r4, r7, lr}
 8003180:	b083      	sub	sp, #12
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	689c      	ldr	r4, [r3, #8]
 800318a:	2300      	movs	r3, #0
 800318c:	2200      	movs	r2, #0
 800318e:	2110      	movs	r1, #16
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	47a0      	blx	r4
}
 8003194:	bf00      	nop
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	bd90      	pop	{r4, r7, pc}

0800319c <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 800319c:	b590      	push	{r4, r7, lr}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	460b      	mov	r3, r1
 80031a6:	70fb      	strb	r3, [r7, #3]
 80031a8:	4613      	mov	r3, r2
 80031aa:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	695c      	ldr	r4, [r3, #20]
 80031b0:	78ba      	ldrb	r2, [r7, #2]
 80031b2:	78f9      	ldrb	r1, [r7, #3]
 80031b4:	2300      	movs	r3, #0
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	47a0      	blx	r4
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd90      	pop	{r4, r7, pc}

080031c2 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80031c2:	b480      	push	{r7}
 80031c4:	b085      	sub	sp, #20
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	60f8      	str	r0, [r7, #12]
 80031ca:	607b      	str	r3, [r7, #4]
 80031cc:	460b      	mov	r3, r1
 80031ce:	72fb      	strb	r3, [r7, #11]
 80031d0:	4613      	mov	r3, r2
 80031d2:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	bc80      	pop	{r7}
 80031de:	4770      	bx	lr

080031e0 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a13      	ldr	r2, [pc, #76]	; (8003240 <u8x8_SetupDefaults+0x60>)
 80031f2:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a12      	ldr	r2, [pc, #72]	; (8003240 <u8x8_SetupDefaults+0x60>)
 80031f8:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a10      	ldr	r2, [pc, #64]	; (8003240 <u8x8_SetupDefaults+0x60>)
 80031fe:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a0f      	ldr	r2, [pc, #60]	; (8003240 <u8x8_SetupDefaults+0x60>)
 8003204:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    u8x8->device_address = 0;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    u8x8->bus_clock = 0;		/* issue 769 */
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	22ff      	movs	r2, #255	; 0xff
 8003228:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	22ff      	movs	r2, #255	; 0xff
 8003230:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8003234:	bf00      	nop
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	bc80      	pop	{r7}
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	080031c3 	.word	0x080031c3

08003244 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	607a      	str	r2, [r7, #4]
 8003250:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f7ff ffc4 	bl	80031e0 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	68ba      	ldr	r2, [r7, #8]
 800325c:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8003270:	68f8      	ldr	r0, [r7, #12]
 8003272:	f7ff ff55 	bl	8003120 <u8x8_SetupMemory>
}
 8003276:	bf00      	nop
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003280:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003282:	e003      	b.n	800328c <LoopCopyDataInit>

08003284 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003284:	4b0b      	ldr	r3, [pc, #44]	; (80032b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003286:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003288:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800328a:	3104      	adds	r1, #4

0800328c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800328c:	480a      	ldr	r0, [pc, #40]	; (80032b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800328e:	4b0b      	ldr	r3, [pc, #44]	; (80032bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003290:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003292:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003294:	d3f6      	bcc.n	8003284 <CopyDataInit>
  ldr r2, =_sbss
 8003296:	4a0a      	ldr	r2, [pc, #40]	; (80032c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003298:	e002      	b.n	80032a0 <LoopFillZerobss>

0800329a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800329a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800329c:	f842 3b04 	str.w	r3, [r2], #4

080032a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80032a0:	4b08      	ldr	r3, [pc, #32]	; (80032c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80032a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80032a4:	d3f9      	bcc.n	800329a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80032a6:	f7fd ffb3 	bl	8001210 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032aa:	f003 f8e1 	bl	8006470 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032ae:	f7fc ff6b 	bl	8000188 <main>
  bx lr
 80032b2:	4770      	bx	lr
  ldr r3, =_sidata
 80032b4:	080080e8 	.word	0x080080e8
  ldr r0, =_sdata
 80032b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80032bc:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80032c0:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 80032c4:	2000067c 	.word	0x2000067c

080032c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80032c8:	e7fe      	b.n	80032c8 <ADC1_2_IRQHandler>
	...

080032cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032d0:	4b08      	ldr	r3, [pc, #32]	; (80032f4 <HAL_Init+0x28>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a07      	ldr	r2, [pc, #28]	; (80032f4 <HAL_Init+0x28>)
 80032d6:	f043 0310 	orr.w	r3, r3, #16
 80032da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032dc:	2003      	movs	r0, #3
 80032de:	f000 f967 	bl	80035b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032e2:	2000      	movs	r0, #0
 80032e4:	f000 f808 	bl	80032f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032e8:	f7fd fda2 	bl	8000e30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40022000 	.word	0x40022000

080032f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003300:	4b12      	ldr	r3, [pc, #72]	; (800334c <HAL_InitTick+0x54>)
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	4b12      	ldr	r3, [pc, #72]	; (8003350 <HAL_InitTick+0x58>)
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	4619      	mov	r1, r3
 800330a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800330e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003312:	fbb2 f3f3 	udiv	r3, r2, r3
 8003316:	4618      	mov	r0, r3
 8003318:	f000 f98d 	bl	8003636 <HAL_SYSTICK_Config>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e00e      	b.n	8003344 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2b0f      	cmp	r3, #15
 800332a:	d80a      	bhi.n	8003342 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800332c:	2200      	movs	r2, #0
 800332e:	6879      	ldr	r1, [r7, #4]
 8003330:	f04f 30ff 	mov.w	r0, #4294967295
 8003334:	f000 f947 	bl	80035c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003338:	4a06      	ldr	r2, [pc, #24]	; (8003354 <HAL_InitTick+0x5c>)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800333e:	2300      	movs	r3, #0
 8003340:	e000      	b.n	8003344 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
}
 8003344:	4618      	mov	r0, r3
 8003346:	3708      	adds	r7, #8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	20000004 	.word	0x20000004
 8003350:	2000000c 	.word	0x2000000c
 8003354:	20000008 	.word	0x20000008

08003358 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800335c:	4b05      	ldr	r3, [pc, #20]	; (8003374 <HAL_IncTick+0x1c>)
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	461a      	mov	r2, r3
 8003362:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HAL_IncTick+0x20>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4413      	add	r3, r2
 8003368:	4a03      	ldr	r2, [pc, #12]	; (8003378 <HAL_IncTick+0x20>)
 800336a:	6013      	str	r3, [r2, #0]
}
 800336c:	bf00      	nop
 800336e:	46bd      	mov	sp, r7
 8003370:	bc80      	pop	{r7}
 8003372:	4770      	bx	lr
 8003374:	2000000c 	.word	0x2000000c
 8003378:	20000674 	.word	0x20000674

0800337c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  return uwTick;
 8003380:	4b02      	ldr	r3, [pc, #8]	; (800338c <HAL_GetTick+0x10>)
 8003382:	681b      	ldr	r3, [r3, #0]
}
 8003384:	4618      	mov	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	bc80      	pop	{r7}
 800338a:	4770      	bx	lr
 800338c:	20000674 	.word	0x20000674

08003390 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003398:	f7ff fff0 	bl	800337c <HAL_GetTick>
 800339c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a8:	d005      	beq.n	80033b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033aa:	4b09      	ldr	r3, [pc, #36]	; (80033d0 <HAL_Delay+0x40>)
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	461a      	mov	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	4413      	add	r3, r2
 80033b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033b6:	bf00      	nop
 80033b8:	f7ff ffe0 	bl	800337c <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d8f7      	bhi.n	80033b8 <HAL_Delay+0x28>
  {
  }
}
 80033c8:	bf00      	nop
 80033ca:	3710      	adds	r7, #16
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	2000000c 	.word	0x2000000c

080033d4 <__NVIC_SetPriorityGrouping>:
{
 80033d4:	b480      	push	{r7}
 80033d6:	b085      	sub	sp, #20
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f003 0307 	and.w	r3, r3, #7
 80033e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033e4:	4b0c      	ldr	r3, [pc, #48]	; (8003418 <__NVIC_SetPriorityGrouping+0x44>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033f0:	4013      	ands	r3, r2
 80033f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003406:	4a04      	ldr	r2, [pc, #16]	; (8003418 <__NVIC_SetPriorityGrouping+0x44>)
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	60d3      	str	r3, [r2, #12]
}
 800340c:	bf00      	nop
 800340e:	3714      	adds	r7, #20
 8003410:	46bd      	mov	sp, r7
 8003412:	bc80      	pop	{r7}
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	e000ed00 	.word	0xe000ed00

0800341c <__NVIC_GetPriorityGrouping>:
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003420:	4b04      	ldr	r3, [pc, #16]	; (8003434 <__NVIC_GetPriorityGrouping+0x18>)
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	0a1b      	lsrs	r3, r3, #8
 8003426:	f003 0307 	and.w	r3, r3, #7
}
 800342a:	4618      	mov	r0, r3
 800342c:	46bd      	mov	sp, r7
 800342e:	bc80      	pop	{r7}
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	e000ed00 	.word	0xe000ed00

08003438 <__NVIC_EnableIRQ>:
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	4603      	mov	r3, r0
 8003440:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003446:	2b00      	cmp	r3, #0
 8003448:	db0b      	blt.n	8003462 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800344a:	79fb      	ldrb	r3, [r7, #7]
 800344c:	f003 021f 	and.w	r2, r3, #31
 8003450:	4906      	ldr	r1, [pc, #24]	; (800346c <__NVIC_EnableIRQ+0x34>)
 8003452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003456:	095b      	lsrs	r3, r3, #5
 8003458:	2001      	movs	r0, #1
 800345a:	fa00 f202 	lsl.w	r2, r0, r2
 800345e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr
 800346c:	e000e100 	.word	0xe000e100

08003470 <__NVIC_DisableIRQ>:
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	4603      	mov	r3, r0
 8003478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800347a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347e:	2b00      	cmp	r3, #0
 8003480:	db10      	blt.n	80034a4 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003482:	79fb      	ldrb	r3, [r7, #7]
 8003484:	f003 021f 	and.w	r2, r3, #31
 8003488:	4909      	ldr	r1, [pc, #36]	; (80034b0 <__NVIC_DisableIRQ+0x40>)
 800348a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348e:	095b      	lsrs	r3, r3, #5
 8003490:	2001      	movs	r0, #1
 8003492:	fa00 f202 	lsl.w	r2, r0, r2
 8003496:	3320      	adds	r3, #32
 8003498:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800349c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80034a0:	f3bf 8f6f 	isb	sy
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bc80      	pop	{r7}
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	e000e100 	.word	0xe000e100

080034b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	6039      	str	r1, [r7, #0]
 80034be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	db0a      	blt.n	80034de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	490c      	ldr	r1, [pc, #48]	; (8003500 <__NVIC_SetPriority+0x4c>)
 80034ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d2:	0112      	lsls	r2, r2, #4
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	440b      	add	r3, r1
 80034d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034dc:	e00a      	b.n	80034f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	4908      	ldr	r1, [pc, #32]	; (8003504 <__NVIC_SetPriority+0x50>)
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	3b04      	subs	r3, #4
 80034ec:	0112      	lsls	r2, r2, #4
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	440b      	add	r3, r1
 80034f2:	761a      	strb	r2, [r3, #24]
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bc80      	pop	{r7}
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	e000e100 	.word	0xe000e100
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003508:	b480      	push	{r7}
 800350a:	b089      	sub	sp, #36	; 0x24
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f1c3 0307 	rsb	r3, r3, #7
 8003522:	2b04      	cmp	r3, #4
 8003524:	bf28      	it	cs
 8003526:	2304      	movcs	r3, #4
 8003528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3304      	adds	r3, #4
 800352e:	2b06      	cmp	r3, #6
 8003530:	d902      	bls.n	8003538 <NVIC_EncodePriority+0x30>
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3b03      	subs	r3, #3
 8003536:	e000      	b.n	800353a <NVIC_EncodePriority+0x32>
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800353c:	f04f 32ff 	mov.w	r2, #4294967295
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43da      	mvns	r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	401a      	ands	r2, r3
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003550:	f04f 31ff 	mov.w	r1, #4294967295
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	fa01 f303 	lsl.w	r3, r1, r3
 800355a:	43d9      	mvns	r1, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003560:	4313      	orrs	r3, r2
         );
}
 8003562:	4618      	mov	r0, r3
 8003564:	3724      	adds	r7, #36	; 0x24
 8003566:	46bd      	mov	sp, r7
 8003568:	bc80      	pop	{r7}
 800356a:	4770      	bx	lr

0800356c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3b01      	subs	r3, #1
 8003578:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800357c:	d301      	bcc.n	8003582 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800357e:	2301      	movs	r3, #1
 8003580:	e00f      	b.n	80035a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003582:	4a0a      	ldr	r2, [pc, #40]	; (80035ac <SysTick_Config+0x40>)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3b01      	subs	r3, #1
 8003588:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800358a:	210f      	movs	r1, #15
 800358c:	f04f 30ff 	mov.w	r0, #4294967295
 8003590:	f7ff ff90 	bl	80034b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003594:	4b05      	ldr	r3, [pc, #20]	; (80035ac <SysTick_Config+0x40>)
 8003596:	2200      	movs	r2, #0
 8003598:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800359a:	4b04      	ldr	r3, [pc, #16]	; (80035ac <SysTick_Config+0x40>)
 800359c:	2207      	movs	r2, #7
 800359e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	e000e010 	.word	0xe000e010

080035b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f7ff ff0b 	bl	80033d4 <__NVIC_SetPriorityGrouping>
}
 80035be:	bf00      	nop
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b086      	sub	sp, #24
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	4603      	mov	r3, r0
 80035ce:	60b9      	str	r1, [r7, #8]
 80035d0:	607a      	str	r2, [r7, #4]
 80035d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035d8:	f7ff ff20 	bl	800341c <__NVIC_GetPriorityGrouping>
 80035dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	68b9      	ldr	r1, [r7, #8]
 80035e2:	6978      	ldr	r0, [r7, #20]
 80035e4:	f7ff ff90 	bl	8003508 <NVIC_EncodePriority>
 80035e8:	4602      	mov	r2, r0
 80035ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ee:	4611      	mov	r1, r2
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff ff5f 	bl	80034b4 <__NVIC_SetPriority>
}
 80035f6:	bf00      	nop
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b082      	sub	sp, #8
 8003602:	af00      	add	r7, sp, #0
 8003604:	4603      	mov	r3, r0
 8003606:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff ff13 	bl	8003438 <__NVIC_EnableIRQ>
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	4603      	mov	r3, r0
 8003622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff ff21 	bl	8003470 <__NVIC_DisableIRQ>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b082      	sub	sp, #8
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7ff ff94 	bl	800356c <SysTick_Config>
 8003644:	4603      	mov	r3, r0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
	...

08003650 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003650:	b480      	push	{r7}
 8003652:	b08b      	sub	sp, #44	; 0x2c
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800365a:	2300      	movs	r3, #0
 800365c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800365e:	2300      	movs	r3, #0
 8003660:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003662:	e127      	b.n	80038b4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003664:	2201      	movs	r2, #1
 8003666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003668:	fa02 f303 	lsl.w	r3, r2, r3
 800366c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	69fa      	ldr	r2, [r7, #28]
 8003674:	4013      	ands	r3, r2
 8003676:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	429a      	cmp	r2, r3
 800367e:	f040 8116 	bne.w	80038ae <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2b12      	cmp	r3, #18
 8003688:	d034      	beq.n	80036f4 <HAL_GPIO_Init+0xa4>
 800368a:	2b12      	cmp	r3, #18
 800368c:	d80d      	bhi.n	80036aa <HAL_GPIO_Init+0x5a>
 800368e:	2b02      	cmp	r3, #2
 8003690:	d02b      	beq.n	80036ea <HAL_GPIO_Init+0x9a>
 8003692:	2b02      	cmp	r3, #2
 8003694:	d804      	bhi.n	80036a0 <HAL_GPIO_Init+0x50>
 8003696:	2b00      	cmp	r3, #0
 8003698:	d031      	beq.n	80036fe <HAL_GPIO_Init+0xae>
 800369a:	2b01      	cmp	r3, #1
 800369c:	d01c      	beq.n	80036d8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800369e:	e048      	b.n	8003732 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80036a0:	2b03      	cmp	r3, #3
 80036a2:	d043      	beq.n	800372c <HAL_GPIO_Init+0xdc>
 80036a4:	2b11      	cmp	r3, #17
 80036a6:	d01b      	beq.n	80036e0 <HAL_GPIO_Init+0x90>
          break;
 80036a8:	e043      	b.n	8003732 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80036aa:	4a89      	ldr	r2, [pc, #548]	; (80038d0 <HAL_GPIO_Init+0x280>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d026      	beq.n	80036fe <HAL_GPIO_Init+0xae>
 80036b0:	4a87      	ldr	r2, [pc, #540]	; (80038d0 <HAL_GPIO_Init+0x280>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d806      	bhi.n	80036c4 <HAL_GPIO_Init+0x74>
 80036b6:	4a87      	ldr	r2, [pc, #540]	; (80038d4 <HAL_GPIO_Init+0x284>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d020      	beq.n	80036fe <HAL_GPIO_Init+0xae>
 80036bc:	4a86      	ldr	r2, [pc, #536]	; (80038d8 <HAL_GPIO_Init+0x288>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d01d      	beq.n	80036fe <HAL_GPIO_Init+0xae>
          break;
 80036c2:	e036      	b.n	8003732 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80036c4:	4a85      	ldr	r2, [pc, #532]	; (80038dc <HAL_GPIO_Init+0x28c>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d019      	beq.n	80036fe <HAL_GPIO_Init+0xae>
 80036ca:	4a85      	ldr	r2, [pc, #532]	; (80038e0 <HAL_GPIO_Init+0x290>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d016      	beq.n	80036fe <HAL_GPIO_Init+0xae>
 80036d0:	4a84      	ldr	r2, [pc, #528]	; (80038e4 <HAL_GPIO_Init+0x294>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d013      	beq.n	80036fe <HAL_GPIO_Init+0xae>
          break;
 80036d6:	e02c      	b.n	8003732 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	623b      	str	r3, [r7, #32]
          break;
 80036de:	e028      	b.n	8003732 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	3304      	adds	r3, #4
 80036e6:	623b      	str	r3, [r7, #32]
          break;
 80036e8:	e023      	b.n	8003732 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	3308      	adds	r3, #8
 80036f0:	623b      	str	r3, [r7, #32]
          break;
 80036f2:	e01e      	b.n	8003732 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	330c      	adds	r3, #12
 80036fa:	623b      	str	r3, [r7, #32]
          break;
 80036fc:	e019      	b.n	8003732 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d102      	bne.n	800370c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003706:	2304      	movs	r3, #4
 8003708:	623b      	str	r3, [r7, #32]
          break;
 800370a:	e012      	b.n	8003732 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	2b01      	cmp	r3, #1
 8003712:	d105      	bne.n	8003720 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003714:	2308      	movs	r3, #8
 8003716:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	69fa      	ldr	r2, [r7, #28]
 800371c:	611a      	str	r2, [r3, #16]
          break;
 800371e:	e008      	b.n	8003732 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003720:	2308      	movs	r3, #8
 8003722:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	69fa      	ldr	r2, [r7, #28]
 8003728:	615a      	str	r2, [r3, #20]
          break;
 800372a:	e002      	b.n	8003732 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800372c:	2300      	movs	r3, #0
 800372e:	623b      	str	r3, [r7, #32]
          break;
 8003730:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	2bff      	cmp	r3, #255	; 0xff
 8003736:	d801      	bhi.n	800373c <HAL_GPIO_Init+0xec>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	e001      	b.n	8003740 <HAL_GPIO_Init+0xf0>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	3304      	adds	r3, #4
 8003740:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	2bff      	cmp	r3, #255	; 0xff
 8003746:	d802      	bhi.n	800374e <HAL_GPIO_Init+0xfe>
 8003748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	e002      	b.n	8003754 <HAL_GPIO_Init+0x104>
 800374e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003750:	3b08      	subs	r3, #8
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	210f      	movs	r1, #15
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	fa01 f303 	lsl.w	r3, r1, r3
 8003762:	43db      	mvns	r3, r3
 8003764:	401a      	ands	r2, r3
 8003766:	6a39      	ldr	r1, [r7, #32]
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	fa01 f303 	lsl.w	r3, r1, r3
 800376e:	431a      	orrs	r2, r3
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 8096 	beq.w	80038ae <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003782:	4b59      	ldr	r3, [pc, #356]	; (80038e8 <HAL_GPIO_Init+0x298>)
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	4a58      	ldr	r2, [pc, #352]	; (80038e8 <HAL_GPIO_Init+0x298>)
 8003788:	f043 0301 	orr.w	r3, r3, #1
 800378c:	6193      	str	r3, [r2, #24]
 800378e:	4b56      	ldr	r3, [pc, #344]	; (80038e8 <HAL_GPIO_Init+0x298>)
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	60bb      	str	r3, [r7, #8]
 8003798:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800379a:	4a54      	ldr	r2, [pc, #336]	; (80038ec <HAL_GPIO_Init+0x29c>)
 800379c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379e:	089b      	lsrs	r3, r3, #2
 80037a0:	3302      	adds	r3, #2
 80037a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80037a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037aa:	f003 0303 	and.w	r3, r3, #3
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	220f      	movs	r2, #15
 80037b2:	fa02 f303 	lsl.w	r3, r2, r3
 80037b6:	43db      	mvns	r3, r3
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	4013      	ands	r3, r2
 80037bc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a4b      	ldr	r2, [pc, #300]	; (80038f0 <HAL_GPIO_Init+0x2a0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d013      	beq.n	80037ee <HAL_GPIO_Init+0x19e>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a4a      	ldr	r2, [pc, #296]	; (80038f4 <HAL_GPIO_Init+0x2a4>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d00d      	beq.n	80037ea <HAL_GPIO_Init+0x19a>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a49      	ldr	r2, [pc, #292]	; (80038f8 <HAL_GPIO_Init+0x2a8>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d007      	beq.n	80037e6 <HAL_GPIO_Init+0x196>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a48      	ldr	r2, [pc, #288]	; (80038fc <HAL_GPIO_Init+0x2ac>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d101      	bne.n	80037e2 <HAL_GPIO_Init+0x192>
 80037de:	2303      	movs	r3, #3
 80037e0:	e006      	b.n	80037f0 <HAL_GPIO_Init+0x1a0>
 80037e2:	2304      	movs	r3, #4
 80037e4:	e004      	b.n	80037f0 <HAL_GPIO_Init+0x1a0>
 80037e6:	2302      	movs	r3, #2
 80037e8:	e002      	b.n	80037f0 <HAL_GPIO_Init+0x1a0>
 80037ea:	2301      	movs	r3, #1
 80037ec:	e000      	b.n	80037f0 <HAL_GPIO_Init+0x1a0>
 80037ee:	2300      	movs	r3, #0
 80037f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f2:	f002 0203 	and.w	r2, r2, #3
 80037f6:	0092      	lsls	r2, r2, #2
 80037f8:	4093      	lsls	r3, r2
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003800:	493a      	ldr	r1, [pc, #232]	; (80038ec <HAL_GPIO_Init+0x29c>)
 8003802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003804:	089b      	lsrs	r3, r3, #2
 8003806:	3302      	adds	r3, #2
 8003808:	68fa      	ldr	r2, [r7, #12]
 800380a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d006      	beq.n	8003828 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800381a:	4b39      	ldr	r3, [pc, #228]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	4938      	ldr	r1, [pc, #224]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	4313      	orrs	r3, r2
 8003824:	600b      	str	r3, [r1, #0]
 8003826:	e006      	b.n	8003836 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003828:	4b35      	ldr	r3, [pc, #212]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	43db      	mvns	r3, r3
 8003830:	4933      	ldr	r1, [pc, #204]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 8003832:	4013      	ands	r3, r2
 8003834:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d006      	beq.n	8003850 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003842:	4b2f      	ldr	r3, [pc, #188]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	492e      	ldr	r1, [pc, #184]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	4313      	orrs	r3, r2
 800384c:	604b      	str	r3, [r1, #4]
 800384e:	e006      	b.n	800385e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003850:	4b2b      	ldr	r3, [pc, #172]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 8003852:	685a      	ldr	r2, [r3, #4]
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	43db      	mvns	r3, r3
 8003858:	4929      	ldr	r1, [pc, #164]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 800385a:	4013      	ands	r3, r2
 800385c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d006      	beq.n	8003878 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800386a:	4b25      	ldr	r3, [pc, #148]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 800386c:	689a      	ldr	r2, [r3, #8]
 800386e:	4924      	ldr	r1, [pc, #144]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	4313      	orrs	r3, r2
 8003874:	608b      	str	r3, [r1, #8]
 8003876:	e006      	b.n	8003886 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003878:	4b21      	ldr	r3, [pc, #132]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	43db      	mvns	r3, r3
 8003880:	491f      	ldr	r1, [pc, #124]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 8003882:	4013      	ands	r3, r2
 8003884:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d006      	beq.n	80038a0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003892:	4b1b      	ldr	r3, [pc, #108]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	491a      	ldr	r1, [pc, #104]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	4313      	orrs	r3, r2
 800389c:	60cb      	str	r3, [r1, #12]
 800389e:	e006      	b.n	80038ae <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80038a0:	4b17      	ldr	r3, [pc, #92]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 80038a2:	68da      	ldr	r2, [r3, #12]
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	43db      	mvns	r3, r3
 80038a8:	4915      	ldr	r1, [pc, #84]	; (8003900 <HAL_GPIO_Init+0x2b0>)
 80038aa:	4013      	ands	r3, r2
 80038ac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80038ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b0:	3301      	adds	r3, #1
 80038b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ba:	fa22 f303 	lsr.w	r3, r2, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	f47f aed0 	bne.w	8003664 <HAL_GPIO_Init+0x14>
  }
}
 80038c4:	bf00      	nop
 80038c6:	372c      	adds	r7, #44	; 0x2c
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	10210000 	.word	0x10210000
 80038d4:	10110000 	.word	0x10110000
 80038d8:	10120000 	.word	0x10120000
 80038dc:	10310000 	.word	0x10310000
 80038e0:	10320000 	.word	0x10320000
 80038e4:	10220000 	.word	0x10220000
 80038e8:	40021000 	.word	0x40021000
 80038ec:	40010000 	.word	0x40010000
 80038f0:	40010800 	.word	0x40010800
 80038f4:	40010c00 	.word	0x40010c00
 80038f8:	40011000 	.word	0x40011000
 80038fc:	40011400 	.word	0x40011400
 8003900:	40010400 	.word	0x40010400

08003904 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003904:	b480      	push	{r7}
 8003906:	b089      	sub	sp, #36	; 0x24
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800390e:	2300      	movs	r3, #0
 8003910:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8003912:	e09a      	b.n	8003a4a <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003914:	2201      	movs	r2, #1
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	4013      	ands	r3, r2
 8003920:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	2b00      	cmp	r3, #0
 8003926:	f000 808d 	beq.w	8003a44 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 800392a:	4a4e      	ldr	r2, [pc, #312]	; (8003a64 <HAL_GPIO_DeInit+0x160>)
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	089b      	lsrs	r3, r3, #2
 8003930:	3302      	adds	r3, #2
 8003932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003936:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	220f      	movs	r2, #15
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	4013      	ands	r3, r2
 800394a:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a46      	ldr	r2, [pc, #280]	; (8003a68 <HAL_GPIO_DeInit+0x164>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d013      	beq.n	800397c <HAL_GPIO_DeInit+0x78>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a45      	ldr	r2, [pc, #276]	; (8003a6c <HAL_GPIO_DeInit+0x168>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d00d      	beq.n	8003978 <HAL_GPIO_DeInit+0x74>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a44      	ldr	r2, [pc, #272]	; (8003a70 <HAL_GPIO_DeInit+0x16c>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d007      	beq.n	8003974 <HAL_GPIO_DeInit+0x70>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a43      	ldr	r2, [pc, #268]	; (8003a74 <HAL_GPIO_DeInit+0x170>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d101      	bne.n	8003970 <HAL_GPIO_DeInit+0x6c>
 800396c:	2303      	movs	r3, #3
 800396e:	e006      	b.n	800397e <HAL_GPIO_DeInit+0x7a>
 8003970:	2304      	movs	r3, #4
 8003972:	e004      	b.n	800397e <HAL_GPIO_DeInit+0x7a>
 8003974:	2302      	movs	r3, #2
 8003976:	e002      	b.n	800397e <HAL_GPIO_DeInit+0x7a>
 8003978:	2301      	movs	r3, #1
 800397a:	e000      	b.n	800397e <HAL_GPIO_DeInit+0x7a>
 800397c:	2300      	movs	r3, #0
 800397e:	69fa      	ldr	r2, [r7, #28]
 8003980:	f002 0203 	and.w	r2, r2, #3
 8003984:	0092      	lsls	r2, r2, #2
 8003986:	4093      	lsls	r3, r2
 8003988:	697a      	ldr	r2, [r7, #20]
 800398a:	429a      	cmp	r2, r3
 800398c:	d132      	bne.n	80039f4 <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	f003 0303 	and.w	r3, r3, #3
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	220f      	movs	r2, #15
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800399e:	4a31      	ldr	r2, [pc, #196]	; (8003a64 <HAL_GPIO_DeInit+0x160>)
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	089b      	lsrs	r3, r3, #2
 80039a4:	3302      	adds	r3, #2
 80039a6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	43da      	mvns	r2, r3
 80039ae:	482d      	ldr	r0, [pc, #180]	; (8003a64 <HAL_GPIO_DeInit+0x160>)
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	089b      	lsrs	r3, r3, #2
 80039b4:	400a      	ands	r2, r1
 80039b6:	3302      	adds	r3, #2
 80039b8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80039bc:	4b2e      	ldr	r3, [pc, #184]	; (8003a78 <HAL_GPIO_DeInit+0x174>)
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	43db      	mvns	r3, r3
 80039c4:	492c      	ldr	r1, [pc, #176]	; (8003a78 <HAL_GPIO_DeInit+0x174>)
 80039c6:	4013      	ands	r3, r2
 80039c8:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80039ca:	4b2b      	ldr	r3, [pc, #172]	; (8003a78 <HAL_GPIO_DeInit+0x174>)
 80039cc:	685a      	ldr	r2, [r3, #4]
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	43db      	mvns	r3, r3
 80039d2:	4929      	ldr	r1, [pc, #164]	; (8003a78 <HAL_GPIO_DeInit+0x174>)
 80039d4:	4013      	ands	r3, r2
 80039d6:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80039d8:	4b27      	ldr	r3, [pc, #156]	; (8003a78 <HAL_GPIO_DeInit+0x174>)
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	43db      	mvns	r3, r3
 80039e0:	4925      	ldr	r1, [pc, #148]	; (8003a78 <HAL_GPIO_DeInit+0x174>)
 80039e2:	4013      	ands	r3, r2
 80039e4:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80039e6:	4b24      	ldr	r3, [pc, #144]	; (8003a78 <HAL_GPIO_DeInit+0x174>)
 80039e8:	68da      	ldr	r2, [r3, #12]
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	43db      	mvns	r3, r3
 80039ee:	4922      	ldr	r1, [pc, #136]	; (8003a78 <HAL_GPIO_DeInit+0x174>)
 80039f0:	4013      	ands	r3, r2
 80039f2:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	2bff      	cmp	r3, #255	; 0xff
 80039f8:	d801      	bhi.n	80039fe <HAL_GPIO_DeInit+0xfa>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	e001      	b.n	8003a02 <HAL_GPIO_DeInit+0xfe>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3304      	adds	r3, #4
 8003a02:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	2bff      	cmp	r3, #255	; 0xff
 8003a08:	d802      	bhi.n	8003a10 <HAL_GPIO_DeInit+0x10c>
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	e002      	b.n	8003a16 <HAL_GPIO_DeInit+0x112>
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	3b08      	subs	r3, #8
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	210f      	movs	r1, #15
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	fa01 f303 	lsl.w	r3, r1, r3
 8003a24:	43db      	mvns	r3, r3
 8003a26:	401a      	ands	r2, r3
 8003a28:	2104      	movs	r1, #4
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a30:	431a      	orrs	r2, r3
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	68da      	ldr	r2, [r3, #12]
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	401a      	ands	r2, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	3301      	adds	r3, #1
 8003a48:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8003a4a:	683a      	ldr	r2, [r7, #0]
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f47f af5e 	bne.w	8003914 <HAL_GPIO_DeInit+0x10>
  }
}
 8003a58:	bf00      	nop
 8003a5a:	3724      	adds	r7, #36	; 0x24
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bc80      	pop	{r7}
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	40010000 	.word	0x40010000
 8003a68:	40010800 	.word	0x40010800
 8003a6c:	40010c00 	.word	0x40010c00
 8003a70:	40011000 	.word	0x40011000
 8003a74:	40011400 	.word	0x40011400
 8003a78:	40010400 	.word	0x40010400

08003a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	460b      	mov	r3, r1
 8003a86:	807b      	strh	r3, [r7, #2]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a8c:	787b      	ldrb	r3, [r7, #1]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a92:	887a      	ldrh	r2, [r7, #2]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a98:	e003      	b.n	8003aa2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a9a:	887b      	ldrh	r3, [r7, #2]
 8003a9c:	041a      	lsls	r2, r3, #16
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	611a      	str	r2, [r3, #16]
}
 8003aa2:	bf00      	nop
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bc80      	pop	{r7}
 8003aaa:	4770      	bx	lr

08003aac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003ab6:	4b08      	ldr	r3, [pc, #32]	; (8003ad8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ab8:	695a      	ldr	r2, [r3, #20]
 8003aba:	88fb      	ldrh	r3, [r7, #6]
 8003abc:	4013      	ands	r3, r2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d006      	beq.n	8003ad0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ac2:	4a05      	ldr	r2, [pc, #20]	; (8003ad8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ac4:	88fb      	ldrh	r3, [r7, #6]
 8003ac6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ac8:	88fb      	ldrh	r3, [r7, #6]
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7fc ff42 	bl	8000954 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ad0:	bf00      	nop
 8003ad2:	3708      	adds	r7, #8
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40010400 	.word	0x40010400

08003adc <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003ae0:	4b03      	ldr	r3, [pc, #12]	; (8003af0 <HAL_PWR_EnableBkUpAccess+0x14>)
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	601a      	str	r2, [r3, #0]
}
 8003ae6:	bf00      	nop
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bc80      	pop	{r7}
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	420e0020 	.word	0x420e0020

08003af4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e26c      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f000 8087 	beq.w	8003c22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b14:	4b92      	ldr	r3, [pc, #584]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f003 030c 	and.w	r3, r3, #12
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	d00c      	beq.n	8003b3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b20:	4b8f      	ldr	r3, [pc, #572]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f003 030c 	and.w	r3, r3, #12
 8003b28:	2b08      	cmp	r3, #8
 8003b2a:	d112      	bne.n	8003b52 <HAL_RCC_OscConfig+0x5e>
 8003b2c:	4b8c      	ldr	r3, [pc, #560]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b38:	d10b      	bne.n	8003b52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b3a:	4b89      	ldr	r3, [pc, #548]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d06c      	beq.n	8003c20 <HAL_RCC_OscConfig+0x12c>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d168      	bne.n	8003c20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e246      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b5a:	d106      	bne.n	8003b6a <HAL_RCC_OscConfig+0x76>
 8003b5c:	4b80      	ldr	r3, [pc, #512]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a7f      	ldr	r2, [pc, #508]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b66:	6013      	str	r3, [r2, #0]
 8003b68:	e02e      	b.n	8003bc8 <HAL_RCC_OscConfig+0xd4>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10c      	bne.n	8003b8c <HAL_RCC_OscConfig+0x98>
 8003b72:	4b7b      	ldr	r3, [pc, #492]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a7a      	ldr	r2, [pc, #488]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b7c:	6013      	str	r3, [r2, #0]
 8003b7e:	4b78      	ldr	r3, [pc, #480]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a77      	ldr	r2, [pc, #476]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b88:	6013      	str	r3, [r2, #0]
 8003b8a:	e01d      	b.n	8003bc8 <HAL_RCC_OscConfig+0xd4>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b94:	d10c      	bne.n	8003bb0 <HAL_RCC_OscConfig+0xbc>
 8003b96:	4b72      	ldr	r3, [pc, #456]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a71      	ldr	r2, [pc, #452]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003b9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	4b6f      	ldr	r3, [pc, #444]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a6e      	ldr	r2, [pc, #440]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003ba8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bac:	6013      	str	r3, [r2, #0]
 8003bae:	e00b      	b.n	8003bc8 <HAL_RCC_OscConfig+0xd4>
 8003bb0:	4b6b      	ldr	r3, [pc, #428]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a6a      	ldr	r2, [pc, #424]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003bb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bba:	6013      	str	r3, [r2, #0]
 8003bbc:	4b68      	ldr	r3, [pc, #416]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a67      	ldr	r2, [pc, #412]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003bc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bc6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d013      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd0:	f7ff fbd4 	bl	800337c <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bd8:	f7ff fbd0 	bl	800337c <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b64      	cmp	r3, #100	; 0x64
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e1fa      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bea:	4b5d      	ldr	r3, [pc, #372]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d0f0      	beq.n	8003bd8 <HAL_RCC_OscConfig+0xe4>
 8003bf6:	e014      	b.n	8003c22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf8:	f7ff fbc0 	bl	800337c <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c00:	f7ff fbbc 	bl	800337c <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b64      	cmp	r3, #100	; 0x64
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e1e6      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c12:	4b53      	ldr	r3, [pc, #332]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1f0      	bne.n	8003c00 <HAL_RCC_OscConfig+0x10c>
 8003c1e:	e000      	b.n	8003c22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d063      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c2e:	4b4c      	ldr	r3, [pc, #304]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f003 030c 	and.w	r3, r3, #12
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00b      	beq.n	8003c52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c3a:	4b49      	ldr	r3, [pc, #292]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f003 030c 	and.w	r3, r3, #12
 8003c42:	2b08      	cmp	r3, #8
 8003c44:	d11c      	bne.n	8003c80 <HAL_RCC_OscConfig+0x18c>
 8003c46:	4b46      	ldr	r3, [pc, #280]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d116      	bne.n	8003c80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c52:	4b43      	ldr	r3, [pc, #268]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d005      	beq.n	8003c6a <HAL_RCC_OscConfig+0x176>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d001      	beq.n	8003c6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e1ba      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c6a:	4b3d      	ldr	r3, [pc, #244]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	00db      	lsls	r3, r3, #3
 8003c78:	4939      	ldr	r1, [pc, #228]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c7e:	e03a      	b.n	8003cf6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d020      	beq.n	8003cca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c88:	4b36      	ldr	r3, [pc, #216]	; (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8e:	f7ff fb75 	bl	800337c <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c96:	f7ff fb71 	bl	800337c <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e19b      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ca8:	4b2d      	ldr	r3, [pc, #180]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0f0      	beq.n	8003c96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb4:	4b2a      	ldr	r3, [pc, #168]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	00db      	lsls	r3, r3, #3
 8003cc2:	4927      	ldr	r1, [pc, #156]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	600b      	str	r3, [r1, #0]
 8003cc8:	e015      	b.n	8003cf6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cca:	4b26      	ldr	r3, [pc, #152]	; (8003d64 <HAL_RCC_OscConfig+0x270>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd0:	f7ff fb54 	bl	800337c <HAL_GetTick>
 8003cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cd6:	e008      	b.n	8003cea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cd8:	f7ff fb50 	bl	800337c <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e17a      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cea:	4b1d      	ldr	r3, [pc, #116]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0302 	and.w	r3, r3, #2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1f0      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0308 	and.w	r3, r3, #8
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d03a      	beq.n	8003d78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d019      	beq.n	8003d3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d0a:	4b17      	ldr	r3, [pc, #92]	; (8003d68 <HAL_RCC_OscConfig+0x274>)
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d10:	f7ff fb34 	bl	800337c <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d18:	f7ff fb30 	bl	800337c <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e15a      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d2a:	4b0d      	ldr	r3, [pc, #52]	; (8003d60 <HAL_RCC_OscConfig+0x26c>)
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0f0      	beq.n	8003d18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d36:	2001      	movs	r0, #1
 8003d38:	f000 fac6 	bl	80042c8 <RCC_Delay>
 8003d3c:	e01c      	b.n	8003d78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d3e:	4b0a      	ldr	r3, [pc, #40]	; (8003d68 <HAL_RCC_OscConfig+0x274>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d44:	f7ff fb1a 	bl	800337c <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d4a:	e00f      	b.n	8003d6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d4c:	f7ff fb16 	bl	800337c <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d908      	bls.n	8003d6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e140      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
 8003d5e:	bf00      	nop
 8003d60:	40021000 	.word	0x40021000
 8003d64:	42420000 	.word	0x42420000
 8003d68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d6c:	4b9e      	ldr	r3, [pc, #632]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1e9      	bne.n	8003d4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f000 80a6 	beq.w	8003ed2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d86:	2300      	movs	r3, #0
 8003d88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d8a:	4b97      	ldr	r3, [pc, #604]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10d      	bne.n	8003db2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d96:	4b94      	ldr	r3, [pc, #592]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	4a93      	ldr	r2, [pc, #588]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003d9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003da0:	61d3      	str	r3, [r2, #28]
 8003da2:	4b91      	ldr	r3, [pc, #580]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003da4:	69db      	ldr	r3, [r3, #28]
 8003da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003daa:	60bb      	str	r3, [r7, #8]
 8003dac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dae:	2301      	movs	r3, #1
 8003db0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db2:	4b8e      	ldr	r3, [pc, #568]	; (8003fec <HAL_RCC_OscConfig+0x4f8>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d118      	bne.n	8003df0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dbe:	4b8b      	ldr	r3, [pc, #556]	; (8003fec <HAL_RCC_OscConfig+0x4f8>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a8a      	ldr	r2, [pc, #552]	; (8003fec <HAL_RCC_OscConfig+0x4f8>)
 8003dc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dca:	f7ff fad7 	bl	800337c <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dd2:	f7ff fad3 	bl	800337c <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b64      	cmp	r3, #100	; 0x64
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e0fd      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de4:	4b81      	ldr	r3, [pc, #516]	; (8003fec <HAL_RCC_OscConfig+0x4f8>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d106      	bne.n	8003e06 <HAL_RCC_OscConfig+0x312>
 8003df8:	4b7b      	ldr	r3, [pc, #492]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003dfa:	6a1b      	ldr	r3, [r3, #32]
 8003dfc:	4a7a      	ldr	r2, [pc, #488]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
 8003e02:	6213      	str	r3, [r2, #32]
 8003e04:	e02d      	b.n	8003e62 <HAL_RCC_OscConfig+0x36e>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10c      	bne.n	8003e28 <HAL_RCC_OscConfig+0x334>
 8003e0e:	4b76      	ldr	r3, [pc, #472]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	4a75      	ldr	r2, [pc, #468]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e14:	f023 0301 	bic.w	r3, r3, #1
 8003e18:	6213      	str	r3, [r2, #32]
 8003e1a:	4b73      	ldr	r3, [pc, #460]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	4a72      	ldr	r2, [pc, #456]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e20:	f023 0304 	bic.w	r3, r3, #4
 8003e24:	6213      	str	r3, [r2, #32]
 8003e26:	e01c      	b.n	8003e62 <HAL_RCC_OscConfig+0x36e>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	2b05      	cmp	r3, #5
 8003e2e:	d10c      	bne.n	8003e4a <HAL_RCC_OscConfig+0x356>
 8003e30:	4b6d      	ldr	r3, [pc, #436]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	4a6c      	ldr	r2, [pc, #432]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e36:	f043 0304 	orr.w	r3, r3, #4
 8003e3a:	6213      	str	r3, [r2, #32]
 8003e3c:	4b6a      	ldr	r3, [pc, #424]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
 8003e40:	4a69      	ldr	r2, [pc, #420]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e42:	f043 0301 	orr.w	r3, r3, #1
 8003e46:	6213      	str	r3, [r2, #32]
 8003e48:	e00b      	b.n	8003e62 <HAL_RCC_OscConfig+0x36e>
 8003e4a:	4b67      	ldr	r3, [pc, #412]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	4a66      	ldr	r2, [pc, #408]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e50:	f023 0301 	bic.w	r3, r3, #1
 8003e54:	6213      	str	r3, [r2, #32]
 8003e56:	4b64      	ldr	r3, [pc, #400]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	4a63      	ldr	r2, [pc, #396]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e5c:	f023 0304 	bic.w	r3, r3, #4
 8003e60:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d015      	beq.n	8003e96 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e6a:	f7ff fa87 	bl	800337c <HAL_GetTick>
 8003e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e70:	e00a      	b.n	8003e88 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e72:	f7ff fa83 	bl	800337c <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e0ab      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e88:	4b57      	ldr	r3, [pc, #348]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	f003 0302 	and.w	r3, r3, #2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d0ee      	beq.n	8003e72 <HAL_RCC_OscConfig+0x37e>
 8003e94:	e014      	b.n	8003ec0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e96:	f7ff fa71 	bl	800337c <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e9c:	e00a      	b.n	8003eb4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e9e:	f7ff fa6d 	bl	800337c <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e095      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eb4:	4b4c      	ldr	r3, [pc, #304]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1ee      	bne.n	8003e9e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ec0:	7dfb      	ldrb	r3, [r7, #23]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d105      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec6:	4b48      	ldr	r3, [pc, #288]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	4a47      	ldr	r2, [pc, #284]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003ecc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ed0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f000 8081 	beq.w	8003fde <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003edc:	4b42      	ldr	r3, [pc, #264]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f003 030c 	and.w	r3, r3, #12
 8003ee4:	2b08      	cmp	r3, #8
 8003ee6:	d061      	beq.n	8003fac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	69db      	ldr	r3, [r3, #28]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d146      	bne.n	8003f7e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ef0:	4b3f      	ldr	r3, [pc, #252]	; (8003ff0 <HAL_RCC_OscConfig+0x4fc>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef6:	f7ff fa41 	bl	800337c <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003efe:	f7ff fa3d 	bl	800337c <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e067      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f10:	4b35      	ldr	r3, [pc, #212]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1f0      	bne.n	8003efe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a1b      	ldr	r3, [r3, #32]
 8003f20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f24:	d108      	bne.n	8003f38 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f26:	4b30      	ldr	r3, [pc, #192]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	492d      	ldr	r1, [pc, #180]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f38:	4b2b      	ldr	r3, [pc, #172]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a19      	ldr	r1, [r3, #32]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	430b      	orrs	r3, r1
 8003f4a:	4927      	ldr	r1, [pc, #156]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f50:	4b27      	ldr	r3, [pc, #156]	; (8003ff0 <HAL_RCC_OscConfig+0x4fc>)
 8003f52:	2201      	movs	r2, #1
 8003f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f56:	f7ff fa11 	bl	800337c <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f5e:	f7ff fa0d 	bl	800337c <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e037      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f70:	4b1d      	ldr	r3, [pc, #116]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0f0      	beq.n	8003f5e <HAL_RCC_OscConfig+0x46a>
 8003f7c:	e02f      	b.n	8003fde <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f7e:	4b1c      	ldr	r3, [pc, #112]	; (8003ff0 <HAL_RCC_OscConfig+0x4fc>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f84:	f7ff f9fa 	bl	800337c <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f8c:	f7ff f9f6 	bl	800337c <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e020      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f9e:	4b12      	ldr	r3, [pc, #72]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1f0      	bne.n	8003f8c <HAL_RCC_OscConfig+0x498>
 8003faa:	e018      	b.n	8003fde <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	69db      	ldr	r3, [r3, #28]
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d101      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e013      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	; (8003fe8 <HAL_RCC_OscConfig+0x4f4>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d106      	bne.n	8003fda <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d001      	beq.n	8003fde <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e000      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003fde:	2300      	movs	r3, #0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	40007000 	.word	0x40007000
 8003ff0:	42420060 	.word	0x42420060

08003ff4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e0d0      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004008:	4b6a      	ldr	r3, [pc, #424]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d910      	bls.n	8004038 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b67      	ldr	r3, [pc, #412]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f023 0207 	bic.w	r2, r3, #7
 800401e:	4965      	ldr	r1, [pc, #404]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	4313      	orrs	r3, r2
 8004024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004026:	4b63      	ldr	r3, [pc, #396]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0307 	and.w	r3, r3, #7
 800402e:	683a      	ldr	r2, [r7, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d001      	beq.n	8004038 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e0b8      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b00      	cmp	r3, #0
 8004042:	d020      	beq.n	8004086 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	2b00      	cmp	r3, #0
 800404e:	d005      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004050:	4b59      	ldr	r3, [pc, #356]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	4a58      	ldr	r2, [pc, #352]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004056:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800405a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0308 	and.w	r3, r3, #8
 8004064:	2b00      	cmp	r3, #0
 8004066:	d005      	beq.n	8004074 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004068:	4b53      	ldr	r3, [pc, #332]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	4a52      	ldr	r2, [pc, #328]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800406e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004072:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004074:	4b50      	ldr	r3, [pc, #320]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	494d      	ldr	r1, [pc, #308]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004082:	4313      	orrs	r3, r2
 8004084:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	d040      	beq.n	8004114 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d107      	bne.n	80040aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800409a:	4b47      	ldr	r3, [pc, #284]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d115      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e07f      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d107      	bne.n	80040c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040b2:	4b41      	ldr	r3, [pc, #260]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d109      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e073      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c2:	4b3d      	ldr	r3, [pc, #244]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e06b      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040d2:	4b39      	ldr	r3, [pc, #228]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f023 0203 	bic.w	r2, r3, #3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	4936      	ldr	r1, [pc, #216]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040e4:	f7ff f94a 	bl	800337c <HAL_GetTick>
 80040e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	e00a      	b.n	8004102 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040ec:	f7ff f946 	bl	800337c <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e053      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004102:	4b2d      	ldr	r3, [pc, #180]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f003 020c 	and.w	r2, r3, #12
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	429a      	cmp	r2, r3
 8004112:	d1eb      	bne.n	80040ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004114:	4b27      	ldr	r3, [pc, #156]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	429a      	cmp	r2, r3
 8004120:	d210      	bcs.n	8004144 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004122:	4b24      	ldr	r3, [pc, #144]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f023 0207 	bic.w	r2, r3, #7
 800412a:	4922      	ldr	r1, [pc, #136]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	4313      	orrs	r3, r2
 8004130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004132:	4b20      	ldr	r3, [pc, #128]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0307 	and.w	r3, r3, #7
 800413a:	683a      	ldr	r2, [r7, #0]
 800413c:	429a      	cmp	r2, r3
 800413e:	d001      	beq.n	8004144 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e032      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0304 	and.w	r3, r3, #4
 800414c:	2b00      	cmp	r3, #0
 800414e:	d008      	beq.n	8004162 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004150:	4b19      	ldr	r3, [pc, #100]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	4916      	ldr	r1, [pc, #88]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800415e:	4313      	orrs	r3, r2
 8004160:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0308 	and.w	r3, r3, #8
 800416a:	2b00      	cmp	r3, #0
 800416c:	d009      	beq.n	8004182 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800416e:	4b12      	ldr	r3, [pc, #72]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	490e      	ldr	r1, [pc, #56]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800417e:	4313      	orrs	r3, r2
 8004180:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004182:	f000 f821 	bl	80041c8 <HAL_RCC_GetSysClockFreq>
 8004186:	4601      	mov	r1, r0
 8004188:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	091b      	lsrs	r3, r3, #4
 800418e:	f003 030f 	and.w	r3, r3, #15
 8004192:	4a0a      	ldr	r2, [pc, #40]	; (80041bc <HAL_RCC_ClockConfig+0x1c8>)
 8004194:	5cd3      	ldrb	r3, [r2, r3]
 8004196:	fa21 f303 	lsr.w	r3, r1, r3
 800419a:	4a09      	ldr	r2, [pc, #36]	; (80041c0 <HAL_RCC_ClockConfig+0x1cc>)
 800419c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800419e:	4b09      	ldr	r3, [pc, #36]	; (80041c4 <HAL_RCC_ClockConfig+0x1d0>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff f8a8 	bl	80032f8 <HAL_InitTick>

  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	40022000 	.word	0x40022000
 80041b8:	40021000 	.word	0x40021000
 80041bc:	08006d64 	.word	0x08006d64
 80041c0:	20000004 	.word	0x20000004
 80041c4:	20000008 	.word	0x20000008

080041c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041c8:	b490      	push	{r4, r7}
 80041ca:	b08a      	sub	sp, #40	; 0x28
 80041cc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80041ce:	4b2a      	ldr	r3, [pc, #168]	; (8004278 <HAL_RCC_GetSysClockFreq+0xb0>)
 80041d0:	1d3c      	adds	r4, r7, #4
 80041d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80041d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80041d8:	4b28      	ldr	r3, [pc, #160]	; (800427c <HAL_RCC_GetSysClockFreq+0xb4>)
 80041da:	881b      	ldrh	r3, [r3, #0]
 80041dc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041de:	2300      	movs	r3, #0
 80041e0:	61fb      	str	r3, [r7, #28]
 80041e2:	2300      	movs	r3, #0
 80041e4:	61bb      	str	r3, [r7, #24]
 80041e6:	2300      	movs	r3, #0
 80041e8:	627b      	str	r3, [r7, #36]	; 0x24
 80041ea:	2300      	movs	r3, #0
 80041ec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80041f2:	4b23      	ldr	r3, [pc, #140]	; (8004280 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	f003 030c 	and.w	r3, r3, #12
 80041fe:	2b04      	cmp	r3, #4
 8004200:	d002      	beq.n	8004208 <HAL_RCC_GetSysClockFreq+0x40>
 8004202:	2b08      	cmp	r3, #8
 8004204:	d003      	beq.n	800420e <HAL_RCC_GetSysClockFreq+0x46>
 8004206:	e02d      	b.n	8004264 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004208:	4b1e      	ldr	r3, [pc, #120]	; (8004284 <HAL_RCC_GetSysClockFreq+0xbc>)
 800420a:	623b      	str	r3, [r7, #32]
      break;
 800420c:	e02d      	b.n	800426a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	0c9b      	lsrs	r3, r3, #18
 8004212:	f003 030f 	and.w	r3, r3, #15
 8004216:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800421a:	4413      	add	r3, r2
 800421c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004220:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d013      	beq.n	8004254 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800422c:	4b14      	ldr	r3, [pc, #80]	; (8004280 <HAL_RCC_GetSysClockFreq+0xb8>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	0c5b      	lsrs	r3, r3, #17
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800423a:	4413      	add	r3, r2
 800423c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004240:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	4a0f      	ldr	r2, [pc, #60]	; (8004284 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004246:	fb02 f203 	mul.w	r2, r2, r3
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004250:	627b      	str	r3, [r7, #36]	; 0x24
 8004252:	e004      	b.n	800425e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	4a0c      	ldr	r2, [pc, #48]	; (8004288 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004258:	fb02 f303 	mul.w	r3, r2, r3
 800425c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800425e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004260:	623b      	str	r3, [r7, #32]
      break;
 8004262:	e002      	b.n	800426a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004264:	4b07      	ldr	r3, [pc, #28]	; (8004284 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004266:	623b      	str	r3, [r7, #32]
      break;
 8004268:	bf00      	nop
    }
  }
  return sysclockfreq;
 800426a:	6a3b      	ldr	r3, [r7, #32]
}
 800426c:	4618      	mov	r0, r3
 800426e:	3728      	adds	r7, #40	; 0x28
 8004270:	46bd      	mov	sp, r7
 8004272:	bc90      	pop	{r4, r7}
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	08006d3c 	.word	0x08006d3c
 800427c:	08006d4c 	.word	0x08006d4c
 8004280:	40021000 	.word	0x40021000
 8004284:	007a1200 	.word	0x007a1200
 8004288:	003d0900 	.word	0x003d0900

0800428c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004290:	4b02      	ldr	r3, [pc, #8]	; (800429c <HAL_RCC_GetHCLKFreq+0x10>)
 8004292:	681b      	ldr	r3, [r3, #0]
}
 8004294:	4618      	mov	r0, r3
 8004296:	46bd      	mov	sp, r7
 8004298:	bc80      	pop	{r7}
 800429a:	4770      	bx	lr
 800429c:	20000004 	.word	0x20000004

080042a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042a4:	f7ff fff2 	bl	800428c <HAL_RCC_GetHCLKFreq>
 80042a8:	4601      	mov	r1, r0
 80042aa:	4b05      	ldr	r3, [pc, #20]	; (80042c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	0adb      	lsrs	r3, r3, #11
 80042b0:	f003 0307 	and.w	r3, r3, #7
 80042b4:	4a03      	ldr	r2, [pc, #12]	; (80042c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042b6:	5cd3      	ldrb	r3, [r2, r3]
 80042b8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80042bc:	4618      	mov	r0, r3
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	40021000 	.word	0x40021000
 80042c4:	08006d74 	.word	0x08006d74

080042c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80042d0:	4b0a      	ldr	r3, [pc, #40]	; (80042fc <RCC_Delay+0x34>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a0a      	ldr	r2, [pc, #40]	; (8004300 <RCC_Delay+0x38>)
 80042d6:	fba2 2303 	umull	r2, r3, r2, r3
 80042da:	0a5b      	lsrs	r3, r3, #9
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	fb02 f303 	mul.w	r3, r2, r3
 80042e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80042e4:	bf00      	nop
  }
  while (Delay --);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	1e5a      	subs	r2, r3, #1
 80042ea:	60fa      	str	r2, [r7, #12]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1f9      	bne.n	80042e4 <RCC_Delay+0x1c>
}
 80042f0:	bf00      	nop
 80042f2:	3714      	adds	r7, #20
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bc80      	pop	{r7}
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	20000004 	.word	0x20000004
 8004300:	10624dd3 	.word	0x10624dd3

08004304 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b086      	sub	sp, #24
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800430c:	2300      	movs	r3, #0
 800430e:	613b      	str	r3, [r7, #16]
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	2b00      	cmp	r3, #0
 800431e:	d07d      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004320:	2300      	movs	r3, #0
 8004322:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004324:	4b4f      	ldr	r3, [pc, #316]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004326:	69db      	ldr	r3, [r3, #28]
 8004328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d10d      	bne.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004330:	4b4c      	ldr	r3, [pc, #304]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004332:	69db      	ldr	r3, [r3, #28]
 8004334:	4a4b      	ldr	r2, [pc, #300]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004336:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800433a:	61d3      	str	r3, [r2, #28]
 800433c:	4b49      	ldr	r3, [pc, #292]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800433e:	69db      	ldr	r3, [r3, #28]
 8004340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004348:	2301      	movs	r3, #1
 800434a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800434c:	4b46      	ldr	r3, [pc, #280]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004354:	2b00      	cmp	r3, #0
 8004356:	d118      	bne.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004358:	4b43      	ldr	r3, [pc, #268]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a42      	ldr	r2, [pc, #264]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800435e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004362:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004364:	f7ff f80a 	bl	800337c <HAL_GetTick>
 8004368:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800436a:	e008      	b.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800436c:	f7ff f806 	bl	800337c <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	2b64      	cmp	r3, #100	; 0x64
 8004378:	d901      	bls.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e06d      	b.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800437e:	4b3a      	ldr	r3, [pc, #232]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004386:	2b00      	cmp	r3, #0
 8004388:	d0f0      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800438a:	4b36      	ldr	r3, [pc, #216]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004392:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d02e      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a2:	68fa      	ldr	r2, [r7, #12]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d027      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043a8:	4b2e      	ldr	r3, [pc, #184]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043b0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043b2:	4b2e      	ldr	r3, [pc, #184]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80043b4:	2201      	movs	r2, #1
 80043b6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043b8:	4b2c      	ldr	r3, [pc, #176]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80043be:	4a29      	ldr	r2, [pc, #164]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d014      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ce:	f7fe ffd5 	bl	800337c <HAL_GetTick>
 80043d2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043d4:	e00a      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d6:	f7fe ffd1 	bl	800337c <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d901      	bls.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e036      	b.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ec:	4b1d      	ldr	r3, [pc, #116]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ee:	6a1b      	ldr	r3, [r3, #32]
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d0ee      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043f8:	4b1a      	ldr	r3, [pc, #104]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043fa:	6a1b      	ldr	r3, [r3, #32]
 80043fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	4917      	ldr	r1, [pc, #92]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004406:	4313      	orrs	r3, r2
 8004408:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800440a:	7dfb      	ldrb	r3, [r7, #23]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d105      	bne.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004410:	4b14      	ldr	r3, [pc, #80]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004412:	69db      	ldr	r3, [r3, #28]
 8004414:	4a13      	ldr	r2, [pc, #76]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004416:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800441a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d008      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004428:	4b0e      	ldr	r3, [pc, #56]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	490b      	ldr	r1, [pc, #44]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004436:	4313      	orrs	r3, r2
 8004438:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0310 	and.w	r3, r3, #16
 8004442:	2b00      	cmp	r3, #0
 8004444:	d008      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004446:	4b07      	ldr	r3, [pc, #28]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	4904      	ldr	r1, [pc, #16]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004454:	4313      	orrs	r3, r2
 8004456:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3718      	adds	r7, #24
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	40021000 	.word	0x40021000
 8004468:	40007000 	.word	0x40007000
 800446c:	42420440 	.word	0x42420440

08004470 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004470:	b590      	push	{r4, r7, lr}
 8004472:	b08d      	sub	sp, #52	; 0x34
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004478:	4b55      	ldr	r3, [pc, #340]	; (80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800447a:	f107 040c 	add.w	r4, r7, #12
 800447e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004480:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004484:	4b53      	ldr	r3, [pc, #332]	; (80045d4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004486:	881b      	ldrh	r3, [r3, #0]
 8004488:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	627b      	str	r3, [r7, #36]	; 0x24
 800448e:	2300      	movs	r3, #0
 8004490:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004492:	2300      	movs	r3, #0
 8004494:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004496:	2300      	movs	r3, #0
 8004498:	61fb      	str	r3, [r7, #28]
 800449a:	2300      	movs	r3, #0
 800449c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d07f      	beq.n	80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80044a4:	2b10      	cmp	r3, #16
 80044a6:	d002      	beq.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d048      	beq.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80044ac:	e08b      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 80044ae:	4b4a      	ldr	r3, [pc, #296]	; (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80044b4:	4b48      	ldr	r3, [pc, #288]	; (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d07f      	beq.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	0c9b      	lsrs	r3, r3, #18
 80044c4:	f003 030f 	and.w	r3, r3, #15
 80044c8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80044cc:	4413      	add	r3, r2
 80044ce:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80044d2:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d018      	beq.n	8004510 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80044de:	4b3e      	ldr	r3, [pc, #248]	; (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	0c5b      	lsrs	r3, r3, #17
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80044ec:	4413      	add	r3, r2
 80044ee:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044f2:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00d      	beq.n	800451a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80044fe:	4a37      	ldr	r2, [pc, #220]	; (80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8004500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004502:	fbb2 f2f3 	udiv	r2, r2, r3
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	fb02 f303 	mul.w	r3, r2, r3
 800450c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800450e:	e004      	b.n	800451a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004510:	6a3b      	ldr	r3, [r7, #32]
 8004512:	4a33      	ldr	r2, [pc, #204]	; (80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004514:	fb02 f303 	mul.w	r3, r2, r3
 8004518:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800451a:	4b2f      	ldr	r3, [pc, #188]	; (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004522:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004526:	d102      	bne.n	800452e <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8004528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800452a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800452c:	e048      	b.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800452e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	4a2c      	ldr	r2, [pc, #176]	; (80045e4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8004534:	fba2 2303 	umull	r2, r3, r2, r3
 8004538:	085b      	lsrs	r3, r3, #1
 800453a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800453c:	e040      	b.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800453e:	4b26      	ldr	r3, [pc, #152]	; (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800454a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800454e:	d108      	bne.n	8004562 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 800455a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800455e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004560:	e01f      	b.n	80045a2 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004568:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800456c:	d109      	bne.n	8004582 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800456e:	4b1a      	ldr	r3, [pc, #104]	; (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 800457a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800457e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004580:	e00f      	b.n	80045a2 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004588:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800458c:	d11a      	bne.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800458e:	4b12      	ldr	r3, [pc, #72]	; (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d014      	beq.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 800459a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800459e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80045a0:	e010      	b.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80045a2:	e00f      	b.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80045a4:	f7ff fe7c 	bl	80042a0 <HAL_RCC_GetPCLK2Freq>
 80045a8:	4602      	mov	r2, r0
 80045aa:	4b0b      	ldr	r3, [pc, #44]	; (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	0b9b      	lsrs	r3, r3, #14
 80045b0:	f003 0303 	and.w	r3, r3, #3
 80045b4:	3301      	adds	r3, #1
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045bc:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80045be:	e002      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80045c0:	bf00      	nop
 80045c2:	e000      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80045c4:	bf00      	nop
    }
  }
  return (frequency);
 80045c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3734      	adds	r7, #52	; 0x34
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd90      	pop	{r4, r7, pc}
 80045d0:	08006d50 	.word	0x08006d50
 80045d4:	08006d60 	.word	0x08006d60
 80045d8:	40021000 	.word	0x40021000
 80045dc:	007a1200 	.word	0x007a1200
 80045e0:	003d0900 	.word	0x003d0900
 80045e4:	aaaaaaab 	.word	0xaaaaaaab

080045e8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80045f0:	2300      	movs	r3, #0
 80045f2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e084      	b.n	8004708 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	7c5b      	ldrb	r3, [r3, #17]
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b00      	cmp	r3, #0
 8004606:	d105      	bne.n	8004614 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fc fc40 	bl	8000e94 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 fbd0 	bl	8004dc0 <HAL_RTC_WaitForSynchro>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d004      	beq.n	8004630 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2204      	movs	r2, #4
 800462a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e06b      	b.n	8004708 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f000 fc89 	bl	8004f48 <RTC_EnterInitMode>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d004      	beq.n	8004646 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2204      	movs	r2, #4
 8004640:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e060      	b.n	8004708 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0207 	bic.w	r2, r2, #7
 8004654:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d005      	beq.n	800466a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800465e:	4b2c      	ldr	r3, [pc, #176]	; (8004710 <HAL_RTC_Init+0x128>)
 8004660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004662:	4a2b      	ldr	r2, [pc, #172]	; (8004710 <HAL_RTC_Init+0x128>)
 8004664:	f023 0301 	bic.w	r3, r3, #1
 8004668:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800466a:	4b29      	ldr	r3, [pc, #164]	; (8004710 <HAL_RTC_Init+0x128>)
 800466c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	4926      	ldr	r1, [pc, #152]	; (8004710 <HAL_RTC_Init+0x128>)
 8004678:	4313      	orrs	r3, r2
 800467a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004684:	d003      	beq.n	800468e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	60fb      	str	r3, [r7, #12]
 800468c:	e00e      	b.n	80046ac <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800468e:	2001      	movs	r0, #1
 8004690:	f7ff feee 	bl	8004470 <HAL_RCCEx_GetPeriphCLKFreq>
 8004694:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d104      	bne.n	80046a6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2204      	movs	r2, #4
 80046a0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e030      	b.n	8004708 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	3b01      	subs	r3, #1
 80046aa:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f023 010f 	bic.w	r1, r3, #15
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	0c1a      	lsrs	r2, r3, #16
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	0c1b      	lsrs	r3, r3, #16
 80046ca:	041b      	lsls	r3, r3, #16
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	b291      	uxth	r1, r2
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	6812      	ldr	r2, [r2, #0]
 80046d4:	430b      	orrs	r3, r1
 80046d6:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 fc5d 	bl	8004f98 <RTC_ExitInitMode>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d004      	beq.n	80046ee <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2204      	movs	r2, #4
 80046e8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e00c      	b.n	8004708 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2201      	movs	r2, #1
 80046fe:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8004706:	2300      	movs	r3, #0
  }
}
 8004708:	4618      	mov	r0, r3
 800470a:	3710      	adds	r7, #16
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	40006c00 	.word	0x40006c00

08004714 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004714:	b590      	push	{r4, r7, lr}
 8004716:	b087      	sub	sp, #28
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	617b      	str	r3, [r7, #20]
 8004724:	2300      	movs	r3, #0
 8004726:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <HAL_RTC_SetTime+0x20>
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d101      	bne.n	8004738 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e080      	b.n	800483a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	7c1b      	ldrb	r3, [r3, #16]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d101      	bne.n	8004744 <HAL_RTC_SetTime+0x30>
 8004740:	2302      	movs	r3, #2
 8004742:	e07a      	b.n	800483a <HAL_RTC_SetTime+0x126>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2201      	movs	r2, #1
 8004748:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2202      	movs	r2, #2
 800474e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d113      	bne.n	800477e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	461a      	mov	r2, r3
 800475c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004760:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	785b      	ldrb	r3, [r3, #1]
 8004768:	4619      	mov	r1, r3
 800476a:	460b      	mov	r3, r1
 800476c:	011b      	lsls	r3, r3, #4
 800476e:	1a5b      	subs	r3, r3, r1
 8004770:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004772:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004778:	4413      	add	r3, r2
 800477a:	617b      	str	r3, [r7, #20]
 800477c:	e01e      	b.n	80047bc <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	4618      	mov	r0, r3
 8004784:	f000 fc4d 	bl	8005022 <RTC_Bcd2ToByte>
 8004788:	4603      	mov	r3, r0
 800478a:	461a      	mov	r2, r3
 800478c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004790:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	785b      	ldrb	r3, [r3, #1]
 8004798:	4618      	mov	r0, r3
 800479a:	f000 fc42 	bl	8005022 <RTC_Bcd2ToByte>
 800479e:	4603      	mov	r3, r0
 80047a0:	461a      	mov	r2, r3
 80047a2:	4613      	mov	r3, r2
 80047a4:	011b      	lsls	r3, r3, #4
 80047a6:	1a9b      	subs	r3, r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80047aa:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	789b      	ldrb	r3, [r3, #2]
 80047b0:	4618      	mov	r0, r3
 80047b2:	f000 fc36 	bl	8005022 <RTC_Bcd2ToByte>
 80047b6:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80047b8:	4423      	add	r3, r4
 80047ba:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80047bc:	6979      	ldr	r1, [r7, #20]
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f000 fb5b 	bl	8004e7a <RTC_WriteTimeCounter>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d007      	beq.n	80047da <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2204      	movs	r2, #4
 80047ce:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e02f      	b.n	800483a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f022 0205 	bic.w	r2, r2, #5
 80047e8:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f000 fb6c 	bl	8004ec8 <RTC_ReadAlarmCounter>
 80047f0:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f8:	d018      	beq.n	800482c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d214      	bcs.n	800482c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004808:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800480c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800480e:	6939      	ldr	r1, [r7, #16]
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f000 fb72 	bl	8004efa <RTC_WriteAlarmCounter>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d007      	beq.n	800482c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2204      	movs	r2, #4
 8004820:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e006      	b.n	800483a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2201      	movs	r2, #1
 8004830:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004838:	2300      	movs	r3, #0
  }
}
 800483a:	4618      	mov	r0, r3
 800483c:	371c      	adds	r7, #28
 800483e:	46bd      	mov	sp, r7
 8004840:	bd90      	pop	{r4, r7, pc}
	...

08004844 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b088      	sub	sp, #32
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	61bb      	str	r3, [r7, #24]
 8004854:	2300      	movs	r3, #0
 8004856:	61fb      	str	r3, [r7, #28]
 8004858:	2300      	movs	r3, #0
 800485a:	617b      	str	r3, [r7, #20]
 800485c:	2300      	movs	r3, #0
 800485e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d002      	beq.n	800486c <HAL_RTC_GetTime+0x28>
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d101      	bne.n	8004870 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e0b5      	b.n	80049dc <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f003 0304 	and.w	r3, r3, #4
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e0ac      	b.n	80049dc <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f000 fac9 	bl	8004e1a <RTC_ReadTimeCounter>
 8004888:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	4a55      	ldr	r2, [pc, #340]	; (80049e4 <HAL_RTC_GetTime+0x1a0>)
 800488e:	fba2 2303 	umull	r2, r3, r2, r3
 8004892:	0adb      	lsrs	r3, r3, #11
 8004894:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8004896:	69ba      	ldr	r2, [r7, #24]
 8004898:	4b52      	ldr	r3, [pc, #328]	; (80049e4 <HAL_RTC_GetTime+0x1a0>)
 800489a:	fba3 1302 	umull	r1, r3, r3, r2
 800489e:	0adb      	lsrs	r3, r3, #11
 80048a0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80048a4:	fb01 f303 	mul.w	r3, r1, r3
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	4a4f      	ldr	r2, [pc, #316]	; (80049e8 <HAL_RTC_GetTime+0x1a4>)
 80048ac:	fba2 2303 	umull	r2, r3, r2, r3
 80048b0:	095b      	lsrs	r3, r3, #5
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	4a4a      	ldr	r2, [pc, #296]	; (80049e4 <HAL_RTC_GetTime+0x1a0>)
 80048bc:	fba2 1203 	umull	r1, r2, r2, r3
 80048c0:	0ad2      	lsrs	r2, r2, #11
 80048c2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80048c6:	fb01 f202 	mul.w	r2, r1, r2
 80048ca:	1a9a      	subs	r2, r3, r2
 80048cc:	4b46      	ldr	r3, [pc, #280]	; (80049e8 <HAL_RTC_GetTime+0x1a4>)
 80048ce:	fba3 1302 	umull	r1, r3, r3, r2
 80048d2:	0959      	lsrs	r1, r3, #5
 80048d4:	460b      	mov	r3, r1
 80048d6:	011b      	lsls	r3, r3, #4
 80048d8:	1a5b      	subs	r3, r3, r1
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	1ad1      	subs	r1, r2, r3
 80048de:	b2ca      	uxtb	r2, r1
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	2b17      	cmp	r3, #23
 80048e8:	d955      	bls.n	8004996 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	4a3f      	ldr	r2, [pc, #252]	; (80049ec <HAL_RTC_GetTime+0x1a8>)
 80048ee:	fba2 2303 	umull	r2, r3, r2, r3
 80048f2:	091b      	lsrs	r3, r3, #4
 80048f4:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80048f6:	6939      	ldr	r1, [r7, #16]
 80048f8:	4b3c      	ldr	r3, [pc, #240]	; (80049ec <HAL_RTC_GetTime+0x1a8>)
 80048fa:	fba3 2301 	umull	r2, r3, r3, r1
 80048fe:	091a      	lsrs	r2, r3, #4
 8004900:	4613      	mov	r3, r2
 8004902:	005b      	lsls	r3, r3, #1
 8004904:	4413      	add	r3, r2
 8004906:	00db      	lsls	r3, r3, #3
 8004908:	1aca      	subs	r2, r1, r3
 800490a:	b2d2      	uxtb	r2, r2
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004910:	68f8      	ldr	r0, [r7, #12]
 8004912:	f000 fad9 	bl	8004ec8 <RTC_ReadAlarmCounter>
 8004916:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800491e:	d008      	beq.n	8004932 <HAL_RTC_GetTime+0xee>
 8004920:	69fa      	ldr	r2, [r7, #28]
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	429a      	cmp	r2, r3
 8004926:	d904      	bls.n	8004932 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8004928:	69fa      	ldr	r2, [r7, #28]
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	61fb      	str	r3, [r7, #28]
 8004930:	e002      	b.n	8004938 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8004932:	f04f 33ff 	mov.w	r3, #4294967295
 8004936:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	4a2d      	ldr	r2, [pc, #180]	; (80049f0 <HAL_RTC_GetTime+0x1ac>)
 800493c:	fb02 f303 	mul.w	r3, r2, r3
 8004940:	69ba      	ldr	r2, [r7, #24]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004946:	69b9      	ldr	r1, [r7, #24]
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f000 fa96 	bl	8004e7a <RTC_WriteTimeCounter>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d001      	beq.n	8004958 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e041      	b.n	80049dc <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800495e:	d00c      	beq.n	800497a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8004960:	69fa      	ldr	r2, [r7, #28]
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	4413      	add	r3, r2
 8004966:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004968:	69f9      	ldr	r1, [r7, #28]
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f000 fac5 	bl	8004efa <RTC_WriteAlarmCounter>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00a      	beq.n	800498c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e030      	b.n	80049dc <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800497a:	69f9      	ldr	r1, [r7, #28]
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 fabc 	bl	8004efa <RTC_WriteAlarmCounter>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d001      	beq.n	800498c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e027      	b.n	80049dc <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 800498c:	6979      	ldr	r1, [r7, #20]
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f000 fb64 	bl	800505c <RTC_DateUpdate>
 8004994:	e003      	b.n	800499e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	b2da      	uxtb	r2, r3
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d01a      	beq.n	80049da <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	4618      	mov	r0, r3
 80049aa:	f000 fb1d 	bl	8004fe8 <RTC_ByteToBcd2>
 80049ae:	4603      	mov	r3, r0
 80049b0:	461a      	mov	r2, r3
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	785b      	ldrb	r3, [r3, #1]
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 fb14 	bl	8004fe8 <RTC_ByteToBcd2>
 80049c0:	4603      	mov	r3, r0
 80049c2:	461a      	mov	r2, r3
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	789b      	ldrb	r3, [r3, #2]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f000 fb0b 	bl	8004fe8 <RTC_ByteToBcd2>
 80049d2:	4603      	mov	r3, r0
 80049d4:	461a      	mov	r2, r3
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3720      	adds	r7, #32
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	91a2b3c5 	.word	0x91a2b3c5
 80049e8:	88888889 	.word	0x88888889
 80049ec:	aaaaaaab 	.word	0xaaaaaaab
 80049f0:	00015180 	.word	0x00015180

080049f4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b088      	sub	sp, #32
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8004a00:	2300      	movs	r3, #0
 8004a02:	61fb      	str	r3, [r7, #28]
 8004a04:	2300      	movs	r3, #0
 8004a06:	61bb      	str	r3, [r7, #24]
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d002      	beq.n	8004a18 <HAL_RTC_SetDate+0x24>
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d101      	bne.n	8004a1c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e097      	b.n	8004b4c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	7c1b      	ldrb	r3, [r3, #16]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d101      	bne.n	8004a28 <HAL_RTC_SetDate+0x34>
 8004a24:	2302      	movs	r3, #2
 8004a26:	e091      	b.n	8004b4c <HAL_RTC_SetDate+0x158>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2202      	movs	r2, #2
 8004a32:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d10c      	bne.n	8004a54 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	78da      	ldrb	r2, [r3, #3]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	785a      	ldrb	r2, [r3, #1]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	789a      	ldrb	r2, [r3, #2]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	739a      	strb	r2, [r3, #14]
 8004a52:	e01a      	b.n	8004a8a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	78db      	ldrb	r3, [r3, #3]
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f000 fae2 	bl	8005022 <RTC_Bcd2ToByte>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	461a      	mov	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	785b      	ldrb	r3, [r3, #1]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 fad9 	bl	8005022 <RTC_Bcd2ToByte>
 8004a70:	4603      	mov	r3, r0
 8004a72:	461a      	mov	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	789b      	ldrb	r3, [r3, #2]
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f000 fad0 	bl	8005022 <RTC_Bcd2ToByte>
 8004a82:	4603      	mov	r3, r0
 8004a84:	461a      	mov	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	7bdb      	ldrb	r3, [r3, #15]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	7b59      	ldrb	r1, [r3, #13]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	7b9b      	ldrb	r3, [r3, #14]
 8004a98:	461a      	mov	r2, r3
 8004a9a:	f000 fbbb 	bl	8005214 <RTC_WeekDayNum>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	7b1a      	ldrb	r2, [r3, #12]
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f000 f9b3 	bl	8004e1a <RTC_ReadTimeCounter>
 8004ab4:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	4a26      	ldr	r2, [pc, #152]	; (8004b54 <HAL_RTC_SetDate+0x160>)
 8004aba:	fba2 2303 	umull	r2, r3, r2, r3
 8004abe:	0adb      	lsrs	r3, r3, #11
 8004ac0:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	2b18      	cmp	r3, #24
 8004ac6:	d93a      	bls.n	8004b3e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	4a23      	ldr	r2, [pc, #140]	; (8004b58 <HAL_RTC_SetDate+0x164>)
 8004acc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad0:	091b      	lsrs	r3, r3, #4
 8004ad2:	4a22      	ldr	r2, [pc, #136]	; (8004b5c <HAL_RTC_SetDate+0x168>)
 8004ad4:	fb02 f303 	mul.w	r3, r2, r3
 8004ad8:	69fa      	ldr	r2, [r7, #28]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004ade:	69f9      	ldr	r1, [r7, #28]
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 f9ca 	bl	8004e7a <RTC_WriteTimeCounter>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d007      	beq.n	8004afc <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2204      	movs	r2, #4
 8004af0:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e027      	b.n	8004b4c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 f9e3 	bl	8004ec8 <RTC_ReadAlarmCounter>
 8004b02:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0a:	d018      	beq.n	8004b3e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d214      	bcs.n	8004b3e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004b1a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004b1e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004b20:	69b9      	ldr	r1, [r7, #24]
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f000 f9e9 	bl	8004efa <RTC_WriteAlarmCounter>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d007      	beq.n	8004b3e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2204      	movs	r2, #4
 8004b32:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e006      	b.n	8004b4c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2201      	movs	r2, #1
 8004b42:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3720      	adds	r7, #32
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	91a2b3c5 	.word	0x91a2b3c5
 8004b58:	aaaaaaab 	.word	0xaaaaaaab
 8004b5c:	00015180 	.word	0x00015180

08004b60 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8004b6c:	f107 0314 	add.w	r3, r7, #20
 8004b70:	2100      	movs	r1, #0
 8004b72:	460a      	mov	r2, r1
 8004b74:	801a      	strh	r2, [r3, #0]
 8004b76:	460a      	mov	r2, r1
 8004b78:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d002      	beq.n	8004b86 <HAL_RTC_GetDate+0x26>
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e03a      	b.n	8004c00 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8004b8a:	f107 0314 	add.w	r3, r7, #20
 8004b8e:	2200      	movs	r2, #0
 8004b90:	4619      	mov	r1, r3
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f7ff fe56 	bl	8004844 <HAL_RTC_GetTime>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d001      	beq.n	8004ba2 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e02e      	b.n	8004c00 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	7b1a      	ldrb	r2, [r3, #12]
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	7bda      	ldrb	r2, [r3, #15]
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	7b5a      	ldrb	r2, [r3, #13]
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	7b9a      	ldrb	r2, [r3, #14]
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d01a      	beq.n	8004bfe <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	78db      	ldrb	r3, [r3, #3]
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f000 fa0b 	bl	8004fe8 <RTC_ByteToBcd2>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	785b      	ldrb	r3, [r3, #1]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f000 fa02 	bl	8004fe8 <RTC_ByteToBcd2>
 8004be4:	4603      	mov	r3, r0
 8004be6:	461a      	mov	r2, r3
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	789b      	ldrb	r3, [r3, #2]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f000 f9f9 	bl	8004fe8 <RTC_ByteToBcd2>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3718      	adds	r7, #24
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004c08:	b590      	push	{r4, r7, lr}
 8004c0a:	b089      	sub	sp, #36	; 0x24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8004c14:	2300      	movs	r3, #0
 8004c16:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8004c18:	f107 0314 	add.w	r3, r7, #20
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	460a      	mov	r2, r1
 8004c20:	801a      	strh	r2, [r3, #0]
 8004c22:	460a      	mov	r2, r1
 8004c24:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d002      	beq.n	8004c32 <HAL_RTC_SetAlarm_IT+0x2a>
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d101      	bne.n	8004c36 <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e096      	b.n	8004d64 <HAL_RTC_SetAlarm_IT+0x15c>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	7c1b      	ldrb	r3, [r3, #16]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d101      	bne.n	8004c42 <HAL_RTC_SetAlarm_IT+0x3a>
 8004c3e:	2302      	movs	r3, #2
 8004c40:	e090      	b.n	8004d64 <HAL_RTC_SetAlarm_IT+0x15c>
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2201      	movs	r2, #1
 8004c46:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8004c4e:	f107 0314 	add.w	r3, r7, #20
 8004c52:	2200      	movs	r2, #0
 8004c54:	4619      	mov	r1, r3
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f7ff fdf4 	bl	8004844 <HAL_RTC_GetTime>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e07e      	b.n	8004d64 <HAL_RTC_SetAlarm_IT+0x15c>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004c66:	7d3b      	ldrb	r3, [r7, #20]
 8004c68:	461a      	mov	r2, r3
 8004c6a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004c6e:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8004c72:	7d7b      	ldrb	r3, [r7, #21]
 8004c74:	4619      	mov	r1, r3
 8004c76:	460b      	mov	r3, r1
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	1a5b      	subs	r3, r3, r1
 8004c7c:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004c7e:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8004c80:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004c82:	4413      	add	r3, r2
 8004c84:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d113      	bne.n	8004cb4 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	781b      	ldrb	r3, [r3, #0]
 8004c90:	461a      	mov	r2, r3
 8004c92:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004c96:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	785b      	ldrb	r3, [r3, #1]
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	011b      	lsls	r3, r3, #4
 8004ca4:	1a5b      	subs	r3, r3, r1
 8004ca6:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004ca8:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8004caa:	68ba      	ldr	r2, [r7, #8]
 8004cac:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004cae:	4413      	add	r3, r2
 8004cb0:	61fb      	str	r3, [r7, #28]
 8004cb2:	e01e      	b.n	8004cf2 <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f000 f9b2 	bl	8005022 <RTC_Bcd2ToByte>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004cc6:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	785b      	ldrb	r3, [r3, #1]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f000 f9a7 	bl	8005022 <RTC_Bcd2ToByte>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	4613      	mov	r3, r2
 8004cda:	011b      	lsls	r3, r3, #4
 8004cdc:	1a9b      	subs	r3, r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8004ce0:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	789b      	ldrb	r3, [r3, #2]
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f000 f99b 	bl	8005022 <RTC_Bcd2ToByte>
 8004cec:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8004cee:	4423      	add	r3, r4
 8004cf0:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8004cf2:	69fa      	ldr	r2, [r7, #28]
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d205      	bcs.n	8004d06 <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004d00:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004d04:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004d06:	69f9      	ldr	r1, [r7, #28]
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	f000 f8f6 	bl	8004efa <RTC_WriteAlarmCounter>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d007      	beq.n	8004d24 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2204      	movs	r2, #4
 8004d18:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e01f      	b.n	8004d64 <HAL_RTC_SetAlarm_IT+0x15c>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f06f 0202 	mvn.w	r2, #2
 8004d2c:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f042 0202 	orr.w	r2, r2, #2
 8004d3c:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004d3e:	4b0b      	ldr	r3, [pc, #44]	; (8004d6c <HAL_RTC_SetAlarm_IT+0x164>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a0a      	ldr	r2, [pc, #40]	; (8004d6c <HAL_RTC_SetAlarm_IT+0x164>)
 8004d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d48:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004d4a:	4b08      	ldr	r3, [pc, #32]	; (8004d6c <HAL_RTC_SetAlarm_IT+0x164>)
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	4a07      	ldr	r2, [pc, #28]	; (8004d6c <HAL_RTC_SetAlarm_IT+0x164>)
 8004d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d54:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004d62:	2300      	movs	r3, #0
  }
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3724      	adds	r7, #36	; 0x24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd90      	pop	{r4, r7, pc}
 8004d6c:	40010400 	.word	0x40010400

08004d70 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00e      	beq.n	8004da4 <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d007      	beq.n	8004da4 <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f7fb fe76 	bl	8000a86 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f06f 0202 	mvn.w	r2, #2
 8004da2:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004da4:	4b05      	ldr	r3, [pc, #20]	; (8004dbc <HAL_RTC_AlarmIRQHandler+0x4c>)
 8004da6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004daa:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	745a      	strb	r2, [r3, #17]
}
 8004db2:	bf00      	nop
 8004db4:	3708      	adds	r7, #8
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	40010400 	.word	0x40010400

08004dc0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e01d      	b.n	8004e12 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f022 0208 	bic.w	r2, r2, #8
 8004de4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004de6:	f7fe fac9 	bl	800337c <HAL_GetTick>
 8004dea:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004dec:	e009      	b.n	8004e02 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004dee:	f7fe fac5 	bl	800337c <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004dfc:	d901      	bls.n	8004e02 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e007      	b.n	8004e12 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f003 0308 	and.w	r3, r3, #8
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d0ee      	beq.n	8004dee <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3710      	adds	r7, #16
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8004e1a:	b480      	push	{r7}
 8004e1c:	b087      	sub	sp, #28
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	827b      	strh	r3, [r7, #18]
 8004e26:	2300      	movs	r3, #0
 8004e28:	823b      	strh	r3, [r7, #16]
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	69db      	ldr	r3, [r3, #28]
 8004e40:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	699b      	ldr	r3, [r3, #24]
 8004e48:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8004e4a:	8a7a      	ldrh	r2, [r7, #18]
 8004e4c:	8a3b      	ldrh	r3, [r7, #16]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d008      	beq.n	8004e64 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8004e52:	8a3b      	ldrh	r3, [r7, #16]
 8004e54:	041a      	lsls	r2, r3, #16
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	69db      	ldr	r3, [r3, #28]
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	617b      	str	r3, [r7, #20]
 8004e62:	e004      	b.n	8004e6e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8004e64:	8a7b      	ldrh	r3, [r7, #18]
 8004e66:	041a      	lsls	r2, r3, #16
 8004e68:	89fb      	ldrh	r3, [r7, #14]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8004e6e:	697b      	ldr	r3, [r7, #20]
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	371c      	adds	r7, #28
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bc80      	pop	{r7}
 8004e78:	4770      	bx	lr

08004e7a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b084      	sub	sp, #16
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
 8004e82:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e84:	2300      	movs	r3, #0
 8004e86:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f000 f85d 	bl	8004f48 <RTC_EnterInitMode>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d002      	beq.n	8004e9a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	73fb      	strb	r3, [r7, #15]
 8004e98:	e011      	b.n	8004ebe <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	683a      	ldr	r2, [r7, #0]
 8004ea0:	0c12      	lsrs	r2, r2, #16
 8004ea2:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	683a      	ldr	r2, [r7, #0]
 8004eaa:	b292      	uxth	r2, r2
 8004eac:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 f872 	bl	8004f98 <RTC_ExitInitMode>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d001      	beq.n	8004ebe <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b085      	sub	sp, #20
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	81fb      	strh	r3, [r7, #14]
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee6:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8004ee8:	89fb      	ldrh	r3, [r7, #14]
 8004eea:	041a      	lsls	r2, r3, #16
 8004eec:	89bb      	ldrh	r3, [r7, #12]
 8004eee:	4313      	orrs	r3, r2
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bc80      	pop	{r7}
 8004ef8:	4770      	bx	lr

08004efa <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b084      	sub	sp, #16
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
 8004f02:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f04:	2300      	movs	r3, #0
 8004f06:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 f81d 	bl	8004f48 <RTC_EnterInitMode>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d002      	beq.n	8004f1a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	73fb      	strb	r3, [r7, #15]
 8004f18:	e011      	b.n	8004f3e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	683a      	ldr	r2, [r7, #0]
 8004f20:	0c12      	lsrs	r2, r2, #16
 8004f22:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	b292      	uxth	r2, r2
 8004f2c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 f832 	bl	8004f98 <RTC_ExitInitMode>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3710      	adds	r7, #16
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f50:	2300      	movs	r3, #0
 8004f52:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8004f54:	f7fe fa12 	bl	800337c <HAL_GetTick>
 8004f58:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004f5a:	e009      	b.n	8004f70 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004f5c:	f7fe fa0e 	bl	800337c <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f6a:	d901      	bls.n	8004f70 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e00f      	b.n	8004f90 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f003 0320 	and.w	r3, r3, #32
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0ee      	beq.n	8004f5c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685a      	ldr	r2, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f042 0210 	orr.w	r2, r2, #16
 8004f8c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	685a      	ldr	r2, [r3, #4]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f022 0210 	bic.w	r2, r2, #16
 8004fb2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004fb4:	f7fe f9e2 	bl	800337c <HAL_GetTick>
 8004fb8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004fba:	e009      	b.n	8004fd0 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004fbc:	f7fe f9de 	bl	800337c <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fca:	d901      	bls.n	8004fd0 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e007      	b.n	8004fe0 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f003 0320 	and.w	r3, r3, #32
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0ee      	beq.n	8004fbc <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b085      	sub	sp, #20
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	4603      	mov	r3, r0
 8004ff0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8004ff6:	e005      	b.n	8005004 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8004ffe:	79fb      	ldrb	r3, [r7, #7]
 8005000:	3b0a      	subs	r3, #10
 8005002:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8005004:	79fb      	ldrb	r3, [r7, #7]
 8005006:	2b09      	cmp	r3, #9
 8005008:	d8f6      	bhi.n	8004ff8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	b2db      	uxtb	r3, r3
 800500e:	011b      	lsls	r3, r3, #4
 8005010:	b2da      	uxtb	r2, r3
 8005012:	79fb      	ldrb	r3, [r7, #7]
 8005014:	4313      	orrs	r3, r2
 8005016:	b2db      	uxtb	r3, r3
}
 8005018:	4618      	mov	r0, r3
 800501a:	3714      	adds	r7, #20
 800501c:	46bd      	mov	sp, r7
 800501e:	bc80      	pop	{r7}
 8005020:	4770      	bx	lr

08005022 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005022:	b480      	push	{r7}
 8005024:	b085      	sub	sp, #20
 8005026:	af00      	add	r7, sp, #0
 8005028:	4603      	mov	r3, r0
 800502a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005030:	79fb      	ldrb	r3, [r7, #7]
 8005032:	091b      	lsrs	r3, r3, #4
 8005034:	b2db      	uxtb	r3, r3
 8005036:	461a      	mov	r2, r3
 8005038:	4613      	mov	r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	4413      	add	r3, r2
 800503e:	005b      	lsls	r3, r3, #1
 8005040:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005042:	79fb      	ldrb	r3, [r7, #7]
 8005044:	f003 030f 	and.w	r3, r3, #15
 8005048:	b2da      	uxtb	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	b2db      	uxtb	r3, r3
 800504e:	4413      	add	r3, r2
 8005050:	b2db      	uxtb	r3, r3
}
 8005052:	4618      	mov	r0, r3
 8005054:	3714      	adds	r7, #20
 8005056:	46bd      	mov	sp, r7
 8005058:	bc80      	pop	{r7}
 800505a:	4770      	bx	lr

0800505c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8005066:	2300      	movs	r3, #0
 8005068:	617b      	str	r3, [r7, #20]
 800506a:	2300      	movs	r3, #0
 800506c:	613b      	str	r3, [r7, #16]
 800506e:	2300      	movs	r3, #0
 8005070:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	7bdb      	ldrb	r3, [r3, #15]
 800507a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	7b5b      	ldrb	r3, [r3, #13]
 8005080:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	7b9b      	ldrb	r3, [r3, #14]
 8005086:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8005088:	2300      	movs	r3, #0
 800508a:	60bb      	str	r3, [r7, #8]
 800508c:	e06f      	b.n	800516e <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	2b01      	cmp	r3, #1
 8005092:	d011      	beq.n	80050b8 <RTC_DateUpdate+0x5c>
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	2b03      	cmp	r3, #3
 8005098:	d00e      	beq.n	80050b8 <RTC_DateUpdate+0x5c>
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	2b05      	cmp	r3, #5
 800509e:	d00b      	beq.n	80050b8 <RTC_DateUpdate+0x5c>
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	2b07      	cmp	r3, #7
 80050a4:	d008      	beq.n	80050b8 <RTC_DateUpdate+0x5c>
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	2b08      	cmp	r3, #8
 80050aa:	d005      	beq.n	80050b8 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	2b0a      	cmp	r3, #10
 80050b0:	d002      	beq.n	80050b8 <RTC_DateUpdate+0x5c>
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	2b0c      	cmp	r3, #12
 80050b6:	d117      	bne.n	80050e8 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2b1e      	cmp	r3, #30
 80050bc:	d803      	bhi.n	80050c6 <RTC_DateUpdate+0x6a>
      {
        day++;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	3301      	adds	r3, #1
 80050c2:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80050c4:	e050      	b.n	8005168 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	2b0c      	cmp	r3, #12
 80050ca:	d005      	beq.n	80050d8 <RTC_DateUpdate+0x7c>
        {
          month++;
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	3301      	adds	r3, #1
 80050d0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80050d2:	2301      	movs	r3, #1
 80050d4:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80050d6:	e047      	b.n	8005168 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80050d8:	2301      	movs	r3, #1
 80050da:	613b      	str	r3, [r7, #16]
          day = 1U;
 80050dc:	2301      	movs	r3, #1
 80050de:	60fb      	str	r3, [r7, #12]
          year++;
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	3301      	adds	r3, #1
 80050e4:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80050e6:	e03f      	b.n	8005168 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	2b04      	cmp	r3, #4
 80050ec:	d008      	beq.n	8005100 <RTC_DateUpdate+0xa4>
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	2b06      	cmp	r3, #6
 80050f2:	d005      	beq.n	8005100 <RTC_DateUpdate+0xa4>
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	2b09      	cmp	r3, #9
 80050f8:	d002      	beq.n	8005100 <RTC_DateUpdate+0xa4>
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	2b0b      	cmp	r3, #11
 80050fe:	d10c      	bne.n	800511a <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2b1d      	cmp	r3, #29
 8005104:	d803      	bhi.n	800510e <RTC_DateUpdate+0xb2>
      {
        day++;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	3301      	adds	r3, #1
 800510a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800510c:	e02c      	b.n	8005168 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	3301      	adds	r3, #1
 8005112:	613b      	str	r3, [r7, #16]
        day = 1U;
 8005114:	2301      	movs	r3, #1
 8005116:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8005118:	e026      	b.n	8005168 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	2b02      	cmp	r3, #2
 800511e:	d123      	bne.n	8005168 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2b1b      	cmp	r3, #27
 8005124:	d803      	bhi.n	800512e <RTC_DateUpdate+0xd2>
      {
        day++;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	3301      	adds	r3, #1
 800512a:	60fb      	str	r3, [r7, #12]
 800512c:	e01c      	b.n	8005168 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2b1c      	cmp	r3, #28
 8005132:	d111      	bne.n	8005158 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	b29b      	uxth	r3, r3
 8005138:	4618      	mov	r0, r3
 800513a:	f000 f839 	bl	80051b0 <RTC_IsLeapYear>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d003      	beq.n	800514c <RTC_DateUpdate+0xf0>
        {
          day++;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	3301      	adds	r3, #1
 8005148:	60fb      	str	r3, [r7, #12]
 800514a:	e00d      	b.n	8005168 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	3301      	adds	r3, #1
 8005150:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005152:	2301      	movs	r3, #1
 8005154:	60fb      	str	r3, [r7, #12]
 8005156:	e007      	b.n	8005168 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2b1d      	cmp	r3, #29
 800515c:	d104      	bne.n	8005168 <RTC_DateUpdate+0x10c>
      {
        month++;
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	3301      	adds	r3, #1
 8005162:	613b      	str	r3, [r7, #16]
        day = 1U;
 8005164:	2301      	movs	r3, #1
 8005166:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	3301      	adds	r3, #1
 800516c:	60bb      	str	r3, [r7, #8]
 800516e:	68ba      	ldr	r2, [r7, #8]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	429a      	cmp	r2, r3
 8005174:	d38b      	bcc.n	800508e <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	b2da      	uxtb	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	b2da      	uxtb	r2, r3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	b2da      	uxtb	r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	b2db      	uxtb	r3, r3
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	b2d2      	uxtb	r2, r2
 8005196:	4619      	mov	r1, r3
 8005198:	6978      	ldr	r0, [r7, #20]
 800519a:	f000 f83b 	bl	8005214 <RTC_WeekDayNum>
 800519e:	4603      	mov	r3, r0
 80051a0:	461a      	mov	r2, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	731a      	strb	r2, [r3, #12]
}
 80051a6:	bf00      	nop
 80051a8:	3718      	adds	r7, #24
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
	...

080051b0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	4603      	mov	r3, r0
 80051b8:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80051ba:	88fb      	ldrh	r3, [r7, #6]
 80051bc:	f003 0303 	and.w	r3, r3, #3
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80051c6:	2300      	movs	r3, #0
 80051c8:	e01d      	b.n	8005206 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80051ca:	88fb      	ldrh	r3, [r7, #6]
 80051cc:	4a10      	ldr	r2, [pc, #64]	; (8005210 <RTC_IsLeapYear+0x60>)
 80051ce:	fba2 1203 	umull	r1, r2, r2, r3
 80051d2:	0952      	lsrs	r2, r2, #5
 80051d4:	2164      	movs	r1, #100	; 0x64
 80051d6:	fb01 f202 	mul.w	r2, r1, r2
 80051da:	1a9b      	subs	r3, r3, r2
 80051dc:	b29b      	uxth	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d001      	beq.n	80051e6 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e00f      	b.n	8005206 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80051e6:	88fb      	ldrh	r3, [r7, #6]
 80051e8:	4a09      	ldr	r2, [pc, #36]	; (8005210 <RTC_IsLeapYear+0x60>)
 80051ea:	fba2 1203 	umull	r1, r2, r2, r3
 80051ee:	09d2      	lsrs	r2, r2, #7
 80051f0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80051f4:	fb01 f202 	mul.w	r2, r1, r2
 80051f8:	1a9b      	subs	r3, r3, r2
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d101      	bne.n	8005204 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8005200:	2301      	movs	r3, #1
 8005202:	e000      	b.n	8005206 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8005204:	2300      	movs	r3, #0
  }
}
 8005206:	4618      	mov	r0, r3
 8005208:	370c      	adds	r7, #12
 800520a:	46bd      	mov	sp, r7
 800520c:	bc80      	pop	{r7}
 800520e:	4770      	bx	lr
 8005210:	51eb851f 	.word	0x51eb851f

08005214 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8005214:	b480      	push	{r7}
 8005216:	b085      	sub	sp, #20
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	460b      	mov	r3, r1
 800521e:	70fb      	strb	r3, [r7, #3]
 8005220:	4613      	mov	r3, r2
 8005222:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8005224:	2300      	movs	r3, #0
 8005226:	60bb      	str	r3, [r7, #8]
 8005228:	2300      	movs	r3, #0
 800522a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8005232:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8005234:	78fb      	ldrb	r3, [r7, #3]
 8005236:	2b02      	cmp	r3, #2
 8005238:	d82d      	bhi.n	8005296 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800523a:	78fa      	ldrb	r2, [r7, #3]
 800523c:	4613      	mov	r3, r2
 800523e:	005b      	lsls	r3, r3, #1
 8005240:	4413      	add	r3, r2
 8005242:	00db      	lsls	r3, r3, #3
 8005244:	1a9b      	subs	r3, r3, r2
 8005246:	4a2c      	ldr	r2, [pc, #176]	; (80052f8 <RTC_WeekDayNum+0xe4>)
 8005248:	fba2 2303 	umull	r2, r3, r2, r3
 800524c:	085a      	lsrs	r2, r3, #1
 800524e:	78bb      	ldrb	r3, [r7, #2]
 8005250:	441a      	add	r2, r3
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	441a      	add	r2, r3
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	3b01      	subs	r3, #1
 800525a:	089b      	lsrs	r3, r3, #2
 800525c:	441a      	add	r2, r3
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	3b01      	subs	r3, #1
 8005262:	4926      	ldr	r1, [pc, #152]	; (80052fc <RTC_WeekDayNum+0xe8>)
 8005264:	fba1 1303 	umull	r1, r3, r1, r3
 8005268:	095b      	lsrs	r3, r3, #5
 800526a:	1ad2      	subs	r2, r2, r3
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	3b01      	subs	r3, #1
 8005270:	4922      	ldr	r1, [pc, #136]	; (80052fc <RTC_WeekDayNum+0xe8>)
 8005272:	fba1 1303 	umull	r1, r3, r1, r3
 8005276:	09db      	lsrs	r3, r3, #7
 8005278:	4413      	add	r3, r2
 800527a:	1d1a      	adds	r2, r3, #4
 800527c:	4b20      	ldr	r3, [pc, #128]	; (8005300 <RTC_WeekDayNum+0xec>)
 800527e:	fba3 1302 	umull	r1, r3, r3, r2
 8005282:	1ad1      	subs	r1, r2, r3
 8005284:	0849      	lsrs	r1, r1, #1
 8005286:	440b      	add	r3, r1
 8005288:	0899      	lsrs	r1, r3, #2
 800528a:	460b      	mov	r3, r1
 800528c:	00db      	lsls	r3, r3, #3
 800528e:	1a5b      	subs	r3, r3, r1
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	60fb      	str	r3, [r7, #12]
 8005294:	e029      	b.n	80052ea <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8005296:	78fa      	ldrb	r2, [r7, #3]
 8005298:	4613      	mov	r3, r2
 800529a:	005b      	lsls	r3, r3, #1
 800529c:	4413      	add	r3, r2
 800529e:	00db      	lsls	r3, r3, #3
 80052a0:	1a9b      	subs	r3, r3, r2
 80052a2:	4a15      	ldr	r2, [pc, #84]	; (80052f8 <RTC_WeekDayNum+0xe4>)
 80052a4:	fba2 2303 	umull	r2, r3, r2, r3
 80052a8:	085a      	lsrs	r2, r3, #1
 80052aa:	78bb      	ldrb	r3, [r7, #2]
 80052ac:	441a      	add	r2, r3
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	441a      	add	r2, r3
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	089b      	lsrs	r3, r3, #2
 80052b6:	441a      	add	r2, r3
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	4910      	ldr	r1, [pc, #64]	; (80052fc <RTC_WeekDayNum+0xe8>)
 80052bc:	fba1 1303 	umull	r1, r3, r1, r3
 80052c0:	095b      	lsrs	r3, r3, #5
 80052c2:	1ad2      	subs	r2, r2, r3
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	490d      	ldr	r1, [pc, #52]	; (80052fc <RTC_WeekDayNum+0xe8>)
 80052c8:	fba1 1303 	umull	r1, r3, r1, r3
 80052cc:	09db      	lsrs	r3, r3, #7
 80052ce:	4413      	add	r3, r2
 80052d0:	1c9a      	adds	r2, r3, #2
 80052d2:	4b0b      	ldr	r3, [pc, #44]	; (8005300 <RTC_WeekDayNum+0xec>)
 80052d4:	fba3 1302 	umull	r1, r3, r3, r2
 80052d8:	1ad1      	subs	r1, r2, r3
 80052da:	0849      	lsrs	r1, r1, #1
 80052dc:	440b      	add	r3, r1
 80052de:	0899      	lsrs	r1, r3, #2
 80052e0:	460b      	mov	r3, r1
 80052e2:	00db      	lsls	r3, r3, #3
 80052e4:	1a5b      	subs	r3, r3, r1
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	b2db      	uxtb	r3, r3
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bc80      	pop	{r7}
 80052f6:	4770      	bx	lr
 80052f8:	38e38e39 	.word	0x38e38e39
 80052fc:	51eb851f 	.word	0x51eb851f
 8005300:	24924925 	.word	0x24924925

08005304 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b082      	sub	sp, #8
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d101      	bne.n	8005316 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e076      	b.n	8005404 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531a:	2b00      	cmp	r3, #0
 800531c:	d108      	bne.n	8005330 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005326:	d009      	beq.n	800533c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	61da      	str	r2, [r3, #28]
 800532e:	e005      	b.n	800533c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d106      	bne.n	800535c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7fb fdc8 	bl	8000eec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2202      	movs	r2, #2
 8005360:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005372:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005384:	431a      	orrs	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800538e:	431a      	orrs	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	691b      	ldr	r3, [r3, #16]
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	431a      	orrs	r2, r3
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	431a      	orrs	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	699b      	ldr	r3, [r3, #24]
 80053a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053ac:	431a      	orrs	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053b6:	431a      	orrs	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a1b      	ldr	r3, [r3, #32]
 80053bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053c0:	ea42 0103 	orr.w	r1, r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	430a      	orrs	r2, r1
 80053d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	699b      	ldr	r3, [r3, #24]
 80053d8:	0c1a      	lsrs	r2, r3, #16
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f002 0204 	and.w	r2, r2, #4
 80053e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	69da      	ldr	r2, [r3, #28]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b088      	sub	sp, #32
 8005410:	af00      	add	r7, sp, #0
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	60b9      	str	r1, [r7, #8]
 8005416:	603b      	str	r3, [r7, #0]
 8005418:	4613      	mov	r3, r2
 800541a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800541c:	2300      	movs	r3, #0
 800541e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005426:	2b01      	cmp	r3, #1
 8005428:	d101      	bne.n	800542e <HAL_SPI_Transmit+0x22>
 800542a:	2302      	movs	r3, #2
 800542c:	e126      	b.n	800567c <HAL_SPI_Transmit+0x270>
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2201      	movs	r2, #1
 8005432:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005436:	f7fd ffa1 	bl	800337c <HAL_GetTick>
 800543a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800543c:	88fb      	ldrh	r3, [r7, #6]
 800543e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005446:	b2db      	uxtb	r3, r3
 8005448:	2b01      	cmp	r3, #1
 800544a:	d002      	beq.n	8005452 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800544c:	2302      	movs	r3, #2
 800544e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005450:	e10b      	b.n	800566a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d002      	beq.n	800545e <HAL_SPI_Transmit+0x52>
 8005458:	88fb      	ldrh	r3, [r7, #6]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d102      	bne.n	8005464 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005462:	e102      	b.n	800566a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2203      	movs	r2, #3
 8005468:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	68ba      	ldr	r2, [r7, #8]
 8005476:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	88fa      	ldrh	r2, [r7, #6]
 800547c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	88fa      	ldrh	r2, [r7, #6]
 8005482:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2200      	movs	r2, #0
 8005494:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2200      	movs	r2, #0
 800549a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2200      	movs	r2, #0
 80054a0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054aa:	d10f      	bne.n	80054cc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054ca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d6:	2b40      	cmp	r3, #64	; 0x40
 80054d8:	d007      	beq.n	80054ea <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054f2:	d14b      	bne.n	800558c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d002      	beq.n	8005502 <HAL_SPI_Transmit+0xf6>
 80054fc:	8afb      	ldrh	r3, [r7, #22]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d13e      	bne.n	8005580 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005506:	881a      	ldrh	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005512:	1c9a      	adds	r2, r3, #2
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800551c:	b29b      	uxth	r3, r3
 800551e:	3b01      	subs	r3, #1
 8005520:	b29a      	uxth	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005526:	e02b      	b.n	8005580 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	f003 0302 	and.w	r3, r3, #2
 8005532:	2b02      	cmp	r3, #2
 8005534:	d112      	bne.n	800555c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800553a:	881a      	ldrh	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005546:	1c9a      	adds	r2, r3, #2
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005550:	b29b      	uxth	r3, r3
 8005552:	3b01      	subs	r3, #1
 8005554:	b29a      	uxth	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	86da      	strh	r2, [r3, #54]	; 0x36
 800555a:	e011      	b.n	8005580 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800555c:	f7fd ff0e 	bl	800337c <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	683a      	ldr	r2, [r7, #0]
 8005568:	429a      	cmp	r2, r3
 800556a:	d803      	bhi.n	8005574 <HAL_SPI_Transmit+0x168>
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005572:	d102      	bne.n	800557a <HAL_SPI_Transmit+0x16e>
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d102      	bne.n	8005580 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800557e:	e074      	b.n	800566a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005584:	b29b      	uxth	r3, r3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1ce      	bne.n	8005528 <HAL_SPI_Transmit+0x11c>
 800558a:	e04c      	b.n	8005626 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d002      	beq.n	800559a <HAL_SPI_Transmit+0x18e>
 8005594:	8afb      	ldrh	r3, [r7, #22]
 8005596:	2b01      	cmp	r3, #1
 8005598:	d140      	bne.n	800561c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	330c      	adds	r3, #12
 80055a4:	7812      	ldrb	r2, [r2, #0]
 80055a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ac:	1c5a      	adds	r2, r3, #1
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	3b01      	subs	r3, #1
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80055c0:	e02c      	b.n	800561c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	f003 0302 	and.w	r3, r3, #2
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d113      	bne.n	80055f8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	330c      	adds	r3, #12
 80055da:	7812      	ldrb	r2, [r2, #0]
 80055dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e2:	1c5a      	adds	r2, r3, #1
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	3b01      	subs	r3, #1
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	86da      	strh	r2, [r3, #54]	; 0x36
 80055f6:	e011      	b.n	800561c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055f8:	f7fd fec0 	bl	800337c <HAL_GetTick>
 80055fc:	4602      	mov	r2, r0
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	683a      	ldr	r2, [r7, #0]
 8005604:	429a      	cmp	r2, r3
 8005606:	d803      	bhi.n	8005610 <HAL_SPI_Transmit+0x204>
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560e:	d102      	bne.n	8005616 <HAL_SPI_Transmit+0x20a>
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d102      	bne.n	800561c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	77fb      	strb	r3, [r7, #31]
          goto error;
 800561a:	e026      	b.n	800566a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005620:	b29b      	uxth	r3, r3
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1cd      	bne.n	80055c2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005626:	69ba      	ldr	r2, [r7, #24]
 8005628:	6839      	ldr	r1, [r7, #0]
 800562a:	68f8      	ldr	r0, [r7, #12]
 800562c:	f000 f8b2 	bl	8005794 <SPI_EndRxTxTransaction>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d002      	beq.n	800563c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2220      	movs	r2, #32
 800563a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d10a      	bne.n	800565a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005644:	2300      	movs	r3, #0
 8005646:	613b      	str	r3, [r7, #16]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	613b      	str	r3, [r7, #16]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	613b      	str	r3, [r7, #16]
 8005658:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	77fb      	strb	r3, [r7, #31]
 8005666:	e000      	b.n	800566a <HAL_SPI_Transmit+0x25e>
  }

error:
 8005668:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2201      	movs	r2, #1
 800566e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800567a:	7ffb      	ldrb	r3, [r7, #31]
}
 800567c:	4618      	mov	r0, r3
 800567e:	3720      	adds	r7, #32
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b088      	sub	sp, #32
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	603b      	str	r3, [r7, #0]
 8005690:	4613      	mov	r3, r2
 8005692:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005694:	f7fd fe72 	bl	800337c <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569c:	1a9b      	subs	r3, r3, r2
 800569e:	683a      	ldr	r2, [r7, #0]
 80056a0:	4413      	add	r3, r2
 80056a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80056a4:	f7fd fe6a 	bl	800337c <HAL_GetTick>
 80056a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80056aa:	4b39      	ldr	r3, [pc, #228]	; (8005790 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	015b      	lsls	r3, r3, #5
 80056b0:	0d1b      	lsrs	r3, r3, #20
 80056b2:	69fa      	ldr	r2, [r7, #28]
 80056b4:	fb02 f303 	mul.w	r3, r2, r3
 80056b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056ba:	e054      	b.n	8005766 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c2:	d050      	beq.n	8005766 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056c4:	f7fd fe5a 	bl	800337c <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	69fa      	ldr	r2, [r7, #28]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d902      	bls.n	80056da <SPI_WaitFlagStateUntilTimeout+0x56>
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d13d      	bne.n	8005756 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80056e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056f2:	d111      	bne.n	8005718 <SPI_WaitFlagStateUntilTimeout+0x94>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056fc:	d004      	beq.n	8005708 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005706:	d107      	bne.n	8005718 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005716:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800571c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005720:	d10f      	bne.n	8005742 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005740:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e017      	b.n	8005786 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d101      	bne.n	8005760 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800575c:	2300      	movs	r3, #0
 800575e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	3b01      	subs	r3, #1
 8005764:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	689a      	ldr	r2, [r3, #8]
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	4013      	ands	r3, r2
 8005770:	68ba      	ldr	r2, [r7, #8]
 8005772:	429a      	cmp	r2, r3
 8005774:	bf0c      	ite	eq
 8005776:	2301      	moveq	r3, #1
 8005778:	2300      	movne	r3, #0
 800577a:	b2db      	uxtb	r3, r3
 800577c:	461a      	mov	r2, r3
 800577e:	79fb      	ldrb	r3, [r7, #7]
 8005780:	429a      	cmp	r2, r3
 8005782:	d19b      	bne.n	80056bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3720      	adds	r7, #32
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	20000004 	.word	0x20000004

08005794 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af02      	add	r7, sp, #8
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	9300      	str	r3, [sp, #0]
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2200      	movs	r2, #0
 80057a8:	2180      	movs	r1, #128	; 0x80
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f7ff ff6a 	bl	8005684 <SPI_WaitFlagStateUntilTimeout>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d007      	beq.n	80057c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ba:	f043 0220 	orr.w	r2, r3, #32
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e000      	b.n	80057c8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3710      	adds	r7, #16
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b082      	sub	sp, #8
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d101      	bne.n	80057e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e041      	b.n	8005866 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d106      	bne.n	80057fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f7fb fc00 	bl	8000ffc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2202      	movs	r2, #2
 8005800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	3304      	adds	r3, #4
 800580c:	4619      	mov	r1, r3
 800580e:	4610      	mov	r0, r2
 8005810:	f000 fbaa 	bl	8005f68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3708      	adds	r7, #8
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}

0800586e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b086      	sub	sp, #24
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
 8005876:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e093      	b.n	80059aa <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d106      	bne.n	800589c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7fb fb68 	bl	8000f6c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2202      	movs	r2, #2
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6812      	ldr	r2, [r2, #0]
 80058ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058b2:	f023 0307 	bic.w	r3, r3, #7
 80058b6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	3304      	adds	r3, #4
 80058c0:	4619      	mov	r1, r3
 80058c2:	4610      	mov	r0, r2
 80058c4:	f000 fb50 	bl	8005f68 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058f0:	f023 0303 	bic.w	r3, r3, #3
 80058f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	689a      	ldr	r2, [r3, #8]
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	699b      	ldr	r3, [r3, #24]
 80058fe:	021b      	lsls	r3, r3, #8
 8005900:	4313      	orrs	r3, r2
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	4313      	orrs	r3, r2
 8005906:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800590e:	f023 030c 	bic.w	r3, r3, #12
 8005912:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800591a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800591e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	68da      	ldr	r2, [r3, #12]
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	69db      	ldr	r3, [r3, #28]
 8005928:	021b      	lsls	r3, r3, #8
 800592a:	4313      	orrs	r3, r2
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	4313      	orrs	r3, r2
 8005930:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	011a      	lsls	r2, r3, #4
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	031b      	lsls	r3, r3, #12
 800593e:	4313      	orrs	r3, r2
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4313      	orrs	r3, r2
 8005944:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800594c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	685a      	ldr	r2, [r3, #4]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	695b      	ldr	r3, [r3, #20]
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	4313      	orrs	r3, r2
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	4313      	orrs	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	693a      	ldr	r2, [r7, #16]
 800596e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3718      	adds	r7, #24
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <HAL_TIM_Encoder_DeInit>:
  * @brief  DeInitializes the TIM Encoder interface
  * @param  htim TIM Encoder Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b082      	sub	sp, #8
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2202      	movs	r2, #2
 80059be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	6a1a      	ldr	r2, [r3, #32]
 80059c8:	f241 1311 	movw	r3, #4369	; 0x1111
 80059cc:	4013      	ands	r3, r2
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10f      	bne.n	80059f2 <HAL_TIM_Encoder_DeInit+0x40>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	6a1a      	ldr	r2, [r3, #32]
 80059d8:	f240 4344 	movw	r3, #1092	; 0x444
 80059dc:	4013      	ands	r3, r2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d107      	bne.n	80059f2 <HAL_TIM_Encoder_DeInit+0x40>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 0201 	bic.w	r2, r2, #1
 80059f0:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Encoder_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Encoder_MspDeInit(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f7fb fb52 	bl	800109c <HAL_TIM_Encoder_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3708      	adds	r7, #8
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b084      	sub	sp, #16
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
 8005a42:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a4a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005a52:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005a5a:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005a62:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d110      	bne.n	8005a8c <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a6a:	7bfb      	ldrb	r3, [r7, #15]
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d102      	bne.n	8005a76 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005a70:	7b7b      	ldrb	r3, [r7, #13]
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d001      	beq.n	8005a7a <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e088      	b.n	8005b8c <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2202      	movs	r2, #2
 8005a7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2202      	movs	r2, #2
 8005a86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a8a:	e031      	b.n	8005af0 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	2b04      	cmp	r3, #4
 8005a90:	d110      	bne.n	8005ab4 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a92:	7bbb      	ldrb	r3, [r7, #14]
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d102      	bne.n	8005a9e <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005a98:	7b3b      	ldrb	r3, [r7, #12]
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d001      	beq.n	8005aa2 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e074      	b.n	8005b8c <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2202      	movs	r2, #2
 8005aa6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2202      	movs	r2, #2
 8005aae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ab2:	e01d      	b.n	8005af0 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ab4:	7bfb      	ldrb	r3, [r7, #15]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d108      	bne.n	8005acc <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005aba:	7bbb      	ldrb	r3, [r7, #14]
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d105      	bne.n	8005acc <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ac0:	7b7b      	ldrb	r3, [r7, #13]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d102      	bne.n	8005acc <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ac6:	7b3b      	ldrb	r3, [r7, #12]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d001      	beq.n	8005ad0 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e05d      	b.n	8005b8c <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2202      	movs	r2, #2
 8005ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2202      	movs	r2, #2
 8005adc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2202      	movs	r2, #2
 8005ae4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2202      	movs	r2, #2
 8005aec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d002      	beq.n	8005afc <HAL_TIM_Encoder_Start_IT+0xc2>
 8005af6:	2b04      	cmp	r3, #4
 8005af8:	d010      	beq.n	8005b1c <HAL_TIM_Encoder_Start_IT+0xe2>
 8005afa:	e01f      	b.n	8005b3c <HAL_TIM_Encoder_Start_IT+0x102>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2201      	movs	r2, #1
 8005b02:	2100      	movs	r1, #0
 8005b04:	4618      	mov	r0, r3
 8005b06:	f000 fc19 	bl	800633c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68da      	ldr	r2, [r3, #12]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f042 0202 	orr.w	r2, r2, #2
 8005b18:	60da      	str	r2, [r3, #12]
      break;
 8005b1a:	e02e      	b.n	8005b7a <HAL_TIM_Encoder_Start_IT+0x140>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2201      	movs	r2, #1
 8005b22:	2104      	movs	r1, #4
 8005b24:	4618      	mov	r0, r3
 8005b26:	f000 fc09 	bl	800633c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68da      	ldr	r2, [r3, #12]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f042 0204 	orr.w	r2, r2, #4
 8005b38:	60da      	str	r2, [r3, #12]
      break;
 8005b3a:	e01e      	b.n	8005b7a <HAL_TIM_Encoder_Start_IT+0x140>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2201      	movs	r2, #1
 8005b42:	2100      	movs	r1, #0
 8005b44:	4618      	mov	r0, r3
 8005b46:	f000 fbf9 	bl	800633c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	2104      	movs	r1, #4
 8005b52:	4618      	mov	r0, r3
 8005b54:	f000 fbf2 	bl	800633c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	68da      	ldr	r2, [r3, #12]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0202 	orr.w	r2, r2, #2
 8005b66:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68da      	ldr	r2, [r3, #12]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f042 0204 	orr.w	r2, r2, #4
 8005b76:	60da      	str	r2, [r3, #12]
      break;
 8005b78:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f042 0201 	orr.w	r2, r2, #1
 8005b88:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3710      	adds	r7, #16
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	f003 0302 	and.w	r3, r3, #2
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d122      	bne.n	8005bf0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	f003 0302 	and.w	r3, r3, #2
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d11b      	bne.n	8005bf0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f06f 0202 	mvn.w	r2, #2
 8005bc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	699b      	ldr	r3, [r3, #24]
 8005bce:	f003 0303 	and.w	r3, r3, #3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d003      	beq.n	8005bde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f7fa ff4c 	bl	8000a74 <HAL_TIM_IC_CaptureCallback>
 8005bdc:	e005      	b.n	8005bea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f9a7 	bl	8005f32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f000 f9ad 	bl	8005f44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	f003 0304 	and.w	r3, r3, #4
 8005bfa:	2b04      	cmp	r3, #4
 8005bfc:	d122      	bne.n	8005c44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	f003 0304 	and.w	r3, r3, #4
 8005c08:	2b04      	cmp	r3, #4
 8005c0a:	d11b      	bne.n	8005c44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f06f 0204 	mvn.w	r2, #4
 8005c14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2202      	movs	r2, #2
 8005c1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d003      	beq.n	8005c32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7fa ff22 	bl	8000a74 <HAL_TIM_IC_CaptureCallback>
 8005c30:	e005      	b.n	8005c3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 f97d 	bl	8005f32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 f983 	bl	8005f44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	f003 0308 	and.w	r3, r3, #8
 8005c4e:	2b08      	cmp	r3, #8
 8005c50:	d122      	bne.n	8005c98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	f003 0308 	and.w	r3, r3, #8
 8005c5c:	2b08      	cmp	r3, #8
 8005c5e:	d11b      	bne.n	8005c98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f06f 0208 	mvn.w	r2, #8
 8005c68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2204      	movs	r2, #4
 8005c6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	69db      	ldr	r3, [r3, #28]
 8005c76:	f003 0303 	and.w	r3, r3, #3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d003      	beq.n	8005c86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f7fa fef8 	bl	8000a74 <HAL_TIM_IC_CaptureCallback>
 8005c84:	e005      	b.n	8005c92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 f953 	bl	8005f32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f959 	bl	8005f44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	f003 0310 	and.w	r3, r3, #16
 8005ca2:	2b10      	cmp	r3, #16
 8005ca4:	d122      	bne.n	8005cec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	f003 0310 	and.w	r3, r3, #16
 8005cb0:	2b10      	cmp	r3, #16
 8005cb2:	d11b      	bne.n	8005cec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f06f 0210 	mvn.w	r2, #16
 8005cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2208      	movs	r2, #8
 8005cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	69db      	ldr	r3, [r3, #28]
 8005cca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d003      	beq.n	8005cda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f7fa fece 	bl	8000a74 <HAL_TIM_IC_CaptureCallback>
 8005cd8:	e005      	b.n	8005ce6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f929 	bl	8005f32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 f92f 	bl	8005f44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	f003 0301 	and.w	r3, r3, #1
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d10e      	bne.n	8005d18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d107      	bne.n	8005d18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f06f 0201 	mvn.w	r2, #1
 8005d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 f904 	bl	8005f20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d22:	2b80      	cmp	r3, #128	; 0x80
 8005d24:	d10e      	bne.n	8005d44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d30:	2b80      	cmp	r3, #128	; 0x80
 8005d32:	d107      	bne.n	8005d44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 fb87 	bl	8006452 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d4e:	2b40      	cmp	r3, #64	; 0x40
 8005d50:	d10e      	bne.n	8005d70 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d5c:	2b40      	cmp	r3, #64	; 0x40
 8005d5e:	d107      	bne.n	8005d70 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 f8f3 	bl	8005f56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	f003 0320 	and.w	r3, r3, #32
 8005d7a:	2b20      	cmp	r3, #32
 8005d7c:	d10e      	bne.n	8005d9c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	f003 0320 	and.w	r3, r3, #32
 8005d88:	2b20      	cmp	r3, #32
 8005d8a:	d107      	bne.n	8005d9c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f06f 0220 	mvn.w	r2, #32
 8005d94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 fb52 	bl	8006440 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d9c:	bf00      	nop
 8005d9e:	3708      	adds	r7, #8
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d101      	bne.n	8005dbe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005dba:	2302      	movs	r3, #2
 8005dbc:	e0ac      	b.n	8005f18 <HAL_TIM_PWM_ConfigChannel+0x174>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2b0c      	cmp	r3, #12
 8005dca:	f200 809f 	bhi.w	8005f0c <HAL_TIM_PWM_ConfigChannel+0x168>
 8005dce:	a201      	add	r2, pc, #4	; (adr r2, 8005dd4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd4:	08005e09 	.word	0x08005e09
 8005dd8:	08005f0d 	.word	0x08005f0d
 8005ddc:	08005f0d 	.word	0x08005f0d
 8005de0:	08005f0d 	.word	0x08005f0d
 8005de4:	08005e49 	.word	0x08005e49
 8005de8:	08005f0d 	.word	0x08005f0d
 8005dec:	08005f0d 	.word	0x08005f0d
 8005df0:	08005f0d 	.word	0x08005f0d
 8005df4:	08005e8b 	.word	0x08005e8b
 8005df8:	08005f0d 	.word	0x08005f0d
 8005dfc:	08005f0d 	.word	0x08005f0d
 8005e00:	08005f0d 	.word	0x08005f0d
 8005e04:	08005ecb 	.word	0x08005ecb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68b9      	ldr	r1, [r7, #8]
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f000 f90c 	bl	800602c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	699a      	ldr	r2, [r3, #24]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f042 0208 	orr.w	r2, r2, #8
 8005e22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	699a      	ldr	r2, [r3, #24]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f022 0204 	bic.w	r2, r2, #4
 8005e32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	6999      	ldr	r1, [r3, #24]
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	691a      	ldr	r2, [r3, #16]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	430a      	orrs	r2, r1
 8005e44:	619a      	str	r2, [r3, #24]
      break;
 8005e46:	e062      	b.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68b9      	ldr	r1, [r7, #8]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 f952 	bl	80060f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	699a      	ldr	r2, [r3, #24]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	699a      	ldr	r2, [r3, #24]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	6999      	ldr	r1, [r3, #24]
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	021a      	lsls	r2, r3, #8
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	430a      	orrs	r2, r1
 8005e86:	619a      	str	r2, [r3, #24]
      break;
 8005e88:	e041      	b.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68b9      	ldr	r1, [r7, #8]
 8005e90:	4618      	mov	r0, r3
 8005e92:	f000 f99b 	bl	80061cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	69da      	ldr	r2, [r3, #28]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f042 0208 	orr.w	r2, r2, #8
 8005ea4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	69da      	ldr	r2, [r3, #28]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f022 0204 	bic.w	r2, r2, #4
 8005eb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	69d9      	ldr	r1, [r3, #28]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	691a      	ldr	r2, [r3, #16]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	430a      	orrs	r2, r1
 8005ec6:	61da      	str	r2, [r3, #28]
      break;
 8005ec8:	e021      	b.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68b9      	ldr	r1, [r7, #8]
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f000 f9e5 	bl	80062a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	69da      	ldr	r2, [r3, #28]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ee4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	69da      	ldr	r2, [r3, #28]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ef4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	69d9      	ldr	r1, [r3, #28]
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	691b      	ldr	r3, [r3, #16]
 8005f00:	021a      	lsls	r2, r3, #8
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	430a      	orrs	r2, r1
 8005f08:	61da      	str	r2, [r3, #28]
      break;
 8005f0a:	e000      	b.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005f0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bc80      	pop	{r7}
 8005f30:	4770      	bx	lr

08005f32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f32:	b480      	push	{r7}
 8005f34:	b083      	sub	sp, #12
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f3a:	bf00      	nop
 8005f3c:	370c      	adds	r7, #12
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bc80      	pop	{r7}
 8005f42:	4770      	bx	lr

08005f44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bc80      	pop	{r7}
 8005f54:	4770      	bx	lr

08005f56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f56:	b480      	push	{r7}
 8005f58:	b083      	sub	sp, #12
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f5e:	bf00      	nop
 8005f60:	370c      	adds	r7, #12
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bc80      	pop	{r7}
 8005f66:	4770      	bx	lr

08005f68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a29      	ldr	r2, [pc, #164]	; (8006020 <TIM_Base_SetConfig+0xb8>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d00b      	beq.n	8005f98 <TIM_Base_SetConfig+0x30>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f86:	d007      	beq.n	8005f98 <TIM_Base_SetConfig+0x30>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a26      	ldr	r2, [pc, #152]	; (8006024 <TIM_Base_SetConfig+0xbc>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d003      	beq.n	8005f98 <TIM_Base_SetConfig+0x30>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a25      	ldr	r2, [pc, #148]	; (8006028 <TIM_Base_SetConfig+0xc0>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d108      	bne.n	8005faa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	68fa      	ldr	r2, [r7, #12]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a1c      	ldr	r2, [pc, #112]	; (8006020 <TIM_Base_SetConfig+0xb8>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d00b      	beq.n	8005fca <TIM_Base_SetConfig+0x62>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fb8:	d007      	beq.n	8005fca <TIM_Base_SetConfig+0x62>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a19      	ldr	r2, [pc, #100]	; (8006024 <TIM_Base_SetConfig+0xbc>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d003      	beq.n	8005fca <TIM_Base_SetConfig+0x62>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a18      	ldr	r2, [pc, #96]	; (8006028 <TIM_Base_SetConfig+0xc0>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d108      	bne.n	8005fdc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	68fa      	ldr	r2, [r7, #12]
 8005fee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	689a      	ldr	r2, [r3, #8]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a07      	ldr	r2, [pc, #28]	; (8006020 <TIM_Base_SetConfig+0xb8>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d103      	bne.n	8006010 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	615a      	str	r2, [r3, #20]
}
 8006016:	bf00      	nop
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	bc80      	pop	{r7}
 800601e:	4770      	bx	lr
 8006020:	40012c00 	.word	0x40012c00
 8006024:	40000400 	.word	0x40000400
 8006028:	40000800 	.word	0x40000800

0800602c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800602c:	b480      	push	{r7}
 800602e:	b087      	sub	sp, #28
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	f023 0201 	bic.w	r2, r3, #1
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6a1b      	ldr	r3, [r3, #32]
 8006046:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800605a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f023 0303 	bic.w	r3, r3, #3
 8006062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	4313      	orrs	r3, r2
 800606c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f023 0302 	bic.w	r3, r3, #2
 8006074:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	4313      	orrs	r3, r2
 800607e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a1c      	ldr	r2, [pc, #112]	; (80060f4 <TIM_OC1_SetConfig+0xc8>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d10c      	bne.n	80060a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f023 0308 	bic.w	r3, r3, #8
 800608e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f023 0304 	bic.w	r3, r3, #4
 80060a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a13      	ldr	r2, [pc, #76]	; (80060f4 <TIM_OC1_SetConfig+0xc8>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d111      	bne.n	80060ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	699b      	ldr	r3, [r3, #24]
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	697a      	ldr	r2, [r7, #20]
 80060e6:	621a      	str	r2, [r3, #32]
}
 80060e8:	bf00      	nop
 80060ea:	371c      	adds	r7, #28
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bc80      	pop	{r7}
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop
 80060f4:	40012c00 	.word	0x40012c00

080060f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b087      	sub	sp, #28
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a1b      	ldr	r3, [r3, #32]
 8006106:	f023 0210 	bic.w	r2, r3, #16
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800612e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	021b      	lsls	r3, r3, #8
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	4313      	orrs	r3, r2
 800613a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	f023 0320 	bic.w	r3, r3, #32
 8006142:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	011b      	lsls	r3, r3, #4
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	4313      	orrs	r3, r2
 800614e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a1d      	ldr	r2, [pc, #116]	; (80061c8 <TIM_OC2_SetConfig+0xd0>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d10d      	bne.n	8006174 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800615e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	011b      	lsls	r3, r3, #4
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	4313      	orrs	r3, r2
 800616a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006172:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4a14      	ldr	r2, [pc, #80]	; (80061c8 <TIM_OC2_SetConfig+0xd0>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d113      	bne.n	80061a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006182:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800618a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	695b      	ldr	r3, [r3, #20]
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	693a      	ldr	r2, [r7, #16]
 8006194:	4313      	orrs	r3, r2
 8006196:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	699b      	ldr	r3, [r3, #24]
 800619c:	009b      	lsls	r3, r3, #2
 800619e:	693a      	ldr	r2, [r7, #16]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	685a      	ldr	r2, [r3, #4]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	697a      	ldr	r2, [r7, #20]
 80061bc:	621a      	str	r2, [r3, #32]
}
 80061be:	bf00      	nop
 80061c0:	371c      	adds	r7, #28
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr
 80061c8:	40012c00 	.word	0x40012c00

080061cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b087      	sub	sp, #28
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	69db      	ldr	r3, [r3, #28]
 80061f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f023 0303 	bic.w	r3, r3, #3
 8006202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	4313      	orrs	r3, r2
 800620c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006214:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	021b      	lsls	r3, r3, #8
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	4313      	orrs	r3, r2
 8006220:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a1d      	ldr	r2, [pc, #116]	; (800629c <TIM_OC3_SetConfig+0xd0>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d10d      	bne.n	8006246 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006230:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	021b      	lsls	r3, r3, #8
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	4313      	orrs	r3, r2
 800623c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006244:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a14      	ldr	r2, [pc, #80]	; (800629c <TIM_OC3_SetConfig+0xd0>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d113      	bne.n	8006276 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006254:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800625c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	011b      	lsls	r3, r3, #4
 8006264:	693a      	ldr	r2, [r7, #16]
 8006266:	4313      	orrs	r3, r2
 8006268:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	011b      	lsls	r3, r3, #4
 8006270:	693a      	ldr	r2, [r7, #16]
 8006272:	4313      	orrs	r3, r2
 8006274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	68fa      	ldr	r2, [r7, #12]
 8006280:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	685a      	ldr	r2, [r3, #4]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	621a      	str	r2, [r3, #32]
}
 8006290:	bf00      	nop
 8006292:	371c      	adds	r7, #28
 8006294:	46bd      	mov	sp, r7
 8006296:	bc80      	pop	{r7}
 8006298:	4770      	bx	lr
 800629a:	bf00      	nop
 800629c:	40012c00 	.word	0x40012c00

080062a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b087      	sub	sp, #28
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a1b      	ldr	r3, [r3, #32]
 80062ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6a1b      	ldr	r3, [r3, #32]
 80062ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	69db      	ldr	r3, [r3, #28]
 80062c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	021b      	lsls	r3, r3, #8
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	031b      	lsls	r3, r3, #12
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a0f      	ldr	r2, [pc, #60]	; (8006338 <TIM_OC4_SetConfig+0x98>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d109      	bne.n	8006314 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006306:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	695b      	ldr	r3, [r3, #20]
 800630c:	019b      	lsls	r3, r3, #6
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	4313      	orrs	r3, r2
 8006312:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	685a      	ldr	r2, [r3, #4]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	693a      	ldr	r2, [r7, #16]
 800632c:	621a      	str	r2, [r3, #32]
}
 800632e:	bf00      	nop
 8006330:	371c      	adds	r7, #28
 8006332:	46bd      	mov	sp, r7
 8006334:	bc80      	pop	{r7}
 8006336:	4770      	bx	lr
 8006338:	40012c00 	.word	0x40012c00

0800633c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800633c:	b480      	push	{r7}
 800633e:	b087      	sub	sp, #28
 8006340:	af00      	add	r7, sp, #0
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	f003 031f 	and.w	r3, r3, #31
 800634e:	2201      	movs	r2, #1
 8006350:	fa02 f303 	lsl.w	r3, r2, r3
 8006354:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6a1a      	ldr	r2, [r3, #32]
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	43db      	mvns	r3, r3
 800635e:	401a      	ands	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6a1a      	ldr	r2, [r3, #32]
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	f003 031f 	and.w	r3, r3, #31
 800636e:	6879      	ldr	r1, [r7, #4]
 8006370:	fa01 f303 	lsl.w	r3, r1, r3
 8006374:	431a      	orrs	r2, r3
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	621a      	str	r2, [r3, #32]
}
 800637a:	bf00      	nop
 800637c:	371c      	adds	r7, #28
 800637e:	46bd      	mov	sp, r7
 8006380:	bc80      	pop	{r7}
 8006382:	4770      	bx	lr

08006384 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006394:	2b01      	cmp	r3, #1
 8006396:	d101      	bne.n	800639c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006398:	2302      	movs	r3, #2
 800639a:	e046      	b.n	800642a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2202      	movs	r2, #2
 80063a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a16      	ldr	r2, [pc, #88]	; (8006434 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d00e      	beq.n	80063fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063e8:	d009      	beq.n	80063fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a12      	ldr	r2, [pc, #72]	; (8006438 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d004      	beq.n	80063fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a10      	ldr	r2, [pc, #64]	; (800643c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d10c      	bne.n	8006418 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006404:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	68ba      	ldr	r2, [r7, #8]
 800640c:	4313      	orrs	r3, r2
 800640e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68ba      	ldr	r2, [r7, #8]
 8006416:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3714      	adds	r7, #20
 800642e:	46bd      	mov	sp, r7
 8006430:	bc80      	pop	{r7}
 8006432:	4770      	bx	lr
 8006434:	40012c00 	.word	0x40012c00
 8006438:	40000400 	.word	0x40000400
 800643c:	40000800 	.word	0x40000800

08006440 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	bc80      	pop	{r7}
 8006450:	4770      	bx	lr

08006452 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006452:	b480      	push	{r7}
 8006454:	b083      	sub	sp, #12
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800645a:	bf00      	nop
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	bc80      	pop	{r7}
 8006462:	4770      	bx	lr

08006464 <__errno>:
 8006464:	4b01      	ldr	r3, [pc, #4]	; (800646c <__errno+0x8>)
 8006466:	6818      	ldr	r0, [r3, #0]
 8006468:	4770      	bx	lr
 800646a:	bf00      	nop
 800646c:	20000010 	.word	0x20000010

08006470 <__libc_init_array>:
 8006470:	b570      	push	{r4, r5, r6, lr}
 8006472:	2500      	movs	r5, #0
 8006474:	4e0c      	ldr	r6, [pc, #48]	; (80064a8 <__libc_init_array+0x38>)
 8006476:	4c0d      	ldr	r4, [pc, #52]	; (80064ac <__libc_init_array+0x3c>)
 8006478:	1ba4      	subs	r4, r4, r6
 800647a:	10a4      	asrs	r4, r4, #2
 800647c:	42a5      	cmp	r5, r4
 800647e:	d109      	bne.n	8006494 <__libc_init_array+0x24>
 8006480:	f000 fc34 	bl	8006cec <_init>
 8006484:	2500      	movs	r5, #0
 8006486:	4e0a      	ldr	r6, [pc, #40]	; (80064b0 <__libc_init_array+0x40>)
 8006488:	4c0a      	ldr	r4, [pc, #40]	; (80064b4 <__libc_init_array+0x44>)
 800648a:	1ba4      	subs	r4, r4, r6
 800648c:	10a4      	asrs	r4, r4, #2
 800648e:	42a5      	cmp	r5, r4
 8006490:	d105      	bne.n	800649e <__libc_init_array+0x2e>
 8006492:	bd70      	pop	{r4, r5, r6, pc}
 8006494:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006498:	4798      	blx	r3
 800649a:	3501      	adds	r5, #1
 800649c:	e7ee      	b.n	800647c <__libc_init_array+0xc>
 800649e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064a2:	4798      	blx	r3
 80064a4:	3501      	adds	r5, #1
 80064a6:	e7f2      	b.n	800648e <__libc_init_array+0x1e>
 80064a8:	080080e0 	.word	0x080080e0
 80064ac:	080080e0 	.word	0x080080e0
 80064b0:	080080e0 	.word	0x080080e0
 80064b4:	080080e4 	.word	0x080080e4

080064b8 <memset>:
 80064b8:	4603      	mov	r3, r0
 80064ba:	4402      	add	r2, r0
 80064bc:	4293      	cmp	r3, r2
 80064be:	d100      	bne.n	80064c2 <memset+0xa>
 80064c0:	4770      	bx	lr
 80064c2:	f803 1b01 	strb.w	r1, [r3], #1
 80064c6:	e7f9      	b.n	80064bc <memset+0x4>

080064c8 <siprintf>:
 80064c8:	b40e      	push	{r1, r2, r3}
 80064ca:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80064ce:	b500      	push	{lr}
 80064d0:	b09c      	sub	sp, #112	; 0x70
 80064d2:	ab1d      	add	r3, sp, #116	; 0x74
 80064d4:	9002      	str	r0, [sp, #8]
 80064d6:	9006      	str	r0, [sp, #24]
 80064d8:	9107      	str	r1, [sp, #28]
 80064da:	9104      	str	r1, [sp, #16]
 80064dc:	4808      	ldr	r0, [pc, #32]	; (8006500 <siprintf+0x38>)
 80064de:	4909      	ldr	r1, [pc, #36]	; (8006504 <siprintf+0x3c>)
 80064e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80064e4:	9105      	str	r1, [sp, #20]
 80064e6:	6800      	ldr	r0, [r0, #0]
 80064e8:	a902      	add	r1, sp, #8
 80064ea:	9301      	str	r3, [sp, #4]
 80064ec:	f000 f8c0 	bl	8006670 <_svfiprintf_r>
 80064f0:	2200      	movs	r2, #0
 80064f2:	9b02      	ldr	r3, [sp, #8]
 80064f4:	701a      	strb	r2, [r3, #0]
 80064f6:	b01c      	add	sp, #112	; 0x70
 80064f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80064fc:	b003      	add	sp, #12
 80064fe:	4770      	bx	lr
 8006500:	20000010 	.word	0x20000010
 8006504:	ffff0208 	.word	0xffff0208

08006508 <_malloc_r>:
 8006508:	b570      	push	{r4, r5, r6, lr}
 800650a:	1ccd      	adds	r5, r1, #3
 800650c:	f025 0503 	bic.w	r5, r5, #3
 8006510:	3508      	adds	r5, #8
 8006512:	2d0c      	cmp	r5, #12
 8006514:	bf38      	it	cc
 8006516:	250c      	movcc	r5, #12
 8006518:	2d00      	cmp	r5, #0
 800651a:	4606      	mov	r6, r0
 800651c:	db01      	blt.n	8006522 <_malloc_r+0x1a>
 800651e:	42a9      	cmp	r1, r5
 8006520:	d903      	bls.n	800652a <_malloc_r+0x22>
 8006522:	230c      	movs	r3, #12
 8006524:	6033      	str	r3, [r6, #0]
 8006526:	2000      	movs	r0, #0
 8006528:	bd70      	pop	{r4, r5, r6, pc}
 800652a:	f000 fb63 	bl	8006bf4 <__malloc_lock>
 800652e:	4a21      	ldr	r2, [pc, #132]	; (80065b4 <_malloc_r+0xac>)
 8006530:	6814      	ldr	r4, [r2, #0]
 8006532:	4621      	mov	r1, r4
 8006534:	b991      	cbnz	r1, 800655c <_malloc_r+0x54>
 8006536:	4c20      	ldr	r4, [pc, #128]	; (80065b8 <_malloc_r+0xb0>)
 8006538:	6823      	ldr	r3, [r4, #0]
 800653a:	b91b      	cbnz	r3, 8006544 <_malloc_r+0x3c>
 800653c:	4630      	mov	r0, r6
 800653e:	f000 fb17 	bl	8006b70 <_sbrk_r>
 8006542:	6020      	str	r0, [r4, #0]
 8006544:	4629      	mov	r1, r5
 8006546:	4630      	mov	r0, r6
 8006548:	f000 fb12 	bl	8006b70 <_sbrk_r>
 800654c:	1c43      	adds	r3, r0, #1
 800654e:	d124      	bne.n	800659a <_malloc_r+0x92>
 8006550:	230c      	movs	r3, #12
 8006552:	4630      	mov	r0, r6
 8006554:	6033      	str	r3, [r6, #0]
 8006556:	f000 fb4e 	bl	8006bf6 <__malloc_unlock>
 800655a:	e7e4      	b.n	8006526 <_malloc_r+0x1e>
 800655c:	680b      	ldr	r3, [r1, #0]
 800655e:	1b5b      	subs	r3, r3, r5
 8006560:	d418      	bmi.n	8006594 <_malloc_r+0x8c>
 8006562:	2b0b      	cmp	r3, #11
 8006564:	d90f      	bls.n	8006586 <_malloc_r+0x7e>
 8006566:	600b      	str	r3, [r1, #0]
 8006568:	18cc      	adds	r4, r1, r3
 800656a:	50cd      	str	r5, [r1, r3]
 800656c:	4630      	mov	r0, r6
 800656e:	f000 fb42 	bl	8006bf6 <__malloc_unlock>
 8006572:	f104 000b 	add.w	r0, r4, #11
 8006576:	1d23      	adds	r3, r4, #4
 8006578:	f020 0007 	bic.w	r0, r0, #7
 800657c:	1ac3      	subs	r3, r0, r3
 800657e:	d0d3      	beq.n	8006528 <_malloc_r+0x20>
 8006580:	425a      	negs	r2, r3
 8006582:	50e2      	str	r2, [r4, r3]
 8006584:	e7d0      	b.n	8006528 <_malloc_r+0x20>
 8006586:	684b      	ldr	r3, [r1, #4]
 8006588:	428c      	cmp	r4, r1
 800658a:	bf16      	itet	ne
 800658c:	6063      	strne	r3, [r4, #4]
 800658e:	6013      	streq	r3, [r2, #0]
 8006590:	460c      	movne	r4, r1
 8006592:	e7eb      	b.n	800656c <_malloc_r+0x64>
 8006594:	460c      	mov	r4, r1
 8006596:	6849      	ldr	r1, [r1, #4]
 8006598:	e7cc      	b.n	8006534 <_malloc_r+0x2c>
 800659a:	1cc4      	adds	r4, r0, #3
 800659c:	f024 0403 	bic.w	r4, r4, #3
 80065a0:	42a0      	cmp	r0, r4
 80065a2:	d005      	beq.n	80065b0 <_malloc_r+0xa8>
 80065a4:	1a21      	subs	r1, r4, r0
 80065a6:	4630      	mov	r0, r6
 80065a8:	f000 fae2 	bl	8006b70 <_sbrk_r>
 80065ac:	3001      	adds	r0, #1
 80065ae:	d0cf      	beq.n	8006550 <_malloc_r+0x48>
 80065b0:	6025      	str	r5, [r4, #0]
 80065b2:	e7db      	b.n	800656c <_malloc_r+0x64>
 80065b4:	200004d4 	.word	0x200004d4
 80065b8:	200004d8 	.word	0x200004d8

080065bc <__ssputs_r>:
 80065bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065c0:	688e      	ldr	r6, [r1, #8]
 80065c2:	4682      	mov	sl, r0
 80065c4:	429e      	cmp	r6, r3
 80065c6:	460c      	mov	r4, r1
 80065c8:	4690      	mov	r8, r2
 80065ca:	4699      	mov	r9, r3
 80065cc:	d837      	bhi.n	800663e <__ssputs_r+0x82>
 80065ce:	898a      	ldrh	r2, [r1, #12]
 80065d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80065d4:	d031      	beq.n	800663a <__ssputs_r+0x7e>
 80065d6:	2302      	movs	r3, #2
 80065d8:	6825      	ldr	r5, [r4, #0]
 80065da:	6909      	ldr	r1, [r1, #16]
 80065dc:	1a6f      	subs	r7, r5, r1
 80065de:	6965      	ldr	r5, [r4, #20]
 80065e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80065e4:	fb95 f5f3 	sdiv	r5, r5, r3
 80065e8:	f109 0301 	add.w	r3, r9, #1
 80065ec:	443b      	add	r3, r7
 80065ee:	429d      	cmp	r5, r3
 80065f0:	bf38      	it	cc
 80065f2:	461d      	movcc	r5, r3
 80065f4:	0553      	lsls	r3, r2, #21
 80065f6:	d530      	bpl.n	800665a <__ssputs_r+0x9e>
 80065f8:	4629      	mov	r1, r5
 80065fa:	f7ff ff85 	bl	8006508 <_malloc_r>
 80065fe:	4606      	mov	r6, r0
 8006600:	b950      	cbnz	r0, 8006618 <__ssputs_r+0x5c>
 8006602:	230c      	movs	r3, #12
 8006604:	f04f 30ff 	mov.w	r0, #4294967295
 8006608:	f8ca 3000 	str.w	r3, [sl]
 800660c:	89a3      	ldrh	r3, [r4, #12]
 800660e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006612:	81a3      	strh	r3, [r4, #12]
 8006614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006618:	463a      	mov	r2, r7
 800661a:	6921      	ldr	r1, [r4, #16]
 800661c:	f000 fac6 	bl	8006bac <memcpy>
 8006620:	89a3      	ldrh	r3, [r4, #12]
 8006622:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006626:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800662a:	81a3      	strh	r3, [r4, #12]
 800662c:	6126      	str	r6, [r4, #16]
 800662e:	443e      	add	r6, r7
 8006630:	6026      	str	r6, [r4, #0]
 8006632:	464e      	mov	r6, r9
 8006634:	6165      	str	r5, [r4, #20]
 8006636:	1bed      	subs	r5, r5, r7
 8006638:	60a5      	str	r5, [r4, #8]
 800663a:	454e      	cmp	r6, r9
 800663c:	d900      	bls.n	8006640 <__ssputs_r+0x84>
 800663e:	464e      	mov	r6, r9
 8006640:	4632      	mov	r2, r6
 8006642:	4641      	mov	r1, r8
 8006644:	6820      	ldr	r0, [r4, #0]
 8006646:	f000 fabc 	bl	8006bc2 <memmove>
 800664a:	68a3      	ldr	r3, [r4, #8]
 800664c:	2000      	movs	r0, #0
 800664e:	1b9b      	subs	r3, r3, r6
 8006650:	60a3      	str	r3, [r4, #8]
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	441e      	add	r6, r3
 8006656:	6026      	str	r6, [r4, #0]
 8006658:	e7dc      	b.n	8006614 <__ssputs_r+0x58>
 800665a:	462a      	mov	r2, r5
 800665c:	f000 fb18 	bl	8006c90 <_realloc_r>
 8006660:	4606      	mov	r6, r0
 8006662:	2800      	cmp	r0, #0
 8006664:	d1e2      	bne.n	800662c <__ssputs_r+0x70>
 8006666:	6921      	ldr	r1, [r4, #16]
 8006668:	4650      	mov	r0, sl
 800666a:	f000 fac5 	bl	8006bf8 <_free_r>
 800666e:	e7c8      	b.n	8006602 <__ssputs_r+0x46>

08006670 <_svfiprintf_r>:
 8006670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006674:	461d      	mov	r5, r3
 8006676:	898b      	ldrh	r3, [r1, #12]
 8006678:	b09d      	sub	sp, #116	; 0x74
 800667a:	061f      	lsls	r7, r3, #24
 800667c:	4680      	mov	r8, r0
 800667e:	460c      	mov	r4, r1
 8006680:	4616      	mov	r6, r2
 8006682:	d50f      	bpl.n	80066a4 <_svfiprintf_r+0x34>
 8006684:	690b      	ldr	r3, [r1, #16]
 8006686:	b96b      	cbnz	r3, 80066a4 <_svfiprintf_r+0x34>
 8006688:	2140      	movs	r1, #64	; 0x40
 800668a:	f7ff ff3d 	bl	8006508 <_malloc_r>
 800668e:	6020      	str	r0, [r4, #0]
 8006690:	6120      	str	r0, [r4, #16]
 8006692:	b928      	cbnz	r0, 80066a0 <_svfiprintf_r+0x30>
 8006694:	230c      	movs	r3, #12
 8006696:	f8c8 3000 	str.w	r3, [r8]
 800669a:	f04f 30ff 	mov.w	r0, #4294967295
 800669e:	e0c8      	b.n	8006832 <_svfiprintf_r+0x1c2>
 80066a0:	2340      	movs	r3, #64	; 0x40
 80066a2:	6163      	str	r3, [r4, #20]
 80066a4:	2300      	movs	r3, #0
 80066a6:	9309      	str	r3, [sp, #36]	; 0x24
 80066a8:	2320      	movs	r3, #32
 80066aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066ae:	2330      	movs	r3, #48	; 0x30
 80066b0:	f04f 0b01 	mov.w	fp, #1
 80066b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80066b8:	9503      	str	r5, [sp, #12]
 80066ba:	4637      	mov	r7, r6
 80066bc:	463d      	mov	r5, r7
 80066be:	f815 3b01 	ldrb.w	r3, [r5], #1
 80066c2:	b10b      	cbz	r3, 80066c8 <_svfiprintf_r+0x58>
 80066c4:	2b25      	cmp	r3, #37	; 0x25
 80066c6:	d13e      	bne.n	8006746 <_svfiprintf_r+0xd6>
 80066c8:	ebb7 0a06 	subs.w	sl, r7, r6
 80066cc:	d00b      	beq.n	80066e6 <_svfiprintf_r+0x76>
 80066ce:	4653      	mov	r3, sl
 80066d0:	4632      	mov	r2, r6
 80066d2:	4621      	mov	r1, r4
 80066d4:	4640      	mov	r0, r8
 80066d6:	f7ff ff71 	bl	80065bc <__ssputs_r>
 80066da:	3001      	adds	r0, #1
 80066dc:	f000 80a4 	beq.w	8006828 <_svfiprintf_r+0x1b8>
 80066e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e2:	4453      	add	r3, sl
 80066e4:	9309      	str	r3, [sp, #36]	; 0x24
 80066e6:	783b      	ldrb	r3, [r7, #0]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 809d 	beq.w	8006828 <_svfiprintf_r+0x1b8>
 80066ee:	2300      	movs	r3, #0
 80066f0:	f04f 32ff 	mov.w	r2, #4294967295
 80066f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066f8:	9304      	str	r3, [sp, #16]
 80066fa:	9307      	str	r3, [sp, #28]
 80066fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006700:	931a      	str	r3, [sp, #104]	; 0x68
 8006702:	462f      	mov	r7, r5
 8006704:	2205      	movs	r2, #5
 8006706:	f817 1b01 	ldrb.w	r1, [r7], #1
 800670a:	4850      	ldr	r0, [pc, #320]	; (800684c <_svfiprintf_r+0x1dc>)
 800670c:	f000 fa40 	bl	8006b90 <memchr>
 8006710:	9b04      	ldr	r3, [sp, #16]
 8006712:	b9d0      	cbnz	r0, 800674a <_svfiprintf_r+0xda>
 8006714:	06d9      	lsls	r1, r3, #27
 8006716:	bf44      	itt	mi
 8006718:	2220      	movmi	r2, #32
 800671a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800671e:	071a      	lsls	r2, r3, #28
 8006720:	bf44      	itt	mi
 8006722:	222b      	movmi	r2, #43	; 0x2b
 8006724:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006728:	782a      	ldrb	r2, [r5, #0]
 800672a:	2a2a      	cmp	r2, #42	; 0x2a
 800672c:	d015      	beq.n	800675a <_svfiprintf_r+0xea>
 800672e:	462f      	mov	r7, r5
 8006730:	2000      	movs	r0, #0
 8006732:	250a      	movs	r5, #10
 8006734:	9a07      	ldr	r2, [sp, #28]
 8006736:	4639      	mov	r1, r7
 8006738:	f811 3b01 	ldrb.w	r3, [r1], #1
 800673c:	3b30      	subs	r3, #48	; 0x30
 800673e:	2b09      	cmp	r3, #9
 8006740:	d94d      	bls.n	80067de <_svfiprintf_r+0x16e>
 8006742:	b1b8      	cbz	r0, 8006774 <_svfiprintf_r+0x104>
 8006744:	e00f      	b.n	8006766 <_svfiprintf_r+0xf6>
 8006746:	462f      	mov	r7, r5
 8006748:	e7b8      	b.n	80066bc <_svfiprintf_r+0x4c>
 800674a:	4a40      	ldr	r2, [pc, #256]	; (800684c <_svfiprintf_r+0x1dc>)
 800674c:	463d      	mov	r5, r7
 800674e:	1a80      	subs	r0, r0, r2
 8006750:	fa0b f000 	lsl.w	r0, fp, r0
 8006754:	4318      	orrs	r0, r3
 8006756:	9004      	str	r0, [sp, #16]
 8006758:	e7d3      	b.n	8006702 <_svfiprintf_r+0x92>
 800675a:	9a03      	ldr	r2, [sp, #12]
 800675c:	1d11      	adds	r1, r2, #4
 800675e:	6812      	ldr	r2, [r2, #0]
 8006760:	9103      	str	r1, [sp, #12]
 8006762:	2a00      	cmp	r2, #0
 8006764:	db01      	blt.n	800676a <_svfiprintf_r+0xfa>
 8006766:	9207      	str	r2, [sp, #28]
 8006768:	e004      	b.n	8006774 <_svfiprintf_r+0x104>
 800676a:	4252      	negs	r2, r2
 800676c:	f043 0302 	orr.w	r3, r3, #2
 8006770:	9207      	str	r2, [sp, #28]
 8006772:	9304      	str	r3, [sp, #16]
 8006774:	783b      	ldrb	r3, [r7, #0]
 8006776:	2b2e      	cmp	r3, #46	; 0x2e
 8006778:	d10c      	bne.n	8006794 <_svfiprintf_r+0x124>
 800677a:	787b      	ldrb	r3, [r7, #1]
 800677c:	2b2a      	cmp	r3, #42	; 0x2a
 800677e:	d133      	bne.n	80067e8 <_svfiprintf_r+0x178>
 8006780:	9b03      	ldr	r3, [sp, #12]
 8006782:	3702      	adds	r7, #2
 8006784:	1d1a      	adds	r2, r3, #4
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	9203      	str	r2, [sp, #12]
 800678a:	2b00      	cmp	r3, #0
 800678c:	bfb8      	it	lt
 800678e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006792:	9305      	str	r3, [sp, #20]
 8006794:	4d2e      	ldr	r5, [pc, #184]	; (8006850 <_svfiprintf_r+0x1e0>)
 8006796:	2203      	movs	r2, #3
 8006798:	7839      	ldrb	r1, [r7, #0]
 800679a:	4628      	mov	r0, r5
 800679c:	f000 f9f8 	bl	8006b90 <memchr>
 80067a0:	b138      	cbz	r0, 80067b2 <_svfiprintf_r+0x142>
 80067a2:	2340      	movs	r3, #64	; 0x40
 80067a4:	1b40      	subs	r0, r0, r5
 80067a6:	fa03 f000 	lsl.w	r0, r3, r0
 80067aa:	9b04      	ldr	r3, [sp, #16]
 80067ac:	3701      	adds	r7, #1
 80067ae:	4303      	orrs	r3, r0
 80067b0:	9304      	str	r3, [sp, #16]
 80067b2:	7839      	ldrb	r1, [r7, #0]
 80067b4:	2206      	movs	r2, #6
 80067b6:	4827      	ldr	r0, [pc, #156]	; (8006854 <_svfiprintf_r+0x1e4>)
 80067b8:	1c7e      	adds	r6, r7, #1
 80067ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80067be:	f000 f9e7 	bl	8006b90 <memchr>
 80067c2:	2800      	cmp	r0, #0
 80067c4:	d038      	beq.n	8006838 <_svfiprintf_r+0x1c8>
 80067c6:	4b24      	ldr	r3, [pc, #144]	; (8006858 <_svfiprintf_r+0x1e8>)
 80067c8:	bb13      	cbnz	r3, 8006810 <_svfiprintf_r+0x1a0>
 80067ca:	9b03      	ldr	r3, [sp, #12]
 80067cc:	3307      	adds	r3, #7
 80067ce:	f023 0307 	bic.w	r3, r3, #7
 80067d2:	3308      	adds	r3, #8
 80067d4:	9303      	str	r3, [sp, #12]
 80067d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d8:	444b      	add	r3, r9
 80067da:	9309      	str	r3, [sp, #36]	; 0x24
 80067dc:	e76d      	b.n	80066ba <_svfiprintf_r+0x4a>
 80067de:	fb05 3202 	mla	r2, r5, r2, r3
 80067e2:	2001      	movs	r0, #1
 80067e4:	460f      	mov	r7, r1
 80067e6:	e7a6      	b.n	8006736 <_svfiprintf_r+0xc6>
 80067e8:	2300      	movs	r3, #0
 80067ea:	250a      	movs	r5, #10
 80067ec:	4619      	mov	r1, r3
 80067ee:	3701      	adds	r7, #1
 80067f0:	9305      	str	r3, [sp, #20]
 80067f2:	4638      	mov	r0, r7
 80067f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067f8:	3a30      	subs	r2, #48	; 0x30
 80067fa:	2a09      	cmp	r2, #9
 80067fc:	d903      	bls.n	8006806 <_svfiprintf_r+0x196>
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d0c8      	beq.n	8006794 <_svfiprintf_r+0x124>
 8006802:	9105      	str	r1, [sp, #20]
 8006804:	e7c6      	b.n	8006794 <_svfiprintf_r+0x124>
 8006806:	fb05 2101 	mla	r1, r5, r1, r2
 800680a:	2301      	movs	r3, #1
 800680c:	4607      	mov	r7, r0
 800680e:	e7f0      	b.n	80067f2 <_svfiprintf_r+0x182>
 8006810:	ab03      	add	r3, sp, #12
 8006812:	9300      	str	r3, [sp, #0]
 8006814:	4622      	mov	r2, r4
 8006816:	4b11      	ldr	r3, [pc, #68]	; (800685c <_svfiprintf_r+0x1ec>)
 8006818:	a904      	add	r1, sp, #16
 800681a:	4640      	mov	r0, r8
 800681c:	f3af 8000 	nop.w
 8006820:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006824:	4681      	mov	r9, r0
 8006826:	d1d6      	bne.n	80067d6 <_svfiprintf_r+0x166>
 8006828:	89a3      	ldrh	r3, [r4, #12]
 800682a:	065b      	lsls	r3, r3, #25
 800682c:	f53f af35 	bmi.w	800669a <_svfiprintf_r+0x2a>
 8006830:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006832:	b01d      	add	sp, #116	; 0x74
 8006834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006838:	ab03      	add	r3, sp, #12
 800683a:	9300      	str	r3, [sp, #0]
 800683c:	4622      	mov	r2, r4
 800683e:	4b07      	ldr	r3, [pc, #28]	; (800685c <_svfiprintf_r+0x1ec>)
 8006840:	a904      	add	r1, sp, #16
 8006842:	4640      	mov	r0, r8
 8006844:	f000 f882 	bl	800694c <_printf_i>
 8006848:	e7ea      	b.n	8006820 <_svfiprintf_r+0x1b0>
 800684a:	bf00      	nop
 800684c:	080080ac 	.word	0x080080ac
 8006850:	080080b2 	.word	0x080080b2
 8006854:	080080b6 	.word	0x080080b6
 8006858:	00000000 	.word	0x00000000
 800685c:	080065bd 	.word	0x080065bd

08006860 <_printf_common>:
 8006860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006864:	4691      	mov	r9, r2
 8006866:	461f      	mov	r7, r3
 8006868:	688a      	ldr	r2, [r1, #8]
 800686a:	690b      	ldr	r3, [r1, #16]
 800686c:	4606      	mov	r6, r0
 800686e:	4293      	cmp	r3, r2
 8006870:	bfb8      	it	lt
 8006872:	4613      	movlt	r3, r2
 8006874:	f8c9 3000 	str.w	r3, [r9]
 8006878:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800687c:	460c      	mov	r4, r1
 800687e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006882:	b112      	cbz	r2, 800688a <_printf_common+0x2a>
 8006884:	3301      	adds	r3, #1
 8006886:	f8c9 3000 	str.w	r3, [r9]
 800688a:	6823      	ldr	r3, [r4, #0]
 800688c:	0699      	lsls	r1, r3, #26
 800688e:	bf42      	ittt	mi
 8006890:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006894:	3302      	addmi	r3, #2
 8006896:	f8c9 3000 	strmi.w	r3, [r9]
 800689a:	6825      	ldr	r5, [r4, #0]
 800689c:	f015 0506 	ands.w	r5, r5, #6
 80068a0:	d107      	bne.n	80068b2 <_printf_common+0x52>
 80068a2:	f104 0a19 	add.w	sl, r4, #25
 80068a6:	68e3      	ldr	r3, [r4, #12]
 80068a8:	f8d9 2000 	ldr.w	r2, [r9]
 80068ac:	1a9b      	subs	r3, r3, r2
 80068ae:	42ab      	cmp	r3, r5
 80068b0:	dc29      	bgt.n	8006906 <_printf_common+0xa6>
 80068b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80068b6:	6822      	ldr	r2, [r4, #0]
 80068b8:	3300      	adds	r3, #0
 80068ba:	bf18      	it	ne
 80068bc:	2301      	movne	r3, #1
 80068be:	0692      	lsls	r2, r2, #26
 80068c0:	d42e      	bmi.n	8006920 <_printf_common+0xc0>
 80068c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80068c6:	4639      	mov	r1, r7
 80068c8:	4630      	mov	r0, r6
 80068ca:	47c0      	blx	r8
 80068cc:	3001      	adds	r0, #1
 80068ce:	d021      	beq.n	8006914 <_printf_common+0xb4>
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	68e5      	ldr	r5, [r4, #12]
 80068d4:	f003 0306 	and.w	r3, r3, #6
 80068d8:	2b04      	cmp	r3, #4
 80068da:	bf18      	it	ne
 80068dc:	2500      	movne	r5, #0
 80068de:	f8d9 2000 	ldr.w	r2, [r9]
 80068e2:	f04f 0900 	mov.w	r9, #0
 80068e6:	bf08      	it	eq
 80068e8:	1aad      	subeq	r5, r5, r2
 80068ea:	68a3      	ldr	r3, [r4, #8]
 80068ec:	6922      	ldr	r2, [r4, #16]
 80068ee:	bf08      	it	eq
 80068f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068f4:	4293      	cmp	r3, r2
 80068f6:	bfc4      	itt	gt
 80068f8:	1a9b      	subgt	r3, r3, r2
 80068fa:	18ed      	addgt	r5, r5, r3
 80068fc:	341a      	adds	r4, #26
 80068fe:	454d      	cmp	r5, r9
 8006900:	d11a      	bne.n	8006938 <_printf_common+0xd8>
 8006902:	2000      	movs	r0, #0
 8006904:	e008      	b.n	8006918 <_printf_common+0xb8>
 8006906:	2301      	movs	r3, #1
 8006908:	4652      	mov	r2, sl
 800690a:	4639      	mov	r1, r7
 800690c:	4630      	mov	r0, r6
 800690e:	47c0      	blx	r8
 8006910:	3001      	adds	r0, #1
 8006912:	d103      	bne.n	800691c <_printf_common+0xbc>
 8006914:	f04f 30ff 	mov.w	r0, #4294967295
 8006918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800691c:	3501      	adds	r5, #1
 800691e:	e7c2      	b.n	80068a6 <_printf_common+0x46>
 8006920:	2030      	movs	r0, #48	; 0x30
 8006922:	18e1      	adds	r1, r4, r3
 8006924:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006928:	1c5a      	adds	r2, r3, #1
 800692a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800692e:	4422      	add	r2, r4
 8006930:	3302      	adds	r3, #2
 8006932:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006936:	e7c4      	b.n	80068c2 <_printf_common+0x62>
 8006938:	2301      	movs	r3, #1
 800693a:	4622      	mov	r2, r4
 800693c:	4639      	mov	r1, r7
 800693e:	4630      	mov	r0, r6
 8006940:	47c0      	blx	r8
 8006942:	3001      	adds	r0, #1
 8006944:	d0e6      	beq.n	8006914 <_printf_common+0xb4>
 8006946:	f109 0901 	add.w	r9, r9, #1
 800694a:	e7d8      	b.n	80068fe <_printf_common+0x9e>

0800694c <_printf_i>:
 800694c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006950:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006954:	460c      	mov	r4, r1
 8006956:	7e09      	ldrb	r1, [r1, #24]
 8006958:	b085      	sub	sp, #20
 800695a:	296e      	cmp	r1, #110	; 0x6e
 800695c:	4617      	mov	r7, r2
 800695e:	4606      	mov	r6, r0
 8006960:	4698      	mov	r8, r3
 8006962:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006964:	f000 80b3 	beq.w	8006ace <_printf_i+0x182>
 8006968:	d822      	bhi.n	80069b0 <_printf_i+0x64>
 800696a:	2963      	cmp	r1, #99	; 0x63
 800696c:	d036      	beq.n	80069dc <_printf_i+0x90>
 800696e:	d80a      	bhi.n	8006986 <_printf_i+0x3a>
 8006970:	2900      	cmp	r1, #0
 8006972:	f000 80b9 	beq.w	8006ae8 <_printf_i+0x19c>
 8006976:	2958      	cmp	r1, #88	; 0x58
 8006978:	f000 8083 	beq.w	8006a82 <_printf_i+0x136>
 800697c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006980:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006984:	e032      	b.n	80069ec <_printf_i+0xa0>
 8006986:	2964      	cmp	r1, #100	; 0x64
 8006988:	d001      	beq.n	800698e <_printf_i+0x42>
 800698a:	2969      	cmp	r1, #105	; 0x69
 800698c:	d1f6      	bne.n	800697c <_printf_i+0x30>
 800698e:	6820      	ldr	r0, [r4, #0]
 8006990:	6813      	ldr	r3, [r2, #0]
 8006992:	0605      	lsls	r5, r0, #24
 8006994:	f103 0104 	add.w	r1, r3, #4
 8006998:	d52a      	bpl.n	80069f0 <_printf_i+0xa4>
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6011      	str	r1, [r2, #0]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	da03      	bge.n	80069aa <_printf_i+0x5e>
 80069a2:	222d      	movs	r2, #45	; 0x2d
 80069a4:	425b      	negs	r3, r3
 80069a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80069aa:	486f      	ldr	r0, [pc, #444]	; (8006b68 <_printf_i+0x21c>)
 80069ac:	220a      	movs	r2, #10
 80069ae:	e039      	b.n	8006a24 <_printf_i+0xd8>
 80069b0:	2973      	cmp	r1, #115	; 0x73
 80069b2:	f000 809d 	beq.w	8006af0 <_printf_i+0x1a4>
 80069b6:	d808      	bhi.n	80069ca <_printf_i+0x7e>
 80069b8:	296f      	cmp	r1, #111	; 0x6f
 80069ba:	d020      	beq.n	80069fe <_printf_i+0xb2>
 80069bc:	2970      	cmp	r1, #112	; 0x70
 80069be:	d1dd      	bne.n	800697c <_printf_i+0x30>
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	f043 0320 	orr.w	r3, r3, #32
 80069c6:	6023      	str	r3, [r4, #0]
 80069c8:	e003      	b.n	80069d2 <_printf_i+0x86>
 80069ca:	2975      	cmp	r1, #117	; 0x75
 80069cc:	d017      	beq.n	80069fe <_printf_i+0xb2>
 80069ce:	2978      	cmp	r1, #120	; 0x78
 80069d0:	d1d4      	bne.n	800697c <_printf_i+0x30>
 80069d2:	2378      	movs	r3, #120	; 0x78
 80069d4:	4865      	ldr	r0, [pc, #404]	; (8006b6c <_printf_i+0x220>)
 80069d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80069da:	e055      	b.n	8006a88 <_printf_i+0x13c>
 80069dc:	6813      	ldr	r3, [r2, #0]
 80069de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069e2:	1d19      	adds	r1, r3, #4
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	6011      	str	r1, [r2, #0]
 80069e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069ec:	2301      	movs	r3, #1
 80069ee:	e08c      	b.n	8006b0a <_printf_i+0x1be>
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80069f6:	6011      	str	r1, [r2, #0]
 80069f8:	bf18      	it	ne
 80069fa:	b21b      	sxthne	r3, r3
 80069fc:	e7cf      	b.n	800699e <_printf_i+0x52>
 80069fe:	6813      	ldr	r3, [r2, #0]
 8006a00:	6825      	ldr	r5, [r4, #0]
 8006a02:	1d18      	adds	r0, r3, #4
 8006a04:	6010      	str	r0, [r2, #0]
 8006a06:	0628      	lsls	r0, r5, #24
 8006a08:	d501      	bpl.n	8006a0e <_printf_i+0xc2>
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	e002      	b.n	8006a14 <_printf_i+0xc8>
 8006a0e:	0668      	lsls	r0, r5, #25
 8006a10:	d5fb      	bpl.n	8006a0a <_printf_i+0xbe>
 8006a12:	881b      	ldrh	r3, [r3, #0]
 8006a14:	296f      	cmp	r1, #111	; 0x6f
 8006a16:	bf14      	ite	ne
 8006a18:	220a      	movne	r2, #10
 8006a1a:	2208      	moveq	r2, #8
 8006a1c:	4852      	ldr	r0, [pc, #328]	; (8006b68 <_printf_i+0x21c>)
 8006a1e:	2100      	movs	r1, #0
 8006a20:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a24:	6865      	ldr	r5, [r4, #4]
 8006a26:	2d00      	cmp	r5, #0
 8006a28:	60a5      	str	r5, [r4, #8]
 8006a2a:	f2c0 8095 	blt.w	8006b58 <_printf_i+0x20c>
 8006a2e:	6821      	ldr	r1, [r4, #0]
 8006a30:	f021 0104 	bic.w	r1, r1, #4
 8006a34:	6021      	str	r1, [r4, #0]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d13d      	bne.n	8006ab6 <_printf_i+0x16a>
 8006a3a:	2d00      	cmp	r5, #0
 8006a3c:	f040 808e 	bne.w	8006b5c <_printf_i+0x210>
 8006a40:	4665      	mov	r5, ip
 8006a42:	2a08      	cmp	r2, #8
 8006a44:	d10b      	bne.n	8006a5e <_printf_i+0x112>
 8006a46:	6823      	ldr	r3, [r4, #0]
 8006a48:	07db      	lsls	r3, r3, #31
 8006a4a:	d508      	bpl.n	8006a5e <_printf_i+0x112>
 8006a4c:	6923      	ldr	r3, [r4, #16]
 8006a4e:	6862      	ldr	r2, [r4, #4]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	bfde      	ittt	le
 8006a54:	2330      	movle	r3, #48	; 0x30
 8006a56:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a5a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a5e:	ebac 0305 	sub.w	r3, ip, r5
 8006a62:	6123      	str	r3, [r4, #16]
 8006a64:	f8cd 8000 	str.w	r8, [sp]
 8006a68:	463b      	mov	r3, r7
 8006a6a:	aa03      	add	r2, sp, #12
 8006a6c:	4621      	mov	r1, r4
 8006a6e:	4630      	mov	r0, r6
 8006a70:	f7ff fef6 	bl	8006860 <_printf_common>
 8006a74:	3001      	adds	r0, #1
 8006a76:	d14d      	bne.n	8006b14 <_printf_i+0x1c8>
 8006a78:	f04f 30ff 	mov.w	r0, #4294967295
 8006a7c:	b005      	add	sp, #20
 8006a7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a82:	4839      	ldr	r0, [pc, #228]	; (8006b68 <_printf_i+0x21c>)
 8006a84:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006a88:	6813      	ldr	r3, [r2, #0]
 8006a8a:	6821      	ldr	r1, [r4, #0]
 8006a8c:	1d1d      	adds	r5, r3, #4
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6015      	str	r5, [r2, #0]
 8006a92:	060a      	lsls	r2, r1, #24
 8006a94:	d50b      	bpl.n	8006aae <_printf_i+0x162>
 8006a96:	07ca      	lsls	r2, r1, #31
 8006a98:	bf44      	itt	mi
 8006a9a:	f041 0120 	orrmi.w	r1, r1, #32
 8006a9e:	6021      	strmi	r1, [r4, #0]
 8006aa0:	b91b      	cbnz	r3, 8006aaa <_printf_i+0x15e>
 8006aa2:	6822      	ldr	r2, [r4, #0]
 8006aa4:	f022 0220 	bic.w	r2, r2, #32
 8006aa8:	6022      	str	r2, [r4, #0]
 8006aaa:	2210      	movs	r2, #16
 8006aac:	e7b7      	b.n	8006a1e <_printf_i+0xd2>
 8006aae:	064d      	lsls	r5, r1, #25
 8006ab0:	bf48      	it	mi
 8006ab2:	b29b      	uxthmi	r3, r3
 8006ab4:	e7ef      	b.n	8006a96 <_printf_i+0x14a>
 8006ab6:	4665      	mov	r5, ip
 8006ab8:	fbb3 f1f2 	udiv	r1, r3, r2
 8006abc:	fb02 3311 	mls	r3, r2, r1, r3
 8006ac0:	5cc3      	ldrb	r3, [r0, r3]
 8006ac2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006ac6:	460b      	mov	r3, r1
 8006ac8:	2900      	cmp	r1, #0
 8006aca:	d1f5      	bne.n	8006ab8 <_printf_i+0x16c>
 8006acc:	e7b9      	b.n	8006a42 <_printf_i+0xf6>
 8006ace:	6813      	ldr	r3, [r2, #0]
 8006ad0:	6825      	ldr	r5, [r4, #0]
 8006ad2:	1d18      	adds	r0, r3, #4
 8006ad4:	6961      	ldr	r1, [r4, #20]
 8006ad6:	6010      	str	r0, [r2, #0]
 8006ad8:	0628      	lsls	r0, r5, #24
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	d501      	bpl.n	8006ae2 <_printf_i+0x196>
 8006ade:	6019      	str	r1, [r3, #0]
 8006ae0:	e002      	b.n	8006ae8 <_printf_i+0x19c>
 8006ae2:	066a      	lsls	r2, r5, #25
 8006ae4:	d5fb      	bpl.n	8006ade <_printf_i+0x192>
 8006ae6:	8019      	strh	r1, [r3, #0]
 8006ae8:	2300      	movs	r3, #0
 8006aea:	4665      	mov	r5, ip
 8006aec:	6123      	str	r3, [r4, #16]
 8006aee:	e7b9      	b.n	8006a64 <_printf_i+0x118>
 8006af0:	6813      	ldr	r3, [r2, #0]
 8006af2:	1d19      	adds	r1, r3, #4
 8006af4:	6011      	str	r1, [r2, #0]
 8006af6:	681d      	ldr	r5, [r3, #0]
 8006af8:	6862      	ldr	r2, [r4, #4]
 8006afa:	2100      	movs	r1, #0
 8006afc:	4628      	mov	r0, r5
 8006afe:	f000 f847 	bl	8006b90 <memchr>
 8006b02:	b108      	cbz	r0, 8006b08 <_printf_i+0x1bc>
 8006b04:	1b40      	subs	r0, r0, r5
 8006b06:	6060      	str	r0, [r4, #4]
 8006b08:	6863      	ldr	r3, [r4, #4]
 8006b0a:	6123      	str	r3, [r4, #16]
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b12:	e7a7      	b.n	8006a64 <_printf_i+0x118>
 8006b14:	6923      	ldr	r3, [r4, #16]
 8006b16:	462a      	mov	r2, r5
 8006b18:	4639      	mov	r1, r7
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	47c0      	blx	r8
 8006b1e:	3001      	adds	r0, #1
 8006b20:	d0aa      	beq.n	8006a78 <_printf_i+0x12c>
 8006b22:	6823      	ldr	r3, [r4, #0]
 8006b24:	079b      	lsls	r3, r3, #30
 8006b26:	d413      	bmi.n	8006b50 <_printf_i+0x204>
 8006b28:	68e0      	ldr	r0, [r4, #12]
 8006b2a:	9b03      	ldr	r3, [sp, #12]
 8006b2c:	4298      	cmp	r0, r3
 8006b2e:	bfb8      	it	lt
 8006b30:	4618      	movlt	r0, r3
 8006b32:	e7a3      	b.n	8006a7c <_printf_i+0x130>
 8006b34:	2301      	movs	r3, #1
 8006b36:	464a      	mov	r2, r9
 8006b38:	4639      	mov	r1, r7
 8006b3a:	4630      	mov	r0, r6
 8006b3c:	47c0      	blx	r8
 8006b3e:	3001      	adds	r0, #1
 8006b40:	d09a      	beq.n	8006a78 <_printf_i+0x12c>
 8006b42:	3501      	adds	r5, #1
 8006b44:	68e3      	ldr	r3, [r4, #12]
 8006b46:	9a03      	ldr	r2, [sp, #12]
 8006b48:	1a9b      	subs	r3, r3, r2
 8006b4a:	42ab      	cmp	r3, r5
 8006b4c:	dcf2      	bgt.n	8006b34 <_printf_i+0x1e8>
 8006b4e:	e7eb      	b.n	8006b28 <_printf_i+0x1dc>
 8006b50:	2500      	movs	r5, #0
 8006b52:	f104 0919 	add.w	r9, r4, #25
 8006b56:	e7f5      	b.n	8006b44 <_printf_i+0x1f8>
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d1ac      	bne.n	8006ab6 <_printf_i+0x16a>
 8006b5c:	7803      	ldrb	r3, [r0, #0]
 8006b5e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b62:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b66:	e76c      	b.n	8006a42 <_printf_i+0xf6>
 8006b68:	080080bd 	.word	0x080080bd
 8006b6c:	080080ce 	.word	0x080080ce

08006b70 <_sbrk_r>:
 8006b70:	b538      	push	{r3, r4, r5, lr}
 8006b72:	2300      	movs	r3, #0
 8006b74:	4c05      	ldr	r4, [pc, #20]	; (8006b8c <_sbrk_r+0x1c>)
 8006b76:	4605      	mov	r5, r0
 8006b78:	4608      	mov	r0, r1
 8006b7a:	6023      	str	r3, [r4, #0]
 8006b7c:	f7fa fb12 	bl	80011a4 <_sbrk>
 8006b80:	1c43      	adds	r3, r0, #1
 8006b82:	d102      	bne.n	8006b8a <_sbrk_r+0x1a>
 8006b84:	6823      	ldr	r3, [r4, #0]
 8006b86:	b103      	cbz	r3, 8006b8a <_sbrk_r+0x1a>
 8006b88:	602b      	str	r3, [r5, #0]
 8006b8a:	bd38      	pop	{r3, r4, r5, pc}
 8006b8c:	20000678 	.word	0x20000678

08006b90 <memchr>:
 8006b90:	b510      	push	{r4, lr}
 8006b92:	b2c9      	uxtb	r1, r1
 8006b94:	4402      	add	r2, r0
 8006b96:	4290      	cmp	r0, r2
 8006b98:	4603      	mov	r3, r0
 8006b9a:	d101      	bne.n	8006ba0 <memchr+0x10>
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	e003      	b.n	8006ba8 <memchr+0x18>
 8006ba0:	781c      	ldrb	r4, [r3, #0]
 8006ba2:	3001      	adds	r0, #1
 8006ba4:	428c      	cmp	r4, r1
 8006ba6:	d1f6      	bne.n	8006b96 <memchr+0x6>
 8006ba8:	4618      	mov	r0, r3
 8006baa:	bd10      	pop	{r4, pc}

08006bac <memcpy>:
 8006bac:	b510      	push	{r4, lr}
 8006bae:	1e43      	subs	r3, r0, #1
 8006bb0:	440a      	add	r2, r1
 8006bb2:	4291      	cmp	r1, r2
 8006bb4:	d100      	bne.n	8006bb8 <memcpy+0xc>
 8006bb6:	bd10      	pop	{r4, pc}
 8006bb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bc0:	e7f7      	b.n	8006bb2 <memcpy+0x6>

08006bc2 <memmove>:
 8006bc2:	4288      	cmp	r0, r1
 8006bc4:	b510      	push	{r4, lr}
 8006bc6:	eb01 0302 	add.w	r3, r1, r2
 8006bca:	d807      	bhi.n	8006bdc <memmove+0x1a>
 8006bcc:	1e42      	subs	r2, r0, #1
 8006bce:	4299      	cmp	r1, r3
 8006bd0:	d00a      	beq.n	8006be8 <memmove+0x26>
 8006bd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bd6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006bda:	e7f8      	b.n	8006bce <memmove+0xc>
 8006bdc:	4283      	cmp	r3, r0
 8006bde:	d9f5      	bls.n	8006bcc <memmove+0xa>
 8006be0:	1881      	adds	r1, r0, r2
 8006be2:	1ad2      	subs	r2, r2, r3
 8006be4:	42d3      	cmn	r3, r2
 8006be6:	d100      	bne.n	8006bea <memmove+0x28>
 8006be8:	bd10      	pop	{r4, pc}
 8006bea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006bee:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006bf2:	e7f7      	b.n	8006be4 <memmove+0x22>

08006bf4 <__malloc_lock>:
 8006bf4:	4770      	bx	lr

08006bf6 <__malloc_unlock>:
 8006bf6:	4770      	bx	lr

08006bf8 <_free_r>:
 8006bf8:	b538      	push	{r3, r4, r5, lr}
 8006bfa:	4605      	mov	r5, r0
 8006bfc:	2900      	cmp	r1, #0
 8006bfe:	d043      	beq.n	8006c88 <_free_r+0x90>
 8006c00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c04:	1f0c      	subs	r4, r1, #4
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	bfb8      	it	lt
 8006c0a:	18e4      	addlt	r4, r4, r3
 8006c0c:	f7ff fff2 	bl	8006bf4 <__malloc_lock>
 8006c10:	4a1e      	ldr	r2, [pc, #120]	; (8006c8c <_free_r+0x94>)
 8006c12:	6813      	ldr	r3, [r2, #0]
 8006c14:	4610      	mov	r0, r2
 8006c16:	b933      	cbnz	r3, 8006c26 <_free_r+0x2e>
 8006c18:	6063      	str	r3, [r4, #4]
 8006c1a:	6014      	str	r4, [r2, #0]
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c22:	f7ff bfe8 	b.w	8006bf6 <__malloc_unlock>
 8006c26:	42a3      	cmp	r3, r4
 8006c28:	d90b      	bls.n	8006c42 <_free_r+0x4a>
 8006c2a:	6821      	ldr	r1, [r4, #0]
 8006c2c:	1862      	adds	r2, r4, r1
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	bf01      	itttt	eq
 8006c32:	681a      	ldreq	r2, [r3, #0]
 8006c34:	685b      	ldreq	r3, [r3, #4]
 8006c36:	1852      	addeq	r2, r2, r1
 8006c38:	6022      	streq	r2, [r4, #0]
 8006c3a:	6063      	str	r3, [r4, #4]
 8006c3c:	6004      	str	r4, [r0, #0]
 8006c3e:	e7ed      	b.n	8006c1c <_free_r+0x24>
 8006c40:	4613      	mov	r3, r2
 8006c42:	685a      	ldr	r2, [r3, #4]
 8006c44:	b10a      	cbz	r2, 8006c4a <_free_r+0x52>
 8006c46:	42a2      	cmp	r2, r4
 8006c48:	d9fa      	bls.n	8006c40 <_free_r+0x48>
 8006c4a:	6819      	ldr	r1, [r3, #0]
 8006c4c:	1858      	adds	r0, r3, r1
 8006c4e:	42a0      	cmp	r0, r4
 8006c50:	d10b      	bne.n	8006c6a <_free_r+0x72>
 8006c52:	6820      	ldr	r0, [r4, #0]
 8006c54:	4401      	add	r1, r0
 8006c56:	1858      	adds	r0, r3, r1
 8006c58:	4282      	cmp	r2, r0
 8006c5a:	6019      	str	r1, [r3, #0]
 8006c5c:	d1de      	bne.n	8006c1c <_free_r+0x24>
 8006c5e:	6810      	ldr	r0, [r2, #0]
 8006c60:	6852      	ldr	r2, [r2, #4]
 8006c62:	4401      	add	r1, r0
 8006c64:	6019      	str	r1, [r3, #0]
 8006c66:	605a      	str	r2, [r3, #4]
 8006c68:	e7d8      	b.n	8006c1c <_free_r+0x24>
 8006c6a:	d902      	bls.n	8006c72 <_free_r+0x7a>
 8006c6c:	230c      	movs	r3, #12
 8006c6e:	602b      	str	r3, [r5, #0]
 8006c70:	e7d4      	b.n	8006c1c <_free_r+0x24>
 8006c72:	6820      	ldr	r0, [r4, #0]
 8006c74:	1821      	adds	r1, r4, r0
 8006c76:	428a      	cmp	r2, r1
 8006c78:	bf01      	itttt	eq
 8006c7a:	6811      	ldreq	r1, [r2, #0]
 8006c7c:	6852      	ldreq	r2, [r2, #4]
 8006c7e:	1809      	addeq	r1, r1, r0
 8006c80:	6021      	streq	r1, [r4, #0]
 8006c82:	6062      	str	r2, [r4, #4]
 8006c84:	605c      	str	r4, [r3, #4]
 8006c86:	e7c9      	b.n	8006c1c <_free_r+0x24>
 8006c88:	bd38      	pop	{r3, r4, r5, pc}
 8006c8a:	bf00      	nop
 8006c8c:	200004d4 	.word	0x200004d4

08006c90 <_realloc_r>:
 8006c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c92:	4607      	mov	r7, r0
 8006c94:	4614      	mov	r4, r2
 8006c96:	460e      	mov	r6, r1
 8006c98:	b921      	cbnz	r1, 8006ca4 <_realloc_r+0x14>
 8006c9a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006c9e:	4611      	mov	r1, r2
 8006ca0:	f7ff bc32 	b.w	8006508 <_malloc_r>
 8006ca4:	b922      	cbnz	r2, 8006cb0 <_realloc_r+0x20>
 8006ca6:	f7ff ffa7 	bl	8006bf8 <_free_r>
 8006caa:	4625      	mov	r5, r4
 8006cac:	4628      	mov	r0, r5
 8006cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cb0:	f000 f814 	bl	8006cdc <_malloc_usable_size_r>
 8006cb4:	42a0      	cmp	r0, r4
 8006cb6:	d20f      	bcs.n	8006cd8 <_realloc_r+0x48>
 8006cb8:	4621      	mov	r1, r4
 8006cba:	4638      	mov	r0, r7
 8006cbc:	f7ff fc24 	bl	8006508 <_malloc_r>
 8006cc0:	4605      	mov	r5, r0
 8006cc2:	2800      	cmp	r0, #0
 8006cc4:	d0f2      	beq.n	8006cac <_realloc_r+0x1c>
 8006cc6:	4631      	mov	r1, r6
 8006cc8:	4622      	mov	r2, r4
 8006cca:	f7ff ff6f 	bl	8006bac <memcpy>
 8006cce:	4631      	mov	r1, r6
 8006cd0:	4638      	mov	r0, r7
 8006cd2:	f7ff ff91 	bl	8006bf8 <_free_r>
 8006cd6:	e7e9      	b.n	8006cac <_realloc_r+0x1c>
 8006cd8:	4635      	mov	r5, r6
 8006cda:	e7e7      	b.n	8006cac <_realloc_r+0x1c>

08006cdc <_malloc_usable_size_r>:
 8006cdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ce0:	1f18      	subs	r0, r3, #4
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	bfbc      	itt	lt
 8006ce6:	580b      	ldrlt	r3, [r1, r0]
 8006ce8:	18c0      	addlt	r0, r0, r3
 8006cea:	4770      	bx	lr

08006cec <_init>:
 8006cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cee:	bf00      	nop
 8006cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cf2:	bc08      	pop	{r3}
 8006cf4:	469e      	mov	lr, r3
 8006cf6:	4770      	bx	lr

08006cf8 <_fini>:
 8006cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cfa:	bf00      	nop
 8006cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cfe:	bc08      	pop	{r3}
 8006d00:	469e      	mov	lr, r3
 8006d02:	4770      	bx	lr
