
smart-scale.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008624  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  080087d8  080087d8  000097d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d2c  08008d2c  0000a1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008d2c  08008d2c  00009d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d34  08008d34  0000a1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d34  08008d34  00009d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d38  08008d38  00009d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08008d3c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1e0  2**0
                  CONTENTS
 10 .bss          00000328  200001e0  200001e0  0000a1e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000508  20000508  0000a1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f9a9  00000000  00000000  0000a210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002434  00000000  00000000  00019bb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fb8  00000000  00000000  0001bff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c3b  00000000  00000000  0001cfa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024fdd  00000000  00000000  0001dbe3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011737  00000000  00000000  00042bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000deac8  00000000  00000000  000542f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00132dbf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005798  00000000  00000000  00132e04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  0013859c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080087bc 	.word	0x080087bc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	080087bc 	.word	0x080087bc

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <Run7SegDisplay>:
    pos = 0;
    ShowDecimalPoint = show_decimal;
}

void Run7SegDisplay()
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
    unsigned char val;
    int show_decimal_now = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	603b      	str	r3, [r7, #0]

    pos++;
 800104a:	4b73      	ldr	r3, [pc, #460]	@ (8001218 <Run7SegDisplay+0x1d8>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	3301      	adds	r3, #1
 8001050:	4a71      	ldr	r2, [pc, #452]	@ (8001218 <Run7SegDisplay+0x1d8>)
 8001052:	6013      	str	r3, [r2, #0]
    HAL_GPIO_WritePin(PORT_7SEG_CONTROL0, PIN_7SEG_CONTROL0, GPIO_PIN_RESET);
 8001054:	2200      	movs	r2, #0
 8001056:	2104      	movs	r1, #4
 8001058:	4870      	ldr	r0, [pc, #448]	@ (800121c <Run7SegDisplay+0x1dc>)
 800105a:	f001 fc57 	bl	800290c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_7SEG_CONTROL1, PIN_7SEG_CONTROL1, GPIO_PIN_RESET);
 800105e:	2200      	movs	r2, #0
 8001060:	2108      	movs	r1, #8
 8001062:	486e      	ldr	r0, [pc, #440]	@ (800121c <Run7SegDisplay+0x1dc>)
 8001064:	f001 fc52 	bl	800290c <HAL_GPIO_WritePin>

    if (pos & 0x1) {
 8001068:	4b6b      	ldr	r3, [pc, #428]	@ (8001218 <Run7SegDisplay+0x1d8>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0301 	and.w	r3, r3, #1
 8001070:	2b00      	cmp	r3, #0
 8001072:	d012      	beq.n	800109a <Run7SegDisplay+0x5a>
        // Digit u tin (bn phi) - hng n v
        val = Mask[DisplayValue % 10];
 8001074:	4b6a      	ldr	r3, [pc, #424]	@ (8001220 <Run7SegDisplay+0x1e0>)
 8001076:	6819      	ldr	r1, [r3, #0]
 8001078:	4b6a      	ldr	r3, [pc, #424]	@ (8001224 <Run7SegDisplay+0x1e4>)
 800107a:	fb83 2301 	smull	r2, r3, r3, r1
 800107e:	109a      	asrs	r2, r3, #2
 8001080:	17cb      	asrs	r3, r1, #31
 8001082:	1ad2      	subs	r2, r2, r3
 8001084:	4613      	mov	r3, r2
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	4413      	add	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	1aca      	subs	r2, r1, r3
 800108e:	4b66      	ldr	r3, [pc, #408]	@ (8001228 <Run7SegDisplay+0x1e8>)
 8001090:	5c9b      	ldrb	r3, [r3, r2]
 8001092:	71fb      	strb	r3, [r7, #7]
        show_decimal_now = 0; // Khng hin th du thp phn  digit ny
 8001094:	2300      	movs	r3, #0
 8001096:	603b      	str	r3, [r7, #0]
 8001098:	e01b      	b.n	80010d2 <Run7SegDisplay+0x92>
    } else {
        // Digit th hai (bn tri) - hng chc
        val = Mask[(DisplayValue / 10) % 10];
 800109a:	4b61      	ldr	r3, [pc, #388]	@ (8001220 <Run7SegDisplay+0x1e0>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a61      	ldr	r2, [pc, #388]	@ (8001224 <Run7SegDisplay+0x1e4>)
 80010a0:	fb82 1203 	smull	r1, r2, r2, r3
 80010a4:	1092      	asrs	r2, r2, #2
 80010a6:	17db      	asrs	r3, r3, #31
 80010a8:	1ad1      	subs	r1, r2, r3
 80010aa:	4b5e      	ldr	r3, [pc, #376]	@ (8001224 <Run7SegDisplay+0x1e4>)
 80010ac:	fb83 2301 	smull	r2, r3, r3, r1
 80010b0:	109a      	asrs	r2, r3, #2
 80010b2:	17cb      	asrs	r3, r1, #31
 80010b4:	1ad2      	subs	r2, r2, r3
 80010b6:	4613      	mov	r3, r2
 80010b8:	009b      	lsls	r3, r3, #2
 80010ba:	4413      	add	r3, r2
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	1aca      	subs	r2, r1, r3
 80010c0:	4b59      	ldr	r3, [pc, #356]	@ (8001228 <Run7SegDisplay+0x1e8>)
 80010c2:	5c9b      	ldrb	r3, [r3, r2]
 80010c4:	71fb      	strb	r3, [r7, #7]
        // Hin th du thp phn  digit ny nu cn (sau s hng chc)
        if(ShowDecimalPoint) {
 80010c6:	4b59      	ldr	r3, [pc, #356]	@ (800122c <Run7SegDisplay+0x1ec>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <Run7SegDisplay+0x92>
            show_decimal_now = 1;
 80010ce:	2301      	movs	r3, #1
 80010d0:	603b      	str	r3, [r7, #0]
        }
    }

    // Thit lp segment P (decimal point)
    if (show_decimal_now)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d006      	beq.n	80010e6 <Run7SegDisplay+0xa6>
        HAL_GPIO_WritePin(PORT_7SEG_P, PIN_7SEG_P, GPIO_PIN_SET);
 80010d8:	2201      	movs	r2, #1
 80010da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010de:	4854      	ldr	r0, [pc, #336]	@ (8001230 <Run7SegDisplay+0x1f0>)
 80010e0:	f001 fc14 	bl	800290c <HAL_GPIO_WritePin>
 80010e4:	e005      	b.n	80010f2 <Run7SegDisplay+0xb2>
    else
        HAL_GPIO_WritePin(PORT_7SEG_P, PIN_7SEG_P, GPIO_PIN_RESET);
 80010e6:	2200      	movs	r2, #0
 80010e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010ec:	4850      	ldr	r0, [pc, #320]	@ (8001230 <Run7SegDisplay+0x1f0>)
 80010ee:	f001 fc0d 	bl	800290c <HAL_GPIO_WritePin>

    // Thit lp cc segment khc (G, F, E, D, C, B, A)
    if (val & 0x40)
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d006      	beq.n	800110a <Run7SegDisplay+0xca>
        HAL_GPIO_WritePin(PORT_7SEG_G, PIN_7SEG_G, GPIO_PIN_SET);
 80010fc:	2201      	movs	r2, #1
 80010fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001102:	484b      	ldr	r0, [pc, #300]	@ (8001230 <Run7SegDisplay+0x1f0>)
 8001104:	f001 fc02 	bl	800290c <HAL_GPIO_WritePin>
 8001108:	e005      	b.n	8001116 <Run7SegDisplay+0xd6>
    else
        HAL_GPIO_WritePin(PORT_7SEG_G, PIN_7SEG_G, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001110:	4847      	ldr	r0, [pc, #284]	@ (8001230 <Run7SegDisplay+0x1f0>)
 8001112:	f001 fbfb 	bl	800290c <HAL_GPIO_WritePin>

    if (val & 0x20)
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	f003 0320 	and.w	r3, r3, #32
 800111c:	2b00      	cmp	r3, #0
 800111e:	d006      	beq.n	800112e <Run7SegDisplay+0xee>
        HAL_GPIO_WritePin(PORT_7SEG_F, PIN_7SEG_F, GPIO_PIN_SET);
 8001120:	2201      	movs	r2, #1
 8001122:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001126:	4842      	ldr	r0, [pc, #264]	@ (8001230 <Run7SegDisplay+0x1f0>)
 8001128:	f001 fbf0 	bl	800290c <HAL_GPIO_WritePin>
 800112c:	e005      	b.n	800113a <Run7SegDisplay+0xfa>
    else
        HAL_GPIO_WritePin(PORT_7SEG_F, PIN_7SEG_F, GPIO_PIN_RESET);
 800112e:	2200      	movs	r2, #0
 8001130:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001134:	483e      	ldr	r0, [pc, #248]	@ (8001230 <Run7SegDisplay+0x1f0>)
 8001136:	f001 fbe9 	bl	800290c <HAL_GPIO_WritePin>

    if (val & 0x10)
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	f003 0310 	and.w	r3, r3, #16
 8001140:	2b00      	cmp	r3, #0
 8001142:	d006      	beq.n	8001152 <Run7SegDisplay+0x112>
        HAL_GPIO_WritePin(PORT_7SEG_E, PIN_7SEG_E, GPIO_PIN_SET);
 8001144:	2201      	movs	r2, #1
 8001146:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800114a:	4839      	ldr	r0, [pc, #228]	@ (8001230 <Run7SegDisplay+0x1f0>)
 800114c:	f001 fbde 	bl	800290c <HAL_GPIO_WritePin>
 8001150:	e005      	b.n	800115e <Run7SegDisplay+0x11e>
    else
        HAL_GPIO_WritePin(PORT_7SEG_E, PIN_7SEG_E, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001158:	4835      	ldr	r0, [pc, #212]	@ (8001230 <Run7SegDisplay+0x1f0>)
 800115a:	f001 fbd7 	bl	800290c <HAL_GPIO_WritePin>

    if (val & 0x8)
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	f003 0308 	and.w	r3, r3, #8
 8001164:	2b00      	cmp	r3, #0
 8001166:	d006      	beq.n	8001176 <Run7SegDisplay+0x136>
        HAL_GPIO_WritePin(PORT_7SEG_D, PIN_7SEG_D, GPIO_PIN_SET);
 8001168:	2201      	movs	r2, #1
 800116a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800116e:	4830      	ldr	r0, [pc, #192]	@ (8001230 <Run7SegDisplay+0x1f0>)
 8001170:	f001 fbcc 	bl	800290c <HAL_GPIO_WritePin>
 8001174:	e005      	b.n	8001182 <Run7SegDisplay+0x142>
    else
        HAL_GPIO_WritePin(PORT_7SEG_D, PIN_7SEG_D, GPIO_PIN_RESET);
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800117c:	482c      	ldr	r0, [pc, #176]	@ (8001230 <Run7SegDisplay+0x1f0>)
 800117e:	f001 fbc5 	bl	800290c <HAL_GPIO_WritePin>

    if (val & 0x4)
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	f003 0304 	and.w	r3, r3, #4
 8001188:	2b00      	cmp	r3, #0
 800118a:	d006      	beq.n	800119a <Run7SegDisplay+0x15a>
        HAL_GPIO_WritePin(PORT_7SEG_C, PIN_7SEG_C, GPIO_PIN_SET);
 800118c:	2201      	movs	r2, #1
 800118e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001192:	4827      	ldr	r0, [pc, #156]	@ (8001230 <Run7SegDisplay+0x1f0>)
 8001194:	f001 fbba 	bl	800290c <HAL_GPIO_WritePin>
 8001198:	e005      	b.n	80011a6 <Run7SegDisplay+0x166>
    else
        HAL_GPIO_WritePin(PORT_7SEG_C, PIN_7SEG_C, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011a0:	4823      	ldr	r0, [pc, #140]	@ (8001230 <Run7SegDisplay+0x1f0>)
 80011a2:	f001 fbb3 	bl	800290c <HAL_GPIO_WritePin>

    if (val & 0x2)
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	f003 0302 	and.w	r3, r3, #2
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d006      	beq.n	80011be <Run7SegDisplay+0x17e>
        HAL_GPIO_WritePin(PORT_7SEG_B, PIN_7SEG_B, GPIO_PIN_SET);
 80011b0:	2201      	movs	r2, #1
 80011b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011b6:	481e      	ldr	r0, [pc, #120]	@ (8001230 <Run7SegDisplay+0x1f0>)
 80011b8:	f001 fba8 	bl	800290c <HAL_GPIO_WritePin>
 80011bc:	e005      	b.n	80011ca <Run7SegDisplay+0x18a>
    else
        HAL_GPIO_WritePin(PORT_7SEG_B, PIN_7SEG_B, GPIO_PIN_RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011c4:	481a      	ldr	r0, [pc, #104]	@ (8001230 <Run7SegDisplay+0x1f0>)
 80011c6:	f001 fba1 	bl	800290c <HAL_GPIO_WritePin>

    if (val & 0x1)
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	f003 0301 	and.w	r3, r3, #1
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d006      	beq.n	80011e2 <Run7SegDisplay+0x1a2>
        HAL_GPIO_WritePin(PORT_7SEG_A, PIN_7SEG_A, GPIO_PIN_SET);
 80011d4:	2201      	movs	r2, #1
 80011d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011da:	4815      	ldr	r0, [pc, #84]	@ (8001230 <Run7SegDisplay+0x1f0>)
 80011dc:	f001 fb96 	bl	800290c <HAL_GPIO_WritePin>
 80011e0:	e005      	b.n	80011ee <Run7SegDisplay+0x1ae>
    else
        HAL_GPIO_WritePin(PORT_7SEG_A, PIN_7SEG_A, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011e8:	4811      	ldr	r0, [pc, #68]	@ (8001230 <Run7SegDisplay+0x1f0>)
 80011ea:	f001 fb8f 	bl	800290c <HAL_GPIO_WritePin>

    // Kch hot digit tng ng
    if (pos & 0x1)
 80011ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <Run7SegDisplay+0x1d8>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d005      	beq.n	8001206 <Run7SegDisplay+0x1c6>
        HAL_GPIO_WritePin(PORT_7SEG_CONTROL0, PIN_7SEG_CONTROL0, GPIO_PIN_SET);
 80011fa:	2201      	movs	r2, #1
 80011fc:	2104      	movs	r1, #4
 80011fe:	4807      	ldr	r0, [pc, #28]	@ (800121c <Run7SegDisplay+0x1dc>)
 8001200:	f001 fb84 	bl	800290c <HAL_GPIO_WritePin>
    else
        HAL_GPIO_WritePin(PORT_7SEG_CONTROL1, PIN_7SEG_CONTROL1, GPIO_PIN_SET);
}
 8001204:	e004      	b.n	8001210 <Run7SegDisplay+0x1d0>
        HAL_GPIO_WritePin(PORT_7SEG_CONTROL1, PIN_7SEG_CONTROL1, GPIO_PIN_SET);
 8001206:	2201      	movs	r2, #1
 8001208:	2108      	movs	r1, #8
 800120a:	4804      	ldr	r0, [pc, #16]	@ (800121c <Run7SegDisplay+0x1dc>)
 800120c:	f001 fb7e 	bl	800290c <HAL_GPIO_WritePin>
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000200 	.word	0x20000200
 800121c:	40021800 	.word	0x40021800
 8001220:	200001fc 	.word	0x200001fc
 8001224:	66666667 	.word	0x66666667
 8001228:	20000000 	.word	0x20000000
 800122c:	20000204 	.word	0x20000204
 8001230:	40021000 	.word	0x40021000

08001234 <hx711_init>:
 */

#include <HX711.h>

//#############################################################################################
void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin){
 8001234:	b580      	push	{r7, lr}
 8001236:	b08a      	sub	sp, #40	@ 0x28
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	603b      	str	r3, [r7, #0]
 8001240:	4613      	mov	r3, r2
 8001242:	80fb      	strh	r3, [r7, #6]
  // Setup the pin connections with the STM Board
  hx711->clk_gpio = clk_gpio;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	88fa      	ldrh	r2, [r7, #6]
 800124e:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	683a      	ldr	r2, [r7, #0]
 8001254:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800125a:	815a      	strh	r2, [r3, #10]

  GPIO_InitTypeDef  gpio = {0};
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
 800126a:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8001274:	2302      	movs	r3, #2
 8001276:	623b      	str	r3, [r7, #32]
  gpio.Pin = clk_pin;
 8001278:	88fb      	ldrh	r3, [r7, #6]
 800127a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(clk_gpio, &gpio);
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	4619      	mov	r1, r3
 8001282:	68b8      	ldr	r0, [r7, #8]
 8001284:	f001 f97e 	bl	8002584 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 8001288:	2300      	movs	r3, #0
 800128a:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 800128c:	2301      	movs	r3, #1
 800128e:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8001290:	2302      	movs	r3, #2
 8001292:	623b      	str	r3, [r7, #32]
  gpio.Pin = dat_pin;
 8001294:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001296:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(dat_gpio, &gpio);
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	4619      	mov	r1, r3
 800129e:	6838      	ldr	r0, [r7, #0]
 80012a0:	f001 f970 	bl	8002584 <HAL_GPIO_Init>

}
 80012a4:	bf00      	nop
 80012a6:	3728      	adds	r7, #40	@ 0x28
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <set_scale>:

//#############################################################################################
void set_scale(hx711_t *hx711, float Ascale, float Bscale){
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	ed87 0a02 	vstr	s0, [r7, #8]
 80012b8:	edc7 0a01 	vstr	s1, [r7, #4]
  // Set the scale. To calibrate the cell, run the program with a scale of 1, call the tare function and then the get_units function. 
  // Divide the obtained weight by the real weight. The result is the parameter to pass to scale
	hx711->Ascale = Ascale;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	611a      	str	r2, [r3, #16]
	hx711->Bscale = Bscale;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	61da      	str	r2, [r3, #28]
}
 80012c8:	bf00      	nop
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <set_gain>:

//#############################################################################################
void set_gain(hx711_t *hx711, uint8_t Again, uint8_t Bgain){
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	460b      	mov	r3, r1
 80012de:	70fb      	strb	r3, [r7, #3]
 80012e0:	4613      	mov	r3, r2
 80012e2:	70bb      	strb	r3, [r7, #2]
  // Define A channel's gain
	switch (Again) {
 80012e4:	78fb      	ldrb	r3, [r7, #3]
 80012e6:	2b40      	cmp	r3, #64	@ 0x40
 80012e8:	d005      	beq.n	80012f6 <set_gain+0x22>
 80012ea:	2b80      	cmp	r3, #128	@ 0x80
 80012ec:	d107      	bne.n	80012fe <set_gain+0x2a>
			case 128:		// channel A, gain factor 128
				hx711->Again = 1;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2201      	movs	r2, #1
 80012f2:	751a      	strb	r2, [r3, #20]
				break;
 80012f4:	e003      	b.n	80012fe <set_gain+0x2a>
			case 64:		// channel A, gain factor 64
				hx711->Again = 3;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2203      	movs	r2, #3
 80012fa:	751a      	strb	r2, [r3, #20]
				break;
 80012fc:	bf00      	nop
		}
	hx711->Bgain = 2;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2202      	movs	r2, #2
 8001302:	f883 2020 	strb.w	r2, [r3, #32]
}
 8001306:	bf00      	nop
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <set_offset>:

//#############################################################################################
void set_offset(hx711_t *hx711, long offset, uint8_t channel){
 8001312:	b480      	push	{r7}
 8001314:	b085      	sub	sp, #20
 8001316:	af00      	add	r7, sp, #0
 8001318:	60f8      	str	r0, [r7, #12]
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	4613      	mov	r3, r2
 800131e:	71fb      	strb	r3, [r7, #7]
	if(channel == CHANNEL_A) hx711->Aoffset = offset;
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d103      	bne.n	800132e <set_offset+0x1c>
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	68ba      	ldr	r2, [r7, #8]
 800132a:	60da      	str	r2, [r3, #12]
	else hx711->Boffset = offset;
}
 800132c:	e002      	b.n	8001334 <set_offset+0x22>
	else hx711->Boffset = offset;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	68ba      	ldr	r2, [r7, #8]
 8001332:	619a      	str	r2, [r3, #24]
}
 8001334:	bf00      	nop
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <shiftIn>:

//############################################################################################
uint8_t shiftIn(hx711_t *hx711, uint8_t bitOrder) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	70fb      	strb	r3, [r7, #3]
    uint8_t value = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	73fb      	strb	r3, [r7, #15]
    uint8_t i;

    for(i = 0; i < 8; ++i) {
 8001350:	2300      	movs	r3, #0
 8001352:	73bb      	strb	r3, [r7, #14]
 8001354:	e03e      	b.n	80013d4 <shiftIn+0x94>
    	HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6818      	ldr	r0, [r3, #0]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	891b      	ldrh	r3, [r3, #8]
 800135e:	2201      	movs	r2, #1
 8001360:	4619      	mov	r1, r3
 8001362:	f001 fad3 	bl	800290c <HAL_GPIO_WritePin>
        if(bitOrder == 0)
 8001366:	78fb      	ldrb	r3, [r7, #3]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d113      	bne.n	8001394 <shiftIn+0x54>
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << i;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	685a      	ldr	r2, [r3, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	895b      	ldrh	r3, [r3, #10]
 8001374:	4619      	mov	r1, r3
 8001376:	4610      	mov	r0, r2
 8001378:	f001 fab0 	bl	80028dc <HAL_GPIO_ReadPin>
 800137c:	4603      	mov	r3, r0
 800137e:	461a      	mov	r2, r3
 8001380:	7bbb      	ldrb	r3, [r7, #14]
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	b25a      	sxtb	r2, r3
 8001388:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800138c:	4313      	orrs	r3, r2
 800138e:	b25b      	sxtb	r3, r3
 8001390:	73fb      	strb	r3, [r7, #15]
 8001392:	e014      	b.n	80013be <shiftIn+0x7e>
        else
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << (7 - i);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685a      	ldr	r2, [r3, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	895b      	ldrh	r3, [r3, #10]
 800139c:	4619      	mov	r1, r3
 800139e:	4610      	mov	r0, r2
 80013a0:	f001 fa9c 	bl	80028dc <HAL_GPIO_ReadPin>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	7bbb      	ldrb	r3, [r7, #14]
 80013aa:	f1c3 0307 	rsb	r3, r3, #7
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	b25a      	sxtb	r2, r3
 80013b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	b25b      	sxtb	r3, r3
 80013bc:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6818      	ldr	r0, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	891b      	ldrh	r3, [r3, #8]
 80013c6:	2200      	movs	r2, #0
 80013c8:	4619      	mov	r1, r3
 80013ca:	f001 fa9f 	bl	800290c <HAL_GPIO_WritePin>
    for(i = 0; i < 8; ++i) {
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	3301      	adds	r3, #1
 80013d2:	73bb      	strb	r3, [r7, #14]
 80013d4:	7bbb      	ldrb	r3, [r7, #14]
 80013d6:	2b07      	cmp	r3, #7
 80013d8:	d9bd      	bls.n	8001356 <shiftIn+0x16>
    }
    return value;
 80013da:	7bfb      	ldrb	r3, [r7, #15]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <is_ready>:

//############################################################################################
bool is_ready(hx711_t *hx711) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_RESET){
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685a      	ldr	r2, [r3, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	895b      	ldrh	r3, [r3, #10]
 80013f4:	4619      	mov	r1, r3
 80013f6:	4610      	mov	r0, r2
 80013f8:	f001 fa70 	bl	80028dc <HAL_GPIO_ReadPin>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d101      	bne.n	8001406 <is_ready+0x22>
		return 1;
 8001402:	2301      	movs	r3, #1
 8001404:	e000      	b.n	8001408 <is_ready+0x24>
	}
	return 0;
 8001406:	2300      	movs	r3, #0
}
 8001408:	4618      	mov	r0, r3
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <wait_ready>:

//############################################################################################
void wait_ready(hx711_t *hx711) {
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	// Wait for the chip to become ready.
	while (!is_ready(hx711)) {
 8001418:	e002      	b.n	8001420 <wait_ready+0x10>
		HAL_Delay(0);
 800141a:	2000      	movs	r0, #0
 800141c:	f000 ff7c 	bl	8002318 <HAL_Delay>
	while (!is_ready(hx711)) {
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff ffdf 	bl	80013e4 <is_ready>
 8001426:	4603      	mov	r3, r0
 8001428:	f083 0301 	eor.w	r3, r3, #1
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f3      	bne.n	800141a <wait_ready+0xa>
	}
}
 8001432:	bf00      	nop
 8001434:	bf00      	nop
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <read>:

//############################################################################################
long read(hx711_t *hx711, uint8_t channel){
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	460b      	mov	r3, r1
 8001446:	70fb      	strb	r3, [r7, #3]
	wait_ready(hx711);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f7ff ffe1 	bl	8001410 <wait_ready>
	unsigned long value = 0;
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
	uint8_t data[3] = { 0 };
 8001452:	f107 0308 	add.w	r3, r7, #8
 8001456:	2100      	movs	r1, #0
 8001458:	460a      	mov	r2, r1
 800145a:	801a      	strh	r2, [r3, #0]
 800145c:	460a      	mov	r2, r1
 800145e:	709a      	strb	r2, [r3, #2]
	uint8_t filler = 0x00;
 8001460:	2300      	movs	r3, #0
 8001462:	75fb      	strb	r3, [r7, #23]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001464:	b672      	cpsid	i
}
 8001466:	bf00      	nop

	noInterrupts();

	data[2] = shiftIn(hx711, 1);
 8001468:	2101      	movs	r1, #1
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff ff68 	bl	8001340 <shiftIn>
 8001470:	4603      	mov	r3, r0
 8001472:	72bb      	strb	r3, [r7, #10]
	data[1] = shiftIn(hx711, 1);
 8001474:	2101      	movs	r1, #1
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f7ff ff62 	bl	8001340 <shiftIn>
 800147c:	4603      	mov	r3, r0
 800147e:	727b      	strb	r3, [r7, #9]
	data[0] = shiftIn(hx711, 1);
 8001480:	2101      	movs	r1, #1
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff ff5c 	bl	8001340 <shiftIn>
 8001488:	4603      	mov	r3, r0
 800148a:	723b      	strb	r3, [r7, #8]

	uint8_t gain = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	75bb      	strb	r3, [r7, #22]
	if(channel == 0) gain = hx711->Again;
 8001490:	78fb      	ldrb	r3, [r7, #3]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d103      	bne.n	800149e <read+0x62>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	7d1b      	ldrb	r3, [r3, #20]
 800149a:	75bb      	strb	r3, [r7, #22]
 800149c:	e003      	b.n	80014a6 <read+0x6a>
	else gain = hx711->Bgain;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014a4:	75bb      	strb	r3, [r7, #22]

	for (unsigned int i = 0; i < gain; i++) {
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
 80014aa:	e012      	b.n	80014d2 <read+0x96>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6818      	ldr	r0, [r3, #0]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	891b      	ldrh	r3, [r3, #8]
 80014b4:	2201      	movs	r2, #1
 80014b6:	4619      	mov	r1, r3
 80014b8:	f001 fa28 	bl	800290c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6818      	ldr	r0, [r3, #0]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	891b      	ldrh	r3, [r3, #8]
 80014c4:	2200      	movs	r2, #0
 80014c6:	4619      	mov	r1, r3
 80014c8:	f001 fa20 	bl	800290c <HAL_GPIO_WritePin>
	for (unsigned int i = 0; i < gain; i++) {
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	3301      	adds	r3, #1
 80014d0:	613b      	str	r3, [r7, #16]
 80014d2:	7dbb      	ldrb	r3, [r7, #22]
 80014d4:	693a      	ldr	r2, [r7, #16]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d3e8      	bcc.n	80014ac <read+0x70>
  __ASM volatile ("cpsie i" : : : "memory");
 80014da:	b662      	cpsie	i
}
 80014dc:	bf00      	nop
	}

	interrupts();

	// Replicate the most significant bit to pad out a 32-bit signed integer
	if (data[2] & 0x80) {
 80014de:	7abb      	ldrb	r3, [r7, #10]
 80014e0:	b25b      	sxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	da02      	bge.n	80014ec <read+0xb0>
		filler = 0xFF;
 80014e6:	23ff      	movs	r3, #255	@ 0xff
 80014e8:	75fb      	strb	r3, [r7, #23]
 80014ea:	e001      	b.n	80014f0 <read+0xb4>
	} else {
		filler = 0x00;
 80014ec:	2300      	movs	r3, #0
 80014ee:	75fb      	strb	r3, [r7, #23]
	}

	// Construct a 32-bit signed integer
	value = ( (unsigned long)(filler) << 24
 80014f0:	7dfb      	ldrb	r3, [r7, #23]
 80014f2:	061a      	lsls	r2, r3, #24
			| (unsigned long)(data[2]) << 16
 80014f4:	7abb      	ldrb	r3, [r7, #10]
 80014f6:	041b      	lsls	r3, r3, #16
 80014f8:	431a      	orrs	r2, r3
			| (unsigned long)(data[1]) << 8
 80014fa:	7a7b      	ldrb	r3, [r7, #9]
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	4313      	orrs	r3, r2
			| (unsigned long)(data[0]) );
 8001500:	7a3a      	ldrb	r2, [r7, #8]
	value = ( (unsigned long)(filler) << 24
 8001502:	4313      	orrs	r3, r2
 8001504:	60fb      	str	r3, [r7, #12]

	return (long)(value);
 8001506:	68fb      	ldr	r3, [r7, #12]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3718      	adds	r7, #24
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <read_average>:

//############################################################################################
long read_average(hx711_t *hx711, int8_t times, uint8_t channel) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	460b      	mov	r3, r1
 800151a:	70fb      	strb	r3, [r7, #3]
 800151c:	4613      	mov	r3, r2
 800151e:	70bb      	strb	r3, [r7, #2]
	long sum = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	60fb      	str	r3, [r7, #12]
	for (int8_t i = 0; i < times; i++) {
 8001524:	2300      	movs	r3, #0
 8001526:	72fb      	strb	r3, [r7, #11]
 8001528:	e011      	b.n	800154e <read_average+0x3e>
		sum += read(hx711, channel);
 800152a:	78bb      	ldrb	r3, [r7, #2]
 800152c:	4619      	mov	r1, r3
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff ff84 	bl	800143c <read>
 8001534:	4602      	mov	r2, r0
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	4413      	add	r3, r2
 800153a:	60fb      	str	r3, [r7, #12]
		HAL_Delay(0);
 800153c:	2000      	movs	r0, #0
 800153e:	f000 feeb 	bl	8002318 <HAL_Delay>
	for (int8_t i = 0; i < times; i++) {
 8001542:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001546:	b2db      	uxtb	r3, r3
 8001548:	3301      	adds	r3, #1
 800154a:	b2db      	uxtb	r3, r3
 800154c:	72fb      	strb	r3, [r7, #11]
 800154e:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8001552:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001556:	429a      	cmp	r2, r3
 8001558:	dbe7      	blt.n	800152a <read_average+0x1a>
	}
	return sum / times;
 800155a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8001564:	4618      	mov	r0, r3
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <get_value>:

//############################################################################################
double get_value(hx711_t *hx711, int8_t times, uint8_t channel) {
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	70fb      	strb	r3, [r7, #3]
 8001578:	4613      	mov	r3, r2
 800157a:	70bb      	strb	r3, [r7, #2]
	long offset = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) offset = hx711->Aoffset;
 8001580:	78bb      	ldrb	r3, [r7, #2]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d103      	bne.n	800158e <get_value+0x22>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	e002      	b.n	8001594 <get_value+0x28>
	else offset = hx711->Boffset;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	699b      	ldr	r3, [r3, #24]
 8001592:	60fb      	str	r3, [r7, #12]
	return read_average(hx711, times, channel) - offset;
 8001594:	78ba      	ldrb	r2, [r7, #2]
 8001596:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800159a:	4619      	mov	r1, r3
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff ffb7 	bl	8001510 <read_average>
 80015a2:	4602      	mov	r2, r0
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7fe ffcb 	bl	8000544 <__aeabi_i2d>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	ec43 2b17 	vmov	d7, r2, r3
}
 80015b6:	eeb0 0a47 	vmov.f32	s0, s14
 80015ba:	eef0 0a67 	vmov.f32	s1, s15
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <tare>:

//############################################################################################
void tare(hx711_t *hx711, uint8_t times, uint8_t channel) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	460b      	mov	r3, r1
 80015ce:	70fb      	strb	r3, [r7, #3]
 80015d0:	4613      	mov	r3, r2
 80015d2:	70bb      	strb	r3, [r7, #2]
	read(hx711, channel); // Change channel
 80015d4:	78bb      	ldrb	r3, [r7, #2]
 80015d6:	4619      	mov	r1, r3
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f7ff ff2f 	bl	800143c <read>
	double sum = read_average(hx711, times, channel);
 80015de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015e2:	78ba      	ldrb	r2, [r7, #2]
 80015e4:	4619      	mov	r1, r3
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff ff92 	bl	8001510 <read_average>
 80015ec:	4603      	mov	r3, r0
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe ffa8 	bl	8000544 <__aeabi_i2d>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	e9c7 2302 	strd	r2, r3, [r7, #8]
	set_offset(hx711, sum, channel);
 80015fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001600:	f7ff faba 	bl	8000b78 <__aeabi_d2iz>
 8001604:	4601      	mov	r1, r0
 8001606:	78bb      	ldrb	r3, [r7, #2]
 8001608:	461a      	mov	r2, r3
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7ff fe81 	bl	8001312 <set_offset>
}
 8001610:	bf00      	nop
 8001612:	3710      	adds	r7, #16
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <tare_all>:

//############################################################################################
void tare_all(hx711_t *hx711, uint8_t times) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	460b      	mov	r3, r1
 8001622:	70fb      	strb	r3, [r7, #3]
	tare(hx711, times, CHANNEL_A);
 8001624:	78fb      	ldrb	r3, [r7, #3]
 8001626:	2200      	movs	r2, #0
 8001628:	4619      	mov	r1, r3
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff ffca 	bl	80015c4 <tare>
	tare(hx711, times, CHANNEL_B);
 8001630:	78fb      	ldrb	r3, [r7, #3]
 8001632:	2201      	movs	r2, #1
 8001634:	4619      	mov	r1, r3
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	f7ff ffc4 	bl	80015c4 <tare>
}
 800163c:	bf00      	nop
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <get_weight>:

//############################################################################################
float get_weight(hx711_t *hx711, int8_t times, uint8_t channel) {
 8001644:	b5b0      	push	{r4, r5, r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	460b      	mov	r3, r1
 800164e:	70fb      	strb	r3, [r7, #3]
 8001650:	4613      	mov	r3, r2
 8001652:	70bb      	strb	r3, [r7, #2]
  // Read load cell
	read(hx711, channel);
 8001654:	78bb      	ldrb	r3, [r7, #2]
 8001656:	4619      	mov	r1, r3
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f7ff feef 	bl	800143c <read>
	float scale = 0;
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) scale = hx711->Ascale;
 8001664:	78bb      	ldrb	r3, [r7, #2]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d103      	bne.n	8001672 <get_weight+0x2e>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	691b      	ldr	r3, [r3, #16]
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	e002      	b.n	8001678 <get_weight+0x34>
	else scale = hx711->Bscale;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	69db      	ldr	r3, [r3, #28]
 8001676:	60fb      	str	r3, [r7, #12]
	return get_value(hx711, times, channel) / scale;
 8001678:	78ba      	ldrb	r2, [r7, #2]
 800167a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800167e:	4619      	mov	r1, r3
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff ff73 	bl	800156c <get_value>
 8001686:	ec55 4b10 	vmov	r4, r5, d0
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f7fe ff6c 	bl	8000568 <__aeabi_f2d>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4620      	mov	r0, r4
 8001696:	4629      	mov	r1, r5
 8001698:	f7ff f8e8 	bl	800086c <__aeabi_ddiv>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	4610      	mov	r0, r2
 80016a2:	4619      	mov	r1, r3
 80016a4:	f7ff fab0 	bl	8000c08 <__aeabi_d2f>
 80016a8:	4603      	mov	r3, r0
 80016aa:	ee07 3a90 	vmov	s15, r3
}
 80016ae:	eeb0 0a67 	vmov.f32	s0, s15
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bdb0      	pop	{r4, r5, r7, pc}

080016b8 <DisplayNumber>:
                         LED_Pins[led_num-1].pin,
                         (state) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}

void DisplayNumber(uint8_t num) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
    if (num > 6) num = 6; // Gii hn ti a 6 LED
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	2b06      	cmp	r3, #6
 80016c6:	d901      	bls.n	80016cc <DisplayNumber+0x14>
 80016c8:	2306      	movs	r3, #6
 80016ca:	71fb      	strb	r3, [r7, #7]

    for (int i = 0; i < 6; i++) {
 80016cc:	2300      	movs	r3, #0
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	e015      	b.n	80016fe <DisplayNumber+0x46>
        HAL_GPIO_WritePin(LED_Pins[i].port, LED_Pins[i].pin,
 80016d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001710 <DisplayNumber+0x58>)
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80016da:	4a0d      	ldr	r2, [pc, #52]	@ (8001710 <DisplayNumber+0x58>)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	00db      	lsls	r3, r3, #3
 80016e0:	4413      	add	r3, r2
 80016e2:	8899      	ldrh	r1, [r3, #4]
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	bfb4      	ite	lt
 80016ec:	2301      	movlt	r3, #1
 80016ee:	2300      	movge	r3, #0
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	461a      	mov	r2, r3
 80016f4:	f001 f90a 	bl	800290c <HAL_GPIO_WritePin>
    for (int i = 0; i < 6; i++) {
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	3301      	adds	r3, #1
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2b05      	cmp	r3, #5
 8001702:	dde6      	ble.n	80016d2 <DisplayNumber+0x1a>
                         (i < num) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}
 8001704:	bf00      	nop
 8001706:	bf00      	nop
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	080088b8 	.word	0x080088b8

08001714 <scale_init>:
        }
        HAL_Delay(delay_ms);
    }
}

void scale_init(void) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af02      	add	r7, sp, #8
    scale_send_uart_data("Initializing HX711 load cell...\r\n");
 800171a:	4820      	ldr	r0, [pc, #128]	@ (800179c <scale_init+0x88>)
 800171c:	f000 f980 	bl	8001a20 <scale_send_uart_data>
    hx711_init(&hx711, HX711_SCK_PORT, HX711_SCK_PIN, HX711_DT_PORT, HX711_DT_PIN);
 8001720:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	4b1e      	ldr	r3, [pc, #120]	@ (80017a0 <scale_init+0x8c>)
 8001728:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800172c:	491c      	ldr	r1, [pc, #112]	@ (80017a0 <scale_init+0x8c>)
 800172e:	481d      	ldr	r0, [pc, #116]	@ (80017a4 <scale_init+0x90>)
 8001730:	f7ff fd80 	bl	8001234 <hx711_init>
    set_gain(&hx711, 128, 32);
 8001734:	2220      	movs	r2, #32
 8001736:	2180      	movs	r1, #128	@ 0x80
 8001738:	481a      	ldr	r0, [pc, #104]	@ (80017a4 <scale_init+0x90>)
 800173a:	f7ff fdcb 	bl	80012d4 <set_gain>

    if (is_ready(&hx711)) {
 800173e:	4819      	ldr	r0, [pc, #100]	@ (80017a4 <scale_init+0x90>)
 8001740:	f7ff fe50 	bl	80013e4 <is_ready>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <scale_init+0x3e>
        scale_send_uart_data("HX711 ready!\r\n");
 800174a:	4817      	ldr	r0, [pc, #92]	@ (80017a8 <scale_init+0x94>)
 800174c:	f000 f968 	bl	8001a20 <scale_send_uart_data>
 8001750:	e002      	b.n	8001758 <scale_init+0x44>
    } else {
        scale_send_uart_data("HX711 not ready!\r\n");
 8001752:	4816      	ldr	r0, [pc, #88]	@ (80017ac <scale_init+0x98>)
 8001754:	f000 f964 	bl	8001a20 <scale_send_uart_data>
    }

    set_scale(&hx711, SCALE_FACTOR, SCALE_FACTOR);
 8001758:	eddf 0a15 	vldr	s1, [pc, #84]	@ 80017b0 <scale_init+0x9c>
 800175c:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 80017b0 <scale_init+0x9c>
 8001760:	4810      	ldr	r0, [pc, #64]	@ (80017a4 <scale_init+0x90>)
 8001762:	f7ff fda3 	bl	80012ac <set_scale>
    scale_calibrate();
 8001766:	f000 f829 	bl	80017bc <scale_calibrate>

    scale_state.current_force = 0.0f;
 800176a:	4b12      	ldr	r3, [pc, #72]	@ (80017b4 <scale_init+0xa0>)
 800176c:	f04f 0200 	mov.w	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
    scale_state.previous_force = 0.0f;
 8001772:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <scale_init+0xa0>)
 8001774:	f04f 0200 	mov.w	r2, #0
 8001778:	605a      	str	r2, [r3, #4]
    scale_state.max_force = 0.0f; // Khi to lc ln nht
 800177a:	4b0e      	ldr	r3, [pc, #56]	@ (80017b4 <scale_init+0xa0>)
 800177c:	f04f 0200 	mov.w	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
    scale_state.force_stable_count = 0;
 8001782:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <scale_init+0xa0>)
 8001784:	2200      	movs	r2, #0
 8001786:	731a      	strb	r2, [r3, #12]
    scale_state.force_threshold = FORCE_STABILITY_THRESHOLD;
 8001788:	4b0a      	ldr	r3, [pc, #40]	@ (80017b4 <scale_init+0xa0>)
 800178a:	4a0b      	ldr	r2, [pc, #44]	@ (80017b8 <scale_init+0xa4>)
 800178c:	619a      	str	r2, [r3, #24]
    scale_state.system_ready = 0;
 800178e:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <scale_init+0xa0>)
 8001790:	2200      	movs	r2, #0
 8001792:	735a      	strb	r2, [r3, #13]
}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	080087d8 	.word	0x080087d8
 80017a0:	40020000 	.word	0x40020000
 80017a4:	2000030c 	.word	0x2000030c
 80017a8:	080087fc 	.word	0x080087fc
 80017ac:	0800880c 	.word	0x0800880c
 80017b0:	469c4000 	.word	0x469c4000
 80017b4:	200002f0 	.word	0x200002f0
 80017b8:	3c23d70a 	.word	0x3c23d70a

080017bc <scale_calibrate>:

void scale_calibrate(void) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
    scale_send_uart_data("Calibrating...\r\n");
 80017c0:	4807      	ldr	r0, [pc, #28]	@ (80017e0 <scale_calibrate+0x24>)
 80017c2:	f000 f92d 	bl	8001a20 <scale_send_uart_data>
    HAL_Delay(2000);
 80017c6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80017ca:	f000 fda5 	bl	8002318 <HAL_Delay>
    tare_all(&hx711, 10);
 80017ce:	210a      	movs	r1, #10
 80017d0:	4804      	ldr	r0, [pc, #16]	@ (80017e4 <scale_calibrate+0x28>)
 80017d2:	f7ff ff21 	bl	8001618 <tare_all>
    scale_send_uart_data("Calibration complete\r\n");
 80017d6:	4804      	ldr	r0, [pc, #16]	@ (80017e8 <scale_calibrate+0x2c>)
 80017d8:	f000 f922 	bl	8001a20 <scale_send_uart_data>
}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	08008820 	.word	0x08008820
 80017e4:	2000030c 	.word	0x2000030c
 80017e8:	08008834 	.word	0x08008834

080017ec <scale_read_force>:

float scale_read_force(void) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
    if (!is_ready(&hx711)) return 0.0f;
 80017f2:	4812      	ldr	r0, [pc, #72]	@ (800183c <scale_read_force+0x50>)
 80017f4:	f7ff fdf6 	bl	80013e4 <is_ready>
 80017f8:	4603      	mov	r3, r0
 80017fa:	f083 0301 	eor.w	r3, r3, #1
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	2b00      	cmp	r3, #0
 8001802:	d002      	beq.n	800180a <scale_read_force+0x1e>
 8001804:	f04f 0300 	mov.w	r3, #0
 8001808:	e011      	b.n	800182e <scale_read_force+0x42>

    float force = get_weight(&hx711, 1, CHANNEL_A);
 800180a:	2200      	movs	r2, #0
 800180c:	2101      	movs	r1, #1
 800180e:	480b      	ldr	r0, [pc, #44]	@ (800183c <scale_read_force+0x50>)
 8001810:	f7ff ff18 	bl	8001644 <get_weight>
 8001814:	ed87 0a01 	vstr	s0, [r7, #4]
    return (force < 0.0f) ? 0.0f : force;
 8001818:	edd7 7a01 	vldr	s15, [r7, #4]
 800181c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001824:	d502      	bpl.n	800182c <scale_read_force+0x40>
 8001826:	f04f 0300 	mov.w	r3, #0
 800182a:	e000      	b.n	800182e <scale_read_force+0x42>
 800182c:	687b      	ldr	r3, [r7, #4]
}
 800182e:	ee07 3a90 	vmov	s15, r3
 8001832:	eeb0 0a67 	vmov.f32	s0, s15
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	2000030c 	.word	0x2000030c

08001840 <scale_filter_force>:

float scale_filter_force(float raw_force) {
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	ed87 0a01 	vstr	s0, [r7, #4]
    static float filtered_force = 0.0f;
    static uint8_t first_reading = 1;

    if (first_reading) {
 800184a:	4b14      	ldr	r3, [pc, #80]	@ (800189c <scale_filter_force+0x5c>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d006      	beq.n	8001860 <scale_filter_force+0x20>
        filtered_force = raw_force;
 8001852:	4a13      	ldr	r2, [pc, #76]	@ (80018a0 <scale_filter_force+0x60>)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6013      	str	r3, [r2, #0]
        first_reading = 0;
 8001858:	4b10      	ldr	r3, [pc, #64]	@ (800189c <scale_filter_force+0x5c>)
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
 800185e:	e011      	b.n	8001884 <scale_filter_force+0x44>
    } else {
        filtered_force = FORCE_FILTER_ALPHA * raw_force + (1.0f - FORCE_FILTER_ALPHA) * filtered_force;
 8001860:	edd7 7a01 	vldr	s15, [r7, #4]
 8001864:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80018a4 <scale_filter_force+0x64>
 8001868:	ee27 7a87 	vmul.f32	s14, s15, s14
 800186c:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <scale_filter_force+0x60>)
 800186e:	edd3 7a00 	vldr	s15, [r3]
 8001872:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80018a8 <scale_filter_force+0x68>
 8001876:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800187a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800187e:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <scale_filter_force+0x60>)
 8001880:	edc3 7a00 	vstr	s15, [r3]
    }
    return filtered_force;
 8001884:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <scale_filter_force+0x60>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	ee07 3a90 	vmov	s15, r3
}
 800188c:	eeb0 0a67 	vmov.f32	s0, s15
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	2000000a 	.word	0x2000000a
 80018a0:	200003b0 	.word	0x200003b0
 80018a4:	3f4ccccd 	.word	0x3f4ccccd
 80018a8:	3e4ccccc 	.word	0x3e4ccccc

080018ac <scale_is_force_stable>:

uint8_t scale_is_force_stable(float force) {
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	ed87 0a01 	vstr	s0, [r7, #4]
    float force_diff = fabsf(force - scale_state.previous_force);
 80018b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001920 <scale_is_force_stable+0x74>)
 80018b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80018bc:	ed97 7a01 	vldr	s14, [r7, #4]
 80018c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018c4:	eef0 7ae7 	vabs.f32	s15, s15
 80018c8:	edc7 7a03 	vstr	s15, [r7, #12]

    if (force_diff < scale_state.force_threshold) {
 80018cc:	4b14      	ldr	r3, [pc, #80]	@ (8001920 <scale_is_force_stable+0x74>)
 80018ce:	edd3 7a06 	vldr	s15, [r3, #24]
 80018d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80018d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018de:	d511      	bpl.n	8001904 <scale_is_force_stable+0x58>
        scale_state.force_stable_count++;
 80018e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <scale_is_force_stable+0x74>)
 80018e2:	7b1b      	ldrb	r3, [r3, #12]
 80018e4:	3301      	adds	r3, #1
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001920 <scale_is_force_stable+0x74>)
 80018ea:	731a      	strb	r2, [r3, #12]
        if (scale_state.force_stable_count >= FORCE_STABILITY_COUNT) {
 80018ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001920 <scale_is_force_stable+0x74>)
 80018ee:	7b1b      	ldrb	r3, [r3, #12]
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d90d      	bls.n	8001910 <scale_is_force_stable+0x64>
            scale_state.force_stable_count = FORCE_STABILITY_COUNT;
 80018f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <scale_is_force_stable+0x74>)
 80018f6:	2205      	movs	r2, #5
 80018f8:	731a      	strb	r2, [r3, #12]
            scale_state.previous_force = force;
 80018fa:	4a09      	ldr	r2, [pc, #36]	@ (8001920 <scale_is_force_stable+0x74>)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6053      	str	r3, [r2, #4]
            return 1;
 8001900:	2301      	movs	r3, #1
 8001902:	e006      	b.n	8001912 <scale_is_force_stable+0x66>
        }
    } else {
        scale_state.force_stable_count = 0;
 8001904:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <scale_is_force_stable+0x74>)
 8001906:	2200      	movs	r2, #0
 8001908:	731a      	strb	r2, [r3, #12]
        scale_state.previous_force = force;
 800190a:	4a05      	ldr	r2, [pc, #20]	@ (8001920 <scale_is_force_stable+0x74>)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6053      	str	r3, [r2, #4]
    }
    return 0;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3714      	adds	r7, #20
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	200002f0 	.word	0x200002f0

08001924 <scale_display_force>:

void scale_display_force(float force, float max_force) {
 8001924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001926:	b08b      	sub	sp, #44	@ 0x2c
 8001928:	af04      	add	r7, sp, #16
 800192a:	ed87 0a03 	vstr	s0, [r7, #12]
 800192e:	edc7 0a02 	vstr	s1, [r7, #8]
    if (force < 0.0f) force = 0.0f;
 8001932:	edd7 7a03 	vldr	s15, [r7, #12]
 8001936:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800193a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193e:	d502      	bpl.n	8001946 <scale_display_force+0x22>
 8001940:	f04f 0300 	mov.w	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]
    if (max_force < 0.0f) max_force = 0.0f;
 8001946:	edd7 7a02 	vldr	s15, [r7, #8]
 800194a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800194e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001952:	d502      	bpl.n	800195a <scale_display_force+0x36>
 8001954:	f04f 0300 	mov.w	r3, #0
 8001958:	60bb      	str	r3, [r7, #8]

    // Gim ngng v thm deadzone
    if (force < 0.02f) {  // Ngng thp hn  trnh nhiu
 800195a:	edd7 7a03 	vldr	s15, [r7, #12]
 800195e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001a0c <scale_display_force+0xe8>
 8001962:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196a:	d50b      	bpl.n	8001984 <scale_display_force+0x60>
        DisplayNumber(0);
 800196c:	2000      	movs	r0, #0
 800196e:	f7ff fea3 	bl	80016b8 <DisplayNumber>
        scale_send_uart_data("Force: 0.00 N (LEDs: 0) | Max Force: %.2f N\r\n", max_force);
 8001972:	68b8      	ldr	r0, [r7, #8]
 8001974:	f7fe fdf8 	bl	8000568 <__aeabi_f2d>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4824      	ldr	r0, [pc, #144]	@ (8001a10 <scale_display_force+0xec>)
 800197e:	f000 f84f 	bl	8001a20 <scale_send_uart_data>
        return;
 8001982:	e040      	b.n	8001a06 <scale_display_force+0xe2>
    }

    if (force > 9.9f) force = 9.9f;
 8001984:	edd7 7a03 	vldr	s15, [r7, #12]
 8001988:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001a14 <scale_display_force+0xf0>
 800198c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001994:	dd01      	ble.n	800199a <scale_display_force+0x76>
 8001996:	4b20      	ldr	r3, [pc, #128]	@ (8001a18 <scale_display_force+0xf4>)
 8001998:	60fb      	str	r3, [r7, #12]
    if (max_force > 9.9f) max_force = 9.9f;
 800199a:	edd7 7a02 	vldr	s15, [r7, #8]
 800199e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001a14 <scale_display_force+0xf0>
 80019a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019aa:	dd01      	ble.n	80019b0 <scale_display_force+0x8c>
 80019ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001a18 <scale_display_force+0xf4>)
 80019ae:	60bb      	str	r3, [r7, #8]

    // Tnh s LED cn sng (0-6) cho lc ln nht
    uint8_t leds_to_light = (uint8_t)((max_force / 9.9f) * 6 + 0.5f);
 80019b0:	ed97 7a02 	vldr	s14, [r7, #8]
 80019b4:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001a14 <scale_display_force+0xf0>
 80019b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019bc:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 80019c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019c4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80019c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019d0:	edc7 7a01 	vstr	s15, [r7, #4]
 80019d4:	793b      	ldrb	r3, [r7, #4]
 80019d6:	75fb      	strb	r3, [r7, #23]
    DisplayNumber(leds_to_light);
 80019d8:	7dfb      	ldrb	r3, [r7, #23]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff fe6c 	bl	80016b8 <DisplayNumber>
    scale_send_uart_data("Force: %.2f N (LEDs: %d) | Max Force: %.2f N\r\n", force, leds_to_light, max_force);
 80019e0:	68f8      	ldr	r0, [r7, #12]
 80019e2:	f7fe fdc1 	bl	8000568 <__aeabi_f2d>
 80019e6:	4604      	mov	r4, r0
 80019e8:	460d      	mov	r5, r1
 80019ea:	7dfe      	ldrb	r6, [r7, #23]
 80019ec:	68b8      	ldr	r0, [r7, #8]
 80019ee:	f7fe fdbb 	bl	8000568 <__aeabi_f2d>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019fa:	9600      	str	r6, [sp, #0]
 80019fc:	4622      	mov	r2, r4
 80019fe:	462b      	mov	r3, r5
 8001a00:	4806      	ldr	r0, [pc, #24]	@ (8001a1c <scale_display_force+0xf8>)
 8001a02:	f000 f80d 	bl	8001a20 <scale_send_uart_data>
}
 8001a06:	371c      	adds	r7, #28
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a0c:	3ca3d70a 	.word	0x3ca3d70a
 8001a10:	0800884c 	.word	0x0800884c
 8001a14:	411e6666 	.word	0x411e6666
 8001a18:	411e6666 	.word	0x411e6666
 8001a1c:	0800887c 	.word	0x0800887c

08001a20 <scale_send_uart_data>:

void scale_send_uart_data(const char* format, ...) {
 8001a20:	b40f      	push	{r0, r1, r2, r3}
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b082      	sub	sp, #8
 8001a26:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	603b      	str	r3, [r7, #0]
    int len = vsnprintf(uart_buffer, sizeof(uart_buffer), format, args);
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	2180      	movs	r1, #128	@ 0x80
 8001a34:	480c      	ldr	r0, [pc, #48]	@ (8001a68 <scale_send_uart_data+0x48>)
 8001a36:	f003 fadb 	bl	8004ff0 <vsniprintf>
 8001a3a:	6078      	str	r0, [r7, #4]
    va_end(args);

    if (len > 0 && len < sizeof(uart_buffer)) {
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	dd0a      	ble.n	8001a58 <scale_send_uart_data+0x38>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a46:	d807      	bhi.n	8001a58 <scale_send_uart_data+0x38>
        HAL_UART_Transmit(&huart1, (uint8_t*)uart_buffer, len, 1000);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	b29a      	uxth	r2, r3
 8001a4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a50:	4905      	ldr	r1, [pc, #20]	@ (8001a68 <scale_send_uart_data+0x48>)
 8001a52:	4806      	ldr	r0, [pc, #24]	@ (8001a6c <scale_send_uart_data+0x4c>)
 8001a54:	f001 ff56 	bl	8003904 <HAL_UART_Transmit>
    }
}
 8001a58:	bf00      	nop
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a62:	b004      	add	sp, #16
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	20000330 	.word	0x20000330
 8001a6c:	200002a8 	.word	0x200002a8

08001a70 <main>:
        HAL_Delay(200);
    }
}
/* USER CODE END 0 */

int main(void) {
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
    HAL_Init();
 8001a76:	f000 fbdd 	bl	8002234 <HAL_Init>
    SystemClock_Config();
 8001a7a:	f000 f879 	bl	8001b70 <SystemClock_Config>
    MX_GPIO_Init();
 8001a7e:	f000 f8d9 	bl	8001c34 <MX_GPIO_Init>
    MX_SPI4_Init();
 8001a82:	f000 f937 	bl	8001cf4 <MX_SPI4_Init>
    MX_USART1_UART_Init();
 8001a86:	f000 f983 	bl	8001d90 <MX_USART1_UART_Init>
    MX_TIM6_Init();
 8001a8a:	f000 f965 	bl	8001d58 <MX_TIM6_Init>

    /* USER CODE BEGIN 2 */
    scale_init();
 8001a8e:	f7ff fe41 	bl	8001714 <scale_init>
    DisplayNumber(0);
 8001a92:	2000      	movs	r0, #0
 8001a94:	f7ff fe10 	bl	80016b8 <DisplayNumber>

    scale_state.system_ready = 1;
 8001a98:	4b34      	ldr	r3, [pc, #208]	@ (8001b6c <main+0xfc>)
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	735a      	strb	r2, [r3, #13]
    scale_state.last_measurement_time = HAL_GetTick();
 8001a9e:	f000 fc2f 	bl	8002300 <HAL_GetTick>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	4a31      	ldr	r2, [pc, #196]	@ (8001b6c <main+0xfc>)
 8001aa6:	6113      	str	r3, [r2, #16]
    scale_state.last_display_time = HAL_GetTick();
 8001aa8:	f000 fc2a 	bl	8002300 <HAL_GetTick>
 8001aac:	4603      	mov	r3, r0
 8001aae:	4a2f      	ldr	r2, [pc, #188]	@ (8001b6c <main+0xfc>)
 8001ab0:	6153      	str	r3, [r2, #20]
    /* USER CODE END 2 */

    while (1) {
        uint32_t current_time = HAL_GetTick();
 8001ab2:	f000 fc25 	bl	8002300 <HAL_GetTick>
 8001ab6:	60f8      	str	r0, [r7, #12]

        if (current_time - scale_state.last_measurement_time >= MEASUREMENT_INTERVAL) {
 8001ab8:	4b2c      	ldr	r3, [pc, #176]	@ (8001b6c <main+0xfc>)
 8001aba:	691b      	ldr	r3, [r3, #16]
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	2b63      	cmp	r3, #99	@ 0x63
 8001ac2:	d94f      	bls.n	8001b64 <main+0xf4>
            scale_state.last_measurement_time = current_time;
 8001ac4:	4a29      	ldr	r2, [pc, #164]	@ (8001b6c <main+0xfc>)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6113      	str	r3, [r2, #16]
            float raw_force = scale_read_force();
 8001aca:	f7ff fe8f 	bl	80017ec <scale_read_force>
 8001ace:	ed87 0a02 	vstr	s0, [r7, #8]
            float filtered_force = scale_filter_force(raw_force);
 8001ad2:	ed97 0a02 	vldr	s0, [r7, #8]
 8001ad6:	f7ff feb3 	bl	8001840 <scale_filter_force>
 8001ada:	ed87 0a01 	vstr	s0, [r7, #4]
            scale_state.current_force = filtered_force;
 8001ade:	4a23      	ldr	r2, [pc, #140]	@ (8001b6c <main+0xfc>)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6013      	str	r3, [r2, #0]

            // Cp nht lc ln nht
            if (filtered_force > scale_state.max_force) {
 8001ae4:	4b21      	ldr	r3, [pc, #132]	@ (8001b6c <main+0xfc>)
 8001ae6:	edd3 7a02 	vldr	s15, [r3, #8]
 8001aea:	ed97 7a01 	vldr	s14, [r7, #4]
 8001aee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af6:	dd02      	ble.n	8001afe <main+0x8e>
                scale_state.max_force = filtered_force;
 8001af8:	4a1c      	ldr	r2, [pc, #112]	@ (8001b6c <main+0xfc>)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6093      	str	r3, [r2, #8]
            }

            if (scale_is_force_stable(filtered_force)) {
 8001afe:	ed97 0a01 	vldr	s0, [r7, #4]
 8001b02:	f7ff fed3 	bl	80018ac <scale_is_force_stable>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d016      	beq.n	8001b3a <main+0xca>
                if (current_time - scale_state.last_display_time >= DISPLAY_UPDATE_INTERVAL) {
 8001b0c:	4b17      	ldr	r3, [pc, #92]	@ (8001b6c <main+0xfc>)
 8001b0e:	695b      	ldr	r3, [r3, #20]
 8001b10:	68fa      	ldr	r2, [r7, #12]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001b18:	d324      	bcc.n	8001b64 <main+0xf4>
                    scale_state.last_display_time = current_time;
 8001b1a:	4a14      	ldr	r2, [pc, #80]	@ (8001b6c <main+0xfc>)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6153      	str	r3, [r2, #20]
                    scale_display_force(scale_state.current_force, scale_state.max_force);
 8001b20:	4b12      	ldr	r3, [pc, #72]	@ (8001b6c <main+0xfc>)
 8001b22:	edd3 7a00 	vldr	s15, [r3]
 8001b26:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <main+0xfc>)
 8001b28:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b2c:	eef0 0a47 	vmov.f32	s1, s14
 8001b30:	eeb0 0a67 	vmov.f32	s0, s15
 8001b34:	f7ff fef6 	bl	8001924 <scale_display_force>
 8001b38:	e014      	b.n	8001b64 <main+0xf4>
                }
            } else {
                if (current_time - scale_state.last_display_time >= (DISPLAY_UPDATE_INTERVAL / 2)) {
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <main+0xfc>)
 8001b3c:	695b      	ldr	r3, [r3, #20]
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2bf9      	cmp	r3, #249	@ 0xf9
 8001b44:	d90e      	bls.n	8001b64 <main+0xf4>
                    scale_state.last_display_time = current_time;
 8001b46:	4a09      	ldr	r2, [pc, #36]	@ (8001b6c <main+0xfc>)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6153      	str	r3, [r2, #20]
                    scale_display_force(scale_state.current_force, scale_state.max_force);
 8001b4c:	4b07      	ldr	r3, [pc, #28]	@ (8001b6c <main+0xfc>)
 8001b4e:	edd3 7a00 	vldr	s15, [r3]
 8001b52:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <main+0xfc>)
 8001b54:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b58:	eef0 0a47 	vmov.f32	s1, s14
 8001b5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b60:	f7ff fee0 	bl	8001924 <scale_display_force>
                }
            }
        }
        HAL_Delay(10);
 8001b64:	200a      	movs	r0, #10
 8001b66:	f000 fbd7 	bl	8002318 <HAL_Delay>
    while (1) {
 8001b6a:	e7a2      	b.n	8001ab2 <main+0x42>
 8001b6c:	200002f0 	.word	0x200002f0

08001b70 <SystemClock_Config>:
    }
}

void SystemClock_Config(void) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b094      	sub	sp, #80	@ 0x50
 8001b74:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b76:	f107 0320 	add.w	r3, r7, #32
 8001b7a:	2230      	movs	r2, #48	@ 0x30
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f003 fa44 	bl	800500c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b84:	f107 030c 	add.w	r3, r7, #12
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]

    __HAL_RCC_PWR_CLK_ENABLE();
 8001b94:	2300      	movs	r3, #0
 8001b96:	60bb      	str	r3, [r7, #8]
 8001b98:	4b24      	ldr	r3, [pc, #144]	@ (8001c2c <SystemClock_Config+0xbc>)
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9c:	4a23      	ldr	r2, [pc, #140]	@ (8001c2c <SystemClock_Config+0xbc>)
 8001b9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ba2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba4:	4b21      	ldr	r3, [pc, #132]	@ (8001c2c <SystemClock_Config+0xbc>)
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bac:	60bb      	str	r3, [r7, #8]
 8001bae:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	607b      	str	r3, [r7, #4]
 8001bb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001c30 <SystemClock_Config+0xc0>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8001c30 <SystemClock_Config+0xc0>)
 8001bba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c30 <SystemClock_Config+0xc0>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bc8:	607b      	str	r3, [r7, #4]
 8001bca:	687b      	ldr	r3, [r7, #4]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bd0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bd4:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bda:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLM = 4;
 8001be0:	2304      	movs	r3, #4
 8001be2:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 180;
 8001be4:	23b4      	movs	r3, #180	@ 0xb4
 8001be6:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001be8:	2302      	movs	r3, #2
 8001bea:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLQ = 4;
 8001bec:	2304      	movs	r3, #4
 8001bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001bf0:	f107 0320 	add.w	r3, r7, #32
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f000 fef3 	bl	80029e0 <HAL_RCC_OscConfig>

    HAL_PWREx_EnableOverDrive();
 8001bfa:	f000 fea1 	bl	8002940 <HAL_PWREx_EnableOverDrive>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bfe:	230f      	movs	r3, #15
 8001c00:	60fb      	str	r3, [r7, #12]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c02:	2302      	movs	r3, #2
 8001c04:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c0a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c0e:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001c10:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c14:	61fb      	str	r3, [r7, #28]
    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001c16:	f107 030c 	add.w	r3, r7, #12
 8001c1a:	2105      	movs	r1, #5
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f001 f957 	bl	8002ed0 <HAL_RCC_ClockConfig>
}
 8001c22:	bf00      	nop
 8001c24:	3750      	adds	r7, #80	@ 0x50
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40007000 	.word	0x40007000

08001c34 <MX_GPIO_Init>:

static void MX_GPIO_Init(void) {
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3a:	f107 0314 	add.w	r3, r7, #20
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]
 8001c46:	60da      	str	r2, [r3, #12]
 8001c48:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]
 8001c4e:	4b27      	ldr	r3, [pc, #156]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	4a26      	ldr	r2, [pc, #152]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001c54:	f043 0310 	orr.w	r3, r3, #16
 8001c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c5a:	4b24      	ldr	r3, [pc, #144]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	f003 0310 	and.w	r3, r3, #16
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	4b20      	ldr	r3, [pc, #128]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001c70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c76:	4b1d      	ldr	r3, [pc, #116]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	4b19      	ldr	r3, [pc, #100]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	4a18      	ldr	r2, [pc, #96]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c92:	4b16      	ldr	r3, [pc, #88]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
 8001ca2:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	4a11      	ldr	r2, [pc, #68]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001ca8:	f043 0302 	orr.w	r3, r3, #2
 8001cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cae:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <MX_GPIO_Init+0xb8>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	687b      	ldr	r3, [r7, #4]

    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f44f 517c 	mov.w	r1, #16128	@ 0x3f00
 8001cc0:	480b      	ldr	r0, [pc, #44]	@ (8001cf0 <MX_GPIO_Init+0xbc>)
 8001cc2:	f000 fe23 	bl	800290c <HAL_GPIO_WritePin>
                            |GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);

    /*Configure GPIO pins : PE8 PE9 PE10 PE11 PE12 PE13 */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001cc6:	f44f 537c 	mov.w	r3, #16128	@ 0x3f00
 8001cca:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cd8:	f107 0314 	add.w	r3, r7, #20
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4804      	ldr	r0, [pc, #16]	@ (8001cf0 <MX_GPIO_Init+0xbc>)
 8001ce0:	f000 fc50 	bl	8002584 <HAL_GPIO_Init>
}
 8001ce4:	bf00      	nop
 8001ce6:	3728      	adds	r7, #40	@ 0x28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40021000 	.word	0x40021000

08001cf4 <MX_SPI4_Init>:

static void MX_SPI4_Init(void) {
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
    hspi4.Instance = SPI4;
 8001cf8:	4b15      	ldr	r3, [pc, #84]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001cfa:	4a16      	ldr	r2, [pc, #88]	@ (8001d54 <MX_SPI4_Init+0x60>)
 8001cfc:	601a      	str	r2, [r3, #0]
    hspi4.Init.Mode = SPI_MODE_MASTER;
 8001cfe:	4b14      	ldr	r3, [pc, #80]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d00:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d04:	605a      	str	r2, [r3, #4]
    hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001d06:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
    hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d0c:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	60da      	str	r2, [r3, #12]
    hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d12:	4b0f      	ldr	r3, [pc, #60]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
    hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d18:	4b0d      	ldr	r3, [pc, #52]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	615a      	str	r2, [r3, #20]
    hspi4.Init.NSS = SPI_NSS_SOFT;
 8001d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d24:	619a      	str	r2, [r3, #24]
    hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d26:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d28:	2218      	movs	r2, #24
 8001d2a:	61da      	str	r2, [r3, #28]
    hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d2c:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	621a      	str	r2, [r3, #32]
    hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d32:	4b07      	ldr	r3, [pc, #28]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d38:	4b05      	ldr	r3, [pc, #20]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi4.Init.CRCPolynomial = 10;
 8001d3e:	4b04      	ldr	r3, [pc, #16]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d40:	220a      	movs	r2, #10
 8001d42:	62da      	str	r2, [r3, #44]	@ 0x2c
    HAL_SPI_Init(&hspi4);
 8001d44:	4802      	ldr	r0, [pc, #8]	@ (8001d50 <MX_SPI4_Init+0x5c>)
 8001d46:	f001 fae3 	bl	8003310 <HAL_SPI_Init>
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000208 	.word	0x20000208
 8001d54:	40013400 	.word	0x40013400

08001d58 <MX_TIM6_Init>:

static void MX_TIM6_Init(void) {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
    htim6.Instance = TIM6;
 8001d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d88 <MX_TIM6_Init+0x30>)
 8001d5e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d8c <MX_TIM6_Init+0x34>)
 8001d60:	601a      	str	r2, [r3, #0]
    htim6.Init.Prescaler = 0;
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <MX_TIM6_Init+0x30>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	605a      	str	r2, [r3, #4]
    htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d68:	4b07      	ldr	r3, [pc, #28]	@ (8001d88 <MX_TIM6_Init+0x30>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
    htim6.Init.Period = 65535;
 8001d6e:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <MX_TIM6_Init+0x30>)
 8001d70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d74:	60da      	str	r2, [r3, #12]
    htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d76:	4b04      	ldr	r3, [pc, #16]	@ (8001d88 <MX_TIM6_Init+0x30>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htim6);
 8001d7c:	4802      	ldr	r0, [pc, #8]	@ (8001d88 <MX_TIM6_Init+0x30>)
 8001d7e:	f001 fb50 	bl	8003422 <HAL_TIM_Base_Init>
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	20000260 	.word	0x20000260
 8001d8c:	40001000 	.word	0x40001000

08001d90 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void) {
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 8001d94:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd0 <MX_USART1_UART_Init+0x40>)
 8001d96:	4a0f      	ldr	r2, [pc, #60]	@ (8001dd4 <MX_USART1_UART_Init+0x44>)
 8001d98:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd0 <MX_USART1_UART_Init+0x40>)
 8001d9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001da0:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001da2:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd0 <MX_USART1_UART_Init+0x40>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8001da8:	4b09      	ldr	r3, [pc, #36]	@ (8001dd0 <MX_USART1_UART_Init+0x40>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8001dae:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <MX_USART1_UART_Init+0x40>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8001db4:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <MX_USART1_UART_Init+0x40>)
 8001db6:	220c      	movs	r2, #12
 8001db8:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dba:	4b05      	ldr	r3, [pc, #20]	@ (8001dd0 <MX_USART1_UART_Init+0x40>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dc0:	4b03      	ldr	r3, [pc, #12]	@ (8001dd0 <MX_USART1_UART_Init+0x40>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	61da      	str	r2, [r3, #28]
    HAL_UART_Init(&huart1);
 8001dc6:	4802      	ldr	r0, [pc, #8]	@ (8001dd0 <MX_USART1_UART_Init+0x40>)
 8001dc8:	f001 fd4c 	bl	8003864 <HAL_UART_Init>
}
 8001dcc:	bf00      	nop
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	200002a8 	.word	0x200002a8
 8001dd4:	40011000 	.word	0x40011000

08001dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	607b      	str	r3, [r7, #4]
 8001de2:	4b10      	ldr	r3, [pc, #64]	@ (8001e24 <HAL_MspInit+0x4c>)
 8001de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de6:	4a0f      	ldr	r2, [pc, #60]	@ (8001e24 <HAL_MspInit+0x4c>)
 8001de8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dee:	4b0d      	ldr	r3, [pc, #52]	@ (8001e24 <HAL_MspInit+0x4c>)
 8001df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001df6:	607b      	str	r3, [r7, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	603b      	str	r3, [r7, #0]
 8001dfe:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <HAL_MspInit+0x4c>)
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	4a08      	ldr	r2, [pc, #32]	@ (8001e24 <HAL_MspInit+0x4c>)
 8001e04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e0a:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <HAL_MspInit+0x4c>)
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e12:	603b      	str	r3, [r7, #0]
 8001e14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	40023800 	.word	0x40023800

08001e28 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08a      	sub	sp, #40	@ 0x28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a19      	ldr	r2, [pc, #100]	@ (8001eac <HAL_SPI_MspInit+0x84>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d12b      	bne.n	8001ea2 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI4_MspInit 0 */

    /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	613b      	str	r3, [r7, #16]
 8001e4e:	4b18      	ldr	r3, [pc, #96]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e52:	4a17      	ldr	r2, [pc, #92]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e54:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001e58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e5a:	4b15      	ldr	r3, [pc, #84]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	4b11      	ldr	r3, [pc, #68]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	4a10      	ldr	r2, [pc, #64]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e70:	f043 0310 	orr.w	r3, r3, #16
 8001e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e76:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7a:	f003 0310 	and.w	r3, r3, #16
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001e82:	2364      	movs	r3, #100	@ 0x64
 8001e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e86:	2302      	movs	r3, #2
 8001e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001e92:	2305      	movs	r3, #5
 8001e94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e96:	f107 0314 	add.w	r3, r7, #20
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4805      	ldr	r0, [pc, #20]	@ (8001eb4 <HAL_SPI_MspInit+0x8c>)
 8001e9e:	f000 fb71 	bl	8002584 <HAL_GPIO_Init>

    /* USER CODE END SPI4_MspInit 1 */

  }

}
 8001ea2:	bf00      	nop
 8001ea4:	3728      	adds	r7, #40	@ 0x28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40013400 	.word	0x40013400
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40021000 	.word	0x40021000

08001eb8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a0e      	ldr	r2, [pc, #56]	@ (8001f00 <HAL_TIM_Base_MspInit+0x48>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d115      	bne.n	8001ef6 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	4b0d      	ldr	r3, [pc, #52]	@ (8001f04 <HAL_TIM_Base_MspInit+0x4c>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	4a0c      	ldr	r2, [pc, #48]	@ (8001f04 <HAL_TIM_Base_MspInit+0x4c>)
 8001ed4:	f043 0310 	orr.w	r3, r3, #16
 8001ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eda:	4b0a      	ldr	r3, [pc, #40]	@ (8001f04 <HAL_TIM_Base_MspInit+0x4c>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	f003 0310 	and.w	r3, r3, #16
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2100      	movs	r1, #0
 8001eea:	2036      	movs	r0, #54	@ 0x36
 8001eec:	f000 fb13 	bl	8002516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001ef0:	2036      	movs	r0, #54	@ 0x36
 8001ef2:	f000 fb2c 	bl	800254e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001ef6:	bf00      	nop
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40001000 	.word	0x40001000
 8001f04:	40023800 	.word	0x40023800

08001f08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08a      	sub	sp, #40	@ 0x28
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f10:	f107 0314 	add.w	r3, r7, #20
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	60da      	str	r2, [r3, #12]
 8001f1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a19      	ldr	r2, [pc, #100]	@ (8001f8c <HAL_UART_MspInit+0x84>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d12c      	bne.n	8001f84 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	613b      	str	r3, [r7, #16]
 8001f2e:	4b18      	ldr	r3, [pc, #96]	@ (8001f90 <HAL_UART_MspInit+0x88>)
 8001f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f32:	4a17      	ldr	r2, [pc, #92]	@ (8001f90 <HAL_UART_MspInit+0x88>)
 8001f34:	f043 0310 	orr.w	r3, r3, #16
 8001f38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f3a:	4b15      	ldr	r3, [pc, #84]	@ (8001f90 <HAL_UART_MspInit+0x88>)
 8001f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3e:	f003 0310 	and.w	r3, r3, #16
 8001f42:	613b      	str	r3, [r7, #16]
 8001f44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <HAL_UART_MspInit+0x88>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4e:	4a10      	ldr	r2, [pc, #64]	@ (8001f90 <HAL_UART_MspInit+0x88>)
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f56:	4b0e      	ldr	r3, [pc, #56]	@ (8001f90 <HAL_UART_MspInit+0x88>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f62:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f70:	2303      	movs	r3, #3
 8001f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f74:	2307      	movs	r3, #7
 8001f76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f78:	f107 0314 	add.w	r3, r7, #20
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4805      	ldr	r0, [pc, #20]	@ (8001f94 <HAL_UART_MspInit+0x8c>)
 8001f80:	f000 fb00 	bl	8002584 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001f84:	bf00      	nop
 8001f86:	3728      	adds	r7, #40	@ 0x28
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40011000 	.word	0x40011000
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40020000 	.word	0x40020000

08001f98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <NMI_Handler+0x4>

08001fa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fa4:	bf00      	nop
 8001fa6:	e7fd      	b.n	8001fa4 <HardFault_Handler+0x4>

08001fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fac:	bf00      	nop
 8001fae:	e7fd      	b.n	8001fac <MemManage_Handler+0x4>

08001fb0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb4:	bf00      	nop
 8001fb6:	e7fd      	b.n	8001fb4 <BusFault_Handler+0x4>

08001fb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fbc:	bf00      	nop
 8001fbe:	e7fd      	b.n	8001fbc <UsageFault_Handler+0x4>

08001fc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr

08001fce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fee:	f000 f973 	bl	80022d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	bd80      	pop	{r7, pc}
	...

08001ff8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ffc:	4802      	ldr	r0, [pc, #8]	@ (8002008 <TIM6_DAC_IRQHandler+0x10>)
 8001ffe:	f001 fa5f 	bl	80034c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000260 	.word	0x20000260

0800200c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
extern void Run7SegDisplay();

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a04      	ldr	r2, [pc, #16]	@ (800202c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d101      	bne.n	8002022 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        Run7SegDisplay();  // Qut LED 7 thanh nh k
 800201e:	f7ff f80f 	bl	8001040 <Run7SegDisplay>
    }
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40001000 	.word	0x40001000

08002030 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  return 1;
 8002034:	2301      	movs	r3, #1
}
 8002036:	4618      	mov	r0, r3
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <_kill>:

int _kill(int pid, int sig)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800204a:	f003 f831 	bl	80050b0 <__errno>
 800204e:	4603      	mov	r3, r0
 8002050:	2216      	movs	r2, #22
 8002052:	601a      	str	r2, [r3, #0]
  return -1;
 8002054:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002058:	4618      	mov	r0, r3
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <_exit>:

void _exit (int status)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002068:	f04f 31ff 	mov.w	r1, #4294967295
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f7ff ffe7 	bl	8002040 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002072:	bf00      	nop
 8002074:	e7fd      	b.n	8002072 <_exit+0x12>

08002076 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b086      	sub	sp, #24
 800207a:	af00      	add	r7, sp, #0
 800207c:	60f8      	str	r0, [r7, #12]
 800207e:	60b9      	str	r1, [r7, #8]
 8002080:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002082:	2300      	movs	r3, #0
 8002084:	617b      	str	r3, [r7, #20]
 8002086:	e00a      	b.n	800209e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002088:	f3af 8000 	nop.w
 800208c:	4601      	mov	r1, r0
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	1c5a      	adds	r2, r3, #1
 8002092:	60ba      	str	r2, [r7, #8]
 8002094:	b2ca      	uxtb	r2, r1
 8002096:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	3301      	adds	r3, #1
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	697a      	ldr	r2, [r7, #20]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	dbf0      	blt.n	8002088 <_read+0x12>
  }

  return len;
 80020a6:	687b      	ldr	r3, [r7, #4]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020bc:	2300      	movs	r3, #0
 80020be:	617b      	str	r3, [r7, #20]
 80020c0:	e009      	b.n	80020d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	1c5a      	adds	r2, r3, #1
 80020c6:	60ba      	str	r2, [r7, #8]
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	3301      	adds	r3, #1
 80020d4:	617b      	str	r3, [r7, #20]
 80020d6:	697a      	ldr	r2, [r7, #20]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	429a      	cmp	r2, r3
 80020dc:	dbf1      	blt.n	80020c2 <_write+0x12>
  }
  return len;
 80020de:	687b      	ldr	r3, [r7, #4]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <_close>:

int _close(int file)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002110:	605a      	str	r2, [r3, #4]
  return 0;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <_isatty>:

int _isatty(int file)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002128:	2301      	movs	r3, #1
}
 800212a:	4618      	mov	r0, r3
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002136:	b480      	push	{r7}
 8002138:	b085      	sub	sp, #20
 800213a:	af00      	add	r7, sp, #0
 800213c:	60f8      	str	r0, [r7, #12]
 800213e:	60b9      	str	r1, [r7, #8]
 8002140:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002158:	4a14      	ldr	r2, [pc, #80]	@ (80021ac <_sbrk+0x5c>)
 800215a:	4b15      	ldr	r3, [pc, #84]	@ (80021b0 <_sbrk+0x60>)
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002164:	4b13      	ldr	r3, [pc, #76]	@ (80021b4 <_sbrk+0x64>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d102      	bne.n	8002172 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800216c:	4b11      	ldr	r3, [pc, #68]	@ (80021b4 <_sbrk+0x64>)
 800216e:	4a12      	ldr	r2, [pc, #72]	@ (80021b8 <_sbrk+0x68>)
 8002170:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002172:	4b10      	ldr	r3, [pc, #64]	@ (80021b4 <_sbrk+0x64>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	429a      	cmp	r2, r3
 800217e:	d207      	bcs.n	8002190 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002180:	f002 ff96 	bl	80050b0 <__errno>
 8002184:	4603      	mov	r3, r0
 8002186:	220c      	movs	r2, #12
 8002188:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800218a:	f04f 33ff 	mov.w	r3, #4294967295
 800218e:	e009      	b.n	80021a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002190:	4b08      	ldr	r3, [pc, #32]	@ (80021b4 <_sbrk+0x64>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002196:	4b07      	ldr	r3, [pc, #28]	@ (80021b4 <_sbrk+0x64>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4413      	add	r3, r2
 800219e:	4a05      	ldr	r2, [pc, #20]	@ (80021b4 <_sbrk+0x64>)
 80021a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021a2:	68fb      	ldr	r3, [r7, #12]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20030000 	.word	0x20030000
 80021b0:	00000400 	.word	0x00000400
 80021b4:	200003b4 	.word	0x200003b4
 80021b8:	20000508 	.word	0x20000508

080021bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021c0:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <SystemInit+0x20>)
 80021c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021c6:	4a05      	ldr	r2, [pc, #20]	@ (80021dc <SystemInit+0x20>)
 80021c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	e000ed00 	.word	0xe000ed00

080021e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80021e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002218 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021e4:	f7ff ffea 	bl	80021bc <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021e8:	480c      	ldr	r0, [pc, #48]	@ (800221c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021ea:	490d      	ldr	r1, [pc, #52]	@ (8002220 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002224 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021f0:	e002      	b.n	80021f8 <LoopCopyDataInit>

080021f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021f6:	3304      	adds	r3, #4

080021f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021fc:	d3f9      	bcc.n	80021f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002228 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002200:	4c0a      	ldr	r4, [pc, #40]	@ (800222c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002202:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002204:	e001      	b.n	800220a <LoopFillZerobss>

08002206 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002206:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002208:	3204      	adds	r2, #4

0800220a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800220a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800220c:	d3fb      	bcc.n	8002206 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800220e:	f002 ff55 	bl	80050bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002212:	f7ff fc2d 	bl	8001a70 <main>
  bx  lr    
 8002216:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002218:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800221c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002220:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002224:	08008d3c 	.word	0x08008d3c
  ldr r2, =_sbss
 8002228:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800222c:	20000508 	.word	0x20000508

08002230 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002230:	e7fe      	b.n	8002230 <ADC_IRQHandler>
	...

08002234 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002238:	4b0e      	ldr	r3, [pc, #56]	@ (8002274 <HAL_Init+0x40>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0d      	ldr	r2, [pc, #52]	@ (8002274 <HAL_Init+0x40>)
 800223e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002242:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002244:	4b0b      	ldr	r3, [pc, #44]	@ (8002274 <HAL_Init+0x40>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a0a      	ldr	r2, [pc, #40]	@ (8002274 <HAL_Init+0x40>)
 800224a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800224e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002250:	4b08      	ldr	r3, [pc, #32]	@ (8002274 <HAL_Init+0x40>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a07      	ldr	r2, [pc, #28]	@ (8002274 <HAL_Init+0x40>)
 8002256:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800225a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800225c:	2003      	movs	r0, #3
 800225e:	f000 f94f 	bl	8002500 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002262:	200f      	movs	r0, #15
 8002264:	f000 f808 	bl	8002278 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002268:	f7ff fdb6 	bl	8001dd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40023c00 	.word	0x40023c00

08002278 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002280:	4b12      	ldr	r3, [pc, #72]	@ (80022cc <HAL_InitTick+0x54>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4b12      	ldr	r3, [pc, #72]	@ (80022d0 <HAL_InitTick+0x58>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	4619      	mov	r1, r3
 800228a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800228e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002292:	fbb2 f3f3 	udiv	r3, r2, r3
 8002296:	4618      	mov	r0, r3
 8002298:	f000 f967 	bl	800256a <HAL_SYSTICK_Config>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e00e      	b.n	80022c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b0f      	cmp	r3, #15
 80022aa:	d80a      	bhi.n	80022c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ac:	2200      	movs	r2, #0
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	f04f 30ff 	mov.w	r0, #4294967295
 80022b4:	f000 f92f 	bl	8002516 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022b8:	4a06      	ldr	r2, [pc, #24]	@ (80022d4 <HAL_InitTick+0x5c>)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022be:	2300      	movs	r3, #0
 80022c0:	e000      	b.n	80022c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	2000000c 	.word	0x2000000c
 80022d0:	20000014 	.word	0x20000014
 80022d4:	20000010 	.word	0x20000010

080022d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022dc:	4b06      	ldr	r3, [pc, #24]	@ (80022f8 <HAL_IncTick+0x20>)
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	461a      	mov	r2, r3
 80022e2:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <HAL_IncTick+0x24>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4413      	add	r3, r2
 80022e8:	4a04      	ldr	r2, [pc, #16]	@ (80022fc <HAL_IncTick+0x24>)
 80022ea:	6013      	str	r3, [r2, #0]
}
 80022ec:	bf00      	nop
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	20000014 	.word	0x20000014
 80022fc:	200003b8 	.word	0x200003b8

08002300 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  return uwTick;
 8002304:	4b03      	ldr	r3, [pc, #12]	@ (8002314 <HAL_GetTick+0x14>)
 8002306:	681b      	ldr	r3, [r3, #0]
}
 8002308:	4618      	mov	r0, r3
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	200003b8 	.word	0x200003b8

08002318 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002320:	f7ff ffee 	bl	8002300 <HAL_GetTick>
 8002324:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002330:	d005      	beq.n	800233e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002332:	4b0a      	ldr	r3, [pc, #40]	@ (800235c <HAL_Delay+0x44>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	461a      	mov	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	4413      	add	r3, r2
 800233c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800233e:	bf00      	nop
 8002340:	f7ff ffde 	bl	8002300 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	429a      	cmp	r2, r3
 800234e:	d8f7      	bhi.n	8002340 <HAL_Delay+0x28>
  {
  }
}
 8002350:	bf00      	nop
 8002352:	bf00      	nop
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000014 	.word	0x20000014

08002360 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002360:	b480      	push	{r7}
 8002362:	b085      	sub	sp, #20
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002370:	4b0c      	ldr	r3, [pc, #48]	@ (80023a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002376:	68ba      	ldr	r2, [r7, #8]
 8002378:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800237c:	4013      	ands	r3, r2
 800237e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002388:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800238c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002392:	4a04      	ldr	r2, [pc, #16]	@ (80023a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	60d3      	str	r3, [r2, #12]
}
 8002398:	bf00      	nop
 800239a:	3714      	adds	r7, #20
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023ac:	4b04      	ldr	r3, [pc, #16]	@ (80023c0 <__NVIC_GetPriorityGrouping+0x18>)
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	0a1b      	lsrs	r3, r3, #8
 80023b2:	f003 0307 	and.w	r3, r3, #7
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	e000ed00 	.word	0xe000ed00

080023c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	db0b      	blt.n	80023ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	f003 021f 	and.w	r2, r3, #31
 80023dc:	4907      	ldr	r1, [pc, #28]	@ (80023fc <__NVIC_EnableIRQ+0x38>)
 80023de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e2:	095b      	lsrs	r3, r3, #5
 80023e4:	2001      	movs	r0, #1
 80023e6:	fa00 f202 	lsl.w	r2, r0, r2
 80023ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	e000e100 	.word	0xe000e100

08002400 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	4603      	mov	r3, r0
 8002408:	6039      	str	r1, [r7, #0]
 800240a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800240c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002410:	2b00      	cmp	r3, #0
 8002412:	db0a      	blt.n	800242a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	b2da      	uxtb	r2, r3
 8002418:	490c      	ldr	r1, [pc, #48]	@ (800244c <__NVIC_SetPriority+0x4c>)
 800241a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241e:	0112      	lsls	r2, r2, #4
 8002420:	b2d2      	uxtb	r2, r2
 8002422:	440b      	add	r3, r1
 8002424:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002428:	e00a      	b.n	8002440 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	b2da      	uxtb	r2, r3
 800242e:	4908      	ldr	r1, [pc, #32]	@ (8002450 <__NVIC_SetPriority+0x50>)
 8002430:	79fb      	ldrb	r3, [r7, #7]
 8002432:	f003 030f 	and.w	r3, r3, #15
 8002436:	3b04      	subs	r3, #4
 8002438:	0112      	lsls	r2, r2, #4
 800243a:	b2d2      	uxtb	r2, r2
 800243c:	440b      	add	r3, r1
 800243e:	761a      	strb	r2, [r3, #24]
}
 8002440:	bf00      	nop
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	e000e100 	.word	0xe000e100
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002454:	b480      	push	{r7}
 8002456:	b089      	sub	sp, #36	@ 0x24
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	f1c3 0307 	rsb	r3, r3, #7
 800246e:	2b04      	cmp	r3, #4
 8002470:	bf28      	it	cs
 8002472:	2304      	movcs	r3, #4
 8002474:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	3304      	adds	r3, #4
 800247a:	2b06      	cmp	r3, #6
 800247c:	d902      	bls.n	8002484 <NVIC_EncodePriority+0x30>
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	3b03      	subs	r3, #3
 8002482:	e000      	b.n	8002486 <NVIC_EncodePriority+0x32>
 8002484:	2300      	movs	r3, #0
 8002486:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002488:	f04f 32ff 	mov.w	r2, #4294967295
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	43da      	mvns	r2, r3
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	401a      	ands	r2, r3
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800249c:	f04f 31ff 	mov.w	r1, #4294967295
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	fa01 f303 	lsl.w	r3, r1, r3
 80024a6:	43d9      	mvns	r1, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024ac:	4313      	orrs	r3, r2
         );
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3724      	adds	r7, #36	@ 0x24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
	...

080024bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024cc:	d301      	bcc.n	80024d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024ce:	2301      	movs	r3, #1
 80024d0:	e00f      	b.n	80024f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024d2:	4a0a      	ldr	r2, [pc, #40]	@ (80024fc <SysTick_Config+0x40>)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	3b01      	subs	r3, #1
 80024d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024da:	210f      	movs	r1, #15
 80024dc:	f04f 30ff 	mov.w	r0, #4294967295
 80024e0:	f7ff ff8e 	bl	8002400 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024e4:	4b05      	ldr	r3, [pc, #20]	@ (80024fc <SysTick_Config+0x40>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ea:	4b04      	ldr	r3, [pc, #16]	@ (80024fc <SysTick_Config+0x40>)
 80024ec:	2207      	movs	r2, #7
 80024ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	e000e010 	.word	0xe000e010

08002500 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f7ff ff29 	bl	8002360 <__NVIC_SetPriorityGrouping>
}
 800250e:	bf00      	nop
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002516:	b580      	push	{r7, lr}
 8002518:	b086      	sub	sp, #24
 800251a:	af00      	add	r7, sp, #0
 800251c:	4603      	mov	r3, r0
 800251e:	60b9      	str	r1, [r7, #8]
 8002520:	607a      	str	r2, [r7, #4]
 8002522:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002524:	2300      	movs	r3, #0
 8002526:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002528:	f7ff ff3e 	bl	80023a8 <__NVIC_GetPriorityGrouping>
 800252c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	68b9      	ldr	r1, [r7, #8]
 8002532:	6978      	ldr	r0, [r7, #20]
 8002534:	f7ff ff8e 	bl	8002454 <NVIC_EncodePriority>
 8002538:	4602      	mov	r2, r0
 800253a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800253e:	4611      	mov	r1, r2
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff ff5d 	bl	8002400 <__NVIC_SetPriority>
}
 8002546:	bf00      	nop
 8002548:	3718      	adds	r7, #24
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b082      	sub	sp, #8
 8002552:	af00      	add	r7, sp, #0
 8002554:	4603      	mov	r3, r0
 8002556:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff ff31 	bl	80023c4 <__NVIC_EnableIRQ>
}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b082      	sub	sp, #8
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f7ff ffa2 	bl	80024bc <SysTick_Config>
 8002578:	4603      	mov	r3, r0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002584:	b480      	push	{r7}
 8002586:	b089      	sub	sp, #36	@ 0x24
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800258e:	2300      	movs	r3, #0
 8002590:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002592:	2300      	movs	r3, #0
 8002594:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002596:	2300      	movs	r3, #0
 8002598:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800259a:	2300      	movs	r3, #0
 800259c:	61fb      	str	r3, [r7, #28]
 800259e:	e177      	b.n	8002890 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025a0:	2201      	movs	r2, #1
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	4013      	ands	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	f040 8166 	bne.w	800288a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f003 0303 	and.w	r3, r3, #3
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d005      	beq.n	80025d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d130      	bne.n	8002638 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	2203      	movs	r2, #3
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	43db      	mvns	r3, r3
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4013      	ands	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	68da      	ldr	r2, [r3, #12]
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800260c:	2201      	movs	r2, #1
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	4013      	ands	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	091b      	lsrs	r3, r3, #4
 8002622:	f003 0201 	and.w	r2, r3, #1
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4313      	orrs	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f003 0303 	and.w	r3, r3, #3
 8002640:	2b03      	cmp	r3, #3
 8002642:	d017      	beq.n	8002674 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	2203      	movs	r2, #3
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4013      	ands	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	4313      	orrs	r3, r2
 800266c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f003 0303 	and.w	r3, r3, #3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d123      	bne.n	80026c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	08da      	lsrs	r2, r3, #3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3208      	adds	r2, #8
 8002688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800268c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	220f      	movs	r2, #15
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	43db      	mvns	r3, r3
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4013      	ands	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	691a      	ldr	r2, [r3, #16]
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	08da      	lsrs	r2, r3, #3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	3208      	adds	r2, #8
 80026c2:	69b9      	ldr	r1, [r7, #24]
 80026c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	2203      	movs	r2, #3
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	43db      	mvns	r3, r3
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	4013      	ands	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f003 0203 	and.w	r2, r3, #3
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002704:	2b00      	cmp	r3, #0
 8002706:	f000 80c0 	beq.w	800288a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800270a:	2300      	movs	r3, #0
 800270c:	60fb      	str	r3, [r7, #12]
 800270e:	4b66      	ldr	r3, [pc, #408]	@ (80028a8 <HAL_GPIO_Init+0x324>)
 8002710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002712:	4a65      	ldr	r2, [pc, #404]	@ (80028a8 <HAL_GPIO_Init+0x324>)
 8002714:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002718:	6453      	str	r3, [r2, #68]	@ 0x44
 800271a:	4b63      	ldr	r3, [pc, #396]	@ (80028a8 <HAL_GPIO_Init+0x324>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002726:	4a61      	ldr	r2, [pc, #388]	@ (80028ac <HAL_GPIO_Init+0x328>)
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	089b      	lsrs	r3, r3, #2
 800272c:	3302      	adds	r3, #2
 800272e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002732:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	220f      	movs	r2, #15
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43db      	mvns	r3, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4013      	ands	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a58      	ldr	r2, [pc, #352]	@ (80028b0 <HAL_GPIO_Init+0x32c>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d037      	beq.n	80027c2 <HAL_GPIO_Init+0x23e>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a57      	ldr	r2, [pc, #348]	@ (80028b4 <HAL_GPIO_Init+0x330>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d031      	beq.n	80027be <HAL_GPIO_Init+0x23a>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a56      	ldr	r2, [pc, #344]	@ (80028b8 <HAL_GPIO_Init+0x334>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d02b      	beq.n	80027ba <HAL_GPIO_Init+0x236>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a55      	ldr	r2, [pc, #340]	@ (80028bc <HAL_GPIO_Init+0x338>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d025      	beq.n	80027b6 <HAL_GPIO_Init+0x232>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a54      	ldr	r2, [pc, #336]	@ (80028c0 <HAL_GPIO_Init+0x33c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d01f      	beq.n	80027b2 <HAL_GPIO_Init+0x22e>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a53      	ldr	r2, [pc, #332]	@ (80028c4 <HAL_GPIO_Init+0x340>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d019      	beq.n	80027ae <HAL_GPIO_Init+0x22a>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a52      	ldr	r2, [pc, #328]	@ (80028c8 <HAL_GPIO_Init+0x344>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d013      	beq.n	80027aa <HAL_GPIO_Init+0x226>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a51      	ldr	r2, [pc, #324]	@ (80028cc <HAL_GPIO_Init+0x348>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d00d      	beq.n	80027a6 <HAL_GPIO_Init+0x222>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a50      	ldr	r2, [pc, #320]	@ (80028d0 <HAL_GPIO_Init+0x34c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d007      	beq.n	80027a2 <HAL_GPIO_Init+0x21e>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a4f      	ldr	r2, [pc, #316]	@ (80028d4 <HAL_GPIO_Init+0x350>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d101      	bne.n	800279e <HAL_GPIO_Init+0x21a>
 800279a:	2309      	movs	r3, #9
 800279c:	e012      	b.n	80027c4 <HAL_GPIO_Init+0x240>
 800279e:	230a      	movs	r3, #10
 80027a0:	e010      	b.n	80027c4 <HAL_GPIO_Init+0x240>
 80027a2:	2308      	movs	r3, #8
 80027a4:	e00e      	b.n	80027c4 <HAL_GPIO_Init+0x240>
 80027a6:	2307      	movs	r3, #7
 80027a8:	e00c      	b.n	80027c4 <HAL_GPIO_Init+0x240>
 80027aa:	2306      	movs	r3, #6
 80027ac:	e00a      	b.n	80027c4 <HAL_GPIO_Init+0x240>
 80027ae:	2305      	movs	r3, #5
 80027b0:	e008      	b.n	80027c4 <HAL_GPIO_Init+0x240>
 80027b2:	2304      	movs	r3, #4
 80027b4:	e006      	b.n	80027c4 <HAL_GPIO_Init+0x240>
 80027b6:	2303      	movs	r3, #3
 80027b8:	e004      	b.n	80027c4 <HAL_GPIO_Init+0x240>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e002      	b.n	80027c4 <HAL_GPIO_Init+0x240>
 80027be:	2301      	movs	r3, #1
 80027c0:	e000      	b.n	80027c4 <HAL_GPIO_Init+0x240>
 80027c2:	2300      	movs	r3, #0
 80027c4:	69fa      	ldr	r2, [r7, #28]
 80027c6:	f002 0203 	and.w	r2, r2, #3
 80027ca:	0092      	lsls	r2, r2, #2
 80027cc:	4093      	lsls	r3, r2
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027d4:	4935      	ldr	r1, [pc, #212]	@ (80028ac <HAL_GPIO_Init+0x328>)
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	089b      	lsrs	r3, r3, #2
 80027da:	3302      	adds	r3, #2
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027e2:	4b3d      	ldr	r3, [pc, #244]	@ (80028d8 <HAL_GPIO_Init+0x354>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	43db      	mvns	r3, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4013      	ands	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d003      	beq.n	8002806 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	4313      	orrs	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002806:	4a34      	ldr	r2, [pc, #208]	@ (80028d8 <HAL_GPIO_Init+0x354>)
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800280c:	4b32      	ldr	r3, [pc, #200]	@ (80028d8 <HAL_GPIO_Init+0x354>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	43db      	mvns	r3, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d003      	beq.n	8002830 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	4313      	orrs	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002830:	4a29      	ldr	r2, [pc, #164]	@ (80028d8 <HAL_GPIO_Init+0x354>)
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002836:	4b28      	ldr	r3, [pc, #160]	@ (80028d8 <HAL_GPIO_Init+0x354>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	43db      	mvns	r3, r3
 8002840:	69ba      	ldr	r2, [r7, #24]
 8002842:	4013      	ands	r3, r2
 8002844:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d003      	beq.n	800285a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	4313      	orrs	r3, r2
 8002858:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800285a:	4a1f      	ldr	r2, [pc, #124]	@ (80028d8 <HAL_GPIO_Init+0x354>)
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002860:	4b1d      	ldr	r3, [pc, #116]	@ (80028d8 <HAL_GPIO_Init+0x354>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	43db      	mvns	r3, r3
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	4013      	ands	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d003      	beq.n	8002884 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	4313      	orrs	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002884:	4a14      	ldr	r2, [pc, #80]	@ (80028d8 <HAL_GPIO_Init+0x354>)
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	3301      	adds	r3, #1
 800288e:	61fb      	str	r3, [r7, #28]
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	2b0f      	cmp	r3, #15
 8002894:	f67f ae84 	bls.w	80025a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002898:	bf00      	nop
 800289a:	bf00      	nop
 800289c:	3724      	adds	r7, #36	@ 0x24
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	40023800 	.word	0x40023800
 80028ac:	40013800 	.word	0x40013800
 80028b0:	40020000 	.word	0x40020000
 80028b4:	40020400 	.word	0x40020400
 80028b8:	40020800 	.word	0x40020800
 80028bc:	40020c00 	.word	0x40020c00
 80028c0:	40021000 	.word	0x40021000
 80028c4:	40021400 	.word	0x40021400
 80028c8:	40021800 	.word	0x40021800
 80028cc:	40021c00 	.word	0x40021c00
 80028d0:	40022000 	.word	0x40022000
 80028d4:	40022400 	.word	0x40022400
 80028d8:	40013c00 	.word	0x40013c00

080028dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	691a      	ldr	r2, [r3, #16]
 80028ec:	887b      	ldrh	r3, [r7, #2]
 80028ee:	4013      	ands	r3, r2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d002      	beq.n	80028fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028f4:	2301      	movs	r3, #1
 80028f6:	73fb      	strb	r3, [r7, #15]
 80028f8:	e001      	b.n	80028fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028fa:	2300      	movs	r3, #0
 80028fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002900:	4618      	mov	r0, r3
 8002902:	3714      	adds	r7, #20
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	460b      	mov	r3, r1
 8002916:	807b      	strh	r3, [r7, #2]
 8002918:	4613      	mov	r3, r2
 800291a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800291c:	787b      	ldrb	r3, [r7, #1]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d003      	beq.n	800292a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002922:	887a      	ldrh	r2, [r7, #2]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002928:	e003      	b.n	8002932 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800292a:	887b      	ldrh	r3, [r7, #2]
 800292c:	041a      	lsls	r2, r3, #16
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	619a      	str	r2, [r3, #24]
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
	...

08002940 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002946:	2300      	movs	r3, #0
 8002948:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	603b      	str	r3, [r7, #0]
 800294e:	4b20      	ldr	r3, [pc, #128]	@ (80029d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002952:	4a1f      	ldr	r2, [pc, #124]	@ (80029d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002954:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002958:	6413      	str	r3, [r2, #64]	@ 0x40
 800295a:	4b1d      	ldr	r3, [pc, #116]	@ (80029d0 <HAL_PWREx_EnableOverDrive+0x90>)
 800295c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002962:	603b      	str	r3, [r7, #0]
 8002964:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002966:	4b1b      	ldr	r3, [pc, #108]	@ (80029d4 <HAL_PWREx_EnableOverDrive+0x94>)
 8002968:	2201      	movs	r2, #1
 800296a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800296c:	f7ff fcc8 	bl	8002300 <HAL_GetTick>
 8002970:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002972:	e009      	b.n	8002988 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002974:	f7ff fcc4 	bl	8002300 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002982:	d901      	bls.n	8002988 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e01f      	b.n	80029c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002988:	4b13      	ldr	r3, [pc, #76]	@ (80029d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002994:	d1ee      	bne.n	8002974 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002996:	4b11      	ldr	r3, [pc, #68]	@ (80029dc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002998:	2201      	movs	r2, #1
 800299a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800299c:	f7ff fcb0 	bl	8002300 <HAL_GetTick>
 80029a0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029a2:	e009      	b.n	80029b8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80029a4:	f7ff fcac 	bl	8002300 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029b2:	d901      	bls.n	80029b8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e007      	b.n	80029c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029b8:	4b07      	ldr	r3, [pc, #28]	@ (80029d8 <HAL_PWREx_EnableOverDrive+0x98>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029c4:	d1ee      	bne.n	80029a4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	40023800 	.word	0x40023800
 80029d4:	420e0040 	.word	0x420e0040
 80029d8:	40007000 	.word	0x40007000
 80029dc:	420e0044 	.word	0x420e0044

080029e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e267      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d075      	beq.n	8002aea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029fe:	4b88      	ldr	r3, [pc, #544]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 030c 	and.w	r3, r3, #12
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	d00c      	beq.n	8002a24 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a0a:	4b85      	ldr	r3, [pc, #532]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a12:	2b08      	cmp	r3, #8
 8002a14:	d112      	bne.n	8002a3c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a16:	4b82      	ldr	r3, [pc, #520]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a22:	d10b      	bne.n	8002a3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a24:	4b7e      	ldr	r3, [pc, #504]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d05b      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x108>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d157      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e242      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a44:	d106      	bne.n	8002a54 <HAL_RCC_OscConfig+0x74>
 8002a46:	4b76      	ldr	r3, [pc, #472]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a75      	ldr	r2, [pc, #468]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a50:	6013      	str	r3, [r2, #0]
 8002a52:	e01d      	b.n	8002a90 <HAL_RCC_OscConfig+0xb0>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a5c:	d10c      	bne.n	8002a78 <HAL_RCC_OscConfig+0x98>
 8002a5e:	4b70      	ldr	r3, [pc, #448]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a6f      	ldr	r2, [pc, #444]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a68:	6013      	str	r3, [r2, #0]
 8002a6a:	4b6d      	ldr	r3, [pc, #436]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a6c      	ldr	r2, [pc, #432]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a74:	6013      	str	r3, [r2, #0]
 8002a76:	e00b      	b.n	8002a90 <HAL_RCC_OscConfig+0xb0>
 8002a78:	4b69      	ldr	r3, [pc, #420]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a68      	ldr	r2, [pc, #416]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a82:	6013      	str	r3, [r2, #0]
 8002a84:	4b66      	ldr	r3, [pc, #408]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a65      	ldr	r2, [pc, #404]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002a8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d013      	beq.n	8002ac0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a98:	f7ff fc32 	bl	8002300 <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa0:	f7ff fc2e 	bl	8002300 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b64      	cmp	r3, #100	@ 0x64
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e207      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab2:	4b5b      	ldr	r3, [pc, #364]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d0f0      	beq.n	8002aa0 <HAL_RCC_OscConfig+0xc0>
 8002abe:	e014      	b.n	8002aea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac0:	f7ff fc1e 	bl	8002300 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ac8:	f7ff fc1a 	bl	8002300 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b64      	cmp	r3, #100	@ 0x64
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e1f3      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ada:	4b51      	ldr	r3, [pc, #324]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1f0      	bne.n	8002ac8 <HAL_RCC_OscConfig+0xe8>
 8002ae6:	e000      	b.n	8002aea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ae8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d063      	beq.n	8002bbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002af6:	4b4a      	ldr	r3, [pc, #296]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 030c 	and.w	r3, r3, #12
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00b      	beq.n	8002b1a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b02:	4b47      	ldr	r3, [pc, #284]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b0a:	2b08      	cmp	r3, #8
 8002b0c:	d11c      	bne.n	8002b48 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b0e:	4b44      	ldr	r3, [pc, #272]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d116      	bne.n	8002b48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b1a:	4b41      	ldr	r3, [pc, #260]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d005      	beq.n	8002b32 <HAL_RCC_OscConfig+0x152>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d001      	beq.n	8002b32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e1c7      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b32:	4b3b      	ldr	r3, [pc, #236]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	00db      	lsls	r3, r3, #3
 8002b40:	4937      	ldr	r1, [pc, #220]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b46:	e03a      	b.n	8002bbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d020      	beq.n	8002b92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b50:	4b34      	ldr	r3, [pc, #208]	@ (8002c24 <HAL_RCC_OscConfig+0x244>)
 8002b52:	2201      	movs	r2, #1
 8002b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b56:	f7ff fbd3 	bl	8002300 <HAL_GetTick>
 8002b5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b5c:	e008      	b.n	8002b70 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b5e:	f7ff fbcf 	bl	8002300 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e1a8      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b70:	4b2b      	ldr	r3, [pc, #172]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0f0      	beq.n	8002b5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b7c:	4b28      	ldr	r3, [pc, #160]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	4925      	ldr	r1, [pc, #148]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	600b      	str	r3, [r1, #0]
 8002b90:	e015      	b.n	8002bbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b92:	4b24      	ldr	r3, [pc, #144]	@ (8002c24 <HAL_RCC_OscConfig+0x244>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b98:	f7ff fbb2 	bl	8002300 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ba0:	f7ff fbae 	bl	8002300 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e187      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1f0      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0308 	and.w	r3, r3, #8
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d036      	beq.n	8002c38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d016      	beq.n	8002c00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bd2:	4b15      	ldr	r3, [pc, #84]	@ (8002c28 <HAL_RCC_OscConfig+0x248>)
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd8:	f7ff fb92 	bl	8002300 <HAL_GetTick>
 8002bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002be0:	f7ff fb8e 	bl	8002300 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e167      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8002c20 <HAL_RCC_OscConfig+0x240>)
 8002bf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d0f0      	beq.n	8002be0 <HAL_RCC_OscConfig+0x200>
 8002bfe:	e01b      	b.n	8002c38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c00:	4b09      	ldr	r3, [pc, #36]	@ (8002c28 <HAL_RCC_OscConfig+0x248>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c06:	f7ff fb7b 	bl	8002300 <HAL_GetTick>
 8002c0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c0c:	e00e      	b.n	8002c2c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c0e:	f7ff fb77 	bl	8002300 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d907      	bls.n	8002c2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e150      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
 8002c20:	40023800 	.word	0x40023800
 8002c24:	42470000 	.word	0x42470000
 8002c28:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c2c:	4b88      	ldr	r3, [pc, #544]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002c2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1ea      	bne.n	8002c0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f000 8097 	beq.w	8002d74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c46:	2300      	movs	r3, #0
 8002c48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c4a:	4b81      	ldr	r3, [pc, #516]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10f      	bne.n	8002c76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	4b7d      	ldr	r3, [pc, #500]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5e:	4a7c      	ldr	r2, [pc, #496]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002c60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c64:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c66:	4b7a      	ldr	r3, [pc, #488]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c6e:	60bb      	str	r3, [r7, #8]
 8002c70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c72:	2301      	movs	r3, #1
 8002c74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c76:	4b77      	ldr	r3, [pc, #476]	@ (8002e54 <HAL_RCC_OscConfig+0x474>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d118      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c82:	4b74      	ldr	r3, [pc, #464]	@ (8002e54 <HAL_RCC_OscConfig+0x474>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a73      	ldr	r2, [pc, #460]	@ (8002e54 <HAL_RCC_OscConfig+0x474>)
 8002c88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c8e:	f7ff fb37 	bl	8002300 <HAL_GetTick>
 8002c92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c94:	e008      	b.n	8002ca8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c96:	f7ff fb33 	bl	8002300 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e10c      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca8:	4b6a      	ldr	r3, [pc, #424]	@ (8002e54 <HAL_RCC_OscConfig+0x474>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d0f0      	beq.n	8002c96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d106      	bne.n	8002cca <HAL_RCC_OscConfig+0x2ea>
 8002cbc:	4b64      	ldr	r3, [pc, #400]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002cbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc0:	4a63      	ldr	r2, [pc, #396]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002cc2:	f043 0301 	orr.w	r3, r3, #1
 8002cc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cc8:	e01c      	b.n	8002d04 <HAL_RCC_OscConfig+0x324>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	2b05      	cmp	r3, #5
 8002cd0:	d10c      	bne.n	8002cec <HAL_RCC_OscConfig+0x30c>
 8002cd2:	4b5f      	ldr	r3, [pc, #380]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd6:	4a5e      	ldr	r2, [pc, #376]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002cd8:	f043 0304 	orr.w	r3, r3, #4
 8002cdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cde:	4b5c      	ldr	r3, [pc, #368]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce2:	4a5b      	ldr	r2, [pc, #364]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cea:	e00b      	b.n	8002d04 <HAL_RCC_OscConfig+0x324>
 8002cec:	4b58      	ldr	r3, [pc, #352]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf0:	4a57      	ldr	r2, [pc, #348]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002cf2:	f023 0301 	bic.w	r3, r3, #1
 8002cf6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cf8:	4b55      	ldr	r3, [pc, #340]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cfc:	4a54      	ldr	r2, [pc, #336]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002cfe:	f023 0304 	bic.w	r3, r3, #4
 8002d02:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d015      	beq.n	8002d38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0c:	f7ff faf8 	bl	8002300 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d12:	e00a      	b.n	8002d2a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d14:	f7ff faf4 	bl	8002300 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e0cb      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d2a:	4b49      	ldr	r3, [pc, #292]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d0ee      	beq.n	8002d14 <HAL_RCC_OscConfig+0x334>
 8002d36:	e014      	b.n	8002d62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d38:	f7ff fae2 	bl	8002300 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d3e:	e00a      	b.n	8002d56 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d40:	f7ff fade 	bl	8002300 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e0b5      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d56:	4b3e      	ldr	r3, [pc, #248]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1ee      	bne.n	8002d40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d62:	7dfb      	ldrb	r3, [r7, #23]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d105      	bne.n	8002d74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d68:	4b39      	ldr	r3, [pc, #228]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6c:	4a38      	ldr	r2, [pc, #224]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002d6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d72:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 80a1 	beq.w	8002ec0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d7e:	4b34      	ldr	r3, [pc, #208]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f003 030c 	and.w	r3, r3, #12
 8002d86:	2b08      	cmp	r3, #8
 8002d88:	d05c      	beq.n	8002e44 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d141      	bne.n	8002e16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d92:	4b31      	ldr	r3, [pc, #196]	@ (8002e58 <HAL_RCC_OscConfig+0x478>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d98:	f7ff fab2 	bl	8002300 <HAL_GetTick>
 8002d9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d9e:	e008      	b.n	8002db2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da0:	f7ff faae 	bl	8002300 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e087      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002db2:	4b27      	ldr	r3, [pc, #156]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d1f0      	bne.n	8002da0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	69da      	ldr	r2, [r3, #28]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dcc:	019b      	lsls	r3, r3, #6
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd4:	085b      	lsrs	r3, r3, #1
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	041b      	lsls	r3, r3, #16
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de0:	061b      	lsls	r3, r3, #24
 8002de2:	491b      	ldr	r1, [pc, #108]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002de8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e58 <HAL_RCC_OscConfig+0x478>)
 8002dea:	2201      	movs	r2, #1
 8002dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dee:	f7ff fa87 	bl	8002300 <HAL_GetTick>
 8002df2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df4:	e008      	b.n	8002e08 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df6:	f7ff fa83 	bl	8002300 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d901      	bls.n	8002e08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e05c      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e08:	4b11      	ldr	r3, [pc, #68]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0f0      	beq.n	8002df6 <HAL_RCC_OscConfig+0x416>
 8002e14:	e054      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e16:	4b10      	ldr	r3, [pc, #64]	@ (8002e58 <HAL_RCC_OscConfig+0x478>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e1c:	f7ff fa70 	bl	8002300 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e24:	f7ff fa6c 	bl	8002300 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e045      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e36:	4b06      	ldr	r3, [pc, #24]	@ (8002e50 <HAL_RCC_OscConfig+0x470>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1f0      	bne.n	8002e24 <HAL_RCC_OscConfig+0x444>
 8002e42:	e03d      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d107      	bne.n	8002e5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e038      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
 8002e50:	40023800 	.word	0x40023800
 8002e54:	40007000 	.word	0x40007000
 8002e58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002ecc <HAL_RCC_OscConfig+0x4ec>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d028      	beq.n	8002ebc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d121      	bne.n	8002ebc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d11a      	bne.n	8002ebc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e86:	68fa      	ldr	r2, [r7, #12]
 8002e88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d111      	bne.n	8002ebc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea2:	085b      	lsrs	r3, r3, #1
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d107      	bne.n	8002ebc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d001      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e000      	b.n	8002ec2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3718      	adds	r7, #24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	40023800 	.word	0x40023800

08002ed0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d101      	bne.n	8002ee4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e0cc      	b.n	800307e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ee4:	4b68      	ldr	r3, [pc, #416]	@ (8003088 <HAL_RCC_ClockConfig+0x1b8>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	683a      	ldr	r2, [r7, #0]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d90c      	bls.n	8002f0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef2:	4b65      	ldr	r3, [pc, #404]	@ (8003088 <HAL_RCC_ClockConfig+0x1b8>)
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	b2d2      	uxtb	r2, r2
 8002ef8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efa:	4b63      	ldr	r3, [pc, #396]	@ (8003088 <HAL_RCC_ClockConfig+0x1b8>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 030f 	and.w	r3, r3, #15
 8002f02:	683a      	ldr	r2, [r7, #0]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d001      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e0b8      	b.n	800307e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d020      	beq.n	8002f5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d005      	beq.n	8002f30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f24:	4b59      	ldr	r3, [pc, #356]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	4a58      	ldr	r2, [pc, #352]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f2e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0308 	and.w	r3, r3, #8
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d005      	beq.n	8002f48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f3c:	4b53      	ldr	r3, [pc, #332]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	4a52      	ldr	r2, [pc, #328]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002f42:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f48:	4b50      	ldr	r3, [pc, #320]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	494d      	ldr	r1, [pc, #308]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d044      	beq.n	8002ff0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d107      	bne.n	8002f7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6e:	4b47      	ldr	r3, [pc, #284]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d119      	bne.n	8002fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e07f      	b.n	800307e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d003      	beq.n	8002f8e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f8a:	2b03      	cmp	r3, #3
 8002f8c:	d107      	bne.n	8002f9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f8e:	4b3f      	ldr	r3, [pc, #252]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d109      	bne.n	8002fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e06f      	b.n	800307e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f9e:	4b3b      	ldr	r3, [pc, #236]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e067      	b.n	800307e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fae:	4b37      	ldr	r3, [pc, #220]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f023 0203 	bic.w	r2, r3, #3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	4934      	ldr	r1, [pc, #208]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fc0:	f7ff f99e 	bl	8002300 <HAL_GetTick>
 8002fc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc6:	e00a      	b.n	8002fde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fc8:	f7ff f99a 	bl	8002300 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e04f      	b.n	800307e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fde:	4b2b      	ldr	r3, [pc, #172]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	f003 020c 	and.w	r2, r3, #12
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d1eb      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ff0:	4b25      	ldr	r3, [pc, #148]	@ (8003088 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 030f 	and.w	r3, r3, #15
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d20c      	bcs.n	8003018 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ffe:	4b22      	ldr	r3, [pc, #136]	@ (8003088 <HAL_RCC_ClockConfig+0x1b8>)
 8003000:	683a      	ldr	r2, [r7, #0]
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003006:	4b20      	ldr	r3, [pc, #128]	@ (8003088 <HAL_RCC_ClockConfig+0x1b8>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 030f 	and.w	r3, r3, #15
 800300e:	683a      	ldr	r2, [r7, #0]
 8003010:	429a      	cmp	r2, r3
 8003012:	d001      	beq.n	8003018 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e032      	b.n	800307e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0304 	and.w	r3, r3, #4
 8003020:	2b00      	cmp	r3, #0
 8003022:	d008      	beq.n	8003036 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003024:	4b19      	ldr	r3, [pc, #100]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	4916      	ldr	r1, [pc, #88]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8003032:	4313      	orrs	r3, r2
 8003034:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0308 	and.w	r3, r3, #8
 800303e:	2b00      	cmp	r3, #0
 8003040:	d009      	beq.n	8003056 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003042:	4b12      	ldr	r3, [pc, #72]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	490e      	ldr	r1, [pc, #56]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 8003052:	4313      	orrs	r3, r2
 8003054:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003056:	f000 f821 	bl	800309c <HAL_RCC_GetSysClockFreq>
 800305a:	4602      	mov	r2, r0
 800305c:	4b0b      	ldr	r3, [pc, #44]	@ (800308c <HAL_RCC_ClockConfig+0x1bc>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	091b      	lsrs	r3, r3, #4
 8003062:	f003 030f 	and.w	r3, r3, #15
 8003066:	490a      	ldr	r1, [pc, #40]	@ (8003090 <HAL_RCC_ClockConfig+0x1c0>)
 8003068:	5ccb      	ldrb	r3, [r1, r3]
 800306a:	fa22 f303 	lsr.w	r3, r2, r3
 800306e:	4a09      	ldr	r2, [pc, #36]	@ (8003094 <HAL_RCC_ClockConfig+0x1c4>)
 8003070:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003072:	4b09      	ldr	r3, [pc, #36]	@ (8003098 <HAL_RCC_ClockConfig+0x1c8>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff f8fe 	bl	8002278 <HAL_InitTick>

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40023c00 	.word	0x40023c00
 800308c:	40023800 	.word	0x40023800
 8003090:	080088e8 	.word	0x080088e8
 8003094:	2000000c 	.word	0x2000000c
 8003098:	20000010 	.word	0x20000010

0800309c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800309c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030a0:	b094      	sub	sp, #80	@ 0x50
 80030a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030a4:	2300      	movs	r3, #0
 80030a6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80030a8:	2300      	movs	r3, #0
 80030aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80030ac:	2300      	movs	r3, #0
 80030ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80030b0:	2300      	movs	r3, #0
 80030b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030b4:	4b79      	ldr	r3, [pc, #484]	@ (800329c <HAL_RCC_GetSysClockFreq+0x200>)
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	f003 030c 	and.w	r3, r3, #12
 80030bc:	2b08      	cmp	r3, #8
 80030be:	d00d      	beq.n	80030dc <HAL_RCC_GetSysClockFreq+0x40>
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	f200 80e1 	bhi.w	8003288 <HAL_RCC_GetSysClockFreq+0x1ec>
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d002      	beq.n	80030d0 <HAL_RCC_GetSysClockFreq+0x34>
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	d003      	beq.n	80030d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80030ce:	e0db      	b.n	8003288 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030d0:	4b73      	ldr	r3, [pc, #460]	@ (80032a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80030d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030d4:	e0db      	b.n	800328e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030d6:	4b73      	ldr	r3, [pc, #460]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80030d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030da:	e0d8      	b.n	800328e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030dc:	4b6f      	ldr	r3, [pc, #444]	@ (800329c <HAL_RCC_GetSysClockFreq+0x200>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030e6:	4b6d      	ldr	r3, [pc, #436]	@ (800329c <HAL_RCC_GetSysClockFreq+0x200>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d063      	beq.n	80031ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030f2:	4b6a      	ldr	r3, [pc, #424]	@ (800329c <HAL_RCC_GetSysClockFreq+0x200>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	099b      	lsrs	r3, r3, #6
 80030f8:	2200      	movs	r2, #0
 80030fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80030fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003100:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003104:	633b      	str	r3, [r7, #48]	@ 0x30
 8003106:	2300      	movs	r3, #0
 8003108:	637b      	str	r3, [r7, #52]	@ 0x34
 800310a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800310e:	4622      	mov	r2, r4
 8003110:	462b      	mov	r3, r5
 8003112:	f04f 0000 	mov.w	r0, #0
 8003116:	f04f 0100 	mov.w	r1, #0
 800311a:	0159      	lsls	r1, r3, #5
 800311c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003120:	0150      	lsls	r0, r2, #5
 8003122:	4602      	mov	r2, r0
 8003124:	460b      	mov	r3, r1
 8003126:	4621      	mov	r1, r4
 8003128:	1a51      	subs	r1, r2, r1
 800312a:	6139      	str	r1, [r7, #16]
 800312c:	4629      	mov	r1, r5
 800312e:	eb63 0301 	sbc.w	r3, r3, r1
 8003132:	617b      	str	r3, [r7, #20]
 8003134:	f04f 0200 	mov.w	r2, #0
 8003138:	f04f 0300 	mov.w	r3, #0
 800313c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003140:	4659      	mov	r1, fp
 8003142:	018b      	lsls	r3, r1, #6
 8003144:	4651      	mov	r1, sl
 8003146:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800314a:	4651      	mov	r1, sl
 800314c:	018a      	lsls	r2, r1, #6
 800314e:	4651      	mov	r1, sl
 8003150:	ebb2 0801 	subs.w	r8, r2, r1
 8003154:	4659      	mov	r1, fp
 8003156:	eb63 0901 	sbc.w	r9, r3, r1
 800315a:	f04f 0200 	mov.w	r2, #0
 800315e:	f04f 0300 	mov.w	r3, #0
 8003162:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003166:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800316a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800316e:	4690      	mov	r8, r2
 8003170:	4699      	mov	r9, r3
 8003172:	4623      	mov	r3, r4
 8003174:	eb18 0303 	adds.w	r3, r8, r3
 8003178:	60bb      	str	r3, [r7, #8]
 800317a:	462b      	mov	r3, r5
 800317c:	eb49 0303 	adc.w	r3, r9, r3
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	f04f 0300 	mov.w	r3, #0
 800318a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800318e:	4629      	mov	r1, r5
 8003190:	024b      	lsls	r3, r1, #9
 8003192:	4621      	mov	r1, r4
 8003194:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003198:	4621      	mov	r1, r4
 800319a:	024a      	lsls	r2, r1, #9
 800319c:	4610      	mov	r0, r2
 800319e:	4619      	mov	r1, r3
 80031a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031a2:	2200      	movs	r2, #0
 80031a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031ac:	f7fd fd7c 	bl	8000ca8 <__aeabi_uldivmod>
 80031b0:	4602      	mov	r2, r0
 80031b2:	460b      	mov	r3, r1
 80031b4:	4613      	mov	r3, r2
 80031b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031b8:	e058      	b.n	800326c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ba:	4b38      	ldr	r3, [pc, #224]	@ (800329c <HAL_RCC_GetSysClockFreq+0x200>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	099b      	lsrs	r3, r3, #6
 80031c0:	2200      	movs	r2, #0
 80031c2:	4618      	mov	r0, r3
 80031c4:	4611      	mov	r1, r2
 80031c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80031ca:	623b      	str	r3, [r7, #32]
 80031cc:	2300      	movs	r3, #0
 80031ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80031d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80031d4:	4642      	mov	r2, r8
 80031d6:	464b      	mov	r3, r9
 80031d8:	f04f 0000 	mov.w	r0, #0
 80031dc:	f04f 0100 	mov.w	r1, #0
 80031e0:	0159      	lsls	r1, r3, #5
 80031e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031e6:	0150      	lsls	r0, r2, #5
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4641      	mov	r1, r8
 80031ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80031f2:	4649      	mov	r1, r9
 80031f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80031f8:	f04f 0200 	mov.w	r2, #0
 80031fc:	f04f 0300 	mov.w	r3, #0
 8003200:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003204:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003208:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800320c:	ebb2 040a 	subs.w	r4, r2, sl
 8003210:	eb63 050b 	sbc.w	r5, r3, fp
 8003214:	f04f 0200 	mov.w	r2, #0
 8003218:	f04f 0300 	mov.w	r3, #0
 800321c:	00eb      	lsls	r3, r5, #3
 800321e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003222:	00e2      	lsls	r2, r4, #3
 8003224:	4614      	mov	r4, r2
 8003226:	461d      	mov	r5, r3
 8003228:	4643      	mov	r3, r8
 800322a:	18e3      	adds	r3, r4, r3
 800322c:	603b      	str	r3, [r7, #0]
 800322e:	464b      	mov	r3, r9
 8003230:	eb45 0303 	adc.w	r3, r5, r3
 8003234:	607b      	str	r3, [r7, #4]
 8003236:	f04f 0200 	mov.w	r2, #0
 800323a:	f04f 0300 	mov.w	r3, #0
 800323e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003242:	4629      	mov	r1, r5
 8003244:	028b      	lsls	r3, r1, #10
 8003246:	4621      	mov	r1, r4
 8003248:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800324c:	4621      	mov	r1, r4
 800324e:	028a      	lsls	r2, r1, #10
 8003250:	4610      	mov	r0, r2
 8003252:	4619      	mov	r1, r3
 8003254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003256:	2200      	movs	r2, #0
 8003258:	61bb      	str	r3, [r7, #24]
 800325a:	61fa      	str	r2, [r7, #28]
 800325c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003260:	f7fd fd22 	bl	8000ca8 <__aeabi_uldivmod>
 8003264:	4602      	mov	r2, r0
 8003266:	460b      	mov	r3, r1
 8003268:	4613      	mov	r3, r2
 800326a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800326c:	4b0b      	ldr	r3, [pc, #44]	@ (800329c <HAL_RCC_GetSysClockFreq+0x200>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	0c1b      	lsrs	r3, r3, #16
 8003272:	f003 0303 	and.w	r3, r3, #3
 8003276:	3301      	adds	r3, #1
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800327c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800327e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003280:	fbb2 f3f3 	udiv	r3, r2, r3
 8003284:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003286:	e002      	b.n	800328e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003288:	4b05      	ldr	r3, [pc, #20]	@ (80032a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800328a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800328c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800328e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003290:	4618      	mov	r0, r3
 8003292:	3750      	adds	r7, #80	@ 0x50
 8003294:	46bd      	mov	sp, r7
 8003296:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800329a:	bf00      	nop
 800329c:	40023800 	.word	0x40023800
 80032a0:	00f42400 	.word	0x00f42400
 80032a4:	007a1200 	.word	0x007a1200

080032a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032ac:	4b03      	ldr	r3, [pc, #12]	@ (80032bc <HAL_RCC_GetHCLKFreq+0x14>)
 80032ae:	681b      	ldr	r3, [r3, #0]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	2000000c 	.word	0x2000000c

080032c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032c4:	f7ff fff0 	bl	80032a8 <HAL_RCC_GetHCLKFreq>
 80032c8:	4602      	mov	r2, r0
 80032ca:	4b05      	ldr	r3, [pc, #20]	@ (80032e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	0a9b      	lsrs	r3, r3, #10
 80032d0:	f003 0307 	and.w	r3, r3, #7
 80032d4:	4903      	ldr	r1, [pc, #12]	@ (80032e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032d6:	5ccb      	ldrb	r3, [r1, r3]
 80032d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032dc:	4618      	mov	r0, r3
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40023800 	.word	0x40023800
 80032e4:	080088f8 	.word	0x080088f8

080032e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032ec:	f7ff ffdc 	bl	80032a8 <HAL_RCC_GetHCLKFreq>
 80032f0:	4602      	mov	r2, r0
 80032f2:	4b05      	ldr	r3, [pc, #20]	@ (8003308 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	0b5b      	lsrs	r3, r3, #13
 80032f8:	f003 0307 	and.w	r3, r3, #7
 80032fc:	4903      	ldr	r1, [pc, #12]	@ (800330c <HAL_RCC_GetPCLK2Freq+0x24>)
 80032fe:	5ccb      	ldrb	r3, [r1, r3]
 8003300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003304:	4618      	mov	r0, r3
 8003306:	bd80      	pop	{r7, pc}
 8003308:	40023800 	.word	0x40023800
 800330c:	080088f8 	.word	0x080088f8

08003310 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e07b      	b.n	800341a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003326:	2b00      	cmp	r3, #0
 8003328:	d108      	bne.n	800333c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003332:	d009      	beq.n	8003348 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	61da      	str	r2, [r3, #28]
 800333a:	e005      	b.n	8003348 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d106      	bne.n	8003368 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7fe fd60 	bl	8001e28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2202      	movs	r2, #2
 800336c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800337e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003390:	431a      	orrs	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800339a:	431a      	orrs	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	691b      	ldr	r3, [r3, #16]
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	431a      	orrs	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033b8:	431a      	orrs	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033c2:	431a      	orrs	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033cc:	ea42 0103 	orr.w	r1, r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	0c1b      	lsrs	r3, r3, #16
 80033e6:	f003 0104 	and.w	r1, r3, #4
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ee:	f003 0210 	and.w	r2, r3, #16
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	69da      	ldr	r2, [r3, #28]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003408:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b082      	sub	sp, #8
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d101      	bne.n	8003434 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e041      	b.n	80034b8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d106      	bne.n	800344e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7fe fd35 	bl	8001eb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2202      	movs	r2, #2
 8003452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	3304      	adds	r3, #4
 800345e:	4619      	mov	r1, r3
 8003460:	4610      	mov	r0, r2
 8003462:	f000 f945 	bl	80036f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2201      	movs	r2, #1
 800348a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2201      	movs	r2, #1
 8003492:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d020      	beq.n	8003524 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d01b      	beq.n	8003524 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f06f 0202 	mvn.w	r2, #2
 80034f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2201      	movs	r2, #1
 80034fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	f003 0303 	and.w	r3, r3, #3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f000 f8d2 	bl	80036b4 <HAL_TIM_IC_CaptureCallback>
 8003510:	e005      	b.n	800351e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 f8c4 	bl	80036a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f000 f8d5 	bl	80036c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	f003 0304 	and.w	r3, r3, #4
 800352a:	2b00      	cmp	r3, #0
 800352c:	d020      	beq.n	8003570 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f003 0304 	and.w	r3, r3, #4
 8003534:	2b00      	cmp	r3, #0
 8003536:	d01b      	beq.n	8003570 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f06f 0204 	mvn.w	r2, #4
 8003540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2202      	movs	r2, #2
 8003546:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 f8ac 	bl	80036b4 <HAL_TIM_IC_CaptureCallback>
 800355c:	e005      	b.n	800356a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f89e 	bl	80036a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f000 f8af 	bl	80036c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	f003 0308 	and.w	r3, r3, #8
 8003576:	2b00      	cmp	r3, #0
 8003578:	d020      	beq.n	80035bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f003 0308 	and.w	r3, r3, #8
 8003580:	2b00      	cmp	r3, #0
 8003582:	d01b      	beq.n	80035bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f06f 0208 	mvn.w	r2, #8
 800358c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2204      	movs	r2, #4
 8003592:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d003      	beq.n	80035aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 f886 	bl	80036b4 <HAL_TIM_IC_CaptureCallback>
 80035a8:	e005      	b.n	80035b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 f878 	bl	80036a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 f889 	bl	80036c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	f003 0310 	and.w	r3, r3, #16
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d020      	beq.n	8003608 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f003 0310 	and.w	r3, r3, #16
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01b      	beq.n	8003608 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f06f 0210 	mvn.w	r2, #16
 80035d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2208      	movs	r2, #8
 80035de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 f860 	bl	80036b4 <HAL_TIM_IC_CaptureCallback>
 80035f4:	e005      	b.n	8003602 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f852 	bl	80036a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 f863 	bl	80036c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00c      	beq.n	800362c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b00      	cmp	r3, #0
 800361a:	d007      	beq.n	800362c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f06f 0201 	mvn.w	r2, #1
 8003624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7fe fcf0 	bl	800200c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00c      	beq.n	8003650 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800363c:	2b00      	cmp	r3, #0
 800363e:	d007      	beq.n	8003650 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 f900 	bl	8003850 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00c      	beq.n	8003674 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003660:	2b00      	cmp	r3, #0
 8003662:	d007      	beq.n	8003674 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800366c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 f834 	bl	80036dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	f003 0320 	and.w	r3, r3, #32
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00c      	beq.n	8003698 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f003 0320 	and.w	r3, r3, #32
 8003684:	2b00      	cmp	r3, #0
 8003686:	d007      	beq.n	8003698 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f06f 0220 	mvn.w	r2, #32
 8003690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 f8d2 	bl	800383c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003698:	bf00      	nop
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036d0:	bf00      	nop
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a43      	ldr	r2, [pc, #268]	@ (8003810 <TIM_Base_SetConfig+0x120>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d013      	beq.n	8003730 <TIM_Base_SetConfig+0x40>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800370e:	d00f      	beq.n	8003730 <TIM_Base_SetConfig+0x40>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a40      	ldr	r2, [pc, #256]	@ (8003814 <TIM_Base_SetConfig+0x124>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d00b      	beq.n	8003730 <TIM_Base_SetConfig+0x40>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a3f      	ldr	r2, [pc, #252]	@ (8003818 <TIM_Base_SetConfig+0x128>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d007      	beq.n	8003730 <TIM_Base_SetConfig+0x40>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a3e      	ldr	r2, [pc, #248]	@ (800381c <TIM_Base_SetConfig+0x12c>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d003      	beq.n	8003730 <TIM_Base_SetConfig+0x40>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a3d      	ldr	r2, [pc, #244]	@ (8003820 <TIM_Base_SetConfig+0x130>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d108      	bne.n	8003742 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003736:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	4313      	orrs	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a32      	ldr	r2, [pc, #200]	@ (8003810 <TIM_Base_SetConfig+0x120>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d02b      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003750:	d027      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a2f      	ldr	r2, [pc, #188]	@ (8003814 <TIM_Base_SetConfig+0x124>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d023      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a2e      	ldr	r2, [pc, #184]	@ (8003818 <TIM_Base_SetConfig+0x128>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d01f      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a2d      	ldr	r2, [pc, #180]	@ (800381c <TIM_Base_SetConfig+0x12c>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d01b      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a2c      	ldr	r2, [pc, #176]	@ (8003820 <TIM_Base_SetConfig+0x130>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d017      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a2b      	ldr	r2, [pc, #172]	@ (8003824 <TIM_Base_SetConfig+0x134>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d013      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a2a      	ldr	r2, [pc, #168]	@ (8003828 <TIM_Base_SetConfig+0x138>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d00f      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a29      	ldr	r2, [pc, #164]	@ (800382c <TIM_Base_SetConfig+0x13c>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d00b      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a28      	ldr	r2, [pc, #160]	@ (8003830 <TIM_Base_SetConfig+0x140>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d007      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a27      	ldr	r2, [pc, #156]	@ (8003834 <TIM_Base_SetConfig+0x144>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d003      	beq.n	80037a2 <TIM_Base_SetConfig+0xb2>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a26      	ldr	r2, [pc, #152]	@ (8003838 <TIM_Base_SetConfig+0x148>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d108      	bne.n	80037b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	4313      	orrs	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a0e      	ldr	r2, [pc, #56]	@ (8003810 <TIM_Base_SetConfig+0x120>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d003      	beq.n	80037e2 <TIM_Base_SetConfig+0xf2>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a10      	ldr	r2, [pc, #64]	@ (8003820 <TIM_Base_SetConfig+0x130>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d103      	bne.n	80037ea <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	691a      	ldr	r2, [r3, #16]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f043 0204 	orr.w	r2, r3, #4
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2201      	movs	r2, #1
 80037fa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	601a      	str	r2, [r3, #0]
}
 8003802:	bf00      	nop
 8003804:	3714      	adds	r7, #20
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	40010000 	.word	0x40010000
 8003814:	40000400 	.word	0x40000400
 8003818:	40000800 	.word	0x40000800
 800381c:	40000c00 	.word	0x40000c00
 8003820:	40010400 	.word	0x40010400
 8003824:	40014000 	.word	0x40014000
 8003828:	40014400 	.word	0x40014400
 800382c:	40014800 	.word	0x40014800
 8003830:	40001800 	.word	0x40001800
 8003834:	40001c00 	.word	0x40001c00
 8003838:	40002000 	.word	0x40002000

0800383c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e042      	b.n	80038fc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	d106      	bne.n	8003890 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f7fe fb3c 	bl	8001f08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2224      	movs	r2, #36	@ 0x24
 8003894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 f973 	bl	8003b94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	691a      	ldr	r2, [r3, #16]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80038bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	695a      	ldr	r2, [r3, #20]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80038cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68da      	ldr	r2, [r3, #12]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2220      	movs	r2, #32
 80038e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b08a      	sub	sp, #40	@ 0x28
 8003908:	af02      	add	r7, sp, #8
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	4613      	mov	r3, r2
 8003912:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003914:	2300      	movs	r3, #0
 8003916:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800391e:	b2db      	uxtb	r3, r3
 8003920:	2b20      	cmp	r3, #32
 8003922:	d175      	bne.n	8003a10 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d002      	beq.n	8003930 <HAL_UART_Transmit+0x2c>
 800392a:	88fb      	ldrh	r3, [r7, #6]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e06e      	b.n	8003a12 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2221      	movs	r2, #33	@ 0x21
 800393e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003942:	f7fe fcdd 	bl	8002300 <HAL_GetTick>
 8003946:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	88fa      	ldrh	r2, [r7, #6]
 800394c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	88fa      	ldrh	r2, [r7, #6]
 8003952:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800395c:	d108      	bne.n	8003970 <HAL_UART_Transmit+0x6c>
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d104      	bne.n	8003970 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003966:	2300      	movs	r3, #0
 8003968:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	61bb      	str	r3, [r7, #24]
 800396e:	e003      	b.n	8003978 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003974:	2300      	movs	r3, #0
 8003976:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003978:	e02e      	b.n	80039d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	9300      	str	r3, [sp, #0]
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	2200      	movs	r2, #0
 8003982:	2180      	movs	r1, #128	@ 0x80
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 f848 	bl	8003a1a <UART_WaitOnFlagUntilTimeout>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d005      	beq.n	800399c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2220      	movs	r2, #32
 8003994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e03a      	b.n	8003a12 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10b      	bne.n	80039ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	881b      	ldrh	r3, [r3, #0]
 80039a6:	461a      	mov	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	3302      	adds	r3, #2
 80039b6:	61bb      	str	r3, [r7, #24]
 80039b8:	e007      	b.n	80039ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	781a      	ldrb	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	3301      	adds	r3, #1
 80039c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	3b01      	subs	r3, #1
 80039d2:	b29a      	uxth	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1cb      	bne.n	800397a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	2200      	movs	r2, #0
 80039ea:	2140      	movs	r1, #64	@ 0x40
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f000 f814 	bl	8003a1a <UART_WaitOnFlagUntilTimeout>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2220      	movs	r2, #32
 80039fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e006      	b.n	8003a12 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2220      	movs	r2, #32
 8003a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	e000      	b.n	8003a12 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a10:	2302      	movs	r3, #2
  }
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3720      	adds	r7, #32
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b086      	sub	sp, #24
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	60f8      	str	r0, [r7, #12]
 8003a22:	60b9      	str	r1, [r7, #8]
 8003a24:	603b      	str	r3, [r7, #0]
 8003a26:	4613      	mov	r3, r2
 8003a28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a2a:	e03b      	b.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a2c:	6a3b      	ldr	r3, [r7, #32]
 8003a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a32:	d037      	beq.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a34:	f7fe fc64 	bl	8002300 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	6a3a      	ldr	r2, [r7, #32]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d302      	bcc.n	8003a4a <UART_WaitOnFlagUntilTimeout+0x30>
 8003a44:	6a3b      	ldr	r3, [r7, #32]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e03a      	b.n	8003ac4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d023      	beq.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	2b80      	cmp	r3, #128	@ 0x80
 8003a60:	d020      	beq.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	2b40      	cmp	r3, #64	@ 0x40
 8003a66:	d01d      	beq.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0308 	and.w	r3, r3, #8
 8003a72:	2b08      	cmp	r3, #8
 8003a74:	d116      	bne.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003a76:	2300      	movs	r3, #0
 8003a78:	617b      	str	r3, [r7, #20]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	617b      	str	r3, [r7, #20]
 8003a8a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a8c:	68f8      	ldr	r0, [r7, #12]
 8003a8e:	f000 f81d 	bl	8003acc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2208      	movs	r2, #8
 8003a96:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e00f      	b.n	8003ac4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	4013      	ands	r3, r2
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	bf0c      	ite	eq
 8003ab4:	2301      	moveq	r3, #1
 8003ab6:	2300      	movne	r3, #0
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	461a      	mov	r2, r3
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d0b4      	beq.n	8003a2c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3718      	adds	r7, #24
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b095      	sub	sp, #84	@ 0x54
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	330c      	adds	r3, #12
 8003ada:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ade:	e853 3f00 	ldrex	r3, [r3]
 8003ae2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	330c      	adds	r3, #12
 8003af2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003af4:	643a      	str	r2, [r7, #64]	@ 0x40
 8003af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003af8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003afa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003afc:	e841 2300 	strex	r3, r2, [r1]
 8003b00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1e5      	bne.n	8003ad4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	3314      	adds	r3, #20
 8003b0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b10:	6a3b      	ldr	r3, [r7, #32]
 8003b12:	e853 3f00 	ldrex	r3, [r3]
 8003b16:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f023 0301 	bic.w	r3, r3, #1
 8003b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	3314      	adds	r3, #20
 8003b26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b30:	e841 2300 	strex	r3, r2, [r1]
 8003b34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d1e5      	bne.n	8003b08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d119      	bne.n	8003b78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	330c      	adds	r3, #12
 8003b4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	e853 3f00 	ldrex	r3, [r3]
 8003b52:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	f023 0310 	bic.w	r3, r3, #16
 8003b5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	330c      	adds	r3, #12
 8003b62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b64:	61ba      	str	r2, [r7, #24]
 8003b66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b68:	6979      	ldr	r1, [r7, #20]
 8003b6a:	69ba      	ldr	r2, [r7, #24]
 8003b6c:	e841 2300 	strex	r3, r2, [r1]
 8003b70:	613b      	str	r3, [r7, #16]
   return(result);
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1e5      	bne.n	8003b44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2220      	movs	r2, #32
 8003b7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003b86:	bf00      	nop
 8003b88:	3754      	adds	r7, #84	@ 0x54
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
	...

08003b94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b98:	b0c0      	sub	sp, #256	@ 0x100
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb0:	68d9      	ldr	r1, [r3, #12]
 8003bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	ea40 0301 	orr.w	r3, r0, r1
 8003bbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003bec:	f021 010c 	bic.w	r1, r1, #12
 8003bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003bfa:	430b      	orrs	r3, r1
 8003bfc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c0e:	6999      	ldr	r1, [r3, #24]
 8003c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	ea40 0301 	orr.w	r3, r0, r1
 8003c1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	4b8f      	ldr	r3, [pc, #572]	@ (8003e60 <UART_SetConfig+0x2cc>)
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d005      	beq.n	8003c34 <UART_SetConfig+0xa0>
 8003c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	4b8d      	ldr	r3, [pc, #564]	@ (8003e64 <UART_SetConfig+0x2d0>)
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d104      	bne.n	8003c3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c34:	f7ff fb58 	bl	80032e8 <HAL_RCC_GetPCLK2Freq>
 8003c38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003c3c:	e003      	b.n	8003c46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c3e:	f7ff fb3f 	bl	80032c0 <HAL_RCC_GetPCLK1Freq>
 8003c42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c4a:	69db      	ldr	r3, [r3, #28]
 8003c4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c50:	f040 810c 	bne.w	8003e6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003c62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003c66:	4622      	mov	r2, r4
 8003c68:	462b      	mov	r3, r5
 8003c6a:	1891      	adds	r1, r2, r2
 8003c6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003c6e:	415b      	adcs	r3, r3
 8003c70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003c76:	4621      	mov	r1, r4
 8003c78:	eb12 0801 	adds.w	r8, r2, r1
 8003c7c:	4629      	mov	r1, r5
 8003c7e:	eb43 0901 	adc.w	r9, r3, r1
 8003c82:	f04f 0200 	mov.w	r2, #0
 8003c86:	f04f 0300 	mov.w	r3, #0
 8003c8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c96:	4690      	mov	r8, r2
 8003c98:	4699      	mov	r9, r3
 8003c9a:	4623      	mov	r3, r4
 8003c9c:	eb18 0303 	adds.w	r3, r8, r3
 8003ca0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003ca4:	462b      	mov	r3, r5
 8003ca6:	eb49 0303 	adc.w	r3, r9, r3
 8003caa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003cba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003cbe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	18db      	adds	r3, r3, r3
 8003cc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8003cc8:	4613      	mov	r3, r2
 8003cca:	eb42 0303 	adc.w	r3, r2, r3
 8003cce:	657b      	str	r3, [r7, #84]	@ 0x54
 8003cd0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003cd4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003cd8:	f7fc ffe6 	bl	8000ca8 <__aeabi_uldivmod>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	460b      	mov	r3, r1
 8003ce0:	4b61      	ldr	r3, [pc, #388]	@ (8003e68 <UART_SetConfig+0x2d4>)
 8003ce2:	fba3 2302 	umull	r2, r3, r3, r2
 8003ce6:	095b      	lsrs	r3, r3, #5
 8003ce8:	011c      	lsls	r4, r3, #4
 8003cea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003cf4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003cf8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003cfc:	4642      	mov	r2, r8
 8003cfe:	464b      	mov	r3, r9
 8003d00:	1891      	adds	r1, r2, r2
 8003d02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003d04:	415b      	adcs	r3, r3
 8003d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003d0c:	4641      	mov	r1, r8
 8003d0e:	eb12 0a01 	adds.w	sl, r2, r1
 8003d12:	4649      	mov	r1, r9
 8003d14:	eb43 0b01 	adc.w	fp, r3, r1
 8003d18:	f04f 0200 	mov.w	r2, #0
 8003d1c:	f04f 0300 	mov.w	r3, #0
 8003d20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d2c:	4692      	mov	sl, r2
 8003d2e:	469b      	mov	fp, r3
 8003d30:	4643      	mov	r3, r8
 8003d32:	eb1a 0303 	adds.w	r3, sl, r3
 8003d36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d3a:	464b      	mov	r3, r9
 8003d3c:	eb4b 0303 	adc.w	r3, fp, r3
 8003d40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003d54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d58:	460b      	mov	r3, r1
 8003d5a:	18db      	adds	r3, r3, r3
 8003d5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d5e:	4613      	mov	r3, r2
 8003d60:	eb42 0303 	adc.w	r3, r2, r3
 8003d64:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003d6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003d6e:	f7fc ff9b 	bl	8000ca8 <__aeabi_uldivmod>
 8003d72:	4602      	mov	r2, r0
 8003d74:	460b      	mov	r3, r1
 8003d76:	4611      	mov	r1, r2
 8003d78:	4b3b      	ldr	r3, [pc, #236]	@ (8003e68 <UART_SetConfig+0x2d4>)
 8003d7a:	fba3 2301 	umull	r2, r3, r3, r1
 8003d7e:	095b      	lsrs	r3, r3, #5
 8003d80:	2264      	movs	r2, #100	@ 0x64
 8003d82:	fb02 f303 	mul.w	r3, r2, r3
 8003d86:	1acb      	subs	r3, r1, r3
 8003d88:	00db      	lsls	r3, r3, #3
 8003d8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003d8e:	4b36      	ldr	r3, [pc, #216]	@ (8003e68 <UART_SetConfig+0x2d4>)
 8003d90:	fba3 2302 	umull	r2, r3, r3, r2
 8003d94:	095b      	lsrs	r3, r3, #5
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003d9c:	441c      	add	r4, r3
 8003d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003da2:	2200      	movs	r2, #0
 8003da4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003da8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003dac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003db0:	4642      	mov	r2, r8
 8003db2:	464b      	mov	r3, r9
 8003db4:	1891      	adds	r1, r2, r2
 8003db6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003db8:	415b      	adcs	r3, r3
 8003dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003dc0:	4641      	mov	r1, r8
 8003dc2:	1851      	adds	r1, r2, r1
 8003dc4:	6339      	str	r1, [r7, #48]	@ 0x30
 8003dc6:	4649      	mov	r1, r9
 8003dc8:	414b      	adcs	r3, r1
 8003dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dcc:	f04f 0200 	mov.w	r2, #0
 8003dd0:	f04f 0300 	mov.w	r3, #0
 8003dd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003dd8:	4659      	mov	r1, fp
 8003dda:	00cb      	lsls	r3, r1, #3
 8003ddc:	4651      	mov	r1, sl
 8003dde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003de2:	4651      	mov	r1, sl
 8003de4:	00ca      	lsls	r2, r1, #3
 8003de6:	4610      	mov	r0, r2
 8003de8:	4619      	mov	r1, r3
 8003dea:	4603      	mov	r3, r0
 8003dec:	4642      	mov	r2, r8
 8003dee:	189b      	adds	r3, r3, r2
 8003df0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003df4:	464b      	mov	r3, r9
 8003df6:	460a      	mov	r2, r1
 8003df8:	eb42 0303 	adc.w	r3, r2, r3
 8003dfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e0c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003e10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e14:	460b      	mov	r3, r1
 8003e16:	18db      	adds	r3, r3, r3
 8003e18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	eb42 0303 	adc.w	r3, r2, r3
 8003e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003e2a:	f7fc ff3d 	bl	8000ca8 <__aeabi_uldivmod>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	460b      	mov	r3, r1
 8003e32:	4b0d      	ldr	r3, [pc, #52]	@ (8003e68 <UART_SetConfig+0x2d4>)
 8003e34:	fba3 1302 	umull	r1, r3, r3, r2
 8003e38:	095b      	lsrs	r3, r3, #5
 8003e3a:	2164      	movs	r1, #100	@ 0x64
 8003e3c:	fb01 f303 	mul.w	r3, r1, r3
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	3332      	adds	r3, #50	@ 0x32
 8003e46:	4a08      	ldr	r2, [pc, #32]	@ (8003e68 <UART_SetConfig+0x2d4>)
 8003e48:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4c:	095b      	lsrs	r3, r3, #5
 8003e4e:	f003 0207 	and.w	r2, r3, #7
 8003e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4422      	add	r2, r4
 8003e5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003e5c:	e106      	b.n	800406c <UART_SetConfig+0x4d8>
 8003e5e:	bf00      	nop
 8003e60:	40011000 	.word	0x40011000
 8003e64:	40011400 	.word	0x40011400
 8003e68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e70:	2200      	movs	r2, #0
 8003e72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e76:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003e7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003e7e:	4642      	mov	r2, r8
 8003e80:	464b      	mov	r3, r9
 8003e82:	1891      	adds	r1, r2, r2
 8003e84:	6239      	str	r1, [r7, #32]
 8003e86:	415b      	adcs	r3, r3
 8003e88:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e8e:	4641      	mov	r1, r8
 8003e90:	1854      	adds	r4, r2, r1
 8003e92:	4649      	mov	r1, r9
 8003e94:	eb43 0501 	adc.w	r5, r3, r1
 8003e98:	f04f 0200 	mov.w	r2, #0
 8003e9c:	f04f 0300 	mov.w	r3, #0
 8003ea0:	00eb      	lsls	r3, r5, #3
 8003ea2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ea6:	00e2      	lsls	r2, r4, #3
 8003ea8:	4614      	mov	r4, r2
 8003eaa:	461d      	mov	r5, r3
 8003eac:	4643      	mov	r3, r8
 8003eae:	18e3      	adds	r3, r4, r3
 8003eb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003eb4:	464b      	mov	r3, r9
 8003eb6:	eb45 0303 	adc.w	r3, r5, r3
 8003eba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003eca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ece:	f04f 0200 	mov.w	r2, #0
 8003ed2:	f04f 0300 	mov.w	r3, #0
 8003ed6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003eda:	4629      	mov	r1, r5
 8003edc:	008b      	lsls	r3, r1, #2
 8003ede:	4621      	mov	r1, r4
 8003ee0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ee4:	4621      	mov	r1, r4
 8003ee6:	008a      	lsls	r2, r1, #2
 8003ee8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003eec:	f7fc fedc 	bl	8000ca8 <__aeabi_uldivmod>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	4b60      	ldr	r3, [pc, #384]	@ (8004078 <UART_SetConfig+0x4e4>)
 8003ef6:	fba3 2302 	umull	r2, r3, r3, r2
 8003efa:	095b      	lsrs	r3, r3, #5
 8003efc:	011c      	lsls	r4, r3, #4
 8003efe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f02:	2200      	movs	r2, #0
 8003f04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003f10:	4642      	mov	r2, r8
 8003f12:	464b      	mov	r3, r9
 8003f14:	1891      	adds	r1, r2, r2
 8003f16:	61b9      	str	r1, [r7, #24]
 8003f18:	415b      	adcs	r3, r3
 8003f1a:	61fb      	str	r3, [r7, #28]
 8003f1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f20:	4641      	mov	r1, r8
 8003f22:	1851      	adds	r1, r2, r1
 8003f24:	6139      	str	r1, [r7, #16]
 8003f26:	4649      	mov	r1, r9
 8003f28:	414b      	adcs	r3, r1
 8003f2a:	617b      	str	r3, [r7, #20]
 8003f2c:	f04f 0200 	mov.w	r2, #0
 8003f30:	f04f 0300 	mov.w	r3, #0
 8003f34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f38:	4659      	mov	r1, fp
 8003f3a:	00cb      	lsls	r3, r1, #3
 8003f3c:	4651      	mov	r1, sl
 8003f3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f42:	4651      	mov	r1, sl
 8003f44:	00ca      	lsls	r2, r1, #3
 8003f46:	4610      	mov	r0, r2
 8003f48:	4619      	mov	r1, r3
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	4642      	mov	r2, r8
 8003f4e:	189b      	adds	r3, r3, r2
 8003f50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f54:	464b      	mov	r3, r9
 8003f56:	460a      	mov	r2, r1
 8003f58:	eb42 0303 	adc.w	r3, r2, r3
 8003f5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003f6c:	f04f 0200 	mov.w	r2, #0
 8003f70:	f04f 0300 	mov.w	r3, #0
 8003f74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003f78:	4649      	mov	r1, r9
 8003f7a:	008b      	lsls	r3, r1, #2
 8003f7c:	4641      	mov	r1, r8
 8003f7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f82:	4641      	mov	r1, r8
 8003f84:	008a      	lsls	r2, r1, #2
 8003f86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003f8a:	f7fc fe8d 	bl	8000ca8 <__aeabi_uldivmod>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	460b      	mov	r3, r1
 8003f92:	4611      	mov	r1, r2
 8003f94:	4b38      	ldr	r3, [pc, #224]	@ (8004078 <UART_SetConfig+0x4e4>)
 8003f96:	fba3 2301 	umull	r2, r3, r3, r1
 8003f9a:	095b      	lsrs	r3, r3, #5
 8003f9c:	2264      	movs	r2, #100	@ 0x64
 8003f9e:	fb02 f303 	mul.w	r3, r2, r3
 8003fa2:	1acb      	subs	r3, r1, r3
 8003fa4:	011b      	lsls	r3, r3, #4
 8003fa6:	3332      	adds	r3, #50	@ 0x32
 8003fa8:	4a33      	ldr	r2, [pc, #204]	@ (8004078 <UART_SetConfig+0x4e4>)
 8003faa:	fba2 2303 	umull	r2, r3, r2, r3
 8003fae:	095b      	lsrs	r3, r3, #5
 8003fb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fb4:	441c      	add	r4, r3
 8003fb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fba:	2200      	movs	r2, #0
 8003fbc:	673b      	str	r3, [r7, #112]	@ 0x70
 8003fbe:	677a      	str	r2, [r7, #116]	@ 0x74
 8003fc0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003fc4:	4642      	mov	r2, r8
 8003fc6:	464b      	mov	r3, r9
 8003fc8:	1891      	adds	r1, r2, r2
 8003fca:	60b9      	str	r1, [r7, #8]
 8003fcc:	415b      	adcs	r3, r3
 8003fce:	60fb      	str	r3, [r7, #12]
 8003fd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fd4:	4641      	mov	r1, r8
 8003fd6:	1851      	adds	r1, r2, r1
 8003fd8:	6039      	str	r1, [r7, #0]
 8003fda:	4649      	mov	r1, r9
 8003fdc:	414b      	adcs	r3, r1
 8003fde:	607b      	str	r3, [r7, #4]
 8003fe0:	f04f 0200 	mov.w	r2, #0
 8003fe4:	f04f 0300 	mov.w	r3, #0
 8003fe8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003fec:	4659      	mov	r1, fp
 8003fee:	00cb      	lsls	r3, r1, #3
 8003ff0:	4651      	mov	r1, sl
 8003ff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ff6:	4651      	mov	r1, sl
 8003ff8:	00ca      	lsls	r2, r1, #3
 8003ffa:	4610      	mov	r0, r2
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	4603      	mov	r3, r0
 8004000:	4642      	mov	r2, r8
 8004002:	189b      	adds	r3, r3, r2
 8004004:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004006:	464b      	mov	r3, r9
 8004008:	460a      	mov	r2, r1
 800400a:	eb42 0303 	adc.w	r3, r2, r3
 800400e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	663b      	str	r3, [r7, #96]	@ 0x60
 800401a:	667a      	str	r2, [r7, #100]	@ 0x64
 800401c:	f04f 0200 	mov.w	r2, #0
 8004020:	f04f 0300 	mov.w	r3, #0
 8004024:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004028:	4649      	mov	r1, r9
 800402a:	008b      	lsls	r3, r1, #2
 800402c:	4641      	mov	r1, r8
 800402e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004032:	4641      	mov	r1, r8
 8004034:	008a      	lsls	r2, r1, #2
 8004036:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800403a:	f7fc fe35 	bl	8000ca8 <__aeabi_uldivmod>
 800403e:	4602      	mov	r2, r0
 8004040:	460b      	mov	r3, r1
 8004042:	4b0d      	ldr	r3, [pc, #52]	@ (8004078 <UART_SetConfig+0x4e4>)
 8004044:	fba3 1302 	umull	r1, r3, r3, r2
 8004048:	095b      	lsrs	r3, r3, #5
 800404a:	2164      	movs	r1, #100	@ 0x64
 800404c:	fb01 f303 	mul.w	r3, r1, r3
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	3332      	adds	r3, #50	@ 0x32
 8004056:	4a08      	ldr	r2, [pc, #32]	@ (8004078 <UART_SetConfig+0x4e4>)
 8004058:	fba2 2303 	umull	r2, r3, r2, r3
 800405c:	095b      	lsrs	r3, r3, #5
 800405e:	f003 020f 	and.w	r2, r3, #15
 8004062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4422      	add	r2, r4
 800406a:	609a      	str	r2, [r3, #8]
}
 800406c:	bf00      	nop
 800406e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004072:	46bd      	mov	sp, r7
 8004074:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004078:	51eb851f 	.word	0x51eb851f

0800407c <__cvt>:
 800407c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004080:	ec57 6b10 	vmov	r6, r7, d0
 8004084:	2f00      	cmp	r7, #0
 8004086:	460c      	mov	r4, r1
 8004088:	4619      	mov	r1, r3
 800408a:	463b      	mov	r3, r7
 800408c:	bfbb      	ittet	lt
 800408e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004092:	461f      	movlt	r7, r3
 8004094:	2300      	movge	r3, #0
 8004096:	232d      	movlt	r3, #45	@ 0x2d
 8004098:	700b      	strb	r3, [r1, #0]
 800409a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800409c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80040a0:	4691      	mov	r9, r2
 80040a2:	f023 0820 	bic.w	r8, r3, #32
 80040a6:	bfbc      	itt	lt
 80040a8:	4632      	movlt	r2, r6
 80040aa:	4616      	movlt	r6, r2
 80040ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80040b0:	d005      	beq.n	80040be <__cvt+0x42>
 80040b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80040b6:	d100      	bne.n	80040ba <__cvt+0x3e>
 80040b8:	3401      	adds	r4, #1
 80040ba:	2102      	movs	r1, #2
 80040bc:	e000      	b.n	80040c0 <__cvt+0x44>
 80040be:	2103      	movs	r1, #3
 80040c0:	ab03      	add	r3, sp, #12
 80040c2:	9301      	str	r3, [sp, #4]
 80040c4:	ab02      	add	r3, sp, #8
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	ec47 6b10 	vmov	d0, r6, r7
 80040cc:	4653      	mov	r3, sl
 80040ce:	4622      	mov	r2, r4
 80040d0:	f001 f8aa 	bl	8005228 <_dtoa_r>
 80040d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80040d8:	4605      	mov	r5, r0
 80040da:	d119      	bne.n	8004110 <__cvt+0x94>
 80040dc:	f019 0f01 	tst.w	r9, #1
 80040e0:	d00e      	beq.n	8004100 <__cvt+0x84>
 80040e2:	eb00 0904 	add.w	r9, r0, r4
 80040e6:	2200      	movs	r2, #0
 80040e8:	2300      	movs	r3, #0
 80040ea:	4630      	mov	r0, r6
 80040ec:	4639      	mov	r1, r7
 80040ee:	f7fc fcfb 	bl	8000ae8 <__aeabi_dcmpeq>
 80040f2:	b108      	cbz	r0, 80040f8 <__cvt+0x7c>
 80040f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80040f8:	2230      	movs	r2, #48	@ 0x30
 80040fa:	9b03      	ldr	r3, [sp, #12]
 80040fc:	454b      	cmp	r3, r9
 80040fe:	d31e      	bcc.n	800413e <__cvt+0xc2>
 8004100:	9b03      	ldr	r3, [sp, #12]
 8004102:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004104:	1b5b      	subs	r3, r3, r5
 8004106:	4628      	mov	r0, r5
 8004108:	6013      	str	r3, [r2, #0]
 800410a:	b004      	add	sp, #16
 800410c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004110:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004114:	eb00 0904 	add.w	r9, r0, r4
 8004118:	d1e5      	bne.n	80040e6 <__cvt+0x6a>
 800411a:	7803      	ldrb	r3, [r0, #0]
 800411c:	2b30      	cmp	r3, #48	@ 0x30
 800411e:	d10a      	bne.n	8004136 <__cvt+0xba>
 8004120:	2200      	movs	r2, #0
 8004122:	2300      	movs	r3, #0
 8004124:	4630      	mov	r0, r6
 8004126:	4639      	mov	r1, r7
 8004128:	f7fc fcde 	bl	8000ae8 <__aeabi_dcmpeq>
 800412c:	b918      	cbnz	r0, 8004136 <__cvt+0xba>
 800412e:	f1c4 0401 	rsb	r4, r4, #1
 8004132:	f8ca 4000 	str.w	r4, [sl]
 8004136:	f8da 3000 	ldr.w	r3, [sl]
 800413a:	4499      	add	r9, r3
 800413c:	e7d3      	b.n	80040e6 <__cvt+0x6a>
 800413e:	1c59      	adds	r1, r3, #1
 8004140:	9103      	str	r1, [sp, #12]
 8004142:	701a      	strb	r2, [r3, #0]
 8004144:	e7d9      	b.n	80040fa <__cvt+0x7e>

08004146 <__exponent>:
 8004146:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004148:	2900      	cmp	r1, #0
 800414a:	bfba      	itte	lt
 800414c:	4249      	neglt	r1, r1
 800414e:	232d      	movlt	r3, #45	@ 0x2d
 8004150:	232b      	movge	r3, #43	@ 0x2b
 8004152:	2909      	cmp	r1, #9
 8004154:	7002      	strb	r2, [r0, #0]
 8004156:	7043      	strb	r3, [r0, #1]
 8004158:	dd29      	ble.n	80041ae <__exponent+0x68>
 800415a:	f10d 0307 	add.w	r3, sp, #7
 800415e:	461d      	mov	r5, r3
 8004160:	270a      	movs	r7, #10
 8004162:	461a      	mov	r2, r3
 8004164:	fbb1 f6f7 	udiv	r6, r1, r7
 8004168:	fb07 1416 	mls	r4, r7, r6, r1
 800416c:	3430      	adds	r4, #48	@ 0x30
 800416e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004172:	460c      	mov	r4, r1
 8004174:	2c63      	cmp	r4, #99	@ 0x63
 8004176:	f103 33ff 	add.w	r3, r3, #4294967295
 800417a:	4631      	mov	r1, r6
 800417c:	dcf1      	bgt.n	8004162 <__exponent+0x1c>
 800417e:	3130      	adds	r1, #48	@ 0x30
 8004180:	1e94      	subs	r4, r2, #2
 8004182:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004186:	1c41      	adds	r1, r0, #1
 8004188:	4623      	mov	r3, r4
 800418a:	42ab      	cmp	r3, r5
 800418c:	d30a      	bcc.n	80041a4 <__exponent+0x5e>
 800418e:	f10d 0309 	add.w	r3, sp, #9
 8004192:	1a9b      	subs	r3, r3, r2
 8004194:	42ac      	cmp	r4, r5
 8004196:	bf88      	it	hi
 8004198:	2300      	movhi	r3, #0
 800419a:	3302      	adds	r3, #2
 800419c:	4403      	add	r3, r0
 800419e:	1a18      	subs	r0, r3, r0
 80041a0:	b003      	add	sp, #12
 80041a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80041a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80041ac:	e7ed      	b.n	800418a <__exponent+0x44>
 80041ae:	2330      	movs	r3, #48	@ 0x30
 80041b0:	3130      	adds	r1, #48	@ 0x30
 80041b2:	7083      	strb	r3, [r0, #2]
 80041b4:	70c1      	strb	r1, [r0, #3]
 80041b6:	1d03      	adds	r3, r0, #4
 80041b8:	e7f1      	b.n	800419e <__exponent+0x58>
	...

080041bc <_printf_float>:
 80041bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041c0:	b08d      	sub	sp, #52	@ 0x34
 80041c2:	460c      	mov	r4, r1
 80041c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80041c8:	4616      	mov	r6, r2
 80041ca:	461f      	mov	r7, r3
 80041cc:	4605      	mov	r5, r0
 80041ce:	f000 ff25 	bl	800501c <_localeconv_r>
 80041d2:	6803      	ldr	r3, [r0, #0]
 80041d4:	9304      	str	r3, [sp, #16]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7fc f85a 	bl	8000290 <strlen>
 80041dc:	2300      	movs	r3, #0
 80041de:	930a      	str	r3, [sp, #40]	@ 0x28
 80041e0:	f8d8 3000 	ldr.w	r3, [r8]
 80041e4:	9005      	str	r0, [sp, #20]
 80041e6:	3307      	adds	r3, #7
 80041e8:	f023 0307 	bic.w	r3, r3, #7
 80041ec:	f103 0208 	add.w	r2, r3, #8
 80041f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80041f4:	f8d4 b000 	ldr.w	fp, [r4]
 80041f8:	f8c8 2000 	str.w	r2, [r8]
 80041fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004200:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004204:	9307      	str	r3, [sp, #28]
 8004206:	f8cd 8018 	str.w	r8, [sp, #24]
 800420a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800420e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004212:	4b9c      	ldr	r3, [pc, #624]	@ (8004484 <_printf_float+0x2c8>)
 8004214:	f04f 32ff 	mov.w	r2, #4294967295
 8004218:	f7fc fc98 	bl	8000b4c <__aeabi_dcmpun>
 800421c:	bb70      	cbnz	r0, 800427c <_printf_float+0xc0>
 800421e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004222:	4b98      	ldr	r3, [pc, #608]	@ (8004484 <_printf_float+0x2c8>)
 8004224:	f04f 32ff 	mov.w	r2, #4294967295
 8004228:	f7fc fc72 	bl	8000b10 <__aeabi_dcmple>
 800422c:	bb30      	cbnz	r0, 800427c <_printf_float+0xc0>
 800422e:	2200      	movs	r2, #0
 8004230:	2300      	movs	r3, #0
 8004232:	4640      	mov	r0, r8
 8004234:	4649      	mov	r1, r9
 8004236:	f7fc fc61 	bl	8000afc <__aeabi_dcmplt>
 800423a:	b110      	cbz	r0, 8004242 <_printf_float+0x86>
 800423c:	232d      	movs	r3, #45	@ 0x2d
 800423e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004242:	4a91      	ldr	r2, [pc, #580]	@ (8004488 <_printf_float+0x2cc>)
 8004244:	4b91      	ldr	r3, [pc, #580]	@ (800448c <_printf_float+0x2d0>)
 8004246:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800424a:	bf8c      	ite	hi
 800424c:	4690      	movhi	r8, r2
 800424e:	4698      	movls	r8, r3
 8004250:	2303      	movs	r3, #3
 8004252:	6123      	str	r3, [r4, #16]
 8004254:	f02b 0304 	bic.w	r3, fp, #4
 8004258:	6023      	str	r3, [r4, #0]
 800425a:	f04f 0900 	mov.w	r9, #0
 800425e:	9700      	str	r7, [sp, #0]
 8004260:	4633      	mov	r3, r6
 8004262:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004264:	4621      	mov	r1, r4
 8004266:	4628      	mov	r0, r5
 8004268:	f000 f9d2 	bl	8004610 <_printf_common>
 800426c:	3001      	adds	r0, #1
 800426e:	f040 808d 	bne.w	800438c <_printf_float+0x1d0>
 8004272:	f04f 30ff 	mov.w	r0, #4294967295
 8004276:	b00d      	add	sp, #52	@ 0x34
 8004278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800427c:	4642      	mov	r2, r8
 800427e:	464b      	mov	r3, r9
 8004280:	4640      	mov	r0, r8
 8004282:	4649      	mov	r1, r9
 8004284:	f7fc fc62 	bl	8000b4c <__aeabi_dcmpun>
 8004288:	b140      	cbz	r0, 800429c <_printf_float+0xe0>
 800428a:	464b      	mov	r3, r9
 800428c:	2b00      	cmp	r3, #0
 800428e:	bfbc      	itt	lt
 8004290:	232d      	movlt	r3, #45	@ 0x2d
 8004292:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004296:	4a7e      	ldr	r2, [pc, #504]	@ (8004490 <_printf_float+0x2d4>)
 8004298:	4b7e      	ldr	r3, [pc, #504]	@ (8004494 <_printf_float+0x2d8>)
 800429a:	e7d4      	b.n	8004246 <_printf_float+0x8a>
 800429c:	6863      	ldr	r3, [r4, #4]
 800429e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80042a2:	9206      	str	r2, [sp, #24]
 80042a4:	1c5a      	adds	r2, r3, #1
 80042a6:	d13b      	bne.n	8004320 <_printf_float+0x164>
 80042a8:	2306      	movs	r3, #6
 80042aa:	6063      	str	r3, [r4, #4]
 80042ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80042b0:	2300      	movs	r3, #0
 80042b2:	6022      	str	r2, [r4, #0]
 80042b4:	9303      	str	r3, [sp, #12]
 80042b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80042b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80042bc:	ab09      	add	r3, sp, #36	@ 0x24
 80042be:	9300      	str	r3, [sp, #0]
 80042c0:	6861      	ldr	r1, [r4, #4]
 80042c2:	ec49 8b10 	vmov	d0, r8, r9
 80042c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80042ca:	4628      	mov	r0, r5
 80042cc:	f7ff fed6 	bl	800407c <__cvt>
 80042d0:	9b06      	ldr	r3, [sp, #24]
 80042d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80042d4:	2b47      	cmp	r3, #71	@ 0x47
 80042d6:	4680      	mov	r8, r0
 80042d8:	d129      	bne.n	800432e <_printf_float+0x172>
 80042da:	1cc8      	adds	r0, r1, #3
 80042dc:	db02      	blt.n	80042e4 <_printf_float+0x128>
 80042de:	6863      	ldr	r3, [r4, #4]
 80042e0:	4299      	cmp	r1, r3
 80042e2:	dd41      	ble.n	8004368 <_printf_float+0x1ac>
 80042e4:	f1aa 0a02 	sub.w	sl, sl, #2
 80042e8:	fa5f fa8a 	uxtb.w	sl, sl
 80042ec:	3901      	subs	r1, #1
 80042ee:	4652      	mov	r2, sl
 80042f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80042f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80042f6:	f7ff ff26 	bl	8004146 <__exponent>
 80042fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80042fc:	1813      	adds	r3, r2, r0
 80042fe:	2a01      	cmp	r2, #1
 8004300:	4681      	mov	r9, r0
 8004302:	6123      	str	r3, [r4, #16]
 8004304:	dc02      	bgt.n	800430c <_printf_float+0x150>
 8004306:	6822      	ldr	r2, [r4, #0]
 8004308:	07d2      	lsls	r2, r2, #31
 800430a:	d501      	bpl.n	8004310 <_printf_float+0x154>
 800430c:	3301      	adds	r3, #1
 800430e:	6123      	str	r3, [r4, #16]
 8004310:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0a2      	beq.n	800425e <_printf_float+0xa2>
 8004318:	232d      	movs	r3, #45	@ 0x2d
 800431a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800431e:	e79e      	b.n	800425e <_printf_float+0xa2>
 8004320:	9a06      	ldr	r2, [sp, #24]
 8004322:	2a47      	cmp	r2, #71	@ 0x47
 8004324:	d1c2      	bne.n	80042ac <_printf_float+0xf0>
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1c0      	bne.n	80042ac <_printf_float+0xf0>
 800432a:	2301      	movs	r3, #1
 800432c:	e7bd      	b.n	80042aa <_printf_float+0xee>
 800432e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004332:	d9db      	bls.n	80042ec <_printf_float+0x130>
 8004334:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004338:	d118      	bne.n	800436c <_printf_float+0x1b0>
 800433a:	2900      	cmp	r1, #0
 800433c:	6863      	ldr	r3, [r4, #4]
 800433e:	dd0b      	ble.n	8004358 <_printf_float+0x19c>
 8004340:	6121      	str	r1, [r4, #16]
 8004342:	b913      	cbnz	r3, 800434a <_printf_float+0x18e>
 8004344:	6822      	ldr	r2, [r4, #0]
 8004346:	07d0      	lsls	r0, r2, #31
 8004348:	d502      	bpl.n	8004350 <_printf_float+0x194>
 800434a:	3301      	adds	r3, #1
 800434c:	440b      	add	r3, r1
 800434e:	6123      	str	r3, [r4, #16]
 8004350:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004352:	f04f 0900 	mov.w	r9, #0
 8004356:	e7db      	b.n	8004310 <_printf_float+0x154>
 8004358:	b913      	cbnz	r3, 8004360 <_printf_float+0x1a4>
 800435a:	6822      	ldr	r2, [r4, #0]
 800435c:	07d2      	lsls	r2, r2, #31
 800435e:	d501      	bpl.n	8004364 <_printf_float+0x1a8>
 8004360:	3302      	adds	r3, #2
 8004362:	e7f4      	b.n	800434e <_printf_float+0x192>
 8004364:	2301      	movs	r3, #1
 8004366:	e7f2      	b.n	800434e <_printf_float+0x192>
 8004368:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800436c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800436e:	4299      	cmp	r1, r3
 8004370:	db05      	blt.n	800437e <_printf_float+0x1c2>
 8004372:	6823      	ldr	r3, [r4, #0]
 8004374:	6121      	str	r1, [r4, #16]
 8004376:	07d8      	lsls	r0, r3, #31
 8004378:	d5ea      	bpl.n	8004350 <_printf_float+0x194>
 800437a:	1c4b      	adds	r3, r1, #1
 800437c:	e7e7      	b.n	800434e <_printf_float+0x192>
 800437e:	2900      	cmp	r1, #0
 8004380:	bfd4      	ite	le
 8004382:	f1c1 0202 	rsble	r2, r1, #2
 8004386:	2201      	movgt	r2, #1
 8004388:	4413      	add	r3, r2
 800438a:	e7e0      	b.n	800434e <_printf_float+0x192>
 800438c:	6823      	ldr	r3, [r4, #0]
 800438e:	055a      	lsls	r2, r3, #21
 8004390:	d407      	bmi.n	80043a2 <_printf_float+0x1e6>
 8004392:	6923      	ldr	r3, [r4, #16]
 8004394:	4642      	mov	r2, r8
 8004396:	4631      	mov	r1, r6
 8004398:	4628      	mov	r0, r5
 800439a:	47b8      	blx	r7
 800439c:	3001      	adds	r0, #1
 800439e:	d12b      	bne.n	80043f8 <_printf_float+0x23c>
 80043a0:	e767      	b.n	8004272 <_printf_float+0xb6>
 80043a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80043a6:	f240 80dd 	bls.w	8004564 <_printf_float+0x3a8>
 80043aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80043ae:	2200      	movs	r2, #0
 80043b0:	2300      	movs	r3, #0
 80043b2:	f7fc fb99 	bl	8000ae8 <__aeabi_dcmpeq>
 80043b6:	2800      	cmp	r0, #0
 80043b8:	d033      	beq.n	8004422 <_printf_float+0x266>
 80043ba:	4a37      	ldr	r2, [pc, #220]	@ (8004498 <_printf_float+0x2dc>)
 80043bc:	2301      	movs	r3, #1
 80043be:	4631      	mov	r1, r6
 80043c0:	4628      	mov	r0, r5
 80043c2:	47b8      	blx	r7
 80043c4:	3001      	adds	r0, #1
 80043c6:	f43f af54 	beq.w	8004272 <_printf_float+0xb6>
 80043ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80043ce:	4543      	cmp	r3, r8
 80043d0:	db02      	blt.n	80043d8 <_printf_float+0x21c>
 80043d2:	6823      	ldr	r3, [r4, #0]
 80043d4:	07d8      	lsls	r0, r3, #31
 80043d6:	d50f      	bpl.n	80043f8 <_printf_float+0x23c>
 80043d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80043dc:	4631      	mov	r1, r6
 80043de:	4628      	mov	r0, r5
 80043e0:	47b8      	blx	r7
 80043e2:	3001      	adds	r0, #1
 80043e4:	f43f af45 	beq.w	8004272 <_printf_float+0xb6>
 80043e8:	f04f 0900 	mov.w	r9, #0
 80043ec:	f108 38ff 	add.w	r8, r8, #4294967295
 80043f0:	f104 0a1a 	add.w	sl, r4, #26
 80043f4:	45c8      	cmp	r8, r9
 80043f6:	dc09      	bgt.n	800440c <_printf_float+0x250>
 80043f8:	6823      	ldr	r3, [r4, #0]
 80043fa:	079b      	lsls	r3, r3, #30
 80043fc:	f100 8103 	bmi.w	8004606 <_printf_float+0x44a>
 8004400:	68e0      	ldr	r0, [r4, #12]
 8004402:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004404:	4298      	cmp	r0, r3
 8004406:	bfb8      	it	lt
 8004408:	4618      	movlt	r0, r3
 800440a:	e734      	b.n	8004276 <_printf_float+0xba>
 800440c:	2301      	movs	r3, #1
 800440e:	4652      	mov	r2, sl
 8004410:	4631      	mov	r1, r6
 8004412:	4628      	mov	r0, r5
 8004414:	47b8      	blx	r7
 8004416:	3001      	adds	r0, #1
 8004418:	f43f af2b 	beq.w	8004272 <_printf_float+0xb6>
 800441c:	f109 0901 	add.w	r9, r9, #1
 8004420:	e7e8      	b.n	80043f4 <_printf_float+0x238>
 8004422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004424:	2b00      	cmp	r3, #0
 8004426:	dc39      	bgt.n	800449c <_printf_float+0x2e0>
 8004428:	4a1b      	ldr	r2, [pc, #108]	@ (8004498 <_printf_float+0x2dc>)
 800442a:	2301      	movs	r3, #1
 800442c:	4631      	mov	r1, r6
 800442e:	4628      	mov	r0, r5
 8004430:	47b8      	blx	r7
 8004432:	3001      	adds	r0, #1
 8004434:	f43f af1d 	beq.w	8004272 <_printf_float+0xb6>
 8004438:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800443c:	ea59 0303 	orrs.w	r3, r9, r3
 8004440:	d102      	bne.n	8004448 <_printf_float+0x28c>
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	07d9      	lsls	r1, r3, #31
 8004446:	d5d7      	bpl.n	80043f8 <_printf_float+0x23c>
 8004448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800444c:	4631      	mov	r1, r6
 800444e:	4628      	mov	r0, r5
 8004450:	47b8      	blx	r7
 8004452:	3001      	adds	r0, #1
 8004454:	f43f af0d 	beq.w	8004272 <_printf_float+0xb6>
 8004458:	f04f 0a00 	mov.w	sl, #0
 800445c:	f104 0b1a 	add.w	fp, r4, #26
 8004460:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004462:	425b      	negs	r3, r3
 8004464:	4553      	cmp	r3, sl
 8004466:	dc01      	bgt.n	800446c <_printf_float+0x2b0>
 8004468:	464b      	mov	r3, r9
 800446a:	e793      	b.n	8004394 <_printf_float+0x1d8>
 800446c:	2301      	movs	r3, #1
 800446e:	465a      	mov	r2, fp
 8004470:	4631      	mov	r1, r6
 8004472:	4628      	mov	r0, r5
 8004474:	47b8      	blx	r7
 8004476:	3001      	adds	r0, #1
 8004478:	f43f aefb 	beq.w	8004272 <_printf_float+0xb6>
 800447c:	f10a 0a01 	add.w	sl, sl, #1
 8004480:	e7ee      	b.n	8004460 <_printf_float+0x2a4>
 8004482:	bf00      	nop
 8004484:	7fefffff 	.word	0x7fefffff
 8004488:	08008904 	.word	0x08008904
 800448c:	08008900 	.word	0x08008900
 8004490:	0800890c 	.word	0x0800890c
 8004494:	08008908 	.word	0x08008908
 8004498:	08008910 	.word	0x08008910
 800449c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800449e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80044a2:	4553      	cmp	r3, sl
 80044a4:	bfa8      	it	ge
 80044a6:	4653      	movge	r3, sl
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	4699      	mov	r9, r3
 80044ac:	dc36      	bgt.n	800451c <_printf_float+0x360>
 80044ae:	f04f 0b00 	mov.w	fp, #0
 80044b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80044b6:	f104 021a 	add.w	r2, r4, #26
 80044ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80044bc:	9306      	str	r3, [sp, #24]
 80044be:	eba3 0309 	sub.w	r3, r3, r9
 80044c2:	455b      	cmp	r3, fp
 80044c4:	dc31      	bgt.n	800452a <_printf_float+0x36e>
 80044c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044c8:	459a      	cmp	sl, r3
 80044ca:	dc3a      	bgt.n	8004542 <_printf_float+0x386>
 80044cc:	6823      	ldr	r3, [r4, #0]
 80044ce:	07da      	lsls	r2, r3, #31
 80044d0:	d437      	bmi.n	8004542 <_printf_float+0x386>
 80044d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044d4:	ebaa 0903 	sub.w	r9, sl, r3
 80044d8:	9b06      	ldr	r3, [sp, #24]
 80044da:	ebaa 0303 	sub.w	r3, sl, r3
 80044de:	4599      	cmp	r9, r3
 80044e0:	bfa8      	it	ge
 80044e2:	4699      	movge	r9, r3
 80044e4:	f1b9 0f00 	cmp.w	r9, #0
 80044e8:	dc33      	bgt.n	8004552 <_printf_float+0x396>
 80044ea:	f04f 0800 	mov.w	r8, #0
 80044ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80044f2:	f104 0b1a 	add.w	fp, r4, #26
 80044f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044f8:	ebaa 0303 	sub.w	r3, sl, r3
 80044fc:	eba3 0309 	sub.w	r3, r3, r9
 8004500:	4543      	cmp	r3, r8
 8004502:	f77f af79 	ble.w	80043f8 <_printf_float+0x23c>
 8004506:	2301      	movs	r3, #1
 8004508:	465a      	mov	r2, fp
 800450a:	4631      	mov	r1, r6
 800450c:	4628      	mov	r0, r5
 800450e:	47b8      	blx	r7
 8004510:	3001      	adds	r0, #1
 8004512:	f43f aeae 	beq.w	8004272 <_printf_float+0xb6>
 8004516:	f108 0801 	add.w	r8, r8, #1
 800451a:	e7ec      	b.n	80044f6 <_printf_float+0x33a>
 800451c:	4642      	mov	r2, r8
 800451e:	4631      	mov	r1, r6
 8004520:	4628      	mov	r0, r5
 8004522:	47b8      	blx	r7
 8004524:	3001      	adds	r0, #1
 8004526:	d1c2      	bne.n	80044ae <_printf_float+0x2f2>
 8004528:	e6a3      	b.n	8004272 <_printf_float+0xb6>
 800452a:	2301      	movs	r3, #1
 800452c:	4631      	mov	r1, r6
 800452e:	4628      	mov	r0, r5
 8004530:	9206      	str	r2, [sp, #24]
 8004532:	47b8      	blx	r7
 8004534:	3001      	adds	r0, #1
 8004536:	f43f ae9c 	beq.w	8004272 <_printf_float+0xb6>
 800453a:	9a06      	ldr	r2, [sp, #24]
 800453c:	f10b 0b01 	add.w	fp, fp, #1
 8004540:	e7bb      	b.n	80044ba <_printf_float+0x2fe>
 8004542:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004546:	4631      	mov	r1, r6
 8004548:	4628      	mov	r0, r5
 800454a:	47b8      	blx	r7
 800454c:	3001      	adds	r0, #1
 800454e:	d1c0      	bne.n	80044d2 <_printf_float+0x316>
 8004550:	e68f      	b.n	8004272 <_printf_float+0xb6>
 8004552:	9a06      	ldr	r2, [sp, #24]
 8004554:	464b      	mov	r3, r9
 8004556:	4442      	add	r2, r8
 8004558:	4631      	mov	r1, r6
 800455a:	4628      	mov	r0, r5
 800455c:	47b8      	blx	r7
 800455e:	3001      	adds	r0, #1
 8004560:	d1c3      	bne.n	80044ea <_printf_float+0x32e>
 8004562:	e686      	b.n	8004272 <_printf_float+0xb6>
 8004564:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004568:	f1ba 0f01 	cmp.w	sl, #1
 800456c:	dc01      	bgt.n	8004572 <_printf_float+0x3b6>
 800456e:	07db      	lsls	r3, r3, #31
 8004570:	d536      	bpl.n	80045e0 <_printf_float+0x424>
 8004572:	2301      	movs	r3, #1
 8004574:	4642      	mov	r2, r8
 8004576:	4631      	mov	r1, r6
 8004578:	4628      	mov	r0, r5
 800457a:	47b8      	blx	r7
 800457c:	3001      	adds	r0, #1
 800457e:	f43f ae78 	beq.w	8004272 <_printf_float+0xb6>
 8004582:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004586:	4631      	mov	r1, r6
 8004588:	4628      	mov	r0, r5
 800458a:	47b8      	blx	r7
 800458c:	3001      	adds	r0, #1
 800458e:	f43f ae70 	beq.w	8004272 <_printf_float+0xb6>
 8004592:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004596:	2200      	movs	r2, #0
 8004598:	2300      	movs	r3, #0
 800459a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800459e:	f7fc faa3 	bl	8000ae8 <__aeabi_dcmpeq>
 80045a2:	b9c0      	cbnz	r0, 80045d6 <_printf_float+0x41a>
 80045a4:	4653      	mov	r3, sl
 80045a6:	f108 0201 	add.w	r2, r8, #1
 80045aa:	4631      	mov	r1, r6
 80045ac:	4628      	mov	r0, r5
 80045ae:	47b8      	blx	r7
 80045b0:	3001      	adds	r0, #1
 80045b2:	d10c      	bne.n	80045ce <_printf_float+0x412>
 80045b4:	e65d      	b.n	8004272 <_printf_float+0xb6>
 80045b6:	2301      	movs	r3, #1
 80045b8:	465a      	mov	r2, fp
 80045ba:	4631      	mov	r1, r6
 80045bc:	4628      	mov	r0, r5
 80045be:	47b8      	blx	r7
 80045c0:	3001      	adds	r0, #1
 80045c2:	f43f ae56 	beq.w	8004272 <_printf_float+0xb6>
 80045c6:	f108 0801 	add.w	r8, r8, #1
 80045ca:	45d0      	cmp	r8, sl
 80045cc:	dbf3      	blt.n	80045b6 <_printf_float+0x3fa>
 80045ce:	464b      	mov	r3, r9
 80045d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80045d4:	e6df      	b.n	8004396 <_printf_float+0x1da>
 80045d6:	f04f 0800 	mov.w	r8, #0
 80045da:	f104 0b1a 	add.w	fp, r4, #26
 80045de:	e7f4      	b.n	80045ca <_printf_float+0x40e>
 80045e0:	2301      	movs	r3, #1
 80045e2:	4642      	mov	r2, r8
 80045e4:	e7e1      	b.n	80045aa <_printf_float+0x3ee>
 80045e6:	2301      	movs	r3, #1
 80045e8:	464a      	mov	r2, r9
 80045ea:	4631      	mov	r1, r6
 80045ec:	4628      	mov	r0, r5
 80045ee:	47b8      	blx	r7
 80045f0:	3001      	adds	r0, #1
 80045f2:	f43f ae3e 	beq.w	8004272 <_printf_float+0xb6>
 80045f6:	f108 0801 	add.w	r8, r8, #1
 80045fa:	68e3      	ldr	r3, [r4, #12]
 80045fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80045fe:	1a5b      	subs	r3, r3, r1
 8004600:	4543      	cmp	r3, r8
 8004602:	dcf0      	bgt.n	80045e6 <_printf_float+0x42a>
 8004604:	e6fc      	b.n	8004400 <_printf_float+0x244>
 8004606:	f04f 0800 	mov.w	r8, #0
 800460a:	f104 0919 	add.w	r9, r4, #25
 800460e:	e7f4      	b.n	80045fa <_printf_float+0x43e>

08004610 <_printf_common>:
 8004610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004614:	4616      	mov	r6, r2
 8004616:	4698      	mov	r8, r3
 8004618:	688a      	ldr	r2, [r1, #8]
 800461a:	690b      	ldr	r3, [r1, #16]
 800461c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004620:	4293      	cmp	r3, r2
 8004622:	bfb8      	it	lt
 8004624:	4613      	movlt	r3, r2
 8004626:	6033      	str	r3, [r6, #0]
 8004628:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800462c:	4607      	mov	r7, r0
 800462e:	460c      	mov	r4, r1
 8004630:	b10a      	cbz	r2, 8004636 <_printf_common+0x26>
 8004632:	3301      	adds	r3, #1
 8004634:	6033      	str	r3, [r6, #0]
 8004636:	6823      	ldr	r3, [r4, #0]
 8004638:	0699      	lsls	r1, r3, #26
 800463a:	bf42      	ittt	mi
 800463c:	6833      	ldrmi	r3, [r6, #0]
 800463e:	3302      	addmi	r3, #2
 8004640:	6033      	strmi	r3, [r6, #0]
 8004642:	6825      	ldr	r5, [r4, #0]
 8004644:	f015 0506 	ands.w	r5, r5, #6
 8004648:	d106      	bne.n	8004658 <_printf_common+0x48>
 800464a:	f104 0a19 	add.w	sl, r4, #25
 800464e:	68e3      	ldr	r3, [r4, #12]
 8004650:	6832      	ldr	r2, [r6, #0]
 8004652:	1a9b      	subs	r3, r3, r2
 8004654:	42ab      	cmp	r3, r5
 8004656:	dc26      	bgt.n	80046a6 <_printf_common+0x96>
 8004658:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800465c:	6822      	ldr	r2, [r4, #0]
 800465e:	3b00      	subs	r3, #0
 8004660:	bf18      	it	ne
 8004662:	2301      	movne	r3, #1
 8004664:	0692      	lsls	r2, r2, #26
 8004666:	d42b      	bmi.n	80046c0 <_printf_common+0xb0>
 8004668:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800466c:	4641      	mov	r1, r8
 800466e:	4638      	mov	r0, r7
 8004670:	47c8      	blx	r9
 8004672:	3001      	adds	r0, #1
 8004674:	d01e      	beq.n	80046b4 <_printf_common+0xa4>
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	6922      	ldr	r2, [r4, #16]
 800467a:	f003 0306 	and.w	r3, r3, #6
 800467e:	2b04      	cmp	r3, #4
 8004680:	bf02      	ittt	eq
 8004682:	68e5      	ldreq	r5, [r4, #12]
 8004684:	6833      	ldreq	r3, [r6, #0]
 8004686:	1aed      	subeq	r5, r5, r3
 8004688:	68a3      	ldr	r3, [r4, #8]
 800468a:	bf0c      	ite	eq
 800468c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004690:	2500      	movne	r5, #0
 8004692:	4293      	cmp	r3, r2
 8004694:	bfc4      	itt	gt
 8004696:	1a9b      	subgt	r3, r3, r2
 8004698:	18ed      	addgt	r5, r5, r3
 800469a:	2600      	movs	r6, #0
 800469c:	341a      	adds	r4, #26
 800469e:	42b5      	cmp	r5, r6
 80046a0:	d11a      	bne.n	80046d8 <_printf_common+0xc8>
 80046a2:	2000      	movs	r0, #0
 80046a4:	e008      	b.n	80046b8 <_printf_common+0xa8>
 80046a6:	2301      	movs	r3, #1
 80046a8:	4652      	mov	r2, sl
 80046aa:	4641      	mov	r1, r8
 80046ac:	4638      	mov	r0, r7
 80046ae:	47c8      	blx	r9
 80046b0:	3001      	adds	r0, #1
 80046b2:	d103      	bne.n	80046bc <_printf_common+0xac>
 80046b4:	f04f 30ff 	mov.w	r0, #4294967295
 80046b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046bc:	3501      	adds	r5, #1
 80046be:	e7c6      	b.n	800464e <_printf_common+0x3e>
 80046c0:	18e1      	adds	r1, r4, r3
 80046c2:	1c5a      	adds	r2, r3, #1
 80046c4:	2030      	movs	r0, #48	@ 0x30
 80046c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80046ca:	4422      	add	r2, r4
 80046cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80046d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80046d4:	3302      	adds	r3, #2
 80046d6:	e7c7      	b.n	8004668 <_printf_common+0x58>
 80046d8:	2301      	movs	r3, #1
 80046da:	4622      	mov	r2, r4
 80046dc:	4641      	mov	r1, r8
 80046de:	4638      	mov	r0, r7
 80046e0:	47c8      	blx	r9
 80046e2:	3001      	adds	r0, #1
 80046e4:	d0e6      	beq.n	80046b4 <_printf_common+0xa4>
 80046e6:	3601      	adds	r6, #1
 80046e8:	e7d9      	b.n	800469e <_printf_common+0x8e>
	...

080046ec <_printf_i>:
 80046ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046f0:	7e0f      	ldrb	r7, [r1, #24]
 80046f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80046f4:	2f78      	cmp	r7, #120	@ 0x78
 80046f6:	4691      	mov	r9, r2
 80046f8:	4680      	mov	r8, r0
 80046fa:	460c      	mov	r4, r1
 80046fc:	469a      	mov	sl, r3
 80046fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004702:	d807      	bhi.n	8004714 <_printf_i+0x28>
 8004704:	2f62      	cmp	r7, #98	@ 0x62
 8004706:	d80a      	bhi.n	800471e <_printf_i+0x32>
 8004708:	2f00      	cmp	r7, #0
 800470a:	f000 80d1 	beq.w	80048b0 <_printf_i+0x1c4>
 800470e:	2f58      	cmp	r7, #88	@ 0x58
 8004710:	f000 80b8 	beq.w	8004884 <_printf_i+0x198>
 8004714:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004718:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800471c:	e03a      	b.n	8004794 <_printf_i+0xa8>
 800471e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004722:	2b15      	cmp	r3, #21
 8004724:	d8f6      	bhi.n	8004714 <_printf_i+0x28>
 8004726:	a101      	add	r1, pc, #4	@ (adr r1, 800472c <_printf_i+0x40>)
 8004728:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800472c:	08004785 	.word	0x08004785
 8004730:	08004799 	.word	0x08004799
 8004734:	08004715 	.word	0x08004715
 8004738:	08004715 	.word	0x08004715
 800473c:	08004715 	.word	0x08004715
 8004740:	08004715 	.word	0x08004715
 8004744:	08004799 	.word	0x08004799
 8004748:	08004715 	.word	0x08004715
 800474c:	08004715 	.word	0x08004715
 8004750:	08004715 	.word	0x08004715
 8004754:	08004715 	.word	0x08004715
 8004758:	08004897 	.word	0x08004897
 800475c:	080047c3 	.word	0x080047c3
 8004760:	08004851 	.word	0x08004851
 8004764:	08004715 	.word	0x08004715
 8004768:	08004715 	.word	0x08004715
 800476c:	080048b9 	.word	0x080048b9
 8004770:	08004715 	.word	0x08004715
 8004774:	080047c3 	.word	0x080047c3
 8004778:	08004715 	.word	0x08004715
 800477c:	08004715 	.word	0x08004715
 8004780:	08004859 	.word	0x08004859
 8004784:	6833      	ldr	r3, [r6, #0]
 8004786:	1d1a      	adds	r2, r3, #4
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	6032      	str	r2, [r6, #0]
 800478c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004790:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004794:	2301      	movs	r3, #1
 8004796:	e09c      	b.n	80048d2 <_printf_i+0x1e6>
 8004798:	6833      	ldr	r3, [r6, #0]
 800479a:	6820      	ldr	r0, [r4, #0]
 800479c:	1d19      	adds	r1, r3, #4
 800479e:	6031      	str	r1, [r6, #0]
 80047a0:	0606      	lsls	r6, r0, #24
 80047a2:	d501      	bpl.n	80047a8 <_printf_i+0xbc>
 80047a4:	681d      	ldr	r5, [r3, #0]
 80047a6:	e003      	b.n	80047b0 <_printf_i+0xc4>
 80047a8:	0645      	lsls	r5, r0, #25
 80047aa:	d5fb      	bpl.n	80047a4 <_printf_i+0xb8>
 80047ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80047b0:	2d00      	cmp	r5, #0
 80047b2:	da03      	bge.n	80047bc <_printf_i+0xd0>
 80047b4:	232d      	movs	r3, #45	@ 0x2d
 80047b6:	426d      	negs	r5, r5
 80047b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047bc:	4858      	ldr	r0, [pc, #352]	@ (8004920 <_printf_i+0x234>)
 80047be:	230a      	movs	r3, #10
 80047c0:	e011      	b.n	80047e6 <_printf_i+0xfa>
 80047c2:	6821      	ldr	r1, [r4, #0]
 80047c4:	6833      	ldr	r3, [r6, #0]
 80047c6:	0608      	lsls	r0, r1, #24
 80047c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80047cc:	d402      	bmi.n	80047d4 <_printf_i+0xe8>
 80047ce:	0649      	lsls	r1, r1, #25
 80047d0:	bf48      	it	mi
 80047d2:	b2ad      	uxthmi	r5, r5
 80047d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80047d6:	4852      	ldr	r0, [pc, #328]	@ (8004920 <_printf_i+0x234>)
 80047d8:	6033      	str	r3, [r6, #0]
 80047da:	bf14      	ite	ne
 80047dc:	230a      	movne	r3, #10
 80047de:	2308      	moveq	r3, #8
 80047e0:	2100      	movs	r1, #0
 80047e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80047e6:	6866      	ldr	r6, [r4, #4]
 80047e8:	60a6      	str	r6, [r4, #8]
 80047ea:	2e00      	cmp	r6, #0
 80047ec:	db05      	blt.n	80047fa <_printf_i+0x10e>
 80047ee:	6821      	ldr	r1, [r4, #0]
 80047f0:	432e      	orrs	r6, r5
 80047f2:	f021 0104 	bic.w	r1, r1, #4
 80047f6:	6021      	str	r1, [r4, #0]
 80047f8:	d04b      	beq.n	8004892 <_printf_i+0x1a6>
 80047fa:	4616      	mov	r6, r2
 80047fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8004800:	fb03 5711 	mls	r7, r3, r1, r5
 8004804:	5dc7      	ldrb	r7, [r0, r7]
 8004806:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800480a:	462f      	mov	r7, r5
 800480c:	42bb      	cmp	r3, r7
 800480e:	460d      	mov	r5, r1
 8004810:	d9f4      	bls.n	80047fc <_printf_i+0x110>
 8004812:	2b08      	cmp	r3, #8
 8004814:	d10b      	bne.n	800482e <_printf_i+0x142>
 8004816:	6823      	ldr	r3, [r4, #0]
 8004818:	07df      	lsls	r7, r3, #31
 800481a:	d508      	bpl.n	800482e <_printf_i+0x142>
 800481c:	6923      	ldr	r3, [r4, #16]
 800481e:	6861      	ldr	r1, [r4, #4]
 8004820:	4299      	cmp	r1, r3
 8004822:	bfde      	ittt	le
 8004824:	2330      	movle	r3, #48	@ 0x30
 8004826:	f806 3c01 	strble.w	r3, [r6, #-1]
 800482a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800482e:	1b92      	subs	r2, r2, r6
 8004830:	6122      	str	r2, [r4, #16]
 8004832:	f8cd a000 	str.w	sl, [sp]
 8004836:	464b      	mov	r3, r9
 8004838:	aa03      	add	r2, sp, #12
 800483a:	4621      	mov	r1, r4
 800483c:	4640      	mov	r0, r8
 800483e:	f7ff fee7 	bl	8004610 <_printf_common>
 8004842:	3001      	adds	r0, #1
 8004844:	d14a      	bne.n	80048dc <_printf_i+0x1f0>
 8004846:	f04f 30ff 	mov.w	r0, #4294967295
 800484a:	b004      	add	sp, #16
 800484c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004850:	6823      	ldr	r3, [r4, #0]
 8004852:	f043 0320 	orr.w	r3, r3, #32
 8004856:	6023      	str	r3, [r4, #0]
 8004858:	4832      	ldr	r0, [pc, #200]	@ (8004924 <_printf_i+0x238>)
 800485a:	2778      	movs	r7, #120	@ 0x78
 800485c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004860:	6823      	ldr	r3, [r4, #0]
 8004862:	6831      	ldr	r1, [r6, #0]
 8004864:	061f      	lsls	r7, r3, #24
 8004866:	f851 5b04 	ldr.w	r5, [r1], #4
 800486a:	d402      	bmi.n	8004872 <_printf_i+0x186>
 800486c:	065f      	lsls	r7, r3, #25
 800486e:	bf48      	it	mi
 8004870:	b2ad      	uxthmi	r5, r5
 8004872:	6031      	str	r1, [r6, #0]
 8004874:	07d9      	lsls	r1, r3, #31
 8004876:	bf44      	itt	mi
 8004878:	f043 0320 	orrmi.w	r3, r3, #32
 800487c:	6023      	strmi	r3, [r4, #0]
 800487e:	b11d      	cbz	r5, 8004888 <_printf_i+0x19c>
 8004880:	2310      	movs	r3, #16
 8004882:	e7ad      	b.n	80047e0 <_printf_i+0xf4>
 8004884:	4826      	ldr	r0, [pc, #152]	@ (8004920 <_printf_i+0x234>)
 8004886:	e7e9      	b.n	800485c <_printf_i+0x170>
 8004888:	6823      	ldr	r3, [r4, #0]
 800488a:	f023 0320 	bic.w	r3, r3, #32
 800488e:	6023      	str	r3, [r4, #0]
 8004890:	e7f6      	b.n	8004880 <_printf_i+0x194>
 8004892:	4616      	mov	r6, r2
 8004894:	e7bd      	b.n	8004812 <_printf_i+0x126>
 8004896:	6833      	ldr	r3, [r6, #0]
 8004898:	6825      	ldr	r5, [r4, #0]
 800489a:	6961      	ldr	r1, [r4, #20]
 800489c:	1d18      	adds	r0, r3, #4
 800489e:	6030      	str	r0, [r6, #0]
 80048a0:	062e      	lsls	r6, r5, #24
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	d501      	bpl.n	80048aa <_printf_i+0x1be>
 80048a6:	6019      	str	r1, [r3, #0]
 80048a8:	e002      	b.n	80048b0 <_printf_i+0x1c4>
 80048aa:	0668      	lsls	r0, r5, #25
 80048ac:	d5fb      	bpl.n	80048a6 <_printf_i+0x1ba>
 80048ae:	8019      	strh	r1, [r3, #0]
 80048b0:	2300      	movs	r3, #0
 80048b2:	6123      	str	r3, [r4, #16]
 80048b4:	4616      	mov	r6, r2
 80048b6:	e7bc      	b.n	8004832 <_printf_i+0x146>
 80048b8:	6833      	ldr	r3, [r6, #0]
 80048ba:	1d1a      	adds	r2, r3, #4
 80048bc:	6032      	str	r2, [r6, #0]
 80048be:	681e      	ldr	r6, [r3, #0]
 80048c0:	6862      	ldr	r2, [r4, #4]
 80048c2:	2100      	movs	r1, #0
 80048c4:	4630      	mov	r0, r6
 80048c6:	f7fb fc93 	bl	80001f0 <memchr>
 80048ca:	b108      	cbz	r0, 80048d0 <_printf_i+0x1e4>
 80048cc:	1b80      	subs	r0, r0, r6
 80048ce:	6060      	str	r0, [r4, #4]
 80048d0:	6863      	ldr	r3, [r4, #4]
 80048d2:	6123      	str	r3, [r4, #16]
 80048d4:	2300      	movs	r3, #0
 80048d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048da:	e7aa      	b.n	8004832 <_printf_i+0x146>
 80048dc:	6923      	ldr	r3, [r4, #16]
 80048de:	4632      	mov	r2, r6
 80048e0:	4649      	mov	r1, r9
 80048e2:	4640      	mov	r0, r8
 80048e4:	47d0      	blx	sl
 80048e6:	3001      	adds	r0, #1
 80048e8:	d0ad      	beq.n	8004846 <_printf_i+0x15a>
 80048ea:	6823      	ldr	r3, [r4, #0]
 80048ec:	079b      	lsls	r3, r3, #30
 80048ee:	d413      	bmi.n	8004918 <_printf_i+0x22c>
 80048f0:	68e0      	ldr	r0, [r4, #12]
 80048f2:	9b03      	ldr	r3, [sp, #12]
 80048f4:	4298      	cmp	r0, r3
 80048f6:	bfb8      	it	lt
 80048f8:	4618      	movlt	r0, r3
 80048fa:	e7a6      	b.n	800484a <_printf_i+0x15e>
 80048fc:	2301      	movs	r3, #1
 80048fe:	4632      	mov	r2, r6
 8004900:	4649      	mov	r1, r9
 8004902:	4640      	mov	r0, r8
 8004904:	47d0      	blx	sl
 8004906:	3001      	adds	r0, #1
 8004908:	d09d      	beq.n	8004846 <_printf_i+0x15a>
 800490a:	3501      	adds	r5, #1
 800490c:	68e3      	ldr	r3, [r4, #12]
 800490e:	9903      	ldr	r1, [sp, #12]
 8004910:	1a5b      	subs	r3, r3, r1
 8004912:	42ab      	cmp	r3, r5
 8004914:	dcf2      	bgt.n	80048fc <_printf_i+0x210>
 8004916:	e7eb      	b.n	80048f0 <_printf_i+0x204>
 8004918:	2500      	movs	r5, #0
 800491a:	f104 0619 	add.w	r6, r4, #25
 800491e:	e7f5      	b.n	800490c <_printf_i+0x220>
 8004920:	08008912 	.word	0x08008912
 8004924:	08008923 	.word	0x08008923

08004928 <_scanf_float>:
 8004928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800492c:	b087      	sub	sp, #28
 800492e:	4691      	mov	r9, r2
 8004930:	9303      	str	r3, [sp, #12]
 8004932:	688b      	ldr	r3, [r1, #8]
 8004934:	1e5a      	subs	r2, r3, #1
 8004936:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800493a:	bf81      	itttt	hi
 800493c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004940:	eb03 0b05 	addhi.w	fp, r3, r5
 8004944:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004948:	608b      	strhi	r3, [r1, #8]
 800494a:	680b      	ldr	r3, [r1, #0]
 800494c:	460a      	mov	r2, r1
 800494e:	f04f 0500 	mov.w	r5, #0
 8004952:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004956:	f842 3b1c 	str.w	r3, [r2], #28
 800495a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800495e:	4680      	mov	r8, r0
 8004960:	460c      	mov	r4, r1
 8004962:	bf98      	it	ls
 8004964:	f04f 0b00 	movls.w	fp, #0
 8004968:	9201      	str	r2, [sp, #4]
 800496a:	4616      	mov	r6, r2
 800496c:	46aa      	mov	sl, r5
 800496e:	462f      	mov	r7, r5
 8004970:	9502      	str	r5, [sp, #8]
 8004972:	68a2      	ldr	r2, [r4, #8]
 8004974:	b15a      	cbz	r2, 800498e <_scanf_float+0x66>
 8004976:	f8d9 3000 	ldr.w	r3, [r9]
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	2b4e      	cmp	r3, #78	@ 0x4e
 800497e:	d863      	bhi.n	8004a48 <_scanf_float+0x120>
 8004980:	2b40      	cmp	r3, #64	@ 0x40
 8004982:	d83b      	bhi.n	80049fc <_scanf_float+0xd4>
 8004984:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004988:	b2c8      	uxtb	r0, r1
 800498a:	280e      	cmp	r0, #14
 800498c:	d939      	bls.n	8004a02 <_scanf_float+0xda>
 800498e:	b11f      	cbz	r7, 8004998 <_scanf_float+0x70>
 8004990:	6823      	ldr	r3, [r4, #0]
 8004992:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004996:	6023      	str	r3, [r4, #0]
 8004998:	f10a 3aff 	add.w	sl, sl, #4294967295
 800499c:	f1ba 0f01 	cmp.w	sl, #1
 80049a0:	f200 8114 	bhi.w	8004bcc <_scanf_float+0x2a4>
 80049a4:	9b01      	ldr	r3, [sp, #4]
 80049a6:	429e      	cmp	r6, r3
 80049a8:	f200 8105 	bhi.w	8004bb6 <_scanf_float+0x28e>
 80049ac:	2001      	movs	r0, #1
 80049ae:	b007      	add	sp, #28
 80049b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049b4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80049b8:	2a0d      	cmp	r2, #13
 80049ba:	d8e8      	bhi.n	800498e <_scanf_float+0x66>
 80049bc:	a101      	add	r1, pc, #4	@ (adr r1, 80049c4 <_scanf_float+0x9c>)
 80049be:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80049c2:	bf00      	nop
 80049c4:	08004b0d 	.word	0x08004b0d
 80049c8:	0800498f 	.word	0x0800498f
 80049cc:	0800498f 	.word	0x0800498f
 80049d0:	0800498f 	.word	0x0800498f
 80049d4:	08004b69 	.word	0x08004b69
 80049d8:	08004b43 	.word	0x08004b43
 80049dc:	0800498f 	.word	0x0800498f
 80049e0:	0800498f 	.word	0x0800498f
 80049e4:	08004b1b 	.word	0x08004b1b
 80049e8:	0800498f 	.word	0x0800498f
 80049ec:	0800498f 	.word	0x0800498f
 80049f0:	0800498f 	.word	0x0800498f
 80049f4:	0800498f 	.word	0x0800498f
 80049f8:	08004ad7 	.word	0x08004ad7
 80049fc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004a00:	e7da      	b.n	80049b8 <_scanf_float+0x90>
 8004a02:	290e      	cmp	r1, #14
 8004a04:	d8c3      	bhi.n	800498e <_scanf_float+0x66>
 8004a06:	a001      	add	r0, pc, #4	@ (adr r0, 8004a0c <_scanf_float+0xe4>)
 8004a08:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004a0c:	08004ac7 	.word	0x08004ac7
 8004a10:	0800498f 	.word	0x0800498f
 8004a14:	08004ac7 	.word	0x08004ac7
 8004a18:	08004b57 	.word	0x08004b57
 8004a1c:	0800498f 	.word	0x0800498f
 8004a20:	08004a69 	.word	0x08004a69
 8004a24:	08004aad 	.word	0x08004aad
 8004a28:	08004aad 	.word	0x08004aad
 8004a2c:	08004aad 	.word	0x08004aad
 8004a30:	08004aad 	.word	0x08004aad
 8004a34:	08004aad 	.word	0x08004aad
 8004a38:	08004aad 	.word	0x08004aad
 8004a3c:	08004aad 	.word	0x08004aad
 8004a40:	08004aad 	.word	0x08004aad
 8004a44:	08004aad 	.word	0x08004aad
 8004a48:	2b6e      	cmp	r3, #110	@ 0x6e
 8004a4a:	d809      	bhi.n	8004a60 <_scanf_float+0x138>
 8004a4c:	2b60      	cmp	r3, #96	@ 0x60
 8004a4e:	d8b1      	bhi.n	80049b4 <_scanf_float+0x8c>
 8004a50:	2b54      	cmp	r3, #84	@ 0x54
 8004a52:	d07b      	beq.n	8004b4c <_scanf_float+0x224>
 8004a54:	2b59      	cmp	r3, #89	@ 0x59
 8004a56:	d19a      	bne.n	800498e <_scanf_float+0x66>
 8004a58:	2d07      	cmp	r5, #7
 8004a5a:	d198      	bne.n	800498e <_scanf_float+0x66>
 8004a5c:	2508      	movs	r5, #8
 8004a5e:	e02f      	b.n	8004ac0 <_scanf_float+0x198>
 8004a60:	2b74      	cmp	r3, #116	@ 0x74
 8004a62:	d073      	beq.n	8004b4c <_scanf_float+0x224>
 8004a64:	2b79      	cmp	r3, #121	@ 0x79
 8004a66:	e7f6      	b.n	8004a56 <_scanf_float+0x12e>
 8004a68:	6821      	ldr	r1, [r4, #0]
 8004a6a:	05c8      	lsls	r0, r1, #23
 8004a6c:	d51e      	bpl.n	8004aac <_scanf_float+0x184>
 8004a6e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004a72:	6021      	str	r1, [r4, #0]
 8004a74:	3701      	adds	r7, #1
 8004a76:	f1bb 0f00 	cmp.w	fp, #0
 8004a7a:	d003      	beq.n	8004a84 <_scanf_float+0x15c>
 8004a7c:	3201      	adds	r2, #1
 8004a7e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004a82:	60a2      	str	r2, [r4, #8]
 8004a84:	68a3      	ldr	r3, [r4, #8]
 8004a86:	3b01      	subs	r3, #1
 8004a88:	60a3      	str	r3, [r4, #8]
 8004a8a:	6923      	ldr	r3, [r4, #16]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	6123      	str	r3, [r4, #16]
 8004a90:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004a94:	3b01      	subs	r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f8c9 3004 	str.w	r3, [r9, #4]
 8004a9c:	f340 8082 	ble.w	8004ba4 <_scanf_float+0x27c>
 8004aa0:	f8d9 3000 	ldr.w	r3, [r9]
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	f8c9 3000 	str.w	r3, [r9]
 8004aaa:	e762      	b.n	8004972 <_scanf_float+0x4a>
 8004aac:	eb1a 0105 	adds.w	r1, sl, r5
 8004ab0:	f47f af6d 	bne.w	800498e <_scanf_float+0x66>
 8004ab4:	6822      	ldr	r2, [r4, #0]
 8004ab6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004aba:	6022      	str	r2, [r4, #0]
 8004abc:	460d      	mov	r5, r1
 8004abe:	468a      	mov	sl, r1
 8004ac0:	f806 3b01 	strb.w	r3, [r6], #1
 8004ac4:	e7de      	b.n	8004a84 <_scanf_float+0x15c>
 8004ac6:	6822      	ldr	r2, [r4, #0]
 8004ac8:	0610      	lsls	r0, r2, #24
 8004aca:	f57f af60 	bpl.w	800498e <_scanf_float+0x66>
 8004ace:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ad2:	6022      	str	r2, [r4, #0]
 8004ad4:	e7f4      	b.n	8004ac0 <_scanf_float+0x198>
 8004ad6:	f1ba 0f00 	cmp.w	sl, #0
 8004ada:	d10c      	bne.n	8004af6 <_scanf_float+0x1ce>
 8004adc:	b977      	cbnz	r7, 8004afc <_scanf_float+0x1d4>
 8004ade:	6822      	ldr	r2, [r4, #0]
 8004ae0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004ae4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004ae8:	d108      	bne.n	8004afc <_scanf_float+0x1d4>
 8004aea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004aee:	6022      	str	r2, [r4, #0]
 8004af0:	f04f 0a01 	mov.w	sl, #1
 8004af4:	e7e4      	b.n	8004ac0 <_scanf_float+0x198>
 8004af6:	f1ba 0f02 	cmp.w	sl, #2
 8004afa:	d050      	beq.n	8004b9e <_scanf_float+0x276>
 8004afc:	2d01      	cmp	r5, #1
 8004afe:	d002      	beq.n	8004b06 <_scanf_float+0x1de>
 8004b00:	2d04      	cmp	r5, #4
 8004b02:	f47f af44 	bne.w	800498e <_scanf_float+0x66>
 8004b06:	3501      	adds	r5, #1
 8004b08:	b2ed      	uxtb	r5, r5
 8004b0a:	e7d9      	b.n	8004ac0 <_scanf_float+0x198>
 8004b0c:	f1ba 0f01 	cmp.w	sl, #1
 8004b10:	f47f af3d 	bne.w	800498e <_scanf_float+0x66>
 8004b14:	f04f 0a02 	mov.w	sl, #2
 8004b18:	e7d2      	b.n	8004ac0 <_scanf_float+0x198>
 8004b1a:	b975      	cbnz	r5, 8004b3a <_scanf_float+0x212>
 8004b1c:	2f00      	cmp	r7, #0
 8004b1e:	f47f af37 	bne.w	8004990 <_scanf_float+0x68>
 8004b22:	6822      	ldr	r2, [r4, #0]
 8004b24:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004b28:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004b2c:	f040 8103 	bne.w	8004d36 <_scanf_float+0x40e>
 8004b30:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b34:	6022      	str	r2, [r4, #0]
 8004b36:	2501      	movs	r5, #1
 8004b38:	e7c2      	b.n	8004ac0 <_scanf_float+0x198>
 8004b3a:	2d03      	cmp	r5, #3
 8004b3c:	d0e3      	beq.n	8004b06 <_scanf_float+0x1de>
 8004b3e:	2d05      	cmp	r5, #5
 8004b40:	e7df      	b.n	8004b02 <_scanf_float+0x1da>
 8004b42:	2d02      	cmp	r5, #2
 8004b44:	f47f af23 	bne.w	800498e <_scanf_float+0x66>
 8004b48:	2503      	movs	r5, #3
 8004b4a:	e7b9      	b.n	8004ac0 <_scanf_float+0x198>
 8004b4c:	2d06      	cmp	r5, #6
 8004b4e:	f47f af1e 	bne.w	800498e <_scanf_float+0x66>
 8004b52:	2507      	movs	r5, #7
 8004b54:	e7b4      	b.n	8004ac0 <_scanf_float+0x198>
 8004b56:	6822      	ldr	r2, [r4, #0]
 8004b58:	0591      	lsls	r1, r2, #22
 8004b5a:	f57f af18 	bpl.w	800498e <_scanf_float+0x66>
 8004b5e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004b62:	6022      	str	r2, [r4, #0]
 8004b64:	9702      	str	r7, [sp, #8]
 8004b66:	e7ab      	b.n	8004ac0 <_scanf_float+0x198>
 8004b68:	6822      	ldr	r2, [r4, #0]
 8004b6a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004b6e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004b72:	d005      	beq.n	8004b80 <_scanf_float+0x258>
 8004b74:	0550      	lsls	r0, r2, #21
 8004b76:	f57f af0a 	bpl.w	800498e <_scanf_float+0x66>
 8004b7a:	2f00      	cmp	r7, #0
 8004b7c:	f000 80db 	beq.w	8004d36 <_scanf_float+0x40e>
 8004b80:	0591      	lsls	r1, r2, #22
 8004b82:	bf58      	it	pl
 8004b84:	9902      	ldrpl	r1, [sp, #8]
 8004b86:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b8a:	bf58      	it	pl
 8004b8c:	1a79      	subpl	r1, r7, r1
 8004b8e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004b92:	bf58      	it	pl
 8004b94:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004b98:	6022      	str	r2, [r4, #0]
 8004b9a:	2700      	movs	r7, #0
 8004b9c:	e790      	b.n	8004ac0 <_scanf_float+0x198>
 8004b9e:	f04f 0a03 	mov.w	sl, #3
 8004ba2:	e78d      	b.n	8004ac0 <_scanf_float+0x198>
 8004ba4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004ba8:	4649      	mov	r1, r9
 8004baa:	4640      	mov	r0, r8
 8004bac:	4798      	blx	r3
 8004bae:	2800      	cmp	r0, #0
 8004bb0:	f43f aedf 	beq.w	8004972 <_scanf_float+0x4a>
 8004bb4:	e6eb      	b.n	800498e <_scanf_float+0x66>
 8004bb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004bbe:	464a      	mov	r2, r9
 8004bc0:	4640      	mov	r0, r8
 8004bc2:	4798      	blx	r3
 8004bc4:	6923      	ldr	r3, [r4, #16]
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	6123      	str	r3, [r4, #16]
 8004bca:	e6eb      	b.n	80049a4 <_scanf_float+0x7c>
 8004bcc:	1e6b      	subs	r3, r5, #1
 8004bce:	2b06      	cmp	r3, #6
 8004bd0:	d824      	bhi.n	8004c1c <_scanf_float+0x2f4>
 8004bd2:	2d02      	cmp	r5, #2
 8004bd4:	d836      	bhi.n	8004c44 <_scanf_float+0x31c>
 8004bd6:	9b01      	ldr	r3, [sp, #4]
 8004bd8:	429e      	cmp	r6, r3
 8004bda:	f67f aee7 	bls.w	80049ac <_scanf_float+0x84>
 8004bde:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004be2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004be6:	464a      	mov	r2, r9
 8004be8:	4640      	mov	r0, r8
 8004bea:	4798      	blx	r3
 8004bec:	6923      	ldr	r3, [r4, #16]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	6123      	str	r3, [r4, #16]
 8004bf2:	e7f0      	b.n	8004bd6 <_scanf_float+0x2ae>
 8004bf4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bf8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004bfc:	464a      	mov	r2, r9
 8004bfe:	4640      	mov	r0, r8
 8004c00:	4798      	blx	r3
 8004c02:	6923      	ldr	r3, [r4, #16]
 8004c04:	3b01      	subs	r3, #1
 8004c06:	6123      	str	r3, [r4, #16]
 8004c08:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c0c:	fa5f fa8a 	uxtb.w	sl, sl
 8004c10:	f1ba 0f02 	cmp.w	sl, #2
 8004c14:	d1ee      	bne.n	8004bf4 <_scanf_float+0x2cc>
 8004c16:	3d03      	subs	r5, #3
 8004c18:	b2ed      	uxtb	r5, r5
 8004c1a:	1b76      	subs	r6, r6, r5
 8004c1c:	6823      	ldr	r3, [r4, #0]
 8004c1e:	05da      	lsls	r2, r3, #23
 8004c20:	d530      	bpl.n	8004c84 <_scanf_float+0x35c>
 8004c22:	055b      	lsls	r3, r3, #21
 8004c24:	d511      	bpl.n	8004c4a <_scanf_float+0x322>
 8004c26:	9b01      	ldr	r3, [sp, #4]
 8004c28:	429e      	cmp	r6, r3
 8004c2a:	f67f aebf 	bls.w	80049ac <_scanf_float+0x84>
 8004c2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c36:	464a      	mov	r2, r9
 8004c38:	4640      	mov	r0, r8
 8004c3a:	4798      	blx	r3
 8004c3c:	6923      	ldr	r3, [r4, #16]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	6123      	str	r3, [r4, #16]
 8004c42:	e7f0      	b.n	8004c26 <_scanf_float+0x2fe>
 8004c44:	46aa      	mov	sl, r5
 8004c46:	46b3      	mov	fp, r6
 8004c48:	e7de      	b.n	8004c08 <_scanf_float+0x2e0>
 8004c4a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004c4e:	6923      	ldr	r3, [r4, #16]
 8004c50:	2965      	cmp	r1, #101	@ 0x65
 8004c52:	f103 33ff 	add.w	r3, r3, #4294967295
 8004c56:	f106 35ff 	add.w	r5, r6, #4294967295
 8004c5a:	6123      	str	r3, [r4, #16]
 8004c5c:	d00c      	beq.n	8004c78 <_scanf_float+0x350>
 8004c5e:	2945      	cmp	r1, #69	@ 0x45
 8004c60:	d00a      	beq.n	8004c78 <_scanf_float+0x350>
 8004c62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c66:	464a      	mov	r2, r9
 8004c68:	4640      	mov	r0, r8
 8004c6a:	4798      	blx	r3
 8004c6c:	6923      	ldr	r3, [r4, #16]
 8004c6e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004c72:	3b01      	subs	r3, #1
 8004c74:	1eb5      	subs	r5, r6, #2
 8004c76:	6123      	str	r3, [r4, #16]
 8004c78:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c7c:	464a      	mov	r2, r9
 8004c7e:	4640      	mov	r0, r8
 8004c80:	4798      	blx	r3
 8004c82:	462e      	mov	r6, r5
 8004c84:	6822      	ldr	r2, [r4, #0]
 8004c86:	f012 0210 	ands.w	r2, r2, #16
 8004c8a:	d001      	beq.n	8004c90 <_scanf_float+0x368>
 8004c8c:	2000      	movs	r0, #0
 8004c8e:	e68e      	b.n	80049ae <_scanf_float+0x86>
 8004c90:	7032      	strb	r2, [r6, #0]
 8004c92:	6823      	ldr	r3, [r4, #0]
 8004c94:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c9c:	d125      	bne.n	8004cea <_scanf_float+0x3c2>
 8004c9e:	9b02      	ldr	r3, [sp, #8]
 8004ca0:	429f      	cmp	r7, r3
 8004ca2:	d00a      	beq.n	8004cba <_scanf_float+0x392>
 8004ca4:	1bda      	subs	r2, r3, r7
 8004ca6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004caa:	429e      	cmp	r6, r3
 8004cac:	bf28      	it	cs
 8004cae:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004cb2:	4922      	ldr	r1, [pc, #136]	@ (8004d3c <_scanf_float+0x414>)
 8004cb4:	4630      	mov	r0, r6
 8004cb6:	f000 f907 	bl	8004ec8 <siprintf>
 8004cba:	9901      	ldr	r1, [sp, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	4640      	mov	r0, r8
 8004cc0:	f002 fc2e 	bl	8007520 <_strtod_r>
 8004cc4:	9b03      	ldr	r3, [sp, #12]
 8004cc6:	6821      	ldr	r1, [r4, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f011 0f02 	tst.w	r1, #2
 8004cce:	ec57 6b10 	vmov	r6, r7, d0
 8004cd2:	f103 0204 	add.w	r2, r3, #4
 8004cd6:	d015      	beq.n	8004d04 <_scanf_float+0x3dc>
 8004cd8:	9903      	ldr	r1, [sp, #12]
 8004cda:	600a      	str	r2, [r1, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	e9c3 6700 	strd	r6, r7, [r3]
 8004ce2:	68e3      	ldr	r3, [r4, #12]
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	60e3      	str	r3, [r4, #12]
 8004ce8:	e7d0      	b.n	8004c8c <_scanf_float+0x364>
 8004cea:	9b04      	ldr	r3, [sp, #16]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0e4      	beq.n	8004cba <_scanf_float+0x392>
 8004cf0:	9905      	ldr	r1, [sp, #20]
 8004cf2:	230a      	movs	r3, #10
 8004cf4:	3101      	adds	r1, #1
 8004cf6:	4640      	mov	r0, r8
 8004cf8:	f002 fc92 	bl	8007620 <_strtol_r>
 8004cfc:	9b04      	ldr	r3, [sp, #16]
 8004cfe:	9e05      	ldr	r6, [sp, #20]
 8004d00:	1ac2      	subs	r2, r0, r3
 8004d02:	e7d0      	b.n	8004ca6 <_scanf_float+0x37e>
 8004d04:	f011 0f04 	tst.w	r1, #4
 8004d08:	9903      	ldr	r1, [sp, #12]
 8004d0a:	600a      	str	r2, [r1, #0]
 8004d0c:	d1e6      	bne.n	8004cdc <_scanf_float+0x3b4>
 8004d0e:	681d      	ldr	r5, [r3, #0]
 8004d10:	4632      	mov	r2, r6
 8004d12:	463b      	mov	r3, r7
 8004d14:	4630      	mov	r0, r6
 8004d16:	4639      	mov	r1, r7
 8004d18:	f7fb ff18 	bl	8000b4c <__aeabi_dcmpun>
 8004d1c:	b128      	cbz	r0, 8004d2a <_scanf_float+0x402>
 8004d1e:	4808      	ldr	r0, [pc, #32]	@ (8004d40 <_scanf_float+0x418>)
 8004d20:	f000 f9f4 	bl	800510c <nanf>
 8004d24:	ed85 0a00 	vstr	s0, [r5]
 8004d28:	e7db      	b.n	8004ce2 <_scanf_float+0x3ba>
 8004d2a:	4630      	mov	r0, r6
 8004d2c:	4639      	mov	r1, r7
 8004d2e:	f7fb ff6b 	bl	8000c08 <__aeabi_d2f>
 8004d32:	6028      	str	r0, [r5, #0]
 8004d34:	e7d5      	b.n	8004ce2 <_scanf_float+0x3ba>
 8004d36:	2700      	movs	r7, #0
 8004d38:	e62e      	b.n	8004998 <_scanf_float+0x70>
 8004d3a:	bf00      	nop
 8004d3c:	08008934 	.word	0x08008934
 8004d40:	08008a75 	.word	0x08008a75

08004d44 <std>:
 8004d44:	2300      	movs	r3, #0
 8004d46:	b510      	push	{r4, lr}
 8004d48:	4604      	mov	r4, r0
 8004d4a:	e9c0 3300 	strd	r3, r3, [r0]
 8004d4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d52:	6083      	str	r3, [r0, #8]
 8004d54:	8181      	strh	r1, [r0, #12]
 8004d56:	6643      	str	r3, [r0, #100]	@ 0x64
 8004d58:	81c2      	strh	r2, [r0, #14]
 8004d5a:	6183      	str	r3, [r0, #24]
 8004d5c:	4619      	mov	r1, r3
 8004d5e:	2208      	movs	r2, #8
 8004d60:	305c      	adds	r0, #92	@ 0x5c
 8004d62:	f000 f953 	bl	800500c <memset>
 8004d66:	4b0d      	ldr	r3, [pc, #52]	@ (8004d9c <std+0x58>)
 8004d68:	6263      	str	r3, [r4, #36]	@ 0x24
 8004d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004da0 <std+0x5c>)
 8004d6c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004da4 <std+0x60>)
 8004d70:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004d72:	4b0d      	ldr	r3, [pc, #52]	@ (8004da8 <std+0x64>)
 8004d74:	6323      	str	r3, [r4, #48]	@ 0x30
 8004d76:	4b0d      	ldr	r3, [pc, #52]	@ (8004dac <std+0x68>)
 8004d78:	6224      	str	r4, [r4, #32]
 8004d7a:	429c      	cmp	r4, r3
 8004d7c:	d006      	beq.n	8004d8c <std+0x48>
 8004d7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004d82:	4294      	cmp	r4, r2
 8004d84:	d002      	beq.n	8004d8c <std+0x48>
 8004d86:	33d0      	adds	r3, #208	@ 0xd0
 8004d88:	429c      	cmp	r4, r3
 8004d8a:	d105      	bne.n	8004d98 <std+0x54>
 8004d8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d94:	f000 b9b6 	b.w	8005104 <__retarget_lock_init_recursive>
 8004d98:	bd10      	pop	{r4, pc}
 8004d9a:	bf00      	nop
 8004d9c:	08004f0d 	.word	0x08004f0d
 8004da0:	08004f2f 	.word	0x08004f2f
 8004da4:	08004f67 	.word	0x08004f67
 8004da8:	08004f8b 	.word	0x08004f8b
 8004dac:	200003bc 	.word	0x200003bc

08004db0 <stdio_exit_handler>:
 8004db0:	4a02      	ldr	r2, [pc, #8]	@ (8004dbc <stdio_exit_handler+0xc>)
 8004db2:	4903      	ldr	r1, [pc, #12]	@ (8004dc0 <stdio_exit_handler+0x10>)
 8004db4:	4803      	ldr	r0, [pc, #12]	@ (8004dc4 <stdio_exit_handler+0x14>)
 8004db6:	f000 b869 	b.w	8004e8c <_fwalk_sglue>
 8004dba:	bf00      	nop
 8004dbc:	20000018 	.word	0x20000018
 8004dc0:	080079dd 	.word	0x080079dd
 8004dc4:	20000028 	.word	0x20000028

08004dc8 <cleanup_stdio>:
 8004dc8:	6841      	ldr	r1, [r0, #4]
 8004dca:	4b0c      	ldr	r3, [pc, #48]	@ (8004dfc <cleanup_stdio+0x34>)
 8004dcc:	4299      	cmp	r1, r3
 8004dce:	b510      	push	{r4, lr}
 8004dd0:	4604      	mov	r4, r0
 8004dd2:	d001      	beq.n	8004dd8 <cleanup_stdio+0x10>
 8004dd4:	f002 fe02 	bl	80079dc <_fflush_r>
 8004dd8:	68a1      	ldr	r1, [r4, #8]
 8004dda:	4b09      	ldr	r3, [pc, #36]	@ (8004e00 <cleanup_stdio+0x38>)
 8004ddc:	4299      	cmp	r1, r3
 8004dde:	d002      	beq.n	8004de6 <cleanup_stdio+0x1e>
 8004de0:	4620      	mov	r0, r4
 8004de2:	f002 fdfb 	bl	80079dc <_fflush_r>
 8004de6:	68e1      	ldr	r1, [r4, #12]
 8004de8:	4b06      	ldr	r3, [pc, #24]	@ (8004e04 <cleanup_stdio+0x3c>)
 8004dea:	4299      	cmp	r1, r3
 8004dec:	d004      	beq.n	8004df8 <cleanup_stdio+0x30>
 8004dee:	4620      	mov	r0, r4
 8004df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004df4:	f002 bdf2 	b.w	80079dc <_fflush_r>
 8004df8:	bd10      	pop	{r4, pc}
 8004dfa:	bf00      	nop
 8004dfc:	200003bc 	.word	0x200003bc
 8004e00:	20000424 	.word	0x20000424
 8004e04:	2000048c 	.word	0x2000048c

08004e08 <global_stdio_init.part.0>:
 8004e08:	b510      	push	{r4, lr}
 8004e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8004e38 <global_stdio_init.part.0+0x30>)
 8004e0c:	4c0b      	ldr	r4, [pc, #44]	@ (8004e3c <global_stdio_init.part.0+0x34>)
 8004e0e:	4a0c      	ldr	r2, [pc, #48]	@ (8004e40 <global_stdio_init.part.0+0x38>)
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	4620      	mov	r0, r4
 8004e14:	2200      	movs	r2, #0
 8004e16:	2104      	movs	r1, #4
 8004e18:	f7ff ff94 	bl	8004d44 <std>
 8004e1c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004e20:	2201      	movs	r2, #1
 8004e22:	2109      	movs	r1, #9
 8004e24:	f7ff ff8e 	bl	8004d44 <std>
 8004e28:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004e2c:	2202      	movs	r2, #2
 8004e2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e32:	2112      	movs	r1, #18
 8004e34:	f7ff bf86 	b.w	8004d44 <std>
 8004e38:	200004f4 	.word	0x200004f4
 8004e3c:	200003bc 	.word	0x200003bc
 8004e40:	08004db1 	.word	0x08004db1

08004e44 <__sfp_lock_acquire>:
 8004e44:	4801      	ldr	r0, [pc, #4]	@ (8004e4c <__sfp_lock_acquire+0x8>)
 8004e46:	f000 b95e 	b.w	8005106 <__retarget_lock_acquire_recursive>
 8004e4a:	bf00      	nop
 8004e4c:	200004fd 	.word	0x200004fd

08004e50 <__sfp_lock_release>:
 8004e50:	4801      	ldr	r0, [pc, #4]	@ (8004e58 <__sfp_lock_release+0x8>)
 8004e52:	f000 b959 	b.w	8005108 <__retarget_lock_release_recursive>
 8004e56:	bf00      	nop
 8004e58:	200004fd 	.word	0x200004fd

08004e5c <__sinit>:
 8004e5c:	b510      	push	{r4, lr}
 8004e5e:	4604      	mov	r4, r0
 8004e60:	f7ff fff0 	bl	8004e44 <__sfp_lock_acquire>
 8004e64:	6a23      	ldr	r3, [r4, #32]
 8004e66:	b11b      	cbz	r3, 8004e70 <__sinit+0x14>
 8004e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e6c:	f7ff bff0 	b.w	8004e50 <__sfp_lock_release>
 8004e70:	4b04      	ldr	r3, [pc, #16]	@ (8004e84 <__sinit+0x28>)
 8004e72:	6223      	str	r3, [r4, #32]
 8004e74:	4b04      	ldr	r3, [pc, #16]	@ (8004e88 <__sinit+0x2c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1f5      	bne.n	8004e68 <__sinit+0xc>
 8004e7c:	f7ff ffc4 	bl	8004e08 <global_stdio_init.part.0>
 8004e80:	e7f2      	b.n	8004e68 <__sinit+0xc>
 8004e82:	bf00      	nop
 8004e84:	08004dc9 	.word	0x08004dc9
 8004e88:	200004f4 	.word	0x200004f4

08004e8c <_fwalk_sglue>:
 8004e8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e90:	4607      	mov	r7, r0
 8004e92:	4688      	mov	r8, r1
 8004e94:	4614      	mov	r4, r2
 8004e96:	2600      	movs	r6, #0
 8004e98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e9c:	f1b9 0901 	subs.w	r9, r9, #1
 8004ea0:	d505      	bpl.n	8004eae <_fwalk_sglue+0x22>
 8004ea2:	6824      	ldr	r4, [r4, #0]
 8004ea4:	2c00      	cmp	r4, #0
 8004ea6:	d1f7      	bne.n	8004e98 <_fwalk_sglue+0xc>
 8004ea8:	4630      	mov	r0, r6
 8004eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004eae:	89ab      	ldrh	r3, [r5, #12]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d907      	bls.n	8004ec4 <_fwalk_sglue+0x38>
 8004eb4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	d003      	beq.n	8004ec4 <_fwalk_sglue+0x38>
 8004ebc:	4629      	mov	r1, r5
 8004ebe:	4638      	mov	r0, r7
 8004ec0:	47c0      	blx	r8
 8004ec2:	4306      	orrs	r6, r0
 8004ec4:	3568      	adds	r5, #104	@ 0x68
 8004ec6:	e7e9      	b.n	8004e9c <_fwalk_sglue+0x10>

08004ec8 <siprintf>:
 8004ec8:	b40e      	push	{r1, r2, r3}
 8004eca:	b510      	push	{r4, lr}
 8004ecc:	b09d      	sub	sp, #116	@ 0x74
 8004ece:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004ed0:	9002      	str	r0, [sp, #8]
 8004ed2:	9006      	str	r0, [sp, #24]
 8004ed4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004ed8:	480a      	ldr	r0, [pc, #40]	@ (8004f04 <siprintf+0x3c>)
 8004eda:	9107      	str	r1, [sp, #28]
 8004edc:	9104      	str	r1, [sp, #16]
 8004ede:	490a      	ldr	r1, [pc, #40]	@ (8004f08 <siprintf+0x40>)
 8004ee0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ee4:	9105      	str	r1, [sp, #20]
 8004ee6:	2400      	movs	r4, #0
 8004ee8:	a902      	add	r1, sp, #8
 8004eea:	6800      	ldr	r0, [r0, #0]
 8004eec:	9301      	str	r3, [sp, #4]
 8004eee:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004ef0:	f002 fbf4 	bl	80076dc <_svfiprintf_r>
 8004ef4:	9b02      	ldr	r3, [sp, #8]
 8004ef6:	701c      	strb	r4, [r3, #0]
 8004ef8:	b01d      	add	sp, #116	@ 0x74
 8004efa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004efe:	b003      	add	sp, #12
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	20000024 	.word	0x20000024
 8004f08:	ffff0208 	.word	0xffff0208

08004f0c <__sread>:
 8004f0c:	b510      	push	{r4, lr}
 8004f0e:	460c      	mov	r4, r1
 8004f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f14:	f000 f8a8 	bl	8005068 <_read_r>
 8004f18:	2800      	cmp	r0, #0
 8004f1a:	bfab      	itete	ge
 8004f1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004f1e:	89a3      	ldrhlt	r3, [r4, #12]
 8004f20:	181b      	addge	r3, r3, r0
 8004f22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004f26:	bfac      	ite	ge
 8004f28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004f2a:	81a3      	strhlt	r3, [r4, #12]
 8004f2c:	bd10      	pop	{r4, pc}

08004f2e <__swrite>:
 8004f2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f32:	461f      	mov	r7, r3
 8004f34:	898b      	ldrh	r3, [r1, #12]
 8004f36:	05db      	lsls	r3, r3, #23
 8004f38:	4605      	mov	r5, r0
 8004f3a:	460c      	mov	r4, r1
 8004f3c:	4616      	mov	r6, r2
 8004f3e:	d505      	bpl.n	8004f4c <__swrite+0x1e>
 8004f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f44:	2302      	movs	r3, #2
 8004f46:	2200      	movs	r2, #0
 8004f48:	f000 f87c 	bl	8005044 <_lseek_r>
 8004f4c:	89a3      	ldrh	r3, [r4, #12]
 8004f4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f56:	81a3      	strh	r3, [r4, #12]
 8004f58:	4632      	mov	r2, r6
 8004f5a:	463b      	mov	r3, r7
 8004f5c:	4628      	mov	r0, r5
 8004f5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f62:	f000 b893 	b.w	800508c <_write_r>

08004f66 <__sseek>:
 8004f66:	b510      	push	{r4, lr}
 8004f68:	460c      	mov	r4, r1
 8004f6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f6e:	f000 f869 	bl	8005044 <_lseek_r>
 8004f72:	1c43      	adds	r3, r0, #1
 8004f74:	89a3      	ldrh	r3, [r4, #12]
 8004f76:	bf15      	itete	ne
 8004f78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004f7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004f7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004f82:	81a3      	strheq	r3, [r4, #12]
 8004f84:	bf18      	it	ne
 8004f86:	81a3      	strhne	r3, [r4, #12]
 8004f88:	bd10      	pop	{r4, pc}

08004f8a <__sclose>:
 8004f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f8e:	f000 b849 	b.w	8005024 <_close_r>

08004f92 <_vsniprintf_r>:
 8004f92:	b530      	push	{r4, r5, lr}
 8004f94:	4614      	mov	r4, r2
 8004f96:	2c00      	cmp	r4, #0
 8004f98:	b09b      	sub	sp, #108	@ 0x6c
 8004f9a:	4605      	mov	r5, r0
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	da05      	bge.n	8004fac <_vsniprintf_r+0x1a>
 8004fa0:	238b      	movs	r3, #139	@ 0x8b
 8004fa2:	6003      	str	r3, [r0, #0]
 8004fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa8:	b01b      	add	sp, #108	@ 0x6c
 8004faa:	bd30      	pop	{r4, r5, pc}
 8004fac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004fb0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004fb4:	f04f 0300 	mov.w	r3, #0
 8004fb8:	9319      	str	r3, [sp, #100]	@ 0x64
 8004fba:	bf14      	ite	ne
 8004fbc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004fc0:	4623      	moveq	r3, r4
 8004fc2:	9302      	str	r3, [sp, #8]
 8004fc4:	9305      	str	r3, [sp, #20]
 8004fc6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004fca:	9100      	str	r1, [sp, #0]
 8004fcc:	9104      	str	r1, [sp, #16]
 8004fce:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004fd2:	4669      	mov	r1, sp
 8004fd4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8004fd6:	f002 fb81 	bl	80076dc <_svfiprintf_r>
 8004fda:	1c43      	adds	r3, r0, #1
 8004fdc:	bfbc      	itt	lt
 8004fde:	238b      	movlt	r3, #139	@ 0x8b
 8004fe0:	602b      	strlt	r3, [r5, #0]
 8004fe2:	2c00      	cmp	r4, #0
 8004fe4:	d0e0      	beq.n	8004fa8 <_vsniprintf_r+0x16>
 8004fe6:	9b00      	ldr	r3, [sp, #0]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	701a      	strb	r2, [r3, #0]
 8004fec:	e7dc      	b.n	8004fa8 <_vsniprintf_r+0x16>
	...

08004ff0 <vsniprintf>:
 8004ff0:	b507      	push	{r0, r1, r2, lr}
 8004ff2:	9300      	str	r3, [sp, #0]
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	460a      	mov	r2, r1
 8004ff8:	4601      	mov	r1, r0
 8004ffa:	4803      	ldr	r0, [pc, #12]	@ (8005008 <vsniprintf+0x18>)
 8004ffc:	6800      	ldr	r0, [r0, #0]
 8004ffe:	f7ff ffc8 	bl	8004f92 <_vsniprintf_r>
 8005002:	b003      	add	sp, #12
 8005004:	f85d fb04 	ldr.w	pc, [sp], #4
 8005008:	20000024 	.word	0x20000024

0800500c <memset>:
 800500c:	4402      	add	r2, r0
 800500e:	4603      	mov	r3, r0
 8005010:	4293      	cmp	r3, r2
 8005012:	d100      	bne.n	8005016 <memset+0xa>
 8005014:	4770      	bx	lr
 8005016:	f803 1b01 	strb.w	r1, [r3], #1
 800501a:	e7f9      	b.n	8005010 <memset+0x4>

0800501c <_localeconv_r>:
 800501c:	4800      	ldr	r0, [pc, #0]	@ (8005020 <_localeconv_r+0x4>)
 800501e:	4770      	bx	lr
 8005020:	20000164 	.word	0x20000164

08005024 <_close_r>:
 8005024:	b538      	push	{r3, r4, r5, lr}
 8005026:	4d06      	ldr	r5, [pc, #24]	@ (8005040 <_close_r+0x1c>)
 8005028:	2300      	movs	r3, #0
 800502a:	4604      	mov	r4, r0
 800502c:	4608      	mov	r0, r1
 800502e:	602b      	str	r3, [r5, #0]
 8005030:	f7fd f85a 	bl	80020e8 <_close>
 8005034:	1c43      	adds	r3, r0, #1
 8005036:	d102      	bne.n	800503e <_close_r+0x1a>
 8005038:	682b      	ldr	r3, [r5, #0]
 800503a:	b103      	cbz	r3, 800503e <_close_r+0x1a>
 800503c:	6023      	str	r3, [r4, #0]
 800503e:	bd38      	pop	{r3, r4, r5, pc}
 8005040:	200004f8 	.word	0x200004f8

08005044 <_lseek_r>:
 8005044:	b538      	push	{r3, r4, r5, lr}
 8005046:	4d07      	ldr	r5, [pc, #28]	@ (8005064 <_lseek_r+0x20>)
 8005048:	4604      	mov	r4, r0
 800504a:	4608      	mov	r0, r1
 800504c:	4611      	mov	r1, r2
 800504e:	2200      	movs	r2, #0
 8005050:	602a      	str	r2, [r5, #0]
 8005052:	461a      	mov	r2, r3
 8005054:	f7fd f86f 	bl	8002136 <_lseek>
 8005058:	1c43      	adds	r3, r0, #1
 800505a:	d102      	bne.n	8005062 <_lseek_r+0x1e>
 800505c:	682b      	ldr	r3, [r5, #0]
 800505e:	b103      	cbz	r3, 8005062 <_lseek_r+0x1e>
 8005060:	6023      	str	r3, [r4, #0]
 8005062:	bd38      	pop	{r3, r4, r5, pc}
 8005064:	200004f8 	.word	0x200004f8

08005068 <_read_r>:
 8005068:	b538      	push	{r3, r4, r5, lr}
 800506a:	4d07      	ldr	r5, [pc, #28]	@ (8005088 <_read_r+0x20>)
 800506c:	4604      	mov	r4, r0
 800506e:	4608      	mov	r0, r1
 8005070:	4611      	mov	r1, r2
 8005072:	2200      	movs	r2, #0
 8005074:	602a      	str	r2, [r5, #0]
 8005076:	461a      	mov	r2, r3
 8005078:	f7fc fffd 	bl	8002076 <_read>
 800507c:	1c43      	adds	r3, r0, #1
 800507e:	d102      	bne.n	8005086 <_read_r+0x1e>
 8005080:	682b      	ldr	r3, [r5, #0]
 8005082:	b103      	cbz	r3, 8005086 <_read_r+0x1e>
 8005084:	6023      	str	r3, [r4, #0]
 8005086:	bd38      	pop	{r3, r4, r5, pc}
 8005088:	200004f8 	.word	0x200004f8

0800508c <_write_r>:
 800508c:	b538      	push	{r3, r4, r5, lr}
 800508e:	4d07      	ldr	r5, [pc, #28]	@ (80050ac <_write_r+0x20>)
 8005090:	4604      	mov	r4, r0
 8005092:	4608      	mov	r0, r1
 8005094:	4611      	mov	r1, r2
 8005096:	2200      	movs	r2, #0
 8005098:	602a      	str	r2, [r5, #0]
 800509a:	461a      	mov	r2, r3
 800509c:	f7fd f808 	bl	80020b0 <_write>
 80050a0:	1c43      	adds	r3, r0, #1
 80050a2:	d102      	bne.n	80050aa <_write_r+0x1e>
 80050a4:	682b      	ldr	r3, [r5, #0]
 80050a6:	b103      	cbz	r3, 80050aa <_write_r+0x1e>
 80050a8:	6023      	str	r3, [r4, #0]
 80050aa:	bd38      	pop	{r3, r4, r5, pc}
 80050ac:	200004f8 	.word	0x200004f8

080050b0 <__errno>:
 80050b0:	4b01      	ldr	r3, [pc, #4]	@ (80050b8 <__errno+0x8>)
 80050b2:	6818      	ldr	r0, [r3, #0]
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	20000024 	.word	0x20000024

080050bc <__libc_init_array>:
 80050bc:	b570      	push	{r4, r5, r6, lr}
 80050be:	4d0d      	ldr	r5, [pc, #52]	@ (80050f4 <__libc_init_array+0x38>)
 80050c0:	4c0d      	ldr	r4, [pc, #52]	@ (80050f8 <__libc_init_array+0x3c>)
 80050c2:	1b64      	subs	r4, r4, r5
 80050c4:	10a4      	asrs	r4, r4, #2
 80050c6:	2600      	movs	r6, #0
 80050c8:	42a6      	cmp	r6, r4
 80050ca:	d109      	bne.n	80050e0 <__libc_init_array+0x24>
 80050cc:	4d0b      	ldr	r5, [pc, #44]	@ (80050fc <__libc_init_array+0x40>)
 80050ce:	4c0c      	ldr	r4, [pc, #48]	@ (8005100 <__libc_init_array+0x44>)
 80050d0:	f003 fb74 	bl	80087bc <_init>
 80050d4:	1b64      	subs	r4, r4, r5
 80050d6:	10a4      	asrs	r4, r4, #2
 80050d8:	2600      	movs	r6, #0
 80050da:	42a6      	cmp	r6, r4
 80050dc:	d105      	bne.n	80050ea <__libc_init_array+0x2e>
 80050de:	bd70      	pop	{r4, r5, r6, pc}
 80050e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80050e4:	4798      	blx	r3
 80050e6:	3601      	adds	r6, #1
 80050e8:	e7ee      	b.n	80050c8 <__libc_init_array+0xc>
 80050ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80050ee:	4798      	blx	r3
 80050f0:	3601      	adds	r6, #1
 80050f2:	e7f2      	b.n	80050da <__libc_init_array+0x1e>
 80050f4:	08008d34 	.word	0x08008d34
 80050f8:	08008d34 	.word	0x08008d34
 80050fc:	08008d34 	.word	0x08008d34
 8005100:	08008d38 	.word	0x08008d38

08005104 <__retarget_lock_init_recursive>:
 8005104:	4770      	bx	lr

08005106 <__retarget_lock_acquire_recursive>:
 8005106:	4770      	bx	lr

08005108 <__retarget_lock_release_recursive>:
 8005108:	4770      	bx	lr
	...

0800510c <nanf>:
 800510c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005114 <nanf+0x8>
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	7fc00000 	.word	0x7fc00000

08005118 <quorem>:
 8005118:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800511c:	6903      	ldr	r3, [r0, #16]
 800511e:	690c      	ldr	r4, [r1, #16]
 8005120:	42a3      	cmp	r3, r4
 8005122:	4607      	mov	r7, r0
 8005124:	db7e      	blt.n	8005224 <quorem+0x10c>
 8005126:	3c01      	subs	r4, #1
 8005128:	f101 0814 	add.w	r8, r1, #20
 800512c:	00a3      	lsls	r3, r4, #2
 800512e:	f100 0514 	add.w	r5, r0, #20
 8005132:	9300      	str	r3, [sp, #0]
 8005134:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005138:	9301      	str	r3, [sp, #4]
 800513a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800513e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005142:	3301      	adds	r3, #1
 8005144:	429a      	cmp	r2, r3
 8005146:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800514a:	fbb2 f6f3 	udiv	r6, r2, r3
 800514e:	d32e      	bcc.n	80051ae <quorem+0x96>
 8005150:	f04f 0a00 	mov.w	sl, #0
 8005154:	46c4      	mov	ip, r8
 8005156:	46ae      	mov	lr, r5
 8005158:	46d3      	mov	fp, sl
 800515a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800515e:	b298      	uxth	r0, r3
 8005160:	fb06 a000 	mla	r0, r6, r0, sl
 8005164:	0c02      	lsrs	r2, r0, #16
 8005166:	0c1b      	lsrs	r3, r3, #16
 8005168:	fb06 2303 	mla	r3, r6, r3, r2
 800516c:	f8de 2000 	ldr.w	r2, [lr]
 8005170:	b280      	uxth	r0, r0
 8005172:	b292      	uxth	r2, r2
 8005174:	1a12      	subs	r2, r2, r0
 8005176:	445a      	add	r2, fp
 8005178:	f8de 0000 	ldr.w	r0, [lr]
 800517c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005180:	b29b      	uxth	r3, r3
 8005182:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005186:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800518a:	b292      	uxth	r2, r2
 800518c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005190:	45e1      	cmp	r9, ip
 8005192:	f84e 2b04 	str.w	r2, [lr], #4
 8005196:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800519a:	d2de      	bcs.n	800515a <quorem+0x42>
 800519c:	9b00      	ldr	r3, [sp, #0]
 800519e:	58eb      	ldr	r3, [r5, r3]
 80051a0:	b92b      	cbnz	r3, 80051ae <quorem+0x96>
 80051a2:	9b01      	ldr	r3, [sp, #4]
 80051a4:	3b04      	subs	r3, #4
 80051a6:	429d      	cmp	r5, r3
 80051a8:	461a      	mov	r2, r3
 80051aa:	d32f      	bcc.n	800520c <quorem+0xf4>
 80051ac:	613c      	str	r4, [r7, #16]
 80051ae:	4638      	mov	r0, r7
 80051b0:	f001 f9c6 	bl	8006540 <__mcmp>
 80051b4:	2800      	cmp	r0, #0
 80051b6:	db25      	blt.n	8005204 <quorem+0xec>
 80051b8:	4629      	mov	r1, r5
 80051ba:	2000      	movs	r0, #0
 80051bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80051c0:	f8d1 c000 	ldr.w	ip, [r1]
 80051c4:	fa1f fe82 	uxth.w	lr, r2
 80051c8:	fa1f f38c 	uxth.w	r3, ip
 80051cc:	eba3 030e 	sub.w	r3, r3, lr
 80051d0:	4403      	add	r3, r0
 80051d2:	0c12      	lsrs	r2, r2, #16
 80051d4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80051d8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80051dc:	b29b      	uxth	r3, r3
 80051de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051e2:	45c1      	cmp	r9, r8
 80051e4:	f841 3b04 	str.w	r3, [r1], #4
 80051e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80051ec:	d2e6      	bcs.n	80051bc <quorem+0xa4>
 80051ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051f6:	b922      	cbnz	r2, 8005202 <quorem+0xea>
 80051f8:	3b04      	subs	r3, #4
 80051fa:	429d      	cmp	r5, r3
 80051fc:	461a      	mov	r2, r3
 80051fe:	d30b      	bcc.n	8005218 <quorem+0x100>
 8005200:	613c      	str	r4, [r7, #16]
 8005202:	3601      	adds	r6, #1
 8005204:	4630      	mov	r0, r6
 8005206:	b003      	add	sp, #12
 8005208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800520c:	6812      	ldr	r2, [r2, #0]
 800520e:	3b04      	subs	r3, #4
 8005210:	2a00      	cmp	r2, #0
 8005212:	d1cb      	bne.n	80051ac <quorem+0x94>
 8005214:	3c01      	subs	r4, #1
 8005216:	e7c6      	b.n	80051a6 <quorem+0x8e>
 8005218:	6812      	ldr	r2, [r2, #0]
 800521a:	3b04      	subs	r3, #4
 800521c:	2a00      	cmp	r2, #0
 800521e:	d1ef      	bne.n	8005200 <quorem+0xe8>
 8005220:	3c01      	subs	r4, #1
 8005222:	e7ea      	b.n	80051fa <quorem+0xe2>
 8005224:	2000      	movs	r0, #0
 8005226:	e7ee      	b.n	8005206 <quorem+0xee>

08005228 <_dtoa_r>:
 8005228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	69c7      	ldr	r7, [r0, #28]
 800522e:	b097      	sub	sp, #92	@ 0x5c
 8005230:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005234:	ec55 4b10 	vmov	r4, r5, d0
 8005238:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800523a:	9107      	str	r1, [sp, #28]
 800523c:	4681      	mov	r9, r0
 800523e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005240:	9311      	str	r3, [sp, #68]	@ 0x44
 8005242:	b97f      	cbnz	r7, 8005264 <_dtoa_r+0x3c>
 8005244:	2010      	movs	r0, #16
 8005246:	f000 fe09 	bl	8005e5c <malloc>
 800524a:	4602      	mov	r2, r0
 800524c:	f8c9 001c 	str.w	r0, [r9, #28]
 8005250:	b920      	cbnz	r0, 800525c <_dtoa_r+0x34>
 8005252:	4ba9      	ldr	r3, [pc, #676]	@ (80054f8 <_dtoa_r+0x2d0>)
 8005254:	21ef      	movs	r1, #239	@ 0xef
 8005256:	48a9      	ldr	r0, [pc, #676]	@ (80054fc <_dtoa_r+0x2d4>)
 8005258:	f002 fc3a 	bl	8007ad0 <__assert_func>
 800525c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005260:	6007      	str	r7, [r0, #0]
 8005262:	60c7      	str	r7, [r0, #12]
 8005264:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005268:	6819      	ldr	r1, [r3, #0]
 800526a:	b159      	cbz	r1, 8005284 <_dtoa_r+0x5c>
 800526c:	685a      	ldr	r2, [r3, #4]
 800526e:	604a      	str	r2, [r1, #4]
 8005270:	2301      	movs	r3, #1
 8005272:	4093      	lsls	r3, r2
 8005274:	608b      	str	r3, [r1, #8]
 8005276:	4648      	mov	r0, r9
 8005278:	f000 fee6 	bl	8006048 <_Bfree>
 800527c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005280:	2200      	movs	r2, #0
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	1e2b      	subs	r3, r5, #0
 8005286:	bfb9      	ittee	lt
 8005288:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800528c:	9305      	strlt	r3, [sp, #20]
 800528e:	2300      	movge	r3, #0
 8005290:	6033      	strge	r3, [r6, #0]
 8005292:	9f05      	ldr	r7, [sp, #20]
 8005294:	4b9a      	ldr	r3, [pc, #616]	@ (8005500 <_dtoa_r+0x2d8>)
 8005296:	bfbc      	itt	lt
 8005298:	2201      	movlt	r2, #1
 800529a:	6032      	strlt	r2, [r6, #0]
 800529c:	43bb      	bics	r3, r7
 800529e:	d112      	bne.n	80052c6 <_dtoa_r+0x9e>
 80052a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80052a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80052a6:	6013      	str	r3, [r2, #0]
 80052a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80052ac:	4323      	orrs	r3, r4
 80052ae:	f000 855a 	beq.w	8005d66 <_dtoa_r+0xb3e>
 80052b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80052b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005514 <_dtoa_r+0x2ec>
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f000 855c 	beq.w	8005d76 <_dtoa_r+0xb4e>
 80052be:	f10a 0303 	add.w	r3, sl, #3
 80052c2:	f000 bd56 	b.w	8005d72 <_dtoa_r+0xb4a>
 80052c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80052ca:	2200      	movs	r2, #0
 80052cc:	ec51 0b17 	vmov	r0, r1, d7
 80052d0:	2300      	movs	r3, #0
 80052d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80052d6:	f7fb fc07 	bl	8000ae8 <__aeabi_dcmpeq>
 80052da:	4680      	mov	r8, r0
 80052dc:	b158      	cbz	r0, 80052f6 <_dtoa_r+0xce>
 80052de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80052e0:	2301      	movs	r3, #1
 80052e2:	6013      	str	r3, [r2, #0]
 80052e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80052e6:	b113      	cbz	r3, 80052ee <_dtoa_r+0xc6>
 80052e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80052ea:	4b86      	ldr	r3, [pc, #536]	@ (8005504 <_dtoa_r+0x2dc>)
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005518 <_dtoa_r+0x2f0>
 80052f2:	f000 bd40 	b.w	8005d76 <_dtoa_r+0xb4e>
 80052f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80052fa:	aa14      	add	r2, sp, #80	@ 0x50
 80052fc:	a915      	add	r1, sp, #84	@ 0x54
 80052fe:	4648      	mov	r0, r9
 8005300:	f001 fa3e 	bl	8006780 <__d2b>
 8005304:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005308:	9002      	str	r0, [sp, #8]
 800530a:	2e00      	cmp	r6, #0
 800530c:	d078      	beq.n	8005400 <_dtoa_r+0x1d8>
 800530e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005310:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005314:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005318:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800531c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005320:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005324:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005328:	4619      	mov	r1, r3
 800532a:	2200      	movs	r2, #0
 800532c:	4b76      	ldr	r3, [pc, #472]	@ (8005508 <_dtoa_r+0x2e0>)
 800532e:	f7fa ffbb 	bl	80002a8 <__aeabi_dsub>
 8005332:	a36b      	add	r3, pc, #428	@ (adr r3, 80054e0 <_dtoa_r+0x2b8>)
 8005334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005338:	f7fb f96e 	bl	8000618 <__aeabi_dmul>
 800533c:	a36a      	add	r3, pc, #424	@ (adr r3, 80054e8 <_dtoa_r+0x2c0>)
 800533e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005342:	f7fa ffb3 	bl	80002ac <__adddf3>
 8005346:	4604      	mov	r4, r0
 8005348:	4630      	mov	r0, r6
 800534a:	460d      	mov	r5, r1
 800534c:	f7fb f8fa 	bl	8000544 <__aeabi_i2d>
 8005350:	a367      	add	r3, pc, #412	@ (adr r3, 80054f0 <_dtoa_r+0x2c8>)
 8005352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005356:	f7fb f95f 	bl	8000618 <__aeabi_dmul>
 800535a:	4602      	mov	r2, r0
 800535c:	460b      	mov	r3, r1
 800535e:	4620      	mov	r0, r4
 8005360:	4629      	mov	r1, r5
 8005362:	f7fa ffa3 	bl	80002ac <__adddf3>
 8005366:	4604      	mov	r4, r0
 8005368:	460d      	mov	r5, r1
 800536a:	f7fb fc05 	bl	8000b78 <__aeabi_d2iz>
 800536e:	2200      	movs	r2, #0
 8005370:	4607      	mov	r7, r0
 8005372:	2300      	movs	r3, #0
 8005374:	4620      	mov	r0, r4
 8005376:	4629      	mov	r1, r5
 8005378:	f7fb fbc0 	bl	8000afc <__aeabi_dcmplt>
 800537c:	b140      	cbz	r0, 8005390 <_dtoa_r+0x168>
 800537e:	4638      	mov	r0, r7
 8005380:	f7fb f8e0 	bl	8000544 <__aeabi_i2d>
 8005384:	4622      	mov	r2, r4
 8005386:	462b      	mov	r3, r5
 8005388:	f7fb fbae 	bl	8000ae8 <__aeabi_dcmpeq>
 800538c:	b900      	cbnz	r0, 8005390 <_dtoa_r+0x168>
 800538e:	3f01      	subs	r7, #1
 8005390:	2f16      	cmp	r7, #22
 8005392:	d852      	bhi.n	800543a <_dtoa_r+0x212>
 8005394:	4b5d      	ldr	r3, [pc, #372]	@ (800550c <_dtoa_r+0x2e4>)
 8005396:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800539a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80053a2:	f7fb fbab 	bl	8000afc <__aeabi_dcmplt>
 80053a6:	2800      	cmp	r0, #0
 80053a8:	d049      	beq.n	800543e <_dtoa_r+0x216>
 80053aa:	3f01      	subs	r7, #1
 80053ac:	2300      	movs	r3, #0
 80053ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80053b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80053b2:	1b9b      	subs	r3, r3, r6
 80053b4:	1e5a      	subs	r2, r3, #1
 80053b6:	bf45      	ittet	mi
 80053b8:	f1c3 0301 	rsbmi	r3, r3, #1
 80053bc:	9300      	strmi	r3, [sp, #0]
 80053be:	2300      	movpl	r3, #0
 80053c0:	2300      	movmi	r3, #0
 80053c2:	9206      	str	r2, [sp, #24]
 80053c4:	bf54      	ite	pl
 80053c6:	9300      	strpl	r3, [sp, #0]
 80053c8:	9306      	strmi	r3, [sp, #24]
 80053ca:	2f00      	cmp	r7, #0
 80053cc:	db39      	blt.n	8005442 <_dtoa_r+0x21a>
 80053ce:	9b06      	ldr	r3, [sp, #24]
 80053d0:	970d      	str	r7, [sp, #52]	@ 0x34
 80053d2:	443b      	add	r3, r7
 80053d4:	9306      	str	r3, [sp, #24]
 80053d6:	2300      	movs	r3, #0
 80053d8:	9308      	str	r3, [sp, #32]
 80053da:	9b07      	ldr	r3, [sp, #28]
 80053dc:	2b09      	cmp	r3, #9
 80053de:	d863      	bhi.n	80054a8 <_dtoa_r+0x280>
 80053e0:	2b05      	cmp	r3, #5
 80053e2:	bfc4      	itt	gt
 80053e4:	3b04      	subgt	r3, #4
 80053e6:	9307      	strgt	r3, [sp, #28]
 80053e8:	9b07      	ldr	r3, [sp, #28]
 80053ea:	f1a3 0302 	sub.w	r3, r3, #2
 80053ee:	bfcc      	ite	gt
 80053f0:	2400      	movgt	r4, #0
 80053f2:	2401      	movle	r4, #1
 80053f4:	2b03      	cmp	r3, #3
 80053f6:	d863      	bhi.n	80054c0 <_dtoa_r+0x298>
 80053f8:	e8df f003 	tbb	[pc, r3]
 80053fc:	2b375452 	.word	0x2b375452
 8005400:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005404:	441e      	add	r6, r3
 8005406:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800540a:	2b20      	cmp	r3, #32
 800540c:	bfc1      	itttt	gt
 800540e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005412:	409f      	lslgt	r7, r3
 8005414:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005418:	fa24 f303 	lsrgt.w	r3, r4, r3
 800541c:	bfd6      	itet	le
 800541e:	f1c3 0320 	rsble	r3, r3, #32
 8005422:	ea47 0003 	orrgt.w	r0, r7, r3
 8005426:	fa04 f003 	lslle.w	r0, r4, r3
 800542a:	f7fb f87b 	bl	8000524 <__aeabi_ui2d>
 800542e:	2201      	movs	r2, #1
 8005430:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005434:	3e01      	subs	r6, #1
 8005436:	9212      	str	r2, [sp, #72]	@ 0x48
 8005438:	e776      	b.n	8005328 <_dtoa_r+0x100>
 800543a:	2301      	movs	r3, #1
 800543c:	e7b7      	b.n	80053ae <_dtoa_r+0x186>
 800543e:	9010      	str	r0, [sp, #64]	@ 0x40
 8005440:	e7b6      	b.n	80053b0 <_dtoa_r+0x188>
 8005442:	9b00      	ldr	r3, [sp, #0]
 8005444:	1bdb      	subs	r3, r3, r7
 8005446:	9300      	str	r3, [sp, #0]
 8005448:	427b      	negs	r3, r7
 800544a:	9308      	str	r3, [sp, #32]
 800544c:	2300      	movs	r3, #0
 800544e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005450:	e7c3      	b.n	80053da <_dtoa_r+0x1b2>
 8005452:	2301      	movs	r3, #1
 8005454:	9309      	str	r3, [sp, #36]	@ 0x24
 8005456:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005458:	eb07 0b03 	add.w	fp, r7, r3
 800545c:	f10b 0301 	add.w	r3, fp, #1
 8005460:	2b01      	cmp	r3, #1
 8005462:	9303      	str	r3, [sp, #12]
 8005464:	bfb8      	it	lt
 8005466:	2301      	movlt	r3, #1
 8005468:	e006      	b.n	8005478 <_dtoa_r+0x250>
 800546a:	2301      	movs	r3, #1
 800546c:	9309      	str	r3, [sp, #36]	@ 0x24
 800546e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005470:	2b00      	cmp	r3, #0
 8005472:	dd28      	ble.n	80054c6 <_dtoa_r+0x29e>
 8005474:	469b      	mov	fp, r3
 8005476:	9303      	str	r3, [sp, #12]
 8005478:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800547c:	2100      	movs	r1, #0
 800547e:	2204      	movs	r2, #4
 8005480:	f102 0514 	add.w	r5, r2, #20
 8005484:	429d      	cmp	r5, r3
 8005486:	d926      	bls.n	80054d6 <_dtoa_r+0x2ae>
 8005488:	6041      	str	r1, [r0, #4]
 800548a:	4648      	mov	r0, r9
 800548c:	f000 fd9c 	bl	8005fc8 <_Balloc>
 8005490:	4682      	mov	sl, r0
 8005492:	2800      	cmp	r0, #0
 8005494:	d142      	bne.n	800551c <_dtoa_r+0x2f4>
 8005496:	4b1e      	ldr	r3, [pc, #120]	@ (8005510 <_dtoa_r+0x2e8>)
 8005498:	4602      	mov	r2, r0
 800549a:	f240 11af 	movw	r1, #431	@ 0x1af
 800549e:	e6da      	b.n	8005256 <_dtoa_r+0x2e>
 80054a0:	2300      	movs	r3, #0
 80054a2:	e7e3      	b.n	800546c <_dtoa_r+0x244>
 80054a4:	2300      	movs	r3, #0
 80054a6:	e7d5      	b.n	8005454 <_dtoa_r+0x22c>
 80054a8:	2401      	movs	r4, #1
 80054aa:	2300      	movs	r3, #0
 80054ac:	9307      	str	r3, [sp, #28]
 80054ae:	9409      	str	r4, [sp, #36]	@ 0x24
 80054b0:	f04f 3bff 	mov.w	fp, #4294967295
 80054b4:	2200      	movs	r2, #0
 80054b6:	f8cd b00c 	str.w	fp, [sp, #12]
 80054ba:	2312      	movs	r3, #18
 80054bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80054be:	e7db      	b.n	8005478 <_dtoa_r+0x250>
 80054c0:	2301      	movs	r3, #1
 80054c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80054c4:	e7f4      	b.n	80054b0 <_dtoa_r+0x288>
 80054c6:	f04f 0b01 	mov.w	fp, #1
 80054ca:	f8cd b00c 	str.w	fp, [sp, #12]
 80054ce:	465b      	mov	r3, fp
 80054d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80054d4:	e7d0      	b.n	8005478 <_dtoa_r+0x250>
 80054d6:	3101      	adds	r1, #1
 80054d8:	0052      	lsls	r2, r2, #1
 80054da:	e7d1      	b.n	8005480 <_dtoa_r+0x258>
 80054dc:	f3af 8000 	nop.w
 80054e0:	636f4361 	.word	0x636f4361
 80054e4:	3fd287a7 	.word	0x3fd287a7
 80054e8:	8b60c8b3 	.word	0x8b60c8b3
 80054ec:	3fc68a28 	.word	0x3fc68a28
 80054f0:	509f79fb 	.word	0x509f79fb
 80054f4:	3fd34413 	.word	0x3fd34413
 80054f8:	08008946 	.word	0x08008946
 80054fc:	0800895d 	.word	0x0800895d
 8005500:	7ff00000 	.word	0x7ff00000
 8005504:	08008911 	.word	0x08008911
 8005508:	3ff80000 	.word	0x3ff80000
 800550c:	08008b10 	.word	0x08008b10
 8005510:	080089b5 	.word	0x080089b5
 8005514:	08008942 	.word	0x08008942
 8005518:	08008910 	.word	0x08008910
 800551c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005520:	6018      	str	r0, [r3, #0]
 8005522:	9b03      	ldr	r3, [sp, #12]
 8005524:	2b0e      	cmp	r3, #14
 8005526:	f200 80a1 	bhi.w	800566c <_dtoa_r+0x444>
 800552a:	2c00      	cmp	r4, #0
 800552c:	f000 809e 	beq.w	800566c <_dtoa_r+0x444>
 8005530:	2f00      	cmp	r7, #0
 8005532:	dd33      	ble.n	800559c <_dtoa_r+0x374>
 8005534:	4b9c      	ldr	r3, [pc, #624]	@ (80057a8 <_dtoa_r+0x580>)
 8005536:	f007 020f 	and.w	r2, r7, #15
 800553a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800553e:	ed93 7b00 	vldr	d7, [r3]
 8005542:	05f8      	lsls	r0, r7, #23
 8005544:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005548:	ea4f 1427 	mov.w	r4, r7, asr #4
 800554c:	d516      	bpl.n	800557c <_dtoa_r+0x354>
 800554e:	4b97      	ldr	r3, [pc, #604]	@ (80057ac <_dtoa_r+0x584>)
 8005550:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005554:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005558:	f7fb f988 	bl	800086c <__aeabi_ddiv>
 800555c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005560:	f004 040f 	and.w	r4, r4, #15
 8005564:	2603      	movs	r6, #3
 8005566:	4d91      	ldr	r5, [pc, #580]	@ (80057ac <_dtoa_r+0x584>)
 8005568:	b954      	cbnz	r4, 8005580 <_dtoa_r+0x358>
 800556a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800556e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005572:	f7fb f97b 	bl	800086c <__aeabi_ddiv>
 8005576:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800557a:	e028      	b.n	80055ce <_dtoa_r+0x3a6>
 800557c:	2602      	movs	r6, #2
 800557e:	e7f2      	b.n	8005566 <_dtoa_r+0x33e>
 8005580:	07e1      	lsls	r1, r4, #31
 8005582:	d508      	bpl.n	8005596 <_dtoa_r+0x36e>
 8005584:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005588:	e9d5 2300 	ldrd	r2, r3, [r5]
 800558c:	f7fb f844 	bl	8000618 <__aeabi_dmul>
 8005590:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005594:	3601      	adds	r6, #1
 8005596:	1064      	asrs	r4, r4, #1
 8005598:	3508      	adds	r5, #8
 800559a:	e7e5      	b.n	8005568 <_dtoa_r+0x340>
 800559c:	f000 80af 	beq.w	80056fe <_dtoa_r+0x4d6>
 80055a0:	427c      	negs	r4, r7
 80055a2:	4b81      	ldr	r3, [pc, #516]	@ (80057a8 <_dtoa_r+0x580>)
 80055a4:	4d81      	ldr	r5, [pc, #516]	@ (80057ac <_dtoa_r+0x584>)
 80055a6:	f004 020f 	and.w	r2, r4, #15
 80055aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80055b6:	f7fb f82f 	bl	8000618 <__aeabi_dmul>
 80055ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055be:	1124      	asrs	r4, r4, #4
 80055c0:	2300      	movs	r3, #0
 80055c2:	2602      	movs	r6, #2
 80055c4:	2c00      	cmp	r4, #0
 80055c6:	f040 808f 	bne.w	80056e8 <_dtoa_r+0x4c0>
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1d3      	bne.n	8005576 <_dtoa_r+0x34e>
 80055ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80055d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 8094 	beq.w	8005702 <_dtoa_r+0x4da>
 80055da:	4b75      	ldr	r3, [pc, #468]	@ (80057b0 <_dtoa_r+0x588>)
 80055dc:	2200      	movs	r2, #0
 80055de:	4620      	mov	r0, r4
 80055e0:	4629      	mov	r1, r5
 80055e2:	f7fb fa8b 	bl	8000afc <__aeabi_dcmplt>
 80055e6:	2800      	cmp	r0, #0
 80055e8:	f000 808b 	beq.w	8005702 <_dtoa_r+0x4da>
 80055ec:	9b03      	ldr	r3, [sp, #12]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	f000 8087 	beq.w	8005702 <_dtoa_r+0x4da>
 80055f4:	f1bb 0f00 	cmp.w	fp, #0
 80055f8:	dd34      	ble.n	8005664 <_dtoa_r+0x43c>
 80055fa:	4620      	mov	r0, r4
 80055fc:	4b6d      	ldr	r3, [pc, #436]	@ (80057b4 <_dtoa_r+0x58c>)
 80055fe:	2200      	movs	r2, #0
 8005600:	4629      	mov	r1, r5
 8005602:	f7fb f809 	bl	8000618 <__aeabi_dmul>
 8005606:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800560a:	f107 38ff 	add.w	r8, r7, #4294967295
 800560e:	3601      	adds	r6, #1
 8005610:	465c      	mov	r4, fp
 8005612:	4630      	mov	r0, r6
 8005614:	f7fa ff96 	bl	8000544 <__aeabi_i2d>
 8005618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800561c:	f7fa fffc 	bl	8000618 <__aeabi_dmul>
 8005620:	4b65      	ldr	r3, [pc, #404]	@ (80057b8 <_dtoa_r+0x590>)
 8005622:	2200      	movs	r2, #0
 8005624:	f7fa fe42 	bl	80002ac <__adddf3>
 8005628:	4605      	mov	r5, r0
 800562a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800562e:	2c00      	cmp	r4, #0
 8005630:	d16a      	bne.n	8005708 <_dtoa_r+0x4e0>
 8005632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005636:	4b61      	ldr	r3, [pc, #388]	@ (80057bc <_dtoa_r+0x594>)
 8005638:	2200      	movs	r2, #0
 800563a:	f7fa fe35 	bl	80002a8 <__aeabi_dsub>
 800563e:	4602      	mov	r2, r0
 8005640:	460b      	mov	r3, r1
 8005642:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005646:	462a      	mov	r2, r5
 8005648:	4633      	mov	r3, r6
 800564a:	f7fb fa75 	bl	8000b38 <__aeabi_dcmpgt>
 800564e:	2800      	cmp	r0, #0
 8005650:	f040 8298 	bne.w	8005b84 <_dtoa_r+0x95c>
 8005654:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005658:	462a      	mov	r2, r5
 800565a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800565e:	f7fb fa4d 	bl	8000afc <__aeabi_dcmplt>
 8005662:	bb38      	cbnz	r0, 80056b4 <_dtoa_r+0x48c>
 8005664:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005668:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800566c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800566e:	2b00      	cmp	r3, #0
 8005670:	f2c0 8157 	blt.w	8005922 <_dtoa_r+0x6fa>
 8005674:	2f0e      	cmp	r7, #14
 8005676:	f300 8154 	bgt.w	8005922 <_dtoa_r+0x6fa>
 800567a:	4b4b      	ldr	r3, [pc, #300]	@ (80057a8 <_dtoa_r+0x580>)
 800567c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005680:	ed93 7b00 	vldr	d7, [r3]
 8005684:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005686:	2b00      	cmp	r3, #0
 8005688:	ed8d 7b00 	vstr	d7, [sp]
 800568c:	f280 80e5 	bge.w	800585a <_dtoa_r+0x632>
 8005690:	9b03      	ldr	r3, [sp, #12]
 8005692:	2b00      	cmp	r3, #0
 8005694:	f300 80e1 	bgt.w	800585a <_dtoa_r+0x632>
 8005698:	d10c      	bne.n	80056b4 <_dtoa_r+0x48c>
 800569a:	4b48      	ldr	r3, [pc, #288]	@ (80057bc <_dtoa_r+0x594>)
 800569c:	2200      	movs	r2, #0
 800569e:	ec51 0b17 	vmov	r0, r1, d7
 80056a2:	f7fa ffb9 	bl	8000618 <__aeabi_dmul>
 80056a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056aa:	f7fb fa3b 	bl	8000b24 <__aeabi_dcmpge>
 80056ae:	2800      	cmp	r0, #0
 80056b0:	f000 8266 	beq.w	8005b80 <_dtoa_r+0x958>
 80056b4:	2400      	movs	r4, #0
 80056b6:	4625      	mov	r5, r4
 80056b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80056ba:	4656      	mov	r6, sl
 80056bc:	ea6f 0803 	mvn.w	r8, r3
 80056c0:	2700      	movs	r7, #0
 80056c2:	4621      	mov	r1, r4
 80056c4:	4648      	mov	r0, r9
 80056c6:	f000 fcbf 	bl	8006048 <_Bfree>
 80056ca:	2d00      	cmp	r5, #0
 80056cc:	f000 80bd 	beq.w	800584a <_dtoa_r+0x622>
 80056d0:	b12f      	cbz	r7, 80056de <_dtoa_r+0x4b6>
 80056d2:	42af      	cmp	r7, r5
 80056d4:	d003      	beq.n	80056de <_dtoa_r+0x4b6>
 80056d6:	4639      	mov	r1, r7
 80056d8:	4648      	mov	r0, r9
 80056da:	f000 fcb5 	bl	8006048 <_Bfree>
 80056de:	4629      	mov	r1, r5
 80056e0:	4648      	mov	r0, r9
 80056e2:	f000 fcb1 	bl	8006048 <_Bfree>
 80056e6:	e0b0      	b.n	800584a <_dtoa_r+0x622>
 80056e8:	07e2      	lsls	r2, r4, #31
 80056ea:	d505      	bpl.n	80056f8 <_dtoa_r+0x4d0>
 80056ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80056f0:	f7fa ff92 	bl	8000618 <__aeabi_dmul>
 80056f4:	3601      	adds	r6, #1
 80056f6:	2301      	movs	r3, #1
 80056f8:	1064      	asrs	r4, r4, #1
 80056fa:	3508      	adds	r5, #8
 80056fc:	e762      	b.n	80055c4 <_dtoa_r+0x39c>
 80056fe:	2602      	movs	r6, #2
 8005700:	e765      	b.n	80055ce <_dtoa_r+0x3a6>
 8005702:	9c03      	ldr	r4, [sp, #12]
 8005704:	46b8      	mov	r8, r7
 8005706:	e784      	b.n	8005612 <_dtoa_r+0x3ea>
 8005708:	4b27      	ldr	r3, [pc, #156]	@ (80057a8 <_dtoa_r+0x580>)
 800570a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800570c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005710:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005714:	4454      	add	r4, sl
 8005716:	2900      	cmp	r1, #0
 8005718:	d054      	beq.n	80057c4 <_dtoa_r+0x59c>
 800571a:	4929      	ldr	r1, [pc, #164]	@ (80057c0 <_dtoa_r+0x598>)
 800571c:	2000      	movs	r0, #0
 800571e:	f7fb f8a5 	bl	800086c <__aeabi_ddiv>
 8005722:	4633      	mov	r3, r6
 8005724:	462a      	mov	r2, r5
 8005726:	f7fa fdbf 	bl	80002a8 <__aeabi_dsub>
 800572a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800572e:	4656      	mov	r6, sl
 8005730:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005734:	f7fb fa20 	bl	8000b78 <__aeabi_d2iz>
 8005738:	4605      	mov	r5, r0
 800573a:	f7fa ff03 	bl	8000544 <__aeabi_i2d>
 800573e:	4602      	mov	r2, r0
 8005740:	460b      	mov	r3, r1
 8005742:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005746:	f7fa fdaf 	bl	80002a8 <__aeabi_dsub>
 800574a:	3530      	adds	r5, #48	@ 0x30
 800574c:	4602      	mov	r2, r0
 800574e:	460b      	mov	r3, r1
 8005750:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005754:	f806 5b01 	strb.w	r5, [r6], #1
 8005758:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800575c:	f7fb f9ce 	bl	8000afc <__aeabi_dcmplt>
 8005760:	2800      	cmp	r0, #0
 8005762:	d172      	bne.n	800584a <_dtoa_r+0x622>
 8005764:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005768:	4911      	ldr	r1, [pc, #68]	@ (80057b0 <_dtoa_r+0x588>)
 800576a:	2000      	movs	r0, #0
 800576c:	f7fa fd9c 	bl	80002a8 <__aeabi_dsub>
 8005770:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005774:	f7fb f9c2 	bl	8000afc <__aeabi_dcmplt>
 8005778:	2800      	cmp	r0, #0
 800577a:	f040 80b4 	bne.w	80058e6 <_dtoa_r+0x6be>
 800577e:	42a6      	cmp	r6, r4
 8005780:	f43f af70 	beq.w	8005664 <_dtoa_r+0x43c>
 8005784:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005788:	4b0a      	ldr	r3, [pc, #40]	@ (80057b4 <_dtoa_r+0x58c>)
 800578a:	2200      	movs	r2, #0
 800578c:	f7fa ff44 	bl	8000618 <__aeabi_dmul>
 8005790:	4b08      	ldr	r3, [pc, #32]	@ (80057b4 <_dtoa_r+0x58c>)
 8005792:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005796:	2200      	movs	r2, #0
 8005798:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800579c:	f7fa ff3c 	bl	8000618 <__aeabi_dmul>
 80057a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057a4:	e7c4      	b.n	8005730 <_dtoa_r+0x508>
 80057a6:	bf00      	nop
 80057a8:	08008b10 	.word	0x08008b10
 80057ac:	08008ae8 	.word	0x08008ae8
 80057b0:	3ff00000 	.word	0x3ff00000
 80057b4:	40240000 	.word	0x40240000
 80057b8:	401c0000 	.word	0x401c0000
 80057bc:	40140000 	.word	0x40140000
 80057c0:	3fe00000 	.word	0x3fe00000
 80057c4:	4631      	mov	r1, r6
 80057c6:	4628      	mov	r0, r5
 80057c8:	f7fa ff26 	bl	8000618 <__aeabi_dmul>
 80057cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80057d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80057d2:	4656      	mov	r6, sl
 80057d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057d8:	f7fb f9ce 	bl	8000b78 <__aeabi_d2iz>
 80057dc:	4605      	mov	r5, r0
 80057de:	f7fa feb1 	bl	8000544 <__aeabi_i2d>
 80057e2:	4602      	mov	r2, r0
 80057e4:	460b      	mov	r3, r1
 80057e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057ea:	f7fa fd5d 	bl	80002a8 <__aeabi_dsub>
 80057ee:	3530      	adds	r5, #48	@ 0x30
 80057f0:	f806 5b01 	strb.w	r5, [r6], #1
 80057f4:	4602      	mov	r2, r0
 80057f6:	460b      	mov	r3, r1
 80057f8:	42a6      	cmp	r6, r4
 80057fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80057fe:	f04f 0200 	mov.w	r2, #0
 8005802:	d124      	bne.n	800584e <_dtoa_r+0x626>
 8005804:	4baf      	ldr	r3, [pc, #700]	@ (8005ac4 <_dtoa_r+0x89c>)
 8005806:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800580a:	f7fa fd4f 	bl	80002ac <__adddf3>
 800580e:	4602      	mov	r2, r0
 8005810:	460b      	mov	r3, r1
 8005812:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005816:	f7fb f98f 	bl	8000b38 <__aeabi_dcmpgt>
 800581a:	2800      	cmp	r0, #0
 800581c:	d163      	bne.n	80058e6 <_dtoa_r+0x6be>
 800581e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005822:	49a8      	ldr	r1, [pc, #672]	@ (8005ac4 <_dtoa_r+0x89c>)
 8005824:	2000      	movs	r0, #0
 8005826:	f7fa fd3f 	bl	80002a8 <__aeabi_dsub>
 800582a:	4602      	mov	r2, r0
 800582c:	460b      	mov	r3, r1
 800582e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005832:	f7fb f963 	bl	8000afc <__aeabi_dcmplt>
 8005836:	2800      	cmp	r0, #0
 8005838:	f43f af14 	beq.w	8005664 <_dtoa_r+0x43c>
 800583c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800583e:	1e73      	subs	r3, r6, #1
 8005840:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005842:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005846:	2b30      	cmp	r3, #48	@ 0x30
 8005848:	d0f8      	beq.n	800583c <_dtoa_r+0x614>
 800584a:	4647      	mov	r7, r8
 800584c:	e03b      	b.n	80058c6 <_dtoa_r+0x69e>
 800584e:	4b9e      	ldr	r3, [pc, #632]	@ (8005ac8 <_dtoa_r+0x8a0>)
 8005850:	f7fa fee2 	bl	8000618 <__aeabi_dmul>
 8005854:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005858:	e7bc      	b.n	80057d4 <_dtoa_r+0x5ac>
 800585a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800585e:	4656      	mov	r6, sl
 8005860:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005864:	4620      	mov	r0, r4
 8005866:	4629      	mov	r1, r5
 8005868:	f7fb f800 	bl	800086c <__aeabi_ddiv>
 800586c:	f7fb f984 	bl	8000b78 <__aeabi_d2iz>
 8005870:	4680      	mov	r8, r0
 8005872:	f7fa fe67 	bl	8000544 <__aeabi_i2d>
 8005876:	e9dd 2300 	ldrd	r2, r3, [sp]
 800587a:	f7fa fecd 	bl	8000618 <__aeabi_dmul>
 800587e:	4602      	mov	r2, r0
 8005880:	460b      	mov	r3, r1
 8005882:	4620      	mov	r0, r4
 8005884:	4629      	mov	r1, r5
 8005886:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800588a:	f7fa fd0d 	bl	80002a8 <__aeabi_dsub>
 800588e:	f806 4b01 	strb.w	r4, [r6], #1
 8005892:	9d03      	ldr	r5, [sp, #12]
 8005894:	eba6 040a 	sub.w	r4, r6, sl
 8005898:	42a5      	cmp	r5, r4
 800589a:	4602      	mov	r2, r0
 800589c:	460b      	mov	r3, r1
 800589e:	d133      	bne.n	8005908 <_dtoa_r+0x6e0>
 80058a0:	f7fa fd04 	bl	80002ac <__adddf3>
 80058a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058a8:	4604      	mov	r4, r0
 80058aa:	460d      	mov	r5, r1
 80058ac:	f7fb f944 	bl	8000b38 <__aeabi_dcmpgt>
 80058b0:	b9c0      	cbnz	r0, 80058e4 <_dtoa_r+0x6bc>
 80058b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058b6:	4620      	mov	r0, r4
 80058b8:	4629      	mov	r1, r5
 80058ba:	f7fb f915 	bl	8000ae8 <__aeabi_dcmpeq>
 80058be:	b110      	cbz	r0, 80058c6 <_dtoa_r+0x69e>
 80058c0:	f018 0f01 	tst.w	r8, #1
 80058c4:	d10e      	bne.n	80058e4 <_dtoa_r+0x6bc>
 80058c6:	9902      	ldr	r1, [sp, #8]
 80058c8:	4648      	mov	r0, r9
 80058ca:	f000 fbbd 	bl	8006048 <_Bfree>
 80058ce:	2300      	movs	r3, #0
 80058d0:	7033      	strb	r3, [r6, #0]
 80058d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80058d4:	3701      	adds	r7, #1
 80058d6:	601f      	str	r7, [r3, #0]
 80058d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 824b 	beq.w	8005d76 <_dtoa_r+0xb4e>
 80058e0:	601e      	str	r6, [r3, #0]
 80058e2:	e248      	b.n	8005d76 <_dtoa_r+0xb4e>
 80058e4:	46b8      	mov	r8, r7
 80058e6:	4633      	mov	r3, r6
 80058e8:	461e      	mov	r6, r3
 80058ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058ee:	2a39      	cmp	r2, #57	@ 0x39
 80058f0:	d106      	bne.n	8005900 <_dtoa_r+0x6d8>
 80058f2:	459a      	cmp	sl, r3
 80058f4:	d1f8      	bne.n	80058e8 <_dtoa_r+0x6c0>
 80058f6:	2230      	movs	r2, #48	@ 0x30
 80058f8:	f108 0801 	add.w	r8, r8, #1
 80058fc:	f88a 2000 	strb.w	r2, [sl]
 8005900:	781a      	ldrb	r2, [r3, #0]
 8005902:	3201      	adds	r2, #1
 8005904:	701a      	strb	r2, [r3, #0]
 8005906:	e7a0      	b.n	800584a <_dtoa_r+0x622>
 8005908:	4b6f      	ldr	r3, [pc, #444]	@ (8005ac8 <_dtoa_r+0x8a0>)
 800590a:	2200      	movs	r2, #0
 800590c:	f7fa fe84 	bl	8000618 <__aeabi_dmul>
 8005910:	2200      	movs	r2, #0
 8005912:	2300      	movs	r3, #0
 8005914:	4604      	mov	r4, r0
 8005916:	460d      	mov	r5, r1
 8005918:	f7fb f8e6 	bl	8000ae8 <__aeabi_dcmpeq>
 800591c:	2800      	cmp	r0, #0
 800591e:	d09f      	beq.n	8005860 <_dtoa_r+0x638>
 8005920:	e7d1      	b.n	80058c6 <_dtoa_r+0x69e>
 8005922:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005924:	2a00      	cmp	r2, #0
 8005926:	f000 80ea 	beq.w	8005afe <_dtoa_r+0x8d6>
 800592a:	9a07      	ldr	r2, [sp, #28]
 800592c:	2a01      	cmp	r2, #1
 800592e:	f300 80cd 	bgt.w	8005acc <_dtoa_r+0x8a4>
 8005932:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005934:	2a00      	cmp	r2, #0
 8005936:	f000 80c1 	beq.w	8005abc <_dtoa_r+0x894>
 800593a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800593e:	9c08      	ldr	r4, [sp, #32]
 8005940:	9e00      	ldr	r6, [sp, #0]
 8005942:	9a00      	ldr	r2, [sp, #0]
 8005944:	441a      	add	r2, r3
 8005946:	9200      	str	r2, [sp, #0]
 8005948:	9a06      	ldr	r2, [sp, #24]
 800594a:	2101      	movs	r1, #1
 800594c:	441a      	add	r2, r3
 800594e:	4648      	mov	r0, r9
 8005950:	9206      	str	r2, [sp, #24]
 8005952:	f000 fc77 	bl	8006244 <__i2b>
 8005956:	4605      	mov	r5, r0
 8005958:	b166      	cbz	r6, 8005974 <_dtoa_r+0x74c>
 800595a:	9b06      	ldr	r3, [sp, #24]
 800595c:	2b00      	cmp	r3, #0
 800595e:	dd09      	ble.n	8005974 <_dtoa_r+0x74c>
 8005960:	42b3      	cmp	r3, r6
 8005962:	9a00      	ldr	r2, [sp, #0]
 8005964:	bfa8      	it	ge
 8005966:	4633      	movge	r3, r6
 8005968:	1ad2      	subs	r2, r2, r3
 800596a:	9200      	str	r2, [sp, #0]
 800596c:	9a06      	ldr	r2, [sp, #24]
 800596e:	1af6      	subs	r6, r6, r3
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	9306      	str	r3, [sp, #24]
 8005974:	9b08      	ldr	r3, [sp, #32]
 8005976:	b30b      	cbz	r3, 80059bc <_dtoa_r+0x794>
 8005978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800597a:	2b00      	cmp	r3, #0
 800597c:	f000 80c6 	beq.w	8005b0c <_dtoa_r+0x8e4>
 8005980:	2c00      	cmp	r4, #0
 8005982:	f000 80c0 	beq.w	8005b06 <_dtoa_r+0x8de>
 8005986:	4629      	mov	r1, r5
 8005988:	4622      	mov	r2, r4
 800598a:	4648      	mov	r0, r9
 800598c:	f000 fd12 	bl	80063b4 <__pow5mult>
 8005990:	9a02      	ldr	r2, [sp, #8]
 8005992:	4601      	mov	r1, r0
 8005994:	4605      	mov	r5, r0
 8005996:	4648      	mov	r0, r9
 8005998:	f000 fc6a 	bl	8006270 <__multiply>
 800599c:	9902      	ldr	r1, [sp, #8]
 800599e:	4680      	mov	r8, r0
 80059a0:	4648      	mov	r0, r9
 80059a2:	f000 fb51 	bl	8006048 <_Bfree>
 80059a6:	9b08      	ldr	r3, [sp, #32]
 80059a8:	1b1b      	subs	r3, r3, r4
 80059aa:	9308      	str	r3, [sp, #32]
 80059ac:	f000 80b1 	beq.w	8005b12 <_dtoa_r+0x8ea>
 80059b0:	9a08      	ldr	r2, [sp, #32]
 80059b2:	4641      	mov	r1, r8
 80059b4:	4648      	mov	r0, r9
 80059b6:	f000 fcfd 	bl	80063b4 <__pow5mult>
 80059ba:	9002      	str	r0, [sp, #8]
 80059bc:	2101      	movs	r1, #1
 80059be:	4648      	mov	r0, r9
 80059c0:	f000 fc40 	bl	8006244 <__i2b>
 80059c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059c6:	4604      	mov	r4, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f000 81d8 	beq.w	8005d7e <_dtoa_r+0xb56>
 80059ce:	461a      	mov	r2, r3
 80059d0:	4601      	mov	r1, r0
 80059d2:	4648      	mov	r0, r9
 80059d4:	f000 fcee 	bl	80063b4 <__pow5mult>
 80059d8:	9b07      	ldr	r3, [sp, #28]
 80059da:	2b01      	cmp	r3, #1
 80059dc:	4604      	mov	r4, r0
 80059de:	f300 809f 	bgt.w	8005b20 <_dtoa_r+0x8f8>
 80059e2:	9b04      	ldr	r3, [sp, #16]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f040 8097 	bne.w	8005b18 <_dtoa_r+0x8f0>
 80059ea:	9b05      	ldr	r3, [sp, #20]
 80059ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f040 8093 	bne.w	8005b1c <_dtoa_r+0x8f4>
 80059f6:	9b05      	ldr	r3, [sp, #20]
 80059f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80059fc:	0d1b      	lsrs	r3, r3, #20
 80059fe:	051b      	lsls	r3, r3, #20
 8005a00:	b133      	cbz	r3, 8005a10 <_dtoa_r+0x7e8>
 8005a02:	9b00      	ldr	r3, [sp, #0]
 8005a04:	3301      	adds	r3, #1
 8005a06:	9300      	str	r3, [sp, #0]
 8005a08:	9b06      	ldr	r3, [sp, #24]
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	9306      	str	r3, [sp, #24]
 8005a0e:	2301      	movs	r3, #1
 8005a10:	9308      	str	r3, [sp, #32]
 8005a12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 81b8 	beq.w	8005d8a <_dtoa_r+0xb62>
 8005a1a:	6923      	ldr	r3, [r4, #16]
 8005a1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005a20:	6918      	ldr	r0, [r3, #16]
 8005a22:	f000 fbc3 	bl	80061ac <__hi0bits>
 8005a26:	f1c0 0020 	rsb	r0, r0, #32
 8005a2a:	9b06      	ldr	r3, [sp, #24]
 8005a2c:	4418      	add	r0, r3
 8005a2e:	f010 001f 	ands.w	r0, r0, #31
 8005a32:	f000 8082 	beq.w	8005b3a <_dtoa_r+0x912>
 8005a36:	f1c0 0320 	rsb	r3, r0, #32
 8005a3a:	2b04      	cmp	r3, #4
 8005a3c:	dd73      	ble.n	8005b26 <_dtoa_r+0x8fe>
 8005a3e:	9b00      	ldr	r3, [sp, #0]
 8005a40:	f1c0 001c 	rsb	r0, r0, #28
 8005a44:	4403      	add	r3, r0
 8005a46:	9300      	str	r3, [sp, #0]
 8005a48:	9b06      	ldr	r3, [sp, #24]
 8005a4a:	4403      	add	r3, r0
 8005a4c:	4406      	add	r6, r0
 8005a4e:	9306      	str	r3, [sp, #24]
 8005a50:	9b00      	ldr	r3, [sp, #0]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	dd05      	ble.n	8005a62 <_dtoa_r+0x83a>
 8005a56:	9902      	ldr	r1, [sp, #8]
 8005a58:	461a      	mov	r2, r3
 8005a5a:	4648      	mov	r0, r9
 8005a5c:	f000 fd04 	bl	8006468 <__lshift>
 8005a60:	9002      	str	r0, [sp, #8]
 8005a62:	9b06      	ldr	r3, [sp, #24]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	dd05      	ble.n	8005a74 <_dtoa_r+0x84c>
 8005a68:	4621      	mov	r1, r4
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	4648      	mov	r0, r9
 8005a6e:	f000 fcfb 	bl	8006468 <__lshift>
 8005a72:	4604      	mov	r4, r0
 8005a74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d061      	beq.n	8005b3e <_dtoa_r+0x916>
 8005a7a:	9802      	ldr	r0, [sp, #8]
 8005a7c:	4621      	mov	r1, r4
 8005a7e:	f000 fd5f 	bl	8006540 <__mcmp>
 8005a82:	2800      	cmp	r0, #0
 8005a84:	da5b      	bge.n	8005b3e <_dtoa_r+0x916>
 8005a86:	2300      	movs	r3, #0
 8005a88:	9902      	ldr	r1, [sp, #8]
 8005a8a:	220a      	movs	r2, #10
 8005a8c:	4648      	mov	r0, r9
 8005a8e:	f000 fafd 	bl	800608c <__multadd>
 8005a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a94:	9002      	str	r0, [sp, #8]
 8005a96:	f107 38ff 	add.w	r8, r7, #4294967295
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	f000 8177 	beq.w	8005d8e <_dtoa_r+0xb66>
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	220a      	movs	r2, #10
 8005aa6:	4648      	mov	r0, r9
 8005aa8:	f000 faf0 	bl	800608c <__multadd>
 8005aac:	f1bb 0f00 	cmp.w	fp, #0
 8005ab0:	4605      	mov	r5, r0
 8005ab2:	dc6f      	bgt.n	8005b94 <_dtoa_r+0x96c>
 8005ab4:	9b07      	ldr	r3, [sp, #28]
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	dc49      	bgt.n	8005b4e <_dtoa_r+0x926>
 8005aba:	e06b      	b.n	8005b94 <_dtoa_r+0x96c>
 8005abc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005abe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005ac2:	e73c      	b.n	800593e <_dtoa_r+0x716>
 8005ac4:	3fe00000 	.word	0x3fe00000
 8005ac8:	40240000 	.word	0x40240000
 8005acc:	9b03      	ldr	r3, [sp, #12]
 8005ace:	1e5c      	subs	r4, r3, #1
 8005ad0:	9b08      	ldr	r3, [sp, #32]
 8005ad2:	42a3      	cmp	r3, r4
 8005ad4:	db09      	blt.n	8005aea <_dtoa_r+0x8c2>
 8005ad6:	1b1c      	subs	r4, r3, r4
 8005ad8:	9b03      	ldr	r3, [sp, #12]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	f6bf af30 	bge.w	8005940 <_dtoa_r+0x718>
 8005ae0:	9b00      	ldr	r3, [sp, #0]
 8005ae2:	9a03      	ldr	r2, [sp, #12]
 8005ae4:	1a9e      	subs	r6, r3, r2
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	e72b      	b.n	8005942 <_dtoa_r+0x71a>
 8005aea:	9b08      	ldr	r3, [sp, #32]
 8005aec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005aee:	9408      	str	r4, [sp, #32]
 8005af0:	1ae3      	subs	r3, r4, r3
 8005af2:	441a      	add	r2, r3
 8005af4:	9e00      	ldr	r6, [sp, #0]
 8005af6:	9b03      	ldr	r3, [sp, #12]
 8005af8:	920d      	str	r2, [sp, #52]	@ 0x34
 8005afa:	2400      	movs	r4, #0
 8005afc:	e721      	b.n	8005942 <_dtoa_r+0x71a>
 8005afe:	9c08      	ldr	r4, [sp, #32]
 8005b00:	9e00      	ldr	r6, [sp, #0]
 8005b02:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005b04:	e728      	b.n	8005958 <_dtoa_r+0x730>
 8005b06:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005b0a:	e751      	b.n	80059b0 <_dtoa_r+0x788>
 8005b0c:	9a08      	ldr	r2, [sp, #32]
 8005b0e:	9902      	ldr	r1, [sp, #8]
 8005b10:	e750      	b.n	80059b4 <_dtoa_r+0x78c>
 8005b12:	f8cd 8008 	str.w	r8, [sp, #8]
 8005b16:	e751      	b.n	80059bc <_dtoa_r+0x794>
 8005b18:	2300      	movs	r3, #0
 8005b1a:	e779      	b.n	8005a10 <_dtoa_r+0x7e8>
 8005b1c:	9b04      	ldr	r3, [sp, #16]
 8005b1e:	e777      	b.n	8005a10 <_dtoa_r+0x7e8>
 8005b20:	2300      	movs	r3, #0
 8005b22:	9308      	str	r3, [sp, #32]
 8005b24:	e779      	b.n	8005a1a <_dtoa_r+0x7f2>
 8005b26:	d093      	beq.n	8005a50 <_dtoa_r+0x828>
 8005b28:	9a00      	ldr	r2, [sp, #0]
 8005b2a:	331c      	adds	r3, #28
 8005b2c:	441a      	add	r2, r3
 8005b2e:	9200      	str	r2, [sp, #0]
 8005b30:	9a06      	ldr	r2, [sp, #24]
 8005b32:	441a      	add	r2, r3
 8005b34:	441e      	add	r6, r3
 8005b36:	9206      	str	r2, [sp, #24]
 8005b38:	e78a      	b.n	8005a50 <_dtoa_r+0x828>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	e7f4      	b.n	8005b28 <_dtoa_r+0x900>
 8005b3e:	9b03      	ldr	r3, [sp, #12]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	46b8      	mov	r8, r7
 8005b44:	dc20      	bgt.n	8005b88 <_dtoa_r+0x960>
 8005b46:	469b      	mov	fp, r3
 8005b48:	9b07      	ldr	r3, [sp, #28]
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	dd1e      	ble.n	8005b8c <_dtoa_r+0x964>
 8005b4e:	f1bb 0f00 	cmp.w	fp, #0
 8005b52:	f47f adb1 	bne.w	80056b8 <_dtoa_r+0x490>
 8005b56:	4621      	mov	r1, r4
 8005b58:	465b      	mov	r3, fp
 8005b5a:	2205      	movs	r2, #5
 8005b5c:	4648      	mov	r0, r9
 8005b5e:	f000 fa95 	bl	800608c <__multadd>
 8005b62:	4601      	mov	r1, r0
 8005b64:	4604      	mov	r4, r0
 8005b66:	9802      	ldr	r0, [sp, #8]
 8005b68:	f000 fcea 	bl	8006540 <__mcmp>
 8005b6c:	2800      	cmp	r0, #0
 8005b6e:	f77f ada3 	ble.w	80056b8 <_dtoa_r+0x490>
 8005b72:	4656      	mov	r6, sl
 8005b74:	2331      	movs	r3, #49	@ 0x31
 8005b76:	f806 3b01 	strb.w	r3, [r6], #1
 8005b7a:	f108 0801 	add.w	r8, r8, #1
 8005b7e:	e59f      	b.n	80056c0 <_dtoa_r+0x498>
 8005b80:	9c03      	ldr	r4, [sp, #12]
 8005b82:	46b8      	mov	r8, r7
 8005b84:	4625      	mov	r5, r4
 8005b86:	e7f4      	b.n	8005b72 <_dtoa_r+0x94a>
 8005b88:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005b8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	f000 8101 	beq.w	8005d96 <_dtoa_r+0xb6e>
 8005b94:	2e00      	cmp	r6, #0
 8005b96:	dd05      	ble.n	8005ba4 <_dtoa_r+0x97c>
 8005b98:	4629      	mov	r1, r5
 8005b9a:	4632      	mov	r2, r6
 8005b9c:	4648      	mov	r0, r9
 8005b9e:	f000 fc63 	bl	8006468 <__lshift>
 8005ba2:	4605      	mov	r5, r0
 8005ba4:	9b08      	ldr	r3, [sp, #32]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d05c      	beq.n	8005c64 <_dtoa_r+0xa3c>
 8005baa:	6869      	ldr	r1, [r5, #4]
 8005bac:	4648      	mov	r0, r9
 8005bae:	f000 fa0b 	bl	8005fc8 <_Balloc>
 8005bb2:	4606      	mov	r6, r0
 8005bb4:	b928      	cbnz	r0, 8005bc2 <_dtoa_r+0x99a>
 8005bb6:	4b82      	ldr	r3, [pc, #520]	@ (8005dc0 <_dtoa_r+0xb98>)
 8005bb8:	4602      	mov	r2, r0
 8005bba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005bbe:	f7ff bb4a 	b.w	8005256 <_dtoa_r+0x2e>
 8005bc2:	692a      	ldr	r2, [r5, #16]
 8005bc4:	3202      	adds	r2, #2
 8005bc6:	0092      	lsls	r2, r2, #2
 8005bc8:	f105 010c 	add.w	r1, r5, #12
 8005bcc:	300c      	adds	r0, #12
 8005bce:	f001 ff69 	bl	8007aa4 <memcpy>
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	4631      	mov	r1, r6
 8005bd6:	4648      	mov	r0, r9
 8005bd8:	f000 fc46 	bl	8006468 <__lshift>
 8005bdc:	f10a 0301 	add.w	r3, sl, #1
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	eb0a 030b 	add.w	r3, sl, fp
 8005be6:	9308      	str	r3, [sp, #32]
 8005be8:	9b04      	ldr	r3, [sp, #16]
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	462f      	mov	r7, r5
 8005bf0:	9306      	str	r3, [sp, #24]
 8005bf2:	4605      	mov	r5, r0
 8005bf4:	9b00      	ldr	r3, [sp, #0]
 8005bf6:	9802      	ldr	r0, [sp, #8]
 8005bf8:	4621      	mov	r1, r4
 8005bfa:	f103 3bff 	add.w	fp, r3, #4294967295
 8005bfe:	f7ff fa8b 	bl	8005118 <quorem>
 8005c02:	4603      	mov	r3, r0
 8005c04:	3330      	adds	r3, #48	@ 0x30
 8005c06:	9003      	str	r0, [sp, #12]
 8005c08:	4639      	mov	r1, r7
 8005c0a:	9802      	ldr	r0, [sp, #8]
 8005c0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c0e:	f000 fc97 	bl	8006540 <__mcmp>
 8005c12:	462a      	mov	r2, r5
 8005c14:	9004      	str	r0, [sp, #16]
 8005c16:	4621      	mov	r1, r4
 8005c18:	4648      	mov	r0, r9
 8005c1a:	f000 fcad 	bl	8006578 <__mdiff>
 8005c1e:	68c2      	ldr	r2, [r0, #12]
 8005c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c22:	4606      	mov	r6, r0
 8005c24:	bb02      	cbnz	r2, 8005c68 <_dtoa_r+0xa40>
 8005c26:	4601      	mov	r1, r0
 8005c28:	9802      	ldr	r0, [sp, #8]
 8005c2a:	f000 fc89 	bl	8006540 <__mcmp>
 8005c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c30:	4602      	mov	r2, r0
 8005c32:	4631      	mov	r1, r6
 8005c34:	4648      	mov	r0, r9
 8005c36:	920c      	str	r2, [sp, #48]	@ 0x30
 8005c38:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c3a:	f000 fa05 	bl	8006048 <_Bfree>
 8005c3e:	9b07      	ldr	r3, [sp, #28]
 8005c40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005c42:	9e00      	ldr	r6, [sp, #0]
 8005c44:	ea42 0103 	orr.w	r1, r2, r3
 8005c48:	9b06      	ldr	r3, [sp, #24]
 8005c4a:	4319      	orrs	r1, r3
 8005c4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c4e:	d10d      	bne.n	8005c6c <_dtoa_r+0xa44>
 8005c50:	2b39      	cmp	r3, #57	@ 0x39
 8005c52:	d027      	beq.n	8005ca4 <_dtoa_r+0xa7c>
 8005c54:	9a04      	ldr	r2, [sp, #16]
 8005c56:	2a00      	cmp	r2, #0
 8005c58:	dd01      	ble.n	8005c5e <_dtoa_r+0xa36>
 8005c5a:	9b03      	ldr	r3, [sp, #12]
 8005c5c:	3331      	adds	r3, #49	@ 0x31
 8005c5e:	f88b 3000 	strb.w	r3, [fp]
 8005c62:	e52e      	b.n	80056c2 <_dtoa_r+0x49a>
 8005c64:	4628      	mov	r0, r5
 8005c66:	e7b9      	b.n	8005bdc <_dtoa_r+0x9b4>
 8005c68:	2201      	movs	r2, #1
 8005c6a:	e7e2      	b.n	8005c32 <_dtoa_r+0xa0a>
 8005c6c:	9904      	ldr	r1, [sp, #16]
 8005c6e:	2900      	cmp	r1, #0
 8005c70:	db04      	blt.n	8005c7c <_dtoa_r+0xa54>
 8005c72:	9807      	ldr	r0, [sp, #28]
 8005c74:	4301      	orrs	r1, r0
 8005c76:	9806      	ldr	r0, [sp, #24]
 8005c78:	4301      	orrs	r1, r0
 8005c7a:	d120      	bne.n	8005cbe <_dtoa_r+0xa96>
 8005c7c:	2a00      	cmp	r2, #0
 8005c7e:	ddee      	ble.n	8005c5e <_dtoa_r+0xa36>
 8005c80:	9902      	ldr	r1, [sp, #8]
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	2201      	movs	r2, #1
 8005c86:	4648      	mov	r0, r9
 8005c88:	f000 fbee 	bl	8006468 <__lshift>
 8005c8c:	4621      	mov	r1, r4
 8005c8e:	9002      	str	r0, [sp, #8]
 8005c90:	f000 fc56 	bl	8006540 <__mcmp>
 8005c94:	2800      	cmp	r0, #0
 8005c96:	9b00      	ldr	r3, [sp, #0]
 8005c98:	dc02      	bgt.n	8005ca0 <_dtoa_r+0xa78>
 8005c9a:	d1e0      	bne.n	8005c5e <_dtoa_r+0xa36>
 8005c9c:	07da      	lsls	r2, r3, #31
 8005c9e:	d5de      	bpl.n	8005c5e <_dtoa_r+0xa36>
 8005ca0:	2b39      	cmp	r3, #57	@ 0x39
 8005ca2:	d1da      	bne.n	8005c5a <_dtoa_r+0xa32>
 8005ca4:	2339      	movs	r3, #57	@ 0x39
 8005ca6:	f88b 3000 	strb.w	r3, [fp]
 8005caa:	4633      	mov	r3, r6
 8005cac:	461e      	mov	r6, r3
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005cb4:	2a39      	cmp	r2, #57	@ 0x39
 8005cb6:	d04e      	beq.n	8005d56 <_dtoa_r+0xb2e>
 8005cb8:	3201      	adds	r2, #1
 8005cba:	701a      	strb	r2, [r3, #0]
 8005cbc:	e501      	b.n	80056c2 <_dtoa_r+0x49a>
 8005cbe:	2a00      	cmp	r2, #0
 8005cc0:	dd03      	ble.n	8005cca <_dtoa_r+0xaa2>
 8005cc2:	2b39      	cmp	r3, #57	@ 0x39
 8005cc4:	d0ee      	beq.n	8005ca4 <_dtoa_r+0xa7c>
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	e7c9      	b.n	8005c5e <_dtoa_r+0xa36>
 8005cca:	9a00      	ldr	r2, [sp, #0]
 8005ccc:	9908      	ldr	r1, [sp, #32]
 8005cce:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005cd2:	428a      	cmp	r2, r1
 8005cd4:	d028      	beq.n	8005d28 <_dtoa_r+0xb00>
 8005cd6:	9902      	ldr	r1, [sp, #8]
 8005cd8:	2300      	movs	r3, #0
 8005cda:	220a      	movs	r2, #10
 8005cdc:	4648      	mov	r0, r9
 8005cde:	f000 f9d5 	bl	800608c <__multadd>
 8005ce2:	42af      	cmp	r7, r5
 8005ce4:	9002      	str	r0, [sp, #8]
 8005ce6:	f04f 0300 	mov.w	r3, #0
 8005cea:	f04f 020a 	mov.w	r2, #10
 8005cee:	4639      	mov	r1, r7
 8005cf0:	4648      	mov	r0, r9
 8005cf2:	d107      	bne.n	8005d04 <_dtoa_r+0xadc>
 8005cf4:	f000 f9ca 	bl	800608c <__multadd>
 8005cf8:	4607      	mov	r7, r0
 8005cfa:	4605      	mov	r5, r0
 8005cfc:	9b00      	ldr	r3, [sp, #0]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	e777      	b.n	8005bf4 <_dtoa_r+0x9cc>
 8005d04:	f000 f9c2 	bl	800608c <__multadd>
 8005d08:	4629      	mov	r1, r5
 8005d0a:	4607      	mov	r7, r0
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	220a      	movs	r2, #10
 8005d10:	4648      	mov	r0, r9
 8005d12:	f000 f9bb 	bl	800608c <__multadd>
 8005d16:	4605      	mov	r5, r0
 8005d18:	e7f0      	b.n	8005cfc <_dtoa_r+0xad4>
 8005d1a:	f1bb 0f00 	cmp.w	fp, #0
 8005d1e:	bfcc      	ite	gt
 8005d20:	465e      	movgt	r6, fp
 8005d22:	2601      	movle	r6, #1
 8005d24:	4456      	add	r6, sl
 8005d26:	2700      	movs	r7, #0
 8005d28:	9902      	ldr	r1, [sp, #8]
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	4648      	mov	r0, r9
 8005d30:	f000 fb9a 	bl	8006468 <__lshift>
 8005d34:	4621      	mov	r1, r4
 8005d36:	9002      	str	r0, [sp, #8]
 8005d38:	f000 fc02 	bl	8006540 <__mcmp>
 8005d3c:	2800      	cmp	r0, #0
 8005d3e:	dcb4      	bgt.n	8005caa <_dtoa_r+0xa82>
 8005d40:	d102      	bne.n	8005d48 <_dtoa_r+0xb20>
 8005d42:	9b00      	ldr	r3, [sp, #0]
 8005d44:	07db      	lsls	r3, r3, #31
 8005d46:	d4b0      	bmi.n	8005caa <_dtoa_r+0xa82>
 8005d48:	4633      	mov	r3, r6
 8005d4a:	461e      	mov	r6, r3
 8005d4c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d50:	2a30      	cmp	r2, #48	@ 0x30
 8005d52:	d0fa      	beq.n	8005d4a <_dtoa_r+0xb22>
 8005d54:	e4b5      	b.n	80056c2 <_dtoa_r+0x49a>
 8005d56:	459a      	cmp	sl, r3
 8005d58:	d1a8      	bne.n	8005cac <_dtoa_r+0xa84>
 8005d5a:	2331      	movs	r3, #49	@ 0x31
 8005d5c:	f108 0801 	add.w	r8, r8, #1
 8005d60:	f88a 3000 	strb.w	r3, [sl]
 8005d64:	e4ad      	b.n	80056c2 <_dtoa_r+0x49a>
 8005d66:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d68:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005dc4 <_dtoa_r+0xb9c>
 8005d6c:	b11b      	cbz	r3, 8005d76 <_dtoa_r+0xb4e>
 8005d6e:	f10a 0308 	add.w	r3, sl, #8
 8005d72:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005d74:	6013      	str	r3, [r2, #0]
 8005d76:	4650      	mov	r0, sl
 8005d78:	b017      	add	sp, #92	@ 0x5c
 8005d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d7e:	9b07      	ldr	r3, [sp, #28]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	f77f ae2e 	ble.w	80059e2 <_dtoa_r+0x7ba>
 8005d86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d88:	9308      	str	r3, [sp, #32]
 8005d8a:	2001      	movs	r0, #1
 8005d8c:	e64d      	b.n	8005a2a <_dtoa_r+0x802>
 8005d8e:	f1bb 0f00 	cmp.w	fp, #0
 8005d92:	f77f aed9 	ble.w	8005b48 <_dtoa_r+0x920>
 8005d96:	4656      	mov	r6, sl
 8005d98:	9802      	ldr	r0, [sp, #8]
 8005d9a:	4621      	mov	r1, r4
 8005d9c:	f7ff f9bc 	bl	8005118 <quorem>
 8005da0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005da4:	f806 3b01 	strb.w	r3, [r6], #1
 8005da8:	eba6 020a 	sub.w	r2, r6, sl
 8005dac:	4593      	cmp	fp, r2
 8005dae:	ddb4      	ble.n	8005d1a <_dtoa_r+0xaf2>
 8005db0:	9902      	ldr	r1, [sp, #8]
 8005db2:	2300      	movs	r3, #0
 8005db4:	220a      	movs	r2, #10
 8005db6:	4648      	mov	r0, r9
 8005db8:	f000 f968 	bl	800608c <__multadd>
 8005dbc:	9002      	str	r0, [sp, #8]
 8005dbe:	e7eb      	b.n	8005d98 <_dtoa_r+0xb70>
 8005dc0:	080089b5 	.word	0x080089b5
 8005dc4:	08008939 	.word	0x08008939

08005dc8 <_free_r>:
 8005dc8:	b538      	push	{r3, r4, r5, lr}
 8005dca:	4605      	mov	r5, r0
 8005dcc:	2900      	cmp	r1, #0
 8005dce:	d041      	beq.n	8005e54 <_free_r+0x8c>
 8005dd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dd4:	1f0c      	subs	r4, r1, #4
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	bfb8      	it	lt
 8005dda:	18e4      	addlt	r4, r4, r3
 8005ddc:	f000 f8e8 	bl	8005fb0 <__malloc_lock>
 8005de0:	4a1d      	ldr	r2, [pc, #116]	@ (8005e58 <_free_r+0x90>)
 8005de2:	6813      	ldr	r3, [r2, #0]
 8005de4:	b933      	cbnz	r3, 8005df4 <_free_r+0x2c>
 8005de6:	6063      	str	r3, [r4, #4]
 8005de8:	6014      	str	r4, [r2, #0]
 8005dea:	4628      	mov	r0, r5
 8005dec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005df0:	f000 b8e4 	b.w	8005fbc <__malloc_unlock>
 8005df4:	42a3      	cmp	r3, r4
 8005df6:	d908      	bls.n	8005e0a <_free_r+0x42>
 8005df8:	6820      	ldr	r0, [r4, #0]
 8005dfa:	1821      	adds	r1, r4, r0
 8005dfc:	428b      	cmp	r3, r1
 8005dfe:	bf01      	itttt	eq
 8005e00:	6819      	ldreq	r1, [r3, #0]
 8005e02:	685b      	ldreq	r3, [r3, #4]
 8005e04:	1809      	addeq	r1, r1, r0
 8005e06:	6021      	streq	r1, [r4, #0]
 8005e08:	e7ed      	b.n	8005de6 <_free_r+0x1e>
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	b10b      	cbz	r3, 8005e14 <_free_r+0x4c>
 8005e10:	42a3      	cmp	r3, r4
 8005e12:	d9fa      	bls.n	8005e0a <_free_r+0x42>
 8005e14:	6811      	ldr	r1, [r2, #0]
 8005e16:	1850      	adds	r0, r2, r1
 8005e18:	42a0      	cmp	r0, r4
 8005e1a:	d10b      	bne.n	8005e34 <_free_r+0x6c>
 8005e1c:	6820      	ldr	r0, [r4, #0]
 8005e1e:	4401      	add	r1, r0
 8005e20:	1850      	adds	r0, r2, r1
 8005e22:	4283      	cmp	r3, r0
 8005e24:	6011      	str	r1, [r2, #0]
 8005e26:	d1e0      	bne.n	8005dea <_free_r+0x22>
 8005e28:	6818      	ldr	r0, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	6053      	str	r3, [r2, #4]
 8005e2e:	4408      	add	r0, r1
 8005e30:	6010      	str	r0, [r2, #0]
 8005e32:	e7da      	b.n	8005dea <_free_r+0x22>
 8005e34:	d902      	bls.n	8005e3c <_free_r+0x74>
 8005e36:	230c      	movs	r3, #12
 8005e38:	602b      	str	r3, [r5, #0]
 8005e3a:	e7d6      	b.n	8005dea <_free_r+0x22>
 8005e3c:	6820      	ldr	r0, [r4, #0]
 8005e3e:	1821      	adds	r1, r4, r0
 8005e40:	428b      	cmp	r3, r1
 8005e42:	bf04      	itt	eq
 8005e44:	6819      	ldreq	r1, [r3, #0]
 8005e46:	685b      	ldreq	r3, [r3, #4]
 8005e48:	6063      	str	r3, [r4, #4]
 8005e4a:	bf04      	itt	eq
 8005e4c:	1809      	addeq	r1, r1, r0
 8005e4e:	6021      	streq	r1, [r4, #0]
 8005e50:	6054      	str	r4, [r2, #4]
 8005e52:	e7ca      	b.n	8005dea <_free_r+0x22>
 8005e54:	bd38      	pop	{r3, r4, r5, pc}
 8005e56:	bf00      	nop
 8005e58:	20000504 	.word	0x20000504

08005e5c <malloc>:
 8005e5c:	4b02      	ldr	r3, [pc, #8]	@ (8005e68 <malloc+0xc>)
 8005e5e:	4601      	mov	r1, r0
 8005e60:	6818      	ldr	r0, [r3, #0]
 8005e62:	f000 b825 	b.w	8005eb0 <_malloc_r>
 8005e66:	bf00      	nop
 8005e68:	20000024 	.word	0x20000024

08005e6c <sbrk_aligned>:
 8005e6c:	b570      	push	{r4, r5, r6, lr}
 8005e6e:	4e0f      	ldr	r6, [pc, #60]	@ (8005eac <sbrk_aligned+0x40>)
 8005e70:	460c      	mov	r4, r1
 8005e72:	6831      	ldr	r1, [r6, #0]
 8005e74:	4605      	mov	r5, r0
 8005e76:	b911      	cbnz	r1, 8005e7e <sbrk_aligned+0x12>
 8005e78:	f001 fe04 	bl	8007a84 <_sbrk_r>
 8005e7c:	6030      	str	r0, [r6, #0]
 8005e7e:	4621      	mov	r1, r4
 8005e80:	4628      	mov	r0, r5
 8005e82:	f001 fdff 	bl	8007a84 <_sbrk_r>
 8005e86:	1c43      	adds	r3, r0, #1
 8005e88:	d103      	bne.n	8005e92 <sbrk_aligned+0x26>
 8005e8a:	f04f 34ff 	mov.w	r4, #4294967295
 8005e8e:	4620      	mov	r0, r4
 8005e90:	bd70      	pop	{r4, r5, r6, pc}
 8005e92:	1cc4      	adds	r4, r0, #3
 8005e94:	f024 0403 	bic.w	r4, r4, #3
 8005e98:	42a0      	cmp	r0, r4
 8005e9a:	d0f8      	beq.n	8005e8e <sbrk_aligned+0x22>
 8005e9c:	1a21      	subs	r1, r4, r0
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	f001 fdf0 	bl	8007a84 <_sbrk_r>
 8005ea4:	3001      	adds	r0, #1
 8005ea6:	d1f2      	bne.n	8005e8e <sbrk_aligned+0x22>
 8005ea8:	e7ef      	b.n	8005e8a <sbrk_aligned+0x1e>
 8005eaa:	bf00      	nop
 8005eac:	20000500 	.word	0x20000500

08005eb0 <_malloc_r>:
 8005eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005eb4:	1ccd      	adds	r5, r1, #3
 8005eb6:	f025 0503 	bic.w	r5, r5, #3
 8005eba:	3508      	adds	r5, #8
 8005ebc:	2d0c      	cmp	r5, #12
 8005ebe:	bf38      	it	cc
 8005ec0:	250c      	movcc	r5, #12
 8005ec2:	2d00      	cmp	r5, #0
 8005ec4:	4606      	mov	r6, r0
 8005ec6:	db01      	blt.n	8005ecc <_malloc_r+0x1c>
 8005ec8:	42a9      	cmp	r1, r5
 8005eca:	d904      	bls.n	8005ed6 <_malloc_r+0x26>
 8005ecc:	230c      	movs	r3, #12
 8005ece:	6033      	str	r3, [r6, #0]
 8005ed0:	2000      	movs	r0, #0
 8005ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ed6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005fac <_malloc_r+0xfc>
 8005eda:	f000 f869 	bl	8005fb0 <__malloc_lock>
 8005ede:	f8d8 3000 	ldr.w	r3, [r8]
 8005ee2:	461c      	mov	r4, r3
 8005ee4:	bb44      	cbnz	r4, 8005f38 <_malloc_r+0x88>
 8005ee6:	4629      	mov	r1, r5
 8005ee8:	4630      	mov	r0, r6
 8005eea:	f7ff ffbf 	bl	8005e6c <sbrk_aligned>
 8005eee:	1c43      	adds	r3, r0, #1
 8005ef0:	4604      	mov	r4, r0
 8005ef2:	d158      	bne.n	8005fa6 <_malloc_r+0xf6>
 8005ef4:	f8d8 4000 	ldr.w	r4, [r8]
 8005ef8:	4627      	mov	r7, r4
 8005efa:	2f00      	cmp	r7, #0
 8005efc:	d143      	bne.n	8005f86 <_malloc_r+0xd6>
 8005efe:	2c00      	cmp	r4, #0
 8005f00:	d04b      	beq.n	8005f9a <_malloc_r+0xea>
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	4639      	mov	r1, r7
 8005f06:	4630      	mov	r0, r6
 8005f08:	eb04 0903 	add.w	r9, r4, r3
 8005f0c:	f001 fdba 	bl	8007a84 <_sbrk_r>
 8005f10:	4581      	cmp	r9, r0
 8005f12:	d142      	bne.n	8005f9a <_malloc_r+0xea>
 8005f14:	6821      	ldr	r1, [r4, #0]
 8005f16:	1a6d      	subs	r5, r5, r1
 8005f18:	4629      	mov	r1, r5
 8005f1a:	4630      	mov	r0, r6
 8005f1c:	f7ff ffa6 	bl	8005e6c <sbrk_aligned>
 8005f20:	3001      	adds	r0, #1
 8005f22:	d03a      	beq.n	8005f9a <_malloc_r+0xea>
 8005f24:	6823      	ldr	r3, [r4, #0]
 8005f26:	442b      	add	r3, r5
 8005f28:	6023      	str	r3, [r4, #0]
 8005f2a:	f8d8 3000 	ldr.w	r3, [r8]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	bb62      	cbnz	r2, 8005f8c <_malloc_r+0xdc>
 8005f32:	f8c8 7000 	str.w	r7, [r8]
 8005f36:	e00f      	b.n	8005f58 <_malloc_r+0xa8>
 8005f38:	6822      	ldr	r2, [r4, #0]
 8005f3a:	1b52      	subs	r2, r2, r5
 8005f3c:	d420      	bmi.n	8005f80 <_malloc_r+0xd0>
 8005f3e:	2a0b      	cmp	r2, #11
 8005f40:	d917      	bls.n	8005f72 <_malloc_r+0xc2>
 8005f42:	1961      	adds	r1, r4, r5
 8005f44:	42a3      	cmp	r3, r4
 8005f46:	6025      	str	r5, [r4, #0]
 8005f48:	bf18      	it	ne
 8005f4a:	6059      	strne	r1, [r3, #4]
 8005f4c:	6863      	ldr	r3, [r4, #4]
 8005f4e:	bf08      	it	eq
 8005f50:	f8c8 1000 	streq.w	r1, [r8]
 8005f54:	5162      	str	r2, [r4, r5]
 8005f56:	604b      	str	r3, [r1, #4]
 8005f58:	4630      	mov	r0, r6
 8005f5a:	f000 f82f 	bl	8005fbc <__malloc_unlock>
 8005f5e:	f104 000b 	add.w	r0, r4, #11
 8005f62:	1d23      	adds	r3, r4, #4
 8005f64:	f020 0007 	bic.w	r0, r0, #7
 8005f68:	1ac2      	subs	r2, r0, r3
 8005f6a:	bf1c      	itt	ne
 8005f6c:	1a1b      	subne	r3, r3, r0
 8005f6e:	50a3      	strne	r3, [r4, r2]
 8005f70:	e7af      	b.n	8005ed2 <_malloc_r+0x22>
 8005f72:	6862      	ldr	r2, [r4, #4]
 8005f74:	42a3      	cmp	r3, r4
 8005f76:	bf0c      	ite	eq
 8005f78:	f8c8 2000 	streq.w	r2, [r8]
 8005f7c:	605a      	strne	r2, [r3, #4]
 8005f7e:	e7eb      	b.n	8005f58 <_malloc_r+0xa8>
 8005f80:	4623      	mov	r3, r4
 8005f82:	6864      	ldr	r4, [r4, #4]
 8005f84:	e7ae      	b.n	8005ee4 <_malloc_r+0x34>
 8005f86:	463c      	mov	r4, r7
 8005f88:	687f      	ldr	r7, [r7, #4]
 8005f8a:	e7b6      	b.n	8005efa <_malloc_r+0x4a>
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	42a3      	cmp	r3, r4
 8005f92:	d1fb      	bne.n	8005f8c <_malloc_r+0xdc>
 8005f94:	2300      	movs	r3, #0
 8005f96:	6053      	str	r3, [r2, #4]
 8005f98:	e7de      	b.n	8005f58 <_malloc_r+0xa8>
 8005f9a:	230c      	movs	r3, #12
 8005f9c:	6033      	str	r3, [r6, #0]
 8005f9e:	4630      	mov	r0, r6
 8005fa0:	f000 f80c 	bl	8005fbc <__malloc_unlock>
 8005fa4:	e794      	b.n	8005ed0 <_malloc_r+0x20>
 8005fa6:	6005      	str	r5, [r0, #0]
 8005fa8:	e7d6      	b.n	8005f58 <_malloc_r+0xa8>
 8005faa:	bf00      	nop
 8005fac:	20000504 	.word	0x20000504

08005fb0 <__malloc_lock>:
 8005fb0:	4801      	ldr	r0, [pc, #4]	@ (8005fb8 <__malloc_lock+0x8>)
 8005fb2:	f7ff b8a8 	b.w	8005106 <__retarget_lock_acquire_recursive>
 8005fb6:	bf00      	nop
 8005fb8:	200004fc 	.word	0x200004fc

08005fbc <__malloc_unlock>:
 8005fbc:	4801      	ldr	r0, [pc, #4]	@ (8005fc4 <__malloc_unlock+0x8>)
 8005fbe:	f7ff b8a3 	b.w	8005108 <__retarget_lock_release_recursive>
 8005fc2:	bf00      	nop
 8005fc4:	200004fc 	.word	0x200004fc

08005fc8 <_Balloc>:
 8005fc8:	b570      	push	{r4, r5, r6, lr}
 8005fca:	69c6      	ldr	r6, [r0, #28]
 8005fcc:	4604      	mov	r4, r0
 8005fce:	460d      	mov	r5, r1
 8005fd0:	b976      	cbnz	r6, 8005ff0 <_Balloc+0x28>
 8005fd2:	2010      	movs	r0, #16
 8005fd4:	f7ff ff42 	bl	8005e5c <malloc>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	61e0      	str	r0, [r4, #28]
 8005fdc:	b920      	cbnz	r0, 8005fe8 <_Balloc+0x20>
 8005fde:	4b18      	ldr	r3, [pc, #96]	@ (8006040 <_Balloc+0x78>)
 8005fe0:	4818      	ldr	r0, [pc, #96]	@ (8006044 <_Balloc+0x7c>)
 8005fe2:	216b      	movs	r1, #107	@ 0x6b
 8005fe4:	f001 fd74 	bl	8007ad0 <__assert_func>
 8005fe8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005fec:	6006      	str	r6, [r0, #0]
 8005fee:	60c6      	str	r6, [r0, #12]
 8005ff0:	69e6      	ldr	r6, [r4, #28]
 8005ff2:	68f3      	ldr	r3, [r6, #12]
 8005ff4:	b183      	cbz	r3, 8006018 <_Balloc+0x50>
 8005ff6:	69e3      	ldr	r3, [r4, #28]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005ffe:	b9b8      	cbnz	r0, 8006030 <_Balloc+0x68>
 8006000:	2101      	movs	r1, #1
 8006002:	fa01 f605 	lsl.w	r6, r1, r5
 8006006:	1d72      	adds	r2, r6, #5
 8006008:	0092      	lsls	r2, r2, #2
 800600a:	4620      	mov	r0, r4
 800600c:	f001 fd7e 	bl	8007b0c <_calloc_r>
 8006010:	b160      	cbz	r0, 800602c <_Balloc+0x64>
 8006012:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006016:	e00e      	b.n	8006036 <_Balloc+0x6e>
 8006018:	2221      	movs	r2, #33	@ 0x21
 800601a:	2104      	movs	r1, #4
 800601c:	4620      	mov	r0, r4
 800601e:	f001 fd75 	bl	8007b0c <_calloc_r>
 8006022:	69e3      	ldr	r3, [r4, #28]
 8006024:	60f0      	str	r0, [r6, #12]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1e4      	bne.n	8005ff6 <_Balloc+0x2e>
 800602c:	2000      	movs	r0, #0
 800602e:	bd70      	pop	{r4, r5, r6, pc}
 8006030:	6802      	ldr	r2, [r0, #0]
 8006032:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006036:	2300      	movs	r3, #0
 8006038:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800603c:	e7f7      	b.n	800602e <_Balloc+0x66>
 800603e:	bf00      	nop
 8006040:	08008946 	.word	0x08008946
 8006044:	080089c6 	.word	0x080089c6

08006048 <_Bfree>:
 8006048:	b570      	push	{r4, r5, r6, lr}
 800604a:	69c6      	ldr	r6, [r0, #28]
 800604c:	4605      	mov	r5, r0
 800604e:	460c      	mov	r4, r1
 8006050:	b976      	cbnz	r6, 8006070 <_Bfree+0x28>
 8006052:	2010      	movs	r0, #16
 8006054:	f7ff ff02 	bl	8005e5c <malloc>
 8006058:	4602      	mov	r2, r0
 800605a:	61e8      	str	r0, [r5, #28]
 800605c:	b920      	cbnz	r0, 8006068 <_Bfree+0x20>
 800605e:	4b09      	ldr	r3, [pc, #36]	@ (8006084 <_Bfree+0x3c>)
 8006060:	4809      	ldr	r0, [pc, #36]	@ (8006088 <_Bfree+0x40>)
 8006062:	218f      	movs	r1, #143	@ 0x8f
 8006064:	f001 fd34 	bl	8007ad0 <__assert_func>
 8006068:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800606c:	6006      	str	r6, [r0, #0]
 800606e:	60c6      	str	r6, [r0, #12]
 8006070:	b13c      	cbz	r4, 8006082 <_Bfree+0x3a>
 8006072:	69eb      	ldr	r3, [r5, #28]
 8006074:	6862      	ldr	r2, [r4, #4]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800607c:	6021      	str	r1, [r4, #0]
 800607e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006082:	bd70      	pop	{r4, r5, r6, pc}
 8006084:	08008946 	.word	0x08008946
 8006088:	080089c6 	.word	0x080089c6

0800608c <__multadd>:
 800608c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006090:	690d      	ldr	r5, [r1, #16]
 8006092:	4607      	mov	r7, r0
 8006094:	460c      	mov	r4, r1
 8006096:	461e      	mov	r6, r3
 8006098:	f101 0c14 	add.w	ip, r1, #20
 800609c:	2000      	movs	r0, #0
 800609e:	f8dc 3000 	ldr.w	r3, [ip]
 80060a2:	b299      	uxth	r1, r3
 80060a4:	fb02 6101 	mla	r1, r2, r1, r6
 80060a8:	0c1e      	lsrs	r6, r3, #16
 80060aa:	0c0b      	lsrs	r3, r1, #16
 80060ac:	fb02 3306 	mla	r3, r2, r6, r3
 80060b0:	b289      	uxth	r1, r1
 80060b2:	3001      	adds	r0, #1
 80060b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80060b8:	4285      	cmp	r5, r0
 80060ba:	f84c 1b04 	str.w	r1, [ip], #4
 80060be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80060c2:	dcec      	bgt.n	800609e <__multadd+0x12>
 80060c4:	b30e      	cbz	r6, 800610a <__multadd+0x7e>
 80060c6:	68a3      	ldr	r3, [r4, #8]
 80060c8:	42ab      	cmp	r3, r5
 80060ca:	dc19      	bgt.n	8006100 <__multadd+0x74>
 80060cc:	6861      	ldr	r1, [r4, #4]
 80060ce:	4638      	mov	r0, r7
 80060d0:	3101      	adds	r1, #1
 80060d2:	f7ff ff79 	bl	8005fc8 <_Balloc>
 80060d6:	4680      	mov	r8, r0
 80060d8:	b928      	cbnz	r0, 80060e6 <__multadd+0x5a>
 80060da:	4602      	mov	r2, r0
 80060dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006110 <__multadd+0x84>)
 80060de:	480d      	ldr	r0, [pc, #52]	@ (8006114 <__multadd+0x88>)
 80060e0:	21ba      	movs	r1, #186	@ 0xba
 80060e2:	f001 fcf5 	bl	8007ad0 <__assert_func>
 80060e6:	6922      	ldr	r2, [r4, #16]
 80060e8:	3202      	adds	r2, #2
 80060ea:	f104 010c 	add.w	r1, r4, #12
 80060ee:	0092      	lsls	r2, r2, #2
 80060f0:	300c      	adds	r0, #12
 80060f2:	f001 fcd7 	bl	8007aa4 <memcpy>
 80060f6:	4621      	mov	r1, r4
 80060f8:	4638      	mov	r0, r7
 80060fa:	f7ff ffa5 	bl	8006048 <_Bfree>
 80060fe:	4644      	mov	r4, r8
 8006100:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006104:	3501      	adds	r5, #1
 8006106:	615e      	str	r6, [r3, #20]
 8006108:	6125      	str	r5, [r4, #16]
 800610a:	4620      	mov	r0, r4
 800610c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006110:	080089b5 	.word	0x080089b5
 8006114:	080089c6 	.word	0x080089c6

08006118 <__s2b>:
 8006118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800611c:	460c      	mov	r4, r1
 800611e:	4615      	mov	r5, r2
 8006120:	461f      	mov	r7, r3
 8006122:	2209      	movs	r2, #9
 8006124:	3308      	adds	r3, #8
 8006126:	4606      	mov	r6, r0
 8006128:	fb93 f3f2 	sdiv	r3, r3, r2
 800612c:	2100      	movs	r1, #0
 800612e:	2201      	movs	r2, #1
 8006130:	429a      	cmp	r2, r3
 8006132:	db09      	blt.n	8006148 <__s2b+0x30>
 8006134:	4630      	mov	r0, r6
 8006136:	f7ff ff47 	bl	8005fc8 <_Balloc>
 800613a:	b940      	cbnz	r0, 800614e <__s2b+0x36>
 800613c:	4602      	mov	r2, r0
 800613e:	4b19      	ldr	r3, [pc, #100]	@ (80061a4 <__s2b+0x8c>)
 8006140:	4819      	ldr	r0, [pc, #100]	@ (80061a8 <__s2b+0x90>)
 8006142:	21d3      	movs	r1, #211	@ 0xd3
 8006144:	f001 fcc4 	bl	8007ad0 <__assert_func>
 8006148:	0052      	lsls	r2, r2, #1
 800614a:	3101      	adds	r1, #1
 800614c:	e7f0      	b.n	8006130 <__s2b+0x18>
 800614e:	9b08      	ldr	r3, [sp, #32]
 8006150:	6143      	str	r3, [r0, #20]
 8006152:	2d09      	cmp	r5, #9
 8006154:	f04f 0301 	mov.w	r3, #1
 8006158:	6103      	str	r3, [r0, #16]
 800615a:	dd16      	ble.n	800618a <__s2b+0x72>
 800615c:	f104 0909 	add.w	r9, r4, #9
 8006160:	46c8      	mov	r8, r9
 8006162:	442c      	add	r4, r5
 8006164:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006168:	4601      	mov	r1, r0
 800616a:	3b30      	subs	r3, #48	@ 0x30
 800616c:	220a      	movs	r2, #10
 800616e:	4630      	mov	r0, r6
 8006170:	f7ff ff8c 	bl	800608c <__multadd>
 8006174:	45a0      	cmp	r8, r4
 8006176:	d1f5      	bne.n	8006164 <__s2b+0x4c>
 8006178:	f1a5 0408 	sub.w	r4, r5, #8
 800617c:	444c      	add	r4, r9
 800617e:	1b2d      	subs	r5, r5, r4
 8006180:	1963      	adds	r3, r4, r5
 8006182:	42bb      	cmp	r3, r7
 8006184:	db04      	blt.n	8006190 <__s2b+0x78>
 8006186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800618a:	340a      	adds	r4, #10
 800618c:	2509      	movs	r5, #9
 800618e:	e7f6      	b.n	800617e <__s2b+0x66>
 8006190:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006194:	4601      	mov	r1, r0
 8006196:	3b30      	subs	r3, #48	@ 0x30
 8006198:	220a      	movs	r2, #10
 800619a:	4630      	mov	r0, r6
 800619c:	f7ff ff76 	bl	800608c <__multadd>
 80061a0:	e7ee      	b.n	8006180 <__s2b+0x68>
 80061a2:	bf00      	nop
 80061a4:	080089b5 	.word	0x080089b5
 80061a8:	080089c6 	.word	0x080089c6

080061ac <__hi0bits>:
 80061ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80061b0:	4603      	mov	r3, r0
 80061b2:	bf36      	itet	cc
 80061b4:	0403      	lslcc	r3, r0, #16
 80061b6:	2000      	movcs	r0, #0
 80061b8:	2010      	movcc	r0, #16
 80061ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80061be:	bf3c      	itt	cc
 80061c0:	021b      	lslcc	r3, r3, #8
 80061c2:	3008      	addcc	r0, #8
 80061c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061c8:	bf3c      	itt	cc
 80061ca:	011b      	lslcc	r3, r3, #4
 80061cc:	3004      	addcc	r0, #4
 80061ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061d2:	bf3c      	itt	cc
 80061d4:	009b      	lslcc	r3, r3, #2
 80061d6:	3002      	addcc	r0, #2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	db05      	blt.n	80061e8 <__hi0bits+0x3c>
 80061dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80061e0:	f100 0001 	add.w	r0, r0, #1
 80061e4:	bf08      	it	eq
 80061e6:	2020      	moveq	r0, #32
 80061e8:	4770      	bx	lr

080061ea <__lo0bits>:
 80061ea:	6803      	ldr	r3, [r0, #0]
 80061ec:	4602      	mov	r2, r0
 80061ee:	f013 0007 	ands.w	r0, r3, #7
 80061f2:	d00b      	beq.n	800620c <__lo0bits+0x22>
 80061f4:	07d9      	lsls	r1, r3, #31
 80061f6:	d421      	bmi.n	800623c <__lo0bits+0x52>
 80061f8:	0798      	lsls	r0, r3, #30
 80061fa:	bf49      	itett	mi
 80061fc:	085b      	lsrmi	r3, r3, #1
 80061fe:	089b      	lsrpl	r3, r3, #2
 8006200:	2001      	movmi	r0, #1
 8006202:	6013      	strmi	r3, [r2, #0]
 8006204:	bf5c      	itt	pl
 8006206:	6013      	strpl	r3, [r2, #0]
 8006208:	2002      	movpl	r0, #2
 800620a:	4770      	bx	lr
 800620c:	b299      	uxth	r1, r3
 800620e:	b909      	cbnz	r1, 8006214 <__lo0bits+0x2a>
 8006210:	0c1b      	lsrs	r3, r3, #16
 8006212:	2010      	movs	r0, #16
 8006214:	b2d9      	uxtb	r1, r3
 8006216:	b909      	cbnz	r1, 800621c <__lo0bits+0x32>
 8006218:	3008      	adds	r0, #8
 800621a:	0a1b      	lsrs	r3, r3, #8
 800621c:	0719      	lsls	r1, r3, #28
 800621e:	bf04      	itt	eq
 8006220:	091b      	lsreq	r3, r3, #4
 8006222:	3004      	addeq	r0, #4
 8006224:	0799      	lsls	r1, r3, #30
 8006226:	bf04      	itt	eq
 8006228:	089b      	lsreq	r3, r3, #2
 800622a:	3002      	addeq	r0, #2
 800622c:	07d9      	lsls	r1, r3, #31
 800622e:	d403      	bmi.n	8006238 <__lo0bits+0x4e>
 8006230:	085b      	lsrs	r3, r3, #1
 8006232:	f100 0001 	add.w	r0, r0, #1
 8006236:	d003      	beq.n	8006240 <__lo0bits+0x56>
 8006238:	6013      	str	r3, [r2, #0]
 800623a:	4770      	bx	lr
 800623c:	2000      	movs	r0, #0
 800623e:	4770      	bx	lr
 8006240:	2020      	movs	r0, #32
 8006242:	4770      	bx	lr

08006244 <__i2b>:
 8006244:	b510      	push	{r4, lr}
 8006246:	460c      	mov	r4, r1
 8006248:	2101      	movs	r1, #1
 800624a:	f7ff febd 	bl	8005fc8 <_Balloc>
 800624e:	4602      	mov	r2, r0
 8006250:	b928      	cbnz	r0, 800625e <__i2b+0x1a>
 8006252:	4b05      	ldr	r3, [pc, #20]	@ (8006268 <__i2b+0x24>)
 8006254:	4805      	ldr	r0, [pc, #20]	@ (800626c <__i2b+0x28>)
 8006256:	f240 1145 	movw	r1, #325	@ 0x145
 800625a:	f001 fc39 	bl	8007ad0 <__assert_func>
 800625e:	2301      	movs	r3, #1
 8006260:	6144      	str	r4, [r0, #20]
 8006262:	6103      	str	r3, [r0, #16]
 8006264:	bd10      	pop	{r4, pc}
 8006266:	bf00      	nop
 8006268:	080089b5 	.word	0x080089b5
 800626c:	080089c6 	.word	0x080089c6

08006270 <__multiply>:
 8006270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006274:	4617      	mov	r7, r2
 8006276:	690a      	ldr	r2, [r1, #16]
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	429a      	cmp	r2, r3
 800627c:	bfa8      	it	ge
 800627e:	463b      	movge	r3, r7
 8006280:	4689      	mov	r9, r1
 8006282:	bfa4      	itt	ge
 8006284:	460f      	movge	r7, r1
 8006286:	4699      	movge	r9, r3
 8006288:	693d      	ldr	r5, [r7, #16]
 800628a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	6879      	ldr	r1, [r7, #4]
 8006292:	eb05 060a 	add.w	r6, r5, sl
 8006296:	42b3      	cmp	r3, r6
 8006298:	b085      	sub	sp, #20
 800629a:	bfb8      	it	lt
 800629c:	3101      	addlt	r1, #1
 800629e:	f7ff fe93 	bl	8005fc8 <_Balloc>
 80062a2:	b930      	cbnz	r0, 80062b2 <__multiply+0x42>
 80062a4:	4602      	mov	r2, r0
 80062a6:	4b41      	ldr	r3, [pc, #260]	@ (80063ac <__multiply+0x13c>)
 80062a8:	4841      	ldr	r0, [pc, #260]	@ (80063b0 <__multiply+0x140>)
 80062aa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80062ae:	f001 fc0f 	bl	8007ad0 <__assert_func>
 80062b2:	f100 0414 	add.w	r4, r0, #20
 80062b6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80062ba:	4623      	mov	r3, r4
 80062bc:	2200      	movs	r2, #0
 80062be:	4573      	cmp	r3, lr
 80062c0:	d320      	bcc.n	8006304 <__multiply+0x94>
 80062c2:	f107 0814 	add.w	r8, r7, #20
 80062c6:	f109 0114 	add.w	r1, r9, #20
 80062ca:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80062ce:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80062d2:	9302      	str	r3, [sp, #8]
 80062d4:	1beb      	subs	r3, r5, r7
 80062d6:	3b15      	subs	r3, #21
 80062d8:	f023 0303 	bic.w	r3, r3, #3
 80062dc:	3304      	adds	r3, #4
 80062de:	3715      	adds	r7, #21
 80062e0:	42bd      	cmp	r5, r7
 80062e2:	bf38      	it	cc
 80062e4:	2304      	movcc	r3, #4
 80062e6:	9301      	str	r3, [sp, #4]
 80062e8:	9b02      	ldr	r3, [sp, #8]
 80062ea:	9103      	str	r1, [sp, #12]
 80062ec:	428b      	cmp	r3, r1
 80062ee:	d80c      	bhi.n	800630a <__multiply+0x9a>
 80062f0:	2e00      	cmp	r6, #0
 80062f2:	dd03      	ble.n	80062fc <__multiply+0x8c>
 80062f4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d055      	beq.n	80063a8 <__multiply+0x138>
 80062fc:	6106      	str	r6, [r0, #16]
 80062fe:	b005      	add	sp, #20
 8006300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006304:	f843 2b04 	str.w	r2, [r3], #4
 8006308:	e7d9      	b.n	80062be <__multiply+0x4e>
 800630a:	f8b1 a000 	ldrh.w	sl, [r1]
 800630e:	f1ba 0f00 	cmp.w	sl, #0
 8006312:	d01f      	beq.n	8006354 <__multiply+0xe4>
 8006314:	46c4      	mov	ip, r8
 8006316:	46a1      	mov	r9, r4
 8006318:	2700      	movs	r7, #0
 800631a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800631e:	f8d9 3000 	ldr.w	r3, [r9]
 8006322:	fa1f fb82 	uxth.w	fp, r2
 8006326:	b29b      	uxth	r3, r3
 8006328:	fb0a 330b 	mla	r3, sl, fp, r3
 800632c:	443b      	add	r3, r7
 800632e:	f8d9 7000 	ldr.w	r7, [r9]
 8006332:	0c12      	lsrs	r2, r2, #16
 8006334:	0c3f      	lsrs	r7, r7, #16
 8006336:	fb0a 7202 	mla	r2, sl, r2, r7
 800633a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800633e:	b29b      	uxth	r3, r3
 8006340:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006344:	4565      	cmp	r5, ip
 8006346:	f849 3b04 	str.w	r3, [r9], #4
 800634a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800634e:	d8e4      	bhi.n	800631a <__multiply+0xaa>
 8006350:	9b01      	ldr	r3, [sp, #4]
 8006352:	50e7      	str	r7, [r4, r3]
 8006354:	9b03      	ldr	r3, [sp, #12]
 8006356:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800635a:	3104      	adds	r1, #4
 800635c:	f1b9 0f00 	cmp.w	r9, #0
 8006360:	d020      	beq.n	80063a4 <__multiply+0x134>
 8006362:	6823      	ldr	r3, [r4, #0]
 8006364:	4647      	mov	r7, r8
 8006366:	46a4      	mov	ip, r4
 8006368:	f04f 0a00 	mov.w	sl, #0
 800636c:	f8b7 b000 	ldrh.w	fp, [r7]
 8006370:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006374:	fb09 220b 	mla	r2, r9, fp, r2
 8006378:	4452      	add	r2, sl
 800637a:	b29b      	uxth	r3, r3
 800637c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006380:	f84c 3b04 	str.w	r3, [ip], #4
 8006384:	f857 3b04 	ldr.w	r3, [r7], #4
 8006388:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800638c:	f8bc 3000 	ldrh.w	r3, [ip]
 8006390:	fb09 330a 	mla	r3, r9, sl, r3
 8006394:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006398:	42bd      	cmp	r5, r7
 800639a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800639e:	d8e5      	bhi.n	800636c <__multiply+0xfc>
 80063a0:	9a01      	ldr	r2, [sp, #4]
 80063a2:	50a3      	str	r3, [r4, r2]
 80063a4:	3404      	adds	r4, #4
 80063a6:	e79f      	b.n	80062e8 <__multiply+0x78>
 80063a8:	3e01      	subs	r6, #1
 80063aa:	e7a1      	b.n	80062f0 <__multiply+0x80>
 80063ac:	080089b5 	.word	0x080089b5
 80063b0:	080089c6 	.word	0x080089c6

080063b4 <__pow5mult>:
 80063b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063b8:	4615      	mov	r5, r2
 80063ba:	f012 0203 	ands.w	r2, r2, #3
 80063be:	4607      	mov	r7, r0
 80063c0:	460e      	mov	r6, r1
 80063c2:	d007      	beq.n	80063d4 <__pow5mult+0x20>
 80063c4:	4c25      	ldr	r4, [pc, #148]	@ (800645c <__pow5mult+0xa8>)
 80063c6:	3a01      	subs	r2, #1
 80063c8:	2300      	movs	r3, #0
 80063ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80063ce:	f7ff fe5d 	bl	800608c <__multadd>
 80063d2:	4606      	mov	r6, r0
 80063d4:	10ad      	asrs	r5, r5, #2
 80063d6:	d03d      	beq.n	8006454 <__pow5mult+0xa0>
 80063d8:	69fc      	ldr	r4, [r7, #28]
 80063da:	b97c      	cbnz	r4, 80063fc <__pow5mult+0x48>
 80063dc:	2010      	movs	r0, #16
 80063de:	f7ff fd3d 	bl	8005e5c <malloc>
 80063e2:	4602      	mov	r2, r0
 80063e4:	61f8      	str	r0, [r7, #28]
 80063e6:	b928      	cbnz	r0, 80063f4 <__pow5mult+0x40>
 80063e8:	4b1d      	ldr	r3, [pc, #116]	@ (8006460 <__pow5mult+0xac>)
 80063ea:	481e      	ldr	r0, [pc, #120]	@ (8006464 <__pow5mult+0xb0>)
 80063ec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80063f0:	f001 fb6e 	bl	8007ad0 <__assert_func>
 80063f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80063f8:	6004      	str	r4, [r0, #0]
 80063fa:	60c4      	str	r4, [r0, #12]
 80063fc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006400:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006404:	b94c      	cbnz	r4, 800641a <__pow5mult+0x66>
 8006406:	f240 2171 	movw	r1, #625	@ 0x271
 800640a:	4638      	mov	r0, r7
 800640c:	f7ff ff1a 	bl	8006244 <__i2b>
 8006410:	2300      	movs	r3, #0
 8006412:	f8c8 0008 	str.w	r0, [r8, #8]
 8006416:	4604      	mov	r4, r0
 8006418:	6003      	str	r3, [r0, #0]
 800641a:	f04f 0900 	mov.w	r9, #0
 800641e:	07eb      	lsls	r3, r5, #31
 8006420:	d50a      	bpl.n	8006438 <__pow5mult+0x84>
 8006422:	4631      	mov	r1, r6
 8006424:	4622      	mov	r2, r4
 8006426:	4638      	mov	r0, r7
 8006428:	f7ff ff22 	bl	8006270 <__multiply>
 800642c:	4631      	mov	r1, r6
 800642e:	4680      	mov	r8, r0
 8006430:	4638      	mov	r0, r7
 8006432:	f7ff fe09 	bl	8006048 <_Bfree>
 8006436:	4646      	mov	r6, r8
 8006438:	106d      	asrs	r5, r5, #1
 800643a:	d00b      	beq.n	8006454 <__pow5mult+0xa0>
 800643c:	6820      	ldr	r0, [r4, #0]
 800643e:	b938      	cbnz	r0, 8006450 <__pow5mult+0x9c>
 8006440:	4622      	mov	r2, r4
 8006442:	4621      	mov	r1, r4
 8006444:	4638      	mov	r0, r7
 8006446:	f7ff ff13 	bl	8006270 <__multiply>
 800644a:	6020      	str	r0, [r4, #0]
 800644c:	f8c0 9000 	str.w	r9, [r0]
 8006450:	4604      	mov	r4, r0
 8006452:	e7e4      	b.n	800641e <__pow5mult+0x6a>
 8006454:	4630      	mov	r0, r6
 8006456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800645a:	bf00      	nop
 800645c:	08008ad8 	.word	0x08008ad8
 8006460:	08008946 	.word	0x08008946
 8006464:	080089c6 	.word	0x080089c6

08006468 <__lshift>:
 8006468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800646c:	460c      	mov	r4, r1
 800646e:	6849      	ldr	r1, [r1, #4]
 8006470:	6923      	ldr	r3, [r4, #16]
 8006472:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006476:	68a3      	ldr	r3, [r4, #8]
 8006478:	4607      	mov	r7, r0
 800647a:	4691      	mov	r9, r2
 800647c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006480:	f108 0601 	add.w	r6, r8, #1
 8006484:	42b3      	cmp	r3, r6
 8006486:	db0b      	blt.n	80064a0 <__lshift+0x38>
 8006488:	4638      	mov	r0, r7
 800648a:	f7ff fd9d 	bl	8005fc8 <_Balloc>
 800648e:	4605      	mov	r5, r0
 8006490:	b948      	cbnz	r0, 80064a6 <__lshift+0x3e>
 8006492:	4602      	mov	r2, r0
 8006494:	4b28      	ldr	r3, [pc, #160]	@ (8006538 <__lshift+0xd0>)
 8006496:	4829      	ldr	r0, [pc, #164]	@ (800653c <__lshift+0xd4>)
 8006498:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800649c:	f001 fb18 	bl	8007ad0 <__assert_func>
 80064a0:	3101      	adds	r1, #1
 80064a2:	005b      	lsls	r3, r3, #1
 80064a4:	e7ee      	b.n	8006484 <__lshift+0x1c>
 80064a6:	2300      	movs	r3, #0
 80064a8:	f100 0114 	add.w	r1, r0, #20
 80064ac:	f100 0210 	add.w	r2, r0, #16
 80064b0:	4618      	mov	r0, r3
 80064b2:	4553      	cmp	r3, sl
 80064b4:	db33      	blt.n	800651e <__lshift+0xb6>
 80064b6:	6920      	ldr	r0, [r4, #16]
 80064b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80064bc:	f104 0314 	add.w	r3, r4, #20
 80064c0:	f019 091f 	ands.w	r9, r9, #31
 80064c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80064c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80064cc:	d02b      	beq.n	8006526 <__lshift+0xbe>
 80064ce:	f1c9 0e20 	rsb	lr, r9, #32
 80064d2:	468a      	mov	sl, r1
 80064d4:	2200      	movs	r2, #0
 80064d6:	6818      	ldr	r0, [r3, #0]
 80064d8:	fa00 f009 	lsl.w	r0, r0, r9
 80064dc:	4310      	orrs	r0, r2
 80064de:	f84a 0b04 	str.w	r0, [sl], #4
 80064e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80064e6:	459c      	cmp	ip, r3
 80064e8:	fa22 f20e 	lsr.w	r2, r2, lr
 80064ec:	d8f3      	bhi.n	80064d6 <__lshift+0x6e>
 80064ee:	ebac 0304 	sub.w	r3, ip, r4
 80064f2:	3b15      	subs	r3, #21
 80064f4:	f023 0303 	bic.w	r3, r3, #3
 80064f8:	3304      	adds	r3, #4
 80064fa:	f104 0015 	add.w	r0, r4, #21
 80064fe:	4560      	cmp	r0, ip
 8006500:	bf88      	it	hi
 8006502:	2304      	movhi	r3, #4
 8006504:	50ca      	str	r2, [r1, r3]
 8006506:	b10a      	cbz	r2, 800650c <__lshift+0xa4>
 8006508:	f108 0602 	add.w	r6, r8, #2
 800650c:	3e01      	subs	r6, #1
 800650e:	4638      	mov	r0, r7
 8006510:	612e      	str	r6, [r5, #16]
 8006512:	4621      	mov	r1, r4
 8006514:	f7ff fd98 	bl	8006048 <_Bfree>
 8006518:	4628      	mov	r0, r5
 800651a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800651e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006522:	3301      	adds	r3, #1
 8006524:	e7c5      	b.n	80064b2 <__lshift+0x4a>
 8006526:	3904      	subs	r1, #4
 8006528:	f853 2b04 	ldr.w	r2, [r3], #4
 800652c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006530:	459c      	cmp	ip, r3
 8006532:	d8f9      	bhi.n	8006528 <__lshift+0xc0>
 8006534:	e7ea      	b.n	800650c <__lshift+0xa4>
 8006536:	bf00      	nop
 8006538:	080089b5 	.word	0x080089b5
 800653c:	080089c6 	.word	0x080089c6

08006540 <__mcmp>:
 8006540:	690a      	ldr	r2, [r1, #16]
 8006542:	4603      	mov	r3, r0
 8006544:	6900      	ldr	r0, [r0, #16]
 8006546:	1a80      	subs	r0, r0, r2
 8006548:	b530      	push	{r4, r5, lr}
 800654a:	d10e      	bne.n	800656a <__mcmp+0x2a>
 800654c:	3314      	adds	r3, #20
 800654e:	3114      	adds	r1, #20
 8006550:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006554:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006558:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800655c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006560:	4295      	cmp	r5, r2
 8006562:	d003      	beq.n	800656c <__mcmp+0x2c>
 8006564:	d205      	bcs.n	8006572 <__mcmp+0x32>
 8006566:	f04f 30ff 	mov.w	r0, #4294967295
 800656a:	bd30      	pop	{r4, r5, pc}
 800656c:	42a3      	cmp	r3, r4
 800656e:	d3f3      	bcc.n	8006558 <__mcmp+0x18>
 8006570:	e7fb      	b.n	800656a <__mcmp+0x2a>
 8006572:	2001      	movs	r0, #1
 8006574:	e7f9      	b.n	800656a <__mcmp+0x2a>
	...

08006578 <__mdiff>:
 8006578:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800657c:	4689      	mov	r9, r1
 800657e:	4606      	mov	r6, r0
 8006580:	4611      	mov	r1, r2
 8006582:	4648      	mov	r0, r9
 8006584:	4614      	mov	r4, r2
 8006586:	f7ff ffdb 	bl	8006540 <__mcmp>
 800658a:	1e05      	subs	r5, r0, #0
 800658c:	d112      	bne.n	80065b4 <__mdiff+0x3c>
 800658e:	4629      	mov	r1, r5
 8006590:	4630      	mov	r0, r6
 8006592:	f7ff fd19 	bl	8005fc8 <_Balloc>
 8006596:	4602      	mov	r2, r0
 8006598:	b928      	cbnz	r0, 80065a6 <__mdiff+0x2e>
 800659a:	4b3f      	ldr	r3, [pc, #252]	@ (8006698 <__mdiff+0x120>)
 800659c:	f240 2137 	movw	r1, #567	@ 0x237
 80065a0:	483e      	ldr	r0, [pc, #248]	@ (800669c <__mdiff+0x124>)
 80065a2:	f001 fa95 	bl	8007ad0 <__assert_func>
 80065a6:	2301      	movs	r3, #1
 80065a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80065ac:	4610      	mov	r0, r2
 80065ae:	b003      	add	sp, #12
 80065b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065b4:	bfbc      	itt	lt
 80065b6:	464b      	movlt	r3, r9
 80065b8:	46a1      	movlt	r9, r4
 80065ba:	4630      	mov	r0, r6
 80065bc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80065c0:	bfba      	itte	lt
 80065c2:	461c      	movlt	r4, r3
 80065c4:	2501      	movlt	r5, #1
 80065c6:	2500      	movge	r5, #0
 80065c8:	f7ff fcfe 	bl	8005fc8 <_Balloc>
 80065cc:	4602      	mov	r2, r0
 80065ce:	b918      	cbnz	r0, 80065d8 <__mdiff+0x60>
 80065d0:	4b31      	ldr	r3, [pc, #196]	@ (8006698 <__mdiff+0x120>)
 80065d2:	f240 2145 	movw	r1, #581	@ 0x245
 80065d6:	e7e3      	b.n	80065a0 <__mdiff+0x28>
 80065d8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80065dc:	6926      	ldr	r6, [r4, #16]
 80065de:	60c5      	str	r5, [r0, #12]
 80065e0:	f109 0310 	add.w	r3, r9, #16
 80065e4:	f109 0514 	add.w	r5, r9, #20
 80065e8:	f104 0e14 	add.w	lr, r4, #20
 80065ec:	f100 0b14 	add.w	fp, r0, #20
 80065f0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80065f4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80065f8:	9301      	str	r3, [sp, #4]
 80065fa:	46d9      	mov	r9, fp
 80065fc:	f04f 0c00 	mov.w	ip, #0
 8006600:	9b01      	ldr	r3, [sp, #4]
 8006602:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006606:	f853 af04 	ldr.w	sl, [r3, #4]!
 800660a:	9301      	str	r3, [sp, #4]
 800660c:	fa1f f38a 	uxth.w	r3, sl
 8006610:	4619      	mov	r1, r3
 8006612:	b283      	uxth	r3, r0
 8006614:	1acb      	subs	r3, r1, r3
 8006616:	0c00      	lsrs	r0, r0, #16
 8006618:	4463      	add	r3, ip
 800661a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800661e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006622:	b29b      	uxth	r3, r3
 8006624:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006628:	4576      	cmp	r6, lr
 800662a:	f849 3b04 	str.w	r3, [r9], #4
 800662e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006632:	d8e5      	bhi.n	8006600 <__mdiff+0x88>
 8006634:	1b33      	subs	r3, r6, r4
 8006636:	3b15      	subs	r3, #21
 8006638:	f023 0303 	bic.w	r3, r3, #3
 800663c:	3415      	adds	r4, #21
 800663e:	3304      	adds	r3, #4
 8006640:	42a6      	cmp	r6, r4
 8006642:	bf38      	it	cc
 8006644:	2304      	movcc	r3, #4
 8006646:	441d      	add	r5, r3
 8006648:	445b      	add	r3, fp
 800664a:	461e      	mov	r6, r3
 800664c:	462c      	mov	r4, r5
 800664e:	4544      	cmp	r4, r8
 8006650:	d30e      	bcc.n	8006670 <__mdiff+0xf8>
 8006652:	f108 0103 	add.w	r1, r8, #3
 8006656:	1b49      	subs	r1, r1, r5
 8006658:	f021 0103 	bic.w	r1, r1, #3
 800665c:	3d03      	subs	r5, #3
 800665e:	45a8      	cmp	r8, r5
 8006660:	bf38      	it	cc
 8006662:	2100      	movcc	r1, #0
 8006664:	440b      	add	r3, r1
 8006666:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800666a:	b191      	cbz	r1, 8006692 <__mdiff+0x11a>
 800666c:	6117      	str	r7, [r2, #16]
 800666e:	e79d      	b.n	80065ac <__mdiff+0x34>
 8006670:	f854 1b04 	ldr.w	r1, [r4], #4
 8006674:	46e6      	mov	lr, ip
 8006676:	0c08      	lsrs	r0, r1, #16
 8006678:	fa1c fc81 	uxtah	ip, ip, r1
 800667c:	4471      	add	r1, lr
 800667e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006682:	b289      	uxth	r1, r1
 8006684:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006688:	f846 1b04 	str.w	r1, [r6], #4
 800668c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006690:	e7dd      	b.n	800664e <__mdiff+0xd6>
 8006692:	3f01      	subs	r7, #1
 8006694:	e7e7      	b.n	8006666 <__mdiff+0xee>
 8006696:	bf00      	nop
 8006698:	080089b5 	.word	0x080089b5
 800669c:	080089c6 	.word	0x080089c6

080066a0 <__ulp>:
 80066a0:	b082      	sub	sp, #8
 80066a2:	ed8d 0b00 	vstr	d0, [sp]
 80066a6:	9a01      	ldr	r2, [sp, #4]
 80066a8:	4b0f      	ldr	r3, [pc, #60]	@ (80066e8 <__ulp+0x48>)
 80066aa:	4013      	ands	r3, r2
 80066ac:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	dc08      	bgt.n	80066c6 <__ulp+0x26>
 80066b4:	425b      	negs	r3, r3
 80066b6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80066ba:	ea4f 5223 	mov.w	r2, r3, asr #20
 80066be:	da04      	bge.n	80066ca <__ulp+0x2a>
 80066c0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80066c4:	4113      	asrs	r3, r2
 80066c6:	2200      	movs	r2, #0
 80066c8:	e008      	b.n	80066dc <__ulp+0x3c>
 80066ca:	f1a2 0314 	sub.w	r3, r2, #20
 80066ce:	2b1e      	cmp	r3, #30
 80066d0:	bfda      	itte	le
 80066d2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80066d6:	40da      	lsrle	r2, r3
 80066d8:	2201      	movgt	r2, #1
 80066da:	2300      	movs	r3, #0
 80066dc:	4619      	mov	r1, r3
 80066de:	4610      	mov	r0, r2
 80066e0:	ec41 0b10 	vmov	d0, r0, r1
 80066e4:	b002      	add	sp, #8
 80066e6:	4770      	bx	lr
 80066e8:	7ff00000 	.word	0x7ff00000

080066ec <__b2d>:
 80066ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f0:	6906      	ldr	r6, [r0, #16]
 80066f2:	f100 0814 	add.w	r8, r0, #20
 80066f6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80066fa:	1f37      	subs	r7, r6, #4
 80066fc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006700:	4610      	mov	r0, r2
 8006702:	f7ff fd53 	bl	80061ac <__hi0bits>
 8006706:	f1c0 0320 	rsb	r3, r0, #32
 800670a:	280a      	cmp	r0, #10
 800670c:	600b      	str	r3, [r1, #0]
 800670e:	491b      	ldr	r1, [pc, #108]	@ (800677c <__b2d+0x90>)
 8006710:	dc15      	bgt.n	800673e <__b2d+0x52>
 8006712:	f1c0 0c0b 	rsb	ip, r0, #11
 8006716:	fa22 f30c 	lsr.w	r3, r2, ip
 800671a:	45b8      	cmp	r8, r7
 800671c:	ea43 0501 	orr.w	r5, r3, r1
 8006720:	bf34      	ite	cc
 8006722:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006726:	2300      	movcs	r3, #0
 8006728:	3015      	adds	r0, #21
 800672a:	fa02 f000 	lsl.w	r0, r2, r0
 800672e:	fa23 f30c 	lsr.w	r3, r3, ip
 8006732:	4303      	orrs	r3, r0
 8006734:	461c      	mov	r4, r3
 8006736:	ec45 4b10 	vmov	d0, r4, r5
 800673a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800673e:	45b8      	cmp	r8, r7
 8006740:	bf3a      	itte	cc
 8006742:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006746:	f1a6 0708 	subcc.w	r7, r6, #8
 800674a:	2300      	movcs	r3, #0
 800674c:	380b      	subs	r0, #11
 800674e:	d012      	beq.n	8006776 <__b2d+0x8a>
 8006750:	f1c0 0120 	rsb	r1, r0, #32
 8006754:	fa23 f401 	lsr.w	r4, r3, r1
 8006758:	4082      	lsls	r2, r0
 800675a:	4322      	orrs	r2, r4
 800675c:	4547      	cmp	r7, r8
 800675e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8006762:	bf8c      	ite	hi
 8006764:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006768:	2200      	movls	r2, #0
 800676a:	4083      	lsls	r3, r0
 800676c:	40ca      	lsrs	r2, r1
 800676e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006772:	4313      	orrs	r3, r2
 8006774:	e7de      	b.n	8006734 <__b2d+0x48>
 8006776:	ea42 0501 	orr.w	r5, r2, r1
 800677a:	e7db      	b.n	8006734 <__b2d+0x48>
 800677c:	3ff00000 	.word	0x3ff00000

08006780 <__d2b>:
 8006780:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006784:	460f      	mov	r7, r1
 8006786:	2101      	movs	r1, #1
 8006788:	ec59 8b10 	vmov	r8, r9, d0
 800678c:	4616      	mov	r6, r2
 800678e:	f7ff fc1b 	bl	8005fc8 <_Balloc>
 8006792:	4604      	mov	r4, r0
 8006794:	b930      	cbnz	r0, 80067a4 <__d2b+0x24>
 8006796:	4602      	mov	r2, r0
 8006798:	4b23      	ldr	r3, [pc, #140]	@ (8006828 <__d2b+0xa8>)
 800679a:	4824      	ldr	r0, [pc, #144]	@ (800682c <__d2b+0xac>)
 800679c:	f240 310f 	movw	r1, #783	@ 0x30f
 80067a0:	f001 f996 	bl	8007ad0 <__assert_func>
 80067a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80067a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80067ac:	b10d      	cbz	r5, 80067b2 <__d2b+0x32>
 80067ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067b2:	9301      	str	r3, [sp, #4]
 80067b4:	f1b8 0300 	subs.w	r3, r8, #0
 80067b8:	d023      	beq.n	8006802 <__d2b+0x82>
 80067ba:	4668      	mov	r0, sp
 80067bc:	9300      	str	r3, [sp, #0]
 80067be:	f7ff fd14 	bl	80061ea <__lo0bits>
 80067c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80067c6:	b1d0      	cbz	r0, 80067fe <__d2b+0x7e>
 80067c8:	f1c0 0320 	rsb	r3, r0, #32
 80067cc:	fa02 f303 	lsl.w	r3, r2, r3
 80067d0:	430b      	orrs	r3, r1
 80067d2:	40c2      	lsrs	r2, r0
 80067d4:	6163      	str	r3, [r4, #20]
 80067d6:	9201      	str	r2, [sp, #4]
 80067d8:	9b01      	ldr	r3, [sp, #4]
 80067da:	61a3      	str	r3, [r4, #24]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	bf0c      	ite	eq
 80067e0:	2201      	moveq	r2, #1
 80067e2:	2202      	movne	r2, #2
 80067e4:	6122      	str	r2, [r4, #16]
 80067e6:	b1a5      	cbz	r5, 8006812 <__d2b+0x92>
 80067e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80067ec:	4405      	add	r5, r0
 80067ee:	603d      	str	r5, [r7, #0]
 80067f0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80067f4:	6030      	str	r0, [r6, #0]
 80067f6:	4620      	mov	r0, r4
 80067f8:	b003      	add	sp, #12
 80067fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80067fe:	6161      	str	r1, [r4, #20]
 8006800:	e7ea      	b.n	80067d8 <__d2b+0x58>
 8006802:	a801      	add	r0, sp, #4
 8006804:	f7ff fcf1 	bl	80061ea <__lo0bits>
 8006808:	9b01      	ldr	r3, [sp, #4]
 800680a:	6163      	str	r3, [r4, #20]
 800680c:	3020      	adds	r0, #32
 800680e:	2201      	movs	r2, #1
 8006810:	e7e8      	b.n	80067e4 <__d2b+0x64>
 8006812:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006816:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800681a:	6038      	str	r0, [r7, #0]
 800681c:	6918      	ldr	r0, [r3, #16]
 800681e:	f7ff fcc5 	bl	80061ac <__hi0bits>
 8006822:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006826:	e7e5      	b.n	80067f4 <__d2b+0x74>
 8006828:	080089b5 	.word	0x080089b5
 800682c:	080089c6 	.word	0x080089c6

08006830 <__ratio>:
 8006830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006834:	b085      	sub	sp, #20
 8006836:	e9cd 1000 	strd	r1, r0, [sp]
 800683a:	a902      	add	r1, sp, #8
 800683c:	f7ff ff56 	bl	80066ec <__b2d>
 8006840:	9800      	ldr	r0, [sp, #0]
 8006842:	a903      	add	r1, sp, #12
 8006844:	ec55 4b10 	vmov	r4, r5, d0
 8006848:	f7ff ff50 	bl	80066ec <__b2d>
 800684c:	9b01      	ldr	r3, [sp, #4]
 800684e:	6919      	ldr	r1, [r3, #16]
 8006850:	9b00      	ldr	r3, [sp, #0]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	1ac9      	subs	r1, r1, r3
 8006856:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800685a:	1a9b      	subs	r3, r3, r2
 800685c:	ec5b ab10 	vmov	sl, fp, d0
 8006860:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006864:	2b00      	cmp	r3, #0
 8006866:	bfce      	itee	gt
 8006868:	462a      	movgt	r2, r5
 800686a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800686e:	465a      	movle	r2, fp
 8006870:	462f      	mov	r7, r5
 8006872:	46d9      	mov	r9, fp
 8006874:	bfcc      	ite	gt
 8006876:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800687a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800687e:	464b      	mov	r3, r9
 8006880:	4652      	mov	r2, sl
 8006882:	4620      	mov	r0, r4
 8006884:	4639      	mov	r1, r7
 8006886:	f7f9 fff1 	bl	800086c <__aeabi_ddiv>
 800688a:	ec41 0b10 	vmov	d0, r0, r1
 800688e:	b005      	add	sp, #20
 8006890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006894 <__copybits>:
 8006894:	3901      	subs	r1, #1
 8006896:	b570      	push	{r4, r5, r6, lr}
 8006898:	1149      	asrs	r1, r1, #5
 800689a:	6914      	ldr	r4, [r2, #16]
 800689c:	3101      	adds	r1, #1
 800689e:	f102 0314 	add.w	r3, r2, #20
 80068a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80068a6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80068aa:	1f05      	subs	r5, r0, #4
 80068ac:	42a3      	cmp	r3, r4
 80068ae:	d30c      	bcc.n	80068ca <__copybits+0x36>
 80068b0:	1aa3      	subs	r3, r4, r2
 80068b2:	3b11      	subs	r3, #17
 80068b4:	f023 0303 	bic.w	r3, r3, #3
 80068b8:	3211      	adds	r2, #17
 80068ba:	42a2      	cmp	r2, r4
 80068bc:	bf88      	it	hi
 80068be:	2300      	movhi	r3, #0
 80068c0:	4418      	add	r0, r3
 80068c2:	2300      	movs	r3, #0
 80068c4:	4288      	cmp	r0, r1
 80068c6:	d305      	bcc.n	80068d4 <__copybits+0x40>
 80068c8:	bd70      	pop	{r4, r5, r6, pc}
 80068ca:	f853 6b04 	ldr.w	r6, [r3], #4
 80068ce:	f845 6f04 	str.w	r6, [r5, #4]!
 80068d2:	e7eb      	b.n	80068ac <__copybits+0x18>
 80068d4:	f840 3b04 	str.w	r3, [r0], #4
 80068d8:	e7f4      	b.n	80068c4 <__copybits+0x30>

080068da <__any_on>:
 80068da:	f100 0214 	add.w	r2, r0, #20
 80068de:	6900      	ldr	r0, [r0, #16]
 80068e0:	114b      	asrs	r3, r1, #5
 80068e2:	4298      	cmp	r0, r3
 80068e4:	b510      	push	{r4, lr}
 80068e6:	db11      	blt.n	800690c <__any_on+0x32>
 80068e8:	dd0a      	ble.n	8006900 <__any_on+0x26>
 80068ea:	f011 011f 	ands.w	r1, r1, #31
 80068ee:	d007      	beq.n	8006900 <__any_on+0x26>
 80068f0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80068f4:	fa24 f001 	lsr.w	r0, r4, r1
 80068f8:	fa00 f101 	lsl.w	r1, r0, r1
 80068fc:	428c      	cmp	r4, r1
 80068fe:	d10b      	bne.n	8006918 <__any_on+0x3e>
 8006900:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006904:	4293      	cmp	r3, r2
 8006906:	d803      	bhi.n	8006910 <__any_on+0x36>
 8006908:	2000      	movs	r0, #0
 800690a:	bd10      	pop	{r4, pc}
 800690c:	4603      	mov	r3, r0
 800690e:	e7f7      	b.n	8006900 <__any_on+0x26>
 8006910:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006914:	2900      	cmp	r1, #0
 8006916:	d0f5      	beq.n	8006904 <__any_on+0x2a>
 8006918:	2001      	movs	r0, #1
 800691a:	e7f6      	b.n	800690a <__any_on+0x30>

0800691c <sulp>:
 800691c:	b570      	push	{r4, r5, r6, lr}
 800691e:	4604      	mov	r4, r0
 8006920:	460d      	mov	r5, r1
 8006922:	ec45 4b10 	vmov	d0, r4, r5
 8006926:	4616      	mov	r6, r2
 8006928:	f7ff feba 	bl	80066a0 <__ulp>
 800692c:	ec51 0b10 	vmov	r0, r1, d0
 8006930:	b17e      	cbz	r6, 8006952 <sulp+0x36>
 8006932:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006936:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800693a:	2b00      	cmp	r3, #0
 800693c:	dd09      	ble.n	8006952 <sulp+0x36>
 800693e:	051b      	lsls	r3, r3, #20
 8006940:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006944:	2400      	movs	r4, #0
 8006946:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800694a:	4622      	mov	r2, r4
 800694c:	462b      	mov	r3, r5
 800694e:	f7f9 fe63 	bl	8000618 <__aeabi_dmul>
 8006952:	ec41 0b10 	vmov	d0, r0, r1
 8006956:	bd70      	pop	{r4, r5, r6, pc}

08006958 <_strtod_l>:
 8006958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800695c:	b09f      	sub	sp, #124	@ 0x7c
 800695e:	460c      	mov	r4, r1
 8006960:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006962:	2200      	movs	r2, #0
 8006964:	921a      	str	r2, [sp, #104]	@ 0x68
 8006966:	9005      	str	r0, [sp, #20]
 8006968:	f04f 0a00 	mov.w	sl, #0
 800696c:	f04f 0b00 	mov.w	fp, #0
 8006970:	460a      	mov	r2, r1
 8006972:	9219      	str	r2, [sp, #100]	@ 0x64
 8006974:	7811      	ldrb	r1, [r2, #0]
 8006976:	292b      	cmp	r1, #43	@ 0x2b
 8006978:	d04a      	beq.n	8006a10 <_strtod_l+0xb8>
 800697a:	d838      	bhi.n	80069ee <_strtod_l+0x96>
 800697c:	290d      	cmp	r1, #13
 800697e:	d832      	bhi.n	80069e6 <_strtod_l+0x8e>
 8006980:	2908      	cmp	r1, #8
 8006982:	d832      	bhi.n	80069ea <_strtod_l+0x92>
 8006984:	2900      	cmp	r1, #0
 8006986:	d03b      	beq.n	8006a00 <_strtod_l+0xa8>
 8006988:	2200      	movs	r2, #0
 800698a:	920e      	str	r2, [sp, #56]	@ 0x38
 800698c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800698e:	782a      	ldrb	r2, [r5, #0]
 8006990:	2a30      	cmp	r2, #48	@ 0x30
 8006992:	f040 80b2 	bne.w	8006afa <_strtod_l+0x1a2>
 8006996:	786a      	ldrb	r2, [r5, #1]
 8006998:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800699c:	2a58      	cmp	r2, #88	@ 0x58
 800699e:	d16e      	bne.n	8006a7e <_strtod_l+0x126>
 80069a0:	9302      	str	r3, [sp, #8]
 80069a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069a4:	9301      	str	r3, [sp, #4]
 80069a6:	ab1a      	add	r3, sp, #104	@ 0x68
 80069a8:	9300      	str	r3, [sp, #0]
 80069aa:	4a8f      	ldr	r2, [pc, #572]	@ (8006be8 <_strtod_l+0x290>)
 80069ac:	9805      	ldr	r0, [sp, #20]
 80069ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 80069b0:	a919      	add	r1, sp, #100	@ 0x64
 80069b2:	f001 f927 	bl	8007c04 <__gethex>
 80069b6:	f010 060f 	ands.w	r6, r0, #15
 80069ba:	4604      	mov	r4, r0
 80069bc:	d005      	beq.n	80069ca <_strtod_l+0x72>
 80069be:	2e06      	cmp	r6, #6
 80069c0:	d128      	bne.n	8006a14 <_strtod_l+0xbc>
 80069c2:	3501      	adds	r5, #1
 80069c4:	2300      	movs	r3, #0
 80069c6:	9519      	str	r5, [sp, #100]	@ 0x64
 80069c8:	930e      	str	r3, [sp, #56]	@ 0x38
 80069ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f040 858e 	bne.w	80074ee <_strtod_l+0xb96>
 80069d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069d4:	b1cb      	cbz	r3, 8006a0a <_strtod_l+0xb2>
 80069d6:	4652      	mov	r2, sl
 80069d8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80069dc:	ec43 2b10 	vmov	d0, r2, r3
 80069e0:	b01f      	add	sp, #124	@ 0x7c
 80069e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e6:	2920      	cmp	r1, #32
 80069e8:	d1ce      	bne.n	8006988 <_strtod_l+0x30>
 80069ea:	3201      	adds	r2, #1
 80069ec:	e7c1      	b.n	8006972 <_strtod_l+0x1a>
 80069ee:	292d      	cmp	r1, #45	@ 0x2d
 80069f0:	d1ca      	bne.n	8006988 <_strtod_l+0x30>
 80069f2:	2101      	movs	r1, #1
 80069f4:	910e      	str	r1, [sp, #56]	@ 0x38
 80069f6:	1c51      	adds	r1, r2, #1
 80069f8:	9119      	str	r1, [sp, #100]	@ 0x64
 80069fa:	7852      	ldrb	r2, [r2, #1]
 80069fc:	2a00      	cmp	r2, #0
 80069fe:	d1c5      	bne.n	800698c <_strtod_l+0x34>
 8006a00:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a02:	9419      	str	r4, [sp, #100]	@ 0x64
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f040 8570 	bne.w	80074ea <_strtod_l+0xb92>
 8006a0a:	4652      	mov	r2, sl
 8006a0c:	465b      	mov	r3, fp
 8006a0e:	e7e5      	b.n	80069dc <_strtod_l+0x84>
 8006a10:	2100      	movs	r1, #0
 8006a12:	e7ef      	b.n	80069f4 <_strtod_l+0x9c>
 8006a14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006a16:	b13a      	cbz	r2, 8006a28 <_strtod_l+0xd0>
 8006a18:	2135      	movs	r1, #53	@ 0x35
 8006a1a:	a81c      	add	r0, sp, #112	@ 0x70
 8006a1c:	f7ff ff3a 	bl	8006894 <__copybits>
 8006a20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006a22:	9805      	ldr	r0, [sp, #20]
 8006a24:	f7ff fb10 	bl	8006048 <_Bfree>
 8006a28:	3e01      	subs	r6, #1
 8006a2a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006a2c:	2e04      	cmp	r6, #4
 8006a2e:	d806      	bhi.n	8006a3e <_strtod_l+0xe6>
 8006a30:	e8df f006 	tbb	[pc, r6]
 8006a34:	201d0314 	.word	0x201d0314
 8006a38:	14          	.byte	0x14
 8006a39:	00          	.byte	0x00
 8006a3a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006a3e:	05e1      	lsls	r1, r4, #23
 8006a40:	bf48      	it	mi
 8006a42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006a46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006a4a:	0d1b      	lsrs	r3, r3, #20
 8006a4c:	051b      	lsls	r3, r3, #20
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1bb      	bne.n	80069ca <_strtod_l+0x72>
 8006a52:	f7fe fb2d 	bl	80050b0 <__errno>
 8006a56:	2322      	movs	r3, #34	@ 0x22
 8006a58:	6003      	str	r3, [r0, #0]
 8006a5a:	e7b6      	b.n	80069ca <_strtod_l+0x72>
 8006a5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006a60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006a64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006a68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006a6c:	e7e7      	b.n	8006a3e <_strtod_l+0xe6>
 8006a6e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006bf0 <_strtod_l+0x298>
 8006a72:	e7e4      	b.n	8006a3e <_strtod_l+0xe6>
 8006a74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006a78:	f04f 3aff 	mov.w	sl, #4294967295
 8006a7c:	e7df      	b.n	8006a3e <_strtod_l+0xe6>
 8006a7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a80:	1c5a      	adds	r2, r3, #1
 8006a82:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a84:	785b      	ldrb	r3, [r3, #1]
 8006a86:	2b30      	cmp	r3, #48	@ 0x30
 8006a88:	d0f9      	beq.n	8006a7e <_strtod_l+0x126>
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d09d      	beq.n	80069ca <_strtod_l+0x72>
 8006a8e:	2301      	movs	r3, #1
 8006a90:	2700      	movs	r7, #0
 8006a92:	9308      	str	r3, [sp, #32]
 8006a94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a96:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a98:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006a9a:	46b9      	mov	r9, r7
 8006a9c:	220a      	movs	r2, #10
 8006a9e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006aa0:	7805      	ldrb	r5, [r0, #0]
 8006aa2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006aa6:	b2d9      	uxtb	r1, r3
 8006aa8:	2909      	cmp	r1, #9
 8006aaa:	d928      	bls.n	8006afe <_strtod_l+0x1a6>
 8006aac:	494f      	ldr	r1, [pc, #316]	@ (8006bec <_strtod_l+0x294>)
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f000 ffd6 	bl	8007a60 <strncmp>
 8006ab4:	2800      	cmp	r0, #0
 8006ab6:	d032      	beq.n	8006b1e <_strtod_l+0x1c6>
 8006ab8:	2000      	movs	r0, #0
 8006aba:	462a      	mov	r2, r5
 8006abc:	900a      	str	r0, [sp, #40]	@ 0x28
 8006abe:	464d      	mov	r5, r9
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2a65      	cmp	r2, #101	@ 0x65
 8006ac4:	d001      	beq.n	8006aca <_strtod_l+0x172>
 8006ac6:	2a45      	cmp	r2, #69	@ 0x45
 8006ac8:	d114      	bne.n	8006af4 <_strtod_l+0x19c>
 8006aca:	b91d      	cbnz	r5, 8006ad4 <_strtod_l+0x17c>
 8006acc:	9a08      	ldr	r2, [sp, #32]
 8006ace:	4302      	orrs	r2, r0
 8006ad0:	d096      	beq.n	8006a00 <_strtod_l+0xa8>
 8006ad2:	2500      	movs	r5, #0
 8006ad4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006ad6:	1c62      	adds	r2, r4, #1
 8006ad8:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ada:	7862      	ldrb	r2, [r4, #1]
 8006adc:	2a2b      	cmp	r2, #43	@ 0x2b
 8006ade:	d07a      	beq.n	8006bd6 <_strtod_l+0x27e>
 8006ae0:	2a2d      	cmp	r2, #45	@ 0x2d
 8006ae2:	d07e      	beq.n	8006be2 <_strtod_l+0x28a>
 8006ae4:	f04f 0c00 	mov.w	ip, #0
 8006ae8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006aec:	2909      	cmp	r1, #9
 8006aee:	f240 8085 	bls.w	8006bfc <_strtod_l+0x2a4>
 8006af2:	9419      	str	r4, [sp, #100]	@ 0x64
 8006af4:	f04f 0800 	mov.w	r8, #0
 8006af8:	e0a5      	b.n	8006c46 <_strtod_l+0x2ee>
 8006afa:	2300      	movs	r3, #0
 8006afc:	e7c8      	b.n	8006a90 <_strtod_l+0x138>
 8006afe:	f1b9 0f08 	cmp.w	r9, #8
 8006b02:	bfd8      	it	le
 8006b04:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006b06:	f100 0001 	add.w	r0, r0, #1
 8006b0a:	bfda      	itte	le
 8006b0c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006b10:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006b12:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006b16:	f109 0901 	add.w	r9, r9, #1
 8006b1a:	9019      	str	r0, [sp, #100]	@ 0x64
 8006b1c:	e7bf      	b.n	8006a9e <_strtod_l+0x146>
 8006b1e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b20:	1c5a      	adds	r2, r3, #1
 8006b22:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b24:	785a      	ldrb	r2, [r3, #1]
 8006b26:	f1b9 0f00 	cmp.w	r9, #0
 8006b2a:	d03b      	beq.n	8006ba4 <_strtod_l+0x24c>
 8006b2c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b2e:	464d      	mov	r5, r9
 8006b30:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006b34:	2b09      	cmp	r3, #9
 8006b36:	d912      	bls.n	8006b5e <_strtod_l+0x206>
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e7c2      	b.n	8006ac2 <_strtod_l+0x16a>
 8006b3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b3e:	1c5a      	adds	r2, r3, #1
 8006b40:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b42:	785a      	ldrb	r2, [r3, #1]
 8006b44:	3001      	adds	r0, #1
 8006b46:	2a30      	cmp	r2, #48	@ 0x30
 8006b48:	d0f8      	beq.n	8006b3c <_strtod_l+0x1e4>
 8006b4a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006b4e:	2b08      	cmp	r3, #8
 8006b50:	f200 84d2 	bhi.w	80074f8 <_strtod_l+0xba0>
 8006b54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b56:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b58:	2000      	movs	r0, #0
 8006b5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	3a30      	subs	r2, #48	@ 0x30
 8006b60:	f100 0301 	add.w	r3, r0, #1
 8006b64:	d018      	beq.n	8006b98 <_strtod_l+0x240>
 8006b66:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b68:	4419      	add	r1, r3
 8006b6a:	910a      	str	r1, [sp, #40]	@ 0x28
 8006b6c:	462e      	mov	r6, r5
 8006b6e:	f04f 0e0a 	mov.w	lr, #10
 8006b72:	1c71      	adds	r1, r6, #1
 8006b74:	eba1 0c05 	sub.w	ip, r1, r5
 8006b78:	4563      	cmp	r3, ip
 8006b7a:	dc15      	bgt.n	8006ba8 <_strtod_l+0x250>
 8006b7c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006b80:	182b      	adds	r3, r5, r0
 8006b82:	2b08      	cmp	r3, #8
 8006b84:	f105 0501 	add.w	r5, r5, #1
 8006b88:	4405      	add	r5, r0
 8006b8a:	dc1a      	bgt.n	8006bc2 <_strtod_l+0x26a>
 8006b8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b8e:	230a      	movs	r3, #10
 8006b90:	fb03 2301 	mla	r3, r3, r1, r2
 8006b94:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b96:	2300      	movs	r3, #0
 8006b98:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b9a:	1c51      	adds	r1, r2, #1
 8006b9c:	9119      	str	r1, [sp, #100]	@ 0x64
 8006b9e:	7852      	ldrb	r2, [r2, #1]
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	e7c5      	b.n	8006b30 <_strtod_l+0x1d8>
 8006ba4:	4648      	mov	r0, r9
 8006ba6:	e7ce      	b.n	8006b46 <_strtod_l+0x1ee>
 8006ba8:	2e08      	cmp	r6, #8
 8006baa:	dc05      	bgt.n	8006bb8 <_strtod_l+0x260>
 8006bac:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006bae:	fb0e f606 	mul.w	r6, lr, r6
 8006bb2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006bb4:	460e      	mov	r6, r1
 8006bb6:	e7dc      	b.n	8006b72 <_strtod_l+0x21a>
 8006bb8:	2910      	cmp	r1, #16
 8006bba:	bfd8      	it	le
 8006bbc:	fb0e f707 	mulle.w	r7, lr, r7
 8006bc0:	e7f8      	b.n	8006bb4 <_strtod_l+0x25c>
 8006bc2:	2b0f      	cmp	r3, #15
 8006bc4:	bfdc      	itt	le
 8006bc6:	230a      	movle	r3, #10
 8006bc8:	fb03 2707 	mlale	r7, r3, r7, r2
 8006bcc:	e7e3      	b.n	8006b96 <_strtod_l+0x23e>
 8006bce:	2300      	movs	r3, #0
 8006bd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e77a      	b.n	8006acc <_strtod_l+0x174>
 8006bd6:	f04f 0c00 	mov.w	ip, #0
 8006bda:	1ca2      	adds	r2, r4, #2
 8006bdc:	9219      	str	r2, [sp, #100]	@ 0x64
 8006bde:	78a2      	ldrb	r2, [r4, #2]
 8006be0:	e782      	b.n	8006ae8 <_strtod_l+0x190>
 8006be2:	f04f 0c01 	mov.w	ip, #1
 8006be6:	e7f8      	b.n	8006bda <_strtod_l+0x282>
 8006be8:	08008bec 	.word	0x08008bec
 8006bec:	08008a1f 	.word	0x08008a1f
 8006bf0:	7ff00000 	.word	0x7ff00000
 8006bf4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006bf6:	1c51      	adds	r1, r2, #1
 8006bf8:	9119      	str	r1, [sp, #100]	@ 0x64
 8006bfa:	7852      	ldrb	r2, [r2, #1]
 8006bfc:	2a30      	cmp	r2, #48	@ 0x30
 8006bfe:	d0f9      	beq.n	8006bf4 <_strtod_l+0x29c>
 8006c00:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006c04:	2908      	cmp	r1, #8
 8006c06:	f63f af75 	bhi.w	8006af4 <_strtod_l+0x19c>
 8006c0a:	3a30      	subs	r2, #48	@ 0x30
 8006c0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c0e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c10:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006c12:	f04f 080a 	mov.w	r8, #10
 8006c16:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c18:	1c56      	adds	r6, r2, #1
 8006c1a:	9619      	str	r6, [sp, #100]	@ 0x64
 8006c1c:	7852      	ldrb	r2, [r2, #1]
 8006c1e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006c22:	f1be 0f09 	cmp.w	lr, #9
 8006c26:	d939      	bls.n	8006c9c <_strtod_l+0x344>
 8006c28:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006c2a:	1a76      	subs	r6, r6, r1
 8006c2c:	2e08      	cmp	r6, #8
 8006c2e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006c32:	dc03      	bgt.n	8006c3c <_strtod_l+0x2e4>
 8006c34:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c36:	4588      	cmp	r8, r1
 8006c38:	bfa8      	it	ge
 8006c3a:	4688      	movge	r8, r1
 8006c3c:	f1bc 0f00 	cmp.w	ip, #0
 8006c40:	d001      	beq.n	8006c46 <_strtod_l+0x2ee>
 8006c42:	f1c8 0800 	rsb	r8, r8, #0
 8006c46:	2d00      	cmp	r5, #0
 8006c48:	d14e      	bne.n	8006ce8 <_strtod_l+0x390>
 8006c4a:	9908      	ldr	r1, [sp, #32]
 8006c4c:	4308      	orrs	r0, r1
 8006c4e:	f47f aebc 	bne.w	80069ca <_strtod_l+0x72>
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	f47f aed4 	bne.w	8006a00 <_strtod_l+0xa8>
 8006c58:	2a69      	cmp	r2, #105	@ 0x69
 8006c5a:	d028      	beq.n	8006cae <_strtod_l+0x356>
 8006c5c:	dc25      	bgt.n	8006caa <_strtod_l+0x352>
 8006c5e:	2a49      	cmp	r2, #73	@ 0x49
 8006c60:	d025      	beq.n	8006cae <_strtod_l+0x356>
 8006c62:	2a4e      	cmp	r2, #78	@ 0x4e
 8006c64:	f47f aecc 	bne.w	8006a00 <_strtod_l+0xa8>
 8006c68:	499a      	ldr	r1, [pc, #616]	@ (8006ed4 <_strtod_l+0x57c>)
 8006c6a:	a819      	add	r0, sp, #100	@ 0x64
 8006c6c:	f001 f9ec 	bl	8008048 <__match>
 8006c70:	2800      	cmp	r0, #0
 8006c72:	f43f aec5 	beq.w	8006a00 <_strtod_l+0xa8>
 8006c76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	2b28      	cmp	r3, #40	@ 0x28
 8006c7c:	d12e      	bne.n	8006cdc <_strtod_l+0x384>
 8006c7e:	4996      	ldr	r1, [pc, #600]	@ (8006ed8 <_strtod_l+0x580>)
 8006c80:	aa1c      	add	r2, sp, #112	@ 0x70
 8006c82:	a819      	add	r0, sp, #100	@ 0x64
 8006c84:	f001 f9f4 	bl	8008070 <__hexnan>
 8006c88:	2805      	cmp	r0, #5
 8006c8a:	d127      	bne.n	8006cdc <_strtod_l+0x384>
 8006c8c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006c8e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006c92:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006c96:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006c9a:	e696      	b.n	80069ca <_strtod_l+0x72>
 8006c9c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c9e:	fb08 2101 	mla	r1, r8, r1, r2
 8006ca2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006ca6:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ca8:	e7b5      	b.n	8006c16 <_strtod_l+0x2be>
 8006caa:	2a6e      	cmp	r2, #110	@ 0x6e
 8006cac:	e7da      	b.n	8006c64 <_strtod_l+0x30c>
 8006cae:	498b      	ldr	r1, [pc, #556]	@ (8006edc <_strtod_l+0x584>)
 8006cb0:	a819      	add	r0, sp, #100	@ 0x64
 8006cb2:	f001 f9c9 	bl	8008048 <__match>
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	f43f aea2 	beq.w	8006a00 <_strtod_l+0xa8>
 8006cbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cbe:	4988      	ldr	r1, [pc, #544]	@ (8006ee0 <_strtod_l+0x588>)
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	a819      	add	r0, sp, #100	@ 0x64
 8006cc4:	9319      	str	r3, [sp, #100]	@ 0x64
 8006cc6:	f001 f9bf 	bl	8008048 <__match>
 8006cca:	b910      	cbnz	r0, 8006cd2 <_strtod_l+0x37a>
 8006ccc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cce:	3301      	adds	r3, #1
 8006cd0:	9319      	str	r3, [sp, #100]	@ 0x64
 8006cd2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006ef0 <_strtod_l+0x598>
 8006cd6:	f04f 0a00 	mov.w	sl, #0
 8006cda:	e676      	b.n	80069ca <_strtod_l+0x72>
 8006cdc:	4881      	ldr	r0, [pc, #516]	@ (8006ee4 <_strtod_l+0x58c>)
 8006cde:	f000 feef 	bl	8007ac0 <nan>
 8006ce2:	ec5b ab10 	vmov	sl, fp, d0
 8006ce6:	e670      	b.n	80069ca <_strtod_l+0x72>
 8006ce8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cea:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006cec:	eba8 0303 	sub.w	r3, r8, r3
 8006cf0:	f1b9 0f00 	cmp.w	r9, #0
 8006cf4:	bf08      	it	eq
 8006cf6:	46a9      	moveq	r9, r5
 8006cf8:	2d10      	cmp	r5, #16
 8006cfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cfc:	462c      	mov	r4, r5
 8006cfe:	bfa8      	it	ge
 8006d00:	2410      	movge	r4, #16
 8006d02:	f7f9 fc0f 	bl	8000524 <__aeabi_ui2d>
 8006d06:	2d09      	cmp	r5, #9
 8006d08:	4682      	mov	sl, r0
 8006d0a:	468b      	mov	fp, r1
 8006d0c:	dc13      	bgt.n	8006d36 <_strtod_l+0x3de>
 8006d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	f43f ae5a 	beq.w	80069ca <_strtod_l+0x72>
 8006d16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d18:	dd78      	ble.n	8006e0c <_strtod_l+0x4b4>
 8006d1a:	2b16      	cmp	r3, #22
 8006d1c:	dc5f      	bgt.n	8006dde <_strtod_l+0x486>
 8006d1e:	4972      	ldr	r1, [pc, #456]	@ (8006ee8 <_strtod_l+0x590>)
 8006d20:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d28:	4652      	mov	r2, sl
 8006d2a:	465b      	mov	r3, fp
 8006d2c:	f7f9 fc74 	bl	8000618 <__aeabi_dmul>
 8006d30:	4682      	mov	sl, r0
 8006d32:	468b      	mov	fp, r1
 8006d34:	e649      	b.n	80069ca <_strtod_l+0x72>
 8006d36:	4b6c      	ldr	r3, [pc, #432]	@ (8006ee8 <_strtod_l+0x590>)
 8006d38:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d3c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006d40:	f7f9 fc6a 	bl	8000618 <__aeabi_dmul>
 8006d44:	4682      	mov	sl, r0
 8006d46:	4638      	mov	r0, r7
 8006d48:	468b      	mov	fp, r1
 8006d4a:	f7f9 fbeb 	bl	8000524 <__aeabi_ui2d>
 8006d4e:	4602      	mov	r2, r0
 8006d50:	460b      	mov	r3, r1
 8006d52:	4650      	mov	r0, sl
 8006d54:	4659      	mov	r1, fp
 8006d56:	f7f9 faa9 	bl	80002ac <__adddf3>
 8006d5a:	2d0f      	cmp	r5, #15
 8006d5c:	4682      	mov	sl, r0
 8006d5e:	468b      	mov	fp, r1
 8006d60:	ddd5      	ble.n	8006d0e <_strtod_l+0x3b6>
 8006d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d64:	1b2c      	subs	r4, r5, r4
 8006d66:	441c      	add	r4, r3
 8006d68:	2c00      	cmp	r4, #0
 8006d6a:	f340 8093 	ble.w	8006e94 <_strtod_l+0x53c>
 8006d6e:	f014 030f 	ands.w	r3, r4, #15
 8006d72:	d00a      	beq.n	8006d8a <_strtod_l+0x432>
 8006d74:	495c      	ldr	r1, [pc, #368]	@ (8006ee8 <_strtod_l+0x590>)
 8006d76:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d7a:	4652      	mov	r2, sl
 8006d7c:	465b      	mov	r3, fp
 8006d7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d82:	f7f9 fc49 	bl	8000618 <__aeabi_dmul>
 8006d86:	4682      	mov	sl, r0
 8006d88:	468b      	mov	fp, r1
 8006d8a:	f034 040f 	bics.w	r4, r4, #15
 8006d8e:	d073      	beq.n	8006e78 <_strtod_l+0x520>
 8006d90:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006d94:	dd49      	ble.n	8006e2a <_strtod_l+0x4d2>
 8006d96:	2400      	movs	r4, #0
 8006d98:	46a0      	mov	r8, r4
 8006d9a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006d9c:	46a1      	mov	r9, r4
 8006d9e:	9a05      	ldr	r2, [sp, #20]
 8006da0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006ef0 <_strtod_l+0x598>
 8006da4:	2322      	movs	r3, #34	@ 0x22
 8006da6:	6013      	str	r3, [r2, #0]
 8006da8:	f04f 0a00 	mov.w	sl, #0
 8006dac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	f43f ae0b 	beq.w	80069ca <_strtod_l+0x72>
 8006db4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006db6:	9805      	ldr	r0, [sp, #20]
 8006db8:	f7ff f946 	bl	8006048 <_Bfree>
 8006dbc:	9805      	ldr	r0, [sp, #20]
 8006dbe:	4649      	mov	r1, r9
 8006dc0:	f7ff f942 	bl	8006048 <_Bfree>
 8006dc4:	9805      	ldr	r0, [sp, #20]
 8006dc6:	4641      	mov	r1, r8
 8006dc8:	f7ff f93e 	bl	8006048 <_Bfree>
 8006dcc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006dce:	9805      	ldr	r0, [sp, #20]
 8006dd0:	f7ff f93a 	bl	8006048 <_Bfree>
 8006dd4:	9805      	ldr	r0, [sp, #20]
 8006dd6:	4621      	mov	r1, r4
 8006dd8:	f7ff f936 	bl	8006048 <_Bfree>
 8006ddc:	e5f5      	b.n	80069ca <_strtod_l+0x72>
 8006dde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006de0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006de4:	4293      	cmp	r3, r2
 8006de6:	dbbc      	blt.n	8006d62 <_strtod_l+0x40a>
 8006de8:	4c3f      	ldr	r4, [pc, #252]	@ (8006ee8 <_strtod_l+0x590>)
 8006dea:	f1c5 050f 	rsb	r5, r5, #15
 8006dee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006df2:	4652      	mov	r2, sl
 8006df4:	465b      	mov	r3, fp
 8006df6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006dfa:	f7f9 fc0d 	bl	8000618 <__aeabi_dmul>
 8006dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e00:	1b5d      	subs	r5, r3, r5
 8006e02:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e06:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e0a:	e78f      	b.n	8006d2c <_strtod_l+0x3d4>
 8006e0c:	3316      	adds	r3, #22
 8006e0e:	dba8      	blt.n	8006d62 <_strtod_l+0x40a>
 8006e10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e12:	eba3 0808 	sub.w	r8, r3, r8
 8006e16:	4b34      	ldr	r3, [pc, #208]	@ (8006ee8 <_strtod_l+0x590>)
 8006e18:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006e1c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006e20:	4650      	mov	r0, sl
 8006e22:	4659      	mov	r1, fp
 8006e24:	f7f9 fd22 	bl	800086c <__aeabi_ddiv>
 8006e28:	e782      	b.n	8006d30 <_strtod_l+0x3d8>
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	4f2f      	ldr	r7, [pc, #188]	@ (8006eec <_strtod_l+0x594>)
 8006e2e:	1124      	asrs	r4, r4, #4
 8006e30:	4650      	mov	r0, sl
 8006e32:	4659      	mov	r1, fp
 8006e34:	461e      	mov	r6, r3
 8006e36:	2c01      	cmp	r4, #1
 8006e38:	dc21      	bgt.n	8006e7e <_strtod_l+0x526>
 8006e3a:	b10b      	cbz	r3, 8006e40 <_strtod_l+0x4e8>
 8006e3c:	4682      	mov	sl, r0
 8006e3e:	468b      	mov	fp, r1
 8006e40:	492a      	ldr	r1, [pc, #168]	@ (8006eec <_strtod_l+0x594>)
 8006e42:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006e46:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006e4a:	4652      	mov	r2, sl
 8006e4c:	465b      	mov	r3, fp
 8006e4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e52:	f7f9 fbe1 	bl	8000618 <__aeabi_dmul>
 8006e56:	4b26      	ldr	r3, [pc, #152]	@ (8006ef0 <_strtod_l+0x598>)
 8006e58:	460a      	mov	r2, r1
 8006e5a:	400b      	ands	r3, r1
 8006e5c:	4925      	ldr	r1, [pc, #148]	@ (8006ef4 <_strtod_l+0x59c>)
 8006e5e:	428b      	cmp	r3, r1
 8006e60:	4682      	mov	sl, r0
 8006e62:	d898      	bhi.n	8006d96 <_strtod_l+0x43e>
 8006e64:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006e68:	428b      	cmp	r3, r1
 8006e6a:	bf86      	itte	hi
 8006e6c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006ef8 <_strtod_l+0x5a0>
 8006e70:	f04f 3aff 	movhi.w	sl, #4294967295
 8006e74:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006e78:	2300      	movs	r3, #0
 8006e7a:	9308      	str	r3, [sp, #32]
 8006e7c:	e076      	b.n	8006f6c <_strtod_l+0x614>
 8006e7e:	07e2      	lsls	r2, r4, #31
 8006e80:	d504      	bpl.n	8006e8c <_strtod_l+0x534>
 8006e82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e86:	f7f9 fbc7 	bl	8000618 <__aeabi_dmul>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	3601      	adds	r6, #1
 8006e8e:	1064      	asrs	r4, r4, #1
 8006e90:	3708      	adds	r7, #8
 8006e92:	e7d0      	b.n	8006e36 <_strtod_l+0x4de>
 8006e94:	d0f0      	beq.n	8006e78 <_strtod_l+0x520>
 8006e96:	4264      	negs	r4, r4
 8006e98:	f014 020f 	ands.w	r2, r4, #15
 8006e9c:	d00a      	beq.n	8006eb4 <_strtod_l+0x55c>
 8006e9e:	4b12      	ldr	r3, [pc, #72]	@ (8006ee8 <_strtod_l+0x590>)
 8006ea0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ea4:	4650      	mov	r0, sl
 8006ea6:	4659      	mov	r1, fp
 8006ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eac:	f7f9 fcde 	bl	800086c <__aeabi_ddiv>
 8006eb0:	4682      	mov	sl, r0
 8006eb2:	468b      	mov	fp, r1
 8006eb4:	1124      	asrs	r4, r4, #4
 8006eb6:	d0df      	beq.n	8006e78 <_strtod_l+0x520>
 8006eb8:	2c1f      	cmp	r4, #31
 8006eba:	dd1f      	ble.n	8006efc <_strtod_l+0x5a4>
 8006ebc:	2400      	movs	r4, #0
 8006ebe:	46a0      	mov	r8, r4
 8006ec0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ec2:	46a1      	mov	r9, r4
 8006ec4:	9a05      	ldr	r2, [sp, #20]
 8006ec6:	2322      	movs	r3, #34	@ 0x22
 8006ec8:	f04f 0a00 	mov.w	sl, #0
 8006ecc:	f04f 0b00 	mov.w	fp, #0
 8006ed0:	6013      	str	r3, [r2, #0]
 8006ed2:	e76b      	b.n	8006dac <_strtod_l+0x454>
 8006ed4:	0800890d 	.word	0x0800890d
 8006ed8:	08008bd8 	.word	0x08008bd8
 8006edc:	08008905 	.word	0x08008905
 8006ee0:	0800893c 	.word	0x0800893c
 8006ee4:	08008a75 	.word	0x08008a75
 8006ee8:	08008b10 	.word	0x08008b10
 8006eec:	08008ae8 	.word	0x08008ae8
 8006ef0:	7ff00000 	.word	0x7ff00000
 8006ef4:	7ca00000 	.word	0x7ca00000
 8006ef8:	7fefffff 	.word	0x7fefffff
 8006efc:	f014 0310 	ands.w	r3, r4, #16
 8006f00:	bf18      	it	ne
 8006f02:	236a      	movne	r3, #106	@ 0x6a
 8006f04:	4ea9      	ldr	r6, [pc, #676]	@ (80071ac <_strtod_l+0x854>)
 8006f06:	9308      	str	r3, [sp, #32]
 8006f08:	4650      	mov	r0, sl
 8006f0a:	4659      	mov	r1, fp
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	07e7      	lsls	r7, r4, #31
 8006f10:	d504      	bpl.n	8006f1c <_strtod_l+0x5c4>
 8006f12:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f16:	f7f9 fb7f 	bl	8000618 <__aeabi_dmul>
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	1064      	asrs	r4, r4, #1
 8006f1e:	f106 0608 	add.w	r6, r6, #8
 8006f22:	d1f4      	bne.n	8006f0e <_strtod_l+0x5b6>
 8006f24:	b10b      	cbz	r3, 8006f2a <_strtod_l+0x5d2>
 8006f26:	4682      	mov	sl, r0
 8006f28:	468b      	mov	fp, r1
 8006f2a:	9b08      	ldr	r3, [sp, #32]
 8006f2c:	b1b3      	cbz	r3, 8006f5c <_strtod_l+0x604>
 8006f2e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006f32:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	4659      	mov	r1, fp
 8006f3a:	dd0f      	ble.n	8006f5c <_strtod_l+0x604>
 8006f3c:	2b1f      	cmp	r3, #31
 8006f3e:	dd56      	ble.n	8006fee <_strtod_l+0x696>
 8006f40:	2b34      	cmp	r3, #52	@ 0x34
 8006f42:	bfde      	ittt	le
 8006f44:	f04f 33ff 	movle.w	r3, #4294967295
 8006f48:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006f4c:	4093      	lslle	r3, r2
 8006f4e:	f04f 0a00 	mov.w	sl, #0
 8006f52:	bfcc      	ite	gt
 8006f54:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006f58:	ea03 0b01 	andle.w	fp, r3, r1
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	2300      	movs	r3, #0
 8006f60:	4650      	mov	r0, sl
 8006f62:	4659      	mov	r1, fp
 8006f64:	f7f9 fdc0 	bl	8000ae8 <__aeabi_dcmpeq>
 8006f68:	2800      	cmp	r0, #0
 8006f6a:	d1a7      	bne.n	8006ebc <_strtod_l+0x564>
 8006f6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006f72:	9805      	ldr	r0, [sp, #20]
 8006f74:	462b      	mov	r3, r5
 8006f76:	464a      	mov	r2, r9
 8006f78:	f7ff f8ce 	bl	8006118 <__s2b>
 8006f7c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006f7e:	2800      	cmp	r0, #0
 8006f80:	f43f af09 	beq.w	8006d96 <_strtod_l+0x43e>
 8006f84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f88:	2a00      	cmp	r2, #0
 8006f8a:	eba3 0308 	sub.w	r3, r3, r8
 8006f8e:	bfa8      	it	ge
 8006f90:	2300      	movge	r3, #0
 8006f92:	9312      	str	r3, [sp, #72]	@ 0x48
 8006f94:	2400      	movs	r4, #0
 8006f96:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006f9a:	9316      	str	r3, [sp, #88]	@ 0x58
 8006f9c:	46a0      	mov	r8, r4
 8006f9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fa0:	9805      	ldr	r0, [sp, #20]
 8006fa2:	6859      	ldr	r1, [r3, #4]
 8006fa4:	f7ff f810 	bl	8005fc8 <_Balloc>
 8006fa8:	4681      	mov	r9, r0
 8006faa:	2800      	cmp	r0, #0
 8006fac:	f43f aef7 	beq.w	8006d9e <_strtod_l+0x446>
 8006fb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fb2:	691a      	ldr	r2, [r3, #16]
 8006fb4:	3202      	adds	r2, #2
 8006fb6:	f103 010c 	add.w	r1, r3, #12
 8006fba:	0092      	lsls	r2, r2, #2
 8006fbc:	300c      	adds	r0, #12
 8006fbe:	f000 fd71 	bl	8007aa4 <memcpy>
 8006fc2:	ec4b ab10 	vmov	d0, sl, fp
 8006fc6:	9805      	ldr	r0, [sp, #20]
 8006fc8:	aa1c      	add	r2, sp, #112	@ 0x70
 8006fca:	a91b      	add	r1, sp, #108	@ 0x6c
 8006fcc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006fd0:	f7ff fbd6 	bl	8006780 <__d2b>
 8006fd4:	901a      	str	r0, [sp, #104]	@ 0x68
 8006fd6:	2800      	cmp	r0, #0
 8006fd8:	f43f aee1 	beq.w	8006d9e <_strtod_l+0x446>
 8006fdc:	9805      	ldr	r0, [sp, #20]
 8006fde:	2101      	movs	r1, #1
 8006fe0:	f7ff f930 	bl	8006244 <__i2b>
 8006fe4:	4680      	mov	r8, r0
 8006fe6:	b948      	cbnz	r0, 8006ffc <_strtod_l+0x6a4>
 8006fe8:	f04f 0800 	mov.w	r8, #0
 8006fec:	e6d7      	b.n	8006d9e <_strtod_l+0x446>
 8006fee:	f04f 32ff 	mov.w	r2, #4294967295
 8006ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff6:	ea03 0a0a 	and.w	sl, r3, sl
 8006ffa:	e7af      	b.n	8006f5c <_strtod_l+0x604>
 8006ffc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006ffe:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007000:	2d00      	cmp	r5, #0
 8007002:	bfab      	itete	ge
 8007004:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007006:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007008:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800700a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800700c:	bfac      	ite	ge
 800700e:	18ef      	addge	r7, r5, r3
 8007010:	1b5e      	sublt	r6, r3, r5
 8007012:	9b08      	ldr	r3, [sp, #32]
 8007014:	1aed      	subs	r5, r5, r3
 8007016:	4415      	add	r5, r2
 8007018:	4b65      	ldr	r3, [pc, #404]	@ (80071b0 <_strtod_l+0x858>)
 800701a:	3d01      	subs	r5, #1
 800701c:	429d      	cmp	r5, r3
 800701e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007022:	da50      	bge.n	80070c6 <_strtod_l+0x76e>
 8007024:	1b5b      	subs	r3, r3, r5
 8007026:	2b1f      	cmp	r3, #31
 8007028:	eba2 0203 	sub.w	r2, r2, r3
 800702c:	f04f 0101 	mov.w	r1, #1
 8007030:	dc3d      	bgt.n	80070ae <_strtod_l+0x756>
 8007032:	fa01 f303 	lsl.w	r3, r1, r3
 8007036:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007038:	2300      	movs	r3, #0
 800703a:	9310      	str	r3, [sp, #64]	@ 0x40
 800703c:	18bd      	adds	r5, r7, r2
 800703e:	9b08      	ldr	r3, [sp, #32]
 8007040:	42af      	cmp	r7, r5
 8007042:	4416      	add	r6, r2
 8007044:	441e      	add	r6, r3
 8007046:	463b      	mov	r3, r7
 8007048:	bfa8      	it	ge
 800704a:	462b      	movge	r3, r5
 800704c:	42b3      	cmp	r3, r6
 800704e:	bfa8      	it	ge
 8007050:	4633      	movge	r3, r6
 8007052:	2b00      	cmp	r3, #0
 8007054:	bfc2      	ittt	gt
 8007056:	1aed      	subgt	r5, r5, r3
 8007058:	1af6      	subgt	r6, r6, r3
 800705a:	1aff      	subgt	r7, r7, r3
 800705c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800705e:	2b00      	cmp	r3, #0
 8007060:	dd16      	ble.n	8007090 <_strtod_l+0x738>
 8007062:	4641      	mov	r1, r8
 8007064:	9805      	ldr	r0, [sp, #20]
 8007066:	461a      	mov	r2, r3
 8007068:	f7ff f9a4 	bl	80063b4 <__pow5mult>
 800706c:	4680      	mov	r8, r0
 800706e:	2800      	cmp	r0, #0
 8007070:	d0ba      	beq.n	8006fe8 <_strtod_l+0x690>
 8007072:	4601      	mov	r1, r0
 8007074:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007076:	9805      	ldr	r0, [sp, #20]
 8007078:	f7ff f8fa 	bl	8006270 <__multiply>
 800707c:	900a      	str	r0, [sp, #40]	@ 0x28
 800707e:	2800      	cmp	r0, #0
 8007080:	f43f ae8d 	beq.w	8006d9e <_strtod_l+0x446>
 8007084:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007086:	9805      	ldr	r0, [sp, #20]
 8007088:	f7fe ffde 	bl	8006048 <_Bfree>
 800708c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800708e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007090:	2d00      	cmp	r5, #0
 8007092:	dc1d      	bgt.n	80070d0 <_strtod_l+0x778>
 8007094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007096:	2b00      	cmp	r3, #0
 8007098:	dd23      	ble.n	80070e2 <_strtod_l+0x78a>
 800709a:	4649      	mov	r1, r9
 800709c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800709e:	9805      	ldr	r0, [sp, #20]
 80070a0:	f7ff f988 	bl	80063b4 <__pow5mult>
 80070a4:	4681      	mov	r9, r0
 80070a6:	b9e0      	cbnz	r0, 80070e2 <_strtod_l+0x78a>
 80070a8:	f04f 0900 	mov.w	r9, #0
 80070ac:	e677      	b.n	8006d9e <_strtod_l+0x446>
 80070ae:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80070b2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80070b6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80070ba:	35e2      	adds	r5, #226	@ 0xe2
 80070bc:	fa01 f305 	lsl.w	r3, r1, r5
 80070c0:	9310      	str	r3, [sp, #64]	@ 0x40
 80070c2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80070c4:	e7ba      	b.n	800703c <_strtod_l+0x6e4>
 80070c6:	2300      	movs	r3, #0
 80070c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80070ca:	2301      	movs	r3, #1
 80070cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070ce:	e7b5      	b.n	800703c <_strtod_l+0x6e4>
 80070d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80070d2:	9805      	ldr	r0, [sp, #20]
 80070d4:	462a      	mov	r2, r5
 80070d6:	f7ff f9c7 	bl	8006468 <__lshift>
 80070da:	901a      	str	r0, [sp, #104]	@ 0x68
 80070dc:	2800      	cmp	r0, #0
 80070de:	d1d9      	bne.n	8007094 <_strtod_l+0x73c>
 80070e0:	e65d      	b.n	8006d9e <_strtod_l+0x446>
 80070e2:	2e00      	cmp	r6, #0
 80070e4:	dd07      	ble.n	80070f6 <_strtod_l+0x79e>
 80070e6:	4649      	mov	r1, r9
 80070e8:	9805      	ldr	r0, [sp, #20]
 80070ea:	4632      	mov	r2, r6
 80070ec:	f7ff f9bc 	bl	8006468 <__lshift>
 80070f0:	4681      	mov	r9, r0
 80070f2:	2800      	cmp	r0, #0
 80070f4:	d0d8      	beq.n	80070a8 <_strtod_l+0x750>
 80070f6:	2f00      	cmp	r7, #0
 80070f8:	dd08      	ble.n	800710c <_strtod_l+0x7b4>
 80070fa:	4641      	mov	r1, r8
 80070fc:	9805      	ldr	r0, [sp, #20]
 80070fe:	463a      	mov	r2, r7
 8007100:	f7ff f9b2 	bl	8006468 <__lshift>
 8007104:	4680      	mov	r8, r0
 8007106:	2800      	cmp	r0, #0
 8007108:	f43f ae49 	beq.w	8006d9e <_strtod_l+0x446>
 800710c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800710e:	9805      	ldr	r0, [sp, #20]
 8007110:	464a      	mov	r2, r9
 8007112:	f7ff fa31 	bl	8006578 <__mdiff>
 8007116:	4604      	mov	r4, r0
 8007118:	2800      	cmp	r0, #0
 800711a:	f43f ae40 	beq.w	8006d9e <_strtod_l+0x446>
 800711e:	68c3      	ldr	r3, [r0, #12]
 8007120:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007122:	2300      	movs	r3, #0
 8007124:	60c3      	str	r3, [r0, #12]
 8007126:	4641      	mov	r1, r8
 8007128:	f7ff fa0a 	bl	8006540 <__mcmp>
 800712c:	2800      	cmp	r0, #0
 800712e:	da45      	bge.n	80071bc <_strtod_l+0x864>
 8007130:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007132:	ea53 030a 	orrs.w	r3, r3, sl
 8007136:	d16b      	bne.n	8007210 <_strtod_l+0x8b8>
 8007138:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800713c:	2b00      	cmp	r3, #0
 800713e:	d167      	bne.n	8007210 <_strtod_l+0x8b8>
 8007140:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007144:	0d1b      	lsrs	r3, r3, #20
 8007146:	051b      	lsls	r3, r3, #20
 8007148:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800714c:	d960      	bls.n	8007210 <_strtod_l+0x8b8>
 800714e:	6963      	ldr	r3, [r4, #20]
 8007150:	b913      	cbnz	r3, 8007158 <_strtod_l+0x800>
 8007152:	6923      	ldr	r3, [r4, #16]
 8007154:	2b01      	cmp	r3, #1
 8007156:	dd5b      	ble.n	8007210 <_strtod_l+0x8b8>
 8007158:	4621      	mov	r1, r4
 800715a:	2201      	movs	r2, #1
 800715c:	9805      	ldr	r0, [sp, #20]
 800715e:	f7ff f983 	bl	8006468 <__lshift>
 8007162:	4641      	mov	r1, r8
 8007164:	4604      	mov	r4, r0
 8007166:	f7ff f9eb 	bl	8006540 <__mcmp>
 800716a:	2800      	cmp	r0, #0
 800716c:	dd50      	ble.n	8007210 <_strtod_l+0x8b8>
 800716e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007172:	9a08      	ldr	r2, [sp, #32]
 8007174:	0d1b      	lsrs	r3, r3, #20
 8007176:	051b      	lsls	r3, r3, #20
 8007178:	2a00      	cmp	r2, #0
 800717a:	d06a      	beq.n	8007252 <_strtod_l+0x8fa>
 800717c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007180:	d867      	bhi.n	8007252 <_strtod_l+0x8fa>
 8007182:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007186:	f67f ae9d 	bls.w	8006ec4 <_strtod_l+0x56c>
 800718a:	4b0a      	ldr	r3, [pc, #40]	@ (80071b4 <_strtod_l+0x85c>)
 800718c:	4650      	mov	r0, sl
 800718e:	4659      	mov	r1, fp
 8007190:	2200      	movs	r2, #0
 8007192:	f7f9 fa41 	bl	8000618 <__aeabi_dmul>
 8007196:	4b08      	ldr	r3, [pc, #32]	@ (80071b8 <_strtod_l+0x860>)
 8007198:	400b      	ands	r3, r1
 800719a:	4682      	mov	sl, r0
 800719c:	468b      	mov	fp, r1
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f47f ae08 	bne.w	8006db4 <_strtod_l+0x45c>
 80071a4:	9a05      	ldr	r2, [sp, #20]
 80071a6:	2322      	movs	r3, #34	@ 0x22
 80071a8:	6013      	str	r3, [r2, #0]
 80071aa:	e603      	b.n	8006db4 <_strtod_l+0x45c>
 80071ac:	08008c00 	.word	0x08008c00
 80071b0:	fffffc02 	.word	0xfffffc02
 80071b4:	39500000 	.word	0x39500000
 80071b8:	7ff00000 	.word	0x7ff00000
 80071bc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80071c0:	d165      	bne.n	800728e <_strtod_l+0x936>
 80071c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80071c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071c8:	b35a      	cbz	r2, 8007222 <_strtod_l+0x8ca>
 80071ca:	4a9f      	ldr	r2, [pc, #636]	@ (8007448 <_strtod_l+0xaf0>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d12b      	bne.n	8007228 <_strtod_l+0x8d0>
 80071d0:	9b08      	ldr	r3, [sp, #32]
 80071d2:	4651      	mov	r1, sl
 80071d4:	b303      	cbz	r3, 8007218 <_strtod_l+0x8c0>
 80071d6:	4b9d      	ldr	r3, [pc, #628]	@ (800744c <_strtod_l+0xaf4>)
 80071d8:	465a      	mov	r2, fp
 80071da:	4013      	ands	r3, r2
 80071dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80071e0:	f04f 32ff 	mov.w	r2, #4294967295
 80071e4:	d81b      	bhi.n	800721e <_strtod_l+0x8c6>
 80071e6:	0d1b      	lsrs	r3, r3, #20
 80071e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80071ec:	fa02 f303 	lsl.w	r3, r2, r3
 80071f0:	4299      	cmp	r1, r3
 80071f2:	d119      	bne.n	8007228 <_strtod_l+0x8d0>
 80071f4:	4b96      	ldr	r3, [pc, #600]	@ (8007450 <_strtod_l+0xaf8>)
 80071f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d102      	bne.n	8007202 <_strtod_l+0x8aa>
 80071fc:	3101      	adds	r1, #1
 80071fe:	f43f adce 	beq.w	8006d9e <_strtod_l+0x446>
 8007202:	4b92      	ldr	r3, [pc, #584]	@ (800744c <_strtod_l+0xaf4>)
 8007204:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007206:	401a      	ands	r2, r3
 8007208:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800720c:	f04f 0a00 	mov.w	sl, #0
 8007210:	9b08      	ldr	r3, [sp, #32]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1b9      	bne.n	800718a <_strtod_l+0x832>
 8007216:	e5cd      	b.n	8006db4 <_strtod_l+0x45c>
 8007218:	f04f 33ff 	mov.w	r3, #4294967295
 800721c:	e7e8      	b.n	80071f0 <_strtod_l+0x898>
 800721e:	4613      	mov	r3, r2
 8007220:	e7e6      	b.n	80071f0 <_strtod_l+0x898>
 8007222:	ea53 030a 	orrs.w	r3, r3, sl
 8007226:	d0a2      	beq.n	800716e <_strtod_l+0x816>
 8007228:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800722a:	b1db      	cbz	r3, 8007264 <_strtod_l+0x90c>
 800722c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800722e:	4213      	tst	r3, r2
 8007230:	d0ee      	beq.n	8007210 <_strtod_l+0x8b8>
 8007232:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007234:	9a08      	ldr	r2, [sp, #32]
 8007236:	4650      	mov	r0, sl
 8007238:	4659      	mov	r1, fp
 800723a:	b1bb      	cbz	r3, 800726c <_strtod_l+0x914>
 800723c:	f7ff fb6e 	bl	800691c <sulp>
 8007240:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007244:	ec53 2b10 	vmov	r2, r3, d0
 8007248:	f7f9 f830 	bl	80002ac <__adddf3>
 800724c:	4682      	mov	sl, r0
 800724e:	468b      	mov	fp, r1
 8007250:	e7de      	b.n	8007210 <_strtod_l+0x8b8>
 8007252:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007256:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800725a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800725e:	f04f 3aff 	mov.w	sl, #4294967295
 8007262:	e7d5      	b.n	8007210 <_strtod_l+0x8b8>
 8007264:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007266:	ea13 0f0a 	tst.w	r3, sl
 800726a:	e7e1      	b.n	8007230 <_strtod_l+0x8d8>
 800726c:	f7ff fb56 	bl	800691c <sulp>
 8007270:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007274:	ec53 2b10 	vmov	r2, r3, d0
 8007278:	f7f9 f816 	bl	80002a8 <__aeabi_dsub>
 800727c:	2200      	movs	r2, #0
 800727e:	2300      	movs	r3, #0
 8007280:	4682      	mov	sl, r0
 8007282:	468b      	mov	fp, r1
 8007284:	f7f9 fc30 	bl	8000ae8 <__aeabi_dcmpeq>
 8007288:	2800      	cmp	r0, #0
 800728a:	d0c1      	beq.n	8007210 <_strtod_l+0x8b8>
 800728c:	e61a      	b.n	8006ec4 <_strtod_l+0x56c>
 800728e:	4641      	mov	r1, r8
 8007290:	4620      	mov	r0, r4
 8007292:	f7ff facd 	bl	8006830 <__ratio>
 8007296:	ec57 6b10 	vmov	r6, r7, d0
 800729a:	2200      	movs	r2, #0
 800729c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80072a0:	4630      	mov	r0, r6
 80072a2:	4639      	mov	r1, r7
 80072a4:	f7f9 fc34 	bl	8000b10 <__aeabi_dcmple>
 80072a8:	2800      	cmp	r0, #0
 80072aa:	d06f      	beq.n	800738c <_strtod_l+0xa34>
 80072ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d17a      	bne.n	80073a8 <_strtod_l+0xa50>
 80072b2:	f1ba 0f00 	cmp.w	sl, #0
 80072b6:	d158      	bne.n	800736a <_strtod_l+0xa12>
 80072b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d15a      	bne.n	8007378 <_strtod_l+0xa20>
 80072c2:	4b64      	ldr	r3, [pc, #400]	@ (8007454 <_strtod_l+0xafc>)
 80072c4:	2200      	movs	r2, #0
 80072c6:	4630      	mov	r0, r6
 80072c8:	4639      	mov	r1, r7
 80072ca:	f7f9 fc17 	bl	8000afc <__aeabi_dcmplt>
 80072ce:	2800      	cmp	r0, #0
 80072d0:	d159      	bne.n	8007386 <_strtod_l+0xa2e>
 80072d2:	4630      	mov	r0, r6
 80072d4:	4639      	mov	r1, r7
 80072d6:	4b60      	ldr	r3, [pc, #384]	@ (8007458 <_strtod_l+0xb00>)
 80072d8:	2200      	movs	r2, #0
 80072da:	f7f9 f99d 	bl	8000618 <__aeabi_dmul>
 80072de:	4606      	mov	r6, r0
 80072e0:	460f      	mov	r7, r1
 80072e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80072e6:	9606      	str	r6, [sp, #24]
 80072e8:	9307      	str	r3, [sp, #28]
 80072ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072ee:	4d57      	ldr	r5, [pc, #348]	@ (800744c <_strtod_l+0xaf4>)
 80072f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80072f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072f6:	401d      	ands	r5, r3
 80072f8:	4b58      	ldr	r3, [pc, #352]	@ (800745c <_strtod_l+0xb04>)
 80072fa:	429d      	cmp	r5, r3
 80072fc:	f040 80b2 	bne.w	8007464 <_strtod_l+0xb0c>
 8007300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007302:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007306:	ec4b ab10 	vmov	d0, sl, fp
 800730a:	f7ff f9c9 	bl	80066a0 <__ulp>
 800730e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007312:	ec51 0b10 	vmov	r0, r1, d0
 8007316:	f7f9 f97f 	bl	8000618 <__aeabi_dmul>
 800731a:	4652      	mov	r2, sl
 800731c:	465b      	mov	r3, fp
 800731e:	f7f8 ffc5 	bl	80002ac <__adddf3>
 8007322:	460b      	mov	r3, r1
 8007324:	4949      	ldr	r1, [pc, #292]	@ (800744c <_strtod_l+0xaf4>)
 8007326:	4a4e      	ldr	r2, [pc, #312]	@ (8007460 <_strtod_l+0xb08>)
 8007328:	4019      	ands	r1, r3
 800732a:	4291      	cmp	r1, r2
 800732c:	4682      	mov	sl, r0
 800732e:	d942      	bls.n	80073b6 <_strtod_l+0xa5e>
 8007330:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007332:	4b47      	ldr	r3, [pc, #284]	@ (8007450 <_strtod_l+0xaf8>)
 8007334:	429a      	cmp	r2, r3
 8007336:	d103      	bne.n	8007340 <_strtod_l+0x9e8>
 8007338:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800733a:	3301      	adds	r3, #1
 800733c:	f43f ad2f 	beq.w	8006d9e <_strtod_l+0x446>
 8007340:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007450 <_strtod_l+0xaf8>
 8007344:	f04f 3aff 	mov.w	sl, #4294967295
 8007348:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800734a:	9805      	ldr	r0, [sp, #20]
 800734c:	f7fe fe7c 	bl	8006048 <_Bfree>
 8007350:	9805      	ldr	r0, [sp, #20]
 8007352:	4649      	mov	r1, r9
 8007354:	f7fe fe78 	bl	8006048 <_Bfree>
 8007358:	9805      	ldr	r0, [sp, #20]
 800735a:	4641      	mov	r1, r8
 800735c:	f7fe fe74 	bl	8006048 <_Bfree>
 8007360:	9805      	ldr	r0, [sp, #20]
 8007362:	4621      	mov	r1, r4
 8007364:	f7fe fe70 	bl	8006048 <_Bfree>
 8007368:	e619      	b.n	8006f9e <_strtod_l+0x646>
 800736a:	f1ba 0f01 	cmp.w	sl, #1
 800736e:	d103      	bne.n	8007378 <_strtod_l+0xa20>
 8007370:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007372:	2b00      	cmp	r3, #0
 8007374:	f43f ada6 	beq.w	8006ec4 <_strtod_l+0x56c>
 8007378:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007428 <_strtod_l+0xad0>
 800737c:	4f35      	ldr	r7, [pc, #212]	@ (8007454 <_strtod_l+0xafc>)
 800737e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007382:	2600      	movs	r6, #0
 8007384:	e7b1      	b.n	80072ea <_strtod_l+0x992>
 8007386:	4f34      	ldr	r7, [pc, #208]	@ (8007458 <_strtod_l+0xb00>)
 8007388:	2600      	movs	r6, #0
 800738a:	e7aa      	b.n	80072e2 <_strtod_l+0x98a>
 800738c:	4b32      	ldr	r3, [pc, #200]	@ (8007458 <_strtod_l+0xb00>)
 800738e:	4630      	mov	r0, r6
 8007390:	4639      	mov	r1, r7
 8007392:	2200      	movs	r2, #0
 8007394:	f7f9 f940 	bl	8000618 <__aeabi_dmul>
 8007398:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800739a:	4606      	mov	r6, r0
 800739c:	460f      	mov	r7, r1
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d09f      	beq.n	80072e2 <_strtod_l+0x98a>
 80073a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80073a6:	e7a0      	b.n	80072ea <_strtod_l+0x992>
 80073a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007430 <_strtod_l+0xad8>
 80073ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80073b0:	ec57 6b17 	vmov	r6, r7, d7
 80073b4:	e799      	b.n	80072ea <_strtod_l+0x992>
 80073b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80073ba:	9b08      	ldr	r3, [sp, #32]
 80073bc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d1c1      	bne.n	8007348 <_strtod_l+0x9f0>
 80073c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80073c8:	0d1b      	lsrs	r3, r3, #20
 80073ca:	051b      	lsls	r3, r3, #20
 80073cc:	429d      	cmp	r5, r3
 80073ce:	d1bb      	bne.n	8007348 <_strtod_l+0x9f0>
 80073d0:	4630      	mov	r0, r6
 80073d2:	4639      	mov	r1, r7
 80073d4:	f7f9 fc80 	bl	8000cd8 <__aeabi_d2lz>
 80073d8:	f7f9 f8f0 	bl	80005bc <__aeabi_l2d>
 80073dc:	4602      	mov	r2, r0
 80073de:	460b      	mov	r3, r1
 80073e0:	4630      	mov	r0, r6
 80073e2:	4639      	mov	r1, r7
 80073e4:	f7f8 ff60 	bl	80002a8 <__aeabi_dsub>
 80073e8:	460b      	mov	r3, r1
 80073ea:	4602      	mov	r2, r0
 80073ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80073f0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80073f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073f6:	ea46 060a 	orr.w	r6, r6, sl
 80073fa:	431e      	orrs	r6, r3
 80073fc:	d06f      	beq.n	80074de <_strtod_l+0xb86>
 80073fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8007438 <_strtod_l+0xae0>)
 8007400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007404:	f7f9 fb7a 	bl	8000afc <__aeabi_dcmplt>
 8007408:	2800      	cmp	r0, #0
 800740a:	f47f acd3 	bne.w	8006db4 <_strtod_l+0x45c>
 800740e:	a30c      	add	r3, pc, #48	@ (adr r3, 8007440 <_strtod_l+0xae8>)
 8007410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007414:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007418:	f7f9 fb8e 	bl	8000b38 <__aeabi_dcmpgt>
 800741c:	2800      	cmp	r0, #0
 800741e:	d093      	beq.n	8007348 <_strtod_l+0x9f0>
 8007420:	e4c8      	b.n	8006db4 <_strtod_l+0x45c>
 8007422:	bf00      	nop
 8007424:	f3af 8000 	nop.w
 8007428:	00000000 	.word	0x00000000
 800742c:	bff00000 	.word	0xbff00000
 8007430:	00000000 	.word	0x00000000
 8007434:	3ff00000 	.word	0x3ff00000
 8007438:	94a03595 	.word	0x94a03595
 800743c:	3fdfffff 	.word	0x3fdfffff
 8007440:	35afe535 	.word	0x35afe535
 8007444:	3fe00000 	.word	0x3fe00000
 8007448:	000fffff 	.word	0x000fffff
 800744c:	7ff00000 	.word	0x7ff00000
 8007450:	7fefffff 	.word	0x7fefffff
 8007454:	3ff00000 	.word	0x3ff00000
 8007458:	3fe00000 	.word	0x3fe00000
 800745c:	7fe00000 	.word	0x7fe00000
 8007460:	7c9fffff 	.word	0x7c9fffff
 8007464:	9b08      	ldr	r3, [sp, #32]
 8007466:	b323      	cbz	r3, 80074b2 <_strtod_l+0xb5a>
 8007468:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800746c:	d821      	bhi.n	80074b2 <_strtod_l+0xb5a>
 800746e:	a328      	add	r3, pc, #160	@ (adr r3, 8007510 <_strtod_l+0xbb8>)
 8007470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007474:	4630      	mov	r0, r6
 8007476:	4639      	mov	r1, r7
 8007478:	f7f9 fb4a 	bl	8000b10 <__aeabi_dcmple>
 800747c:	b1a0      	cbz	r0, 80074a8 <_strtod_l+0xb50>
 800747e:	4639      	mov	r1, r7
 8007480:	4630      	mov	r0, r6
 8007482:	f7f9 fba1 	bl	8000bc8 <__aeabi_d2uiz>
 8007486:	2801      	cmp	r0, #1
 8007488:	bf38      	it	cc
 800748a:	2001      	movcc	r0, #1
 800748c:	f7f9 f84a 	bl	8000524 <__aeabi_ui2d>
 8007490:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007492:	4606      	mov	r6, r0
 8007494:	460f      	mov	r7, r1
 8007496:	b9fb      	cbnz	r3, 80074d8 <_strtod_l+0xb80>
 8007498:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800749c:	9014      	str	r0, [sp, #80]	@ 0x50
 800749e:	9315      	str	r3, [sp, #84]	@ 0x54
 80074a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80074a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80074a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80074aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80074ae:	1b5b      	subs	r3, r3, r5
 80074b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80074b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80074b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80074ba:	f7ff f8f1 	bl	80066a0 <__ulp>
 80074be:	4650      	mov	r0, sl
 80074c0:	ec53 2b10 	vmov	r2, r3, d0
 80074c4:	4659      	mov	r1, fp
 80074c6:	f7f9 f8a7 	bl	8000618 <__aeabi_dmul>
 80074ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80074ce:	f7f8 feed 	bl	80002ac <__adddf3>
 80074d2:	4682      	mov	sl, r0
 80074d4:	468b      	mov	fp, r1
 80074d6:	e770      	b.n	80073ba <_strtod_l+0xa62>
 80074d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80074dc:	e7e0      	b.n	80074a0 <_strtod_l+0xb48>
 80074de:	a30e      	add	r3, pc, #56	@ (adr r3, 8007518 <_strtod_l+0xbc0>)
 80074e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e4:	f7f9 fb0a 	bl	8000afc <__aeabi_dcmplt>
 80074e8:	e798      	b.n	800741c <_strtod_l+0xac4>
 80074ea:	2300      	movs	r3, #0
 80074ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80074ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80074f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074f2:	6013      	str	r3, [r2, #0]
 80074f4:	f7ff ba6d 	b.w	80069d2 <_strtod_l+0x7a>
 80074f8:	2a65      	cmp	r2, #101	@ 0x65
 80074fa:	f43f ab68 	beq.w	8006bce <_strtod_l+0x276>
 80074fe:	2a45      	cmp	r2, #69	@ 0x45
 8007500:	f43f ab65 	beq.w	8006bce <_strtod_l+0x276>
 8007504:	2301      	movs	r3, #1
 8007506:	f7ff bba0 	b.w	8006c4a <_strtod_l+0x2f2>
 800750a:	bf00      	nop
 800750c:	f3af 8000 	nop.w
 8007510:	ffc00000 	.word	0xffc00000
 8007514:	41dfffff 	.word	0x41dfffff
 8007518:	94a03595 	.word	0x94a03595
 800751c:	3fcfffff 	.word	0x3fcfffff

08007520 <_strtod_r>:
 8007520:	4b01      	ldr	r3, [pc, #4]	@ (8007528 <_strtod_r+0x8>)
 8007522:	f7ff ba19 	b.w	8006958 <_strtod_l>
 8007526:	bf00      	nop
 8007528:	20000074 	.word	0x20000074

0800752c <_strtol_l.isra.0>:
 800752c:	2b24      	cmp	r3, #36	@ 0x24
 800752e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007532:	4686      	mov	lr, r0
 8007534:	4690      	mov	r8, r2
 8007536:	d801      	bhi.n	800753c <_strtol_l.isra.0+0x10>
 8007538:	2b01      	cmp	r3, #1
 800753a:	d106      	bne.n	800754a <_strtol_l.isra.0+0x1e>
 800753c:	f7fd fdb8 	bl	80050b0 <__errno>
 8007540:	2316      	movs	r3, #22
 8007542:	6003      	str	r3, [r0, #0]
 8007544:	2000      	movs	r0, #0
 8007546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800754a:	4834      	ldr	r0, [pc, #208]	@ (800761c <_strtol_l.isra.0+0xf0>)
 800754c:	460d      	mov	r5, r1
 800754e:	462a      	mov	r2, r5
 8007550:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007554:	5d06      	ldrb	r6, [r0, r4]
 8007556:	f016 0608 	ands.w	r6, r6, #8
 800755a:	d1f8      	bne.n	800754e <_strtol_l.isra.0+0x22>
 800755c:	2c2d      	cmp	r4, #45	@ 0x2d
 800755e:	d110      	bne.n	8007582 <_strtol_l.isra.0+0x56>
 8007560:	782c      	ldrb	r4, [r5, #0]
 8007562:	2601      	movs	r6, #1
 8007564:	1c95      	adds	r5, r2, #2
 8007566:	f033 0210 	bics.w	r2, r3, #16
 800756a:	d115      	bne.n	8007598 <_strtol_l.isra.0+0x6c>
 800756c:	2c30      	cmp	r4, #48	@ 0x30
 800756e:	d10d      	bne.n	800758c <_strtol_l.isra.0+0x60>
 8007570:	782a      	ldrb	r2, [r5, #0]
 8007572:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007576:	2a58      	cmp	r2, #88	@ 0x58
 8007578:	d108      	bne.n	800758c <_strtol_l.isra.0+0x60>
 800757a:	786c      	ldrb	r4, [r5, #1]
 800757c:	3502      	adds	r5, #2
 800757e:	2310      	movs	r3, #16
 8007580:	e00a      	b.n	8007598 <_strtol_l.isra.0+0x6c>
 8007582:	2c2b      	cmp	r4, #43	@ 0x2b
 8007584:	bf04      	itt	eq
 8007586:	782c      	ldrbeq	r4, [r5, #0]
 8007588:	1c95      	addeq	r5, r2, #2
 800758a:	e7ec      	b.n	8007566 <_strtol_l.isra.0+0x3a>
 800758c:	2b00      	cmp	r3, #0
 800758e:	d1f6      	bne.n	800757e <_strtol_l.isra.0+0x52>
 8007590:	2c30      	cmp	r4, #48	@ 0x30
 8007592:	bf14      	ite	ne
 8007594:	230a      	movne	r3, #10
 8007596:	2308      	moveq	r3, #8
 8007598:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800759c:	f10c 3cff 	add.w	ip, ip, #4294967295
 80075a0:	2200      	movs	r2, #0
 80075a2:	fbbc f9f3 	udiv	r9, ip, r3
 80075a6:	4610      	mov	r0, r2
 80075a8:	fb03 ca19 	mls	sl, r3, r9, ip
 80075ac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80075b0:	2f09      	cmp	r7, #9
 80075b2:	d80f      	bhi.n	80075d4 <_strtol_l.isra.0+0xa8>
 80075b4:	463c      	mov	r4, r7
 80075b6:	42a3      	cmp	r3, r4
 80075b8:	dd1b      	ble.n	80075f2 <_strtol_l.isra.0+0xc6>
 80075ba:	1c57      	adds	r7, r2, #1
 80075bc:	d007      	beq.n	80075ce <_strtol_l.isra.0+0xa2>
 80075be:	4581      	cmp	r9, r0
 80075c0:	d314      	bcc.n	80075ec <_strtol_l.isra.0+0xc0>
 80075c2:	d101      	bne.n	80075c8 <_strtol_l.isra.0+0x9c>
 80075c4:	45a2      	cmp	sl, r4
 80075c6:	db11      	blt.n	80075ec <_strtol_l.isra.0+0xc0>
 80075c8:	fb00 4003 	mla	r0, r0, r3, r4
 80075cc:	2201      	movs	r2, #1
 80075ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80075d2:	e7eb      	b.n	80075ac <_strtol_l.isra.0+0x80>
 80075d4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80075d8:	2f19      	cmp	r7, #25
 80075da:	d801      	bhi.n	80075e0 <_strtol_l.isra.0+0xb4>
 80075dc:	3c37      	subs	r4, #55	@ 0x37
 80075de:	e7ea      	b.n	80075b6 <_strtol_l.isra.0+0x8a>
 80075e0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80075e4:	2f19      	cmp	r7, #25
 80075e6:	d804      	bhi.n	80075f2 <_strtol_l.isra.0+0xc6>
 80075e8:	3c57      	subs	r4, #87	@ 0x57
 80075ea:	e7e4      	b.n	80075b6 <_strtol_l.isra.0+0x8a>
 80075ec:	f04f 32ff 	mov.w	r2, #4294967295
 80075f0:	e7ed      	b.n	80075ce <_strtol_l.isra.0+0xa2>
 80075f2:	1c53      	adds	r3, r2, #1
 80075f4:	d108      	bne.n	8007608 <_strtol_l.isra.0+0xdc>
 80075f6:	2322      	movs	r3, #34	@ 0x22
 80075f8:	f8ce 3000 	str.w	r3, [lr]
 80075fc:	4660      	mov	r0, ip
 80075fe:	f1b8 0f00 	cmp.w	r8, #0
 8007602:	d0a0      	beq.n	8007546 <_strtol_l.isra.0+0x1a>
 8007604:	1e69      	subs	r1, r5, #1
 8007606:	e006      	b.n	8007616 <_strtol_l.isra.0+0xea>
 8007608:	b106      	cbz	r6, 800760c <_strtol_l.isra.0+0xe0>
 800760a:	4240      	negs	r0, r0
 800760c:	f1b8 0f00 	cmp.w	r8, #0
 8007610:	d099      	beq.n	8007546 <_strtol_l.isra.0+0x1a>
 8007612:	2a00      	cmp	r2, #0
 8007614:	d1f6      	bne.n	8007604 <_strtol_l.isra.0+0xd8>
 8007616:	f8c8 1000 	str.w	r1, [r8]
 800761a:	e794      	b.n	8007546 <_strtol_l.isra.0+0x1a>
 800761c:	08008c29 	.word	0x08008c29

08007620 <_strtol_r>:
 8007620:	f7ff bf84 	b.w	800752c <_strtol_l.isra.0>

08007624 <__ssputs_r>:
 8007624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007628:	688e      	ldr	r6, [r1, #8]
 800762a:	461f      	mov	r7, r3
 800762c:	42be      	cmp	r6, r7
 800762e:	680b      	ldr	r3, [r1, #0]
 8007630:	4682      	mov	sl, r0
 8007632:	460c      	mov	r4, r1
 8007634:	4690      	mov	r8, r2
 8007636:	d82d      	bhi.n	8007694 <__ssputs_r+0x70>
 8007638:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800763c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007640:	d026      	beq.n	8007690 <__ssputs_r+0x6c>
 8007642:	6965      	ldr	r5, [r4, #20]
 8007644:	6909      	ldr	r1, [r1, #16]
 8007646:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800764a:	eba3 0901 	sub.w	r9, r3, r1
 800764e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007652:	1c7b      	adds	r3, r7, #1
 8007654:	444b      	add	r3, r9
 8007656:	106d      	asrs	r5, r5, #1
 8007658:	429d      	cmp	r5, r3
 800765a:	bf38      	it	cc
 800765c:	461d      	movcc	r5, r3
 800765e:	0553      	lsls	r3, r2, #21
 8007660:	d527      	bpl.n	80076b2 <__ssputs_r+0x8e>
 8007662:	4629      	mov	r1, r5
 8007664:	f7fe fc24 	bl	8005eb0 <_malloc_r>
 8007668:	4606      	mov	r6, r0
 800766a:	b360      	cbz	r0, 80076c6 <__ssputs_r+0xa2>
 800766c:	6921      	ldr	r1, [r4, #16]
 800766e:	464a      	mov	r2, r9
 8007670:	f000 fa18 	bl	8007aa4 <memcpy>
 8007674:	89a3      	ldrh	r3, [r4, #12]
 8007676:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800767a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800767e:	81a3      	strh	r3, [r4, #12]
 8007680:	6126      	str	r6, [r4, #16]
 8007682:	6165      	str	r5, [r4, #20]
 8007684:	444e      	add	r6, r9
 8007686:	eba5 0509 	sub.w	r5, r5, r9
 800768a:	6026      	str	r6, [r4, #0]
 800768c:	60a5      	str	r5, [r4, #8]
 800768e:	463e      	mov	r6, r7
 8007690:	42be      	cmp	r6, r7
 8007692:	d900      	bls.n	8007696 <__ssputs_r+0x72>
 8007694:	463e      	mov	r6, r7
 8007696:	6820      	ldr	r0, [r4, #0]
 8007698:	4632      	mov	r2, r6
 800769a:	4641      	mov	r1, r8
 800769c:	f000 f9c6 	bl	8007a2c <memmove>
 80076a0:	68a3      	ldr	r3, [r4, #8]
 80076a2:	1b9b      	subs	r3, r3, r6
 80076a4:	60a3      	str	r3, [r4, #8]
 80076a6:	6823      	ldr	r3, [r4, #0]
 80076a8:	4433      	add	r3, r6
 80076aa:	6023      	str	r3, [r4, #0]
 80076ac:	2000      	movs	r0, #0
 80076ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076b2:	462a      	mov	r2, r5
 80076b4:	f000 fd89 	bl	80081ca <_realloc_r>
 80076b8:	4606      	mov	r6, r0
 80076ba:	2800      	cmp	r0, #0
 80076bc:	d1e0      	bne.n	8007680 <__ssputs_r+0x5c>
 80076be:	6921      	ldr	r1, [r4, #16]
 80076c0:	4650      	mov	r0, sl
 80076c2:	f7fe fb81 	bl	8005dc8 <_free_r>
 80076c6:	230c      	movs	r3, #12
 80076c8:	f8ca 3000 	str.w	r3, [sl]
 80076cc:	89a3      	ldrh	r3, [r4, #12]
 80076ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076d2:	81a3      	strh	r3, [r4, #12]
 80076d4:	f04f 30ff 	mov.w	r0, #4294967295
 80076d8:	e7e9      	b.n	80076ae <__ssputs_r+0x8a>
	...

080076dc <_svfiprintf_r>:
 80076dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076e0:	4698      	mov	r8, r3
 80076e2:	898b      	ldrh	r3, [r1, #12]
 80076e4:	061b      	lsls	r3, r3, #24
 80076e6:	b09d      	sub	sp, #116	@ 0x74
 80076e8:	4607      	mov	r7, r0
 80076ea:	460d      	mov	r5, r1
 80076ec:	4614      	mov	r4, r2
 80076ee:	d510      	bpl.n	8007712 <_svfiprintf_r+0x36>
 80076f0:	690b      	ldr	r3, [r1, #16]
 80076f2:	b973      	cbnz	r3, 8007712 <_svfiprintf_r+0x36>
 80076f4:	2140      	movs	r1, #64	@ 0x40
 80076f6:	f7fe fbdb 	bl	8005eb0 <_malloc_r>
 80076fa:	6028      	str	r0, [r5, #0]
 80076fc:	6128      	str	r0, [r5, #16]
 80076fe:	b930      	cbnz	r0, 800770e <_svfiprintf_r+0x32>
 8007700:	230c      	movs	r3, #12
 8007702:	603b      	str	r3, [r7, #0]
 8007704:	f04f 30ff 	mov.w	r0, #4294967295
 8007708:	b01d      	add	sp, #116	@ 0x74
 800770a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800770e:	2340      	movs	r3, #64	@ 0x40
 8007710:	616b      	str	r3, [r5, #20]
 8007712:	2300      	movs	r3, #0
 8007714:	9309      	str	r3, [sp, #36]	@ 0x24
 8007716:	2320      	movs	r3, #32
 8007718:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800771c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007720:	2330      	movs	r3, #48	@ 0x30
 8007722:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80078c0 <_svfiprintf_r+0x1e4>
 8007726:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800772a:	f04f 0901 	mov.w	r9, #1
 800772e:	4623      	mov	r3, r4
 8007730:	469a      	mov	sl, r3
 8007732:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007736:	b10a      	cbz	r2, 800773c <_svfiprintf_r+0x60>
 8007738:	2a25      	cmp	r2, #37	@ 0x25
 800773a:	d1f9      	bne.n	8007730 <_svfiprintf_r+0x54>
 800773c:	ebba 0b04 	subs.w	fp, sl, r4
 8007740:	d00b      	beq.n	800775a <_svfiprintf_r+0x7e>
 8007742:	465b      	mov	r3, fp
 8007744:	4622      	mov	r2, r4
 8007746:	4629      	mov	r1, r5
 8007748:	4638      	mov	r0, r7
 800774a:	f7ff ff6b 	bl	8007624 <__ssputs_r>
 800774e:	3001      	adds	r0, #1
 8007750:	f000 80a7 	beq.w	80078a2 <_svfiprintf_r+0x1c6>
 8007754:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007756:	445a      	add	r2, fp
 8007758:	9209      	str	r2, [sp, #36]	@ 0x24
 800775a:	f89a 3000 	ldrb.w	r3, [sl]
 800775e:	2b00      	cmp	r3, #0
 8007760:	f000 809f 	beq.w	80078a2 <_svfiprintf_r+0x1c6>
 8007764:	2300      	movs	r3, #0
 8007766:	f04f 32ff 	mov.w	r2, #4294967295
 800776a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800776e:	f10a 0a01 	add.w	sl, sl, #1
 8007772:	9304      	str	r3, [sp, #16]
 8007774:	9307      	str	r3, [sp, #28]
 8007776:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800777a:	931a      	str	r3, [sp, #104]	@ 0x68
 800777c:	4654      	mov	r4, sl
 800777e:	2205      	movs	r2, #5
 8007780:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007784:	484e      	ldr	r0, [pc, #312]	@ (80078c0 <_svfiprintf_r+0x1e4>)
 8007786:	f7f8 fd33 	bl	80001f0 <memchr>
 800778a:	9a04      	ldr	r2, [sp, #16]
 800778c:	b9d8      	cbnz	r0, 80077c6 <_svfiprintf_r+0xea>
 800778e:	06d0      	lsls	r0, r2, #27
 8007790:	bf44      	itt	mi
 8007792:	2320      	movmi	r3, #32
 8007794:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007798:	0711      	lsls	r1, r2, #28
 800779a:	bf44      	itt	mi
 800779c:	232b      	movmi	r3, #43	@ 0x2b
 800779e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077a2:	f89a 3000 	ldrb.w	r3, [sl]
 80077a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80077a8:	d015      	beq.n	80077d6 <_svfiprintf_r+0xfa>
 80077aa:	9a07      	ldr	r2, [sp, #28]
 80077ac:	4654      	mov	r4, sl
 80077ae:	2000      	movs	r0, #0
 80077b0:	f04f 0c0a 	mov.w	ip, #10
 80077b4:	4621      	mov	r1, r4
 80077b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077ba:	3b30      	subs	r3, #48	@ 0x30
 80077bc:	2b09      	cmp	r3, #9
 80077be:	d94b      	bls.n	8007858 <_svfiprintf_r+0x17c>
 80077c0:	b1b0      	cbz	r0, 80077f0 <_svfiprintf_r+0x114>
 80077c2:	9207      	str	r2, [sp, #28]
 80077c4:	e014      	b.n	80077f0 <_svfiprintf_r+0x114>
 80077c6:	eba0 0308 	sub.w	r3, r0, r8
 80077ca:	fa09 f303 	lsl.w	r3, r9, r3
 80077ce:	4313      	orrs	r3, r2
 80077d0:	9304      	str	r3, [sp, #16]
 80077d2:	46a2      	mov	sl, r4
 80077d4:	e7d2      	b.n	800777c <_svfiprintf_r+0xa0>
 80077d6:	9b03      	ldr	r3, [sp, #12]
 80077d8:	1d19      	adds	r1, r3, #4
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	9103      	str	r1, [sp, #12]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	bfbb      	ittet	lt
 80077e2:	425b      	neglt	r3, r3
 80077e4:	f042 0202 	orrlt.w	r2, r2, #2
 80077e8:	9307      	strge	r3, [sp, #28]
 80077ea:	9307      	strlt	r3, [sp, #28]
 80077ec:	bfb8      	it	lt
 80077ee:	9204      	strlt	r2, [sp, #16]
 80077f0:	7823      	ldrb	r3, [r4, #0]
 80077f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80077f4:	d10a      	bne.n	800780c <_svfiprintf_r+0x130>
 80077f6:	7863      	ldrb	r3, [r4, #1]
 80077f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80077fa:	d132      	bne.n	8007862 <_svfiprintf_r+0x186>
 80077fc:	9b03      	ldr	r3, [sp, #12]
 80077fe:	1d1a      	adds	r2, r3, #4
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	9203      	str	r2, [sp, #12]
 8007804:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007808:	3402      	adds	r4, #2
 800780a:	9305      	str	r3, [sp, #20]
 800780c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80078d0 <_svfiprintf_r+0x1f4>
 8007810:	7821      	ldrb	r1, [r4, #0]
 8007812:	2203      	movs	r2, #3
 8007814:	4650      	mov	r0, sl
 8007816:	f7f8 fceb 	bl	80001f0 <memchr>
 800781a:	b138      	cbz	r0, 800782c <_svfiprintf_r+0x150>
 800781c:	9b04      	ldr	r3, [sp, #16]
 800781e:	eba0 000a 	sub.w	r0, r0, sl
 8007822:	2240      	movs	r2, #64	@ 0x40
 8007824:	4082      	lsls	r2, r0
 8007826:	4313      	orrs	r3, r2
 8007828:	3401      	adds	r4, #1
 800782a:	9304      	str	r3, [sp, #16]
 800782c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007830:	4824      	ldr	r0, [pc, #144]	@ (80078c4 <_svfiprintf_r+0x1e8>)
 8007832:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007836:	2206      	movs	r2, #6
 8007838:	f7f8 fcda 	bl	80001f0 <memchr>
 800783c:	2800      	cmp	r0, #0
 800783e:	d036      	beq.n	80078ae <_svfiprintf_r+0x1d2>
 8007840:	4b21      	ldr	r3, [pc, #132]	@ (80078c8 <_svfiprintf_r+0x1ec>)
 8007842:	bb1b      	cbnz	r3, 800788c <_svfiprintf_r+0x1b0>
 8007844:	9b03      	ldr	r3, [sp, #12]
 8007846:	3307      	adds	r3, #7
 8007848:	f023 0307 	bic.w	r3, r3, #7
 800784c:	3308      	adds	r3, #8
 800784e:	9303      	str	r3, [sp, #12]
 8007850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007852:	4433      	add	r3, r6
 8007854:	9309      	str	r3, [sp, #36]	@ 0x24
 8007856:	e76a      	b.n	800772e <_svfiprintf_r+0x52>
 8007858:	fb0c 3202 	mla	r2, ip, r2, r3
 800785c:	460c      	mov	r4, r1
 800785e:	2001      	movs	r0, #1
 8007860:	e7a8      	b.n	80077b4 <_svfiprintf_r+0xd8>
 8007862:	2300      	movs	r3, #0
 8007864:	3401      	adds	r4, #1
 8007866:	9305      	str	r3, [sp, #20]
 8007868:	4619      	mov	r1, r3
 800786a:	f04f 0c0a 	mov.w	ip, #10
 800786e:	4620      	mov	r0, r4
 8007870:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007874:	3a30      	subs	r2, #48	@ 0x30
 8007876:	2a09      	cmp	r2, #9
 8007878:	d903      	bls.n	8007882 <_svfiprintf_r+0x1a6>
 800787a:	2b00      	cmp	r3, #0
 800787c:	d0c6      	beq.n	800780c <_svfiprintf_r+0x130>
 800787e:	9105      	str	r1, [sp, #20]
 8007880:	e7c4      	b.n	800780c <_svfiprintf_r+0x130>
 8007882:	fb0c 2101 	mla	r1, ip, r1, r2
 8007886:	4604      	mov	r4, r0
 8007888:	2301      	movs	r3, #1
 800788a:	e7f0      	b.n	800786e <_svfiprintf_r+0x192>
 800788c:	ab03      	add	r3, sp, #12
 800788e:	9300      	str	r3, [sp, #0]
 8007890:	462a      	mov	r2, r5
 8007892:	4b0e      	ldr	r3, [pc, #56]	@ (80078cc <_svfiprintf_r+0x1f0>)
 8007894:	a904      	add	r1, sp, #16
 8007896:	4638      	mov	r0, r7
 8007898:	f7fc fc90 	bl	80041bc <_printf_float>
 800789c:	1c42      	adds	r2, r0, #1
 800789e:	4606      	mov	r6, r0
 80078a0:	d1d6      	bne.n	8007850 <_svfiprintf_r+0x174>
 80078a2:	89ab      	ldrh	r3, [r5, #12]
 80078a4:	065b      	lsls	r3, r3, #25
 80078a6:	f53f af2d 	bmi.w	8007704 <_svfiprintf_r+0x28>
 80078aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078ac:	e72c      	b.n	8007708 <_svfiprintf_r+0x2c>
 80078ae:	ab03      	add	r3, sp, #12
 80078b0:	9300      	str	r3, [sp, #0]
 80078b2:	462a      	mov	r2, r5
 80078b4:	4b05      	ldr	r3, [pc, #20]	@ (80078cc <_svfiprintf_r+0x1f0>)
 80078b6:	a904      	add	r1, sp, #16
 80078b8:	4638      	mov	r0, r7
 80078ba:	f7fc ff17 	bl	80046ec <_printf_i>
 80078be:	e7ed      	b.n	800789c <_svfiprintf_r+0x1c0>
 80078c0:	08008a21 	.word	0x08008a21
 80078c4:	08008a2b 	.word	0x08008a2b
 80078c8:	080041bd 	.word	0x080041bd
 80078cc:	08007625 	.word	0x08007625
 80078d0:	08008a27 	.word	0x08008a27

080078d4 <__sflush_r>:
 80078d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80078d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078dc:	0716      	lsls	r6, r2, #28
 80078de:	4605      	mov	r5, r0
 80078e0:	460c      	mov	r4, r1
 80078e2:	d454      	bmi.n	800798e <__sflush_r+0xba>
 80078e4:	684b      	ldr	r3, [r1, #4]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	dc02      	bgt.n	80078f0 <__sflush_r+0x1c>
 80078ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	dd48      	ble.n	8007982 <__sflush_r+0xae>
 80078f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80078f2:	2e00      	cmp	r6, #0
 80078f4:	d045      	beq.n	8007982 <__sflush_r+0xae>
 80078f6:	2300      	movs	r3, #0
 80078f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80078fc:	682f      	ldr	r7, [r5, #0]
 80078fe:	6a21      	ldr	r1, [r4, #32]
 8007900:	602b      	str	r3, [r5, #0]
 8007902:	d030      	beq.n	8007966 <__sflush_r+0x92>
 8007904:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007906:	89a3      	ldrh	r3, [r4, #12]
 8007908:	0759      	lsls	r1, r3, #29
 800790a:	d505      	bpl.n	8007918 <__sflush_r+0x44>
 800790c:	6863      	ldr	r3, [r4, #4]
 800790e:	1ad2      	subs	r2, r2, r3
 8007910:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007912:	b10b      	cbz	r3, 8007918 <__sflush_r+0x44>
 8007914:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007916:	1ad2      	subs	r2, r2, r3
 8007918:	2300      	movs	r3, #0
 800791a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800791c:	6a21      	ldr	r1, [r4, #32]
 800791e:	4628      	mov	r0, r5
 8007920:	47b0      	blx	r6
 8007922:	1c43      	adds	r3, r0, #1
 8007924:	89a3      	ldrh	r3, [r4, #12]
 8007926:	d106      	bne.n	8007936 <__sflush_r+0x62>
 8007928:	6829      	ldr	r1, [r5, #0]
 800792a:	291d      	cmp	r1, #29
 800792c:	d82b      	bhi.n	8007986 <__sflush_r+0xb2>
 800792e:	4a2a      	ldr	r2, [pc, #168]	@ (80079d8 <__sflush_r+0x104>)
 8007930:	40ca      	lsrs	r2, r1
 8007932:	07d6      	lsls	r6, r2, #31
 8007934:	d527      	bpl.n	8007986 <__sflush_r+0xb2>
 8007936:	2200      	movs	r2, #0
 8007938:	6062      	str	r2, [r4, #4]
 800793a:	04d9      	lsls	r1, r3, #19
 800793c:	6922      	ldr	r2, [r4, #16]
 800793e:	6022      	str	r2, [r4, #0]
 8007940:	d504      	bpl.n	800794c <__sflush_r+0x78>
 8007942:	1c42      	adds	r2, r0, #1
 8007944:	d101      	bne.n	800794a <__sflush_r+0x76>
 8007946:	682b      	ldr	r3, [r5, #0]
 8007948:	b903      	cbnz	r3, 800794c <__sflush_r+0x78>
 800794a:	6560      	str	r0, [r4, #84]	@ 0x54
 800794c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800794e:	602f      	str	r7, [r5, #0]
 8007950:	b1b9      	cbz	r1, 8007982 <__sflush_r+0xae>
 8007952:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007956:	4299      	cmp	r1, r3
 8007958:	d002      	beq.n	8007960 <__sflush_r+0x8c>
 800795a:	4628      	mov	r0, r5
 800795c:	f7fe fa34 	bl	8005dc8 <_free_r>
 8007960:	2300      	movs	r3, #0
 8007962:	6363      	str	r3, [r4, #52]	@ 0x34
 8007964:	e00d      	b.n	8007982 <__sflush_r+0xae>
 8007966:	2301      	movs	r3, #1
 8007968:	4628      	mov	r0, r5
 800796a:	47b0      	blx	r6
 800796c:	4602      	mov	r2, r0
 800796e:	1c50      	adds	r0, r2, #1
 8007970:	d1c9      	bne.n	8007906 <__sflush_r+0x32>
 8007972:	682b      	ldr	r3, [r5, #0]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d0c6      	beq.n	8007906 <__sflush_r+0x32>
 8007978:	2b1d      	cmp	r3, #29
 800797a:	d001      	beq.n	8007980 <__sflush_r+0xac>
 800797c:	2b16      	cmp	r3, #22
 800797e:	d11e      	bne.n	80079be <__sflush_r+0xea>
 8007980:	602f      	str	r7, [r5, #0]
 8007982:	2000      	movs	r0, #0
 8007984:	e022      	b.n	80079cc <__sflush_r+0xf8>
 8007986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800798a:	b21b      	sxth	r3, r3
 800798c:	e01b      	b.n	80079c6 <__sflush_r+0xf2>
 800798e:	690f      	ldr	r7, [r1, #16]
 8007990:	2f00      	cmp	r7, #0
 8007992:	d0f6      	beq.n	8007982 <__sflush_r+0xae>
 8007994:	0793      	lsls	r3, r2, #30
 8007996:	680e      	ldr	r6, [r1, #0]
 8007998:	bf08      	it	eq
 800799a:	694b      	ldreq	r3, [r1, #20]
 800799c:	600f      	str	r7, [r1, #0]
 800799e:	bf18      	it	ne
 80079a0:	2300      	movne	r3, #0
 80079a2:	eba6 0807 	sub.w	r8, r6, r7
 80079a6:	608b      	str	r3, [r1, #8]
 80079a8:	f1b8 0f00 	cmp.w	r8, #0
 80079ac:	dde9      	ble.n	8007982 <__sflush_r+0xae>
 80079ae:	6a21      	ldr	r1, [r4, #32]
 80079b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80079b2:	4643      	mov	r3, r8
 80079b4:	463a      	mov	r2, r7
 80079b6:	4628      	mov	r0, r5
 80079b8:	47b0      	blx	r6
 80079ba:	2800      	cmp	r0, #0
 80079bc:	dc08      	bgt.n	80079d0 <__sflush_r+0xfc>
 80079be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079c6:	81a3      	strh	r3, [r4, #12]
 80079c8:	f04f 30ff 	mov.w	r0, #4294967295
 80079cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079d0:	4407      	add	r7, r0
 80079d2:	eba8 0800 	sub.w	r8, r8, r0
 80079d6:	e7e7      	b.n	80079a8 <__sflush_r+0xd4>
 80079d8:	20400001 	.word	0x20400001

080079dc <_fflush_r>:
 80079dc:	b538      	push	{r3, r4, r5, lr}
 80079de:	690b      	ldr	r3, [r1, #16]
 80079e0:	4605      	mov	r5, r0
 80079e2:	460c      	mov	r4, r1
 80079e4:	b913      	cbnz	r3, 80079ec <_fflush_r+0x10>
 80079e6:	2500      	movs	r5, #0
 80079e8:	4628      	mov	r0, r5
 80079ea:	bd38      	pop	{r3, r4, r5, pc}
 80079ec:	b118      	cbz	r0, 80079f6 <_fflush_r+0x1a>
 80079ee:	6a03      	ldr	r3, [r0, #32]
 80079f0:	b90b      	cbnz	r3, 80079f6 <_fflush_r+0x1a>
 80079f2:	f7fd fa33 	bl	8004e5c <__sinit>
 80079f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d0f3      	beq.n	80079e6 <_fflush_r+0xa>
 80079fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007a00:	07d0      	lsls	r0, r2, #31
 8007a02:	d404      	bmi.n	8007a0e <_fflush_r+0x32>
 8007a04:	0599      	lsls	r1, r3, #22
 8007a06:	d402      	bmi.n	8007a0e <_fflush_r+0x32>
 8007a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a0a:	f7fd fb7c 	bl	8005106 <__retarget_lock_acquire_recursive>
 8007a0e:	4628      	mov	r0, r5
 8007a10:	4621      	mov	r1, r4
 8007a12:	f7ff ff5f 	bl	80078d4 <__sflush_r>
 8007a16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a18:	07da      	lsls	r2, r3, #31
 8007a1a:	4605      	mov	r5, r0
 8007a1c:	d4e4      	bmi.n	80079e8 <_fflush_r+0xc>
 8007a1e:	89a3      	ldrh	r3, [r4, #12]
 8007a20:	059b      	lsls	r3, r3, #22
 8007a22:	d4e1      	bmi.n	80079e8 <_fflush_r+0xc>
 8007a24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a26:	f7fd fb6f 	bl	8005108 <__retarget_lock_release_recursive>
 8007a2a:	e7dd      	b.n	80079e8 <_fflush_r+0xc>

08007a2c <memmove>:
 8007a2c:	4288      	cmp	r0, r1
 8007a2e:	b510      	push	{r4, lr}
 8007a30:	eb01 0402 	add.w	r4, r1, r2
 8007a34:	d902      	bls.n	8007a3c <memmove+0x10>
 8007a36:	4284      	cmp	r4, r0
 8007a38:	4623      	mov	r3, r4
 8007a3a:	d807      	bhi.n	8007a4c <memmove+0x20>
 8007a3c:	1e43      	subs	r3, r0, #1
 8007a3e:	42a1      	cmp	r1, r4
 8007a40:	d008      	beq.n	8007a54 <memmove+0x28>
 8007a42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a4a:	e7f8      	b.n	8007a3e <memmove+0x12>
 8007a4c:	4402      	add	r2, r0
 8007a4e:	4601      	mov	r1, r0
 8007a50:	428a      	cmp	r2, r1
 8007a52:	d100      	bne.n	8007a56 <memmove+0x2a>
 8007a54:	bd10      	pop	{r4, pc}
 8007a56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a5e:	e7f7      	b.n	8007a50 <memmove+0x24>

08007a60 <strncmp>:
 8007a60:	b510      	push	{r4, lr}
 8007a62:	b16a      	cbz	r2, 8007a80 <strncmp+0x20>
 8007a64:	3901      	subs	r1, #1
 8007a66:	1884      	adds	r4, r0, r2
 8007a68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d103      	bne.n	8007a7c <strncmp+0x1c>
 8007a74:	42a0      	cmp	r0, r4
 8007a76:	d001      	beq.n	8007a7c <strncmp+0x1c>
 8007a78:	2a00      	cmp	r2, #0
 8007a7a:	d1f5      	bne.n	8007a68 <strncmp+0x8>
 8007a7c:	1ad0      	subs	r0, r2, r3
 8007a7e:	bd10      	pop	{r4, pc}
 8007a80:	4610      	mov	r0, r2
 8007a82:	e7fc      	b.n	8007a7e <strncmp+0x1e>

08007a84 <_sbrk_r>:
 8007a84:	b538      	push	{r3, r4, r5, lr}
 8007a86:	4d06      	ldr	r5, [pc, #24]	@ (8007aa0 <_sbrk_r+0x1c>)
 8007a88:	2300      	movs	r3, #0
 8007a8a:	4604      	mov	r4, r0
 8007a8c:	4608      	mov	r0, r1
 8007a8e:	602b      	str	r3, [r5, #0]
 8007a90:	f7fa fb5e 	bl	8002150 <_sbrk>
 8007a94:	1c43      	adds	r3, r0, #1
 8007a96:	d102      	bne.n	8007a9e <_sbrk_r+0x1a>
 8007a98:	682b      	ldr	r3, [r5, #0]
 8007a9a:	b103      	cbz	r3, 8007a9e <_sbrk_r+0x1a>
 8007a9c:	6023      	str	r3, [r4, #0]
 8007a9e:	bd38      	pop	{r3, r4, r5, pc}
 8007aa0:	200004f8 	.word	0x200004f8

08007aa4 <memcpy>:
 8007aa4:	440a      	add	r2, r1
 8007aa6:	4291      	cmp	r1, r2
 8007aa8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007aac:	d100      	bne.n	8007ab0 <memcpy+0xc>
 8007aae:	4770      	bx	lr
 8007ab0:	b510      	push	{r4, lr}
 8007ab2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ab6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007aba:	4291      	cmp	r1, r2
 8007abc:	d1f9      	bne.n	8007ab2 <memcpy+0xe>
 8007abe:	bd10      	pop	{r4, pc}

08007ac0 <nan>:
 8007ac0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007ac8 <nan+0x8>
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	00000000 	.word	0x00000000
 8007acc:	7ff80000 	.word	0x7ff80000

08007ad0 <__assert_func>:
 8007ad0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ad2:	4614      	mov	r4, r2
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	4b09      	ldr	r3, [pc, #36]	@ (8007afc <__assert_func+0x2c>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4605      	mov	r5, r0
 8007adc:	68d8      	ldr	r0, [r3, #12]
 8007ade:	b14c      	cbz	r4, 8007af4 <__assert_func+0x24>
 8007ae0:	4b07      	ldr	r3, [pc, #28]	@ (8007b00 <__assert_func+0x30>)
 8007ae2:	9100      	str	r1, [sp, #0]
 8007ae4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ae8:	4906      	ldr	r1, [pc, #24]	@ (8007b04 <__assert_func+0x34>)
 8007aea:	462b      	mov	r3, r5
 8007aec:	f000 fba8 	bl	8008240 <fiprintf>
 8007af0:	f000 fbb8 	bl	8008264 <abort>
 8007af4:	4b04      	ldr	r3, [pc, #16]	@ (8007b08 <__assert_func+0x38>)
 8007af6:	461c      	mov	r4, r3
 8007af8:	e7f3      	b.n	8007ae2 <__assert_func+0x12>
 8007afa:	bf00      	nop
 8007afc:	20000024 	.word	0x20000024
 8007b00:	08008a3a 	.word	0x08008a3a
 8007b04:	08008a47 	.word	0x08008a47
 8007b08:	08008a75 	.word	0x08008a75

08007b0c <_calloc_r>:
 8007b0c:	b570      	push	{r4, r5, r6, lr}
 8007b0e:	fba1 5402 	umull	r5, r4, r1, r2
 8007b12:	b934      	cbnz	r4, 8007b22 <_calloc_r+0x16>
 8007b14:	4629      	mov	r1, r5
 8007b16:	f7fe f9cb 	bl	8005eb0 <_malloc_r>
 8007b1a:	4606      	mov	r6, r0
 8007b1c:	b928      	cbnz	r0, 8007b2a <_calloc_r+0x1e>
 8007b1e:	4630      	mov	r0, r6
 8007b20:	bd70      	pop	{r4, r5, r6, pc}
 8007b22:	220c      	movs	r2, #12
 8007b24:	6002      	str	r2, [r0, #0]
 8007b26:	2600      	movs	r6, #0
 8007b28:	e7f9      	b.n	8007b1e <_calloc_r+0x12>
 8007b2a:	462a      	mov	r2, r5
 8007b2c:	4621      	mov	r1, r4
 8007b2e:	f7fd fa6d 	bl	800500c <memset>
 8007b32:	e7f4      	b.n	8007b1e <_calloc_r+0x12>

08007b34 <rshift>:
 8007b34:	6903      	ldr	r3, [r0, #16]
 8007b36:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007b3a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b3e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007b42:	f100 0414 	add.w	r4, r0, #20
 8007b46:	dd45      	ble.n	8007bd4 <rshift+0xa0>
 8007b48:	f011 011f 	ands.w	r1, r1, #31
 8007b4c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007b50:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007b54:	d10c      	bne.n	8007b70 <rshift+0x3c>
 8007b56:	f100 0710 	add.w	r7, r0, #16
 8007b5a:	4629      	mov	r1, r5
 8007b5c:	42b1      	cmp	r1, r6
 8007b5e:	d334      	bcc.n	8007bca <rshift+0x96>
 8007b60:	1a9b      	subs	r3, r3, r2
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	1eea      	subs	r2, r5, #3
 8007b66:	4296      	cmp	r6, r2
 8007b68:	bf38      	it	cc
 8007b6a:	2300      	movcc	r3, #0
 8007b6c:	4423      	add	r3, r4
 8007b6e:	e015      	b.n	8007b9c <rshift+0x68>
 8007b70:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007b74:	f1c1 0820 	rsb	r8, r1, #32
 8007b78:	40cf      	lsrs	r7, r1
 8007b7a:	f105 0e04 	add.w	lr, r5, #4
 8007b7e:	46a1      	mov	r9, r4
 8007b80:	4576      	cmp	r6, lr
 8007b82:	46f4      	mov	ip, lr
 8007b84:	d815      	bhi.n	8007bb2 <rshift+0x7e>
 8007b86:	1a9a      	subs	r2, r3, r2
 8007b88:	0092      	lsls	r2, r2, #2
 8007b8a:	3a04      	subs	r2, #4
 8007b8c:	3501      	adds	r5, #1
 8007b8e:	42ae      	cmp	r6, r5
 8007b90:	bf38      	it	cc
 8007b92:	2200      	movcc	r2, #0
 8007b94:	18a3      	adds	r3, r4, r2
 8007b96:	50a7      	str	r7, [r4, r2]
 8007b98:	b107      	cbz	r7, 8007b9c <rshift+0x68>
 8007b9a:	3304      	adds	r3, #4
 8007b9c:	1b1a      	subs	r2, r3, r4
 8007b9e:	42a3      	cmp	r3, r4
 8007ba0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007ba4:	bf08      	it	eq
 8007ba6:	2300      	moveq	r3, #0
 8007ba8:	6102      	str	r2, [r0, #16]
 8007baa:	bf08      	it	eq
 8007bac:	6143      	streq	r3, [r0, #20]
 8007bae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bb2:	f8dc c000 	ldr.w	ip, [ip]
 8007bb6:	fa0c fc08 	lsl.w	ip, ip, r8
 8007bba:	ea4c 0707 	orr.w	r7, ip, r7
 8007bbe:	f849 7b04 	str.w	r7, [r9], #4
 8007bc2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007bc6:	40cf      	lsrs	r7, r1
 8007bc8:	e7da      	b.n	8007b80 <rshift+0x4c>
 8007bca:	f851 cb04 	ldr.w	ip, [r1], #4
 8007bce:	f847 cf04 	str.w	ip, [r7, #4]!
 8007bd2:	e7c3      	b.n	8007b5c <rshift+0x28>
 8007bd4:	4623      	mov	r3, r4
 8007bd6:	e7e1      	b.n	8007b9c <rshift+0x68>

08007bd8 <__hexdig_fun>:
 8007bd8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007bdc:	2b09      	cmp	r3, #9
 8007bde:	d802      	bhi.n	8007be6 <__hexdig_fun+0xe>
 8007be0:	3820      	subs	r0, #32
 8007be2:	b2c0      	uxtb	r0, r0
 8007be4:	4770      	bx	lr
 8007be6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007bea:	2b05      	cmp	r3, #5
 8007bec:	d801      	bhi.n	8007bf2 <__hexdig_fun+0x1a>
 8007bee:	3847      	subs	r0, #71	@ 0x47
 8007bf0:	e7f7      	b.n	8007be2 <__hexdig_fun+0xa>
 8007bf2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007bf6:	2b05      	cmp	r3, #5
 8007bf8:	d801      	bhi.n	8007bfe <__hexdig_fun+0x26>
 8007bfa:	3827      	subs	r0, #39	@ 0x27
 8007bfc:	e7f1      	b.n	8007be2 <__hexdig_fun+0xa>
 8007bfe:	2000      	movs	r0, #0
 8007c00:	4770      	bx	lr
	...

08007c04 <__gethex>:
 8007c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c08:	b085      	sub	sp, #20
 8007c0a:	468a      	mov	sl, r1
 8007c0c:	9302      	str	r3, [sp, #8]
 8007c0e:	680b      	ldr	r3, [r1, #0]
 8007c10:	9001      	str	r0, [sp, #4]
 8007c12:	4690      	mov	r8, r2
 8007c14:	1c9c      	adds	r4, r3, #2
 8007c16:	46a1      	mov	r9, r4
 8007c18:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007c1c:	2830      	cmp	r0, #48	@ 0x30
 8007c1e:	d0fa      	beq.n	8007c16 <__gethex+0x12>
 8007c20:	eba9 0303 	sub.w	r3, r9, r3
 8007c24:	f1a3 0b02 	sub.w	fp, r3, #2
 8007c28:	f7ff ffd6 	bl	8007bd8 <__hexdig_fun>
 8007c2c:	4605      	mov	r5, r0
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	d168      	bne.n	8007d04 <__gethex+0x100>
 8007c32:	49a0      	ldr	r1, [pc, #640]	@ (8007eb4 <__gethex+0x2b0>)
 8007c34:	2201      	movs	r2, #1
 8007c36:	4648      	mov	r0, r9
 8007c38:	f7ff ff12 	bl	8007a60 <strncmp>
 8007c3c:	4607      	mov	r7, r0
 8007c3e:	2800      	cmp	r0, #0
 8007c40:	d167      	bne.n	8007d12 <__gethex+0x10e>
 8007c42:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007c46:	4626      	mov	r6, r4
 8007c48:	f7ff ffc6 	bl	8007bd8 <__hexdig_fun>
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	d062      	beq.n	8007d16 <__gethex+0x112>
 8007c50:	4623      	mov	r3, r4
 8007c52:	7818      	ldrb	r0, [r3, #0]
 8007c54:	2830      	cmp	r0, #48	@ 0x30
 8007c56:	4699      	mov	r9, r3
 8007c58:	f103 0301 	add.w	r3, r3, #1
 8007c5c:	d0f9      	beq.n	8007c52 <__gethex+0x4e>
 8007c5e:	f7ff ffbb 	bl	8007bd8 <__hexdig_fun>
 8007c62:	fab0 f580 	clz	r5, r0
 8007c66:	096d      	lsrs	r5, r5, #5
 8007c68:	f04f 0b01 	mov.w	fp, #1
 8007c6c:	464a      	mov	r2, r9
 8007c6e:	4616      	mov	r6, r2
 8007c70:	3201      	adds	r2, #1
 8007c72:	7830      	ldrb	r0, [r6, #0]
 8007c74:	f7ff ffb0 	bl	8007bd8 <__hexdig_fun>
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	d1f8      	bne.n	8007c6e <__gethex+0x6a>
 8007c7c:	498d      	ldr	r1, [pc, #564]	@ (8007eb4 <__gethex+0x2b0>)
 8007c7e:	2201      	movs	r2, #1
 8007c80:	4630      	mov	r0, r6
 8007c82:	f7ff feed 	bl	8007a60 <strncmp>
 8007c86:	2800      	cmp	r0, #0
 8007c88:	d13f      	bne.n	8007d0a <__gethex+0x106>
 8007c8a:	b944      	cbnz	r4, 8007c9e <__gethex+0x9a>
 8007c8c:	1c74      	adds	r4, r6, #1
 8007c8e:	4622      	mov	r2, r4
 8007c90:	4616      	mov	r6, r2
 8007c92:	3201      	adds	r2, #1
 8007c94:	7830      	ldrb	r0, [r6, #0]
 8007c96:	f7ff ff9f 	bl	8007bd8 <__hexdig_fun>
 8007c9a:	2800      	cmp	r0, #0
 8007c9c:	d1f8      	bne.n	8007c90 <__gethex+0x8c>
 8007c9e:	1ba4      	subs	r4, r4, r6
 8007ca0:	00a7      	lsls	r7, r4, #2
 8007ca2:	7833      	ldrb	r3, [r6, #0]
 8007ca4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007ca8:	2b50      	cmp	r3, #80	@ 0x50
 8007caa:	d13e      	bne.n	8007d2a <__gethex+0x126>
 8007cac:	7873      	ldrb	r3, [r6, #1]
 8007cae:	2b2b      	cmp	r3, #43	@ 0x2b
 8007cb0:	d033      	beq.n	8007d1a <__gethex+0x116>
 8007cb2:	2b2d      	cmp	r3, #45	@ 0x2d
 8007cb4:	d034      	beq.n	8007d20 <__gethex+0x11c>
 8007cb6:	1c71      	adds	r1, r6, #1
 8007cb8:	2400      	movs	r4, #0
 8007cba:	7808      	ldrb	r0, [r1, #0]
 8007cbc:	f7ff ff8c 	bl	8007bd8 <__hexdig_fun>
 8007cc0:	1e43      	subs	r3, r0, #1
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	2b18      	cmp	r3, #24
 8007cc6:	d830      	bhi.n	8007d2a <__gethex+0x126>
 8007cc8:	f1a0 0210 	sub.w	r2, r0, #16
 8007ccc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007cd0:	f7ff ff82 	bl	8007bd8 <__hexdig_fun>
 8007cd4:	f100 3cff 	add.w	ip, r0, #4294967295
 8007cd8:	fa5f fc8c 	uxtb.w	ip, ip
 8007cdc:	f1bc 0f18 	cmp.w	ip, #24
 8007ce0:	f04f 030a 	mov.w	r3, #10
 8007ce4:	d91e      	bls.n	8007d24 <__gethex+0x120>
 8007ce6:	b104      	cbz	r4, 8007cea <__gethex+0xe6>
 8007ce8:	4252      	negs	r2, r2
 8007cea:	4417      	add	r7, r2
 8007cec:	f8ca 1000 	str.w	r1, [sl]
 8007cf0:	b1ed      	cbz	r5, 8007d2e <__gethex+0x12a>
 8007cf2:	f1bb 0f00 	cmp.w	fp, #0
 8007cf6:	bf0c      	ite	eq
 8007cf8:	2506      	moveq	r5, #6
 8007cfa:	2500      	movne	r5, #0
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	b005      	add	sp, #20
 8007d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d04:	2500      	movs	r5, #0
 8007d06:	462c      	mov	r4, r5
 8007d08:	e7b0      	b.n	8007c6c <__gethex+0x68>
 8007d0a:	2c00      	cmp	r4, #0
 8007d0c:	d1c7      	bne.n	8007c9e <__gethex+0x9a>
 8007d0e:	4627      	mov	r7, r4
 8007d10:	e7c7      	b.n	8007ca2 <__gethex+0x9e>
 8007d12:	464e      	mov	r6, r9
 8007d14:	462f      	mov	r7, r5
 8007d16:	2501      	movs	r5, #1
 8007d18:	e7c3      	b.n	8007ca2 <__gethex+0x9e>
 8007d1a:	2400      	movs	r4, #0
 8007d1c:	1cb1      	adds	r1, r6, #2
 8007d1e:	e7cc      	b.n	8007cba <__gethex+0xb6>
 8007d20:	2401      	movs	r4, #1
 8007d22:	e7fb      	b.n	8007d1c <__gethex+0x118>
 8007d24:	fb03 0002 	mla	r0, r3, r2, r0
 8007d28:	e7ce      	b.n	8007cc8 <__gethex+0xc4>
 8007d2a:	4631      	mov	r1, r6
 8007d2c:	e7de      	b.n	8007cec <__gethex+0xe8>
 8007d2e:	eba6 0309 	sub.w	r3, r6, r9
 8007d32:	3b01      	subs	r3, #1
 8007d34:	4629      	mov	r1, r5
 8007d36:	2b07      	cmp	r3, #7
 8007d38:	dc0a      	bgt.n	8007d50 <__gethex+0x14c>
 8007d3a:	9801      	ldr	r0, [sp, #4]
 8007d3c:	f7fe f944 	bl	8005fc8 <_Balloc>
 8007d40:	4604      	mov	r4, r0
 8007d42:	b940      	cbnz	r0, 8007d56 <__gethex+0x152>
 8007d44:	4b5c      	ldr	r3, [pc, #368]	@ (8007eb8 <__gethex+0x2b4>)
 8007d46:	4602      	mov	r2, r0
 8007d48:	21e4      	movs	r1, #228	@ 0xe4
 8007d4a:	485c      	ldr	r0, [pc, #368]	@ (8007ebc <__gethex+0x2b8>)
 8007d4c:	f7ff fec0 	bl	8007ad0 <__assert_func>
 8007d50:	3101      	adds	r1, #1
 8007d52:	105b      	asrs	r3, r3, #1
 8007d54:	e7ef      	b.n	8007d36 <__gethex+0x132>
 8007d56:	f100 0a14 	add.w	sl, r0, #20
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	4655      	mov	r5, sl
 8007d5e:	469b      	mov	fp, r3
 8007d60:	45b1      	cmp	r9, r6
 8007d62:	d337      	bcc.n	8007dd4 <__gethex+0x1d0>
 8007d64:	f845 bb04 	str.w	fp, [r5], #4
 8007d68:	eba5 050a 	sub.w	r5, r5, sl
 8007d6c:	10ad      	asrs	r5, r5, #2
 8007d6e:	6125      	str	r5, [r4, #16]
 8007d70:	4658      	mov	r0, fp
 8007d72:	f7fe fa1b 	bl	80061ac <__hi0bits>
 8007d76:	016d      	lsls	r5, r5, #5
 8007d78:	f8d8 6000 	ldr.w	r6, [r8]
 8007d7c:	1a2d      	subs	r5, r5, r0
 8007d7e:	42b5      	cmp	r5, r6
 8007d80:	dd54      	ble.n	8007e2c <__gethex+0x228>
 8007d82:	1bad      	subs	r5, r5, r6
 8007d84:	4629      	mov	r1, r5
 8007d86:	4620      	mov	r0, r4
 8007d88:	f7fe fda7 	bl	80068da <__any_on>
 8007d8c:	4681      	mov	r9, r0
 8007d8e:	b178      	cbz	r0, 8007db0 <__gethex+0x1ac>
 8007d90:	1e6b      	subs	r3, r5, #1
 8007d92:	1159      	asrs	r1, r3, #5
 8007d94:	f003 021f 	and.w	r2, r3, #31
 8007d98:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007d9c:	f04f 0901 	mov.w	r9, #1
 8007da0:	fa09 f202 	lsl.w	r2, r9, r2
 8007da4:	420a      	tst	r2, r1
 8007da6:	d003      	beq.n	8007db0 <__gethex+0x1ac>
 8007da8:	454b      	cmp	r3, r9
 8007daa:	dc36      	bgt.n	8007e1a <__gethex+0x216>
 8007dac:	f04f 0902 	mov.w	r9, #2
 8007db0:	4629      	mov	r1, r5
 8007db2:	4620      	mov	r0, r4
 8007db4:	f7ff febe 	bl	8007b34 <rshift>
 8007db8:	442f      	add	r7, r5
 8007dba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007dbe:	42bb      	cmp	r3, r7
 8007dc0:	da42      	bge.n	8007e48 <__gethex+0x244>
 8007dc2:	9801      	ldr	r0, [sp, #4]
 8007dc4:	4621      	mov	r1, r4
 8007dc6:	f7fe f93f 	bl	8006048 <_Bfree>
 8007dca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007dcc:	2300      	movs	r3, #0
 8007dce:	6013      	str	r3, [r2, #0]
 8007dd0:	25a3      	movs	r5, #163	@ 0xa3
 8007dd2:	e793      	b.n	8007cfc <__gethex+0xf8>
 8007dd4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007dd8:	2a2e      	cmp	r2, #46	@ 0x2e
 8007dda:	d012      	beq.n	8007e02 <__gethex+0x1fe>
 8007ddc:	2b20      	cmp	r3, #32
 8007dde:	d104      	bne.n	8007dea <__gethex+0x1e6>
 8007de0:	f845 bb04 	str.w	fp, [r5], #4
 8007de4:	f04f 0b00 	mov.w	fp, #0
 8007de8:	465b      	mov	r3, fp
 8007dea:	7830      	ldrb	r0, [r6, #0]
 8007dec:	9303      	str	r3, [sp, #12]
 8007dee:	f7ff fef3 	bl	8007bd8 <__hexdig_fun>
 8007df2:	9b03      	ldr	r3, [sp, #12]
 8007df4:	f000 000f 	and.w	r0, r0, #15
 8007df8:	4098      	lsls	r0, r3
 8007dfa:	ea4b 0b00 	orr.w	fp, fp, r0
 8007dfe:	3304      	adds	r3, #4
 8007e00:	e7ae      	b.n	8007d60 <__gethex+0x15c>
 8007e02:	45b1      	cmp	r9, r6
 8007e04:	d8ea      	bhi.n	8007ddc <__gethex+0x1d8>
 8007e06:	492b      	ldr	r1, [pc, #172]	@ (8007eb4 <__gethex+0x2b0>)
 8007e08:	9303      	str	r3, [sp, #12]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	4630      	mov	r0, r6
 8007e0e:	f7ff fe27 	bl	8007a60 <strncmp>
 8007e12:	9b03      	ldr	r3, [sp, #12]
 8007e14:	2800      	cmp	r0, #0
 8007e16:	d1e1      	bne.n	8007ddc <__gethex+0x1d8>
 8007e18:	e7a2      	b.n	8007d60 <__gethex+0x15c>
 8007e1a:	1ea9      	subs	r1, r5, #2
 8007e1c:	4620      	mov	r0, r4
 8007e1e:	f7fe fd5c 	bl	80068da <__any_on>
 8007e22:	2800      	cmp	r0, #0
 8007e24:	d0c2      	beq.n	8007dac <__gethex+0x1a8>
 8007e26:	f04f 0903 	mov.w	r9, #3
 8007e2a:	e7c1      	b.n	8007db0 <__gethex+0x1ac>
 8007e2c:	da09      	bge.n	8007e42 <__gethex+0x23e>
 8007e2e:	1b75      	subs	r5, r6, r5
 8007e30:	4621      	mov	r1, r4
 8007e32:	9801      	ldr	r0, [sp, #4]
 8007e34:	462a      	mov	r2, r5
 8007e36:	f7fe fb17 	bl	8006468 <__lshift>
 8007e3a:	1b7f      	subs	r7, r7, r5
 8007e3c:	4604      	mov	r4, r0
 8007e3e:	f100 0a14 	add.w	sl, r0, #20
 8007e42:	f04f 0900 	mov.w	r9, #0
 8007e46:	e7b8      	b.n	8007dba <__gethex+0x1b6>
 8007e48:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007e4c:	42bd      	cmp	r5, r7
 8007e4e:	dd6f      	ble.n	8007f30 <__gethex+0x32c>
 8007e50:	1bed      	subs	r5, r5, r7
 8007e52:	42ae      	cmp	r6, r5
 8007e54:	dc34      	bgt.n	8007ec0 <__gethex+0x2bc>
 8007e56:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d022      	beq.n	8007ea4 <__gethex+0x2a0>
 8007e5e:	2b03      	cmp	r3, #3
 8007e60:	d024      	beq.n	8007eac <__gethex+0x2a8>
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d115      	bne.n	8007e92 <__gethex+0x28e>
 8007e66:	42ae      	cmp	r6, r5
 8007e68:	d113      	bne.n	8007e92 <__gethex+0x28e>
 8007e6a:	2e01      	cmp	r6, #1
 8007e6c:	d10b      	bne.n	8007e86 <__gethex+0x282>
 8007e6e:	9a02      	ldr	r2, [sp, #8]
 8007e70:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007e74:	6013      	str	r3, [r2, #0]
 8007e76:	2301      	movs	r3, #1
 8007e78:	6123      	str	r3, [r4, #16]
 8007e7a:	f8ca 3000 	str.w	r3, [sl]
 8007e7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e80:	2562      	movs	r5, #98	@ 0x62
 8007e82:	601c      	str	r4, [r3, #0]
 8007e84:	e73a      	b.n	8007cfc <__gethex+0xf8>
 8007e86:	1e71      	subs	r1, r6, #1
 8007e88:	4620      	mov	r0, r4
 8007e8a:	f7fe fd26 	bl	80068da <__any_on>
 8007e8e:	2800      	cmp	r0, #0
 8007e90:	d1ed      	bne.n	8007e6e <__gethex+0x26a>
 8007e92:	9801      	ldr	r0, [sp, #4]
 8007e94:	4621      	mov	r1, r4
 8007e96:	f7fe f8d7 	bl	8006048 <_Bfree>
 8007e9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	6013      	str	r3, [r2, #0]
 8007ea0:	2550      	movs	r5, #80	@ 0x50
 8007ea2:	e72b      	b.n	8007cfc <__gethex+0xf8>
 8007ea4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d1f3      	bne.n	8007e92 <__gethex+0x28e>
 8007eaa:	e7e0      	b.n	8007e6e <__gethex+0x26a>
 8007eac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d1dd      	bne.n	8007e6e <__gethex+0x26a>
 8007eb2:	e7ee      	b.n	8007e92 <__gethex+0x28e>
 8007eb4:	08008a1f 	.word	0x08008a1f
 8007eb8:	080089b5 	.word	0x080089b5
 8007ebc:	08008a76 	.word	0x08008a76
 8007ec0:	1e6f      	subs	r7, r5, #1
 8007ec2:	f1b9 0f00 	cmp.w	r9, #0
 8007ec6:	d130      	bne.n	8007f2a <__gethex+0x326>
 8007ec8:	b127      	cbz	r7, 8007ed4 <__gethex+0x2d0>
 8007eca:	4639      	mov	r1, r7
 8007ecc:	4620      	mov	r0, r4
 8007ece:	f7fe fd04 	bl	80068da <__any_on>
 8007ed2:	4681      	mov	r9, r0
 8007ed4:	117a      	asrs	r2, r7, #5
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007edc:	f007 071f 	and.w	r7, r7, #31
 8007ee0:	40bb      	lsls	r3, r7
 8007ee2:	4213      	tst	r3, r2
 8007ee4:	4629      	mov	r1, r5
 8007ee6:	4620      	mov	r0, r4
 8007ee8:	bf18      	it	ne
 8007eea:	f049 0902 	orrne.w	r9, r9, #2
 8007eee:	f7ff fe21 	bl	8007b34 <rshift>
 8007ef2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007ef6:	1b76      	subs	r6, r6, r5
 8007ef8:	2502      	movs	r5, #2
 8007efa:	f1b9 0f00 	cmp.w	r9, #0
 8007efe:	d047      	beq.n	8007f90 <__gethex+0x38c>
 8007f00:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	d015      	beq.n	8007f34 <__gethex+0x330>
 8007f08:	2b03      	cmp	r3, #3
 8007f0a:	d017      	beq.n	8007f3c <__gethex+0x338>
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d109      	bne.n	8007f24 <__gethex+0x320>
 8007f10:	f019 0f02 	tst.w	r9, #2
 8007f14:	d006      	beq.n	8007f24 <__gethex+0x320>
 8007f16:	f8da 3000 	ldr.w	r3, [sl]
 8007f1a:	ea49 0903 	orr.w	r9, r9, r3
 8007f1e:	f019 0f01 	tst.w	r9, #1
 8007f22:	d10e      	bne.n	8007f42 <__gethex+0x33e>
 8007f24:	f045 0510 	orr.w	r5, r5, #16
 8007f28:	e032      	b.n	8007f90 <__gethex+0x38c>
 8007f2a:	f04f 0901 	mov.w	r9, #1
 8007f2e:	e7d1      	b.n	8007ed4 <__gethex+0x2d0>
 8007f30:	2501      	movs	r5, #1
 8007f32:	e7e2      	b.n	8007efa <__gethex+0x2f6>
 8007f34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f36:	f1c3 0301 	rsb	r3, r3, #1
 8007f3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007f3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d0f0      	beq.n	8007f24 <__gethex+0x320>
 8007f42:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007f46:	f104 0314 	add.w	r3, r4, #20
 8007f4a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007f4e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007f52:	f04f 0c00 	mov.w	ip, #0
 8007f56:	4618      	mov	r0, r3
 8007f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f5c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007f60:	d01b      	beq.n	8007f9a <__gethex+0x396>
 8007f62:	3201      	adds	r2, #1
 8007f64:	6002      	str	r2, [r0, #0]
 8007f66:	2d02      	cmp	r5, #2
 8007f68:	f104 0314 	add.w	r3, r4, #20
 8007f6c:	d13c      	bne.n	8007fe8 <__gethex+0x3e4>
 8007f6e:	f8d8 2000 	ldr.w	r2, [r8]
 8007f72:	3a01      	subs	r2, #1
 8007f74:	42b2      	cmp	r2, r6
 8007f76:	d109      	bne.n	8007f8c <__gethex+0x388>
 8007f78:	1171      	asrs	r1, r6, #5
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007f80:	f006 061f 	and.w	r6, r6, #31
 8007f84:	fa02 f606 	lsl.w	r6, r2, r6
 8007f88:	421e      	tst	r6, r3
 8007f8a:	d13a      	bne.n	8008002 <__gethex+0x3fe>
 8007f8c:	f045 0520 	orr.w	r5, r5, #32
 8007f90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f92:	601c      	str	r4, [r3, #0]
 8007f94:	9b02      	ldr	r3, [sp, #8]
 8007f96:	601f      	str	r7, [r3, #0]
 8007f98:	e6b0      	b.n	8007cfc <__gethex+0xf8>
 8007f9a:	4299      	cmp	r1, r3
 8007f9c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007fa0:	d8d9      	bhi.n	8007f56 <__gethex+0x352>
 8007fa2:	68a3      	ldr	r3, [r4, #8]
 8007fa4:	459b      	cmp	fp, r3
 8007fa6:	db17      	blt.n	8007fd8 <__gethex+0x3d4>
 8007fa8:	6861      	ldr	r1, [r4, #4]
 8007faa:	9801      	ldr	r0, [sp, #4]
 8007fac:	3101      	adds	r1, #1
 8007fae:	f7fe f80b 	bl	8005fc8 <_Balloc>
 8007fb2:	4681      	mov	r9, r0
 8007fb4:	b918      	cbnz	r0, 8007fbe <__gethex+0x3ba>
 8007fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8008020 <__gethex+0x41c>)
 8007fb8:	4602      	mov	r2, r0
 8007fba:	2184      	movs	r1, #132	@ 0x84
 8007fbc:	e6c5      	b.n	8007d4a <__gethex+0x146>
 8007fbe:	6922      	ldr	r2, [r4, #16]
 8007fc0:	3202      	adds	r2, #2
 8007fc2:	f104 010c 	add.w	r1, r4, #12
 8007fc6:	0092      	lsls	r2, r2, #2
 8007fc8:	300c      	adds	r0, #12
 8007fca:	f7ff fd6b 	bl	8007aa4 <memcpy>
 8007fce:	4621      	mov	r1, r4
 8007fd0:	9801      	ldr	r0, [sp, #4]
 8007fd2:	f7fe f839 	bl	8006048 <_Bfree>
 8007fd6:	464c      	mov	r4, r9
 8007fd8:	6923      	ldr	r3, [r4, #16]
 8007fda:	1c5a      	adds	r2, r3, #1
 8007fdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007fe0:	6122      	str	r2, [r4, #16]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	615a      	str	r2, [r3, #20]
 8007fe6:	e7be      	b.n	8007f66 <__gethex+0x362>
 8007fe8:	6922      	ldr	r2, [r4, #16]
 8007fea:	455a      	cmp	r2, fp
 8007fec:	dd0b      	ble.n	8008006 <__gethex+0x402>
 8007fee:	2101      	movs	r1, #1
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f7ff fd9f 	bl	8007b34 <rshift>
 8007ff6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ffa:	3701      	adds	r7, #1
 8007ffc:	42bb      	cmp	r3, r7
 8007ffe:	f6ff aee0 	blt.w	8007dc2 <__gethex+0x1be>
 8008002:	2501      	movs	r5, #1
 8008004:	e7c2      	b.n	8007f8c <__gethex+0x388>
 8008006:	f016 061f 	ands.w	r6, r6, #31
 800800a:	d0fa      	beq.n	8008002 <__gethex+0x3fe>
 800800c:	4453      	add	r3, sl
 800800e:	f1c6 0620 	rsb	r6, r6, #32
 8008012:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008016:	f7fe f8c9 	bl	80061ac <__hi0bits>
 800801a:	42b0      	cmp	r0, r6
 800801c:	dbe7      	blt.n	8007fee <__gethex+0x3ea>
 800801e:	e7f0      	b.n	8008002 <__gethex+0x3fe>
 8008020:	080089b5 	.word	0x080089b5

08008024 <L_shift>:
 8008024:	f1c2 0208 	rsb	r2, r2, #8
 8008028:	0092      	lsls	r2, r2, #2
 800802a:	b570      	push	{r4, r5, r6, lr}
 800802c:	f1c2 0620 	rsb	r6, r2, #32
 8008030:	6843      	ldr	r3, [r0, #4]
 8008032:	6804      	ldr	r4, [r0, #0]
 8008034:	fa03 f506 	lsl.w	r5, r3, r6
 8008038:	432c      	orrs	r4, r5
 800803a:	40d3      	lsrs	r3, r2
 800803c:	6004      	str	r4, [r0, #0]
 800803e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008042:	4288      	cmp	r0, r1
 8008044:	d3f4      	bcc.n	8008030 <L_shift+0xc>
 8008046:	bd70      	pop	{r4, r5, r6, pc}

08008048 <__match>:
 8008048:	b530      	push	{r4, r5, lr}
 800804a:	6803      	ldr	r3, [r0, #0]
 800804c:	3301      	adds	r3, #1
 800804e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008052:	b914      	cbnz	r4, 800805a <__match+0x12>
 8008054:	6003      	str	r3, [r0, #0]
 8008056:	2001      	movs	r0, #1
 8008058:	bd30      	pop	{r4, r5, pc}
 800805a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800805e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008062:	2d19      	cmp	r5, #25
 8008064:	bf98      	it	ls
 8008066:	3220      	addls	r2, #32
 8008068:	42a2      	cmp	r2, r4
 800806a:	d0f0      	beq.n	800804e <__match+0x6>
 800806c:	2000      	movs	r0, #0
 800806e:	e7f3      	b.n	8008058 <__match+0x10>

08008070 <__hexnan>:
 8008070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008074:	680b      	ldr	r3, [r1, #0]
 8008076:	6801      	ldr	r1, [r0, #0]
 8008078:	115e      	asrs	r6, r3, #5
 800807a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800807e:	f013 031f 	ands.w	r3, r3, #31
 8008082:	b087      	sub	sp, #28
 8008084:	bf18      	it	ne
 8008086:	3604      	addne	r6, #4
 8008088:	2500      	movs	r5, #0
 800808a:	1f37      	subs	r7, r6, #4
 800808c:	4682      	mov	sl, r0
 800808e:	4690      	mov	r8, r2
 8008090:	9301      	str	r3, [sp, #4]
 8008092:	f846 5c04 	str.w	r5, [r6, #-4]
 8008096:	46b9      	mov	r9, r7
 8008098:	463c      	mov	r4, r7
 800809a:	9502      	str	r5, [sp, #8]
 800809c:	46ab      	mov	fp, r5
 800809e:	784a      	ldrb	r2, [r1, #1]
 80080a0:	1c4b      	adds	r3, r1, #1
 80080a2:	9303      	str	r3, [sp, #12]
 80080a4:	b342      	cbz	r2, 80080f8 <__hexnan+0x88>
 80080a6:	4610      	mov	r0, r2
 80080a8:	9105      	str	r1, [sp, #20]
 80080aa:	9204      	str	r2, [sp, #16]
 80080ac:	f7ff fd94 	bl	8007bd8 <__hexdig_fun>
 80080b0:	2800      	cmp	r0, #0
 80080b2:	d151      	bne.n	8008158 <__hexnan+0xe8>
 80080b4:	9a04      	ldr	r2, [sp, #16]
 80080b6:	9905      	ldr	r1, [sp, #20]
 80080b8:	2a20      	cmp	r2, #32
 80080ba:	d818      	bhi.n	80080ee <__hexnan+0x7e>
 80080bc:	9b02      	ldr	r3, [sp, #8]
 80080be:	459b      	cmp	fp, r3
 80080c0:	dd13      	ble.n	80080ea <__hexnan+0x7a>
 80080c2:	454c      	cmp	r4, r9
 80080c4:	d206      	bcs.n	80080d4 <__hexnan+0x64>
 80080c6:	2d07      	cmp	r5, #7
 80080c8:	dc04      	bgt.n	80080d4 <__hexnan+0x64>
 80080ca:	462a      	mov	r2, r5
 80080cc:	4649      	mov	r1, r9
 80080ce:	4620      	mov	r0, r4
 80080d0:	f7ff ffa8 	bl	8008024 <L_shift>
 80080d4:	4544      	cmp	r4, r8
 80080d6:	d952      	bls.n	800817e <__hexnan+0x10e>
 80080d8:	2300      	movs	r3, #0
 80080da:	f1a4 0904 	sub.w	r9, r4, #4
 80080de:	f844 3c04 	str.w	r3, [r4, #-4]
 80080e2:	f8cd b008 	str.w	fp, [sp, #8]
 80080e6:	464c      	mov	r4, r9
 80080e8:	461d      	mov	r5, r3
 80080ea:	9903      	ldr	r1, [sp, #12]
 80080ec:	e7d7      	b.n	800809e <__hexnan+0x2e>
 80080ee:	2a29      	cmp	r2, #41	@ 0x29
 80080f0:	d157      	bne.n	80081a2 <__hexnan+0x132>
 80080f2:	3102      	adds	r1, #2
 80080f4:	f8ca 1000 	str.w	r1, [sl]
 80080f8:	f1bb 0f00 	cmp.w	fp, #0
 80080fc:	d051      	beq.n	80081a2 <__hexnan+0x132>
 80080fe:	454c      	cmp	r4, r9
 8008100:	d206      	bcs.n	8008110 <__hexnan+0xa0>
 8008102:	2d07      	cmp	r5, #7
 8008104:	dc04      	bgt.n	8008110 <__hexnan+0xa0>
 8008106:	462a      	mov	r2, r5
 8008108:	4649      	mov	r1, r9
 800810a:	4620      	mov	r0, r4
 800810c:	f7ff ff8a 	bl	8008024 <L_shift>
 8008110:	4544      	cmp	r4, r8
 8008112:	d936      	bls.n	8008182 <__hexnan+0x112>
 8008114:	f1a8 0204 	sub.w	r2, r8, #4
 8008118:	4623      	mov	r3, r4
 800811a:	f853 1b04 	ldr.w	r1, [r3], #4
 800811e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008122:	429f      	cmp	r7, r3
 8008124:	d2f9      	bcs.n	800811a <__hexnan+0xaa>
 8008126:	1b3b      	subs	r3, r7, r4
 8008128:	f023 0303 	bic.w	r3, r3, #3
 800812c:	3304      	adds	r3, #4
 800812e:	3401      	adds	r4, #1
 8008130:	3e03      	subs	r6, #3
 8008132:	42b4      	cmp	r4, r6
 8008134:	bf88      	it	hi
 8008136:	2304      	movhi	r3, #4
 8008138:	4443      	add	r3, r8
 800813a:	2200      	movs	r2, #0
 800813c:	f843 2b04 	str.w	r2, [r3], #4
 8008140:	429f      	cmp	r7, r3
 8008142:	d2fb      	bcs.n	800813c <__hexnan+0xcc>
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	b91b      	cbnz	r3, 8008150 <__hexnan+0xe0>
 8008148:	4547      	cmp	r7, r8
 800814a:	d128      	bne.n	800819e <__hexnan+0x12e>
 800814c:	2301      	movs	r3, #1
 800814e:	603b      	str	r3, [r7, #0]
 8008150:	2005      	movs	r0, #5
 8008152:	b007      	add	sp, #28
 8008154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008158:	3501      	adds	r5, #1
 800815a:	2d08      	cmp	r5, #8
 800815c:	f10b 0b01 	add.w	fp, fp, #1
 8008160:	dd06      	ble.n	8008170 <__hexnan+0x100>
 8008162:	4544      	cmp	r4, r8
 8008164:	d9c1      	bls.n	80080ea <__hexnan+0x7a>
 8008166:	2300      	movs	r3, #0
 8008168:	f844 3c04 	str.w	r3, [r4, #-4]
 800816c:	2501      	movs	r5, #1
 800816e:	3c04      	subs	r4, #4
 8008170:	6822      	ldr	r2, [r4, #0]
 8008172:	f000 000f 	and.w	r0, r0, #15
 8008176:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800817a:	6020      	str	r0, [r4, #0]
 800817c:	e7b5      	b.n	80080ea <__hexnan+0x7a>
 800817e:	2508      	movs	r5, #8
 8008180:	e7b3      	b.n	80080ea <__hexnan+0x7a>
 8008182:	9b01      	ldr	r3, [sp, #4]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d0dd      	beq.n	8008144 <__hexnan+0xd4>
 8008188:	f1c3 0320 	rsb	r3, r3, #32
 800818c:	f04f 32ff 	mov.w	r2, #4294967295
 8008190:	40da      	lsrs	r2, r3
 8008192:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008196:	4013      	ands	r3, r2
 8008198:	f846 3c04 	str.w	r3, [r6, #-4]
 800819c:	e7d2      	b.n	8008144 <__hexnan+0xd4>
 800819e:	3f04      	subs	r7, #4
 80081a0:	e7d0      	b.n	8008144 <__hexnan+0xd4>
 80081a2:	2004      	movs	r0, #4
 80081a4:	e7d5      	b.n	8008152 <__hexnan+0xe2>

080081a6 <__ascii_mbtowc>:
 80081a6:	b082      	sub	sp, #8
 80081a8:	b901      	cbnz	r1, 80081ac <__ascii_mbtowc+0x6>
 80081aa:	a901      	add	r1, sp, #4
 80081ac:	b142      	cbz	r2, 80081c0 <__ascii_mbtowc+0x1a>
 80081ae:	b14b      	cbz	r3, 80081c4 <__ascii_mbtowc+0x1e>
 80081b0:	7813      	ldrb	r3, [r2, #0]
 80081b2:	600b      	str	r3, [r1, #0]
 80081b4:	7812      	ldrb	r2, [r2, #0]
 80081b6:	1e10      	subs	r0, r2, #0
 80081b8:	bf18      	it	ne
 80081ba:	2001      	movne	r0, #1
 80081bc:	b002      	add	sp, #8
 80081be:	4770      	bx	lr
 80081c0:	4610      	mov	r0, r2
 80081c2:	e7fb      	b.n	80081bc <__ascii_mbtowc+0x16>
 80081c4:	f06f 0001 	mvn.w	r0, #1
 80081c8:	e7f8      	b.n	80081bc <__ascii_mbtowc+0x16>

080081ca <_realloc_r>:
 80081ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081ce:	4607      	mov	r7, r0
 80081d0:	4614      	mov	r4, r2
 80081d2:	460d      	mov	r5, r1
 80081d4:	b921      	cbnz	r1, 80081e0 <_realloc_r+0x16>
 80081d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081da:	4611      	mov	r1, r2
 80081dc:	f7fd be68 	b.w	8005eb0 <_malloc_r>
 80081e0:	b92a      	cbnz	r2, 80081ee <_realloc_r+0x24>
 80081e2:	f7fd fdf1 	bl	8005dc8 <_free_r>
 80081e6:	4625      	mov	r5, r4
 80081e8:	4628      	mov	r0, r5
 80081ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081ee:	f000 f840 	bl	8008272 <_malloc_usable_size_r>
 80081f2:	4284      	cmp	r4, r0
 80081f4:	4606      	mov	r6, r0
 80081f6:	d802      	bhi.n	80081fe <_realloc_r+0x34>
 80081f8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80081fc:	d8f4      	bhi.n	80081e8 <_realloc_r+0x1e>
 80081fe:	4621      	mov	r1, r4
 8008200:	4638      	mov	r0, r7
 8008202:	f7fd fe55 	bl	8005eb0 <_malloc_r>
 8008206:	4680      	mov	r8, r0
 8008208:	b908      	cbnz	r0, 800820e <_realloc_r+0x44>
 800820a:	4645      	mov	r5, r8
 800820c:	e7ec      	b.n	80081e8 <_realloc_r+0x1e>
 800820e:	42b4      	cmp	r4, r6
 8008210:	4622      	mov	r2, r4
 8008212:	4629      	mov	r1, r5
 8008214:	bf28      	it	cs
 8008216:	4632      	movcs	r2, r6
 8008218:	f7ff fc44 	bl	8007aa4 <memcpy>
 800821c:	4629      	mov	r1, r5
 800821e:	4638      	mov	r0, r7
 8008220:	f7fd fdd2 	bl	8005dc8 <_free_r>
 8008224:	e7f1      	b.n	800820a <_realloc_r+0x40>

08008226 <__ascii_wctomb>:
 8008226:	4603      	mov	r3, r0
 8008228:	4608      	mov	r0, r1
 800822a:	b141      	cbz	r1, 800823e <__ascii_wctomb+0x18>
 800822c:	2aff      	cmp	r2, #255	@ 0xff
 800822e:	d904      	bls.n	800823a <__ascii_wctomb+0x14>
 8008230:	228a      	movs	r2, #138	@ 0x8a
 8008232:	601a      	str	r2, [r3, #0]
 8008234:	f04f 30ff 	mov.w	r0, #4294967295
 8008238:	4770      	bx	lr
 800823a:	700a      	strb	r2, [r1, #0]
 800823c:	2001      	movs	r0, #1
 800823e:	4770      	bx	lr

08008240 <fiprintf>:
 8008240:	b40e      	push	{r1, r2, r3}
 8008242:	b503      	push	{r0, r1, lr}
 8008244:	4601      	mov	r1, r0
 8008246:	ab03      	add	r3, sp, #12
 8008248:	4805      	ldr	r0, [pc, #20]	@ (8008260 <fiprintf+0x20>)
 800824a:	f853 2b04 	ldr.w	r2, [r3], #4
 800824e:	6800      	ldr	r0, [r0, #0]
 8008250:	9301      	str	r3, [sp, #4]
 8008252:	f000 f83f 	bl	80082d4 <_vfiprintf_r>
 8008256:	b002      	add	sp, #8
 8008258:	f85d eb04 	ldr.w	lr, [sp], #4
 800825c:	b003      	add	sp, #12
 800825e:	4770      	bx	lr
 8008260:	20000024 	.word	0x20000024

08008264 <abort>:
 8008264:	b508      	push	{r3, lr}
 8008266:	2006      	movs	r0, #6
 8008268:	f000 fa08 	bl	800867c <raise>
 800826c:	2001      	movs	r0, #1
 800826e:	f7f9 fef7 	bl	8002060 <_exit>

08008272 <_malloc_usable_size_r>:
 8008272:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008276:	1f18      	subs	r0, r3, #4
 8008278:	2b00      	cmp	r3, #0
 800827a:	bfbc      	itt	lt
 800827c:	580b      	ldrlt	r3, [r1, r0]
 800827e:	18c0      	addlt	r0, r0, r3
 8008280:	4770      	bx	lr

08008282 <__sfputc_r>:
 8008282:	6893      	ldr	r3, [r2, #8]
 8008284:	3b01      	subs	r3, #1
 8008286:	2b00      	cmp	r3, #0
 8008288:	b410      	push	{r4}
 800828a:	6093      	str	r3, [r2, #8]
 800828c:	da08      	bge.n	80082a0 <__sfputc_r+0x1e>
 800828e:	6994      	ldr	r4, [r2, #24]
 8008290:	42a3      	cmp	r3, r4
 8008292:	db01      	blt.n	8008298 <__sfputc_r+0x16>
 8008294:	290a      	cmp	r1, #10
 8008296:	d103      	bne.n	80082a0 <__sfputc_r+0x1e>
 8008298:	f85d 4b04 	ldr.w	r4, [sp], #4
 800829c:	f000 b932 	b.w	8008504 <__swbuf_r>
 80082a0:	6813      	ldr	r3, [r2, #0]
 80082a2:	1c58      	adds	r0, r3, #1
 80082a4:	6010      	str	r0, [r2, #0]
 80082a6:	7019      	strb	r1, [r3, #0]
 80082a8:	4608      	mov	r0, r1
 80082aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082ae:	4770      	bx	lr

080082b0 <__sfputs_r>:
 80082b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082b2:	4606      	mov	r6, r0
 80082b4:	460f      	mov	r7, r1
 80082b6:	4614      	mov	r4, r2
 80082b8:	18d5      	adds	r5, r2, r3
 80082ba:	42ac      	cmp	r4, r5
 80082bc:	d101      	bne.n	80082c2 <__sfputs_r+0x12>
 80082be:	2000      	movs	r0, #0
 80082c0:	e007      	b.n	80082d2 <__sfputs_r+0x22>
 80082c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082c6:	463a      	mov	r2, r7
 80082c8:	4630      	mov	r0, r6
 80082ca:	f7ff ffda 	bl	8008282 <__sfputc_r>
 80082ce:	1c43      	adds	r3, r0, #1
 80082d0:	d1f3      	bne.n	80082ba <__sfputs_r+0xa>
 80082d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080082d4 <_vfiprintf_r>:
 80082d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082d8:	460d      	mov	r5, r1
 80082da:	b09d      	sub	sp, #116	@ 0x74
 80082dc:	4614      	mov	r4, r2
 80082de:	4698      	mov	r8, r3
 80082e0:	4606      	mov	r6, r0
 80082e2:	b118      	cbz	r0, 80082ec <_vfiprintf_r+0x18>
 80082e4:	6a03      	ldr	r3, [r0, #32]
 80082e6:	b90b      	cbnz	r3, 80082ec <_vfiprintf_r+0x18>
 80082e8:	f7fc fdb8 	bl	8004e5c <__sinit>
 80082ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80082ee:	07d9      	lsls	r1, r3, #31
 80082f0:	d405      	bmi.n	80082fe <_vfiprintf_r+0x2a>
 80082f2:	89ab      	ldrh	r3, [r5, #12]
 80082f4:	059a      	lsls	r2, r3, #22
 80082f6:	d402      	bmi.n	80082fe <_vfiprintf_r+0x2a>
 80082f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082fa:	f7fc ff04 	bl	8005106 <__retarget_lock_acquire_recursive>
 80082fe:	89ab      	ldrh	r3, [r5, #12]
 8008300:	071b      	lsls	r3, r3, #28
 8008302:	d501      	bpl.n	8008308 <_vfiprintf_r+0x34>
 8008304:	692b      	ldr	r3, [r5, #16]
 8008306:	b99b      	cbnz	r3, 8008330 <_vfiprintf_r+0x5c>
 8008308:	4629      	mov	r1, r5
 800830a:	4630      	mov	r0, r6
 800830c:	f000 f938 	bl	8008580 <__swsetup_r>
 8008310:	b170      	cbz	r0, 8008330 <_vfiprintf_r+0x5c>
 8008312:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008314:	07dc      	lsls	r4, r3, #31
 8008316:	d504      	bpl.n	8008322 <_vfiprintf_r+0x4e>
 8008318:	f04f 30ff 	mov.w	r0, #4294967295
 800831c:	b01d      	add	sp, #116	@ 0x74
 800831e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008322:	89ab      	ldrh	r3, [r5, #12]
 8008324:	0598      	lsls	r0, r3, #22
 8008326:	d4f7      	bmi.n	8008318 <_vfiprintf_r+0x44>
 8008328:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800832a:	f7fc feed 	bl	8005108 <__retarget_lock_release_recursive>
 800832e:	e7f3      	b.n	8008318 <_vfiprintf_r+0x44>
 8008330:	2300      	movs	r3, #0
 8008332:	9309      	str	r3, [sp, #36]	@ 0x24
 8008334:	2320      	movs	r3, #32
 8008336:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800833a:	f8cd 800c 	str.w	r8, [sp, #12]
 800833e:	2330      	movs	r3, #48	@ 0x30
 8008340:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80084f0 <_vfiprintf_r+0x21c>
 8008344:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008348:	f04f 0901 	mov.w	r9, #1
 800834c:	4623      	mov	r3, r4
 800834e:	469a      	mov	sl, r3
 8008350:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008354:	b10a      	cbz	r2, 800835a <_vfiprintf_r+0x86>
 8008356:	2a25      	cmp	r2, #37	@ 0x25
 8008358:	d1f9      	bne.n	800834e <_vfiprintf_r+0x7a>
 800835a:	ebba 0b04 	subs.w	fp, sl, r4
 800835e:	d00b      	beq.n	8008378 <_vfiprintf_r+0xa4>
 8008360:	465b      	mov	r3, fp
 8008362:	4622      	mov	r2, r4
 8008364:	4629      	mov	r1, r5
 8008366:	4630      	mov	r0, r6
 8008368:	f7ff ffa2 	bl	80082b0 <__sfputs_r>
 800836c:	3001      	adds	r0, #1
 800836e:	f000 80a7 	beq.w	80084c0 <_vfiprintf_r+0x1ec>
 8008372:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008374:	445a      	add	r2, fp
 8008376:	9209      	str	r2, [sp, #36]	@ 0x24
 8008378:	f89a 3000 	ldrb.w	r3, [sl]
 800837c:	2b00      	cmp	r3, #0
 800837e:	f000 809f 	beq.w	80084c0 <_vfiprintf_r+0x1ec>
 8008382:	2300      	movs	r3, #0
 8008384:	f04f 32ff 	mov.w	r2, #4294967295
 8008388:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800838c:	f10a 0a01 	add.w	sl, sl, #1
 8008390:	9304      	str	r3, [sp, #16]
 8008392:	9307      	str	r3, [sp, #28]
 8008394:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008398:	931a      	str	r3, [sp, #104]	@ 0x68
 800839a:	4654      	mov	r4, sl
 800839c:	2205      	movs	r2, #5
 800839e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083a2:	4853      	ldr	r0, [pc, #332]	@ (80084f0 <_vfiprintf_r+0x21c>)
 80083a4:	f7f7 ff24 	bl	80001f0 <memchr>
 80083a8:	9a04      	ldr	r2, [sp, #16]
 80083aa:	b9d8      	cbnz	r0, 80083e4 <_vfiprintf_r+0x110>
 80083ac:	06d1      	lsls	r1, r2, #27
 80083ae:	bf44      	itt	mi
 80083b0:	2320      	movmi	r3, #32
 80083b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083b6:	0713      	lsls	r3, r2, #28
 80083b8:	bf44      	itt	mi
 80083ba:	232b      	movmi	r3, #43	@ 0x2b
 80083bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083c0:	f89a 3000 	ldrb.w	r3, [sl]
 80083c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80083c6:	d015      	beq.n	80083f4 <_vfiprintf_r+0x120>
 80083c8:	9a07      	ldr	r2, [sp, #28]
 80083ca:	4654      	mov	r4, sl
 80083cc:	2000      	movs	r0, #0
 80083ce:	f04f 0c0a 	mov.w	ip, #10
 80083d2:	4621      	mov	r1, r4
 80083d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083d8:	3b30      	subs	r3, #48	@ 0x30
 80083da:	2b09      	cmp	r3, #9
 80083dc:	d94b      	bls.n	8008476 <_vfiprintf_r+0x1a2>
 80083de:	b1b0      	cbz	r0, 800840e <_vfiprintf_r+0x13a>
 80083e0:	9207      	str	r2, [sp, #28]
 80083e2:	e014      	b.n	800840e <_vfiprintf_r+0x13a>
 80083e4:	eba0 0308 	sub.w	r3, r0, r8
 80083e8:	fa09 f303 	lsl.w	r3, r9, r3
 80083ec:	4313      	orrs	r3, r2
 80083ee:	9304      	str	r3, [sp, #16]
 80083f0:	46a2      	mov	sl, r4
 80083f2:	e7d2      	b.n	800839a <_vfiprintf_r+0xc6>
 80083f4:	9b03      	ldr	r3, [sp, #12]
 80083f6:	1d19      	adds	r1, r3, #4
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	9103      	str	r1, [sp, #12]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	bfbb      	ittet	lt
 8008400:	425b      	neglt	r3, r3
 8008402:	f042 0202 	orrlt.w	r2, r2, #2
 8008406:	9307      	strge	r3, [sp, #28]
 8008408:	9307      	strlt	r3, [sp, #28]
 800840a:	bfb8      	it	lt
 800840c:	9204      	strlt	r2, [sp, #16]
 800840e:	7823      	ldrb	r3, [r4, #0]
 8008410:	2b2e      	cmp	r3, #46	@ 0x2e
 8008412:	d10a      	bne.n	800842a <_vfiprintf_r+0x156>
 8008414:	7863      	ldrb	r3, [r4, #1]
 8008416:	2b2a      	cmp	r3, #42	@ 0x2a
 8008418:	d132      	bne.n	8008480 <_vfiprintf_r+0x1ac>
 800841a:	9b03      	ldr	r3, [sp, #12]
 800841c:	1d1a      	adds	r2, r3, #4
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	9203      	str	r2, [sp, #12]
 8008422:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008426:	3402      	adds	r4, #2
 8008428:	9305      	str	r3, [sp, #20]
 800842a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008500 <_vfiprintf_r+0x22c>
 800842e:	7821      	ldrb	r1, [r4, #0]
 8008430:	2203      	movs	r2, #3
 8008432:	4650      	mov	r0, sl
 8008434:	f7f7 fedc 	bl	80001f0 <memchr>
 8008438:	b138      	cbz	r0, 800844a <_vfiprintf_r+0x176>
 800843a:	9b04      	ldr	r3, [sp, #16]
 800843c:	eba0 000a 	sub.w	r0, r0, sl
 8008440:	2240      	movs	r2, #64	@ 0x40
 8008442:	4082      	lsls	r2, r0
 8008444:	4313      	orrs	r3, r2
 8008446:	3401      	adds	r4, #1
 8008448:	9304      	str	r3, [sp, #16]
 800844a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800844e:	4829      	ldr	r0, [pc, #164]	@ (80084f4 <_vfiprintf_r+0x220>)
 8008450:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008454:	2206      	movs	r2, #6
 8008456:	f7f7 fecb 	bl	80001f0 <memchr>
 800845a:	2800      	cmp	r0, #0
 800845c:	d03f      	beq.n	80084de <_vfiprintf_r+0x20a>
 800845e:	4b26      	ldr	r3, [pc, #152]	@ (80084f8 <_vfiprintf_r+0x224>)
 8008460:	bb1b      	cbnz	r3, 80084aa <_vfiprintf_r+0x1d6>
 8008462:	9b03      	ldr	r3, [sp, #12]
 8008464:	3307      	adds	r3, #7
 8008466:	f023 0307 	bic.w	r3, r3, #7
 800846a:	3308      	adds	r3, #8
 800846c:	9303      	str	r3, [sp, #12]
 800846e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008470:	443b      	add	r3, r7
 8008472:	9309      	str	r3, [sp, #36]	@ 0x24
 8008474:	e76a      	b.n	800834c <_vfiprintf_r+0x78>
 8008476:	fb0c 3202 	mla	r2, ip, r2, r3
 800847a:	460c      	mov	r4, r1
 800847c:	2001      	movs	r0, #1
 800847e:	e7a8      	b.n	80083d2 <_vfiprintf_r+0xfe>
 8008480:	2300      	movs	r3, #0
 8008482:	3401      	adds	r4, #1
 8008484:	9305      	str	r3, [sp, #20]
 8008486:	4619      	mov	r1, r3
 8008488:	f04f 0c0a 	mov.w	ip, #10
 800848c:	4620      	mov	r0, r4
 800848e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008492:	3a30      	subs	r2, #48	@ 0x30
 8008494:	2a09      	cmp	r2, #9
 8008496:	d903      	bls.n	80084a0 <_vfiprintf_r+0x1cc>
 8008498:	2b00      	cmp	r3, #0
 800849a:	d0c6      	beq.n	800842a <_vfiprintf_r+0x156>
 800849c:	9105      	str	r1, [sp, #20]
 800849e:	e7c4      	b.n	800842a <_vfiprintf_r+0x156>
 80084a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80084a4:	4604      	mov	r4, r0
 80084a6:	2301      	movs	r3, #1
 80084a8:	e7f0      	b.n	800848c <_vfiprintf_r+0x1b8>
 80084aa:	ab03      	add	r3, sp, #12
 80084ac:	9300      	str	r3, [sp, #0]
 80084ae:	462a      	mov	r2, r5
 80084b0:	4b12      	ldr	r3, [pc, #72]	@ (80084fc <_vfiprintf_r+0x228>)
 80084b2:	a904      	add	r1, sp, #16
 80084b4:	4630      	mov	r0, r6
 80084b6:	f7fb fe81 	bl	80041bc <_printf_float>
 80084ba:	4607      	mov	r7, r0
 80084bc:	1c78      	adds	r0, r7, #1
 80084be:	d1d6      	bne.n	800846e <_vfiprintf_r+0x19a>
 80084c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084c2:	07d9      	lsls	r1, r3, #31
 80084c4:	d405      	bmi.n	80084d2 <_vfiprintf_r+0x1fe>
 80084c6:	89ab      	ldrh	r3, [r5, #12]
 80084c8:	059a      	lsls	r2, r3, #22
 80084ca:	d402      	bmi.n	80084d2 <_vfiprintf_r+0x1fe>
 80084cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084ce:	f7fc fe1b 	bl	8005108 <__retarget_lock_release_recursive>
 80084d2:	89ab      	ldrh	r3, [r5, #12]
 80084d4:	065b      	lsls	r3, r3, #25
 80084d6:	f53f af1f 	bmi.w	8008318 <_vfiprintf_r+0x44>
 80084da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084dc:	e71e      	b.n	800831c <_vfiprintf_r+0x48>
 80084de:	ab03      	add	r3, sp, #12
 80084e0:	9300      	str	r3, [sp, #0]
 80084e2:	462a      	mov	r2, r5
 80084e4:	4b05      	ldr	r3, [pc, #20]	@ (80084fc <_vfiprintf_r+0x228>)
 80084e6:	a904      	add	r1, sp, #16
 80084e8:	4630      	mov	r0, r6
 80084ea:	f7fc f8ff 	bl	80046ec <_printf_i>
 80084ee:	e7e4      	b.n	80084ba <_vfiprintf_r+0x1e6>
 80084f0:	08008a21 	.word	0x08008a21
 80084f4:	08008a2b 	.word	0x08008a2b
 80084f8:	080041bd 	.word	0x080041bd
 80084fc:	080082b1 	.word	0x080082b1
 8008500:	08008a27 	.word	0x08008a27

08008504 <__swbuf_r>:
 8008504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008506:	460e      	mov	r6, r1
 8008508:	4614      	mov	r4, r2
 800850a:	4605      	mov	r5, r0
 800850c:	b118      	cbz	r0, 8008516 <__swbuf_r+0x12>
 800850e:	6a03      	ldr	r3, [r0, #32]
 8008510:	b90b      	cbnz	r3, 8008516 <__swbuf_r+0x12>
 8008512:	f7fc fca3 	bl	8004e5c <__sinit>
 8008516:	69a3      	ldr	r3, [r4, #24]
 8008518:	60a3      	str	r3, [r4, #8]
 800851a:	89a3      	ldrh	r3, [r4, #12]
 800851c:	071a      	lsls	r2, r3, #28
 800851e:	d501      	bpl.n	8008524 <__swbuf_r+0x20>
 8008520:	6923      	ldr	r3, [r4, #16]
 8008522:	b943      	cbnz	r3, 8008536 <__swbuf_r+0x32>
 8008524:	4621      	mov	r1, r4
 8008526:	4628      	mov	r0, r5
 8008528:	f000 f82a 	bl	8008580 <__swsetup_r>
 800852c:	b118      	cbz	r0, 8008536 <__swbuf_r+0x32>
 800852e:	f04f 37ff 	mov.w	r7, #4294967295
 8008532:	4638      	mov	r0, r7
 8008534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008536:	6823      	ldr	r3, [r4, #0]
 8008538:	6922      	ldr	r2, [r4, #16]
 800853a:	1a98      	subs	r0, r3, r2
 800853c:	6963      	ldr	r3, [r4, #20]
 800853e:	b2f6      	uxtb	r6, r6
 8008540:	4283      	cmp	r3, r0
 8008542:	4637      	mov	r7, r6
 8008544:	dc05      	bgt.n	8008552 <__swbuf_r+0x4e>
 8008546:	4621      	mov	r1, r4
 8008548:	4628      	mov	r0, r5
 800854a:	f7ff fa47 	bl	80079dc <_fflush_r>
 800854e:	2800      	cmp	r0, #0
 8008550:	d1ed      	bne.n	800852e <__swbuf_r+0x2a>
 8008552:	68a3      	ldr	r3, [r4, #8]
 8008554:	3b01      	subs	r3, #1
 8008556:	60a3      	str	r3, [r4, #8]
 8008558:	6823      	ldr	r3, [r4, #0]
 800855a:	1c5a      	adds	r2, r3, #1
 800855c:	6022      	str	r2, [r4, #0]
 800855e:	701e      	strb	r6, [r3, #0]
 8008560:	6962      	ldr	r2, [r4, #20]
 8008562:	1c43      	adds	r3, r0, #1
 8008564:	429a      	cmp	r2, r3
 8008566:	d004      	beq.n	8008572 <__swbuf_r+0x6e>
 8008568:	89a3      	ldrh	r3, [r4, #12]
 800856a:	07db      	lsls	r3, r3, #31
 800856c:	d5e1      	bpl.n	8008532 <__swbuf_r+0x2e>
 800856e:	2e0a      	cmp	r6, #10
 8008570:	d1df      	bne.n	8008532 <__swbuf_r+0x2e>
 8008572:	4621      	mov	r1, r4
 8008574:	4628      	mov	r0, r5
 8008576:	f7ff fa31 	bl	80079dc <_fflush_r>
 800857a:	2800      	cmp	r0, #0
 800857c:	d0d9      	beq.n	8008532 <__swbuf_r+0x2e>
 800857e:	e7d6      	b.n	800852e <__swbuf_r+0x2a>

08008580 <__swsetup_r>:
 8008580:	b538      	push	{r3, r4, r5, lr}
 8008582:	4b29      	ldr	r3, [pc, #164]	@ (8008628 <__swsetup_r+0xa8>)
 8008584:	4605      	mov	r5, r0
 8008586:	6818      	ldr	r0, [r3, #0]
 8008588:	460c      	mov	r4, r1
 800858a:	b118      	cbz	r0, 8008594 <__swsetup_r+0x14>
 800858c:	6a03      	ldr	r3, [r0, #32]
 800858e:	b90b      	cbnz	r3, 8008594 <__swsetup_r+0x14>
 8008590:	f7fc fc64 	bl	8004e5c <__sinit>
 8008594:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008598:	0719      	lsls	r1, r3, #28
 800859a:	d422      	bmi.n	80085e2 <__swsetup_r+0x62>
 800859c:	06da      	lsls	r2, r3, #27
 800859e:	d407      	bmi.n	80085b0 <__swsetup_r+0x30>
 80085a0:	2209      	movs	r2, #9
 80085a2:	602a      	str	r2, [r5, #0]
 80085a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085a8:	81a3      	strh	r3, [r4, #12]
 80085aa:	f04f 30ff 	mov.w	r0, #4294967295
 80085ae:	e033      	b.n	8008618 <__swsetup_r+0x98>
 80085b0:	0758      	lsls	r0, r3, #29
 80085b2:	d512      	bpl.n	80085da <__swsetup_r+0x5a>
 80085b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085b6:	b141      	cbz	r1, 80085ca <__swsetup_r+0x4a>
 80085b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085bc:	4299      	cmp	r1, r3
 80085be:	d002      	beq.n	80085c6 <__swsetup_r+0x46>
 80085c0:	4628      	mov	r0, r5
 80085c2:	f7fd fc01 	bl	8005dc8 <_free_r>
 80085c6:	2300      	movs	r3, #0
 80085c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80085ca:	89a3      	ldrh	r3, [r4, #12]
 80085cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80085d0:	81a3      	strh	r3, [r4, #12]
 80085d2:	2300      	movs	r3, #0
 80085d4:	6063      	str	r3, [r4, #4]
 80085d6:	6923      	ldr	r3, [r4, #16]
 80085d8:	6023      	str	r3, [r4, #0]
 80085da:	89a3      	ldrh	r3, [r4, #12]
 80085dc:	f043 0308 	orr.w	r3, r3, #8
 80085e0:	81a3      	strh	r3, [r4, #12]
 80085e2:	6923      	ldr	r3, [r4, #16]
 80085e4:	b94b      	cbnz	r3, 80085fa <__swsetup_r+0x7a>
 80085e6:	89a3      	ldrh	r3, [r4, #12]
 80085e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80085ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085f0:	d003      	beq.n	80085fa <__swsetup_r+0x7a>
 80085f2:	4621      	mov	r1, r4
 80085f4:	4628      	mov	r0, r5
 80085f6:	f000 f883 	bl	8008700 <__smakebuf_r>
 80085fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085fe:	f013 0201 	ands.w	r2, r3, #1
 8008602:	d00a      	beq.n	800861a <__swsetup_r+0x9a>
 8008604:	2200      	movs	r2, #0
 8008606:	60a2      	str	r2, [r4, #8]
 8008608:	6962      	ldr	r2, [r4, #20]
 800860a:	4252      	negs	r2, r2
 800860c:	61a2      	str	r2, [r4, #24]
 800860e:	6922      	ldr	r2, [r4, #16]
 8008610:	b942      	cbnz	r2, 8008624 <__swsetup_r+0xa4>
 8008612:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008616:	d1c5      	bne.n	80085a4 <__swsetup_r+0x24>
 8008618:	bd38      	pop	{r3, r4, r5, pc}
 800861a:	0799      	lsls	r1, r3, #30
 800861c:	bf58      	it	pl
 800861e:	6962      	ldrpl	r2, [r4, #20]
 8008620:	60a2      	str	r2, [r4, #8]
 8008622:	e7f4      	b.n	800860e <__swsetup_r+0x8e>
 8008624:	2000      	movs	r0, #0
 8008626:	e7f7      	b.n	8008618 <__swsetup_r+0x98>
 8008628:	20000024 	.word	0x20000024

0800862c <_raise_r>:
 800862c:	291f      	cmp	r1, #31
 800862e:	b538      	push	{r3, r4, r5, lr}
 8008630:	4605      	mov	r5, r0
 8008632:	460c      	mov	r4, r1
 8008634:	d904      	bls.n	8008640 <_raise_r+0x14>
 8008636:	2316      	movs	r3, #22
 8008638:	6003      	str	r3, [r0, #0]
 800863a:	f04f 30ff 	mov.w	r0, #4294967295
 800863e:	bd38      	pop	{r3, r4, r5, pc}
 8008640:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008642:	b112      	cbz	r2, 800864a <_raise_r+0x1e>
 8008644:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008648:	b94b      	cbnz	r3, 800865e <_raise_r+0x32>
 800864a:	4628      	mov	r0, r5
 800864c:	f000 f830 	bl	80086b0 <_getpid_r>
 8008650:	4622      	mov	r2, r4
 8008652:	4601      	mov	r1, r0
 8008654:	4628      	mov	r0, r5
 8008656:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800865a:	f000 b817 	b.w	800868c <_kill_r>
 800865e:	2b01      	cmp	r3, #1
 8008660:	d00a      	beq.n	8008678 <_raise_r+0x4c>
 8008662:	1c59      	adds	r1, r3, #1
 8008664:	d103      	bne.n	800866e <_raise_r+0x42>
 8008666:	2316      	movs	r3, #22
 8008668:	6003      	str	r3, [r0, #0]
 800866a:	2001      	movs	r0, #1
 800866c:	e7e7      	b.n	800863e <_raise_r+0x12>
 800866e:	2100      	movs	r1, #0
 8008670:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008674:	4620      	mov	r0, r4
 8008676:	4798      	blx	r3
 8008678:	2000      	movs	r0, #0
 800867a:	e7e0      	b.n	800863e <_raise_r+0x12>

0800867c <raise>:
 800867c:	4b02      	ldr	r3, [pc, #8]	@ (8008688 <raise+0xc>)
 800867e:	4601      	mov	r1, r0
 8008680:	6818      	ldr	r0, [r3, #0]
 8008682:	f7ff bfd3 	b.w	800862c <_raise_r>
 8008686:	bf00      	nop
 8008688:	20000024 	.word	0x20000024

0800868c <_kill_r>:
 800868c:	b538      	push	{r3, r4, r5, lr}
 800868e:	4d07      	ldr	r5, [pc, #28]	@ (80086ac <_kill_r+0x20>)
 8008690:	2300      	movs	r3, #0
 8008692:	4604      	mov	r4, r0
 8008694:	4608      	mov	r0, r1
 8008696:	4611      	mov	r1, r2
 8008698:	602b      	str	r3, [r5, #0]
 800869a:	f7f9 fcd1 	bl	8002040 <_kill>
 800869e:	1c43      	adds	r3, r0, #1
 80086a0:	d102      	bne.n	80086a8 <_kill_r+0x1c>
 80086a2:	682b      	ldr	r3, [r5, #0]
 80086a4:	b103      	cbz	r3, 80086a8 <_kill_r+0x1c>
 80086a6:	6023      	str	r3, [r4, #0]
 80086a8:	bd38      	pop	{r3, r4, r5, pc}
 80086aa:	bf00      	nop
 80086ac:	200004f8 	.word	0x200004f8

080086b0 <_getpid_r>:
 80086b0:	f7f9 bcbe 	b.w	8002030 <_getpid>

080086b4 <__swhatbuf_r>:
 80086b4:	b570      	push	{r4, r5, r6, lr}
 80086b6:	460c      	mov	r4, r1
 80086b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086bc:	2900      	cmp	r1, #0
 80086be:	b096      	sub	sp, #88	@ 0x58
 80086c0:	4615      	mov	r5, r2
 80086c2:	461e      	mov	r6, r3
 80086c4:	da0d      	bge.n	80086e2 <__swhatbuf_r+0x2e>
 80086c6:	89a3      	ldrh	r3, [r4, #12]
 80086c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80086cc:	f04f 0100 	mov.w	r1, #0
 80086d0:	bf14      	ite	ne
 80086d2:	2340      	movne	r3, #64	@ 0x40
 80086d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80086d8:	2000      	movs	r0, #0
 80086da:	6031      	str	r1, [r6, #0]
 80086dc:	602b      	str	r3, [r5, #0]
 80086de:	b016      	add	sp, #88	@ 0x58
 80086e0:	bd70      	pop	{r4, r5, r6, pc}
 80086e2:	466a      	mov	r2, sp
 80086e4:	f000 f848 	bl	8008778 <_fstat_r>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	dbec      	blt.n	80086c6 <__swhatbuf_r+0x12>
 80086ec:	9901      	ldr	r1, [sp, #4]
 80086ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80086f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80086f6:	4259      	negs	r1, r3
 80086f8:	4159      	adcs	r1, r3
 80086fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086fe:	e7eb      	b.n	80086d8 <__swhatbuf_r+0x24>

08008700 <__smakebuf_r>:
 8008700:	898b      	ldrh	r3, [r1, #12]
 8008702:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008704:	079d      	lsls	r5, r3, #30
 8008706:	4606      	mov	r6, r0
 8008708:	460c      	mov	r4, r1
 800870a:	d507      	bpl.n	800871c <__smakebuf_r+0x1c>
 800870c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008710:	6023      	str	r3, [r4, #0]
 8008712:	6123      	str	r3, [r4, #16]
 8008714:	2301      	movs	r3, #1
 8008716:	6163      	str	r3, [r4, #20]
 8008718:	b003      	add	sp, #12
 800871a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800871c:	ab01      	add	r3, sp, #4
 800871e:	466a      	mov	r2, sp
 8008720:	f7ff ffc8 	bl	80086b4 <__swhatbuf_r>
 8008724:	9f00      	ldr	r7, [sp, #0]
 8008726:	4605      	mov	r5, r0
 8008728:	4639      	mov	r1, r7
 800872a:	4630      	mov	r0, r6
 800872c:	f7fd fbc0 	bl	8005eb0 <_malloc_r>
 8008730:	b948      	cbnz	r0, 8008746 <__smakebuf_r+0x46>
 8008732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008736:	059a      	lsls	r2, r3, #22
 8008738:	d4ee      	bmi.n	8008718 <__smakebuf_r+0x18>
 800873a:	f023 0303 	bic.w	r3, r3, #3
 800873e:	f043 0302 	orr.w	r3, r3, #2
 8008742:	81a3      	strh	r3, [r4, #12]
 8008744:	e7e2      	b.n	800870c <__smakebuf_r+0xc>
 8008746:	89a3      	ldrh	r3, [r4, #12]
 8008748:	6020      	str	r0, [r4, #0]
 800874a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800874e:	81a3      	strh	r3, [r4, #12]
 8008750:	9b01      	ldr	r3, [sp, #4]
 8008752:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008756:	b15b      	cbz	r3, 8008770 <__smakebuf_r+0x70>
 8008758:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800875c:	4630      	mov	r0, r6
 800875e:	f000 f81d 	bl	800879c <_isatty_r>
 8008762:	b128      	cbz	r0, 8008770 <__smakebuf_r+0x70>
 8008764:	89a3      	ldrh	r3, [r4, #12]
 8008766:	f023 0303 	bic.w	r3, r3, #3
 800876a:	f043 0301 	orr.w	r3, r3, #1
 800876e:	81a3      	strh	r3, [r4, #12]
 8008770:	89a3      	ldrh	r3, [r4, #12]
 8008772:	431d      	orrs	r5, r3
 8008774:	81a5      	strh	r5, [r4, #12]
 8008776:	e7cf      	b.n	8008718 <__smakebuf_r+0x18>

08008778 <_fstat_r>:
 8008778:	b538      	push	{r3, r4, r5, lr}
 800877a:	4d07      	ldr	r5, [pc, #28]	@ (8008798 <_fstat_r+0x20>)
 800877c:	2300      	movs	r3, #0
 800877e:	4604      	mov	r4, r0
 8008780:	4608      	mov	r0, r1
 8008782:	4611      	mov	r1, r2
 8008784:	602b      	str	r3, [r5, #0]
 8008786:	f7f9 fcbb 	bl	8002100 <_fstat>
 800878a:	1c43      	adds	r3, r0, #1
 800878c:	d102      	bne.n	8008794 <_fstat_r+0x1c>
 800878e:	682b      	ldr	r3, [r5, #0]
 8008790:	b103      	cbz	r3, 8008794 <_fstat_r+0x1c>
 8008792:	6023      	str	r3, [r4, #0]
 8008794:	bd38      	pop	{r3, r4, r5, pc}
 8008796:	bf00      	nop
 8008798:	200004f8 	.word	0x200004f8

0800879c <_isatty_r>:
 800879c:	b538      	push	{r3, r4, r5, lr}
 800879e:	4d06      	ldr	r5, [pc, #24]	@ (80087b8 <_isatty_r+0x1c>)
 80087a0:	2300      	movs	r3, #0
 80087a2:	4604      	mov	r4, r0
 80087a4:	4608      	mov	r0, r1
 80087a6:	602b      	str	r3, [r5, #0]
 80087a8:	f7f9 fcba 	bl	8002120 <_isatty>
 80087ac:	1c43      	adds	r3, r0, #1
 80087ae:	d102      	bne.n	80087b6 <_isatty_r+0x1a>
 80087b0:	682b      	ldr	r3, [r5, #0]
 80087b2:	b103      	cbz	r3, 80087b6 <_isatty_r+0x1a>
 80087b4:	6023      	str	r3, [r4, #0]
 80087b6:	bd38      	pop	{r3, r4, r5, pc}
 80087b8:	200004f8 	.word	0x200004f8

080087bc <_init>:
 80087bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087be:	bf00      	nop
 80087c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087c2:	bc08      	pop	{r3}
 80087c4:	469e      	mov	lr, r3
 80087c6:	4770      	bx	lr

080087c8 <_fini>:
 80087c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ca:	bf00      	nop
 80087cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ce:	bc08      	pop	{r3}
 80087d0:	469e      	mov	lr, r3
 80087d2:	4770      	bx	lr
