
*** Running vivado
    with args -log microblaze_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source microblaze_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source microblaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top microblaze_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0.dcp' for cell 'microblaze_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_1_1/microblaze_axi_gpio_1_1.dcp' for cell 'microblaze_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0.dcp' for cell 'microblaze_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0.dcp' for cell 'microblaze_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_0/microblaze_mdm_1_0.dcp' for cell 'microblaze_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/microblaze_microblaze_0_0.dcp' for cell 'microblaze_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_0_100M_0/microblaze_rst_clk_wiz_0_100M_0.dcp' for cell 'microblaze_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_xbar_0/microblaze_xbar_0.dcp' for cell 'microblaze_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_0/microblaze_dlmb_bram_if_cntlr_0.dcp' for cell 'microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_0/microblaze_dlmb_v10_0.dcp' for cell 'microblaze_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_0/microblaze_ilmb_bram_if_cntlr_0.dcp' for cell 'microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_0/microblaze_ilmb_v10_0.dcp' for cell 'microblaze_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_lmb_bram_0/microblaze_lmb_bram_0.dcp' for cell 'microblaze_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/microblaze_microblaze_0_0.xdc] for cell 'microblaze_i/microblaze_0/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/microblaze_microblaze_0_0.xdc] for cell 'microblaze_i/microblaze_0/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0_board.xdc] for cell 'microblaze_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0_board.xdc] for cell 'microblaze_i/clk_wiz_0/inst'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0.xdc] for cell 'microblaze_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2105.469 ; gain = 541.461 ; free physical = 53157 ; free virtual = 58818
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_0_0/microblaze_clk_wiz_0_0.xdc] for cell 'microblaze_i/clk_wiz_0/inst'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_0/microblaze_mdm_1_0.xdc] for cell 'microblaze_i/mdm_1/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_0/microblaze_mdm_1_0.xdc] for cell 'microblaze_i/mdm_1/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_0_100M_0/microblaze_rst_clk_wiz_0_100M_0_board.xdc] for cell 'microblaze_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_0_100M_0/microblaze_rst_clk_wiz_0_100M_0_board.xdc] for cell 'microblaze_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_0_100M_0/microblaze_rst_clk_wiz_0_100M_0.xdc] for cell 'microblaze_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_0_100M_0/microblaze_rst_clk_wiz_0_100M_0.xdc] for cell 'microblaze_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0_board.xdc] for cell 'microblaze_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0_board.xdc] for cell 'microblaze_i/axi_gpio_0/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0.xdc] for cell 'microblaze_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0.xdc] for cell 'microblaze_i/axi_gpio_0/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_1_1/microblaze_axi_gpio_1_1_board.xdc] for cell 'microblaze_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_1_1/microblaze_axi_gpio_1_1_board.xdc] for cell 'microblaze_i/axi_gpio_1/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_1_1/microblaze_axi_gpio_1_1.xdc] for cell 'microblaze_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_gpio_1_1/microblaze_axi_gpio_1_1.xdc] for cell 'microblaze_i/axi_gpio_1/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_board.xdc] for cell 'microblaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_board.xdc] for cell 'microblaze_i/axi_uartlite_0/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0.xdc] for cell 'microblaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0.xdc] for cell 'microblaze_i/axi_uartlite_0/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_0/microblaze_dlmb_v10_0.xdc] for cell 'microblaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_0/microblaze_dlmb_v10_0.xdc] for cell 'microblaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_0/microblaze_ilmb_v10_0.xdc] for cell 'microblaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_0/microblaze_ilmb_v10_0.xdc] for cell 'microblaze_i/microblaze_0_local_memory/ilmb_v10/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'microblaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/manuel/Desktop/Display/Display.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2105.477 ; gain = 916.211 ; free physical = 53176 ; free virtual = 58820
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2169.500 ; gain = 64.023 ; free physical = 53170 ; free virtual = 58815
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 215239852

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2169.500 ; gain = 0.000 ; free physical = 53171 ; free virtual = 58815
INFO: [Opt 31-389] Phase Retarget created 107 cells and removed 172 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 146435e3b

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2169.500 ; gain = 0.000 ; free physical = 53171 ; free virtual = 58815
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 56 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1df303793

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2169.500 ; gain = 0.000 ; free physical = 53171 ; free virtual = 58815
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 667 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1df303793

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2169.500 ; gain = 0.000 ; free physical = 53171 ; free virtual = 58815
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1df303793

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2169.500 ; gain = 0.000 ; free physical = 53171 ; free virtual = 58815
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.500 ; gain = 0.000 ; free physical = 53171 ; free virtual = 58815
Ending Logic Optimization Task | Checksum: 200a5f256

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2169.500 ; gain = 0.000 ; free physical = 53171 ; free virtual = 58815

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.116 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 2aac8acfb

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53144 ; free virtual = 58789
Ending Power Optimization Task | Checksum: 2aac8acfb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2487.840 ; gain = 318.340 ; free physical = 53151 ; free virtual = 58795

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 2755d781a

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53156 ; free virtual = 58801
INFO: [Opt 31-389] Phase Remap created 32 cells and removed 96 cells
Ending Logic Optimization Task | Checksum: 2755d781a

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53156 ; free virtual = 58801
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.840 ; gain = 382.363 ; free physical = 53156 ; free virtual = 58801
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53155 ; free virtual = 58800
INFO: [Common 17-1381] The checkpoint '/home/manuel/Desktop/Display/Display.runs/impl_1/microblaze_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file microblaze_wrapper_drc_opted.rpt -pb microblaze_wrapper_drc_opted.pb -rpx microblaze_wrapper_drc_opted.rpx
Command: report_drc -file microblaze_wrapper_drc_opted.rpt -pb microblaze_wrapper_drc_opted.pb -rpx microblaze_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/manuel/Desktop/Display/Display.runs/impl_1/microblaze_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53146 ; free virtual = 58792
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1db25b6d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53146 ; free virtual = 58792
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53149 ; free virtual = 58795

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1748df2ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53144 ; free virtual = 58791

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 201b74aae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53137 ; free virtual = 58783

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 201b74aae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53137 ; free virtual = 58783
Phase 1 Placer Initialization | Checksum: 201b74aae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53137 ; free virtual = 58783

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: c0ec5d61

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53120 ; free virtual = 58766

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c0ec5d61

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53120 ; free virtual = 58766

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11eac6220

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53119 ; free virtual = 58765

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b6cfcafe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53119 ; free virtual = 58765

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 125212cef

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53119 ; free virtual = 58765

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12d1828ab

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53118 ; free virtual = 58764

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bff290e9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53118 ; free virtual = 58764

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bff290e9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53118 ; free virtual = 58764
Phase 3 Detail Placement | Checksum: 1bff290e9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53118 ; free virtual = 58764

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e97f94d0

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e97f94d0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53121 ; free virtual = 58767
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.569. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 257a3f383

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53121 ; free virtual = 58767
Phase 4.1 Post Commit Optimization | Checksum: 257a3f383

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53121 ; free virtual = 58767

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 257a3f383

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53121 ; free virtual = 58767

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 257a3f383

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53121 ; free virtual = 58767

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2857ae2d0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53121 ; free virtual = 58767
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2857ae2d0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53121 ; free virtual = 58767
Ending Placer Task | Checksum: 1c8eeeb5a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53128 ; free virtual = 58775
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53128 ; free virtual = 58774
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53119 ; free virtual = 58771
INFO: [Common 17-1381] The checkpoint '/home/manuel/Desktop/Display/Display.runs/impl_1/microblaze_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file microblaze_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53122 ; free virtual = 58770
INFO: [runtcl-4] Executing : report_utilization -file microblaze_wrapper_utilization_placed.rpt -pb microblaze_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53127 ; free virtual = 58776
INFO: [runtcl-4] Executing : report_control_sets -verbose -file microblaze_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53128 ; free virtual = 58776
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d4afe5c1 ConstDB: 0 ShapeSum: f43f0599 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: aafdd6bb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53013 ; free virtual = 58661
Post Restoration Checksum: NetGraph: a2c62b48 NumContArr: 837ab73 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: aafdd6bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53013 ; free virtual = 58661

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: aafdd6bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52982 ; free virtual = 58631

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: aafdd6bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52982 ; free virtual = 58631
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19a6071a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52971 ; free virtual = 58619
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.685  | TNS=0.000  | WHS=-0.192 | THS=-37.174|

Phase 2 Router Initialization | Checksum: 12b25debe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52969 ; free virtual = 58618

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1823755a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52966 ; free virtual = 58615

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 385
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.338  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 8f44dbf2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58617
Phase 4 Rip-up And Reroute | Checksum: 8f44dbf2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58617

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e14eeeae

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.338  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: e14eeeae

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58617

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e14eeeae

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58617
Phase 5 Delay and Skew Optimization | Checksum: e14eeeae

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58617

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14d545029

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.338  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: de9ddcb6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58617
Phase 6 Post Hold Fix | Checksum: de9ddcb6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58617

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.45149 %
  Global Horizontal Routing Utilization  = 1.74518 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12177fe12

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58617

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12177fe12

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58616

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d0ca12f6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58616

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.338  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d0ca12f6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52968 ; free virtual = 58616
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53001 ; free virtual = 58650

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 53000 ; free virtual = 58649
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2487.840 ; gain = 0.000 ; free physical = 52990 ; free virtual = 58645
INFO: [Common 17-1381] The checkpoint '/home/manuel/Desktop/Display/Display.runs/impl_1/microblaze_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file microblaze_wrapper_drc_routed.rpt -pb microblaze_wrapper_drc_routed.pb -rpx microblaze_wrapper_drc_routed.rpx
Command: report_drc -file microblaze_wrapper_drc_routed.rpt -pb microblaze_wrapper_drc_routed.pb -rpx microblaze_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/manuel/Desktop/Display/Display.runs/impl_1/microblaze_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file microblaze_wrapper_methodology_drc_routed.rpt -pb microblaze_wrapper_methodology_drc_routed.pb -rpx microblaze_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file microblaze_wrapper_methodology_drc_routed.rpt -pb microblaze_wrapper_methodology_drc_routed.pb -rpx microblaze_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/manuel/Desktop/Display/Display.runs/impl_1/microblaze_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file microblaze_wrapper_power_routed.rpt -pb microblaze_wrapper_power_summary_routed.pb -rpx microblaze_wrapper_power_routed.rpx
Command: report_power -file microblaze_wrapper_power_routed.rpt -pb microblaze_wrapper_power_summary_routed.pb -rpx microblaze_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file microblaze_wrapper_route_status.rpt -pb microblaze_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file microblaze_wrapper_timing_summary_routed.rpt -rpx microblaze_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file microblaze_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file microblaze_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force microblaze_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./microblaze_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2635.352 ; gain = 147.504 ; free physical = 52938 ; free virtual = 58595
INFO: [Common 17-206] Exiting Vivado at Mon Apr 16 19:16:57 2018...
