#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Nov 17 23:11:15 2025
# Process ID         : 15584
# Current directory  : C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/design_1_lab13_matbi_0_0_synth_1
# Command line       : vivado.exe -log design_1_lab13_matbi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lab13_matbi_0_0.tcl
# Log file           : C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/design_1_lab13_matbi_0_0_synth_1/design_1_lab13_matbi_0_0.vds
# Journal file       : C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/design_1_lab13_matbi_0_0_synth_1\vivado.jou
# Running On         : EMBKSM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16866 MB
# Swap memory        : 5637 MB
# Total Virtual      : 22503 MB
# Available Virtual  : 5682 MB
#-----------------------------------------------------------
source design_1_lab13_matbi_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 677.871 ; gain = 234.164
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_lab13_matbi_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1410.391 ; gain = 492.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_lab13_matbi_0_0' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_lab13_matbi_0_0/synth/design_1_lab13_matbi_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'lab13_matbi' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/lab13_matbi.v:21]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXI' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-151] case item 4'b0100 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:313]
WARNING: [Synth 8-151] case item 4'b0101 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:320]
WARNING: [Synth 8-151] case item 4'b0110 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:327]
WARNING: [Synth 8-151] case item 4'b0111 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:334]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:341]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:348]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:355]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:362]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:369]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:383]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:390]
WARNING: [Synth 8-151] case item 4'b0100 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:571]
WARNING: [Synth 8-151] case item 4'b0101 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:572]
WARNING: [Synth 8-151] case item 4'b0110 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:573]
WARNING: [Synth 8-151] case item 4'b0111 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:574]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:575]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:576]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:577]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:578]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:579]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:580]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:581]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:582]
INFO: [Synth 8-226] default block is never used [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:565]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXI' (0#1) [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (0#1) [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'fsm_counter_test' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/fsm_counter_test.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/fsm_counter_test.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/fsm_counter_test.v:84]
INFO: [Synth 8-6155] done synthesizing module 'fsm_counter_test' (0#1) [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/fsm_counter_test.v:26]
INFO: [Synth 8-6157] synthesizing module 'true_sync_dpbram' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/true_sync_dpbram.v:21]
INFO: [Synth 8-6155] done synthesizing module 'true_sync_dpbram' (0#1) [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/true_sync_dpbram.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lab13_matbi' (0#1) [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/lab13_matbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lab13_matbi_0_0' (0#1) [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_lab13_matbi_0_0/synth/design_1_lab13_matbi_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:266]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:267]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:268]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:269]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:270]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:271]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:272]
WARNING: [Synth 8-6014] Unused sequential element slv_rega_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:273]
WARNING: [Synth 8-6014] Unused sequential element slv_regb_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:274]
WARNING: [Synth 8-6014] Unused sequential element slv_regc_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:275]
WARNING: [Synth 8-6014] Unused sequential element slv_regd_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:276]
WARNING: [Synth 8-6014] Unused sequential element slv_rege_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:277]
WARNING: [Synth 8-6014] Unused sequential element slv_regf_reg was removed.  [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ipshared/db45/src/myip_v1_0_S00_AXI.v:278]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1526.469 ; gain = 608.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1526.469 ; gain = 608.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1526.469 ; gain = 608.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1526.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1615.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1615.562 ; gain = 0.031
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1615.562 ; gain = 697.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1615.562 ; gain = 697.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1615.562 ; gain = 697.523
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'fsm_counter_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                   S_RUN |                              010 |                               01
                  S_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'fsm_counter_test'
INFO: [Synth 8-3971] The signal "true_sync_dpbram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1615.562 ; gain = 697.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              16K Bit	(512 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_lab13_matbi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_lab13_matbi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_lab13_matbi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_lab13_matbi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_lab13_matbi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_lab13_matbi_0_0 is either unconnected or has no load
INFO: [Synth 8-3971] The signal "design_1_lab13_matbi_0_0/inst/u_mem0/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1615.562 ; gain = 697.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_lab13_matbi_0_0 | inst/u_mem0/ram_reg | 512 x 32(NO_CHANGE)    | W | R | 512 x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
+-------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1739.734 ; gain = 821.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1740.105 ; gain = 822.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_lab13_matbi_0_0 | inst/u_mem0/ram_reg | 512 x 32(NO_CHANGE)    | W | R | 512 x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
+-------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_mem0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1750.203 ; gain = 832.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1983.723 ; gain = 1065.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1983.723 ; gain = 1065.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1983.723 ; gain = 1065.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1983.723 ; gain = 1065.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1984.707 ; gain = 1066.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1984.707 ; gain = 1066.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    19|
|2     |LUT1     |    31|
|3     |LUT2     |     3|
|4     |LUT3     |    67|
|5     |LUT4     |    21|
|6     |LUT5     |    33|
|7     |LUT6     |    24|
|8     |RAMB36E1 |     1|
|9     |FDCE     |    75|
|10    |FDPE     |     1|
|11    |FDRE     |   110|
|12    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1984.707 ; gain = 1066.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1984.707 ; gain = 977.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1984.707 ; gain = 1066.668
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1984.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1985.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7a3d82f5
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1985.629 ; gain = 1289.945
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1985.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/design_1_lab13_matbi_0_0_synth_1/design_1_lab13_matbi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_lab13_matbi_0_0, cache-ID = 33efa732e73649be
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1985.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/design_1_lab13_matbi_0_0_synth_1/design_1_lab13_matbi_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_lab13_matbi_0_0_utilization_synth.rpt -pb design_1_lab13_matbi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 17 23:13:05 2025...
