@verdi rc file Version 1.0
[FSM.1]
viewport = 0 28 1317 392
DesignName = "DebussyLib"
ModuleName = "SPI_MODULE(@1)#__fsm__0"
InstName = "SPI_MODULE_tb.u_SPI_MODULE.SPI_MODULE(@1):FSM0:219:302:FSM"
IsPartialFSM = FALSE
ViewRatio =   0.167
CenterXY = 8 937
ShowDefaultView = FALSE
UseDetailRTL = FALSE
ShowStateAction = FALSE
ShowTransAction = FALSE
ShowTransCond = FALSE
ShowLinkAlways = FALSE
ShowToolbar = TRUE
ShowMsgLine = TRUE
LargeFont = FALSE
StateAnimation = FALSE
ActiveAnnotation = FALSE
[General]
VerdiVersion = Verdi3_L-2016.06-1
[KeyNote]
Line1 = Automatic Backup 0
[PartialView.0]
Title = "View Trace Driver Result"
Port0 = 2 "SPI_MODULE_tb.u_SPI_MODULE.wfre" 1
Gate0 = "SPI_MODULE_tb.u_SPI_MODULE.SPI_MODULE(@1):FSM0:219:302:FSM" 1500 4500 "CPOL" "wfdout[7:0]" "miso_i" "CPHA" "PCLK" "nREST" "Wrtie_Empty" "clk_en" "bit_cnt[3:0]" "int_tri" "shifreg[7:0]" "csn" "rfwe" "sck_o" "c_state[4:0]" "n_state[4:0]"
globalInfo = "DebussyLib" 0 0 1 0 1 0 0 0 0 0 0
[PartialView.1]
Title = "View Trace Driver Result"
Port0 = 2 "SPI_MODULE_tb.u_SPI_MODULE.write_fifo_sync.wpt[3:0]" 1
Gate0 = "SPI_MODULE_tb.u_SPI_MODULE.SPI_MODULE(@1):FSM0:219:302:FSM" 18500 8500 "CPOL" "wfdout[7:0]" "miso_i" "CPHA" "PCLK" "nREST" "clk_en" "bit_cnt[3:0]" "int_tri" "shifreg[7:0]" "csn" "rfwe" "sck_o" "c_state[4:0]" "n_state[4:0]"
Gate1 = "SPI_MODULE_tb.u_SPI_MODULE.write_fifo_sync.fifo_sync(@1):SigTap2:62:62:Combo" 13000 4250
ConnUp0 = 1 "SPI_MODULE_tb.u_SPI_MODULE.write_fifo_sync.empty" 1 "SPI_MODULE_tb.u_SPI_MODULE.Wrtie_Empty" 15375 4875
Gate2 = "SPI_MODULE_tb.u_SPI_MODULE.write_fifo_sync.fifo_sync(@1):Always3:53:55:Combo" 7500 3500 "I1"
Gate3 = "SPI_MODULE_tb.u_SPI_MODULE.write_fifo_sync.fifo_sync(@1):Always1:31:38:RegCombo" 1500 3500 "CH_wre" "CH_full" "CKR_clk" "SRL_rstn"
globalInfo = "DebussyLib" 1 0 4 0 1 0 0 0 0 0 0
[PropertyTools]
propDetails_rowCount = 0
specifyTimeRange = FALSE byStartTime -1.000000 -1.000000
ignoreCase = FALSE
useRegExp = FALSE
filterProperty = *
filterFsdb = *
filterScope = *
filterFailure = TRUE
filterSuccess = TRUE
filterVacuousSuccess = TRUE
filterIncomplete = TRUE
filterNoAttempt = TRUE
filterNotChecked = TRUE
filterAssert = TRUE
filterAssume = TRUE
filterBoolean = TRUE
filterCover = TRUE
filterEvent = TRUE
filterForbid = TRUE
sortPropertyThreads = categorizeStatus
displayModule = FALSE
displayScope = TRUE
displayFailure = TRUE
displaySuccess = TRUE
displayIncomplete = TRUE
displayStartTime = TRUE
displayEndTime = TRUE
displayStatus = TRUE
displayFsdb = TRUE
displayType = TRUE
syncCursorTime = TRUE
addSelectedProp = FALSE
fsdbStatShowNotChecked = FALSE
propRstSetTab = fsdbStat
saveFsdbStat = TRUE
savePropStat = FALSE
savePropDtl = TRUE
qtEvalShowed = 0
qtStatShowed = 1
qtAnalyzerShowed = 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
powerDumped = 0
[ba]
options = "-incr -clockSkew 0 -loopUnroll 0 -bboxEmptyModule 0 -bboxIgnoreProtected 0 -cellModel 0 -cont_ba_err 0 "
[flowview.0]
sessionFile = /mnt/mydata/spi/sim/vcssim/verdiLog/novas_autosave.ses.flowview.0
viewport = 0 28 1920 389
fontSetting = DEFAULT
[flowview.1]
sessionFile = /mnt/mydata/spi/sim/vcssim/verdiLog/novas_autosave.ses.flowview.1
viewport = 0 28 1920 389
fontSetting = DEFAULT
[hb]
postSimFile = /mnt/mydata/spi/sim/vcssim/spi_top.fsdb
syncTime = 370000
viewport = 0 31 1920 971 597 392 240 898
activeNode = "SPI_MODULE_tb.u_SPI_MODULE"
activeScope = "SPI_MODULE_tb.u_SPI_MODULE"
activeFile = "./../../rtl/SPI_MODULE.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 231
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "SPI_MODULE_tb.u_SPI_MODULE"
Scope2 = "SPI_MODULE_tb"
rangeSelection = 250 250 1 8 1 2
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.sourceTab.1]
scope = SPI_MODULE_tb.u_SPI_MODULE
File = /mnt/mydata/spi/rtl/SPI_MODULE.v
Line = 232
[imp.design1]
dbEnum =  oh
invokeDir = /mnt/mydata/spi/sim/vcssim
design = DebussyLib
hostCommand = hostCommand -f file_path.f -sv
[nMemoryManager]
FsdbFile = /mnt/mydata/spi/sim/vcssim/spi_top.fsdb
UserActionNum = 0
nMemWindowNum = 0
[schematics.0]
viewport = 0 28 1317 392
viewbbox = -14737 3525 27237 14075
design = . "" DebussyLib
schmaticId = 6
partial = True
partialHier = False
partialSessionFile = PartialView.0
display_port_name = False
display_pin_name = False
display_instance_name = False
display_local_net_name = False
display_complete_name = False
display_entity_name = True
display_arch_name = True
display_module_name = True
display_high_contrast = False
display_back_annotation = False
display_back_annotation_in_Line = False
display_param_list = False
auto_fit_select_set = False
pre_select = True
show_full_name = False
display_short_name = True
display_preselect_tip = False
append_view_obj = True
cmdToolbar = True
msgToolbar = True
syncTime = 370000
traceMode = Hierarchical
originate_from = from_trace
full_hier_partial_dis = False
detail_rtl = False
hide_extraneous_bus = False
hierFlatten = False
instrument_cell = False
gcc_level = False
PG_pin = True
power_signal = True
power_domain = True
sdc_annot = False
hier_flatten_view = False
auto_collapse_paths = False
locator = False
align_locator_right = False
all_hier_ports = False
line_up_registers = False
through_net = True
interface_element = True
run-time_interface_element = True
magnifier = False
[schematics.1]
viewport = 0 28 1317 392
viewbbox = -26632 -1662 53632 18512
design = . "" DebussyLib
schmaticId = 9
partial = True
partialHier = False
partialSessionFile = PartialView.1
display_port_name = False
display_pin_name = False
display_instance_name = False
display_local_net_name = False
display_complete_name = False
display_entity_name = True
display_arch_name = True
display_module_name = True
display_high_contrast = False
display_back_annotation = False
display_back_annotation_in_Line = False
display_param_list = False
auto_fit_select_set = False
pre_select = True
show_full_name = False
display_short_name = True
display_preselect_tip = False
append_view_obj = True
cmdToolbar = True
msgToolbar = True
syncTime = 370000
traceMode = Hierarchical
originate_from = from_trace
full_hier_partial_dis = False
detail_rtl = False
hide_extraneous_bus = False
hierFlatten = False
instrument_cell = False
gcc_level = False
PG_pin = True
power_signal = True
power_domain = True
sdc_annot = False
hier_flatten_view = False
auto_collapse_paths = False
locator = False
align_locator_right = False
all_hier_ports = False
line_up_registers = False
through_net = True
interface_element = True
run-time_interface_element = True
magnifier = False
[wave.0]
viewPort = 0 28 1920 389 224 65
SessionFile = /mnt/mydata/spi/sim/vcssim/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = TRUE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSync = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
