Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Sep  2 20:48:32 2023
| Host         : md3hhm5c running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PZG_timing_summary_routed.rpt -pb PZG_timing_summary_routed.pb -rpx PZG_timing_summary_routed.rpx -warn_on_violation
| Design       : PZG
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: r_TOGGLE_1HZ_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.109        0.000                      0                   52        0.263        0.000                      0                   52        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.109        0.000                      0                   52        0.263        0.000                      0                   52        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.704ns (20.672%)  route 2.702ns (79.328%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.721     5.324    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.859     6.638    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  r_CNT_1HZ[25]_i_8/O
                         net (fo=1, routed)           0.940     7.703    r_CNT_1HZ[25]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  r_CNT_1HZ[25]_i_3/O
                         net (fo=26, routed)          0.903     8.729    r_TOGGLE_1HZ
    SLICE_X0Y93          FDRE                                         r  r_CNT_1HZ_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  r_CNT_1HZ_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429    14.838    r_CNT_1HZ_reg[25]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.704ns (21.548%)  route 2.563ns (78.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.721     5.324    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.859     6.638    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  r_CNT_1HZ[25]_i_8/O
                         net (fo=1, routed)           0.940     7.703    r_CNT_1HZ[25]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  r_CNT_1HZ[25]_i_3/O
                         net (fo=26, routed)          0.764     8.591    r_TOGGLE_1HZ
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[21]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    r_CNT_1HZ_reg[21]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.704ns (21.548%)  route 2.563ns (78.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.721     5.324    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.859     6.638    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  r_CNT_1HZ[25]_i_8/O
                         net (fo=1, routed)           0.940     7.703    r_CNT_1HZ[25]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  r_CNT_1HZ[25]_i_3/O
                         net (fo=26, routed)          0.764     8.591    r_TOGGLE_1HZ
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[22]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    r_CNT_1HZ_reg[22]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.704ns (21.548%)  route 2.563ns (78.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.721     5.324    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.859     6.638    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  r_CNT_1HZ[25]_i_8/O
                         net (fo=1, routed)           0.940     7.703    r_CNT_1HZ[25]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  r_CNT_1HZ[25]_i_3/O
                         net (fo=26, routed)          0.764     8.591    r_TOGGLE_1HZ
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[23]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    r_CNT_1HZ_reg[23]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.704ns (21.548%)  route 2.563ns (78.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.721     5.324    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.859     6.638    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  r_CNT_1HZ[25]_i_8/O
                         net (fo=1, routed)           0.940     7.703    r_CNT_1HZ[25]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  r_CNT_1HZ[25]_i_3/O
                         net (fo=26, routed)          0.764     8.591    r_TOGGLE_1HZ
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[24]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    r_CNT_1HZ_reg[24]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.704ns (21.661%)  route 2.546ns (78.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.721     5.324    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.859     6.638    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  r_CNT_1HZ[25]_i_8/O
                         net (fo=1, routed)           0.940     7.703    r_CNT_1HZ[25]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  r_CNT_1HZ[25]_i_3/O
                         net (fo=26, routed)          0.747     8.574    r_TOGGLE_1HZ
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    r_CNT_1HZ_reg[10]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.704ns (21.661%)  route 2.546ns (78.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.721     5.324    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.859     6.638    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  r_CNT_1HZ[25]_i_8/O
                         net (fo=1, routed)           0.940     7.703    r_CNT_1HZ[25]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  r_CNT_1HZ[25]_i_3/O
                         net (fo=26, routed)          0.747     8.574    r_TOGGLE_1HZ
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    r_CNT_1HZ_reg[11]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.704ns (21.661%)  route 2.546ns (78.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.721     5.324    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.859     6.638    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  r_CNT_1HZ[25]_i_8/O
                         net (fo=1, routed)           0.940     7.703    r_CNT_1HZ[25]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  r_CNT_1HZ[25]_i_3/O
                         net (fo=26, routed)          0.747     8.574    r_TOGGLE_1HZ
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[12]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    r_CNT_1HZ_reg[12]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.704ns (21.661%)  route 2.546ns (78.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.721     5.324    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.859     6.638    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  r_CNT_1HZ[25]_i_8/O
                         net (fo=1, routed)           0.940     7.703    r_CNT_1HZ[25]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  r_CNT_1HZ[25]_i_3/O
                         net (fo=26, routed)          0.747     8.574    r_TOGGLE_1HZ
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[9]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    r_CNT_1HZ_reg[9]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.208%)  route 2.466ns (77.792%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.721     5.324    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.859     6.638    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  r_CNT_1HZ[25]_i_8/O
                         net (fo=1, routed)           0.940     7.703    r_CNT_1HZ[25]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  r_CNT_1HZ[25]_i_3/O
                         net (fo=26, routed)          0.667     8.494    r_TOGGLE_1HZ
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601    15.024    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[1]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.429    14.859    r_CNT_1HZ_reg[1]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r_CNT_1HZ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.601     1.520    i_CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  r_CNT_1HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  r_CNT_1HZ_reg[0]/Q
                         net (fo=3, routed)           0.168     1.830    r_CNT_1HZ_reg_n_0_[0]
    SLICE_X1Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  r_CNT_1HZ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    r_CNT_1HZ[0]
    SLICE_X1Y87          FDRE                                         r  r_CNT_1HZ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.873     2.038    i_CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  r_CNT_1HZ_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091     1.611    r_CNT_1HZ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r_TOGGLE_1HZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TOGGLE_1HZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.521    i_CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  r_TOGGLE_1HZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  r_TOGGLE_1HZ_reg/Q
                         net (fo=8, routed)           0.168     1.831    r_TOGGLE_1HZ_reg_n_0
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.876 r  r_TOGGLE_1HZ_i_1/O
                         net (fo=1, routed)           0.000     1.876    r_TOGGLE_1HZ_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  r_TOGGLE_1HZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    i_CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  r_TOGGLE_1HZ_reg/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.612    r_TOGGLE_1HZ_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r_CNT_1HZ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.521    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  r_CNT_1HZ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  r_CNT_1HZ_reg[7]/Q
                         net (fo=2, routed)           0.133     1.795    r_CNT_1HZ_reg_n_0_[7]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  r_CNT_1HZ_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    data0[7]
    SLICE_X0Y88          FDRE                                         r  r_CNT_1HZ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  r_CNT_1HZ_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    r_CNT_1HZ_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r_CNT_1HZ_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  r_CNT_1HZ_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  r_CNT_1HZ_reg[15]/Q
                         net (fo=2, routed)           0.133     1.796    r_CNT_1HZ_reg_n_0_[15]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  r_CNT_1HZ_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    data0[15]
    SLICE_X0Y90          FDRE                                         r  r_CNT_1HZ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  r_CNT_1HZ_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    r_CNT_1HZ_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r_CNT_1HZ_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  r_CNT_1HZ_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  r_CNT_1HZ_reg[19]/Q
                         net (fo=2, routed)           0.133     1.796    r_CNT_1HZ_reg_n_0_[19]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  r_CNT_1HZ_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    data0[19]
    SLICE_X0Y91          FDRE                                         r  r_CNT_1HZ_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  r_CNT_1HZ_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    r_CNT_1HZ_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r_CNT_1HZ_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  r_CNT_1HZ_reg[23]/Q
                         net (fo=2, routed)           0.133     1.796    r_CNT_1HZ_reg_n_0_[23]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  r_CNT_1HZ_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    data0[23]
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  r_CNT_1HZ_reg[23]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    r_CNT_1HZ_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r_CNT_1HZ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.521    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  r_CNT_1HZ_reg[11]/Q
                         net (fo=2, routed)           0.133     1.795    r_CNT_1HZ_reg_n_0_[11]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  r_CNT_1HZ_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    data0[11]
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    r_CNT_1HZ_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r_CNT_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.601     1.520    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  r_CNT_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.133     1.794    r_CNT_1HZ_reg_n_0_[3]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  r_CNT_1HZ_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    data0[3]
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.873     2.038    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  r_CNT_1HZ_reg[3]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    r_CNT_1HZ_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 r_CNT_1HZ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.521    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  r_CNT_1HZ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  r_CNT_1HZ_reg[7]/Q
                         net (fo=2, routed)           0.133     1.795    r_CNT_1HZ_reg_n_0_[7]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.939 r  r_CNT_1HZ_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    data0[8]
    SLICE_X0Y88          FDRE                                         r  r_CNT_1HZ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  r_CNT_1HZ_reg[8]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    r_CNT_1HZ_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 r_CNT_1HZ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CNT_1HZ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.521    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  r_CNT_1HZ_reg[11]/Q
                         net (fo=2, routed)           0.133     1.795    r_CNT_1HZ_reg_n_0_[11]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.939 r  r_CNT_1HZ_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    data0[12]
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  r_CNT_1HZ_reg[12]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    r_CNT_1HZ_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     r_CNT_1HZ_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     r_CNT_1HZ_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     r_CNT_1HZ_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     r_CNT_1HZ_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     r_CNT_1HZ_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     r_CNT_1HZ_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     r_CNT_1HZ_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     r_CNT_1HZ_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     r_CNT_1HZ_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     r_CNT_1HZ_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     r_CNT_1HZ_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     r_CNT_1HZ_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     r_CNT_1HZ_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     r_CNT_1HZ_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     r_CNT_1HZ_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     r_CNT_1HZ_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     r_CNT_1HZ_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     r_CNT_1HZ_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PZG/PZG_SGA[2].coeff/FF1/o_Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 4.009ns (62.784%)  route 2.376ns (37.216%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg_lopt_replica/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.376     2.832    lopt_1
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.385 r  o_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.385    o_LED[2]
    J13                                                               r  o_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PZG/PZG_SGA[1].coeff/FF1/o_Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 3.991ns (65.785%)  route 2.076ns (34.215%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg_lopt_replica/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.076     2.532    lopt
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.067 r  o_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.067    o_LED[1]
    K15                                                               r  o_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PZG/PZG_SGA[3].coeff/FF1/o_Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.034ns  (logic 4.143ns (68.654%)  route 1.891ns (31.346%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[3].coeff/FF1/o_Q_reg_lopt_replica/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  PZG/PZG_SGA[3].coeff/FF1/o_Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.891     2.310    lopt_2
    N14                  OBUF (Prop_obuf_I_O)         3.724     6.034 r  o_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.034    o_LED[3]
    N14                                                               r  o_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 4.146ns (70.547%)  route 1.731ns (29.453%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/Q
                         net (fo=3, routed)           1.731     2.150    o_LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.727     5.877 r  o_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.877    o_LED[4]
    R18                                                               r  o_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_BTNC
                            (input port)
  Destination:            PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.848ns  (logic 1.477ns (51.843%)  route 1.372ns (48.157%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_BTNC (IN)
                         net (fo=0)                   0.000     0.000    i_BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_BTNC_IBUF_inst/O
                         net (fo=7, routed)           1.372     2.848    PZG/PZG_SGA[1].coeff/FF1/i_BTNC_IBUF
    SLICE_X1Y89          FDCE                                         f  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_BTNC
                            (input port)
  Destination:            PZG/PZG_SGA[1].coeff/FF1/o_Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.848ns  (logic 1.477ns (51.843%)  route 1.372ns (48.157%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_BTNC (IN)
                         net (fo=0)                   0.000     0.000    i_BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_BTNC_IBUF_inst/O
                         net (fo=7, routed)           1.372     2.848    PZG/PZG_SGA[1].coeff/FF1/i_BTNC_IBUF
    SLICE_X1Y89          FDCE                                         f  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_BTNC
                            (input port)
  Destination:            PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.848ns  (logic 1.477ns (51.843%)  route 1.372ns (48.157%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_BTNC (IN)
                         net (fo=0)                   0.000     0.000    i_BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_BTNC_IBUF_inst/O
                         net (fo=7, routed)           1.372     2.848    PZG/PZG_SGA[2].coeff/FF1/i_BTNC_IBUF
    SLICE_X1Y89          FDCE                                         f  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_BTNC
                            (input port)
  Destination:            PZG/PZG_SGA[2].coeff/FF1/o_Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.848ns  (logic 1.477ns (51.843%)  route 1.372ns (48.157%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_BTNC (IN)
                         net (fo=0)                   0.000     0.000    i_BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_BTNC_IBUF_inst/O
                         net (fo=7, routed)           1.372     2.848    PZG/PZG_SGA[2].coeff/FF1/i_BTNC_IBUF
    SLICE_X1Y89          FDCE                                         f  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_BTNC
                            (input port)
  Destination:            PZG/PZG_SGA[3].coeff/FF1/o_Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.848ns  (logic 1.477ns (51.843%)  route 1.372ns (48.157%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_BTNC (IN)
                         net (fo=0)                   0.000     0.000    i_BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_BTNC_IBUF_inst/O
                         net (fo=7, routed)           1.372     2.848    PZG/PZG_SGA[3].coeff/FF1/i_BTNC_IBUF
    SLICE_X1Y89          FDCE                                         f  PZG/PZG_SGA[3].coeff/FF1/o_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_BTNC
                            (input port)
  Destination:            PZG/PZG_SGA[3].coeff/FF1/o_Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.848ns  (logic 1.477ns (51.843%)  route 1.372ns (48.157%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_BTNC (IN)
                         net (fo=0)                   0.000     0.000    i_BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_BTNC_IBUF_inst/O
                         net (fo=7, routed)           1.372     2.848    PZG/PZG_SGA[3].coeff/FF1/i_BTNC_IBUF
    SLICE_X1Y89          FDCE                                         f  PZG/PZG_SGA[3].coeff/FF1/o_Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PZG/PZG_SGA[3].coeff/FF1/o_Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/Q
                         net (fo=2, routed)           0.068     0.209    PZG/PZG_SGA[3].coeff/FF1/o_Q_reg_0[0]
    SLICE_X1Y89          FDCE                                         r  PZG/PZG_SGA[3].coeff/FF1/o_Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.226ns (59.072%)  route 0.157ns (40.928%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/Q
                         net (fo=3, routed)           0.157     0.285    PZG/PZG_SGA[4].coeff/FF1/o_LED_OBUF[0]
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.098     0.383 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_i_1__0/O
                         net (fo=2, routed)           0.000     0.383    PZG/PZG_SGA[1].coeff/FF1/i_D
    SLICE_X1Y89          FDCE                                         r  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PZG/PZG_SGA[1].coeff/FF1/o_Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.226ns (48.613%)  route 0.239ns (51.387%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/Q
                         net (fo=3, routed)           0.157     0.285    PZG/PZG_SGA[4].coeff/FF1/o_LED_OBUF[0]
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.098     0.383 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_i_1__0/O
                         net (fo=2, routed)           0.082     0.465    PZG/PZG_SGA[1].coeff/FF1/i_D
    SLICE_X1Y89          FDCE                                         r  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.141ns (29.588%)  route 0.336ns (70.412%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/Q
                         net (fo=2, routed)           0.336     0.477    PZG/PZG_SGA[2].coeff/FF1/o_Q_reg_0[0]
    SLICE_X1Y89          FDCE                                         r  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PZG/PZG_SGA[2].coeff/FF1/o_Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.141ns (29.403%)  route 0.339ns (70.597%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/Q
                         net (fo=2, routed)           0.339     0.480    PZG/PZG_SGA[2].coeff/FF1/o_Q_reg_0[0]
    SLICE_X1Y89          FDCE                                         r  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PZG/PZG_SGA[3].coeff/FF1/o_Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.141ns (27.151%)  route 0.378ns (72.849%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/Q
                         net (fo=2, routed)           0.378     0.519    PZG/PZG_SGA[3].coeff/FF1/o_Q_reg_0[0]
    SLICE_X1Y89          FDCE                                         r  PZG/PZG_SGA[3].coeff/FF1/o_Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.227ns (31.660%)  route 0.490ns (68.340%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/Q
                         net (fo=3, routed)           0.157     0.285    PZG/PZG_SGA[4].coeff/FF1/o_LED_OBUF[0]
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.099     0.384 r  PZG/PZG_SGA[4].coeff/FF1/o_Q_i_1/O
                         net (fo=1, routed)           0.333     0.717    PZG/PZG_SGA[4].coeff/FF1/i_D_0
    SLICE_X1Y89          FDCE                                         r  PZG/PZG_SGA[4].coeff/FF1/o_Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_BTNC
                            (input port)
  Destination:            PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.244ns (31.461%)  route 0.533ns (68.539%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_BTNC (IN)
                         net (fo=0)                   0.000     0.000    i_BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  i_BTNC_IBUF_inst/O
                         net (fo=7, routed)           0.533     0.777    PZG/PZG_SGA[1].coeff/FF1/i_BTNC_IBUF
    SLICE_X1Y89          FDCE                                         f  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_BTNC
                            (input port)
  Destination:            PZG/PZG_SGA[1].coeff/FF1/o_Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.244ns (31.461%)  route 0.533ns (68.539%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_BTNC (IN)
                         net (fo=0)                   0.000     0.000    i_BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  i_BTNC_IBUF_inst/O
                         net (fo=7, routed)           0.533     0.777    PZG/PZG_SGA[1].coeff/FF1/i_BTNC_IBUF
    SLICE_X1Y89          FDCE                                         f  PZG/PZG_SGA[1].coeff/FF1/o_Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_BTNC
                            (input port)
  Destination:            PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.244ns (31.461%)  route 0.533ns (68.539%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_BTNC (IN)
                         net (fo=0)                   0.000     0.000    i_BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  i_BTNC_IBUF_inst/O
                         net (fo=7, routed)           0.533     0.777    PZG/PZG_SGA[2].coeff/FF1/i_BTNC_IBUF
    SLICE_X1Y89          FDCE                                         f  PZG/PZG_SGA[2].coeff/FF1/o_Q_reg/CLR
  -------------------------------------------------------------------    -------------------





