#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 10 14:48:22 2023
# Process ID: 17640
# Current directory: /home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.runs/synth_1/top.vds
# Journal file: /home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17653 
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1384.137 ; gain = 0.000 ; free physical = 1203 ; free virtual = 8733
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/new/uart_top.v:1]
	Parameter Num_words bound to: 28 - type: integer 
	Parameter steganography_keybit_length bound to: 224 - type: integer 
	Parameter key_address_bitlength bound to: 5 - type: integer 
	Parameter FSM_state_N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:14]
	Parameter CLKS_PER_BIT bound to: 103 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:14]
WARNING: [Synth 8-3848] Net TxD in module/entity top does not have driver. [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/new/uart_top.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/new/uart_top.v:1]
WARNING: [Synth 8-3331] design top has unconnected port TxD
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1395.059 ; gain = 10.922 ; free physical = 1221 ; free virtual = 8751
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1395.059 ; gain = 10.922 ; free physical = 1221 ; free virtual = 8752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1395.059 ; gain = 10.922 ; free physical = 1221 ; free virtual = 8752
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/constrs_1/imports/Lab1_Test/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/constrs_1/imports/Lab1_Test/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/constrs_1/imports/Lab1_Test/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1749.473 ; gain = 0.000 ; free physical = 969 ; free virtual = 8499
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1749.473 ; gain = 0.000 ; free physical = 970 ; free virtual = 8500
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1749.473 ; gain = 0.000 ; free physical = 970 ; free virtual = 8500
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1749.473 ; gain = 0.000 ; free physical = 970 ; free virtual = 8500
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1749.473 ; gain = 365.336 ; free physical = 1046 ; free virtual = 8577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1749.473 ; gain = 365.336 ; free physical = 1046 ; free virtual = 8577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1749.473 ; gain = 365.336 ; free physical = 1048 ; free virtual = 8579
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "r_Bit_Index0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_storage_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FSM_output" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'key_storage_reg_reg' [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.srcs/sources_1/new/uart_top.v:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1749.473 ; gain = 365.336 ; free physical = 1040 ; free virtual = 8571
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 30    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   9 Input      1 Bit        Muxes := 3     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_output" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design top has unconnected port TxD
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ip_stream_valid_reg)
INFO: [Synth 8-3886] merging instance 'led_reg[3]' (FDRE) to 'led_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[4] )
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[199]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[198]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[197]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[196]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[195]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[194]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[193]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[192]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[191]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[190]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[189]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[188]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[187]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[186]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[185]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[184]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[183]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[182]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[181]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[180]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[179]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[178]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[177]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[176]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[175]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[174]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[173]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[172]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[171]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[170]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[169]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[168]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[167]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[166]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[165]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[164]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[163]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[162]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[161]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[160]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[159]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[158]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[157]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[156]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[155]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[154]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[153]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[152]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[151]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[150]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[149]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[148]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[147]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[146]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[145]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[144]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[143]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[142]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[141]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[140]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[139]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[138]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[137]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[136]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[135]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[134]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[133]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[132]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[131]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[130]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[129]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[128]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[127]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[126]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[125]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[124]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[123]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[122]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[121]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[120]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[119]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[118]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[117]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[116]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[115]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[114]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[113]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[112]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[111]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[110]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[109]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[108]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[107]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[106]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[105]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[104]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[103]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[102]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[101]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[100]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.473 ; gain = 365.336 ; free physical = 1017 ; free virtual = 8550
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1749.473 ; gain = 365.336 ; free physical = 897 ; free virtual = 8430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1757.176 ; gain = 373.039 ; free physical = 844 ; free virtual = 8377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1773.191 ; gain = 389.055 ; free physical = 843 ; free virtual = 8376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1773.191 ; gain = 389.055 ; free physical = 845 ; free virtual = 8377
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1773.191 ; gain = 389.055 ; free physical = 845 ; free virtual = 8377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1773.191 ; gain = 389.055 ; free physical = 845 ; free virtual = 8377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1773.191 ; gain = 389.055 ; free physical = 845 ; free virtual = 8377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1773.191 ; gain = 389.055 ; free physical = 845 ; free virtual = 8377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1773.191 ; gain = 389.055 ; free physical = 845 ; free virtual = 8377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     1|
|3     |LUT2  |     9|
|4     |LUT3  |    31|
|5     |LUT4  |     8|
|6     |LUT5  |    22|
|7     |LUT6  |    72|
|8     |FDRE  |   159|
|9     |FDSE  |     8|
|10    |LD    |    56|
|11    |IBUF  |     3|
|12    |OBUF  |     5|
|13    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   377|
|2     |  R1     |uart_rx |    94|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1773.191 ; gain = 389.055 ; free physical = 845 ; free virtual = 8377
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 171 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1773.191 ; gain = 34.641 ; free physical = 900 ; free virtual = 8433
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1773.199 ; gain = 389.055 ; free physical = 900 ; free virtual = 8433
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.207 ; gain = 0.000 ; free physical = 847 ; free virtual = 8380
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LD => LDCE: 56 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1805.207 ; gain = 421.148 ; free physical = 934 ; free virtual = 8467
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.207 ; gain = 0.000 ; free physical = 934 ; free virtual = 8467
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_4Steganography/vivado_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 14:48:50 2023...
