

================================================================
== Vitis HLS Report for 'push_tensor1d'
================================================================
* Date:           Thu Oct  2 22:23:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.846 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       96|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       35|     -|
|Register             |        -|      -|       16|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       16|      149|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U1419  |sparsemux_17_3_32_1_1  |        0|   0|  0|  96|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  96|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_199_p2         |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_205_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  18|          22|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |  16|          2|   10|         20|
    |i_fu_76                  |  16|          2|   10|         20|
    |x_strm_blk_n             |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  35|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_76                  |  10|   0|   10|          0|
    |trunc_ln12_reg_332       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  push_tensor1d|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  push_tensor1d|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  push_tensor1d|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  push_tensor1d|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  push_tensor1d|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  push_tensor1d|  return value|
|x_strm_din             |  out|   32|     ap_fifo|         x_strm|       pointer|
|x_strm_full_n          |   in|    1|     ap_fifo|         x_strm|       pointer|
|x_strm_write           |  out|    1|     ap_fifo|         x_strm|       pointer|
|ffn_input_address0     |  out|    7|   ap_memory|      ffn_input|         array|
|ffn_input_ce0          |  out|    1|   ap_memory|      ffn_input|         array|
|ffn_input_q0           |   in|   32|   ap_memory|      ffn_input|         array|
|ffn_input_44_address0  |  out|    7|   ap_memory|   ffn_input_44|         array|
|ffn_input_44_ce0       |  out|    1|   ap_memory|   ffn_input_44|         array|
|ffn_input_44_q0        |   in|   32|   ap_memory|   ffn_input_44|         array|
|ffn_input_45_address0  |  out|    7|   ap_memory|   ffn_input_45|         array|
|ffn_input_45_ce0       |  out|    1|   ap_memory|   ffn_input_45|         array|
|ffn_input_45_q0        |   in|   32|   ap_memory|   ffn_input_45|         array|
|ffn_input_46_address0  |  out|    7|   ap_memory|   ffn_input_46|         array|
|ffn_input_46_ce0       |  out|    1|   ap_memory|   ffn_input_46|         array|
|ffn_input_46_q0        |   in|   32|   ap_memory|   ffn_input_46|         array|
|ffn_input_47_address0  |  out|    7|   ap_memory|   ffn_input_47|         array|
|ffn_input_47_ce0       |  out|    1|   ap_memory|   ffn_input_47|         array|
|ffn_input_47_q0        |   in|   32|   ap_memory|   ffn_input_47|         array|
|ffn_input_48_address0  |  out|    7|   ap_memory|   ffn_input_48|         array|
|ffn_input_48_ce0       |  out|    1|   ap_memory|   ffn_input_48|         array|
|ffn_input_48_q0        |   in|   32|   ap_memory|   ffn_input_48|         array|
|ffn_input_49_address0  |  out|    7|   ap_memory|   ffn_input_49|         array|
|ffn_input_49_ce0       |  out|    1|   ap_memory|   ffn_input_49|         array|
|ffn_input_49_q0        |   in|   32|   ap_memory|   ffn_input_49|         array|
|ffn_input_50_address0  |  out|    7|   ap_memory|   ffn_input_50|         array|
|ffn_input_50_ce0       |  out|    1|   ap_memory|   ffn_input_50|         array|
|ffn_input_50_q0        |   in|   32|   ap_memory|   ffn_input_50|         array|
+-----------------------+-----+-----+------------+---------------+--------------+

