Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Apr 11 16:28:25 2023
| Host         : JingDevice running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file waterfall_light_timing_summary_routed.rpt -pb waterfall_light_timing_summary_routed.pb -rpx waterfall_light_timing_summary_routed.rpx -warn_on_violation
| Design       : waterfall_light
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     65          
LUTAR-1    Warning           LUT drives async reset alert    64          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (353)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (162)
5. checking no_input_delay (10)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (353)
--------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: clk_100M (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: speed[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: speed[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: speed[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: speed[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: speed[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: speed[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: speed[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: speed[7] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (162)
--------------------------------------------------
 There are 162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  163          inf        0.000                      0                  163           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speed[2]
                            (input port)
  Destination:            cnt_reg[25]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 4.031ns (43.524%)  route 5.231ns (56.476%))
  Logic Levels:           8  (DSP48E1=1 IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  speed[2] (IN)
                         net (fo=0)                   0.000     0.000    speed[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  speed_IBUF[2]_inst/O
                         net (fo=1, routed)           1.051     1.791    speed_IBUF[2]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[2]_P[20])
                                                      2.607     4.398 f  cnt1/P[20]
                         net (fo=3, routed)           0.722     5.120    cnt1_n_85
    SLICE_X6Y155         LUT2 (Prop_lut2_I0_O)        0.043     5.163 r  cnt_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.355     5.518    cnt_reg[20]_LDC_i_2_n_0
    SLICE_X8Y155         LDCE (SetClr_ldce_CLR_Q)     0.469     5.987 f  cnt_reg[20]_LDC/Q
                         net (fo=2, routed)           0.749     6.735    cnt_reg[20]_LDC_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.778 r  cnt[31]_C_i_12/O
                         net (fo=1, routed)           0.363     7.141    cnt[31]_C_i_12_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I0_O)        0.043     7.184 r  cnt[31]_C_i_7/O
                         net (fo=2, routed)           0.584     7.769    cnt[31]_C_i_7_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  cnt[31]_C_i_3/O
                         net (fo=32, routed)          0.916     8.727    cnt[31]_C_i_3_n_0
    SLICE_X7Y158         LUT3 (Prop_lut3_I1_O)        0.043     8.770 r  cnt[25]_C_i_1/O
                         net (fo=2, routed)           0.492     9.262    p_2_in[25]
    SLICE_X2Y158         FDPE                                         r  cnt_reg[25]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speed[2]
                            (input port)
  Destination:            led_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.168ns  (logic 4.039ns (44.059%)  route 5.129ns (55.941%))
  Logic Levels:           8  (DSP48E1=1 IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  speed[2] (IN)
                         net (fo=0)                   0.000     0.000    speed[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  speed_IBUF[2]_inst/O
                         net (fo=1, routed)           1.051     1.791    speed_IBUF[2]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[2]_P[20])
                                                      2.607     4.398 f  cnt1/P[20]
                         net (fo=3, routed)           0.722     5.120    cnt1_n_85
    SLICE_X6Y155         LUT2 (Prop_lut2_I0_O)        0.043     5.163 r  cnt_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.355     5.518    cnt_reg[20]_LDC_i_2_n_0
    SLICE_X8Y155         LDCE (SetClr_ldce_CLR_Q)     0.469     5.987 f  cnt_reg[20]_LDC/Q
                         net (fo=2, routed)           0.749     6.735    cnt_reg[20]_LDC_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.778 r  cnt[31]_C_i_12/O
                         net (fo=1, routed)           0.363     7.141    cnt[31]_C_i_12_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I0_O)        0.043     7.184 r  cnt[31]_C_i_7/O
                         net (fo=2, routed)           0.584     7.769    cnt[31]_C_i_7_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  cnt[31]_C_i_3/O
                         net (fo=32, routed)          1.004     8.816    cnt[31]_C_i_3_n_0
    SLICE_X1Y159         LUT3 (Prop_lut3_I0_O)        0.051     8.867 r  led_i_1/O
                         net (fo=1, routed)           0.301     9.168    led_i_1_n_0
    SLICE_X1Y158         FDCE                                         r  led_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speed[2]
                            (input port)
  Destination:            cnt_reg[30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.134ns  (logic 4.039ns (44.221%)  route 5.095ns (55.779%))
  Logic Levels:           8  (DSP48E1=1 IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  speed[2] (IN)
                         net (fo=0)                   0.000     0.000    speed[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  speed_IBUF[2]_inst/O
                         net (fo=1, routed)           1.051     1.791    speed_IBUF[2]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[2]_P[20])
                                                      2.607     4.398 f  cnt1/P[20]
                         net (fo=3, routed)           0.722     5.120    cnt1_n_85
    SLICE_X6Y155         LUT2 (Prop_lut2_I0_O)        0.043     5.163 r  cnt_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.355     5.518    cnt_reg[20]_LDC_i_2_n_0
    SLICE_X8Y155         LDCE (SetClr_ldce_CLR_Q)     0.469     5.987 f  cnt_reg[20]_LDC/Q
                         net (fo=2, routed)           0.749     6.735    cnt_reg[20]_LDC_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.778 r  cnt[31]_C_i_12/O
                         net (fo=1, routed)           0.363     7.141    cnt[31]_C_i_12_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I0_O)        0.043     7.184 r  cnt[31]_C_i_7/O
                         net (fo=2, routed)           0.584     7.769    cnt[31]_C_i_7_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  cnt[31]_C_i_3/O
                         net (fo=32, routed)          0.911     8.723    cnt[31]_C_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.051     8.774 r  cnt[30]_C_i_1/O
                         net (fo=2, routed)           0.361     9.134    p_2_in[30]
    SLICE_X7Y162         FDCE                                         r  cnt_reg[30]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speed[2]
                            (input port)
  Destination:            cnt_reg[23]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.078ns  (logic 4.031ns (44.406%)  route 5.047ns (55.594%))
  Logic Levels:           8  (DSP48E1=1 IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  speed[2] (IN)
                         net (fo=0)                   0.000     0.000    speed[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  speed_IBUF[2]_inst/O
                         net (fo=1, routed)           1.051     1.791    speed_IBUF[2]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[2]_P[20])
                                                      2.607     4.398 f  cnt1/P[20]
                         net (fo=3, routed)           0.722     5.120    cnt1_n_85
    SLICE_X6Y155         LUT2 (Prop_lut2_I0_O)        0.043     5.163 r  cnt_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.355     5.518    cnt_reg[20]_LDC_i_2_n_0
    SLICE_X8Y155         LDCE (SetClr_ldce_CLR_Q)     0.469     5.987 f  cnt_reg[20]_LDC/Q
                         net (fo=2, routed)           0.749     6.735    cnt_reg[20]_LDC_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.778 r  cnt[31]_C_i_12/O
                         net (fo=1, routed)           0.363     7.141    cnt[31]_C_i_12_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I0_O)        0.043     7.184 r  cnt[31]_C_i_7/O
                         net (fo=2, routed)           0.584     7.769    cnt[31]_C_i_7_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  cnt[31]_C_i_3/O
                         net (fo=32, routed)          0.831     8.642    cnt[31]_C_i_3_n_0
    SLICE_X6Y157         LUT3 (Prop_lut3_I1_O)        0.043     8.685 r  cnt[23]_C_i_1/O
                         net (fo=2, routed)           0.393     9.078    p_2_in[23]
    SLICE_X7Y156         FDPE                                         r  cnt_reg[23]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speed[2]
                            (input port)
  Destination:            cnt_reg[22]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.077ns  (logic 4.039ns (44.498%)  route 5.038ns (55.502%))
  Logic Levels:           8  (DSP48E1=1 IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  speed[2] (IN)
                         net (fo=0)                   0.000     0.000    speed[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  speed_IBUF[2]_inst/O
                         net (fo=1, routed)           1.051     1.791    speed_IBUF[2]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[2]_P[20])
                                                      2.607     4.398 f  cnt1/P[20]
                         net (fo=3, routed)           0.722     5.120    cnt1_n_85
    SLICE_X6Y155         LUT2 (Prop_lut2_I0_O)        0.043     5.163 r  cnt_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.355     5.518    cnt_reg[20]_LDC_i_2_n_0
    SLICE_X8Y155         LDCE (SetClr_ldce_CLR_Q)     0.469     5.987 f  cnt_reg[20]_LDC/Q
                         net (fo=2, routed)           0.749     6.735    cnt_reg[20]_LDC_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.778 r  cnt[31]_C_i_12/O
                         net (fo=1, routed)           0.363     7.141    cnt[31]_C_i_12_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I0_O)        0.043     7.184 r  cnt[31]_C_i_7/O
                         net (fo=2, routed)           0.584     7.769    cnt[31]_C_i_7_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  cnt[31]_C_i_3/O
                         net (fo=32, routed)          0.723     8.534    cnt[31]_C_i_3_n_0
    SLICE_X6Y157         LUT3 (Prop_lut3_I1_O)        0.051     8.585 r  cnt[22]_C_i_1/O
                         net (fo=2, routed)           0.492     9.077    p_2_in[22]
    SLICE_X6Y161         FDPE                                         r  cnt_reg[22]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speed[2]
                            (input port)
  Destination:            cnt_reg[25]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.066ns  (logic 4.031ns (44.463%)  route 5.035ns (55.537%))
  Logic Levels:           8  (DSP48E1=1 IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  speed[2] (IN)
                         net (fo=0)                   0.000     0.000    speed[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  speed_IBUF[2]_inst/O
                         net (fo=1, routed)           1.051     1.791    speed_IBUF[2]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[2]_P[20])
                                                      2.607     4.398 f  cnt1/P[20]
                         net (fo=3, routed)           0.722     5.120    cnt1_n_85
    SLICE_X6Y155         LUT2 (Prop_lut2_I0_O)        0.043     5.163 r  cnt_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.355     5.518    cnt_reg[20]_LDC_i_2_n_0
    SLICE_X8Y155         LDCE (SetClr_ldce_CLR_Q)     0.469     5.987 f  cnt_reg[20]_LDC/Q
                         net (fo=2, routed)           0.749     6.735    cnt_reg[20]_LDC_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.778 r  cnt[31]_C_i_12/O
                         net (fo=1, routed)           0.363     7.141    cnt[31]_C_i_12_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I0_O)        0.043     7.184 r  cnt[31]_C_i_7/O
                         net (fo=2, routed)           0.584     7.769    cnt[31]_C_i_7_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  cnt[31]_C_i_3/O
                         net (fo=32, routed)          0.916     8.727    cnt[31]_C_i_3_n_0
    SLICE_X7Y158         LUT3 (Prop_lut3_I1_O)        0.043     8.770 r  cnt[25]_C_i_1/O
                         net (fo=2, routed)           0.296     9.066    p_2_in[25]
    SLICE_X2Y159         FDCE                                         r  cnt_reg[25]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speed[2]
                            (input port)
  Destination:            cnt_reg[29]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.053ns  (logic 4.031ns (44.527%)  route 5.022ns (55.473%))
  Logic Levels:           8  (DSP48E1=1 IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  speed[2] (IN)
                         net (fo=0)                   0.000     0.000    speed[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  speed_IBUF[2]_inst/O
                         net (fo=1, routed)           1.051     1.791    speed_IBUF[2]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[2]_P[20])
                                                      2.607     4.398 f  cnt1/P[20]
                         net (fo=3, routed)           0.722     5.120    cnt1_n_85
    SLICE_X6Y155         LUT2 (Prop_lut2_I0_O)        0.043     5.163 r  cnt_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.355     5.518    cnt_reg[20]_LDC_i_2_n_0
    SLICE_X8Y155         LDCE (SetClr_ldce_CLR_Q)     0.469     5.987 f  cnt_reg[20]_LDC/Q
                         net (fo=2, routed)           0.749     6.735    cnt_reg[20]_LDC_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.778 r  cnt[31]_C_i_12/O
                         net (fo=1, routed)           0.363     7.141    cnt[31]_C_i_12_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I0_O)        0.043     7.184 r  cnt[31]_C_i_7/O
                         net (fo=2, routed)           0.584     7.769    cnt[31]_C_i_7_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  cnt[31]_C_i_3/O
                         net (fo=32, routed)          0.911     8.723    cnt[31]_C_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.043     8.766 r  cnt[29]_C_i_1/O
                         net (fo=2, routed)           0.288     9.053    p_2_in[29]
    SLICE_X5Y161         FDPE                                         r  cnt_reg[29]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speed[2]
                            (input port)
  Destination:            cnt_reg[30]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.049ns  (logic 4.039ns (44.638%)  route 5.010ns (55.362%))
  Logic Levels:           8  (DSP48E1=1 IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  speed[2] (IN)
                         net (fo=0)                   0.000     0.000    speed[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  speed_IBUF[2]_inst/O
                         net (fo=1, routed)           1.051     1.791    speed_IBUF[2]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[2]_P[20])
                                                      2.607     4.398 f  cnt1/P[20]
                         net (fo=3, routed)           0.722     5.120    cnt1_n_85
    SLICE_X6Y155         LUT2 (Prop_lut2_I0_O)        0.043     5.163 r  cnt_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.355     5.518    cnt_reg[20]_LDC_i_2_n_0
    SLICE_X8Y155         LDCE (SetClr_ldce_CLR_Q)     0.469     5.987 f  cnt_reg[20]_LDC/Q
                         net (fo=2, routed)           0.749     6.735    cnt_reg[20]_LDC_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.778 r  cnt[31]_C_i_12/O
                         net (fo=1, routed)           0.363     7.141    cnt[31]_C_i_12_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I0_O)        0.043     7.184 r  cnt[31]_C_i_7/O
                         net (fo=2, routed)           0.584     7.769    cnt[31]_C_i_7_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  cnt[31]_C_i_3/O
                         net (fo=32, routed)          0.911     8.723    cnt[31]_C_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.051     8.774 r  cnt[30]_C_i_1/O
                         net (fo=2, routed)           0.275     9.049    p_2_in[30]
    SLICE_X7Y161         FDPE                                         r  cnt_reg[30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speed[2]
                            (input port)
  Destination:            cnt_reg[21]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.008ns  (logic 4.031ns (44.749%)  route 4.977ns (55.251%))
  Logic Levels:           8  (DSP48E1=1 IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  speed[2] (IN)
                         net (fo=0)                   0.000     0.000    speed[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  speed_IBUF[2]_inst/O
                         net (fo=1, routed)           1.051     1.791    speed_IBUF[2]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[2]_P[20])
                                                      2.607     4.398 f  cnt1/P[20]
                         net (fo=3, routed)           0.722     5.120    cnt1_n_85
    SLICE_X6Y155         LUT2 (Prop_lut2_I0_O)        0.043     5.163 r  cnt_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.355     5.518    cnt_reg[20]_LDC_i_2_n_0
    SLICE_X8Y155         LDCE (SetClr_ldce_CLR_Q)     0.469     5.987 f  cnt_reg[20]_LDC/Q
                         net (fo=2, routed)           0.749     6.735    cnt_reg[20]_LDC_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.778 r  cnt[31]_C_i_12/O
                         net (fo=1, routed)           0.363     7.141    cnt[31]_C_i_12_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I0_O)        0.043     7.184 r  cnt[31]_C_i_7/O
                         net (fo=2, routed)           0.584     7.769    cnt[31]_C_i_7_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  cnt[31]_C_i_3/O
                         net (fo=32, routed)          0.723     8.534    cnt[31]_C_i_3_n_0
    SLICE_X6Y157         LUT3 (Prop_lut3_I1_O)        0.043     8.577 r  cnt[21]_C_i_1/O
                         net (fo=2, routed)           0.431     9.008    p_2_in[21]
    SLICE_X5Y157         FDCE                                         r  cnt_reg[21]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speed[2]
                            (input port)
  Destination:            cnt_reg[20]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.003ns  (logic 4.035ns (44.819%)  route 4.968ns (55.181%))
  Logic Levels:           8  (DSP48E1=1 IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  speed[2] (IN)
                         net (fo=0)                   0.000     0.000    speed[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.740     0.740 r  speed_IBUF[2]_inst/O
                         net (fo=1, routed)           1.051     1.791    speed_IBUF[2]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_B[2]_P[20])
                                                      2.607     4.398 f  cnt1/P[20]
                         net (fo=3, routed)           0.722     5.120    cnt1_n_85
    SLICE_X6Y155         LUT2 (Prop_lut2_I0_O)        0.043     5.163 r  cnt_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.355     5.518    cnt_reg[20]_LDC_i_2_n_0
    SLICE_X8Y155         LDCE (SetClr_ldce_CLR_Q)     0.469     5.987 f  cnt_reg[20]_LDC/Q
                         net (fo=2, routed)           0.749     6.735    cnt_reg[20]_LDC_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.778 r  cnt[31]_C_i_12/O
                         net (fo=1, routed)           0.363     7.141    cnt[31]_C_i_12_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I0_O)        0.043     7.184 r  cnt[31]_C_i_7/O
                         net (fo=2, routed)           0.584     7.769    cnt[31]_C_i_7_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.812 r  cnt[31]_C_i_3/O
                         net (fo=32, routed)          0.734     8.546    cnt[31]_C_i_3_n_0
    SLICE_X6Y156         LUT3 (Prop_lut3_I1_O)        0.047     8.593 r  cnt[20]_C_i_1/O
                         net (fo=2, routed)           0.410     9.003    p_2_in[20]
    SLICE_X6Y155         FDCE                                         r  cnt_reg[20]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.156ns (45.391%)  route 0.188ns (54.609%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         LDCE                         0.000     0.000 r  cnt_reg[0]_LDC/G
    SLICE_X7Y151         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  cnt_reg[0]_LDC/Q
                         net (fo=2, routed)           0.090     0.218    cnt_reg[0]_LDC_n_0
    SLICE_X6Y151         LUT5 (Prop_lut5_I3_O)        0.028     0.246 r  cnt[0]_C_i_1/O
                         net (fo=2, routed)           0.098     0.344    p_2_in[0]
    SLICE_X6Y150         FDPE                                         r  cnt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cnt_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.156ns (35.822%)  route 0.279ns (64.178%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         LDCE                         0.000     0.000 r  cnt_reg[0]_LDC/G
    SLICE_X7Y151         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  cnt_reg[0]_LDC/Q
                         net (fo=2, routed)           0.090     0.218    cnt_reg[0]_LDC_n_0
    SLICE_X6Y151         LUT5 (Prop_lut5_I3_O)        0.028     0.246 r  cnt[0]_C_i_1/O
                         net (fo=2, routed)           0.189     0.435    p_2_in[0]
    SLICE_X6Y149         FDCE                                         r  cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.130ns (29.096%)  route 0.317ns (70.904%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE                         0.000     0.000 r  led_reg/C
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  led_reg/Q
                         net (fo=2, routed)           0.170     0.270    led_OBUF
    SLICE_X1Y159         LUT3 (Prop_lut3_I2_O)        0.030     0.300 r  led_i_1/O
                         net (fo=1, routed)           0.147     0.447    led_i_1_n_0
    SLICE_X1Y158         FDCE                                         r  led_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cnt_reg[14]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.263ns (50.794%)  route 0.255ns (49.206%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDPE                         0.000     0.000 r  cnt_reg[14]_P/C
    SLICE_X4Y154         FDPE (Prop_fdpe_C_Q)         0.118     0.118 r  cnt_reg[14]_P/Q
                         net (fo=2, routed)           0.128     0.246    cnt_reg[14]_P_n_0
    SLICE_X5Y155         LUT3 (Prop_lut3_I0_O)        0.028     0.274 r  cnt[16]_C_i_5/O
                         net (fo=1, routed)           0.000     0.274    cnt[14]
    SLICE_X5Y155         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.323 r  cnt_reg[16]_C_i_2/O[1]
                         net (fo=1, routed)           0.127     0.450    cnt1__0[14]
    SLICE_X4Y154         LUT3 (Prop_lut3_I0_O)        0.068     0.518 r  cnt[14]_C_i_1/O
                         net (fo=2, routed)           0.000     0.518    p_2_in[14]
    SLICE_X4Y154         FDPE                                         r  cnt_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[19]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.264ns (46.097%)  route 0.309ns (53.903%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDCE                         0.000     0.000 r  cnt_reg[19]_C/C
    SLICE_X6Y156         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  cnt_reg[19]_C/Q
                         net (fo=2, routed)           0.149     0.267    cnt_reg[19]_C_n_0
    SLICE_X5Y156         LUT3 (Prop_lut3_I2_O)        0.028     0.295 r  cnt[20]_C_i_4/O
                         net (fo=1, routed)           0.000     0.295    cnt[19]
    SLICE_X5Y156         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.346 r  cnt_reg[20]_C_i_2/O[2]
                         net (fo=1, routed)           0.160     0.506    cnt1__0[19]
    SLICE_X6Y156         LUT3 (Prop_lut3_I0_O)        0.067     0.573 r  cnt[19]_C_i_1/O
                         net (fo=2, routed)           0.000     0.573    p_2_in[19]
    SLICE_X6Y156         FDCE                                         r  cnt_reg[19]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[27]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cnt_reg[27]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.264ns (45.728%)  route 0.313ns (54.272%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDPE                         0.000     0.000 r  cnt_reg[27]_P/C
    SLICE_X4Y158         FDPE (Prop_fdpe_C_Q)         0.118     0.118 r  cnt_reg[27]_P/Q
                         net (fo=2, routed)           0.176     0.294    cnt_reg[27]_P_n_0
    SLICE_X5Y158         LUT3 (Prop_lut3_I0_O)        0.028     0.322 r  cnt[28]_C_i_4/O
                         net (fo=1, routed)           0.000     0.322    cnt[27]
    SLICE_X5Y158         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.373 r  cnt_reg[28]_C_i_2/O[2]
                         net (fo=1, routed)           0.137     0.510    cnt1__0[27]
    SLICE_X4Y158         LUT3 (Prop_lut3_I0_O)        0.067     0.577 r  cnt[27]_C_i_1/O
                         net (fo=2, routed)           0.000     0.577    p_2_in[27]
    SLICE_X4Y158         FDPE                                         r  cnt_reg[27]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cnt_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.264ns (45.072%)  route 0.322ns (54.928%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDPE                         0.000     0.000 r  cnt_reg[3]_P/C
    SLICE_X6Y152         FDPE (Prop_fdpe_C_Q)         0.118     0.118 r  cnt_reg[3]_P/Q
                         net (fo=2, routed)           0.162     0.280    cnt_reg[3]_P_n_0
    SLICE_X5Y152         LUT3 (Prop_lut3_I0_O)        0.028     0.308 r  cnt[4]_C_i_4/O
                         net (fo=1, routed)           0.000     0.308    cnt[3]
    SLICE_X5Y152         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.359 r  cnt_reg[4]_C_i_2/O[2]
                         net (fo=1, routed)           0.160     0.519    cnt1__0[3]
    SLICE_X6Y152         LUT3 (Prop_lut3_I0_O)        0.067     0.586 r  cnt[3]_C_i_1/O
                         net (fo=2, routed)           0.000     0.586    p_2_in[3]
    SLICE_X6Y152         FDPE                                         r  cnt_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[15]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.264ns (44.560%)  route 0.328ns (55.440%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE                         0.000     0.000 r  cnt_reg[15]_C/C
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  cnt_reg[15]_C/Q
                         net (fo=2, routed)           0.191     0.309    cnt_reg[15]_C_n_0
    SLICE_X5Y155         LUT3 (Prop_lut3_I2_O)        0.028     0.337 r  cnt[16]_C_i_4/O
                         net (fo=1, routed)           0.000     0.337    cnt[15]
    SLICE_X5Y155         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.388 r  cnt_reg[16]_C_i_2/O[2]
                         net (fo=1, routed)           0.137     0.525    cnt1__0[15]
    SLICE_X4Y155         LUT3 (Prop_lut3_I0_O)        0.067     0.592 r  cnt[15]_C_i_1/O
                         net (fo=2, routed)           0.000     0.592    p_2_in[15]
    SLICE_X4Y155         FDCE                                         r  cnt_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[29]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[31]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.312ns (52.425%)  route 0.283ns (47.575%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y160         FDCE                         0.000     0.000 r  cnt_reg[29]_C/C
    SLICE_X5Y160         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  cnt_reg[29]_C/Q
                         net (fo=2, routed)           0.122     0.222    cnt_reg[29]_C_n_0
    SLICE_X5Y159         LUT3 (Prop_lut3_I2_O)        0.028     0.250 r  cnt[31]_C_i_6/O
                         net (fo=1, routed)           0.000     0.250    cnt[29]
    SLICE_X5Y159         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117     0.367 r  cnt_reg[31]_C_i_2/O[2]
                         net (fo=1, routed)           0.161     0.528    cnt1__0[31]
    SLICE_X1Y159         LUT3 (Prop_lut3_I0_O)        0.067     0.595 r  cnt[31]_C_i_1/O
                         net (fo=2, routed)           0.000     0.595    p_2_in[31]
    SLICE_X1Y159         FDPE                                         r  cnt_reg[31]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[26]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cnt_reg[26]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.244ns (39.953%)  route 0.367ns (60.047%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y158         FDPE                         0.000     0.000 r  cnt_reg[26]_P/C
    SLICE_X7Y158         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  cnt_reg[26]_P/Q
                         net (fo=2, routed)           0.159     0.259    cnt_reg[26]_P_n_0
    SLICE_X5Y158         LUT3 (Prop_lut3_I0_O)        0.028     0.287 r  cnt[28]_C_i_5/O
                         net (fo=1, routed)           0.000     0.287    cnt[26]
    SLICE_X5Y158         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.336 r  cnt_reg[28]_C_i_2/O[1]
                         net (fo=1, routed)           0.208     0.544    cnt1__0[26]
    SLICE_X7Y158         LUT3 (Prop_lut3_I0_O)        0.067     0.611 r  cnt[26]_C_i_1/O
                         net (fo=2, routed)           0.000     0.611    p_2_in[26]
    SLICE_X7Y158         FDPE                                         r  cnt_reg[26]_P/D
  -------------------------------------------------------------------    -------------------





