INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
